/* Generated by Yosys 0.38 (git sha1 45a28179e, gcc 11.2.1 -fPIC -Os) */

module DSP_MULTACC_TEST(a, b, acc_fir, clk, reset, feedback, load_acc, unsigned_a, unsigned_b, saturate_enable, shift_right, round, subtract, z_multacc, z_multadd);
  output [37:0] z_multadd;
  output [37:0] z_multacc;
  input unsigned_b;
  input unsigned_a;
  input subtract;
  input [5:0] shift_right;
  input saturate_enable;
  input round;
  input reset;
  input load_acc;
  input [2:0] feedback;
  input clk;
  input [17:0] b;
  input [5:0] acc_fir;
  input [19:0] a;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$597 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$596 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$595 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$594 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$593 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$592 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$591 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$590 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$589 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$588 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$587 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$586 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$585 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$584 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$583 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$582 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$581 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$580 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$579 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$578 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$577 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$576 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$575 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$574 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$573 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$572 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$571 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$570 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$569 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$568 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$567 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$566 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$565 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$564 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$563 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$562 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$561 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$560 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$559 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$558 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$557 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$556 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$555 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$554 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$553 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$552 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$551 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$550 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$549 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$548 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$547 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$546 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$545 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$544 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$543 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$542 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$541 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$540 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$539 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$538 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$537 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[37] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[36] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[35] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[34] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[33] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[32] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[31] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[30] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[29] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[28] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[27] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[26] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[25] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[24] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[23] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[22] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[21] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[20] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[19] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[18] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[17] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[16] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$clkbufmap.cc:298:execute$398 ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$load_acc ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$reset ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$round ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$saturate_enable ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$subtract ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_a ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_b ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[5] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:2.17-2.18" *)
  wire [19:0] \$auto$rs_design_edit.cc:1293:execute$599.a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:4.17-4.24" *)
  wire [5:0] \$auto$rs_design_edit.cc:1293:execute$599.acc_fir ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:3.17-3.18" *)
  wire [17:0] \$auto$rs_design_edit.cc:1293:execute$599.b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:5.18-5.21" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:7.18-7.26" *)
  wire [2:0] \$auto$rs_design_edit.cc:1293:execute$599.feedback ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:8.18-8.26" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.load_acc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:6.18-6.23" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.reset ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:13.18-13.23" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.round ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:11.18-11.33" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.saturate_enable ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:12.18-12.29" *)
  wire [5:0] \$auto$rs_design_edit.cc:1293:execute$599.shift_right ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:14.18-14.26" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.subtract ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:9.18-9.28" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.unsigned_a ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:10.18-10.28" *)
  wire \$auto$rs_design_edit.cc:1293:execute$599.unsigned_b ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.18-15.27" *)
  wire [37:0] \$auto$rs_design_edit.cc:1293:execute$599.z_multacc ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.29-15.38" *)
  wire [37:0] \$auto$rs_design_edit.cc:1293:execute$599.z_multadd ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.29-15.38" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.29-15.38" *)
  wire [37:0] z_multadd;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.18-15.27" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:15.18-15.27" *)
  wire [37:0] z_multacc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:10.18-10.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:10.18-10.28" *)
  wire unsigned_b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:9.18-9.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:9.18-9.28" *)
  wire unsigned_a;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:14.18-14.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:14.18-14.26" *)
  wire subtract;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:12.18-12.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:12.18-12.29" *)
  wire [5:0] shift_right;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:11.18-11.33" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:11.18-11.33" *)
  wire saturate_enable;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:13.18-13.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:13.18-13.23" *)
  wire round;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:6.18-6.23" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:6.18-6.23" *)
  wire reset;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:8.18-8.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:8.18-8.26" *)
  wire load_acc;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:7.18-7.26" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:7.18-7.26" *)
  wire [2:0] feedback;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:5.18-5.21" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:5.18-5.21" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:3.17-3.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:3.17-3.18" *)
  wire [17:0] b;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:4.17-4.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:4.17-4.24" *)
  wire [5:0] acc_fir;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:2.17-2.18" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1NEW/asdafgawerg/Validation/RTL_testcases/DSP_negative_edge_trigger_design/GJC4/results_dir/.././rtl/DSP_MULTACC_TEST.v:2.17-2.18" *)
  wire [19:0] a;
  wire \$iopadmap$shift_right[5] ;
  wire \$iopadmap$feedback[0] ;
  wire \$iopadmap$unsigned_b ;
  wire \$iopadmap$unsigned_a ;
  wire \$iopadmap$subtract ;
  wire \$iopadmap$feedback[1] ;
  wire \$iopadmap$saturate_enable ;
  wire \$iopadmap$round ;
  wire \$iopadmap$reset ;
  wire \$iopadmap$load_acc ;
  wire \$iopadmap$feedback[2] ;
  wire \$iopadmap$clk ;
  wire \$iopadmap$shift_right[2] ;
  wire \$iopadmap$shift_right[3] ;
  wire \$iopadmap$shift_right[4] ;
  wire \$auto$clkbufmap.cc:298:execute$398 ;
  wire \$iopadmap$b[0] ;
  wire \$iopadmap$b[1] ;
  wire \$iopadmap$b[2] ;
  wire \$iopadmap$b[3] ;
  wire \$iopadmap$b[4] ;
  wire \$iopadmap$b[5] ;
  wire \$iopadmap$b[6] ;
  wire \$iopadmap$b[7] ;
  wire \$iopadmap$b[8] ;
  wire \$iopadmap$b[9] ;
  wire \$iopadmap$b[10] ;
  wire \$iopadmap$b[11] ;
  wire \$iopadmap$b[12] ;
  wire \$iopadmap$b[13] ;
  wire \$iopadmap$b[14] ;
  wire \$iopadmap$b[15] ;
  wire \$iopadmap$b[16] ;
  wire \$iopadmap$b[17] ;
  wire \$iopadmap$acc_fir[0] ;
  wire \$iopadmap$acc_fir[1] ;
  wire \$iopadmap$acc_fir[2] ;
  wire \$iopadmap$acc_fir[3] ;
  wire \$iopadmap$acc_fir[4] ;
  wire \$iopadmap$acc_fir[5] ;
  wire \$iopadmap$a[0] ;
  wire \$iopadmap$a[1] ;
  wire \$iopadmap$a[2] ;
  wire \$iopadmap$a[3] ;
  wire \$iopadmap$a[4] ;
  wire \$iopadmap$a[5] ;
  wire \$iopadmap$a[6] ;
  wire \$iopadmap$a[7] ;
  wire \$iopadmap$a[8] ;
  wire \$iopadmap$a[9] ;
  wire \$iopadmap$a[10] ;
  wire \$iopadmap$a[11] ;
  wire \$iopadmap$a[12] ;
  wire \$iopadmap$a[13] ;
  wire \$iopadmap$a[14] ;
  wire \$iopadmap$a[15] ;
  wire \$iopadmap$a[16] ;
  wire \$iopadmap$a[17] ;
  wire \$iopadmap$a[18] ;
  wire \$iopadmap$a[19] ;
  wire \$iopadmap$z_multadd[0] ;
  wire \$iopadmap$z_multadd[1] ;
  wire \$iopadmap$z_multadd[2] ;
  wire \$iopadmap$z_multadd[3] ;
  wire \$iopadmap$z_multadd[4] ;
  wire \$iopadmap$z_multadd[5] ;
  wire \$iopadmap$z_multadd[6] ;
  wire \$iopadmap$z_multadd[7] ;
  wire \$iopadmap$z_multadd[8] ;
  wire \$iopadmap$z_multadd[9] ;
  wire \$iopadmap$z_multadd[10] ;
  wire \$iopadmap$z_multadd[11] ;
  wire \$iopadmap$z_multadd[12] ;
  wire \$iopadmap$z_multadd[13] ;
  wire \$iopadmap$z_multadd[14] ;
  wire \$iopadmap$z_multadd[15] ;
  wire \$iopadmap$z_multadd[16] ;
  wire \$iopadmap$z_multadd[17] ;
  wire \$iopadmap$z_multadd[18] ;
  wire \$iopadmap$z_multadd[19] ;
  wire \$iopadmap$z_multadd[20] ;
  wire \$iopadmap$z_multadd[21] ;
  wire \$iopadmap$z_multadd[22] ;
  wire \$iopadmap$z_multadd[23] ;
  wire \$iopadmap$z_multadd[24] ;
  wire \$iopadmap$z_multadd[25] ;
  wire \$iopadmap$z_multadd[26] ;
  wire \$iopadmap$z_multadd[27] ;
  wire \$iopadmap$z_multadd[28] ;
  wire \$iopadmap$z_multadd[29] ;
  wire \$iopadmap$z_multadd[30] ;
  wire \$iopadmap$z_multadd[31] ;
  wire \$iopadmap$z_multadd[32] ;
  wire \$iopadmap$z_multadd[33] ;
  wire \$iopadmap$z_multadd[34] ;
  wire \$iopadmap$z_multadd[35] ;
  wire \$iopadmap$z_multadd[36] ;
  wire \$iopadmap$z_multadd[37] ;
  wire \$iopadmap$z_multacc[0] ;
  wire \$iopadmap$z_multacc[1] ;
  wire \$iopadmap$z_multacc[2] ;
  wire \$iopadmap$z_multacc[3] ;
  wire \$iopadmap$z_multacc[4] ;
  wire \$iopadmap$z_multacc[5] ;
  wire \$iopadmap$z_multacc[6] ;
  wire \$iopadmap$z_multacc[7] ;
  wire \$iopadmap$z_multacc[8] ;
  wire \$iopadmap$z_multacc[9] ;
  wire \$iopadmap$z_multacc[10] ;
  wire \$iopadmap$z_multacc[11] ;
  wire \$iopadmap$z_multacc[12] ;
  wire \$iopadmap$z_multacc[13] ;
  wire \$iopadmap$z_multacc[14] ;
  wire \$iopadmap$z_multacc[15] ;
  wire \$iopadmap$z_multacc[16] ;
  wire \$iopadmap$z_multacc[17] ;
  wire \$iopadmap$z_multacc[18] ;
  wire \$iopadmap$z_multacc[19] ;
  wire \$iopadmap$z_multacc[20] ;
  wire \$iopadmap$z_multacc[21] ;
  wire \$iopadmap$z_multacc[22] ;
  wire \$iopadmap$z_multacc[23] ;
  wire \$iopadmap$z_multacc[24] ;
  wire \$iopadmap$z_multacc[25] ;
  wire \$iopadmap$z_multacc[26] ;
  wire \$iopadmap$z_multacc[27] ;
  wire \$iopadmap$z_multacc[28] ;
  wire \$iopadmap$z_multacc[29] ;
  wire \$iopadmap$z_multacc[30] ;
  wire \$iopadmap$z_multacc[31] ;
  wire \$iopadmap$z_multacc[32] ;
  wire \$iopadmap$z_multacc[33] ;
  wire \$iopadmap$z_multacc[34] ;
  wire \$iopadmap$z_multacc[35] ;
  wire \$iopadmap$z_multacc[36] ;
  wire \$iopadmap$z_multacc[37] ;
  wire \$iopadmap$shift_right[0] ;
  wire \$iopadmap$shift_right[1] ;
  wire \$auto$rs_design_edit.cc:1002:execute$537 ;
  wire \$auto$rs_design_edit.cc:1002:execute$538 ;
  wire \$auto$rs_design_edit.cc:1002:execute$539 ;
  wire \$auto$rs_design_edit.cc:1002:execute$540 ;
  wire \$auto$rs_design_edit.cc:1002:execute$541 ;
  wire \$auto$rs_design_edit.cc:1002:execute$542 ;
  wire \$auto$rs_design_edit.cc:1002:execute$543 ;
  wire \$auto$rs_design_edit.cc:1002:execute$544 ;
  wire \$auto$rs_design_edit.cc:1002:execute$545 ;
  wire \$auto$rs_design_edit.cc:1002:execute$546 ;
  wire \$auto$rs_design_edit.cc:1002:execute$547 ;
  wire \$auto$rs_design_edit.cc:1002:execute$548 ;
  wire \$auto$rs_design_edit.cc:1002:execute$549 ;
  wire \$auto$rs_design_edit.cc:1002:execute$550 ;
  wire \$auto$rs_design_edit.cc:1002:execute$551 ;
  wire \$auto$rs_design_edit.cc:1002:execute$552 ;
  wire \$auto$rs_design_edit.cc:1002:execute$553 ;
  wire \$auto$rs_design_edit.cc:1002:execute$554 ;
  wire \$auto$rs_design_edit.cc:1002:execute$555 ;
  wire \$auto$rs_design_edit.cc:1002:execute$556 ;
  wire \$auto$rs_design_edit.cc:1002:execute$557 ;
  wire \$auto$rs_design_edit.cc:1002:execute$558 ;
  wire \$auto$rs_design_edit.cc:1002:execute$559 ;
  wire \$auto$rs_design_edit.cc:1002:execute$560 ;
  wire \$auto$rs_design_edit.cc:1002:execute$561 ;
  wire \$auto$rs_design_edit.cc:1002:execute$562 ;
  wire \$auto$rs_design_edit.cc:1002:execute$563 ;
  wire \$auto$rs_design_edit.cc:1002:execute$564 ;
  wire \$auto$rs_design_edit.cc:1002:execute$565 ;
  wire \$auto$rs_design_edit.cc:1002:execute$566 ;
  wire \$auto$rs_design_edit.cc:1002:execute$567 ;
  wire \$auto$rs_design_edit.cc:1002:execute$568 ;
  wire \$auto$rs_design_edit.cc:1002:execute$569 ;
  wire \$auto$rs_design_edit.cc:1002:execute$570 ;
  wire \$auto$rs_design_edit.cc:1002:execute$571 ;
  wire \$auto$rs_design_edit.cc:1002:execute$572 ;
  wire \$auto$rs_design_edit.cc:1002:execute$573 ;
  wire \$auto$rs_design_edit.cc:1002:execute$574 ;
  wire \$auto$rs_design_edit.cc:1002:execute$575 ;
  wire \$auto$rs_design_edit.cc:1002:execute$576 ;
  wire \$auto$rs_design_edit.cc:1002:execute$577 ;
  wire \$auto$rs_design_edit.cc:1002:execute$578 ;
  wire \$auto$rs_design_edit.cc:1002:execute$579 ;
  wire \$auto$rs_design_edit.cc:1002:execute$580 ;
  wire \$auto$rs_design_edit.cc:1002:execute$581 ;
  wire \$auto$rs_design_edit.cc:1002:execute$582 ;
  wire \$auto$rs_design_edit.cc:1002:execute$583 ;
  wire \$auto$rs_design_edit.cc:1002:execute$584 ;
  wire \$auto$rs_design_edit.cc:1002:execute$585 ;
  wire \$auto$rs_design_edit.cc:1002:execute$586 ;
  wire \$auto$rs_design_edit.cc:1002:execute$587 ;
  wire \$auto$rs_design_edit.cc:1002:execute$588 ;
  wire \$auto$rs_design_edit.cc:1002:execute$589 ;
  wire \$auto$rs_design_edit.cc:1002:execute$590 ;
  wire \$auto$rs_design_edit.cc:1002:execute$591 ;
  wire \$auto$rs_design_edit.cc:1002:execute$592 ;
  wire \$auto$rs_design_edit.cc:1002:execute$593 ;
  wire \$auto$rs_design_edit.cc:1002:execute$594 ;
  wire \$auto$rs_design_edit.cc:1002:execute$595 ;
  wire \$auto$rs_design_edit.cc:1002:execute$596 ;
  wire \$auto$rs_design_edit.cc:1002:execute$597 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$537 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$538 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$539 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$540 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$541 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$542 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$543 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$544 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$545 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$546 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_18  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$547 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [18]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[18] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_19  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$548 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [19]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[19] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$549 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$550 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$551 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$552 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$553 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$554 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$555 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.a_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$556 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.a [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$557 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$558 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$559 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$560 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$561 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.acc_fir_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$562 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.acc_fir [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$563 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$564 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$565 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$566 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$567 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$568 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$569 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$570 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_16  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$571 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [16]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[16] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_17  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$572 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [17]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[17] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$573 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$574 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$575 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$576 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$577 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$578 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$579 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.b_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$580 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.b [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$581 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.feedback  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$582 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.feedback [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.feedback_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$583 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.feedback [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.feedback_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$584 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.feedback [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.load_acc  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$585 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.load_acc ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$load_acc )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.reset  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$586 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.reset ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$reset )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.round  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$587 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.round ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$round )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.saturate_enable  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$588 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.saturate_enable ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$saturate_enable )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$589 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$590 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$591 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$592 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$593 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.shift_right_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$594 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.shift_right [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.subtract  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$595 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.subtract ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$subtract )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.unsigned_a  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$596 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.unsigned_a ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_a )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.unsigned_b  (
    .EN(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$597 ),
    .I(\$auto$rs_design_edit.cc:1293:execute$599.unsigned_b ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_b )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[0] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[1] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[10] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[11] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[12] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[13] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[14] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[15] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[16] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[17] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[18] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[19] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[2] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[20] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[21] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[22] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[23] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[24] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[25] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[26] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[27] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[28] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[29] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[3] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[30] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[31] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[32] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[33] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[34] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[35] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[36] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[37] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[4] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[5] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[6] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[7] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[8] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multacc_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[9] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multacc [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[0] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[1] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[10] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[11] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[12] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[13] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[14] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[15] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_16  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[16] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [16])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_17  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[17] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [17])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_18  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[18] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [18])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_19  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[19] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [19])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[2] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_20  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[20] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [20])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_21  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[21] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [21])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_22  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[22] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [22])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_23  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[23] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [23])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_24  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[24] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [24])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_25  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[25] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [25])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_26  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[26] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [26])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_27  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[27] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [27])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_28  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[28] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [28])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_29  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[29] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [29])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[3] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_30  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[30] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [30])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_31  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[31] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [31])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_32  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[32] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [32])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_33  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[33] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [33])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_34  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[34] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [34])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_35  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[35] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [35])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_36  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[36] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [36])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_37  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[37] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [37])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[4] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[5] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[6] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[7] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[8] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$DSP_MULTACC_TEST.z_multadd_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[9] ),
    .O(\$auto$rs_design_edit.cc:1293:execute$599.z_multadd [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/05_22_2024_09_15_02/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$clkbufmap.cc:265:execute$396  (
    .I(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$clkbufmap.cc:298:execute$398 )
  );
  fabric_DSP_MULTACC_TEST \$auto$rs_design_edit.cc:1291:execute$598  (
    .\$auto$rs_design_edit.cc:1002:execute$597 (\$auto$rs_design_edit.cc:1002:execute$597 ),
    .\$auto$rs_design_edit.cc:1002:execute$596 (\$auto$rs_design_edit.cc:1002:execute$596 ),
    .\$auto$rs_design_edit.cc:1002:execute$595 (\$auto$rs_design_edit.cc:1002:execute$595 ),
    .\$auto$rs_design_edit.cc:1002:execute$594 (\$auto$rs_design_edit.cc:1002:execute$594 ),
    .\$auto$rs_design_edit.cc:1002:execute$593 (\$auto$rs_design_edit.cc:1002:execute$593 ),
    .\$auto$rs_design_edit.cc:1002:execute$592 (\$auto$rs_design_edit.cc:1002:execute$592 ),
    .\$auto$rs_design_edit.cc:1002:execute$591 (\$auto$rs_design_edit.cc:1002:execute$591 ),
    .\$auto$rs_design_edit.cc:1002:execute$590 (\$auto$rs_design_edit.cc:1002:execute$590 ),
    .\$auto$rs_design_edit.cc:1002:execute$589 (\$auto$rs_design_edit.cc:1002:execute$589 ),
    .\$auto$rs_design_edit.cc:1002:execute$588 (\$auto$rs_design_edit.cc:1002:execute$588 ),
    .\$auto$rs_design_edit.cc:1002:execute$587 (\$auto$rs_design_edit.cc:1002:execute$587 ),
    .\$auto$rs_design_edit.cc:1002:execute$586 (\$auto$rs_design_edit.cc:1002:execute$586 ),
    .\$auto$rs_design_edit.cc:1002:execute$585 (\$auto$rs_design_edit.cc:1002:execute$585 ),
    .\$auto$rs_design_edit.cc:1002:execute$584 (\$auto$rs_design_edit.cc:1002:execute$584 ),
    .\$auto$rs_design_edit.cc:1002:execute$583 (\$auto$rs_design_edit.cc:1002:execute$583 ),
    .\$auto$rs_design_edit.cc:1002:execute$582 (\$auto$rs_design_edit.cc:1002:execute$582 ),
    .\$auto$rs_design_edit.cc:1002:execute$581 (\$auto$rs_design_edit.cc:1002:execute$581 ),
    .\$auto$rs_design_edit.cc:1002:execute$580 (\$auto$rs_design_edit.cc:1002:execute$580 ),
    .\$auto$rs_design_edit.cc:1002:execute$579 (\$auto$rs_design_edit.cc:1002:execute$579 ),
    .\$auto$rs_design_edit.cc:1002:execute$578 (\$auto$rs_design_edit.cc:1002:execute$578 ),
    .\$auto$rs_design_edit.cc:1002:execute$577 (\$auto$rs_design_edit.cc:1002:execute$577 ),
    .\$auto$rs_design_edit.cc:1002:execute$576 (\$auto$rs_design_edit.cc:1002:execute$576 ),
    .\$auto$rs_design_edit.cc:1002:execute$575 (\$auto$rs_design_edit.cc:1002:execute$575 ),
    .\$auto$rs_design_edit.cc:1002:execute$574 (\$auto$rs_design_edit.cc:1002:execute$574 ),
    .\$auto$rs_design_edit.cc:1002:execute$573 (\$auto$rs_design_edit.cc:1002:execute$573 ),
    .\$auto$rs_design_edit.cc:1002:execute$572 (\$auto$rs_design_edit.cc:1002:execute$572 ),
    .\$auto$rs_design_edit.cc:1002:execute$571 (\$auto$rs_design_edit.cc:1002:execute$571 ),
    .\$auto$rs_design_edit.cc:1002:execute$570 (\$auto$rs_design_edit.cc:1002:execute$570 ),
    .\$auto$rs_design_edit.cc:1002:execute$569 (\$auto$rs_design_edit.cc:1002:execute$569 ),
    .\$auto$rs_design_edit.cc:1002:execute$568 (\$auto$rs_design_edit.cc:1002:execute$568 ),
    .\$auto$rs_design_edit.cc:1002:execute$567 (\$auto$rs_design_edit.cc:1002:execute$567 ),
    .\$auto$rs_design_edit.cc:1002:execute$566 (\$auto$rs_design_edit.cc:1002:execute$566 ),
    .\$auto$rs_design_edit.cc:1002:execute$565 (\$auto$rs_design_edit.cc:1002:execute$565 ),
    .\$auto$rs_design_edit.cc:1002:execute$564 (\$auto$rs_design_edit.cc:1002:execute$564 ),
    .\$auto$rs_design_edit.cc:1002:execute$563 (\$auto$rs_design_edit.cc:1002:execute$563 ),
    .\$auto$rs_design_edit.cc:1002:execute$562 (\$auto$rs_design_edit.cc:1002:execute$562 ),
    .\$auto$rs_design_edit.cc:1002:execute$561 (\$auto$rs_design_edit.cc:1002:execute$561 ),
    .\$auto$rs_design_edit.cc:1002:execute$560 (\$auto$rs_design_edit.cc:1002:execute$560 ),
    .\$auto$rs_design_edit.cc:1002:execute$559 (\$auto$rs_design_edit.cc:1002:execute$559 ),
    .\$auto$rs_design_edit.cc:1002:execute$558 (\$auto$rs_design_edit.cc:1002:execute$558 ),
    .\$auto$rs_design_edit.cc:1002:execute$557 (\$auto$rs_design_edit.cc:1002:execute$557 ),
    .\$auto$rs_design_edit.cc:1002:execute$556 (\$auto$rs_design_edit.cc:1002:execute$556 ),
    .\$auto$rs_design_edit.cc:1002:execute$555 (\$auto$rs_design_edit.cc:1002:execute$555 ),
    .\$auto$rs_design_edit.cc:1002:execute$554 (\$auto$rs_design_edit.cc:1002:execute$554 ),
    .\$auto$rs_design_edit.cc:1002:execute$553 (\$auto$rs_design_edit.cc:1002:execute$553 ),
    .\$auto$rs_design_edit.cc:1002:execute$552 (\$auto$rs_design_edit.cc:1002:execute$552 ),
    .\$auto$rs_design_edit.cc:1002:execute$551 (\$auto$rs_design_edit.cc:1002:execute$551 ),
    .\$auto$rs_design_edit.cc:1002:execute$550 (\$auto$rs_design_edit.cc:1002:execute$550 ),
    .\$auto$rs_design_edit.cc:1002:execute$549 (\$auto$rs_design_edit.cc:1002:execute$549 ),
    .\$auto$rs_design_edit.cc:1002:execute$548 (\$auto$rs_design_edit.cc:1002:execute$548 ),
    .\$auto$rs_design_edit.cc:1002:execute$547 (\$auto$rs_design_edit.cc:1002:execute$547 ),
    .\$auto$rs_design_edit.cc:1002:execute$546 (\$auto$rs_design_edit.cc:1002:execute$546 ),
    .\$auto$rs_design_edit.cc:1002:execute$545 (\$auto$rs_design_edit.cc:1002:execute$545 ),
    .\$auto$rs_design_edit.cc:1002:execute$544 (\$auto$rs_design_edit.cc:1002:execute$544 ),
    .\$auto$rs_design_edit.cc:1002:execute$543 (\$auto$rs_design_edit.cc:1002:execute$543 ),
    .\$auto$rs_design_edit.cc:1002:execute$542 (\$auto$rs_design_edit.cc:1002:execute$542 ),
    .\$auto$rs_design_edit.cc:1002:execute$541 (\$auto$rs_design_edit.cc:1002:execute$541 ),
    .\$auto$rs_design_edit.cc:1002:execute$540 (\$auto$rs_design_edit.cc:1002:execute$540 ),
    .\$auto$rs_design_edit.cc:1002:execute$539 (\$auto$rs_design_edit.cc:1002:execute$539 ),
    .\$auto$rs_design_edit.cc:1002:execute$538 (\$auto$rs_design_edit.cc:1002:execute$538 ),
    .\$auto$rs_design_edit.cc:1002:execute$537 (\$auto$rs_design_edit.cc:1002:execute$537 ),
    .\$iopadmap$shift_right[1] (\$iopadmap$shift_right[1] ),
    .\$iopadmap$shift_right[0] (\$iopadmap$shift_right[0] ),
    .\$iopadmap$z_multacc[37] (\$iopadmap$z_multacc[37] ),
    .\$iopadmap$z_multacc[36] (\$iopadmap$z_multacc[36] ),
    .\$iopadmap$z_multacc[35] (\$iopadmap$z_multacc[35] ),
    .\$iopadmap$z_multacc[34] (\$iopadmap$z_multacc[34] ),
    .\$iopadmap$z_multacc[33] (\$iopadmap$z_multacc[33] ),
    .\$iopadmap$z_multacc[32] (\$iopadmap$z_multacc[32] ),
    .\$iopadmap$z_multacc[31] (\$iopadmap$z_multacc[31] ),
    .\$iopadmap$z_multacc[30] (\$iopadmap$z_multacc[30] ),
    .\$iopadmap$z_multacc[29] (\$iopadmap$z_multacc[29] ),
    .\$iopadmap$z_multacc[28] (\$iopadmap$z_multacc[28] ),
    .\$iopadmap$z_multacc[27] (\$iopadmap$z_multacc[27] ),
    .\$iopadmap$z_multacc[26] (\$iopadmap$z_multacc[26] ),
    .\$iopadmap$z_multacc[25] (\$iopadmap$z_multacc[25] ),
    .\$iopadmap$z_multacc[24] (\$iopadmap$z_multacc[24] ),
    .\$iopadmap$z_multacc[23] (\$iopadmap$z_multacc[23] ),
    .\$iopadmap$z_multacc[22] (\$iopadmap$z_multacc[22] ),
    .\$iopadmap$z_multacc[21] (\$iopadmap$z_multacc[21] ),
    .\$iopadmap$z_multacc[20] (\$iopadmap$z_multacc[20] ),
    .\$iopadmap$z_multacc[19] (\$iopadmap$z_multacc[19] ),
    .\$iopadmap$z_multacc[18] (\$iopadmap$z_multacc[18] ),
    .\$iopadmap$z_multacc[17] (\$iopadmap$z_multacc[17] ),
    .\$iopadmap$z_multacc[16] (\$iopadmap$z_multacc[16] ),
    .\$iopadmap$z_multacc[15] (\$iopadmap$z_multacc[15] ),
    .\$iopadmap$z_multacc[14] (\$iopadmap$z_multacc[14] ),
    .\$iopadmap$z_multacc[13] (\$iopadmap$z_multacc[13] ),
    .\$iopadmap$z_multacc[12] (\$iopadmap$z_multacc[12] ),
    .\$iopadmap$z_multacc[11] (\$iopadmap$z_multacc[11] ),
    .\$iopadmap$z_multacc[10] (\$iopadmap$z_multacc[10] ),
    .\$iopadmap$z_multacc[9] (\$iopadmap$z_multacc[9] ),
    .\$iopadmap$z_multacc[8] (\$iopadmap$z_multacc[8] ),
    .\$iopadmap$z_multacc[7] (\$iopadmap$z_multacc[7] ),
    .\$iopadmap$z_multacc[6] (\$iopadmap$z_multacc[6] ),
    .\$iopadmap$z_multacc[5] (\$iopadmap$z_multacc[5] ),
    .\$iopadmap$z_multacc[4] (\$iopadmap$z_multacc[4] ),
    .\$iopadmap$z_multacc[3] (\$iopadmap$z_multacc[3] ),
    .\$iopadmap$z_multacc[2] (\$iopadmap$z_multacc[2] ),
    .\$iopadmap$z_multacc[1] (\$iopadmap$z_multacc[1] ),
    .\$iopadmap$z_multacc[0] (\$iopadmap$z_multacc[0] ),
    .\$iopadmap$z_multadd[37] (\$iopadmap$z_multadd[37] ),
    .\$iopadmap$z_multadd[36] (\$iopadmap$z_multadd[36] ),
    .\$iopadmap$z_multadd[35] (\$iopadmap$z_multadd[35] ),
    .\$iopadmap$z_multadd[34] (\$iopadmap$z_multadd[34] ),
    .\$iopadmap$z_multadd[33] (\$iopadmap$z_multadd[33] ),
    .\$iopadmap$z_multadd[32] (\$iopadmap$z_multadd[32] ),
    .\$iopadmap$z_multadd[31] (\$iopadmap$z_multadd[31] ),
    .\$iopadmap$z_multadd[30] (\$iopadmap$z_multadd[30] ),
    .\$iopadmap$z_multadd[29] (\$iopadmap$z_multadd[29] ),
    .\$iopadmap$z_multadd[28] (\$iopadmap$z_multadd[28] ),
    .\$iopadmap$z_multadd[27] (\$iopadmap$z_multadd[27] ),
    .\$iopadmap$z_multadd[26] (\$iopadmap$z_multadd[26] ),
    .\$iopadmap$z_multadd[25] (\$iopadmap$z_multadd[25] ),
    .\$iopadmap$z_multadd[24] (\$iopadmap$z_multadd[24] ),
    .\$iopadmap$z_multadd[23] (\$iopadmap$z_multadd[23] ),
    .\$iopadmap$z_multadd[22] (\$iopadmap$z_multadd[22] ),
    .\$iopadmap$z_multadd[21] (\$iopadmap$z_multadd[21] ),
    .\$iopadmap$z_multadd[20] (\$iopadmap$z_multadd[20] ),
    .\$iopadmap$z_multadd[19] (\$iopadmap$z_multadd[19] ),
    .\$iopadmap$z_multadd[18] (\$iopadmap$z_multadd[18] ),
    .\$iopadmap$z_multadd[17] (\$iopadmap$z_multadd[17] ),
    .\$iopadmap$z_multadd[16] (\$iopadmap$z_multadd[16] ),
    .\$iopadmap$z_multadd[15] (\$iopadmap$z_multadd[15] ),
    .\$iopadmap$z_multadd[14] (\$iopadmap$z_multadd[14] ),
    .\$iopadmap$z_multadd[13] (\$iopadmap$z_multadd[13] ),
    .\$iopadmap$z_multadd[12] (\$iopadmap$z_multadd[12] ),
    .\$iopadmap$z_multadd[11] (\$iopadmap$z_multadd[11] ),
    .\$iopadmap$z_multadd[10] (\$iopadmap$z_multadd[10] ),
    .\$iopadmap$z_multadd[9] (\$iopadmap$z_multadd[9] ),
    .\$iopadmap$z_multadd[8] (\$iopadmap$z_multadd[8] ),
    .\$iopadmap$z_multadd[7] (\$iopadmap$z_multadd[7] ),
    .\$iopadmap$z_multadd[6] (\$iopadmap$z_multadd[6] ),
    .\$iopadmap$z_multadd[5] (\$iopadmap$z_multadd[5] ),
    .\$iopadmap$z_multadd[4] (\$iopadmap$z_multadd[4] ),
    .\$iopadmap$z_multadd[3] (\$iopadmap$z_multadd[3] ),
    .\$iopadmap$z_multadd[2] (\$iopadmap$z_multadd[2] ),
    .\$iopadmap$z_multadd[1] (\$iopadmap$z_multadd[1] ),
    .\$iopadmap$z_multadd[0] (\$iopadmap$z_multadd[0] ),
    .\$iopadmap$a[19] (\$iopadmap$a[19] ),
    .\$iopadmap$a[18] (\$iopadmap$a[18] ),
    .\$iopadmap$a[17] (\$iopadmap$a[17] ),
    .\$iopadmap$a[16] (\$iopadmap$a[16] ),
    .\$iopadmap$a[15] (\$iopadmap$a[15] ),
    .\$iopadmap$a[14] (\$iopadmap$a[14] ),
    .\$iopadmap$a[13] (\$iopadmap$a[13] ),
    .\$iopadmap$a[12] (\$iopadmap$a[12] ),
    .\$iopadmap$a[11] (\$iopadmap$a[11] ),
    .\$iopadmap$a[10] (\$iopadmap$a[10] ),
    .\$iopadmap$a[9] (\$iopadmap$a[9] ),
    .\$iopadmap$a[8] (\$iopadmap$a[8] ),
    .\$iopadmap$a[7] (\$iopadmap$a[7] ),
    .\$iopadmap$a[6] (\$iopadmap$a[6] ),
    .\$iopadmap$a[5] (\$iopadmap$a[5] ),
    .\$iopadmap$a[4] (\$iopadmap$a[4] ),
    .\$iopadmap$a[3] (\$iopadmap$a[3] ),
    .\$iopadmap$a[2] (\$iopadmap$a[2] ),
    .\$iopadmap$a[1] (\$iopadmap$a[1] ),
    .\$iopadmap$a[0] (\$iopadmap$a[0] ),
    .\$iopadmap$acc_fir[5] (\$iopadmap$acc_fir[5] ),
    .\$iopadmap$acc_fir[4] (\$iopadmap$acc_fir[4] ),
    .\$iopadmap$acc_fir[3] (\$iopadmap$acc_fir[3] ),
    .\$iopadmap$acc_fir[2] (\$iopadmap$acc_fir[2] ),
    .\$iopadmap$acc_fir[1] (\$iopadmap$acc_fir[1] ),
    .\$iopadmap$acc_fir[0] (\$iopadmap$acc_fir[0] ),
    .\$iopadmap$b[17] (\$iopadmap$b[17] ),
    .\$iopadmap$b[16] (\$iopadmap$b[16] ),
    .\$iopadmap$b[15] (\$iopadmap$b[15] ),
    .\$iopadmap$b[14] (\$iopadmap$b[14] ),
    .\$iopadmap$b[13] (\$iopadmap$b[13] ),
    .\$iopadmap$b[12] (\$iopadmap$b[12] ),
    .\$iopadmap$b[11] (\$iopadmap$b[11] ),
    .\$iopadmap$b[10] (\$iopadmap$b[10] ),
    .\$iopadmap$b[9] (\$iopadmap$b[9] ),
    .\$iopadmap$b[8] (\$iopadmap$b[8] ),
    .\$iopadmap$b[7] (\$iopadmap$b[7] ),
    .\$iopadmap$b[6] (\$iopadmap$b[6] ),
    .\$iopadmap$b[5] (\$iopadmap$b[5] ),
    .\$iopadmap$b[4] (\$iopadmap$b[4] ),
    .\$iopadmap$b[3] (\$iopadmap$b[3] ),
    .\$iopadmap$b[2] (\$iopadmap$b[2] ),
    .\$iopadmap$b[1] (\$iopadmap$b[1] ),
    .\$iopadmap$b[0] (\$iopadmap$b[0] ),
    .\$auto$clkbufmap.cc:298:execute$398 (\$auto$clkbufmap.cc:298:execute$398 ),
    .\$iopadmap$shift_right[4] (\$iopadmap$shift_right[4] ),
    .\$iopadmap$shift_right[3] (\$iopadmap$shift_right[3] ),
    .\$iopadmap$shift_right[2] (\$iopadmap$shift_right[2] ),
    .\$iopadmap$feedback[2] (\$iopadmap$feedback[2] ),
    .\$iopadmap$load_acc (\$iopadmap$load_acc ),
    .\$iopadmap$reset (\$iopadmap$reset ),
    .\$iopadmap$round (\$iopadmap$round ),
    .\$iopadmap$saturate_enable (\$iopadmap$saturate_enable ),
    .\$iopadmap$feedback[1] (\$iopadmap$feedback[1] ),
    .\$iopadmap$subtract (\$iopadmap$subtract ),
    .\$iopadmap$unsigned_a (\$iopadmap$unsigned_a ),
    .\$iopadmap$unsigned_b (\$iopadmap$unsigned_b ),
    .\$iopadmap$feedback[0] (\$iopadmap$feedback[0] ),
    .\$iopadmap$shift_right[5] (\$iopadmap$shift_right[5] )
  );
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$597  = \$auto$rs_design_edit.cc:1002:execute$597 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$596  = \$auto$rs_design_edit.cc:1002:execute$596 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$595  = \$auto$rs_design_edit.cc:1002:execute$595 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$594  = \$auto$rs_design_edit.cc:1002:execute$594 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$593  = \$auto$rs_design_edit.cc:1002:execute$593 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$592  = \$auto$rs_design_edit.cc:1002:execute$592 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$591  = \$auto$rs_design_edit.cc:1002:execute$591 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$590  = \$auto$rs_design_edit.cc:1002:execute$590 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$589  = \$auto$rs_design_edit.cc:1002:execute$589 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$588  = \$auto$rs_design_edit.cc:1002:execute$588 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$587  = \$auto$rs_design_edit.cc:1002:execute$587 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$586  = \$auto$rs_design_edit.cc:1002:execute$586 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$585  = \$auto$rs_design_edit.cc:1002:execute$585 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$584  = \$auto$rs_design_edit.cc:1002:execute$584 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$583  = \$auto$rs_design_edit.cc:1002:execute$583 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$582  = \$auto$rs_design_edit.cc:1002:execute$582 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$581  = \$auto$rs_design_edit.cc:1002:execute$581 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$580  = \$auto$rs_design_edit.cc:1002:execute$580 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$579  = \$auto$rs_design_edit.cc:1002:execute$579 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$578  = \$auto$rs_design_edit.cc:1002:execute$578 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$577  = \$auto$rs_design_edit.cc:1002:execute$577 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$576  = \$auto$rs_design_edit.cc:1002:execute$576 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$575  = \$auto$rs_design_edit.cc:1002:execute$575 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$574  = \$auto$rs_design_edit.cc:1002:execute$574 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$573  = \$auto$rs_design_edit.cc:1002:execute$573 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$572  = \$auto$rs_design_edit.cc:1002:execute$572 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$571  = \$auto$rs_design_edit.cc:1002:execute$571 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$570  = \$auto$rs_design_edit.cc:1002:execute$570 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$569  = \$auto$rs_design_edit.cc:1002:execute$569 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$568  = \$auto$rs_design_edit.cc:1002:execute$568 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$567  = \$auto$rs_design_edit.cc:1002:execute$567 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$566  = \$auto$rs_design_edit.cc:1002:execute$566 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$565  = \$auto$rs_design_edit.cc:1002:execute$565 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$564  = \$auto$rs_design_edit.cc:1002:execute$564 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$563  = \$auto$rs_design_edit.cc:1002:execute$563 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$562  = \$auto$rs_design_edit.cc:1002:execute$562 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$561  = \$auto$rs_design_edit.cc:1002:execute$561 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$560  = \$auto$rs_design_edit.cc:1002:execute$560 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$559  = \$auto$rs_design_edit.cc:1002:execute$559 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$558  = \$auto$rs_design_edit.cc:1002:execute$558 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$557  = \$auto$rs_design_edit.cc:1002:execute$557 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$556  = \$auto$rs_design_edit.cc:1002:execute$556 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$555  = \$auto$rs_design_edit.cc:1002:execute$555 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$554  = \$auto$rs_design_edit.cc:1002:execute$554 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$553  = \$auto$rs_design_edit.cc:1002:execute$553 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$552  = \$auto$rs_design_edit.cc:1002:execute$552 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$551  = \$auto$rs_design_edit.cc:1002:execute$551 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$550  = \$auto$rs_design_edit.cc:1002:execute$550 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$549  = \$auto$rs_design_edit.cc:1002:execute$549 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$548  = \$auto$rs_design_edit.cc:1002:execute$548 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$547  = \$auto$rs_design_edit.cc:1002:execute$547 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$546  = \$auto$rs_design_edit.cc:1002:execute$546 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$545  = \$auto$rs_design_edit.cc:1002:execute$545 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$544  = \$auto$rs_design_edit.cc:1002:execute$544 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$543  = \$auto$rs_design_edit.cc:1002:execute$543 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$542  = \$auto$rs_design_edit.cc:1002:execute$542 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$541  = \$auto$rs_design_edit.cc:1002:execute$541 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$540  = \$auto$rs_design_edit.cc:1002:execute$540 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$539  = \$auto$rs_design_edit.cc:1002:execute$539 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$538  = \$auto$rs_design_edit.cc:1002:execute$538 ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$rs_design_edit.cc:1002:execute$537  = \$auto$rs_design_edit.cc:1002:execute$537 ;
  assign \$iopadmap$shift_right[1]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[1] ;
  assign \$iopadmap$shift_right[0]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[37]  = \$iopadmap$z_multacc[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[36]  = \$iopadmap$z_multacc[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[35]  = \$iopadmap$z_multacc[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[34]  = \$iopadmap$z_multacc[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[33]  = \$iopadmap$z_multacc[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[32]  = \$iopadmap$z_multacc[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[31]  = \$iopadmap$z_multacc[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[30]  = \$iopadmap$z_multacc[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[29]  = \$iopadmap$z_multacc[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[28]  = \$iopadmap$z_multacc[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[27]  = \$iopadmap$z_multacc[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[26]  = \$iopadmap$z_multacc[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[25]  = \$iopadmap$z_multacc[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[24]  = \$iopadmap$z_multacc[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[23]  = \$iopadmap$z_multacc[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[22]  = \$iopadmap$z_multacc[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[21]  = \$iopadmap$z_multacc[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[20]  = \$iopadmap$z_multacc[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[19]  = \$iopadmap$z_multacc[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[18]  = \$iopadmap$z_multacc[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[17]  = \$iopadmap$z_multacc[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[16]  = \$iopadmap$z_multacc[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[15]  = \$iopadmap$z_multacc[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[14]  = \$iopadmap$z_multacc[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[13]  = \$iopadmap$z_multacc[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[12]  = \$iopadmap$z_multacc[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[11]  = \$iopadmap$z_multacc[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[10]  = \$iopadmap$z_multacc[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[9]  = \$iopadmap$z_multacc[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[8]  = \$iopadmap$z_multacc[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[7]  = \$iopadmap$z_multacc[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[6]  = \$iopadmap$z_multacc[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[5]  = \$iopadmap$z_multacc[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[4]  = \$iopadmap$z_multacc[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[3]  = \$iopadmap$z_multacc[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[2]  = \$iopadmap$z_multacc[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[1]  = \$iopadmap$z_multacc[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multacc[0]  = \$iopadmap$z_multacc[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[37]  = \$iopadmap$z_multadd[37] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[36]  = \$iopadmap$z_multadd[36] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[35]  = \$iopadmap$z_multadd[35] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[34]  = \$iopadmap$z_multadd[34] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[33]  = \$iopadmap$z_multadd[33] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[32]  = \$iopadmap$z_multadd[32] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[31]  = \$iopadmap$z_multadd[31] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[30]  = \$iopadmap$z_multadd[30] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[29]  = \$iopadmap$z_multadd[29] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[28]  = \$iopadmap$z_multadd[28] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[27]  = \$iopadmap$z_multadd[27] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[26]  = \$iopadmap$z_multadd[26] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[25]  = \$iopadmap$z_multadd[25] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[24]  = \$iopadmap$z_multadd[24] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[23]  = \$iopadmap$z_multadd[23] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[22]  = \$iopadmap$z_multadd[22] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[21]  = \$iopadmap$z_multadd[21] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[20]  = \$iopadmap$z_multadd[20] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[19]  = \$iopadmap$z_multadd[19] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[18]  = \$iopadmap$z_multadd[18] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[17]  = \$iopadmap$z_multadd[17] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[16]  = \$iopadmap$z_multadd[16] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[15]  = \$iopadmap$z_multadd[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[14]  = \$iopadmap$z_multadd[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[13]  = \$iopadmap$z_multadd[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[12]  = \$iopadmap$z_multadd[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[11]  = \$iopadmap$z_multadd[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[10]  = \$iopadmap$z_multadd[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[9]  = \$iopadmap$z_multadd[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[8]  = \$iopadmap$z_multadd[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[7]  = \$iopadmap$z_multadd[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[6]  = \$iopadmap$z_multadd[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[5]  = \$iopadmap$z_multadd[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[4]  = \$iopadmap$z_multadd[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[3]  = \$iopadmap$z_multadd[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[2]  = \$iopadmap$z_multadd[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[1]  = \$iopadmap$z_multadd[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$z_multadd[0]  = \$iopadmap$z_multadd[0] ;
  assign \$iopadmap$a[19]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[19] ;
  assign \$iopadmap$a[18]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[18] ;
  assign \$iopadmap$a[17]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[17] ;
  assign \$iopadmap$a[16]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[16] ;
  assign \$iopadmap$a[15]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[15] ;
  assign \$iopadmap$a[14]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[14] ;
  assign \$iopadmap$a[13]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[13] ;
  assign \$iopadmap$a[12]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[12] ;
  assign \$iopadmap$a[11]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[11] ;
  assign \$iopadmap$a[10]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[10] ;
  assign \$iopadmap$a[9]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[9] ;
  assign \$iopadmap$a[8]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[8] ;
  assign \$iopadmap$a[7]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[7] ;
  assign \$iopadmap$a[6]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[6] ;
  assign \$iopadmap$a[5]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[5] ;
  assign \$iopadmap$a[4]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[4] ;
  assign \$iopadmap$a[3]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[3] ;
  assign \$iopadmap$a[2]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[2] ;
  assign \$iopadmap$a[1]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[1] ;
  assign \$iopadmap$a[0]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$a[0] ;
  assign \$iopadmap$acc_fir[5]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[5] ;
  assign \$iopadmap$acc_fir[4]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[4] ;
  assign \$iopadmap$acc_fir[3]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[3] ;
  assign \$iopadmap$acc_fir[2]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[2] ;
  assign \$iopadmap$acc_fir[1]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[1] ;
  assign \$iopadmap$acc_fir[0]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$acc_fir[0] ;
  assign \$iopadmap$b[17]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[17] ;
  assign \$iopadmap$b[16]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[16] ;
  assign \$iopadmap$b[15]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[15] ;
  assign \$iopadmap$b[14]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[14] ;
  assign \$iopadmap$b[13]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[13] ;
  assign \$iopadmap$b[12]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[12] ;
  assign \$iopadmap$b[11]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[11] ;
  assign \$iopadmap$b[10]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[10] ;
  assign \$iopadmap$b[9]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[9] ;
  assign \$iopadmap$b[8]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[8] ;
  assign \$iopadmap$b[7]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[7] ;
  assign \$iopadmap$b[6]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[6] ;
  assign \$iopadmap$b[5]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[5] ;
  assign \$iopadmap$b[4]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[4] ;
  assign \$iopadmap$b[3]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[3] ;
  assign \$iopadmap$b[2]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[2] ;
  assign \$iopadmap$b[1]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[1] ;
  assign \$iopadmap$b[0]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$b[0] ;
  assign \$auto$clkbufmap.cc:298:execute$398  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$auto$clkbufmap.cc:298:execute$398 ;
  assign \$iopadmap$shift_right[4]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[4] ;
  assign \$iopadmap$shift_right[3]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[3] ;
  assign \$iopadmap$shift_right[2]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[2] ;
  assign \$iopadmap$feedback[2]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[2] ;
  assign \$iopadmap$load_acc  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$load_acc ;
  assign \$iopadmap$reset  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$reset ;
  assign \$iopadmap$round  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$round ;
  assign \$iopadmap$saturate_enable  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$saturate_enable ;
  assign \$iopadmap$feedback[1]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[1] ;
  assign \$iopadmap$subtract  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$subtract ;
  assign \$iopadmap$unsigned_a  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_a ;
  assign \$iopadmap$unsigned_b  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$unsigned_b ;
  assign \$iopadmap$feedback[0]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$feedback[0] ;
  assign \$iopadmap$shift_right[5]  = \$flatten$auto$rs_design_edit.cc:1293:execute$599.$iopadmap$shift_right[5] ;
  assign \$auto$rs_design_edit.cc:1293:execute$599.a  = a;
  assign \$auto$rs_design_edit.cc:1293:execute$599.acc_fir  = acc_fir;
  assign \$auto$rs_design_edit.cc:1293:execute$599.b  = b;
  assign \$auto$rs_design_edit.cc:1293:execute$599.clk  = clk;
  assign \$auto$rs_design_edit.cc:1293:execute$599.feedback  = feedback;
  assign \$auto$rs_design_edit.cc:1293:execute$599.load_acc  = load_acc;
  assign \$auto$rs_design_edit.cc:1293:execute$599.reset  = reset;
  assign \$auto$rs_design_edit.cc:1293:execute$599.round  = round;
  assign \$auto$rs_design_edit.cc:1293:execute$599.saturate_enable  = saturate_enable;
  assign \$auto$rs_design_edit.cc:1293:execute$599.shift_right  = shift_right;
  assign \$auto$rs_design_edit.cc:1293:execute$599.subtract  = subtract;
  assign \$auto$rs_design_edit.cc:1293:execute$599.unsigned_a  = unsigned_a;
  assign \$auto$rs_design_edit.cc:1293:execute$599.unsigned_b  = unsigned_b;
  assign z_multacc = \$auto$rs_design_edit.cc:1293:execute$599.z_multacc ;
  assign z_multadd = \$auto$rs_design_edit.cc:1293:execute$599.z_multadd ;
endmodule
