<root><simulation><result_generated_time />2023-05-16 18:35:32<layer><layer_spec />{'B': 1, 'K': 546, 'C': 512, 'OY': 5, 'OX': 5, 'IY': 5, 'IX': 5, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />6988800<total_data_size_element />{'W': 279552, 'I': 12800, 'O': 13650}<total_data_reuse />{'W': 25, 'I': 546.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />13/23</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />1680</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [800, 1, 1], 'O': [25, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OX', 5), ('OY', 5)], []], [[], [('C', 32)]], [], []]<I />[[], [[('OX', 5), ('OY', 5)], [('C', 32)]], [], []]<O />[[[], [('C', 32)]], [[('OX', 5), ('OY', 5)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 2), ('K', 21)], [('C', 2), ('C', 8), ('K', 13)], []]<I />[[('K', 2), ('K', 21), ('C', 2), ('C', 8), ('K', 13)], [], []]<O />[[('K', 2), ('K', 21), ('C', 2), ('C', 8)], [('K', 13)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [25.0, 1, 1, 1], 'I': [1.0, 546.0, 1.0, 1.0], 'O': [32.0, 16, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [336, 2236416, 2236416], 'I': [128, 102400, 102400], 'O': [336, 109200, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 109200, 109200]}<actual_mem_utilization_individual />{'W': [0.66, 0.07, 0.0], 'I': [0.25, 0.0, 0.0], 'O': [0.66, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [0.66, 0.07, 0.0], 'I': [0.25, 0.07, 0.0], 'O': [0.66, 0.07, 0.0]}<effective_mem_size_bit />{'W': [168, 1118208, 2236416], 'I': [128, 102400, 102400], 'O': [336, 8400, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 8400, 109200]}<total_unit_count />{'W': [800, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [800, 25, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [800, 800, 1, 1], 'O': [25, 25, 1, 1]}<duplicate_unit_count />{'W': [25.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[279552, 279552], [279552, 279552], [279552, 0]]<I />[[166400, 12800], [12800, 12800], [12800, 0]]<O />[[(204750, 218400), (13650, 0)], [(0, 13650), (13650, 0)], [(0, 13650), (0, 0)]]<O_partial />[[(204750, 218400), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (13650, 0)], [(0, 13650), (13650, 0)], [(0, 13650), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[34944, 34944], [4368, 4368], [1092, 0]]<I />[[20800, 1600], [200, 200], [50, 0]]<O />[[(25594, 27300), (1706, 0)], [(0, 213), (213, 0)], [(0, 53), (0, 0)]]<O_partial />[([25594, 27300], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [1706, 0]), ([0, 213], [213, 0]), ([0, 53], [0, 0])]</mem_access_count_word><mac_count><active />6988800<idle />1956864</mac_count></basic_info><energy><total_energy />15377950.8<mem_energy_breakdown><W />[24.5, 865.7, 1454.4]<I />[7.6, 39.6, 66.6]<O />[19.1, 42.3, 71.0]</mem_energy_breakdown><MAC_energy><active_MAC />15277516.8<idle_MAC />97843.2<total />15375360.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5122<utilization_without_data_loading />0.7812<utilization_spatial />0.7812<utilization_temporal_with_data_loading />0.6556<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />13325<latency_cycle_without_data_loading />8736<ideal_computing_cycle />8736<data_loading><load_cycle_total />4589<load_cycle_individual />{'W': [21, 4368, 0], 'I': [200, 200, 0]}<load_cycle_combined />{'W': 4368, 'I': 201}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-8735], [-7659, -4347], [-8736, -8736]], 'I': [[-8735], [-8736, -8736], [-8736, -8736]], 'O': [[-8736], [-481, -338], [-8523, -8683]]}<mem_stall_cycle_shared />{'W': [[-8735], [-7659, 0], [0, 0]], 'I': [[-8735], [-8736, 0], [0, 0]], 'O': [[-8736], [-481, -338], [-8523, -8683]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [336, 2236416, 2236416], 'I': [128, 102400, 102400], 'O': [336, 109200, 109200], 'O_partial': [336, 0, 0], 'O_final': [0, 109200, 109200]}<data_size_each_level_total />{'W': [10752, 2236416, 2236416], 'I': [102400, 102400, 102400], 'O': [8400, 109200, 109200]}<loop_cycles_each_level />{'W': [42, 8736, 8736], 'I': [8736, 8736, 8736], 'O': [672, 8736, 8736]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [13, 1, 1], 'O': [16, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 0.0], [11.7, 11.7], [11.7, 11.7]], 'O': [[8.0, 0.5], [12.5, 12.5], [12.5, 12.5]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 256.0]], 'I': [[8.0, 0.2], [152.4, 11.7], [11.7, 11.7]], 'O': [[8.0, 8.0], [200.0, 12.5], [12.5, 12.5]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 256.0], [256.0, 0]], 'I': [[8.0, 0.0], [11.7, 11.7], [11.7, 0]], 'O': [[8.0, 8.0], [200.0, 12.5], [12.5, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [280.2, 467.7], [267.7, 12.5]], 'I': [[8.0, 0.0], [280.2, 467.7], [267.7, 12.5]], 'O': [[8.0, 8.0], [280.2, 467.7], [267.7, 12.5]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 8736], [42, 42, 208], [8736, 8736, 1]], 'I': [[1, 1, 8736], [8736, 8736, 1], [8736, 8736, 1]], 'O': [[1, 1, 8736], [42, 672, 13], [8736, 8736, 1]]}<trans_time_real />{'W': [[0, 1, 8736], [[5, 42, 208], [21, 42, 208]], [[4368, 8736, 1], [1092, 8736, 1]]], 'I': [[0, 1, 8736], [[2, 8736, 1], [200, 8736, 1]], [[200, 8736, 1], [50, 8736, 1]]], 'O': [[0, 1, 8736], [[5, 672, 13], [16, 672, 13]], [[213, 8736, 1], [53, 8736, 1]]]}<single_stall_cycle />{'W': [[-1], [-37, -21], [-4368, -7644]], 'I': [[-1], [-8734, -8536], [-8536, -8686]], 'O': [[-1], [-37, -26], [-8523, -8683]]}<single_stall_count />{'W': [8735, 207, 0], 'I': [8735, 0, 0], 'O': [8736, 13, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [213, 0]}, 1: {'W': [4347, 0], 'I': [0, 0], 'O': [208, 213]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-8736, -8736], [-8523, -8736]], 1: [[-4389, -8736], [-8528, -8523]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.9<mem_area_percentage />99.9 %</area></results><elapsed_time_second />0</simulation></root>