// Seed: 1889992730
module module_0 (
    output wor id_0,
    input id_1
);
  assign id_0[1] = 1;
  assign id_0 = id_1;
  logic id_2;
endmodule
