package soc

import _ "unsafe"

const SDIO_SLC0_TX_RST_S = 0
const SDIO_SLC0_RX_RST_S = 1
const SDIO_SLC_AHBM_FIFO_RST_S = 2
const SDIO_SLC_AHBM_RST_S = 3
const SDIO_SLC0_TX_LOOP_TEST_S = 4
const SDIO_SLC0_RX_LOOP_TEST_S = 5
const SDIO_SLC0_RX_AUTO_WRBACK_S = 6
const SDIO_SLC0_RX_NO_RESTART_CLR_S = 7
const SDIO_SLC0_RXDSCR_BURST_EN_S = 8
const SDIO_SLC0_RXDATA_BURST_EN_S = 9
const SDIO_SLC0_RXLINK_AUTO_RET_S = 10
const SDIO_SLC0_TXLINK_AUTO_RET_S = 11
const SDIO_SLC0_TXDSCR_BURST_EN_S = 12
const SDIO_SLC0_TXDATA_BURST_EN_S = 13
const SDIO_SLC0_TOKEN_AUTO_CLR_S = 14
const SDIO_SLC0_TOKEN_SEL_S = 15
const SDIO_SLC1_TX_RST_S = 16
const SDIO_SLC1_RX_RST_S = 17
const SDIO_SLC0_WR_RETRY_MASK_EN_S = 18
const SDIO_SLC1_WR_RETRY_MASK_EN_S = 19
const SDIO_SLC1_TX_LOOP_TEST_S = 20
const SDIO_SLC1_RX_LOOP_TEST_S = 21
const SDIO_SLC1_RX_AUTO_WRBACK_S = 22
const SDIO_SLC1_RX_NO_RESTART_CLR_S = 23
const SDIO_SLC1_RXDSCR_BURST_EN_S = 24
const SDIO_SLC1_RXDATA_BURST_EN_S = 25
const SDIO_SLC1_RXLINK_AUTO_RET_S = 26
const SDIO_SLC1_TXLINK_AUTO_RET_S = 27
const SDIO_SLC1_TXDSCR_BURST_EN_S = 28
const SDIO_SLC1_TXDATA_BURST_EN_S = 29
const SDIO_SLC1_TOKEN_AUTO_CLR_S = 30
const SDIO_SLC1_TOKEN_SEL_S = 31
const SDIO_SLC_FRHOST_BIT0_INT_RAW_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_RAW_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_RAW_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_RAW_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_RAW_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_RAW_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_RAW_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_RAW_S = 7
const SDIO_SLC0_RX_START_INT_RAW_S = 8
const SDIO_SLC0_TX_START_INT_RAW_S = 9
const SDIO_SLC0_RX_UDF_INT_RAW_S = 10
const SDIO_SLC0_TX_OVF_INT_RAW_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_RAW_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_RAW_S = 13
const SDIO_SLC0_TX_DONE_INT_RAW_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_RAW_S = 15
const SDIO_SLC0_RX_DONE_INT_RAW_S = 16
const SDIO_SLC0_RX_EOF_INT_RAW_S = 17
const SDIO_SLC0_TOHOST_INT_RAW_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_RAW_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_RAW_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_RAW_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_RAW_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_RAW_S = 24
const SDIO_CMD_DTC_INT_RAW_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_RAW_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_S = 27
const SDIO_HDA_RECV_DONE_INT_RAW_S = 28
const SDIO_SLC_FRHOST_BIT0_INT_ST_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_ST_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_ST_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_ST_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_ST_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_ST_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_ST_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_ST_S = 7
const SDIO_SLC0_RX_START_INT_ST_S = 8
const SDIO_SLC0_TX_START_INT_ST_S = 9
const SDIO_SLC0_RX_UDF_INT_ST_S = 10
const SDIO_SLC0_TX_OVF_INT_ST_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_ST_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_ST_S = 13
const SDIO_SLC0_TX_DONE_INT_ST_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_ST_S = 15
const SDIO_SLC0_RX_DONE_INT_ST_S = 16
const SDIO_SLC0_RX_EOF_INT_ST_S = 17
const SDIO_SLC0_TOHOST_INT_ST_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_ST_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_ST_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_ST_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_ST_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_ST_S = 24
const SDIO_CMD_DTC_INT_ST_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_ST_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_S = 27
const SDIO_HDA_RECV_DONE_INT_ST_S = 28
const SDIO_SLC_FRHOST_BIT0_INT_ENA_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_ENA_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_ENA_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_ENA_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_ENA_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_ENA_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_ENA_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_ENA_S = 7
const SDIO_SLC0_RX_START_INT_ENA_S = 8
const SDIO_SLC0_TX_START_INT_ENA_S = 9
const SDIO_SLC0_RX_UDF_INT_ENA_S = 10
const SDIO_SLC0_TX_OVF_INT_ENA_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_ENA_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_ENA_S = 13
const SDIO_SLC0_TX_DONE_INT_ENA_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_ENA_S = 15
const SDIO_SLC0_RX_DONE_INT_ENA_S = 16
const SDIO_SLC0_RX_EOF_INT_ENA_S = 17
const SDIO_SLC0_TOHOST_INT_ENA_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_ENA_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_ENA_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_ENA_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_ENA_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_ENA_S = 24
const SDIO_CMD_DTC_INT_ENA_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_ENA_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_S = 27
const SDIO_HDA_RECV_DONE_INT_ENA_S = 28
const SDIO_SLC_FRHOST_BIT0_INT_CLR_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_CLR_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_CLR_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_CLR_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_CLR_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_CLR_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_CLR_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_CLR_S = 7
const SDIO_SLC0_RX_START_INT_CLR_S = 8
const SDIO_SLC0_TX_START_INT_CLR_S = 9
const SDIO_SLC0_RX_UDF_INT_CLR_S = 10
const SDIO_SLC0_TX_OVF_INT_CLR_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_CLR_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_CLR_S = 13
const SDIO_SLC0_TX_DONE_INT_CLR_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_CLR_S = 15
const SDIO_SLC0_RX_DONE_INT_CLR_S = 16
const SDIO_SLC0_RX_EOF_INT_CLR_S = 17
const SDIO_SLC0_TOHOST_INT_CLR_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_CLR_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_CLR_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_CLR_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_CLR_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_CLR_S = 24
const SDIO_CMD_DTC_INT_CLR_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_CLR_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_S = 27
const SDIO_HDA_RECV_DONE_INT_CLR_S = 28
const SDIO_SLC_FRHOST_BIT8_INT_RAW_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_RAW_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_RAW_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_RAW_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_RAW_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_RAW_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_RAW_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_RAW_S = 7
const SDIO_SLC1_RX_START_INT_RAW_S = 8
const SDIO_SLC1_TX_START_INT_RAW_S = 9
const SDIO_SLC1_RX_UDF_INT_RAW_S = 10
const SDIO_SLC1_TX_OVF_INT_RAW_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_RAW_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_RAW_S = 13
const SDIO_SLC1_TX_DONE_INT_RAW_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_RAW_S = 15
const SDIO_SLC1_RX_DONE_INT_RAW_S = 16
const SDIO_SLC1_RX_EOF_INT_RAW_S = 17
const SDIO_SLC1_TOHOST_INT_RAW_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_RAW_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_RAW_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_RAW_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_RAW_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_RAW_S = 24
const SDIO_SLC_FRHOST_BIT8_INT_ST_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_ST_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_ST_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_ST_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_ST_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_ST_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_ST_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_ST_S = 7
const SDIO_SLC1_RX_START_INT_ST_S = 8
const SDIO_SLC1_TX_START_INT_ST_S = 9
const SDIO_SLC1_RX_UDF_INT_ST_S = 10
const SDIO_SLC1_TX_OVF_INT_ST_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_ST_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_ST_S = 13
const SDIO_SLC1_TX_DONE_INT_ST_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_ST_S = 15
const SDIO_SLC1_RX_DONE_INT_ST_S = 16
const SDIO_SLC1_RX_EOF_INT_ST_S = 17
const SDIO_SLC1_TOHOST_INT_ST_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_ST_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_ST_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_ST_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_ST_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_ST_S = 24
const SDIO_SLC_FRHOST_BIT8_INT_ENA_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_ENA_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_ENA_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_ENA_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_ENA_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_ENA_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_ENA_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_ENA_S = 7
const SDIO_SLC1_RX_START_INT_ENA_S = 8
const SDIO_SLC1_TX_START_INT_ENA_S = 9
const SDIO_SLC1_RX_UDF_INT_ENA_S = 10
const SDIO_SLC1_TX_OVF_INT_ENA_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_ENA_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_ENA_S = 13
const SDIO_SLC1_TX_DONE_INT_ENA_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_ENA_S = 15
const SDIO_SLC1_RX_DONE_INT_ENA_S = 16
const SDIO_SLC1_RX_EOF_INT_ENA_S = 17
const SDIO_SLC1_TOHOST_INT_ENA_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_ENA_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_ENA_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_ENA_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_ENA_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_ENA_S = 24
const SDIO_SLC_FRHOST_BIT8_INT_CLR_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_CLR_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_CLR_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_CLR_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_CLR_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_CLR_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_CLR_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_CLR_S = 7
const SDIO_SLC1_RX_START_INT_CLR_S = 8
const SDIO_SLC1_TX_START_INT_CLR_S = 9
const SDIO_SLC1_RX_UDF_INT_CLR_S = 10
const SDIO_SLC1_TX_OVF_INT_CLR_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_CLR_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_CLR_S = 13
const SDIO_SLC1_TX_DONE_INT_CLR_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_CLR_S = 15
const SDIO_SLC1_RX_DONE_INT_CLR_S = 16
const SDIO_SLC1_RX_EOF_INT_CLR_S = 17
const SDIO_SLC1_TOHOST_INT_CLR_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_CLR_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_CLR_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_CLR_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_CLR_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_CLR_S = 24
const SDIO_SLC0_RX_FULL_S = 0
const SDIO_SLC0_RX_EMPTY_S = 1
const SDIO_SLC0_RX_BUF_LEN_S = 2
const SDIO_SLC1_RX_FULL_S = 16
const SDIO_SLC1_RX_EMPTY_S = 17
const SDIO_SLC1_RX_BUF_LEN_S = 18
const SDIO_SLC0_RXFIFO_WDATA_S = 0
const SDIO_SLC0_RXFIFO_PUSH_S = 16
const SDIO_SLC1_RXFIFO_WDATA_S = 0
const SDIO_SLC1_RXFIFO_PUSH_S = 16
const SDIO_SLC0_TX_FULL_S = 0
const SDIO_SLC0_TX_EMPTY_S = 1
const SDIO_SLC1_TX_FULL_S = 16
const SDIO_SLC1_TX_EMPTY_S = 17
const SDIO_SLC0_TXFIFO_RDATA_S = 0
const SDIO_SLC0_TXFIFO_POP_S = 16
const SDIO_SLC1_TXFIFO_RDATA_S = 0
const SDIO_SLC1_TXFIFO_POP_S = 16
const SDIO_SLC0_RXLINK_STOP_S = 28
const SDIO_SLC0_RXLINK_START_S = 29
const SDIO_SLC0_RXLINK_RESTART_S = 30
const SDIO_SLC0_RXLINK_PARK_S = 31
const SDIO_SLC0_RXLINK_ADDR_S = 0
const SDIO_SLC0_TXLINK_STOP_S = 28
const SDIO_SLC0_TXLINK_START_S = 29
const SDIO_SLC0_TXLINK_RESTART_S = 30
const SDIO_SLC0_TXLINK_PARK_S = 31
const SDIO_SLC0_TXLINK_ADDR_S = 0
const SDIO_SLC1_BT_PACKET_S = 20
const SDIO_SLC1_RXLINK_STOP_S = 28
const SDIO_SLC1_RXLINK_START_S = 29
const SDIO_SLC1_RXLINK_RESTART_S = 30
const SDIO_SLC1_RXLINK_PARK_S = 31
const SDIO_SLC1_RXLINK_ADDR_S = 0
const SDIO_SLC1_TXLINK_STOP_S = 28
const SDIO_SLC1_TXLINK_START_S = 29
const SDIO_SLC1_TXLINK_RESTART_S = 30
const SDIO_SLC1_TXLINK_PARK_S = 31
const SDIO_SLC1_TXLINK_ADDR_S = 0
const SDIO_SLC0_TOHOST_INTVEC_S = 0
const SDIO_SLC1_TOHOST_INTVEC_S = 16
const SDIO_SLC0_TOKEN0_WDATA_S = 0
const SDIO_SLC0_TOKEN0_WR_S = 12
const SDIO_SLC0_TOKEN0_INC_S = 13
const SDIO_SLC0_TOKEN0_INC_MORE_S = 14
const SDIO_SLC0_TOKEN0_S = 16
const SDIO_SLC0_TOKEN1_WDATA_S = 0
const SDIO_SLC0_TOKEN1_WR_S = 12
const SDIO_SLC0_TOKEN1_INC_S = 13
const SDIO_SLC0_TOKEN1_INC_MORE_S = 14
const SDIO_SLC0_TOKEN1_S = 16
const SDIO_SLC1_TOKEN0_WDATA_S = 0
const SDIO_SLC1_TOKEN0_WR_S = 12
const SDIO_SLC1_TOKEN0_INC_S = 13
const SDIO_SLC1_TOKEN0_INC_MORE_S = 14
const SDIO_SLC1_TOKEN0_S = 16
const SDIO_SLC1_TOKEN1_WDATA_S = 0
const SDIO_SLC1_TOKEN1_WR_S = 12
const SDIO_SLC1_TOKEN1_INC_S = 13
const SDIO_SLC1_TOKEN1_INC_MORE_S = 14
const SDIO_SLC1_TOKEN1_S = 16
const SDIO_SLC0_CHECK_OWNER_S = 0
const SDIO_SLC0_TX_CHECK_SUM_EN_S = 1
const SDIO_SLC0_RX_CHECK_SUM_EN_S = 2
const SDIO_SDIO_CMD_HOLD_EN_S = 3
const SDIO_SLC0_LEN_AUTO_CLR_S = 4
const SDIO_SLC0_TX_STITCH_EN_S = 5
const SDIO_SLC0_RX_STITCH_EN_S = 6
const SDIO_SLC1_CHECK_OWNER_S = 16
const SDIO_SLC1_TX_CHECK_SUM_EN_S = 17
const SDIO_SLC1_RX_CHECK_SUM_EN_S = 18
const SDIO_HOST_INT_LEVEL_SEL_S = 19
const SDIO_SLC1_TX_STITCH_EN_S = 20
const SDIO_SLC1_RX_STITCH_EN_S = 21
const SDIO_SDIO_CLK_EN_S = 22
const SDIO_SLC0_STATE0_S = 0
const SDIO_SLC0_STATE1_S = 0
const SDIO_SLC1_STATE0_S = 0
const SDIO_SLC1_STATE1_S = 0
const SDIO_SLC_TXEOF_ENA_S = 0
const SDIO_SLC_FIFO_MAP_ENA_S = 8
const SDIO_SLC0_TX_DUMMY_MODE_S = 12
const SDIO_SLC_HDA_MAP_128K_S = 13
const SDIO_SLC1_TX_DUMMY_MODE_S = 14
const SDIO_SLC_TX_PUSH_IDLE_NUM_S = 16
const SDIO_SLC0_TO_EOF_DES_ADDR_S = 0
const SDIO_SLC0_TX_SUC_EOF_DES_ADDR_S = 0
const SDIO_SLC0_TO_EOF_BFR_DES_ADDR_S = 0
const SDIO_SLC1_TO_EOF_DES_ADDR_S = 0
const SDIO_SLC1_TX_SUC_EOF_DES_ADDR_S = 0
const SDIO_SLC1_TO_EOF_BFR_DES_ADDR_S = 0
const SDIO_SLC_AHB_TESTMODE_S = 0
const SDIO_SLC_AHB_TESTADDR_S = 4
const SDIO_CMD_ST_S = 0
const SDIO_FUNC_ST_S = 4
const SDIO_SDIO_WAKEUP_S = 8
const SDIO_BUS_ST_S = 12
const SDIO_FUNC1_ACC_STATE_S = 16
const SDIO_FUNC2_ACC_STATE_S = 24
const SDIO_SLC0_TOKEN_NO_REPLACE_S = 0
const SDIO_SLC0_INFOR_NO_REPLACE_S = 1
const SDIO_SLC0_RX_FILL_MODE_S = 2
const SDIO_SLC0_RX_EOF_MODE_S = 3
const SDIO_SLC0_RX_FILL_EN_S = 4
const SDIO_SLC0_RD_RETRY_THRESHOLD_S = 5
const SDIO_SLC1_TOKEN_NO_REPLACE_S = 16
const SDIO_SLC1_INFOR_NO_REPLACE_S = 17
const SDIO_SLC1_RX_FILL_MODE_S = 18
const SDIO_SLC1_RX_EOF_MODE_S = 19
const SDIO_SLC1_RX_FILL_EN_S = 20
const SDIO_SLC1_RD_RETRY_THRESHOLD_S = 21
const SDIO_SLC0_TXLINK_DSCR_S = 0
const SDIO_SLC0_TXLINK_DSCR_BF0_S = 0
const SDIO_SLC0_TXLINK_DSCR_BF1_S = 0
const SDIO_SLC0_RXLINK_DSCR_S = 0
const SDIO_SLC0_RXLINK_DSCR_BF0_S = 0
const SDIO_SLC0_RXLINK_DSCR_BF1_S = 0
const SDIO_SLC1_TXLINK_DSCR_S = 0
const SDIO_SLC1_TXLINK_DSCR_BF0_S = 0
const SDIO_SLC1_TXLINK_DSCR_BF1_S = 0
const SDIO_SLC1_RXLINK_DSCR_S = 0
const SDIO_SLC1_RXLINK_DSCR_BF0_S = 0
const SDIO_SLC1_RXLINK_DSCR_BF1_S = 0
const SDIO_SLC0_TX_ERR_EOF_DES_ADDR_S = 0
const SDIO_SLC1_TX_ERR_EOF_DES_ADDR_S = 0
const SDIO_SLC0_TOKEN_S = 0
const SDIO_SLC1_TOKEN_S = 16
const SDIO_SLC_WR_RETRY_THRESHOLD_S = 0
const SDIO_CMD_CONTENT0_S = 0
const SDIO_CMD_CONTENT1_S = 0
const SDIO_SLC0_LEN_WDATA_S = 0
const SDIO_SLC0_LEN_WR_S = 20
const SDIO_SLC0_LEN_INC_S = 21
const SDIO_SLC0_LEN_INC_MORE_S = 22
const SDIO_SLC0_RX_PACKET_LOAD_EN_S = 23
const SDIO_SLC0_TX_PACKET_LOAD_EN_S = 24
const SDIO_SLC0_RX_GET_USED_DSCR_S = 25
const SDIO_SLC0_TX_GET_USED_DSCR_S = 26
const SDIO_SLC0_RX_NEW_PKT_IND_S = 27
const SDIO_SLC0_TX_NEW_PKT_IND_S = 28
const SDIO_SLC0_RX_PACKET_LOAD_EN_ST_S = 29
const SDIO_SLC0_TX_PACKET_LOAD_EN_ST_S = 30
const SDIO_SLC0_LEN_S = 0
const SDIO_SLC0_TX_PKT_H_DSCR_ADDR_S = 0
const SDIO_SLC0_TX_PKT_E_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_PKT_H_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_PKT_E_DSCR_ADDR_S = 0
const SDIO_SLC0_TX_PKT_START_DSCR_ADDR_S = 0
const SDIO_SLC0_TX_PKT_END_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_PKT_START_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_PKT_END_DSCR_ADDR_S = 0
const SDIO_SLC0_SEQ_POSITION_S = 0
const SDIO_SLC1_SEQ_POSITION_S = 8
const SDIO_SLC0_RX_DSCR_REC_LIM_S = 0
const SDIO_DAT0_CRC_ERR_CNT_S = 0
const SDIO_DAT1_CRC_ERR_CNT_S = 8
const SDIO_DAT2_CRC_ERR_CNT_S = 16
const SDIO_DAT3_CRC_ERR_CNT_S = 24
const SDIO_CMD_CRC_ERR_CNT_S = 0
const SDIO_ERR_CNT_CLR_S = 31
const SDIO_SLC0_EOF_START_DES_ADDR_S = 0
const SDIO_SLC0_RX_PUSH_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_DONE_DSCR_ADDR_S = 0
const SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_S = 0
const SDIO_SLC0_RX_DSCR_CNT_LAT_S = 0
const SDIO_SLC0_RX_GET_EOF_OCC_S = 16
const SDIO_SLC0_LEN_LIM_S = 0
const SDIO_SLC_FRHOST_BIT0_INT_ST1_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_ST1_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_ST1_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_ST1_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_ST1_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_ST1_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_ST1_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_ST1_S = 7
const SDIO_SLC0_RX_START_INT_ST1_S = 8
const SDIO_SLC0_TX_START_INT_ST1_S = 9
const SDIO_SLC0_RX_UDF_INT_ST1_S = 10
const SDIO_SLC0_TX_OVF_INT_ST1_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_ST1_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_ST1_S = 13
const SDIO_SLC0_TX_DONE_INT_ST1_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_ST1_S = 15
const SDIO_SLC0_RX_DONE_INT_ST1_S = 16
const SDIO_SLC0_RX_EOF_INT_ST1_S = 17
const SDIO_SLC0_TOHOST_INT_ST1_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_ST1_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_ST1_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_ST1_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_ST1_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_ST1_S = 24
const SDIO_CMD_DTC_INT_ST1_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_ST1_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_S = 27
const SDIO_HDA_RECV_DONE_INT_ST1_S = 28
const SDIO_SLC_FRHOST_BIT0_INT_ENA1_S = 0
const SDIO_SLC_FRHOST_BIT1_INT_ENA1_S = 1
const SDIO_SLC_FRHOST_BIT2_INT_ENA1_S = 2
const SDIO_SLC_FRHOST_BIT3_INT_ENA1_S = 3
const SDIO_SLC_FRHOST_BIT4_INT_ENA1_S = 4
const SDIO_SLC_FRHOST_BIT5_INT_ENA1_S = 5
const SDIO_SLC_FRHOST_BIT6_INT_ENA1_S = 6
const SDIO_SLC_FRHOST_BIT7_INT_ENA1_S = 7
const SDIO_SLC0_RX_START_INT_ENA1_S = 8
const SDIO_SLC0_TX_START_INT_ENA1_S = 9
const SDIO_SLC0_RX_UDF_INT_ENA1_S = 10
const SDIO_SLC0_TX_OVF_INT_ENA1_S = 11
const SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_S = 12
const SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_S = 13
const SDIO_SLC0_TX_DONE_INT_ENA1_S = 14
const SDIO_SLC0_TX_SUC_EOF_INT_ENA1_S = 15
const SDIO_SLC0_RX_DONE_INT_ENA1_S = 16
const SDIO_SLC0_RX_EOF_INT_ENA1_S = 17
const SDIO_SLC0_TOHOST_INT_ENA1_S = 18
const SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_S = 19
const SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_S = 20
const SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_S = 21
const SDIO_SLC0_HOST_RD_ACK_INT_ENA1_S = 22
const SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_S = 23
const SDIO_SLC0_TX_ERR_EOF_INT_ENA1_S = 24
const SDIO_CMD_DTC_INT_ENA1_S = 25
const SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_S = 26
const SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_S = 27
const SDIO_HDA_RECV_DONE_INT_ENA1_S = 28
const SDIO_SLC_FRHOST_BIT8_INT_ST1_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_ST1_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_ST1_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_ST1_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_ST1_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_ST1_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_ST1_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_ST1_S = 7
const SDIO_SLC1_RX_START_INT_ST1_S = 8
const SDIO_SLC1_TX_START_INT_ST1_S = 9
const SDIO_SLC1_RX_UDF_INT_ST1_S = 10
const SDIO_SLC1_TX_OVF_INT_ST1_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_ST1_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_ST1_S = 13
const SDIO_SLC1_TX_DONE_INT_ST1_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_ST1_S = 15
const SDIO_SLC1_RX_DONE_INT_ST1_S = 16
const SDIO_SLC1_RX_EOF_INT_ST1_S = 17
const SDIO_SLC1_TOHOST_INT_ST1_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_ST1_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_ST1_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_ST1_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_ST1_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_ST1_S = 24
const SDIO_SLC_FRHOST_BIT8_INT_ENA1_S = 0
const SDIO_SLC_FRHOST_BIT9_INT_ENA1_S = 1
const SDIO_SLC_FRHOST_BIT10_INT_ENA1_S = 2
const SDIO_SLC_FRHOST_BIT11_INT_ENA1_S = 3
const SDIO_SLC_FRHOST_BIT12_INT_ENA1_S = 4
const SDIO_SLC_FRHOST_BIT13_INT_ENA1_S = 5
const SDIO_SLC_FRHOST_BIT14_INT_ENA1_S = 6
const SDIO_SLC_FRHOST_BIT15_INT_ENA1_S = 7
const SDIO_SLC1_RX_START_INT_ENA1_S = 8
const SDIO_SLC1_TX_START_INT_ENA1_S = 9
const SDIO_SLC1_RX_UDF_INT_ENA1_S = 10
const SDIO_SLC1_TX_OVF_INT_ENA1_S = 11
const SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_S = 12
const SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_S = 13
const SDIO_SLC1_TX_DONE_INT_ENA1_S = 14
const SDIO_SLC1_TX_SUC_EOF_INT_ENA1_S = 15
const SDIO_SLC1_RX_DONE_INT_ENA1_S = 16
const SDIO_SLC1_RX_EOF_INT_ENA1_S = 17
const SDIO_SLC1_TOHOST_INT_ENA1_S = 18
const SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_S = 19
const SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_S = 20
const SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_S = 21
const SDIO_SLC1_HOST_RD_ACK_INT_ENA1_S = 22
const SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_S = 23
const SDIO_SLC1_TX_ERR_EOF_INT_ENA1_S = 24
const SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_S = 0
const SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_S = 0
const SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_S = 0
const SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_S = 0
const SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_S = 0
const SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_S = 0
const SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_S = 0
const SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_S = 0
const SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_S = 0
const SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_S = 0
const SDIO_SLC0_TXDATA_BURST_LEN_S = 0
const SDIO_SLC0_RXDATA_BURST_LEN_S = 1
const SDIO_SLC1_TXDATA_BURST_LEN_S = 2
const SDIO_SLC1_RXDATA_BURST_LEN_S = 3
const SDIO_SLC_DATE_S = 0
const SDIO_SLC_ID_S = 0
