# //  ModelSim SE-64 10.6e Jun 23 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do {top_module_sim_simulate.do}
# vsim -voptargs=""+acc"" -L xil_defaultlib -L xpm -L blk_mem_gen_v8_4_2 -L unisims_ver -L unimacro_ver -L secureip -lib xil_defaultlib xil_defaultlib.top_module_sim xil_defaultlib.glbl 
# Start time: 12:06:47 on Jun 11,2020
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Loading xil_defaultlib.top_module_sim
# Loading xil_defaultlib.RIJ_CPU
# Loading xil_defaultlib.PC_add
# Loading xil_defaultlib.blk_mem_gen_0
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2
# Loading xil_defaultlib.mem_store
# Loading xil_defaultlib.register_store
# Loading xil_defaultlib.ALU_32
# Loading xil_defaultlib.Decoding_control
# Loading xil_defaultlib.glbl
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage
# Loading blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_output_reg_stage
# 1
# 1
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#  Block Memory Generator module loading initial data...
#  Block Memory Generator data initialization complete.
# Block Memory Generator module top_module_sim.test.Inst_store.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run -all
# Break key hit
# Break in VlGenerateBlock no_softecc_input_reg_stage at ../../../../RIJ_CPU.ip_user_files/ipstatic/simulation/blk_mem_gen_v8_4.v line 3950
# End time: 12:09:45 on Jun 11,2020, Elapsed time: 0:02:58
# Errors: 0, Warnings: 1
