// Seed: 1336023434
module module_0 (
    input tri id_0,
    input tri1 id_1,
    output wor id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5
);
  wire id_7;
  assign id_7 = 1'b0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    output wand id_3,
    inout supply1 id_4,
    input supply1 id_5,
    output logic id_6
);
  assign id_6 = 1;
  module_0(
      id_0, id_5, id_4, id_0, id_5, id_0
  );
  final id_6 <= 1'b0;
endmodule
