{
  "module_name": "tilcdc_regs.h",
  "hash_id": "9d855c01d4dd0f1bd9294af621fcc636a1bd7eaba3a45d5147cb6f5bb1c3e534",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/tilcdc/tilcdc_regs.h",
  "human_readable_source": " \n \n\n#ifndef __TILCDC_REGS_H__\n#define __TILCDC_REGS_H__\n\n \n\n#include <linux/bitops.h>\n\n#include \"tilcdc_drv.h\"\n\n \n#define LCDC_END_OF_FRAME1                       BIT(9)\n#define LCDC_END_OF_FRAME0                       BIT(8)\n#define LCDC_PL_LOAD_DONE                        BIT(6)\n#define LCDC_FIFO_UNDERFLOW                      BIT(5)\n#define LCDC_SYNC_LOST                           BIT(2)\n#define LCDC_FRAME_DONE                          BIT(0)\n\n \n#define LCDC_DMA_BURST_SIZE(x)                   ((x) << 4)\n#define LCDC_DMA_BURST_SIZE_MASK                 ((0x7) << 4)\n#define LCDC_DMA_BURST_1                         0x0\n#define LCDC_DMA_BURST_2                         0x1\n#define LCDC_DMA_BURST_4                         0x2\n#define LCDC_DMA_BURST_8                         0x3\n#define LCDC_DMA_BURST_16                        0x4\n#define LCDC_DMA_FIFO_THRESHOLD(x)               ((x) << 8)\n#define LCDC_DMA_FIFO_THRESHOLD_MASK             ((0x3) << 8)\n#define LCDC_V1_END_OF_FRAME_INT_ENA             BIT(2)\n#define LCDC_V2_END_OF_FRAME0_INT_ENA            BIT(8)\n#define LCDC_V2_END_OF_FRAME1_INT_ENA            BIT(9)\n#define LCDC_DUAL_FRAME_BUFFER_ENABLE            BIT(0)\n\n \n#define LCDC_CLK_DIVISOR(x)                      ((x) << 8)\n#define LCDC_CLK_DIVISOR_MASK                    ((0xFF) << 8)\n#define LCDC_RASTER_MODE                         0x01\n\n \n#define LCDC_PALETTE_LOAD_MODE(x)                ((x) << 20)\n#define LCDC_PALETTE_LOAD_MODE_MASK              ((0x3) << 20)\n#define PALETTE_AND_DATA                         0x00\n#define PALETTE_ONLY                             0x01\n#define DATA_ONLY                                0x02\n\n#define LCDC_MONO_8BIT_MODE                      BIT(9)\n#define LCDC_RASTER_ORDER                        BIT(8)\n#define LCDC_TFT_MODE                            BIT(7)\n#define LCDC_V1_UNDERFLOW_INT_ENA                BIT(6)\n#define LCDC_V2_UNDERFLOW_INT_ENA                BIT(5)\n#define LCDC_V1_PL_INT_ENA                       BIT(4)\n#define LCDC_V2_PL_INT_ENA                       BIT(6)\n#define LCDC_V1_SYNC_LOST_INT_ENA                BIT(5)\n#define LCDC_V1_FRAME_DONE_INT_ENA               BIT(3)\n#define LCDC_MONOCHROME_MODE                     BIT(1)\n#define LCDC_RASTER_ENABLE                       BIT(0)\n#define LCDC_TFT_ALT_ENABLE                      BIT(23)\n#define LCDC_STN_565_ENABLE                      BIT(24)\n#define LCDC_V2_DMA_CLK_EN                       BIT(2)\n#define LCDC_V2_LIDD_CLK_EN                      BIT(1)\n#define LCDC_V2_CORE_CLK_EN                      BIT(0)\n#define LCDC_V2_LPP_B10                          26\n#define LCDC_V2_TFT_24BPP_MODE                   BIT(25)\n#define LCDC_V2_TFT_24BPP_UNPACK                 BIT(26)\n\n \n#define LCDC_AC_BIAS_TRANSITIONS_PER_INT(x)      ((x) << 16)\n#define LCDC_AC_BIAS_TRANSITIONS_PER_INT_MASK    ((0xF) << 16)\n#define LCDC_AC_BIAS_FREQUENCY(x)                ((x) << 8)\n#define LCDC_AC_BIAS_FREQUENCY_MASK              ((0xFF) << 8)\n#define LCDC_SYNC_CTRL                           BIT(25)\n#define LCDC_SYNC_EDGE                           BIT(24)\n#define LCDC_INVERT_PIXEL_CLOCK                  BIT(22)\n#define LCDC_INVERT_HSYNC                        BIT(21)\n#define LCDC_INVERT_VSYNC                        BIT(20)\n#define LCDC_LPP_B10                             BIT(26)\n\n \n#define LCDC_PID_REG                             0x0\n#define LCDC_CTRL_REG                            0x4\n#define LCDC_STAT_REG                            0x8\n#define LCDC_RASTER_CTRL_REG                     0x28\n#define LCDC_RASTER_TIMING_0_REG                 0x2c\n#define LCDC_RASTER_TIMING_1_REG                 0x30\n#define LCDC_RASTER_TIMING_2_REG                 0x34\n#define LCDC_DMA_CTRL_REG                        0x40\n#define LCDC_DMA_FB_BASE_ADDR_0_REG              0x44\n#define LCDC_DMA_FB_CEILING_ADDR_0_REG           0x48\n#define LCDC_DMA_FB_BASE_ADDR_1_REG              0x4c\n#define LCDC_DMA_FB_CEILING_ADDR_1_REG           0x50\n\n \n#define LCDC_RAW_STAT_REG                        0x58\n#define LCDC_MASKED_STAT_REG                     0x5c\n#define LCDC_INT_ENABLE_SET_REG                  0x60\n#define LCDC_INT_ENABLE_CLR_REG                  0x64\n#define LCDC_END_OF_INT_IND_REG                  0x68\n\n \n#define LCDC_CLK_ENABLE_REG                      0x6c\n#define LCDC_CLK_RESET_REG                       0x70\n#define LCDC_CLK_MAIN_RESET                      BIT(3)\n\n\n \n\nstatic inline void tilcdc_write(struct drm_device *dev, u32 reg, u32 data)\n{\n\tstruct tilcdc_drm_private *priv = dev->dev_private;\n\tiowrite32(data, priv->mmio + reg);\n}\n\nstatic inline void tilcdc_write64(struct drm_device *dev, u32 reg, u64 data)\n{\n\tstruct tilcdc_drm_private *priv = dev->dev_private;\n\tvolatile void __iomem *addr = priv->mmio + reg;\n\n#if defined(iowrite64) && !defined(iowrite64_is_nonatomic)\n\tiowrite64(data, addr);\n#else\n\t__iowmb();\n\t \n\t*(volatile u64 __force *)addr = __cpu_to_le64(data);\n#endif\n}\n\nstatic inline u32 tilcdc_read(struct drm_device *dev, u32 reg)\n{\n\tstruct tilcdc_drm_private *priv = dev->dev_private;\n\treturn ioread32(priv->mmio + reg);\n}\n\nstatic inline void tilcdc_write_mask(struct drm_device *dev, u32 reg,\n\t\t\t\t     u32 val, u32 mask)\n{\n\ttilcdc_write(dev, reg, (tilcdc_read(dev, reg) & ~mask) | (val & mask));\n}\n\nstatic inline void tilcdc_set(struct drm_device *dev, u32 reg, u32 mask)\n{\n\ttilcdc_write(dev, reg, tilcdc_read(dev, reg) | mask);\n}\n\nstatic inline void tilcdc_clear(struct drm_device *dev, u32 reg, u32 mask)\n{\n\ttilcdc_write(dev, reg, tilcdc_read(dev, reg) & ~mask);\n}\n\n \nstatic inline u32 tilcdc_irqstatus_reg(struct drm_device *dev)\n{\n\tstruct tilcdc_drm_private *priv = dev->dev_private;\n\treturn (priv->rev == 2) ? LCDC_MASKED_STAT_REG : LCDC_STAT_REG;\n}\n\nstatic inline u32 tilcdc_read_irqstatus(struct drm_device *dev)\n{\n\treturn tilcdc_read(dev, tilcdc_irqstatus_reg(dev));\n}\n\nstatic inline void tilcdc_clear_irqstatus(struct drm_device *dev, u32 mask)\n{\n\ttilcdc_write(dev, tilcdc_irqstatus_reg(dev), mask);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}