<!DOCTYPE html>

<html>
<!-- Styles -->
<style>
    #chartdiv {
      width: 100%;
      height: 1000px;
    }
</style>

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  <title>OPTraceViewer</title>
  <script src="https://www.amcharts.com/lib/3/amcharts.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/serial.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/gantt.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/themes/light.js">
  </script>
  <script src="https://www.amcharts.com/lib/3/plugins/export/export.min.js">
  </script>
  <link rel="stylesheet" href="https://www.amcharts.com/lib/3/plugins/export/export.css" type="text/css" media="all"/>

  <form name="userInputForm" action="javascript:userInputFormCallback()">
    <fieldset>
    <legend>Graph Filters:</legend>
    <table style="width:100%">
      <col width="50"></col>
      <col width="20"></col>
      <col width="60"></col>
      <tr>
        <td style="text-align: center"; colspan="3"><input type="number" name="userDurationFilterSecInput" id="userDurationFilterSecInput" value="2" min="0" max="6000" step="1"> sec</td>
        <td>Filter out run durations lower than this value</td>
      </tr>
      <tr>
        <td></td>
        <td></td>
        <td style="text-align: center"><input type="checkbox" name="userGroupPidSortSelected" id="userGroupPidSortSelected"></td>
        <td>Group sort by process ID</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#0099ff"></td>
        <td style="text-align: center"><input type="checkbox" name="userRollupSelected" id="userRollupSelected"></td>
        <td>Show rollup entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#8dc49f"></td>
        <td style="text-align: center"><input type="checkbox" name="userIndividualEntrySelected" id="userIndividualEntrySelected"></td>
        <td>Show individual entries</td>
      </tr>
      <tr>
        <td></td>
        <td bgcolor="#cd82ad"></td>
        <td style="text-align: center"><input type="checkbox" name="userCheckpointEntrySelected" id="userCheckpointEntrySelected"></td>
        <td>Show checkpoints entry</td>
      </tr>
       <tr>
        <td></td>
        <td bgcolor="#b9783f"></td>
        <td style="text-align: center"><input type="checkbox" name="userReportEntrySelected" id="userReportEntrySelected"></td>
        <td>Show report entry</td>
      </tr>

    </table>
    <br>
    <input name="Submit" type="submit" value="Update Graph">
    </fieldset>
  </form> 

  <div id="chartdiv">
  </div>

  <script>
  </script>

</head>


<body>
<table id="myDynamicTable" cellpadding="2" cellspacing="2" border="1" onclick="tester()">
  <tr>
  <td>Task</td>
  <td>Start</td>
  <td>Duration</td>
  </tr>
</table>
<script>
  // Default User Selected variables
  var m_secondFilter = 1;
  var m_groupPidSort = true;
  var m_showRollup = true;
  var m_showIndividualEntry = false;
  var m_showCheckpointEntry = false;
  var m_showReportEntry = false;

  function SetDefaultUserValues()
  {
    document.getElementById("userDurationFilterSecInput").value = m_secondFilter;
    document.getElementById("userGroupPidSortSelected").checked = m_groupPidSort;
    document.getElementById("userRollupSelected").checked = m_showRollup;
    document.getElementById("userIndividualEntrySelected").checked = m_showIndividualEntry;
    document.getElementById("userCheckpointEntrySelected").checked = m_showCheckpointEntry;
    document.getElementById("userReportEntrySelected").checked = m_showReportEntry;
  }

  window.onload = function(){
    SetDefaultUserValues();
  }




  // Header
  var header = "Keyword|pid|Entry|SrcFile|Catagory|TimeStampMSec|Action|Task|Tags|Misc";
                         
  // Insert Raw Data Here
  // Note: Do not change the following signature. 
  var csvData =    [
      "[OPTRACE]|600182|10|run|cpp|1669671777124|START|OCL_LINK|",
      "[OPTRACE]|600182|11|setupBinaryForLink|cpp|1669671777125|START|Create Binary|",
      "[OPTRACE]|600182|12||cpp|1669671777125|END|Create Binary|",
      "[OPTRACE]|600182|13|setupBinaryForLink|cpp|1669671777125|START|Extract Kernels|",
      "[OPTRACE]|600182|14||cpp|1669671777143|END|Extract Kernels|",
      "[OPTRACE]|600182|1552||cpp|1669675739145|END|Launch Step: vpl|",
      "[OPTRACE]|600182|1553|launchStep_|cpp|1669675739145|START|Launch Step: rtdgen|",
      "[OPTRACE]|600182|1554|launchCf2sw_|cpp|1669675739147|START|Launch cf2sw|",
      "[OPTRACE]|600182|1555||cpp|1669675740203|END|Launch cf2sw|",
      "[OPTRACE]|600182|1556|writeSystemDiagram|cpp|1669675740203|START|writeSystemDiagram|",
      "[OPTRACE]|600182|1557||cpp|1669675740205|END|writeSystemDiagram|",
      "[OPTRACE]|600182|1558||cpp|1669675740205|END|Launch Step: rtdgen|",
      "[OPTRACE]|600182|1559|launchStep_|cpp|1669675740205|START|Launch Step: xclbinutil|",
      "[OPTRACE]|600182|1560||cpp|1669675740289|END|Launch Step: xclbinutil|",
      "[OPTRACE]|600182|1561|launchStep_|cpp|1669675740289|START|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|600182|1562||cpp|1669675740490|END|Launch Step: xclbinutilinfo|",
      "[OPTRACE]|600182|1563|launchStep_|cpp|1669675740490|START|Launch Step: generate_sc_driver|",
      "[OPTRACE]|600182|1564||cpp|1669675740491|END|Launch Step: generate_sc_driver|",
      "[OPTRACE]|600182|1565||cpp|1669675740491|END|OCL_LINK|",
      "[OPTRACE]|600182|1566||cpp|1669675740720|END|v++|",
      "[OPTRACE]|600182|15|launchStep_|cpp|1669671777202|START|Launch Step: system_link|",
      "[OPTRACE]|600182|16||cpp|1669671783972|END|Launch Step: system_link|",
      "[OPTRACE]|600182|17|launchStep_|cpp|1669671783972|START|Launch Step: cf2sw|",
      "[OPTRACE]|600182|18||cpp|1669671785224|END|Launch Step: cf2sw|",
      "[OPTRACE]|600182|19|launchStep_|cpp|1669671785224|START|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|600182|1|main|cpp|1669671764431|START|v++|ROLLUP_0",
      "[OPTRACE]|600182|20||cpp|1669671786007|END|Launch Step: rtd2_system_diagram|",
      "[OPTRACE]|600182|21|launchStep_|cpp|1669671786007|START|Launch Step: vpl|",
      "[OPTRACE]|600182|2|run|cpp|1669671764431|START|Validate Kernels|",
      "[OPTRACE]|600182|3||cpp|1669671764477|END|Validate Kernels|",
      "[OPTRACE]|600182|4|prepareProject|cpp|1669671764477|START|Create Solution|",
      "[OPTRACE]|600182|5||cpp|1669671775460|END|Create Solution|",
      "[OPTRACE]|600182|6|prepareProject|cpp|1669671775460|START|Add Device|",
      "[OPTRACE]|600182|7|addDevice|cpp|1669671775460|START|Find & Load Device|",
      "[OPTRACE]|600182|8||cpp|1669671775628|END|Find & Load Device|",
      "[OPTRACE]|600182|9||cpp|1669671777117|END|Add Device|",
      "[OPTRACE]|602431|1548|runPlatformLinker|cpp|1669675739014|START|Generate Resource Availability Report|",
      "[OPTRACE]|602431|1549||cpp|1669675739014|END|Generate Resource Availability Report|",
      "[OPTRACE]|602431|1550||cpp|1669675739014|END|runPlatformLinker|",
      "[OPTRACE]|602431|1551||cpp|1669675739134|END|vpl|",
      "[OPTRACE]|602431|22|main|cpp|1669671786944|START|vpl|",
      "[OPTRACE]|602431|23|runPlatformLinker|cpp|1669671786967|START|runPlatformLinker|",
      "[OPTRACE]|602431|24|setupBinaryForLink|cpp|1669671786967|START|Create Solution|",
      "[OPTRACE]|602431|25||cpp|1669671786971|END|Create Solution|",
      "[OPTRACE]|602431|26|setupBinaryForLink|cpp|1669671786971|START|Add platform|",
      "[OPTRACE]|602431|27||cpp|1669671788723|END|Add platform|",
      "[OPTRACE]|602431|28|setupBinaryForLink|cpp|1669671788723|START|Create Binary|",
      "[OPTRACE]|602431|29||cpp|1669671788724|END|Create Binary|",
      "[OPTRACE]|602431|30|setupBinaryForLink|cpp|1669671788724|START|Create Kernels|",
      "[OPTRACE]|602431|31||cpp|1669671788725|END|Create Kernels|",
      "[OPTRACE]|602431|32|runPlatformLinker|cpp|1669671788729|START|Process Kernels|",
      "[OPTRACE]|602431|33||cpp|1669671788729|END|Process Kernels|",
      "[OPTRACE]|602431|34|runPlatformLinker|cpp|1669671788729|START|Process Kernel Debug|",
      "[OPTRACE]|602431|35||cpp|1669671788730|END|Process Kernel Debug|",
      "[OPTRACE]|602431|36|runPlatformLinker|cpp|1669671788730|START|Set Kernel Debug|",
      "[OPTRACE]|602431|37||cpp|1669671788730|END|Set Kernel Debug|",
      "[OPTRACE]|602431|38|runPlatformLinker|cpp|1669671788730|START|Set Miscellaneous|",
      "[OPTRACE]|602431|39||cpp|1669671788730|END|Set Miscellaneous|",
      "[OPTRACE]|602431|40|run|cpp|1669671788730|START|Extract Platform|",
      "[OPTRACE]|602431|41||cpp|1669671789867|END|Extract Platform|",
      "[OPTRACE]|602876|1547|ipirun.tcl|vpl|1669675738513|END|Implementation|",
      "[OPTRACE]|602876|42|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/vpl.tcl|vivado_impl|1669671795405|START|Implementation|ROLLUP_1",
      "[OPTRACE]|602876|43|ipirun.tcl|vpl|1669671795419|START|ipirun|ROLLUP_0",
      "[OPTRACE]|602876|44|ipirun.tcl|vpl|1669671795419|END|ipirun|",
      "[OPTRACE]|602876|45|ipirun.tcl|vpl|1669671795430|START|Source pre_sys_link Tcl script|",
      "[OPTRACE]|602876|46|ipirun.tcl|vpl|1669671795430|END|Source pre_sys_link Tcl script|",
      "[OPTRACE]|602876|47|ipirun.tcl|vpl|1669671795430|START|Create project|",
      "[OPTRACE]|602876|48|ipirun.tcl|vpl|1669671800567|END|Create project|",
      "[OPTRACE]|602876|49|ipirun.tcl|vpl|1669671800571|START|Create IP caching environment|",
      "[OPTRACE]|602876|50|ipirun.tcl|vpl|1669671802701|END|Create IP caching environment|",
      "[OPTRACE]|602876|51|ipirun.tcl|vpl|1669671802701|START|Import/add dynamic BD|",
      "[OPTRACE]|602876|52|ipirun.tcl|vpl|1669671812366|END|Import/add dynamic BD|",
      "[OPTRACE]|602876|53|ipirun.tcl|vpl|1669671812366|START|Open BD and insert kernels|",
      "[OPTRACE]|602876|54|ipirun.tcl|vpl|1669671834598|END|Open BD and insert kernels|",
      "[OPTRACE]|602876|55|ipirun.tcl|vpl|1669671834599|START|Add debug/profiling support|",
      "[OPTRACE]|602876|56|ipirun.tcl|vpl|1669671834662|END|Add debug/profiling support|",
      "[OPTRACE]|602876|57|ipirun.tcl|vpl|1669671834662|START|IPI address assignments|",
      "[OPTRACE]|602876|58|ipirun.tcl|vpl|1669671834672|END|IPI address assignments|",
      "[OPTRACE]|602876|59|ipirun.tcl|vpl|1669671834672|START|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|602876|60|ipirun.tcl|vpl|1669671834751|END|Sourcing hardware platform post_sys_link Tcl script|",
      "[OPTRACE]|602876|61|ipirun.tcl|vpl|1669671834753|START|Save BD|",
      "[OPTRACE]|602876|62|ipirun.tcl|vpl|1669671834840|END|Save BD|",
      "[OPTRACE]|602876|63|ipirun.tcl|vpl|1669671834840|START|Create address map and debug IP profile files|",
      "[OPTRACE]|602876|64|ipirun.tcl|vpl|1669671834849|END|Create address map and debug IP profile files|",
      "[OPTRACE]|602876|65|ipirun.tcl|vpl|1669671834849|START|Generate output products|",
      "[OPTRACE]|602876|66|ipirun.tcl|vpl|1669671857250|END|Generate output products|",
      "[OPTRACE]|602876|67|ipirun.tcl|vpl|1669671857251|START|Source report_commands_tcl|",
      "[OPTRACE]|602876|68|ipirun.tcl|vpl|1669671857337|END|Source report_commands_tcl|",
      "[OPTRACE]|602876|69|ipirun.tcl|vpl|1669671857337|START|Source synth_props_tcl|",
      "[OPTRACE]|602876|70|ipirun.tcl|vpl|1669671866622|END|Source synth_props_tcl|",
      "[OPTRACE]|602876|71|ipirun.tcl|vpl|1669671866628|START|Source impl_props_tcl|",
      "[OPTRACE]|602876|72|ipirun.tcl|vpl|1669671866746|END|Source impl_props_tcl|",
      "[OPTRACE]|602876|73|ipirun.tcl|vpl|1669671866747|START|Synthesis|ROLLUP_1,SYNTH",
      "[OPTRACE]|602876|774|ipirun.tcl|vpl|1669672138564|END|Synthesis|",
      "[OPTRACE]|611876|144|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671900873|START|bd_9997_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611876|145|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671900874|START|Creating in-memory project|",
      "[OPTRACE]|611876|362|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912589|END|Creating in-memory project|",
      "[OPTRACE]|611876|363|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912589|START|Adding files|",
      "[OPTRACE]|611876|376|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912748|END|Adding files|",
      "[OPTRACE]|611876|377|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912748|START|Configure IP Cache|",
      "[OPTRACE]|611876|382|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912881|END|Configure IP Cache|",
      "[OPTRACE]|611876|383|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669671912881|END|bd_9997_bsip_0_synth_1|",
      "[OPTRACE]|611888|112|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671897146|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611888|113|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671897147|START|Creating in-memory project|",
      "[OPTRACE]|611888|196|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671909163|END|Creating in-memory project|",
      "[OPTRACE]|611888|197|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671909188|START|Adding files|",
      "[OPTRACE]|611888|308|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671911902|END|Adding files|",
      "[OPTRACE]|611888|313|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671911909|START|Configure IP Cache|",
      "[OPTRACE]|611888|332|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671912216|END|Configure IP Cache|",
      "[OPTRACE]|611888|333|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669671912218|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|611893|108|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671896811|START|bd_9997_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611893|109|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671896812|START|Creating in-memory project|",
      "[OPTRACE]|611893|168|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908004|END|Creating in-memory project|",
      "[OPTRACE]|611893|169|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908005|START|Adding files|",
      "[OPTRACE]|611893|170|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908269|END|Adding files|",
      "[OPTRACE]|611893|171|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908270|START|Configure IP Cache|",
      "[OPTRACE]|611893|180|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908678|END|Configure IP Cache|",
      "[OPTRACE]|611893|181|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669671908679|END|bd_9997_axi_jtag_0_synth_1|",
      "[OPTRACE]|611916|260|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911367|END|Creating in-memory project|",
      "[OPTRACE]|611916|261|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911367|START|Adding files|",
      "[OPTRACE]|611916|282|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911613|END|Adding files|",
      "[OPTRACE]|611916|284|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911616|START|Configure IP Cache|",
      "[OPTRACE]|611916|286|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911639|END|Configure IP Cache|",
      "[OPTRACE]|611916|289|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671911647|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|611916|98|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671895862|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611916|99|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669671895869|START|Creating in-memory project|",
      "[OPTRACE]|611946|192|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671908999|END|Creating in-memory project|",
      "[OPTRACE]|611946|193|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671909008|START|Adding files|",
      "[OPTRACE]|611946|202|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671909518|END|Adding files|",
      "[OPTRACE]|611946|203|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671909529|START|Configure IP Cache|",
      "[OPTRACE]|611946|212|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671909765|END|Configure IP Cache|",
      "[OPTRACE]|611946|213|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671909766|END|bd_0349_lut_buffer_0_synth_1|",
      "[OPTRACE]|611946|84|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671892822|START|bd_0349_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611946|85|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669671892829|START|Creating in-memory project|",
      "[OPTRACE]|611960|218|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671910016|END|Creating in-memory project|",
      "[OPTRACE]|611960|219|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671910016|START|Adding files|",
      "[OPTRACE]|611960|276|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671911560|END|Adding files|",
      "[OPTRACE]|611960|279|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671911578|START|Configure IP Cache|",
      "[OPTRACE]|611960|287|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671911639|END|Configure IP Cache|",
      "[OPTRACE]|611960|288|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671911639|START|synth_design|",
      "[OPTRACE]|611960|722|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672000710|END|synth_design|",
      "[OPTRACE]|611960|723|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672000710|START|Write IP Cache|",
      "[OPTRACE]|611960|726|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672003933|END|Write IP Cache|",
      "[OPTRACE]|611960|727|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672003935|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|611960|728|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672005859|END|write_checkpoint|",
      "[OPTRACE]|611960|729|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672005859|START|synth reports|REPORT",
      "[OPTRACE]|611960|730|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672006029|END|synth reports|",
      "[OPTRACE]|611960|733|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669672007318|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|611960|90|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671894110|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611960|91|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669671894111|START|Creating in-memory project|",
      "[OPTRACE]|611976|140|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671900806|START|bd_9997_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611976|141|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671900807|START|Creating in-memory project|",
      "[OPTRACE]|611976|354|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912489|END|Creating in-memory project|",
      "[OPTRACE]|611976|355|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912489|START|Adding files|",
      "[OPTRACE]|611976|372|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912687|END|Adding files|",
      "[OPTRACE]|611976|373|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912688|START|Configure IP Cache|",
      "[OPTRACE]|611976|384|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912885|END|Configure IP Cache|",
      "[OPTRACE]|611976|385|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669671912886|END|bd_9997_bs_switch_1_0_synth_1|",
      "[OPTRACE]|611982|120|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671898666|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611982|121|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671898667|START|Creating in-memory project|",
      "[OPTRACE]|611982|310|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671911903|END|Creating in-memory project|",
      "[OPTRACE]|611982|312|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671911908|START|Adding files|",
      "[OPTRACE]|611982|386|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671912965|END|Adding files|",
      "[OPTRACE]|611982|387|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671912966|START|Configure IP Cache|",
      "[OPTRACE]|611982|392|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671913057|END|Configure IP Cache|",
      "[OPTRACE]|611982|393|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669671913058|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|611984|160|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907712|END|Creating in-memory project|",
      "[OPTRACE]|611984|161|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907713|START|Adding files|",
      "[OPTRACE]|611984|164|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907961|END|Adding files|",
      "[OPTRACE]|611984|165|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907962|START|Configure IP Cache|",
      "[OPTRACE]|611984|166|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907977|END|Configure IP Cache|",
      "[OPTRACE]|611984|167|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671907985|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|611984|96|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671895606|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611984|97|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669671895607|START|Creating in-memory project|",
      "[OPTRACE]|611985|146|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671901099|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611985|147|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671901100|START|Creating in-memory project|",
      "[OPTRACE]|611985|328|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912200|END|Creating in-memory project|",
      "[OPTRACE]|611985|329|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912200|START|Adding files|",
      "[OPTRACE]|611985|342|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912358|END|Adding files|",
      "[OPTRACE]|611985|343|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912358|START|Configure IP Cache|",
      "[OPTRACE]|611985|344|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912374|END|Configure IP Cache|",
      "[OPTRACE]|611985|345|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669671912375|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|611989|106|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671896618|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|611989|107|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671896625|START|Creating in-memory project|",
      "[OPTRACE]|611989|238|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671910866|END|Creating in-memory project|",
      "[OPTRACE]|611989|239|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671910884|START|Adding files|",
      "[OPTRACE]|611989|246|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671911203|END|Adding files|",
      "[OPTRACE]|611989|247|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671911204|START|Configure IP Cache|",
      "[OPTRACE]|611989|248|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671911211|END|Configure IP Cache|",
      "[OPTRACE]|611989|249|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669671911225|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|612036|142|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671900810|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612036|143|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671900811|START|Creating in-memory project|",
      "[OPTRACE]|612036|306|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671911890|END|Creating in-memory project|",
      "[OPTRACE]|612036|307|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671911890|START|Adding files|",
      "[OPTRACE]|612036|368|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671912657|END|Adding files|",
      "[OPTRACE]|612036|369|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671912658|START|Configure IP Cache|",
      "[OPTRACE]|612036|374|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671912692|END|Configure IP Cache|",
      "[OPTRACE]|612036|375|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669671912692|START|synth_design|",
      "[OPTRACE]|612036|724|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672003152|END|synth_design|",
      "[OPTRACE]|612036|725|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672003152|START|Write IP Cache|",
      "[OPTRACE]|612036|731|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672006510|END|Write IP Cache|",
      "[OPTRACE]|612036|732|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672006512|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|612036|734|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672008517|END|write_checkpoint|",
      "[OPTRACE]|612036|735|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672008517|START|synth reports|REPORT",
      "[OPTRACE]|612036|736|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672008681|END|synth reports|",
      "[OPTRACE]|612036|737|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669672009989|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|612039|152|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671902026|START|bd_0349_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612039|153|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671902027|START|Creating in-memory project|",
      "[OPTRACE]|612039|304|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671911869|END|Creating in-memory project|",
      "[OPTRACE]|612039|305|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671911872|START|Adding files|",
      "[OPTRACE]|612039|330|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671912204|END|Adding files|",
      "[OPTRACE]|612039|331|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671912205|START|Configure IP Cache|",
      "[OPTRACE]|612039|358|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671912516|END|Configure IP Cache|",
      "[OPTRACE]|612039|359|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669671912516|END|bd_0349_xsdbm_0_synth_1|",
      "[OPTRACE]|612040|174|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908353|END|Creating in-memory project|",
      "[OPTRACE]|612040|175|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908364|START|Adding files|",
      "[OPTRACE]|612040|186|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908868|END|Adding files|",
      "[OPTRACE]|612040|187|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908869|START|Configure IP Cache|",
      "[OPTRACE]|612040|188|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908878|END|Configure IP Cache|",
      "[OPTRACE]|612040|189|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671908901|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|612040|80|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671892404|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612040|81|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669671892413|START|Creating in-memory project|",
      "[OPTRACE]|612049|190|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671908953|END|Creating in-memory project|",
      "[OPTRACE]|612049|191|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671908976|START|Adding files|",
      "[OPTRACE]|612049|198|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671909458|END|Adding files|",
      "[OPTRACE]|612049|199|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671909473|START|Configure IP Cache|",
      "[OPTRACE]|612049|200|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671909480|END|Configure IP Cache|",
      "[OPTRACE]|612049|201|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671909482|END|bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|612049|94|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671895541|START|bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612049|95|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669671895542|START|Creating in-memory project|",
      "[OPTRACE]|612067|176|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908518|END|Creating in-memory project|",
      "[OPTRACE]|612067|177|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908527|START|Adding files|",
      "[OPTRACE]|612067|182|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908820|END|Adding files|",
      "[OPTRACE]|612067|183|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908821|START|Configure IP Cache|",
      "[OPTRACE]|612067|184|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908825|END|Configure IP Cache|",
      "[OPTRACE]|612067|185|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671908825|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|612067|74|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671890438|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612067|75|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669671890439|START|Creating in-memory project|",
      "[OPTRACE]|612075|130|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671899460|START|bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612075|131|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671899461|START|Creating in-memory project|",
      "[OPTRACE]|612075|322|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912127|END|Creating in-memory project|",
      "[OPTRACE]|612075|323|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912127|START|Adding files|",
      "[OPTRACE]|612075|336|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912300|END|Adding files|",
      "[OPTRACE]|612075|337|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912300|START|Configure IP Cache|",
      "[OPTRACE]|612075|338|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912304|END|Configure IP Cache|",
      "[OPTRACE]|612075|339|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669671912305|END|bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|612083|114|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671897234|START|bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612083|115|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671897235|START|Creating in-memory project|",
      "[OPTRACE]|612083|298|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911821|END|Creating in-memory project|",
      "[OPTRACE]|612083|299|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911821|START|Adding files|",
      "[OPTRACE]|612083|314|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911982|END|Adding files|",
      "[OPTRACE]|612083|315|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911983|START|Configure IP Cache|",
      "[OPTRACE]|612083|316|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911987|END|Configure IP Cache|",
      "[OPTRACE]|612083|317|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669671911988|END|bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1|",
      "[OPTRACE]|612105|150|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671901664|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612105|151|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671901665|START|Creating in-memory project|",
      "[OPTRACE]|612105|380|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671912874|END|Creating in-memory project|",
      "[OPTRACE]|612105|381|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671912874|START|Adding files|",
      "[OPTRACE]|612105|388|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671913024|END|Adding files|",
      "[OPTRACE]|612105|389|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671913024|START|Configure IP Cache|",
      "[OPTRACE]|612105|390|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671913053|END|Configure IP Cache|",
      "[OPTRACE]|612105|391|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669671913054|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|612137|162|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671907829|END|Creating in-memory project|",
      "[OPTRACE]|612137|163|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671907848|START|Adding files|",
      "[OPTRACE]|612137|172|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671908309|END|Adding files|",
      "[OPTRACE]|612137|173|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671908309|START|Configure IP Cache|",
      "[OPTRACE]|612137|178|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671908588|END|Configure IP Cache|",
      "[OPTRACE]|612137|179|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671908613|END|bd_22c0_clk_kernel2_adapt_0_synth_1|",
      "[OPTRACE]|612137|86|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671893674|START|bd_22c0_clk_kernel2_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612137|87|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669671893675|START|Creating in-memory project|",
      "[OPTRACE]|612145|110|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671897054|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612145|111|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671897054|START|Creating in-memory project|",
      "[OPTRACE]|612145|270|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911545|END|Creating in-memory project|",
      "[OPTRACE]|612145|275|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911560|START|Adding files|",
      "[OPTRACE]|612145|294|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911774|END|Adding files|",
      "[OPTRACE]|612145|295|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911774|START|Configure IP Cache|",
      "[OPTRACE]|612145|296|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911784|END|Configure IP Cache|",
      "[OPTRACE]|612145|297|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669671911785|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|612151|102|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671896494|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612151|103|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671896494|START|Creating in-memory project|",
      "[OPTRACE]|612151|252|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911261|END|Creating in-memory project|",
      "[OPTRACE]|612151|253|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911261|START|Adding files|",
      "[OPTRACE]|612151|277|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911569|END|Adding files|",
      "[OPTRACE]|612151|278|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911570|START|Configure IP Cache|",
      "[OPTRACE]|612151|290|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911709|END|Configure IP Cache|",
      "[OPTRACE]|612151|291|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669671911709|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|612152|136|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671900318|START|bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612152|137|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671900319|START|Creating in-memory project|",
      "[OPTRACE]|612152|334|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912283|END|Creating in-memory project|",
      "[OPTRACE]|612152|335|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912283|START|Adding files|",
      "[OPTRACE]|612152|346|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912397|END|Adding files|",
      "[OPTRACE]|612152|347|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912398|START|Configure IP Cache|",
      "[OPTRACE]|612152|348|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912400|END|Configure IP Cache|",
      "[OPTRACE]|612152|349|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669671912401|END|bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1|",
      "[OPTRACE]|612161|210|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909621|END|Creating in-memory project|",
      "[OPTRACE]|612161|211|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909621|START|Adding files|",
      "[OPTRACE]|612161|214|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909793|END|Adding files|",
      "[OPTRACE]|612161|215|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909794|START|Configure IP Cache|",
      "[OPTRACE]|612161|216|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909804|END|Configure IP Cache|",
      "[OPTRACE]|612161|217|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671909805|END|bd_22c0_frequency_counter_hbm_0_synth_1|",
      "[OPTRACE]|612161|88|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671893998|START|bd_22c0_frequency_counter_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612161|89|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669671893999|START|Creating in-memory project|",
      "[OPTRACE]|612163|100|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671896033|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612163|101|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671896034|START|Creating in-memory project|",
      "[OPTRACE]|612163|220|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910079|END|Creating in-memory project|",
      "[OPTRACE]|612163|221|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910100|START|Adding files|",
      "[OPTRACE]|612163|226|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910493|END|Adding files|",
      "[OPTRACE]|612163|227|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910502|START|Configure IP Cache|",
      "[OPTRACE]|612163|228|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910516|END|Configure IP Cache|",
      "[OPTRACE]|612163|229|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669671910529|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|612164|148|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671901398|START|bd_22c0_or_shutdown_clocks_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612164|149|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671901399|START|Creating in-memory project|",
      "[OPTRACE]|612164|360|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912541|END|Creating in-memory project|",
      "[OPTRACE]|612164|361|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912542|START|Adding files|",
      "[OPTRACE]|612164|364|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912643|END|Adding files|",
      "[OPTRACE]|612164|365|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912643|START|Configure IP Cache|",
      "[OPTRACE]|612164|366|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912646|END|Configure IP Cache|",
      "[OPTRACE]|612164|367|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669671912646|END|bd_22c0_or_shutdown_clocks_0_synth_1|",
      "[OPTRACE]|612168|138|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671900366|START|bd_22c0_clock_throttling_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612168|139|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671900373|START|Creating in-memory project|",
      "[OPTRACE]|612168|309|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671911903|END|Creating in-memory project|",
      "[OPTRACE]|612168|311|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671911903|START|Adding files|",
      "[OPTRACE]|612168|324|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671912135|END|Adding files|",
      "[OPTRACE]|612168|325|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671912135|START|Configure IP Cache|",
      "[OPTRACE]|612168|326|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671912141|END|Configure IP Cache|",
      "[OPTRACE]|612168|327|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669671912141|END|bd_22c0_clock_throttling_kernel_0_synth_1|",
      "[OPTRACE]|612175|128|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671899454|START|bd_22c0_frequency_counter_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612175|129|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671899455|START|Creating in-memory project|",
      "[OPTRACE]|612175|250|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911246|END|Creating in-memory project|",
      "[OPTRACE]|612175|251|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911260|START|Adding files|",
      "[OPTRACE]|612175|271|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911548|END|Adding files|",
      "[OPTRACE]|612175|272|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911549|START|Configure IP Cache|",
      "[OPTRACE]|612175|273|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911558|END|Configure IP Cache|",
      "[OPTRACE]|612175|274|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669671911559|END|bd_22c0_frequency_counter_kernel_0_synth_1|",
      "[OPTRACE]|612182|122|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671899062|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612182|123|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671899069|START|Creating in-memory project|",
      "[OPTRACE]|612182|258|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911329|END|Creating in-memory project|",
      "[OPTRACE]|612182|259|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911330|START|Adding files|",
      "[OPTRACE]|612182|280|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911580|END|Adding files|",
      "[OPTRACE]|612182|281|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911605|START|Configure IP Cache|",
      "[OPTRACE]|612182|283|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911613|END|Configure IP Cache|",
      "[OPTRACE]|612182|285|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669671911629|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|612190|124|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671899310|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612190|125|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671899311|START|Creating in-memory project|",
      "[OPTRACE]|612190|254|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911268|END|Creating in-memory project|",
      "[OPTRACE]|612190|255|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911268|START|Adding files|",
      "[OPTRACE]|612190|264|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911462|END|Adding files|",
      "[OPTRACE]|612190|265|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911466|START|Configure IP Cache|",
      "[OPTRACE]|612190|266|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911474|END|Configure IP Cache|",
      "[OPTRACE]|612190|267|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669671911475|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|612194|194|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909150|END|Creating in-memory project|",
      "[OPTRACE]|612194|195|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909150|START|Adding files|",
      "[OPTRACE]|612194|204|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909562|END|Adding files|",
      "[OPTRACE]|612194|205|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909573|START|Configure IP Cache|",
      "[OPTRACE]|612194|206|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909580|END|Configure IP Cache|",
      "[OPTRACE]|612194|207|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671909605|END|bd_22c0_psreset_kernel_0_synth_1|",
      "[OPTRACE]|612194|76|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671891290|START|bd_22c0_psreset_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612194|77|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669671891297|START|Creating in-memory project|",
      "[OPTRACE]|612195|118|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671898502|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612195|119|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671898503|START|Creating in-memory project|",
      "[OPTRACE]|612195|232|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671910593|END|Creating in-memory project|",
      "[OPTRACE]|612195|233|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671910593|START|Adding files|",
      "[OPTRACE]|612195|236|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671910859|END|Adding files|",
      "[OPTRACE]|612195|237|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671910860|START|Configure IP Cache|",
      "[OPTRACE]|612195|242|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671911103|END|Configure IP Cache|",
      "[OPTRACE]|612195|243|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669671911106|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|612196|268|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911510|END|Creating in-memory project|",
      "[OPTRACE]|612196|269|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911510|START|Adding files|",
      "[OPTRACE]|612196|300|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911843|END|Adding files|",
      "[OPTRACE]|612196|301|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911844|START|Configure IP Cache|",
      "[OPTRACE]|612196|302|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911850|END|Configure IP Cache|",
      "[OPTRACE]|612196|303|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671911851|END|bd_22c0_psreset_freerun_refclk_0_synth_1|",
      "[OPTRACE]|612196|92|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671895194|START|bd_22c0_psreset_freerun_refclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612196|93|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669671895197|START|Creating in-memory project|",
      "[OPTRACE]|612208|134|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671900282|START|bd_22c0_clkwiz_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612208|135|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671900283|START|Creating in-memory project|",
      "[OPTRACE]|612208|240|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911008|END|Creating in-memory project|",
      "[OPTRACE]|612208|241|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911016|START|Adding files|",
      "[OPTRACE]|612208|256|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911307|END|Adding files|",
      "[OPTRACE]|612208|257|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911308|START|Configure IP Cache|",
      "[OPTRACE]|612208|262|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911380|END|Configure IP Cache|",
      "[OPTRACE]|612208|263|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669671911386|END|bd_22c0_clkwiz_kernel2_0_synth_1|",
      "[OPTRACE]|612217|132|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671899798|START|bd_22c0_clk_kernel_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612217|133|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671899805|START|Creating in-memory project|",
      "[OPTRACE]|612217|356|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912510|END|Creating in-memory project|",
      "[OPTRACE]|612217|357|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912510|START|Adding files|",
      "[OPTRACE]|612217|370|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912669|END|Adding files|",
      "[OPTRACE]|612217|371|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912670|START|Configure IP Cache|",
      "[OPTRACE]|612217|378|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912772|END|Configure IP Cache|",
      "[OPTRACE]|612217|379|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669671912772|END|bd_22c0_clk_kernel_adapt_0_synth_1|",
      "[OPTRACE]|612218|154|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671906849|END|Creating in-memory project|",
      "[OPTRACE]|612218|155|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671906850|START|Adding files|",
      "[OPTRACE]|612218|156|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671907052|END|Adding files|",
      "[OPTRACE]|612218|157|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671907053|START|Configure IP Cache|",
      "[OPTRACE]|612218|158|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671907071|END|Configure IP Cache|",
      "[OPTRACE]|612218|159|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671907072|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|612218|82|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671892585|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612218|83|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669671892586|START|Creating in-memory project|",
      "[OPTRACE]|612225|116|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671898346|START|bd_22c0_clock_throttling_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612225|117|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671898347|START|Creating in-memory project|",
      "[OPTRACE]|612225|292|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911755|END|Creating in-memory project|",
      "[OPTRACE]|612225|293|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911756|START|Adding files|",
      "[OPTRACE]|612225|318|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911990|END|Adding files|",
      "[OPTRACE]|612225|319|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911991|START|Configure IP Cache|",
      "[OPTRACE]|612225|320|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911998|END|Configure IP Cache|",
      "[OPTRACE]|612225|321|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669671911999|END|bd_22c0_clock_throttling_kernel2_0_synth_1|",
      "[OPTRACE]|612226|126|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671899374|START|bd_22c0_psreset_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612226|127|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671899375|START|Creating in-memory project|",
      "[OPTRACE]|612226|340|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912310|END|Creating in-memory project|",
      "[OPTRACE]|612226|341|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912310|START|Adding files|",
      "[OPTRACE]|612226|350|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912481|END|Adding files|",
      "[OPTRACE]|612226|351|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912481|START|Configure IP Cache|",
      "[OPTRACE]|612226|352|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912488|END|Configure IP Cache|",
      "[OPTRACE]|612226|353|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669671912488|END|bd_22c0_psreset_kernel2_0_synth_1|",
      "[OPTRACE]|612228|104|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671896510|START|bd_22c0_shutdown_clocks_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612228|105|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671896511|START|Creating in-memory project|",
      "[OPTRACE]|612228|230|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671910580|END|Creating in-memory project|",
      "[OPTRACE]|612228|231|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671910580|START|Adding files|",
      "[OPTRACE]|612228|234|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671910793|END|Adding files|",
      "[OPTRACE]|612228|235|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671910794|START|Configure IP Cache|",
      "[OPTRACE]|612228|244|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671911108|END|Configure IP Cache|",
      "[OPTRACE]|612228|245|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669671911108|END|bd_22c0_shutdown_clocks_latch_0_synth_1|",
      "[OPTRACE]|612232|208|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671909620|END|Creating in-memory project|",
      "[OPTRACE]|612232|209|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671909620|START|Adding files|",
      "[OPTRACE]|612232|222|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671910243|END|Adding files|",
      "[OPTRACE]|612232|223|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671910249|START|Configure IP Cache|",
      "[OPTRACE]|612232|224|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671910376|END|Configure IP Cache|",
      "[OPTRACE]|612232|225|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671910385|END|bd_22c0_clkwiz_kernel_0_synth_1|",
      "[OPTRACE]|612232|78|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671891578|START|bd_22c0_clkwiz_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|612232|79|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669671891579|START|Creating in-memory project|",
      "[OPTRACE]|613610|394|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671917474|START|bd_22c0_clk_kernel2_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|613610|395|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671917474|START|Creating in-memory project|",
      "[OPTRACE]|613610|396|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671920936|END|Creating in-memory project|",
      "[OPTRACE]|613610|397|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671920936|START|Adding files|",
      "[OPTRACE]|613610|398|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671921094|END|Adding files|",
      "[OPTRACE]|613610|399|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671921095|START|Configure IP Cache|",
      "[OPTRACE]|613610|400|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671921190|END|Configure IP Cache|",
      "[OPTRACE]|613610|401|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669671921205|END|bd_22c0_clk_kernel2_cont_adapt_0_synth_1|",
      "[OPTRACE]|614049|402|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671928991|START|bd_22c0_adder_check_gpio_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614049|403|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671928992|START|Creating in-memory project|",
      "[OPTRACE]|614049|426|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671941491|END|Creating in-memory project|",
      "[OPTRACE]|614049|427|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671941503|START|Adding files|",
      "[OPTRACE]|614049|432|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671942026|END|Adding files|",
      "[OPTRACE]|614049|433|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671942029|START|Configure IP Cache|",
      "[OPTRACE]|614049|438|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671942734|END|Configure IP Cache|",
      "[OPTRACE]|614049|439|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669671942741|END|bd_22c0_adder_check_gpio_0_synth_1|",
      "[OPTRACE]|614151|408|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671932354|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614151|409|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671932355|START|Creating in-memory project|",
      "[OPTRACE]|614151|476|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671946826|END|Creating in-memory project|",
      "[OPTRACE]|614151|477|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671946826|START|Adding files|",
      "[OPTRACE]|614151|480|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671947184|END|Adding files|",
      "[OPTRACE]|614151|481|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671947185|START|Configure IP Cache|",
      "[OPTRACE]|614151|482|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671947193|END|Configure IP Cache|",
      "[OPTRACE]|614151|483|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669671947209|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|614251|404|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671930982|START|bd_22c0_reduce_check_gpio_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614251|405|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671930982|START|Creating in-memory project|",
      "[OPTRACE]|614251|434|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671942378|END|Creating in-memory project|",
      "[OPTRACE]|614251|435|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671942396|START|Adding files|",
      "[OPTRACE]|614251|442|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671942972|END|Adding files|",
      "[OPTRACE]|614251|443|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671942993|START|Configure IP Cache|",
      "[OPTRACE]|614251|444|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671942997|END|Configure IP Cache|",
      "[OPTRACE]|614251|445|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669671943013|END|bd_22c0_reduce_check_gpio_0_synth_1|",
      "[OPTRACE]|614323|410|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671935374|START|bd_22c0_vip_ctrl_mgmt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614323|411|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671935375|START|Creating in-memory project|",
      "[OPTRACE]|614323|502|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950098|END|Creating in-memory project|",
      "[OPTRACE]|614323|503|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950099|START|Adding files|",
      "[OPTRACE]|614323|506|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950311|END|Adding files|",
      "[OPTRACE]|614323|507|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950312|START|Configure IP Cache|",
      "[OPTRACE]|614323|508|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950333|END|Configure IP Cache|",
      "[OPTRACE]|614323|509|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669671950334|END|bd_22c0_vip_ctrl_mgmt_0_synth_1|",
      "[OPTRACE]|614367|412|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671936642|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614367|413|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671936643|START|Creating in-memory project|",
      "[OPTRACE]|614367|486|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947582|END|Creating in-memory project|",
      "[OPTRACE]|614367|487|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947588|START|Adding files|",
      "[OPTRACE]|614367|490|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947870|END|Adding files|",
      "[OPTRACE]|614367|491|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947871|START|Configure IP Cache|",
      "[OPTRACE]|614367|492|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947875|END|Configure IP Cache|",
      "[OPTRACE]|614367|493|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669671947876|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|614480|414|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671936678|START|bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614480|415|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671936679|START|Creating in-memory project|",
      "[OPTRACE]|614480|510|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950408|END|Creating in-memory project|",
      "[OPTRACE]|614480|511|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950409|START|Adding files|",
      "[OPTRACE]|614480|514|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950684|END|Adding files|",
      "[OPTRACE]|614480|515|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950685|START|Configure IP Cache|",
      "[OPTRACE]|614480|519|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950697|END|Configure IP Cache|",
      "[OPTRACE]|614480|520|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669671950697|END|bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|614601|418|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671938366|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614601|419|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671938367|START|Creating in-memory project|",
      "[OPTRACE]|614601|496|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671948818|END|Creating in-memory project|",
      "[OPTRACE]|614601|497|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671948819|START|Adding files|",
      "[OPTRACE]|614601|498|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671949129|END|Adding files|",
      "[OPTRACE]|614601|499|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671949130|START|Configure IP Cache|",
      "[OPTRACE]|614601|500|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671949136|END|Configure IP Cache|",
      "[OPTRACE]|614601|501|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669671949137|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|614643|420|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671940322|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614643|421|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671940329|START|Creating in-memory project|",
      "[OPTRACE]|614643|530|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952264|END|Creating in-memory project|",
      "[OPTRACE]|614643|531|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952264|START|Adding files|",
      "[OPTRACE]|614643|534|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952607|END|Adding files|",
      "[OPTRACE]|614643|535|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952608|START|Configure IP Cache|",
      "[OPTRACE]|614643|536|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952615|END|Configure IP Cache|",
      "[OPTRACE]|614643|537|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669671952629|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|614644|406|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671931035|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614644|407|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671931036|START|Creating in-memory project|",
      "[OPTRACE]|614644|462|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671945575|END|Creating in-memory project|",
      "[OPTRACE]|614644|463|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671945583|START|Adding files|",
      "[OPTRACE]|614644|470|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671946269|END|Adding files|",
      "[OPTRACE]|614644|471|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671946286|START|Configure IP Cache|",
      "[OPTRACE]|614644|472|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671946618|END|Configure IP Cache|",
      "[OPTRACE]|614644|473|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669671946619|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|614737|424|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671941318|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614737|425|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671941319|START|Creating in-memory project|",
      "[OPTRACE]|614737|524|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671951422|END|Creating in-memory project|",
      "[OPTRACE]|614737|525|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671951424|START|Adding files|",
      "[OPTRACE]|614737|538|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671952636|END|Adding files|",
      "[OPTRACE]|614737|539|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671952657|START|Configure IP Cache|",
      "[OPTRACE]|614737|548|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671953044|END|Configure IP Cache|",
      "[OPTRACE]|614737|549|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669671953044|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|614834|422|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671940662|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614834|423|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671940663|START|Creating in-memory project|",
      "[OPTRACE]|614834|540|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671952888|END|Creating in-memory project|",
      "[OPTRACE]|614834|541|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671952888|START|Adding files|",
      "[OPTRACE]|614834|570|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671953686|END|Adding files|",
      "[OPTRACE]|614834|571|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671953687|START|Configure IP Cache|",
      "[OPTRACE]|614834|584|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671953878|END|Configure IP Cache|",
      "[OPTRACE]|614834|585|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669671953878|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|614980|428|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671941731|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|614980|429|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671941732|START|Creating in-memory project|",
      "[OPTRACE]|614980|568|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953671|END|Creating in-memory project|",
      "[OPTRACE]|614980|569|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953671|START|Adding files|",
      "[OPTRACE]|614980|576|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953844|END|Adding files|",
      "[OPTRACE]|614980|577|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953845|START|Configure IP Cache|",
      "[OPTRACE]|614980|578|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953851|END|Configure IP Cache|",
      "[OPTRACE]|614980|580|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669671953852|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|615049|446|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671943271|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615049|447|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671943272|START|Creating in-memory project|",
      "[OPTRACE]|615049|522|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951340|END|Creating in-memory project|",
      "[OPTRACE]|615049|523|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951341|START|Adding files|",
      "[OPTRACE]|615049|526|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951622|END|Adding files|",
      "[OPTRACE]|615049|527|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951623|START|Configure IP Cache|",
      "[OPTRACE]|615049|528|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951674|END|Configure IP Cache|",
      "[OPTRACE]|615049|529|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669671951675|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|615162|430|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671941947|START|ulp_workaround_cr1039626_orgate_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615162|431|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671941947|START|Creating in-memory project|",
      "[OPTRACE]|615162|556|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953239|END|Creating in-memory project|",
      "[OPTRACE]|615162|557|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953239|START|Adding files|",
      "[OPTRACE]|615162|562|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953486|END|Adding files|",
      "[OPTRACE]|615162|563|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953487|START|Configure IP Cache|",
      "[OPTRACE]|615162|564|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953492|END|Configure IP Cache|",
      "[OPTRACE]|615162|565|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669671953493|END|ulp_workaround_cr1039626_orgate_0_synth_1|",
      "[OPTRACE]|615176|416|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671937626|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615176|417|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671937627|START|Creating in-memory project|",
      "[OPTRACE]|615176|512|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950473|END|Creating in-memory project|",
      "[OPTRACE]|615176|513|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950473|START|Adding files|",
      "[OPTRACE]|615176|516|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950689|END|Adding files|",
      "[OPTRACE]|615176|517|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950690|START|Configure IP Cache|",
      "[OPTRACE]|615176|518|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950696|END|Configure IP Cache|",
      "[OPTRACE]|615176|521|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669671950697|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|615245|450|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671943887|START|ulp_s00_regslice_10_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615245|451|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671943888|START|Creating in-memory project|",
      "[OPTRACE]|615245|602|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954413|END|Creating in-memory project|",
      "[OPTRACE]|615245|603|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954413|START|Adding files|",
      "[OPTRACE]|615245|608|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954615|END|Adding files|",
      "[OPTRACE]|615245|609|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954616|START|Configure IP Cache|",
      "[OPTRACE]|615245|610|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954623|END|Configure IP Cache|",
      "[OPTRACE]|615245|611|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669671954623|END|ulp_s00_regslice_10_synth_1|",
      "[OPTRACE]|615369|474|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671946707|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615369|475|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671946716|START|Creating in-memory project|",
      "[OPTRACE]|615369|648|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955417|END|Creating in-memory project|",
      "[OPTRACE]|615369|649|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955417|START|Adding files|",
      "[OPTRACE]|615369|652|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955530|END|Adding files|",
      "[OPTRACE]|615369|653|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955531|START|Configure IP Cache|",
      "[OPTRACE]|615369|654|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955536|END|Configure IP Cache|",
      "[OPTRACE]|615369|655|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669671955536|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|615403|440|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671942766|START|bd_22c0_frequency_counter_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615403|441|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671942767|START|Creating in-memory project|",
      "[OPTRACE]|615403|550|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953045|END|Creating in-memory project|",
      "[OPTRACE]|615403|551|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953056|START|Adding files|",
      "[OPTRACE]|615403|558|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953320|END|Adding files|",
      "[OPTRACE]|615403|559|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953337|START|Configure IP Cache|",
      "[OPTRACE]|615403|560|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953348|END|Configure IP Cache|",
      "[OPTRACE]|615403|561|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669671953348|END|bd_22c0_frequency_counter_kernel2_0_synth_1|",
      "[OPTRACE]|615454|466|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671945958|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615454|467|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671945959|START|Creating in-memory project|",
      "[OPTRACE]|615454|596|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954285|END|Creating in-memory project|",
      "[OPTRACE]|615454|597|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954285|START|Adding files|",
      "[OPTRACE]|615454|604|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954426|END|Adding files|",
      "[OPTRACE]|615454|605|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954427|START|Configure IP Cache|",
      "[OPTRACE]|615454|606|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954432|END|Configure IP Cache|",
      "[OPTRACE]|615454|607|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669671954432|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|615484|454|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671944046|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615484|455|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671944047|START|Creating in-memory project|",
      "[OPTRACE]|615484|532|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952582|END|Creating in-memory project|",
      "[OPTRACE]|615484|533|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952592|START|Adding files|",
      "[OPTRACE]|615484|544|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952955|END|Adding files|",
      "[OPTRACE]|615484|545|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952956|START|Configure IP Cache|",
      "[OPTRACE]|615484|546|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952979|END|Configure IP Cache|",
      "[OPTRACE]|615484|547|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669671952993|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|615508|456|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671944102|START|ulp_calc_0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615508|457|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671944105|START|Creating in-memory project|",
      "[OPTRACE]|615508|592|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954158|END|Creating in-memory project|",
      "[OPTRACE]|615508|593|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954158|START|Adding files|",
      "[OPTRACE]|615508|598|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954368|END|Adding files|",
      "[OPTRACE]|615508|599|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954369|START|Configure IP Cache|",
      "[OPTRACE]|615508|600|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954370|END|Configure IP Cache|",
      "[OPTRACE]|615508|601|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669671954371|START|synth_design|",
      "[OPTRACE]|615508|746|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672057382|END|synth_design|",
      "[OPTRACE]|615508|747|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672057382|START|Write IP Cache|",
      "[OPTRACE]|615508|756|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672065254|END|Write IP Cache|",
      "[OPTRACE]|615508|757|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672065262|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|615508|758|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672070645|END|write_checkpoint|",
      "[OPTRACE]|615508|759|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672070645|START|synth reports|REPORT",
      "[OPTRACE]|615508|760|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672070861|END|synth reports|",
      "[OPTRACE]|615508|761|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669672073061|END|ulp_calc_0_1_0_synth_1|",
      "[OPTRACE]|615617|468|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671946192|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615617|469|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671946193|START|Creating in-memory project|",
      "[OPTRACE]|615617|566|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953553|END|Creating in-memory project|",
      "[OPTRACE]|615617|567|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953554|START|Adding files|",
      "[OPTRACE]|615617|579|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953851|END|Adding files|",
      "[OPTRACE]|615617|581|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953856|START|Configure IP Cache|",
      "[OPTRACE]|615617|582|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953871|END|Configure IP Cache|",
      "[OPTRACE]|615617|583|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669671953874|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|615636|460|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671945170|START|bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615636|461|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671945170|START|Creating in-memory project|",
      "[OPTRACE]|615636|614|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954818|END|Creating in-memory project|",
      "[OPTRACE]|615636|615|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954818|START|Adding files|",
      "[OPTRACE]|615636|622|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954975|END|Adding files|",
      "[OPTRACE]|615636|623|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954975|START|Configure IP Cache|",
      "[OPTRACE]|615636|626|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954979|END|Configure IP Cache|",
      "[OPTRACE]|615636|627|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669671954980|END|bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1|",
      "[OPTRACE]|615722|458|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671945114|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615722|459|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671945114|START|Creating in-memory project|",
      "[OPTRACE]|615722|612|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954641|END|Creating in-memory project|",
      "[OPTRACE]|615722|613|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954642|START|Adding files|",
      "[OPTRACE]|615722|616|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954849|END|Adding files|",
      "[OPTRACE]|615722|617|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954850|START|Configure IP Cache|",
      "[OPTRACE]|615722|618|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954858|END|Configure IP Cache|",
      "[OPTRACE]|615722|619|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669671954859|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|615740|464|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671945819|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615740|465|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671945820|START|Creating in-memory project|",
      "[OPTRACE]|615740|620|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671954905|END|Creating in-memory project|",
      "[OPTRACE]|615740|621|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671954905|START|Adding files|",
      "[OPTRACE]|615740|636|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671955272|END|Adding files|",
      "[OPTRACE]|615740|637|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671955273|START|Configure IP Cache|",
      "[OPTRACE]|615740|646|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671955399|END|Configure IP Cache|",
      "[OPTRACE]|615740|647|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669671955399|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|615862|484|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671947426|START|bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615862|485|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671947427|START|Creating in-memory project|",
      "[OPTRACE]|615862|634|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955197|END|Creating in-memory project|",
      "[OPTRACE]|615862|635|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955197|START|Adding files|",
      "[OPTRACE]|615862|640|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955358|END|Adding files|",
      "[OPTRACE]|615862|641|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955359|START|Configure IP Cache|",
      "[OPTRACE]|615862|642|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955363|END|Configure IP Cache|",
      "[OPTRACE]|615862|643|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669671955363|END|bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|615872|478|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671947168|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615872|479|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671947169|START|Creating in-memory project|",
      "[OPTRACE]|615872|624|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671954975|END|Creating in-memory project|",
      "[OPTRACE]|615872|625|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671954975|START|Adding files|",
      "[OPTRACE]|615872|628|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671955107|END|Adding files|",
      "[OPTRACE]|615872|629|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671955107|START|Configure IP Cache|",
      "[OPTRACE]|615872|630|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671955141|END|Configure IP Cache|",
      "[OPTRACE]|615872|631|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669671955141|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|615886|488|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671947689|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615886|489|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671947690|START|Creating in-memory project|",
      "[OPTRACE]|615886|650|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955504|END|Creating in-memory project|",
      "[OPTRACE]|615886|651|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955505|START|Adding files|",
      "[OPTRACE]|615886|656|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955634|END|Adding files|",
      "[OPTRACE]|615886|657|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955635|START|Configure IP Cache|",
      "[OPTRACE]|615886|658|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955649|END|Configure IP Cache|",
      "[OPTRACE]|615886|659|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669671955649|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|615887|504|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671950199|START|ulp_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615887|505|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671950205|START|Creating in-memory project|",
      "[OPTRACE]|615887|660|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671955825|END|Creating in-memory project|",
      "[OPTRACE]|615887|661|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671955826|START|Adding files|",
      "[OPTRACE]|615887|662|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671956031|END|Adding files|",
      "[OPTRACE]|615887|663|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671956032|START|Configure IP Cache|",
      "[OPTRACE]|615887|664|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671956050|END|Configure IP Cache|",
      "[OPTRACE]|615887|665|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669671956050|END|ulp_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|615890|436|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671942434|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615890|437|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671942435|START|Creating in-memory project|",
      "[OPTRACE]|615890|542|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671952929|END|Creating in-memory project|",
      "[OPTRACE]|615890|543|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671952929|START|Adding files|",
      "[OPTRACE]|615890|552|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671953159|END|Adding files|",
      "[OPTRACE]|615890|553|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671953160|START|Configure IP Cache|",
      "[OPTRACE]|615890|554|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671953170|END|Configure IP Cache|",
      "[OPTRACE]|615890|555|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669671953170|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|615894|452|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671944001|START|bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615894|453|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671944001|START|Creating in-memory project|",
      "[OPTRACE]|615894|572|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953717|END|Creating in-memory project|",
      "[OPTRACE]|615894|573|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953718|START|Adding files|",
      "[OPTRACE]|615894|586|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953967|END|Adding files|",
      "[OPTRACE]|615894|587|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953968|START|Configure IP Cache|",
      "[OPTRACE]|615894|588|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953972|END|Configure IP Cache|",
      "[OPTRACE]|615894|589|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669671953972|END|bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1|",
      "[OPTRACE]|615907|494|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671948442|START|bd_22c0_clk_kernel_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615907|495|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671948443|START|Creating in-memory project|",
      "[OPTRACE]|615907|632|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955193|END|Creating in-memory project|",
      "[OPTRACE]|615907|633|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955193|START|Adding files|",
      "[OPTRACE]|615907|638|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955296|END|Adding files|",
      "[OPTRACE]|615907|639|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955296|START|Configure IP Cache|",
      "[OPTRACE]|615907|644|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955368|END|Configure IP Cache|",
      "[OPTRACE]|615907|645|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669671955368|END|bd_22c0_clk_kernel_cont_adapt_0_synth_1|",
      "[OPTRACE]|615955|448|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671943810|START|ulp_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|615955|449|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671943818|START|Creating in-memory project|",
      "[OPTRACE]|615955|574|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671953807|END|Creating in-memory project|",
      "[OPTRACE]|615955|575|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671953808|START|Adding files|",
      "[OPTRACE]|615955|590|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671954095|END|Adding files|",
      "[OPTRACE]|615955|591|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671954097|START|Configure IP Cache|",
      "[OPTRACE]|615955|594|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671954171|END|Configure IP Cache|",
      "[OPTRACE]|615955|595|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669671954172|END|ulp_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|617543|666|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671967495|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|617543|667|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671967496|START|Creating in-memory project|",
      "[OPTRACE]|617543|676|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971692|END|Creating in-memory project|",
      "[OPTRACE]|617543|677|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971692|START|Adding files|",
      "[OPTRACE]|617543|678|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971811|END|Adding files|",
      "[OPTRACE]|617543|679|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971811|START|Configure IP Cache|",
      "[OPTRACE]|617543|680|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971816|END|Configure IP Cache|",
      "[OPTRACE]|617543|681|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669671971817|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|617812|668|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671969864|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|617812|669|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671969865|START|Creating in-memory project|",
      "[OPTRACE]|617812|686|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671973883|END|Creating in-memory project|",
      "[OPTRACE]|617812|687|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671973883|START|Adding files|",
      "[OPTRACE]|617812|688|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671974063|END|Adding files|",
      "[OPTRACE]|617812|689|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671974064|START|Configure IP Cache|",
      "[OPTRACE]|617812|690|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671974080|END|Configure IP Cache|",
      "[OPTRACE]|617812|691|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669671974080|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|617883|670|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671971151|START|ulp_s00_regslice_11_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|617883|671|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671971151|START|Creating in-memory project|",
      "[OPTRACE]|617883|698|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975005|END|Creating in-memory project|",
      "[OPTRACE]|617883|699|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975005|START|Adding files|",
      "[OPTRACE]|617883|700|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975137|END|Adding files|",
      "[OPTRACE]|617883|701|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975138|START|Configure IP Cache|",
      "[OPTRACE]|617883|702|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975144|END|Configure IP Cache|",
      "[OPTRACE]|617883|703|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669671975145|END|ulp_s00_regslice_11_synth_1|",
      "[OPTRACE]|617966|674|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671971341|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|617966|675|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671971342|START|Creating in-memory project|",
      "[OPTRACE]|617966|692|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974741|END|Creating in-memory project|",
      "[OPTRACE]|617966|693|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974741|START|Adding files|",
      "[OPTRACE]|617966|694|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974864|END|Adding files|",
      "[OPTRACE]|617966|695|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974865|START|Configure IP Cache|",
      "[OPTRACE]|617966|696|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974870|END|Configure IP Cache|",
      "[OPTRACE]|617966|697|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669671974870|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|618041|672|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671971260|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|618041|673|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671971260|START|Creating in-memory project|",
      "[OPTRACE]|618041|704|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975470|END|Creating in-memory project|",
      "[OPTRACE]|618041|705|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975470|START|Adding files|",
      "[OPTRACE]|618041|706|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975595|END|Adding files|",
      "[OPTRACE]|618041|707|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975595|START|Configure IP Cache|",
      "[OPTRACE]|618041|708|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975600|END|Configure IP Cache|",
      "[OPTRACE]|618041|709|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669671975601|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|618150|682|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671973310|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|618150|683|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671973310|START|Creating in-memory project|",
      "[OPTRACE]|618150|710|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671976568|END|Creating in-memory project|",
      "[OPTRACE]|618150|711|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671976568|START|Adding files|",
      "[OPTRACE]|618150|718|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671977892|END|Adding files|",
      "[OPTRACE]|618150|719|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671977895|START|Configure IP Cache|",
      "[OPTRACE]|618150|720|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671977904|END|Configure IP Cache|",
      "[OPTRACE]|618150|721|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669671977904|END|ulp_ulp_ucs_0_synth_1|",
      "[OPTRACE]|618222|684|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671973619|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|618222|685|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671973620|START|Creating in-memory project|",
      "[OPTRACE]|618222|712|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671976892|END|Creating in-memory project|",
      "[OPTRACE]|618222|713|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671976892|START|Adding files|",
      "[OPTRACE]|618222|714|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671976998|END|Adding files|",
      "[OPTRACE]|618222|715|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671976999|START|Configure IP Cache|",
      "[OPTRACE]|618222|716|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671977003|END|Configure IP Cache|",
      "[OPTRACE]|618222|717|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669671977004|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|622699|738|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672025339|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|622699|739|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672025340|START|Creating in-memory project|",
      "[OPTRACE]|622699|740|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672028164|END|Creating in-memory project|",
      "[OPTRACE]|622699|741|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672028165|START|Adding files|",
      "[OPTRACE]|622699|742|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672029945|END|Adding files|",
      "[OPTRACE]|622699|743|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672029947|START|Configure IP Cache|",
      "[OPTRACE]|622699|744|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672029957|END|Configure IP Cache|",
      "[OPTRACE]|622699|745|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672029958|START|synth_design|",
      "[OPTRACE]|622699|748|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672063155|END|synth_design|",
      "[OPTRACE]|622699|749|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672063155|START|Write IP Cache|",
      "[OPTRACE]|622699|750|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672063983|END|Write IP Cache|",
      "[OPTRACE]|622699|751|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672063984|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|622699|752|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672064328|END|write_checkpoint|",
      "[OPTRACE]|622699|753|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672064328|START|synth reports|REPORT",
      "[OPTRACE]|622699|754|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672064472|END|synth reports|",
      "[OPTRACE]|622699|755|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669672064898|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|628336|762|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672088245|START|my_rm_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|628336|763|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672088246|START|Creating in-memory project|",
      "[OPTRACE]|628336|764|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672090998|END|Creating in-memory project|",
      "[OPTRACE]|628336|765|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672090998|START|Adding files|",
      "[OPTRACE]|628336|766|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672094758|END|Adding files|",
      "[OPTRACE]|628336|767|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672094766|START|synth_design|",
      "[OPTRACE]|628336|768|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672127324|END|synth_design|",
      "[OPTRACE]|628336|769|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672127336|START|write_checkpoint|CHECKPOINT",
      "[OPTRACE]|628336|770|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672127624|END|write_checkpoint|",
      "[OPTRACE]|628336|771|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672127624|START|synth reports|REPORT",
      "[OPTRACE]|628336|772|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672127625|END|synth reports|",
      "[OPTRACE]|628336|773|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/my_rm_synth_1/ulp.tcl|vivado_synth|1669672128017|END|my_rm_synth_1|",
      "[OPTRACE]|635588|775|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672168717|START|ulp_regslice_control_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|635588|776|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672168717|START|Creating in-memory project|",
      "[OPTRACE]|635588|777|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171454|END|Creating in-memory project|",
      "[OPTRACE]|635588|778|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171454|START|Adding files|",
      "[OPTRACE]|635588|779|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171569|END|Adding files|",
      "[OPTRACE]|635588|780|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171569|START|Configure IP Cache|",
      "[OPTRACE]|635588|781|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171575|END|Configure IP Cache|",
      "[OPTRACE]|635588|782|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_1_synth_1/ulp_regslice_control_userpf_1.tcl|vivado_synth|1669672171575|END|ulp_regslice_control_userpf_1_synth_1|",
      "[OPTRACE]|637147|783|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672186288|START|ulp_ii_level0_wire_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|637147|784|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672186289|START|Creating in-memory project|",
      "[OPTRACE]|637147|785|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189026|END|Creating in-memory project|",
      "[OPTRACE]|637147|786|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189026|START|Adding files|",
      "[OPTRACE]|637147|787|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189669|END|Adding files|",
      "[OPTRACE]|637147|788|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189670|START|Configure IP Cache|",
      "[OPTRACE]|637147|789|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189753|END|Configure IP Cache|",
      "[OPTRACE]|637147|790|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ii_level0_wire_0_synth_1/ulp_ii_level0_wire_0.tcl|vivado_synth|1669672189754|END|ulp_ii_level0_wire_0_synth_1|",
      "[OPTRACE]|638758|791|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672204498|START|ulp_axi_vip_data_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|638758|792|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672204498|START|Creating in-memory project|",
      "[OPTRACE]|638758|793|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207209|END|Creating in-memory project|",
      "[OPTRACE]|638758|794|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207209|START|Adding files|",
      "[OPTRACE]|638758|795|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207326|END|Adding files|",
      "[OPTRACE]|638758|796|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207326|START|Configure IP Cache|",
      "[OPTRACE]|638758|797|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207332|END|Configure IP Cache|",
      "[OPTRACE]|638758|798|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_data_0_synth_1/ulp_axi_vip_data_0.tcl|vivado_synth|1669672207332|END|ulp_axi_vip_data_0_synth_1|",
      "[OPTRACE]|639433|799|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672212040|START|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|639433|800|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672212041|START|Creating in-memory project|",
      "[OPTRACE]|639433|801|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214755|END|Creating in-memory project|",
      "[OPTRACE]|639433|802|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214755|START|Adding files|",
      "[OPTRACE]|639433|803|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214854|END|Adding files|",
      "[OPTRACE]|639433|804|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214855|START|Configure IP Cache|",
      "[OPTRACE]|639433|805|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214859|END|Configure IP Cache|",
      "[OPTRACE]|639433|806|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr0_0_synth_1/ulp_proc_sys_reset_ctrl_slr0_0.tcl|vivado_synth|1669672214859|END|ulp_proc_sys_reset_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|641070|807|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672229569|START|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|641070|808|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672229570|START|Creating in-memory project|",
      "[OPTRACE]|641070|809|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232276|END|Creating in-memory project|",
      "[OPTRACE]|641070|810|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232277|START|Adding files|",
      "[OPTRACE]|641070|811|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232375|END|Adding files|",
      "[OPTRACE]|641070|812|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232375|START|Configure IP Cache|",
      "[OPTRACE]|641070|813|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232379|END|Configure IP Cache|",
      "[OPTRACE]|641070|814|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_ctrl_slr1_0_synth_1/ulp_proc_sys_reset_ctrl_slr1_0.tcl|vivado_synth|1669672232380|END|ulp_proc_sys_reset_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|642578|815|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672247159|START|ulp_proc_sys_reset_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|642578|816|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672247159|START|Creating in-memory project|",
      "[OPTRACE]|642578|817|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249873|END|Creating in-memory project|",
      "[OPTRACE]|642578|818|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249873|START|Adding files|",
      "[OPTRACE]|642578|819|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249972|END|Adding files|",
      "[OPTRACE]|642578|820|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249973|START|Configure IP Cache|",
      "[OPTRACE]|642578|821|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249977|END|Configure IP Cache|",
      "[OPTRACE]|642578|822|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr0_0_synth_1/ulp_proc_sys_reset_kernel_slr0_0.tcl|vivado_synth|1669672249977|END|ulp_proc_sys_reset_kernel_slr0_0_synth_1|",
      "[OPTRACE]|644112|823|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672264709|START|ulp_proc_sys_reset_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|644112|824|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672264710|START|Creating in-memory project|",
      "[OPTRACE]|644112|825|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267422|END|Creating in-memory project|",
      "[OPTRACE]|644112|826|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267422|START|Adding files|",
      "[OPTRACE]|644112|827|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267520|END|Adding files|",
      "[OPTRACE]|644112|828|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267521|START|Configure IP Cache|",
      "[OPTRACE]|644112|829|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267525|END|Configure IP Cache|",
      "[OPTRACE]|644112|830|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel_slr1_0_synth_1/ulp_proc_sys_reset_kernel_slr1_0.tcl|vivado_synth|1669672267525|END|ulp_proc_sys_reset_kernel_slr1_0_synth_1|",
      "[OPTRACE]|645672|831|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672282236|START|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|645672|832|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672282237|START|Creating in-memory project|",
      "[OPTRACE]|645672|833|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672284939|END|Creating in-memory project|",
      "[OPTRACE]|645672|834|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672284940|START|Adding files|",
      "[OPTRACE]|645672|835|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672285038|END|Adding files|",
      "[OPTRACE]|645672|836|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672285039|START|Configure IP Cache|",
      "[OPTRACE]|645672|837|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672285043|END|Configure IP Cache|",
      "[OPTRACE]|645672|838|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr0_0_synth_1/ulp_proc_sys_reset_kernel2_slr0_0.tcl|vivado_synth|1669672285043|END|ulp_proc_sys_reset_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|647232|839|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672299767|START|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|647232|840|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672299767|START|Creating in-memory project|",
      "[OPTRACE]|647232|841|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302477|END|Creating in-memory project|",
      "[OPTRACE]|647232|842|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302477|START|Adding files|",
      "[OPTRACE]|647232|843|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302574|END|Adding files|",
      "[OPTRACE]|647232|844|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302575|START|Configure IP Cache|",
      "[OPTRACE]|647232|845|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302579|END|Configure IP Cache|",
      "[OPTRACE]|647232|846|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_proc_sys_reset_kernel2_slr1_0_synth_1/ulp_proc_sys_reset_kernel2_slr1_0.tcl|vivado_synth|1669672302579|END|ulp_proc_sys_reset_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|648817|847|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672317308|START|ulp_workaround_cr1039626_orgate_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|648817|848|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672317309|START|Creating in-memory project|",
      "[OPTRACE]|648817|849|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320021|END|Creating in-memory project|",
      "[OPTRACE]|648817|850|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320021|START|Adding files|",
      "[OPTRACE]|648817|851|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320118|END|Adding files|",
      "[OPTRACE]|648817|852|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320119|START|Configure IP Cache|",
      "[OPTRACE]|648817|853|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320123|END|Configure IP Cache|",
      "[OPTRACE]|648817|854|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_workaround_cr1039626_orgate_0_synth_1/ulp_workaround_cr1039626_orgate_0.tcl|vivado_synth|1669672320123|END|ulp_workaround_cr1039626_orgate_0_synth_1|",
      "[OPTRACE]|650455|855|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672334820|START|ulp_axi_gpio_null_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|650455|856|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672334820|START|Creating in-memory project|",
      "[OPTRACE]|650455|857|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337537|END|Creating in-memory project|",
      "[OPTRACE]|650455|858|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337538|START|Adding files|",
      "[OPTRACE]|650455|859|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337639|END|Adding files|",
      "[OPTRACE]|650455|860|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337640|START|Configure IP Cache|",
      "[OPTRACE]|650455|861|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337649|END|Configure IP Cache|",
      "[OPTRACE]|650455|862|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_0_synth_1/ulp_axi_gpio_null_0.tcl|vivado_synth|1669672337650|END|ulp_axi_gpio_null_0_synth_1|",
      "[OPTRACE]|652068|863|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672352407|START|ulp_axi_vip_ctrl_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|652068|864|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672352407|START|Creating in-memory project|",
      "[OPTRACE]|652068|865|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355159|END|Creating in-memory project|",
      "[OPTRACE]|652068|866|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355159|START|Adding files|",
      "[OPTRACE]|652068|867|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355274|END|Adding files|",
      "[OPTRACE]|652068|868|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355275|START|Configure IP Cache|",
      "[OPTRACE]|652068|869|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355279|END|Configure IP Cache|",
      "[OPTRACE]|652068|870|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_0_synth_1/ulp_axi_vip_ctrl_userpf_0.tcl|vivado_synth|1669672355279|END|ulp_axi_vip_ctrl_userpf_0_synth_1|",
      "[OPTRACE]|653655|871|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672370022|START|ulp_regslice_control_userpf_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|653655|872|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672370023|START|Creating in-memory project|",
      "[OPTRACE]|653655|873|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372754|END|Creating in-memory project|",
      "[OPTRACE]|653655|874|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372754|START|Adding files|",
      "[OPTRACE]|653655|875|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372871|END|Adding files|",
      "[OPTRACE]|653655|876|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372872|START|Configure IP Cache|",
      "[OPTRACE]|653655|877|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372877|END|Configure IP Cache|",
      "[OPTRACE]|653655|878|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_regslice_control_userpf_0_synth_1/ulp_regslice_control_userpf_0.tcl|vivado_synth|1669672372878|END|ulp_regslice_control_userpf_0_synth_1|",
      "[OPTRACE]|655223|879|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672387608|START|ulp_axi_gpio_null_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|655223|880|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672387608|START|Creating in-memory project|",
      "[OPTRACE]|655223|881|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390336|END|Creating in-memory project|",
      "[OPTRACE]|655223|882|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390336|START|Adding files|",
      "[OPTRACE]|655223|883|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390441|END|Adding files|",
      "[OPTRACE]|655223|884|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390441|START|Configure IP Cache|",
      "[OPTRACE]|655223|885|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390450|END|Configure IP Cache|",
      "[OPTRACE]|655223|886|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_gpio_null_1_synth_1/ulp_axi_gpio_null_1.tcl|vivado_synth|1669672390451|END|ulp_axi_gpio_null_1_synth_1|",
      "[OPTRACE]|656810|887|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672405403|START|ulp_axi_vip_ctrl_userpf_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|656810|888|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672405404|START|Creating in-memory project|",
      "[OPTRACE]|656810|889|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408394|END|Creating in-memory project|",
      "[OPTRACE]|656810|890|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408394|START|Adding files|",
      "[OPTRACE]|656810|891|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408515|END|Adding files|",
      "[OPTRACE]|656810|892|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408515|START|Configure IP Cache|",
      "[OPTRACE]|656810|893|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408519|END|Configure IP Cache|",
      "[OPTRACE]|656810|894|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_axi_vip_ctrl_userpf_1_synth_1/ulp_axi_vip_ctrl_userpf_1.tcl|vivado_synth|1669672408520|END|ulp_axi_vip_ctrl_userpf_1_synth_1|",
      "[OPTRACE]|658367|895|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672423264|START|bd_9997_bsip_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|658367|896|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672423264|START|Creating in-memory project|",
      "[OPTRACE]|658367|897|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672425964|END|Creating in-memory project|",
      "[OPTRACE]|658367|898|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672425964|START|Adding files|",
      "[OPTRACE]|658367|899|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672426058|END|Adding files|",
      "[OPTRACE]|658367|900|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672426059|START|Configure IP Cache|",
      "[OPTRACE]|658367|901|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672426150|END|Configure IP Cache|",
      "[OPTRACE]|658367|902|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bsip_0_synth_1/bd_9997_bsip_0.tcl|vivado_synth|1669672426150|END|bd_9997_bsip_0_synth_1|",
      "[OPTRACE]|659968|903|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672440810|START|bd_9997_bs_switch_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|659968|904|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672440810|START|Creating in-memory project|",
      "[OPTRACE]|659968|905|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443505|END|Creating in-memory project|",
      "[OPTRACE]|659968|906|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443505|START|Adding files|",
      "[OPTRACE]|659968|907|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443617|END|Adding files|",
      "[OPTRACE]|659968|908|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443617|START|Configure IP Cache|",
      "[OPTRACE]|659968|909|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443747|END|Configure IP Cache|",
      "[OPTRACE]|659968|910|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_bs_switch_1_0_synth_1/bd_9997_bs_switch_1_0.tcl|vivado_synth|1669672443748|END|bd_9997_bs_switch_1_0_synth_1|",
      "[OPTRACE]|661560|911|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672458429|START|bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|661560|912|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672458429|START|Creating in-memory project|",
      "[OPTRACE]|661560|913|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461148|END|Creating in-memory project|",
      "[OPTRACE]|661560|914|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461148|START|Adding files|",
      "[OPTRACE]|661560|915|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461239|END|Adding files|",
      "[OPTRACE]|661560|916|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461239|START|Configure IP Cache|",
      "[OPTRACE]|661560|917|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461242|END|Configure IP Cache|",
      "[OPTRACE]|661560|918|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr1_0.tcl|vivado_synth|1669672461242|END|bd_22c0_fanout_aresetn_ctrl_slr1_0_synth_1|",
      "[OPTRACE]|663145|919|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672475910|START|bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|663145|920|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672475911|START|Creating in-memory project|",
      "[OPTRACE]|663145|921|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478616|END|Creating in-memory project|",
      "[OPTRACE]|663145|922|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478616|START|Adding files|",
      "[OPTRACE]|663145|923|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478710|END|Adding files|",
      "[OPTRACE]|663145|924|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478711|START|Configure IP Cache|",
      "[OPTRACE]|663145|925|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478714|END|Configure IP Cache|",
      "[OPTRACE]|663145|926|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr1_0.tcl|vivado_synth|1669672478714|END|bd_22c0_fanout_aresetn_pcie_slr1_0_synth_1|",
      "[OPTRACE]|664730|927|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672493381|START|bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|664730|928|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672493381|START|Creating in-memory project|",
      "[OPTRACE]|664730|929|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496091|END|Creating in-memory project|",
      "[OPTRACE]|664730|930|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496091|START|Adding files|",
      "[OPTRACE]|664730|931|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496183|END|Adding files|",
      "[OPTRACE]|664730|932|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496184|START|Configure IP Cache|",
      "[OPTRACE]|664730|933|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496186|END|Configure IP Cache|",
      "[OPTRACE]|664730|934|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr1_0.tcl|vivado_synth|1669672496186|END|bd_22c0_fanout_aresetn_kernel_slr1_0_synth_1|",
      "[OPTRACE]|666343|935|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672510891|START|bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|666343|936|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672510892|START|Creating in-memory project|",
      "[OPTRACE]|666343|937|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513605|END|Creating in-memory project|",
      "[OPTRACE]|666343|938|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513605|START|Adding files|",
      "[OPTRACE]|666343|939|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513697|END|Adding files|",
      "[OPTRACE]|666343|940|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513697|START|Configure IP Cache|",
      "[OPTRACE]|666343|941|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513699|END|Configure IP Cache|",
      "[OPTRACE]|666343|942|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr1_0.tcl|vivado_synth|1669672513700|END|bd_22c0_fanout_aresetn_kernel2_slr1_0_synth_1|",
      "[OPTRACE]|667983|943|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672528380|START|bd_22c0_or_shutdown_clocks_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|667983|944|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672528381|START|Creating in-memory project|",
      "[OPTRACE]|667983|945|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531086|END|Creating in-memory project|",
      "[OPTRACE]|667983|946|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531086|START|Adding files|",
      "[OPTRACE]|667983|947|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531177|END|Adding files|",
      "[OPTRACE]|667983|948|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531178|START|Configure IP Cache|",
      "[OPTRACE]|667983|949|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531180|END|Configure IP Cache|",
      "[OPTRACE]|667983|950|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_or_shutdown_clocks_0_synth_1/bd_22c0_or_shutdown_clocks_0.tcl|vivado_synth|1669672531180|END|bd_22c0_or_shutdown_clocks_0_synth_1|",
      "[OPTRACE]|669620|951|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672545907|START|bd_22c0_frequency_counter_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|669620|952|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672545907|START|Creating in-memory project|",
      "[OPTRACE]|669620|953|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548620|END|Creating in-memory project|",
      "[OPTRACE]|669620|954|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548621|START|Adding files|",
      "[OPTRACE]|669620|955|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548716|END|Adding files|",
      "[OPTRACE]|669620|956|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548717|START|Configure IP Cache|",
      "[OPTRACE]|669620|957|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548723|END|Configure IP Cache|",
      "[OPTRACE]|669620|958|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel_0_synth_1/bd_22c0_frequency_counter_kernel_0.tcl|vivado_synth|1669672548724|END|bd_22c0_frequency_counter_kernel_0_synth_1|",
      "[OPTRACE]|671283|959|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672563492|START|bd_22c0_frequency_counter_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|671283|960|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672563492|START|Creating in-memory project|",
      "[OPTRACE]|671283|961|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566205|END|Creating in-memory project|",
      "[OPTRACE]|671283|962|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566205|START|Adding files|",
      "[OPTRACE]|671283|963|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566301|END|Adding files|",
      "[OPTRACE]|671283|964|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566302|START|Configure IP Cache|",
      "[OPTRACE]|671283|965|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566307|END|Configure IP Cache|",
      "[OPTRACE]|671283|966|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_kernel2_0_synth_1/bd_22c0_frequency_counter_kernel2_0.tcl|vivado_synth|1669672566308|END|bd_22c0_frequency_counter_kernel2_0_synth_1|",
      "[OPTRACE]|672856|967|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672581012|START|bd_22c0_psreset_freerun_refclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|672856|968|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672581013|START|Creating in-memory project|",
      "[OPTRACE]|672856|969|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583727|END|Creating in-memory project|",
      "[OPTRACE]|672856|970|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583728|START|Adding files|",
      "[OPTRACE]|672856|971|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583825|END|Adding files|",
      "[OPTRACE]|672856|972|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583826|START|Configure IP Cache|",
      "[OPTRACE]|672856|973|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583830|END|Configure IP Cache|",
      "[OPTRACE]|672856|974|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_freerun_refclk_0_synth_1/bd_22c0_psreset_freerun_refclk_0.tcl|vivado_synth|1669672583830|END|bd_22c0_psreset_freerun_refclk_0_synth_1|",
      "[OPTRACE]|674454|975|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672598515|START|bd_22c0_frequency_counter_aclk_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|674454|976|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672598515|START|Creating in-memory project|",
      "[OPTRACE]|674454|977|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601226|END|Creating in-memory project|",
      "[OPTRACE]|674454|978|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601226|START|Adding files|",
      "[OPTRACE]|674454|979|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601324|END|Adding files|",
      "[OPTRACE]|674454|980|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601325|START|Configure IP Cache|",
      "[OPTRACE]|674454|981|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601331|END|Configure IP Cache|",
      "[OPTRACE]|674454|982|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_aclk_0_synth_1/bd_22c0_frequency_counter_aclk_0.tcl|vivado_synth|1669672601331|END|bd_22c0_frequency_counter_aclk_0_synth_1|",
      "[OPTRACE]|676093|983|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672616021|START|bd_22c0_clkwiz_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|676093|984|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672616022|START|Creating in-memory project|",
      "[OPTRACE]|676093|985|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618732|END|Creating in-memory project|",
      "[OPTRACE]|676093|986|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618732|START|Adding files|",
      "[OPTRACE]|676093|987|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618869|END|Adding files|",
      "[OPTRACE]|676093|988|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618870|START|Configure IP Cache|",
      "[OPTRACE]|676093|989|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618896|END|Configure IP Cache|",
      "[OPTRACE]|676093|990|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_hbm_0_synth_1/bd_22c0_clkwiz_hbm_0.tcl|vivado_synth|1669672618896|END|bd_22c0_clkwiz_hbm_0_synth_1|",
      "[OPTRACE]|677707|991|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672633572|START|bd_22c0_clk_hbm_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|677707|992|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672633573|START|Creating in-memory project|",
      "[OPTRACE]|677707|993|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636278|END|Creating in-memory project|",
      "[OPTRACE]|677707|994|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636278|START|Adding files|",
      "[OPTRACE]|677707|995|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636370|END|Adding files|",
      "[OPTRACE]|677707|996|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636370|START|Configure IP Cache|",
      "[OPTRACE]|677707|997|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636436|END|Configure IP Cache|",
      "[OPTRACE]|677707|998|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_hbm_adapt_0_synth_1/bd_22c0_clk_hbm_adapt_0.tcl|vivado_synth|1669672636437|END|bd_22c0_clk_hbm_adapt_0_synth_1|",
      "[OPTRACE]|679344|1000|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672651144|START|Creating in-memory project|",
      "[OPTRACE]|679344|1001|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653857|END|Creating in-memory project|",
      "[OPTRACE]|679344|1002|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653858|START|Adding files|",
      "[OPTRACE]|679344|1003|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653955|END|Adding files|",
      "[OPTRACE]|679344|1004|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653956|START|Configure IP Cache|",
      "[OPTRACE]|679344|1005|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653960|END|Configure IP Cache|",
      "[OPTRACE]|679344|1006|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672653960|END|bd_22c0_psreset_hbm_0_synth_1|",
      "[OPTRACE]|679344|999|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_hbm_0_synth_1/bd_22c0_psreset_hbm_0.tcl|vivado_synth|1669672651144|START|bd_22c0_psreset_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|680935|1007|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672668651|START|bd_22c0_frequency_counter_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|680935|1008|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672668652|START|Creating in-memory project|",
      "[OPTRACE]|680935|1009|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671376|END|Creating in-memory project|",
      "[OPTRACE]|680935|1010|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671376|START|Adding files|",
      "[OPTRACE]|680935|1011|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671476|END|Adding files|",
      "[OPTRACE]|680935|1012|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671476|START|Configure IP Cache|",
      "[OPTRACE]|680935|1013|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671482|END|Configure IP Cache|",
      "[OPTRACE]|680935|1014|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_frequency_counter_hbm_0_synth_1/bd_22c0_frequency_counter_hbm_0.tcl|vivado_synth|1669672671482|END|bd_22c0_frequency_counter_hbm_0_synth_1|",
      "[OPTRACE]|682573|1015|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672686172|START|bd_22c0_fanout_aresetn_hbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|682573|1016|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672686173|START|Creating in-memory project|",
      "[OPTRACE]|682573|1017|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688889|END|Creating in-memory project|",
      "[OPTRACE]|682573|1018|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688889|START|Adding files|",
      "[OPTRACE]|682573|1019|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688982|END|Adding files|",
      "[OPTRACE]|682573|1020|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688982|START|Configure IP Cache|",
      "[OPTRACE]|682573|1021|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688985|END|Configure IP Cache|",
      "[OPTRACE]|682573|1022|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_hbm_0_synth_1/bd_22c0_fanout_aresetn_hbm_0.tcl|vivado_synth|1669672688985|END|bd_22c0_fanout_aresetn_hbm_0_synth_1|",
      "[OPTRACE]|684211|1023|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672703653|START|bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|684211|1024|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672703653|START|Creating in-memory project|",
      "[OPTRACE]|684211|1025|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706355|END|Creating in-memory project|",
      "[OPTRACE]|684211|1026|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706355|START|Adding files|",
      "[OPTRACE]|684211|1027|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706448|END|Adding files|",
      "[OPTRACE]|684211|1028|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706448|START|Configure IP Cache|",
      "[OPTRACE]|684211|1029|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706451|END|Configure IP Cache|",
      "[OPTRACE]|684211|1030|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1/bd_22c0_fanout_aresetn_ctrl_slr0_0.tcl|vivado_synth|1669672706451|END|bd_22c0_fanout_aresetn_ctrl_slr0_0_synth_1|",
      "[OPTRACE]|685900|1031|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672721924|START|bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|685900|1032|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672721925|START|Creating in-memory project|",
      "[OPTRACE]|685900|1033|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724632|END|Creating in-memory project|",
      "[OPTRACE]|685900|1034|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724633|START|Adding files|",
      "[OPTRACE]|685900|1035|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724727|END|Adding files|",
      "[OPTRACE]|685900|1036|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724727|START|Configure IP Cache|",
      "[OPTRACE]|685900|1037|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724730|END|Configure IP Cache|",
      "[OPTRACE]|685900|1038|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1/bd_22c0_fanout_aresetn_pcie_slr0_0.tcl|vivado_synth|1669672724730|END|bd_22c0_fanout_aresetn_pcie_slr0_0_synth_1|",
      "[OPTRACE]|687551|1039|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672739426|START|bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|687551|1040|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672739427|START|Creating in-memory project|",
      "[OPTRACE]|687551|1041|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742164|END|Creating in-memory project|",
      "[OPTRACE]|687551|1042|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742164|START|Adding files|",
      "[OPTRACE]|687551|1043|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742259|END|Adding files|",
      "[OPTRACE]|687551|1044|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742259|START|Configure IP Cache|",
      "[OPTRACE]|687551|1045|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742262|END|Configure IP Cache|",
      "[OPTRACE]|687551|1046|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel_slr0_0.tcl|vivado_synth|1669672742262|END|bd_22c0_fanout_aresetn_kernel_slr0_0_synth_1|",
      "[OPTRACE]|689139|1047|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672756995|START|bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|689139|1048|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672756995|START|Creating in-memory project|",
      "[OPTRACE]|689139|1049|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759710|END|Creating in-memory project|",
      "[OPTRACE]|689139|1050|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759710|START|Adding files|",
      "[OPTRACE]|689139|1051|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759804|END|Adding files|",
      "[OPTRACE]|689139|1052|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759804|START|Configure IP Cache|",
      "[OPTRACE]|689139|1053|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759807|END|Configure IP Cache|",
      "[OPTRACE]|689139|1054|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1/bd_22c0_fanout_aresetn_kernel2_slr0_0.tcl|vivado_synth|1669672759807|END|bd_22c0_fanout_aresetn_kernel2_slr0_0_synth_1|",
      "[OPTRACE]|690728|1055|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672774509|START|bd_9997_axi_jtag_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|690728|1056|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672774509|START|Creating in-memory project|",
      "[OPTRACE]|690728|1057|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777245|END|Creating in-memory project|",
      "[OPTRACE]|690728|1058|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777245|START|Adding files|",
      "[OPTRACE]|690728|1059|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777353|END|Adding files|",
      "[OPTRACE]|690728|1060|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777353|START|Configure IP Cache|",
      "[OPTRACE]|690728|1061|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777554|END|Configure IP Cache|",
      "[OPTRACE]|690728|1062|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_9997_axi_jtag_0_synth_1/bd_9997_axi_jtag_0.tcl|vivado_synth|1669672777555|END|bd_9997_axi_jtag_0_synth_1|",
      "[OPTRACE]|692314|1063|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672792245|START|ulp_user_debug_bridge_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|692314|1064|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672792246|START|Creating in-memory project|",
      "[OPTRACE]|692314|1065|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672794946|END|Creating in-memory project|",
      "[OPTRACE]|692314|1066|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672794946|START|Adding files|",
      "[OPTRACE]|692314|1067|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672795088|END|Adding files|",
      "[OPTRACE]|692314|1068|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672795088|START|Configure IP Cache|",
      "[OPTRACE]|692314|1069|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672795127|END|Configure IP Cache|",
      "[OPTRACE]|692314|1070|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_user_debug_bridge_0_synth_1/ulp_user_debug_bridge_0.tcl|vivado_synth|1669672795127|END|ulp_user_debug_bridge_0_synth_1|",
      "[OPTRACE]|693873|1071|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672809827|START|bd_0349_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|693873|1072|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672809827|START|Creating in-memory project|",
      "[OPTRACE]|693873|1073|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812525|END|Creating in-memory project|",
      "[OPTRACE]|693873|1074|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812525|START|Adding files|",
      "[OPTRACE]|693873|1075|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812693|END|Adding files|",
      "[OPTRACE]|693873|1076|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812694|START|Configure IP Cache|",
      "[OPTRACE]|693873|1077|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812893|END|Configure IP Cache|",
      "[OPTRACE]|693873|1078|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_xsdbm_0_synth_1/bd_0349_xsdbm_0.tcl|vivado_synth|1669672812894|END|bd_0349_xsdbm_0_synth_1|",
      "[OPTRACE]|695407|1079|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672827555|START|bd_0349_lut_buffer_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|695407|1080|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672827556|START|Creating in-memory project|",
      "[OPTRACE]|695407|1081|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830273|END|Creating in-memory project|",
      "[OPTRACE]|695407|1082|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830273|START|Adding files|",
      "[OPTRACE]|695407|1083|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830367|END|Adding files|",
      "[OPTRACE]|695407|1084|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830367|START|Configure IP Cache|",
      "[OPTRACE]|695407|1085|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830434|END|Configure IP Cache|",
      "[OPTRACE]|695407|1086|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_0349_lut_buffer_0_synth_1/bd_0349_lut_buffer_0.tcl|vivado_synth|1669672830435|END|bd_0349_lut_buffer_0_synth_1|",
      "[OPTRACE]|696967|1087|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672845155|START|ulp_debug_bridge_xsdbm_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|696967|1088|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672845156|START|Creating in-memory project|",
      "[OPTRACE]|696967|1089|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672847873|END|Creating in-memory project|",
      "[OPTRACE]|696967|1090|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672847873|START|Adding files|",
      "[OPTRACE]|696967|1091|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672848058|END|Adding files|",
      "[OPTRACE]|696967|1092|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672848059|START|Configure IP Cache|",
      "[OPTRACE]|696967|1093|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672848076|END|Configure IP Cache|",
      "[OPTRACE]|696967|1094|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_debug_bridge_xsdbm_0_synth_1/ulp_debug_bridge_xsdbm_0.tcl|vivado_synth|1669672848076|END|ulp_debug_bridge_xsdbm_0_synth_1|",
      "[OPTRACE]|698503|1095|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672862745|START|bd_22c0_gapping_demand_toggle_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|698503|1096|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672862746|START|Creating in-memory project|",
      "[OPTRACE]|698503|1097|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865464|END|Creating in-memory project|",
      "[OPTRACE]|698503|1098|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865464|START|Adding files|",
      "[OPTRACE]|698503|1099|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865566|END|Adding files|",
      "[OPTRACE]|698503|1100|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865566|START|Configure IP Cache|",
      "[OPTRACE]|698503|1101|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865711|END|Configure IP Cache|",
      "[OPTRACE]|698503|1102|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_toggle_0_synth_1/bd_22c0_gapping_demand_toggle_0.tcl|vivado_synth|1669672865711|END|bd_22c0_gapping_demand_toggle_0_synth_1|",
      "[OPTRACE]|700014|1103|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672880403|START|bd_22c0_clock_throttling_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|700014|1104|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672880403|START|Creating in-memory project|",
      "[OPTRACE]|700014|1105|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883100|END|Creating in-memory project|",
      "[OPTRACE]|700014|1106|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883100|START|Adding files|",
      "[OPTRACE]|700014|1107|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883195|END|Adding files|",
      "[OPTRACE]|700014|1108|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883196|START|Configure IP Cache|",
      "[OPTRACE]|700014|1109|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883199|END|Configure IP Cache|",
      "[OPTRACE]|700014|1110|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel_0_synth_1/bd_22c0_clock_throttling_kernel_0.tcl|vivado_synth|1669672883199|END|bd_22c0_clock_throttling_kernel_0_synth_1|",
      "[OPTRACE]|701600|1111|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672897854|START|bd_22c0_clock_throttling_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|701600|1112|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672897854|START|Creating in-memory project|",
      "[OPTRACE]|701600|1113|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900564|END|Creating in-memory project|",
      "[OPTRACE]|701600|1114|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900564|START|Adding files|",
      "[OPTRACE]|701600|1115|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900658|END|Adding files|",
      "[OPTRACE]|701600|1116|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900659|START|Configure IP Cache|",
      "[OPTRACE]|701600|1117|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900662|END|Configure IP Cache|",
      "[OPTRACE]|701600|1118|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_kernel2_0_synth_1/bd_22c0_clock_throttling_kernel2_0.tcl|vivado_synth|1669672900662|END|bd_22c0_clock_throttling_kernel2_0_synth_1|",
      "[OPTRACE]|703134|1119|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672915338|START|bd_22c0_clkwiz_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|703134|1120|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672915338|START|Creating in-memory project|",
      "[OPTRACE]|703134|1121|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918036|END|Creating in-memory project|",
      "[OPTRACE]|703134|1122|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918036|START|Adding files|",
      "[OPTRACE]|703134|1123|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918172|END|Adding files|",
      "[OPTRACE]|703134|1124|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918172|START|Configure IP Cache|",
      "[OPTRACE]|703134|1125|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918200|END|Configure IP Cache|",
      "[OPTRACE]|703134|1126|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel_0_synth_1/bd_22c0_clkwiz_kernel_0.tcl|vivado_synth|1669672918200|END|bd_22c0_clkwiz_kernel_0_synth_1|",
      "[OPTRACE]|704695|1127|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672932912|START|bd_22c0_clk_kernel_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|704695|1128|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672932912|START|Creating in-memory project|",
      "[OPTRACE]|704695|1129|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935620|END|Creating in-memory project|",
      "[OPTRACE]|704695|1130|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935620|START|Adding files|",
      "[OPTRACE]|704695|1131|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935712|END|Adding files|",
      "[OPTRACE]|704695|1132|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935712|START|Configure IP Cache|",
      "[OPTRACE]|704695|1133|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935779|END|Configure IP Cache|",
      "[OPTRACE]|704695|1134|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_adapt_0_synth_1/bd_22c0_clk_kernel_adapt_0.tcl|vivado_synth|1669672935779|END|bd_22c0_clk_kernel_adapt_0_synth_1|",
      "[OPTRACE]|706332|1135|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672950474|START|bd_22c0_clk_kernel_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|706332|1136|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672950475|START|Creating in-memory project|",
      "[OPTRACE]|706332|1137|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953183|END|Creating in-memory project|",
      "[OPTRACE]|706332|1138|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953183|START|Adding files|",
      "[OPTRACE]|706332|1139|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953276|END|Adding files|",
      "[OPTRACE]|706332|1140|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953276|START|Configure IP Cache|",
      "[OPTRACE]|706332|1141|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953341|END|Configure IP Cache|",
      "[OPTRACE]|706332|1142|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel_cont_adapt_0_synth_1/bd_22c0_clk_kernel_cont_adapt_0.tcl|vivado_synth|1669672953341|END|bd_22c0_clk_kernel_cont_adapt_0_synth_1|",
      "[OPTRACE]|707970|1143|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672968002|START|bd_22c0_psreset_kernel_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|707970|1144|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672968003|START|Creating in-memory project|",
      "[OPTRACE]|707970|1145|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970835|END|Creating in-memory project|",
      "[OPTRACE]|707970|1146|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970835|START|Adding files|",
      "[OPTRACE]|707970|1147|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970939|END|Adding files|",
      "[OPTRACE]|707970|1148|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970939|START|Configure IP Cache|",
      "[OPTRACE]|707970|1149|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970943|END|Configure IP Cache|",
      "[OPTRACE]|707970|1150|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel_0_synth_1/bd_22c0_psreset_kernel_0.tcl|vivado_synth|1669672970944|END|bd_22c0_psreset_kernel_0_synth_1|",
      "[OPTRACE]|709539|1151|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672985656|START|bd_22c0_clkwiz_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|709539|1152|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672985656|START|Creating in-memory project|",
      "[OPTRACE]|709539|1153|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988369|END|Creating in-memory project|",
      "[OPTRACE]|709539|1154|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988369|START|Adding files|",
      "[OPTRACE]|709539|1155|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988506|END|Adding files|",
      "[OPTRACE]|709539|1156|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988507|START|Configure IP Cache|",
      "[OPTRACE]|709539|1157|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988533|END|Configure IP Cache|",
      "[OPTRACE]|709539|1158|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clkwiz_kernel2_0_synth_1/bd_22c0_clkwiz_kernel2_0.tcl|vivado_synth|1669672988533|END|bd_22c0_clkwiz_kernel2_0_synth_1|",
      "[OPTRACE]|711129|1159|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673003179|START|bd_22c0_clk_kernel2_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|711129|1160|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673003180|START|Creating in-memory project|",
      "[OPTRACE]|711129|1161|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673005874|END|Creating in-memory project|",
      "[OPTRACE]|711129|1162|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673005874|START|Adding files|",
      "[OPTRACE]|711129|1163|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673005968|END|Adding files|",
      "[OPTRACE]|711129|1164|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673005968|START|Configure IP Cache|",
      "[OPTRACE]|711129|1165|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673006032|END|Configure IP Cache|",
      "[OPTRACE]|711129|1166|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_adapt_0_synth_1/bd_22c0_clk_kernel2_adapt_0.tcl|vivado_synth|1669673006033|END|bd_22c0_clk_kernel2_adapt_0_synth_1|",
      "[OPTRACE]|712683|1167|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673020691|START|bd_22c0_clk_kernel2_cont_adapt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|712683|1168|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673020692|START|Creating in-memory project|",
      "[OPTRACE]|712683|1169|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023398|END|Creating in-memory project|",
      "[OPTRACE]|712683|1170|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023398|START|Adding files|",
      "[OPTRACE]|712683|1171|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023493|END|Adding files|",
      "[OPTRACE]|712683|1172|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023494|START|Configure IP Cache|",
      "[OPTRACE]|712683|1173|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023558|END|Configure IP Cache|",
      "[OPTRACE]|712683|1174|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clk_kernel2_cont_adapt_0_synth_1/bd_22c0_clk_kernel2_cont_adapt_0.tcl|vivado_synth|1669673023559|END|bd_22c0_clk_kernel2_cont_adapt_0_synth_1|",
      "[OPTRACE]|714281|1175|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673038235|START|bd_22c0_psreset_kernel2_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|714281|1176|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673038235|START|Creating in-memory project|",
      "[OPTRACE]|714281|1177|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673040941|END|Creating in-memory project|",
      "[OPTRACE]|714281|1178|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673040941|START|Adding files|",
      "[OPTRACE]|714281|1179|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673041037|END|Adding files|",
      "[OPTRACE]|714281|1180|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673041038|START|Configure IP Cache|",
      "[OPTRACE]|714281|1181|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673041042|END|Configure IP Cache|",
      "[OPTRACE]|714281|1182|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_psreset_kernel2_0_synth_1/bd_22c0_psreset_kernel2_0.tcl|vivado_synth|1669673041042|END|bd_22c0_psreset_kernel2_0_synth_1|",
      "[OPTRACE]|715929|1183|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673055758|START|bd_22c0_shutdown_clocks_latch_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|715929|1184|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673055759|START|Creating in-memory project|",
      "[OPTRACE]|715929|1185|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058491|END|Creating in-memory project|",
      "[OPTRACE]|715929|1186|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058491|START|Adding files|",
      "[OPTRACE]|715929|1187|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058588|END|Adding files|",
      "[OPTRACE]|715929|1188|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058589|START|Configure IP Cache|",
      "[OPTRACE]|715929|1189|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058730|END|Configure IP Cache|",
      "[OPTRACE]|715929|1190|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_shutdown_clocks_latch_0_synth_1/bd_22c0_shutdown_clocks_latch_0.tcl|vivado_synth|1669673058730|END|bd_22c0_shutdown_clocks_latch_0_synth_1|",
      "[OPTRACE]|717567|1191|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673073499|START|bd_22c0_gpio_ucs_control_status_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|717567|1192|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673073499|START|Creating in-memory project|",
      "[OPTRACE]|717567|1193|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076308|END|Creating in-memory project|",
      "[OPTRACE]|717567|1194|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076308|START|Adding files|",
      "[OPTRACE]|717567|1195|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076419|END|Adding files|",
      "[OPTRACE]|717567|1196|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076419|START|Configure IP Cache|",
      "[OPTRACE]|717567|1197|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076429|END|Configure IP Cache|",
      "[OPTRACE]|717567|1198|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_ucs_control_status_0_synth_1/bd_22c0_gpio_ucs_control_status_0.tcl|vivado_synth|1669673076429|END|bd_22c0_gpio_ucs_control_status_0_synth_1|",
      "[OPTRACE]|719230|1199|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673091148|START|bd_22c0_adder_check_gpio_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|719230|1200|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673091149|START|Creating in-memory project|",
      "[OPTRACE]|719230|1201|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673093863|END|Creating in-memory project|",
      "[OPTRACE]|719230|1202|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673093863|START|Adding files|",
      "[OPTRACE]|719230|1203|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673093965|END|Adding files|",
      "[OPTRACE]|719230|1204|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673093966|START|Configure IP Cache|",
      "[OPTRACE]|719230|1205|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673094088|END|Configure IP Cache|",
      "[OPTRACE]|719230|1206|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_adder_check_gpio_0_synth_1/bd_22c0_adder_check_gpio_0.tcl|vivado_synth|1669673094088|END|bd_22c0_adder_check_gpio_0_synth_1|",
      "[OPTRACE]|720870|1207|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673108759|START|bd_22c0_reduce_check_gpio_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|720870|1208|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673108760|START|Creating in-memory project|",
      "[OPTRACE]|720870|1209|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111464|END|Creating in-memory project|",
      "[OPTRACE]|720870|1210|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111465|START|Adding files|",
      "[OPTRACE]|720870|1211|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111558|END|Adding files|",
      "[OPTRACE]|720870|1212|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111559|START|Configure IP Cache|",
      "[OPTRACE]|720870|1213|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111561|END|Configure IP Cache|",
      "[OPTRACE]|720870|1214|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_reduce_check_gpio_0_synth_1/bd_22c0_reduce_check_gpio_0.tcl|vivado_synth|1669673111561|END|bd_22c0_reduce_check_gpio_0_synth_1|",
      "[OPTRACE]|722430|1215|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673126245|START|bd_22c0_vip_ctrl_mgmt_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|722430|1216|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673126245|START|Creating in-memory project|",
      "[OPTRACE]|722430|1217|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673128993|END|Creating in-memory project|",
      "[OPTRACE]|722430|1218|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673128993|START|Adding files|",
      "[OPTRACE]|722430|1219|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673129107|END|Adding files|",
      "[OPTRACE]|722430|1220|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673129108|START|Configure IP Cache|",
      "[OPTRACE]|722430|1221|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673129112|END|Configure IP Cache|",
      "[OPTRACE]|722430|1222|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_vip_ctrl_mgmt_0_synth_1/bd_22c0_vip_ctrl_mgmt_0.tcl|vivado_synth|1669673129112|END|bd_22c0_vip_ctrl_mgmt_0_synth_1|",
      "[OPTRACE]|723990|1223|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673143778|START|bd_22c0_gapping_demand_update_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|723990|1224|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673143779|START|Creating in-memory project|",
      "[OPTRACE]|723990|1225|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146562|END|Creating in-memory project|",
      "[OPTRACE]|723990|1226|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146562|START|Adding files|",
      "[OPTRACE]|723990|1227|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146661|END|Adding files|",
      "[OPTRACE]|723990|1228|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146662|START|Configure IP Cache|",
      "[OPTRACE]|723990|1229|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146664|END|Configure IP Cache|",
      "[OPTRACE]|723990|1230|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gapping_demand_update_0_synth_1/bd_22c0_gapping_demand_update_0.tcl|vivado_synth|1669673146664|END|bd_22c0_gapping_demand_update_0_synth_1|",
      "[OPTRACE]|725549|1231|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673161418|START|bd_22c0_clock_throttling_avg_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|725549|1232|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673161418|START|Creating in-memory project|",
      "[OPTRACE]|725549|1233|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164150|END|Creating in-memory project|",
      "[OPTRACE]|725549|1234|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164150|START|Adding files|",
      "[OPTRACE]|725549|1235|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164249|END|Adding files|",
      "[OPTRACE]|725549|1236|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164249|START|Configure IP Cache|",
      "[OPTRACE]|725549|1237|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164253|END|Configure IP Cache|",
      "[OPTRACE]|725549|1238|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_clock_throttling_avg_0_synth_1/bd_22c0_clock_throttling_avg_0.tcl|vivado_synth|1669673164254|END|bd_22c0_clock_throttling_avg_0_synth_1|",
      "[OPTRACE]|727111|1239|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673179027|START|bd_22c0_gpio_gapping_demand_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|727111|1240|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673179027|START|Creating in-memory project|",
      "[OPTRACE]|727111|1241|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181718|END|Creating in-memory project|",
      "[OPTRACE]|727111|1242|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181718|START|Adding files|",
      "[OPTRACE]|727111|1243|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181821|END|Adding files|",
      "[OPTRACE]|727111|1244|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181822|START|Configure IP Cache|",
      "[OPTRACE]|727111|1245|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181828|END|Configure IP Cache|",
      "[OPTRACE]|727111|1246|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_gpio_gapping_demand_0_synth_1/bd_22c0_gpio_gapping_demand_0.tcl|vivado_synth|1669673181828|END|bd_22c0_gpio_gapping_demand_0_synth_1|",
      "[OPTRACE]|728700|1247|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673196489|START|bd_22c0_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|728700|1248|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673196489|START|Creating in-memory project|",
      "[OPTRACE]|728700|1249|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199196|END|Creating in-memory project|",
      "[OPTRACE]|728700|1250|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199197|START|Adding files|",
      "[OPTRACE]|728700|1251|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199521|END|Adding files|",
      "[OPTRACE]|728700|1252|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199522|START|Configure IP Cache|",
      "[OPTRACE]|728700|1253|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199621|END|Configure IP Cache|",
      "[OPTRACE]|728700|1254|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_0_synth_1/bd_22c0_xbar_0.tcl|vivado_synth|1669673199622|END|bd_22c0_xbar_0_synth_1|",
      "[OPTRACE]|730363|1255|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673214340|START|bd_22c0_xbar_1_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|730363|1256|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673214340|START|Creating in-memory project|",
      "[OPTRACE]|730363|1257|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217072|END|Creating in-memory project|",
      "[OPTRACE]|730363|1258|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217072|START|Adding files|",
      "[OPTRACE]|730363|1259|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217394|END|Adding files|",
      "[OPTRACE]|730363|1260|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217395|START|Configure IP Cache|",
      "[OPTRACE]|730363|1261|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217493|END|Configure IP Cache|",
      "[OPTRACE]|730363|1262|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_xbar_1_synth_1/bd_22c0_xbar_1.tcl|vivado_synth|1669673217493|END|bd_22c0_xbar_1_synth_1|",
      "[OPTRACE]|732002|1263|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673232199|START|bd_22c0_build_info_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|732002|1264|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673232199|START|Creating in-memory project|",
      "[OPTRACE]|732002|1265|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673234910|END|Creating in-memory project|",
      "[OPTRACE]|732002|1266|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673234910|START|Adding files|",
      "[OPTRACE]|732002|1267|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673235007|END|Adding files|",
      "[OPTRACE]|732002|1268|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673235008|START|Configure IP Cache|",
      "[OPTRACE]|732002|1269|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673235012|END|Configure IP Cache|",
      "[OPTRACE]|732002|1270|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_build_info_0_synth_1/bd_22c0_build_info_0.tcl|vivado_synth|1669673235012|END|bd_22c0_build_info_0_synth_1|",
      "[OPTRACE]|733511|1271|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673249675|START|ulp_calc_0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|733511|1272|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673249675|START|Creating in-memory project|",
      "[OPTRACE]|733511|1273|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673252381|END|Creating in-memory project|",
      "[OPTRACE]|733511|1274|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673252382|START|Adding files|",
      "[OPTRACE]|733511|1275|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673252502|END|Adding files|",
      "[OPTRACE]|733511|1276|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673252503|START|Configure IP Cache|",
      "[OPTRACE]|733511|1277|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673259483|END|Configure IP Cache|",
      "[OPTRACE]|733511|1278|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_calc_0_1_0_synth_1/ulp_calc_0_1_0.tcl|vivado_synth|1669673259487|END|ulp_calc_0_1_0_synth_1|",
      "[OPTRACE]|735703|1279|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673274219|START|ulp_xbar_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|735703|1280|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673274220|START|Creating in-memory project|",
      "[OPTRACE]|735703|1281|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673276950|END|Creating in-memory project|",
      "[OPTRACE]|735703|1282|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673276951|START|Adding files|",
      "[OPTRACE]|735703|1283|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673277267|END|Adding files|",
      "[OPTRACE]|735703|1284|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673277267|START|Configure IP Cache|",
      "[OPTRACE]|735703|1285|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673277365|END|Configure IP Cache|",
      "[OPTRACE]|735703|1286|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_xbar_0_synth_1/ulp_xbar_0.tcl|vivado_synth|1669673277366|END|ulp_xbar_0_synth_1|",
      "[OPTRACE]|737366|1287|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673292040|START|ulp_s00_regslice_10_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|737366|1288|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673292040|START|Creating in-memory project|",
      "[OPTRACE]|737366|1289|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294745|END|Creating in-memory project|",
      "[OPTRACE]|737366|1290|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294745|START|Adding files|",
      "[OPTRACE]|737366|1291|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294863|END|Adding files|",
      "[OPTRACE]|737366|1292|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294863|START|Configure IP Cache|",
      "[OPTRACE]|737366|1293|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294869|END|Configure IP Cache|",
      "[OPTRACE]|737366|1294|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_10_synth_1/ulp_s00_regslice_10.tcl|vivado_synth|1669673294869|END|ulp_s00_regslice_10_synth_1|",
      "[OPTRACE]|739003|1295|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673309512|START|ulp_m01_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|739003|1296|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673309513|START|Creating in-memory project|",
      "[OPTRACE]|739003|1297|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312221|END|Creating in-memory project|",
      "[OPTRACE]|739003|1298|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312221|START|Adding files|",
      "[OPTRACE]|739003|1299|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312337|END|Adding files|",
      "[OPTRACE]|739003|1300|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312337|START|Configure IP Cache|",
      "[OPTRACE]|739003|1301|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312342|END|Configure IP Cache|",
      "[OPTRACE]|739003|1302|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m01_regslice_0_synth_1/ulp_m01_regslice_0.tcl|vivado_synth|1669673312342|END|ulp_m01_regslice_0_synth_1|",
      "[OPTRACE]|740641|1303|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673327065|START|ulp_m00_regslice_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|740641|1304|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673327066|START|Creating in-memory project|",
      "[OPTRACE]|740641|1305|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329778|END|Creating in-memory project|",
      "[OPTRACE]|740641|1306|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329778|START|Adding files|",
      "[OPTRACE]|740641|1307|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329896|END|Adding files|",
      "[OPTRACE]|740641|1308|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329896|START|Configure IP Cache|",
      "[OPTRACE]|740641|1309|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329902|END|Configure IP Cache|",
      "[OPTRACE]|740641|1310|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_m00_regslice_0_synth_1/ulp_m00_regslice_0.tcl|vivado_synth|1669673329902|END|ulp_m00_regslice_0_synth_1|",
      "[OPTRACE]|742265|1311|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673344609|START|ulp_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|742265|1312|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673344610|START|Creating in-memory project|",
      "[OPTRACE]|742265|1313|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347368|END|Creating in-memory project|",
      "[OPTRACE]|742265|1314|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347369|START|Adding files|",
      "[OPTRACE]|742265|1315|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347485|END|Adding files|",
      "[OPTRACE]|742265|1316|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347486|START|Configure IP Cache|",
      "[OPTRACE]|742265|1317|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347515|END|Configure IP Cache|",
      "[OPTRACE]|742265|1318|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_auto_cc_0_synth_1/ulp_auto_cc_0.tcl|vivado_synth|1669673347515|END|ulp_auto_cc_0_synth_1|",
      "[OPTRACE]|743937|1319|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673362280|START|ulp_s00_regslice_11_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|743937|1320|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673362281|START|Creating in-memory project|",
      "[OPTRACE]|743937|1321|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365036|END|Creating in-memory project|",
      "[OPTRACE]|743937|1322|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365036|START|Adding files|",
      "[OPTRACE]|743937|1323|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365151|END|Adding files|",
      "[OPTRACE]|743937|1324|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365152|START|Configure IP Cache|",
      "[OPTRACE]|743937|1325|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365157|END|Configure IP Cache|",
      "[OPTRACE]|743937|1326|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_s00_regslice_11_synth_1/ulp_s00_regslice_11.tcl|vivado_synth|1669673365158|END|ulp_s00_regslice_11_synth_1|",
      "[OPTRACE]|745576|1327|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673379863|START|bd_85ad_interconnect1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|745576|1328|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673379863|START|Creating in-memory project|",
      "[OPTRACE]|745576|1329|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673382563|END|Creating in-memory project|",
      "[OPTRACE]|745576|1330|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673382563|START|Adding files|",
      "[OPTRACE]|745576|1331|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673383018|END|Adding files|",
      "[OPTRACE]|745576|1332|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673383019|START|Configure IP Cache|",
      "[OPTRACE]|745576|1333|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673384746|END|Configure IP Cache|",
      "[OPTRACE]|745576|1334|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect1_0_0_synth_1/bd_85ad_interconnect1_0_0.tcl|vivado_synth|1669673384748|END|bd_85ad_interconnect1_0_0_synth_1|",
      "[OPTRACE]|747345|1335|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673399370|START|bd_85ad_axi_apb_bridge_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|747345|1336|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673399371|START|Creating in-memory project|",
      "[OPTRACE]|747345|1337|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402124|END|Creating in-memory project|",
      "[OPTRACE]|747345|1338|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402125|START|Adding files|",
      "[OPTRACE]|747345|1339|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402235|END|Adding files|",
      "[OPTRACE]|747345|1340|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402236|START|Configure IP Cache|",
      "[OPTRACE]|747345|1341|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402241|END|Configure IP Cache|",
      "[OPTRACE]|747345|1342|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_axi_apb_bridge_inst_0_synth_1/bd_85ad_axi_apb_bridge_inst_0.tcl|vivado_synth|1669673402241|END|bd_85ad_axi_apb_bridge_inst_0_synth_1|",
      "[OPTRACE]|748852|1343|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673416913|START|bd_85ad_vip_S00_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|748852|1344|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673416914|START|Creating in-memory project|",
      "[OPTRACE]|748852|1345|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419616|END|Creating in-memory project|",
      "[OPTRACE]|748852|1346|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419616|START|Adding files|",
      "[OPTRACE]|748852|1347|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419730|END|Adding files|",
      "[OPTRACE]|748852|1348|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419731|START|Configure IP Cache|",
      "[OPTRACE]|748852|1349|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419736|END|Configure IP Cache|",
      "[OPTRACE]|748852|1350|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S00_0_synth_1/bd_85ad_vip_S00_0.tcl|vivado_synth|1669673419736|END|bd_85ad_vip_S00_0_synth_1|",
      "[OPTRACE]|750385|1351|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673434459|START|bd_85ad_vip_S01_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|750385|1352|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673434460|START|Creating in-memory project|",
      "[OPTRACE]|750385|1353|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437177|END|Creating in-memory project|",
      "[OPTRACE]|750385|1354|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437177|START|Adding files|",
      "[OPTRACE]|750385|1355|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437292|END|Adding files|",
      "[OPTRACE]|750385|1356|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437292|START|Configure IP Cache|",
      "[OPTRACE]|750385|1357|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437297|END|Configure IP Cache|",
      "[OPTRACE]|750385|1358|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_vip_S01_0_synth_1/bd_85ad_vip_S01_0.tcl|vivado_synth|1669673437297|END|bd_85ad_vip_S01_0_synth_1|",
      "[OPTRACE]|751945|1359|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673451926|START|bd_85ad_hbm_inst_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|751945|1360|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673451926|START|Creating in-memory project|",
      "[OPTRACE]|751945|1361|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673454620|END|Creating in-memory project|",
      "[OPTRACE]|751945|1362|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673454621|START|Adding files|",
      "[OPTRACE]|751945|1363|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673455368|END|Adding files|",
      "[OPTRACE]|751945|1364|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673455368|START|Configure IP Cache|",
      "[OPTRACE]|751945|1365|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673455487|END|Configure IP Cache|",
      "[OPTRACE]|751945|1366|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_inst_0_synth_1/bd_85ad_hbm_inst_0.tcl|vivado_synth|1669673455488|END|bd_85ad_hbm_inst_0_synth_1|",
      "[OPTRACE]|753609|1367|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673470214|START|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|753609|1368|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673470215|START|Creating in-memory project|",
      "[OPTRACE]|753609|1369|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673472923|END|Creating in-memory project|",
      "[OPTRACE]|753609|1370|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673472923|START|Adding files|",
      "[OPTRACE]|753609|1371|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673473021|END|Adding files|",
      "[OPTRACE]|753609|1372|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673473022|START|Configure IP Cache|",
      "[OPTRACE]|753609|1373|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673473026|END|Configure IP Cache|",
      "[OPTRACE]|753609|1374|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_hbm_reset_sync_SLR0_0_synth_1/bd_85ad_hbm_reset_sync_SLR0_0.tcl|vivado_synth|1669673473026|END|bd_85ad_hbm_reset_sync_SLR0_0_synth_1|",
      "[OPTRACE]|755222|1375|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673487739|START|bd_85ad_slice0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|755222|1376|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673487740|START|Creating in-memory project|",
      "[OPTRACE]|755222|1377|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490446|END|Creating in-memory project|",
      "[OPTRACE]|755222|1378|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490447|START|Adding files|",
      "[OPTRACE]|755222|1379|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490565|END|Adding files|",
      "[OPTRACE]|755222|1380|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490565|START|Configure IP Cache|",
      "[OPTRACE]|755222|1381|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490578|END|Configure IP Cache|",
      "[OPTRACE]|755222|1382|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice0_1_0_synth_1/bd_85ad_slice0_1_0.tcl|vivado_synth|1669673490579|END|bd_85ad_slice0_1_0_synth_1|",
      "[OPTRACE]|756834|1383|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673505235|START|bd_85ad_init_reduce_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|756834|1384|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673505236|START|Creating in-memory project|",
      "[OPTRACE]|756834|1385|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673507935|END|Creating in-memory project|",
      "[OPTRACE]|756834|1386|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673507935|START|Adding files|",
      "[OPTRACE]|756834|1387|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673508026|END|Adding files|",
      "[OPTRACE]|756834|1388|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673508027|START|Configure IP Cache|",
      "[OPTRACE]|756834|1389|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673508029|END|Configure IP Cache|",
      "[OPTRACE]|756834|1390|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_init_reduce_0_synth_1/bd_85ad_init_reduce_0.tcl|vivado_synth|1669673508029|END|bd_85ad_init_reduce_0_synth_1|",
      "[OPTRACE]|758445|1391|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673522759|START|bd_22c0_auto_cc_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|758445|1392|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673522759|START|Creating in-memory project|",
      "[OPTRACE]|758445|1393|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525456|END|Creating in-memory project|",
      "[OPTRACE]|758445|1394|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525457|START|Adding files|",
      "[OPTRACE]|758445|1395|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525571|END|Adding files|",
      "[OPTRACE]|758445|1396|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525572|START|Configure IP Cache|",
      "[OPTRACE]|758445|1397|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525600|END|Configure IP Cache|",
      "[OPTRACE]|758445|1398|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_22c0_auto_cc_0_synth_1/bd_22c0_auto_cc_0.tcl|vivado_synth|1669673525601|END|bd_22c0_auto_cc_0_synth_1|",
      "[OPTRACE]|760083|1399|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673540328|START|ulp_ulp_ucs_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|760083|1400|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673540328|START|Creating in-memory project|",
      "[OPTRACE]|760083|1401|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673543044|END|Creating in-memory project|",
      "[OPTRACE]|760083|1402|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673543044|START|Adding files|",
      "[OPTRACE]|760083|1403|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673544171|END|Adding files|",
      "[OPTRACE]|760083|1404|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673544174|START|Configure IP Cache|",
      "[OPTRACE]|760083|1405|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673544182|END|Configure IP Cache|",
      "[OPTRACE]|760083|1406|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_ulp_ucs_0_synth_1/ulp_ulp_ucs_0.tcl|vivado_synth|1669673544183|END|ulp_ulp_ucs_0_synth_1|",
      "[OPTRACE]|761781|1407|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673558859|START|bd_85ad_slice1_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|761781|1408|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673558859|START|Creating in-memory project|",
      "[OPTRACE]|761781|1409|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561577|END|Creating in-memory project|",
      "[OPTRACE]|761781|1410|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561577|START|Adding files|",
      "[OPTRACE]|761781|1411|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561696|END|Adding files|",
      "[OPTRACE]|761781|1412|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561696|START|Configure IP Cache|",
      "[OPTRACE]|761781|1413|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561709|END|Configure IP Cache|",
      "[OPTRACE]|761781|1414|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_slice1_0_0_synth_1/bd_85ad_slice1_0_0.tcl|vivado_synth|1669673561710|END|bd_85ad_slice1_0_0_synth_1|",
      "[OPTRACE]|763418|1415|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673576431|START|bd_85ad_interconnect0_1_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|763418|1416|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673576432|START|Creating in-memory project|",
      "[OPTRACE]|763418|1417|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673579176|END|Creating in-memory project|",
      "[OPTRACE]|763418|1418|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673579176|START|Adding files|",
      "[OPTRACE]|763418|1419|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673579631|END|Adding files|",
      "[OPTRACE]|763418|1420|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673579632|START|Configure IP Cache|",
      "[OPTRACE]|763418|1421|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673581560|END|Configure IP Cache|",
      "[OPTRACE]|763418|1422|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/bd_85ad_interconnect0_1_0_synth_1/bd_85ad_interconnect0_1_0.tcl|vivado_synth|1669673581562|END|bd_85ad_interconnect0_1_0_synth_1|",
      "[OPTRACE]|765264|1423|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673596267|START|ulp_hmss_0_0_synth_1|ROLLUP_AUTO",
      "[OPTRACE]|765264|1424|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673596268|START|Creating in-memory project|",
      "[OPTRACE]|765264|1425|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673598965|END|Creating in-memory project|",
      "[OPTRACE]|765264|1426|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673598965|START|Adding files|",
      "[OPTRACE]|765264|1427|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673600672|END|Adding files|",
      "[OPTRACE]|765264|1428|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673600674|START|Configure IP Cache|",
      "[OPTRACE]|765264|1429|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673600695|END|Configure IP Cache|",
      "[OPTRACE]|765264|1430|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.tcl|vivado_synth|1669673600696|END|ulp_hmss_0_0_synth_1|",
      "[OPTRACE]|767007|1431|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673615416|START|impl_1|ROLLUP_1",
      "[OPTRACE]|767007|1432|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673615417|START|Phase: Init Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1433|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673615417|START|Design Initialization: pre hook|",
      "[OPTRACE]|767007|1434|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673615428|END|Design Initialization: pre hook|",
      "[OPTRACE]|767007|1435|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673615429|START|create in-memory project|",
      "[OPTRACE]|767007|1436|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673616059|END|create in-memory project|",
      "[OPTRACE]|767007|1437|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673616060|START|set parameters|",
      "[OPTRACE]|767007|1438|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673618135|END|set parameters|",
      "[OPTRACE]|767007|1439|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673618135|START|add files|",
      "[OPTRACE]|767007|1440|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673622326|START|read constraints: implementation|",
      "[OPTRACE]|767007|1441|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673622326|END|read constraints: implementation|",
      "[OPTRACE]|767007|1442|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673622327|END|add files|",
      "[OPTRACE]|767007|1443|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673622327|START|link_design|",
      "[OPTRACE]|767007|1444|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759620|END|link_design|",
      "[OPTRACE]|767007|1445|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759620|START|gray box cells|",
      "[OPTRACE]|767007|1446|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759620|END|gray box cells|",
      "[OPTRACE]|767007|1447|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759621|START|Design Initialization: post hook|",
      "[OPTRACE]|767007|1448|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759653|END|Design Initialization: post hook|",
      "[OPTRACE]|767007|1449|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673759653|START|init_design_reports|REPORT",
      "[OPTRACE]|767007|1450|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673794010|END|init_design_reports|",
      "[OPTRACE]|767007|1451|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673794011|START|init_design_write_hwdef|",
      "[OPTRACE]|767007|1452|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673795104|END|init_design_write_hwdef|",
      "[OPTRACE]|767007|1453|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673795106|END|Phase: Init Design|",
      "[OPTRACE]|767007|1454|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673795106|START|Phase: Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1455|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673795106|START|Opt Design: pre hook|",
      "[OPTRACE]|767007|1456|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673810641|END|Opt Design: pre hook|",
      "[OPTRACE]|767007|1457|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673810641|START|read constraints: opt_design|",
      "[OPTRACE]|767007|1458|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673810641|END|read constraints: opt_design|",
      "[OPTRACE]|767007|1459|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673810641|START|opt_design|",
      "[OPTRACE]|767007|1460|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673886783|END|opt_design|",
      "[OPTRACE]|767007|1461|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673886783|START|read constraints: opt_design_post|",
      "[OPTRACE]|767007|1462|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673886783|END|read constraints: opt_design_post|",
      "[OPTRACE]|767007|1463|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673886783|START|Opt Design: post hook|",
      "[OPTRACE]|767007|1464|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673946408|END|Opt Design: post hook|",
      "[OPTRACE]|767007|1465|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673946408|START|Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1466|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989937|END|Opt Design: write_checkpoint|",
      "[OPTRACE]|767007|1467|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989937|START|opt_design reports|REPORT",
      "[OPTRACE]|767007|1468|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989937|END|opt_design reports|",
      "[OPTRACE]|767007|1469|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989937|END|Phase: Opt Design|",
      "[OPTRACE]|767007|1470|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989937|START|Phase: Place Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1471|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989938|START|Place Design: pre hook|",
      "[OPTRACE]|767007|1472|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989959|END|Place Design: pre hook|",
      "[OPTRACE]|767007|1473|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989959|START|read constraints: place_design|",
      "[OPTRACE]|767007|1474|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989959|END|read constraints: place_design|",
      "[OPTRACE]|767007|1475|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989959|START|implement_debug_core|",
      "[OPTRACE]|767007|1476|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989975|END|implement_debug_core|",
      "[OPTRACE]|767007|1477|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669673989975|START|place_design|",
      "[OPTRACE]|767007|1478|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674515660|END|place_design|",
      "[OPTRACE]|767007|1479|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674515660|START|read constraints: place_design_post|",
      "[OPTRACE]|767007|1480|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674515660|END|read constraints: place_design_post|",
      "[OPTRACE]|767007|1481|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674515661|START|Place Design: post hook|",
      "[OPTRACE]|767007|1482|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674544319|END|Place Design: post hook|",
      "[OPTRACE]|767007|1483|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674544320|START|Place Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1484|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674585167|END|Place Design: write_checkpoint|",
      "[OPTRACE]|767007|1485|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674585167|START|place_design reports|REPORT",
      "[OPTRACE]|767007|1486|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607984|END|place_design reports|",
      "[OPTRACE]|767007|1487|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607985|END|Phase: Place Design|",
      "[OPTRACE]|767007|1488|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607985|START|Phase: Physical Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1489|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607985|START|read constraints: phys_opt_design|",
      "[OPTRACE]|767007|1490|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607985|END|read constraints: phys_opt_design|",
      "[OPTRACE]|767007|1491|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674607985|START|phys_opt_design|",
      "[OPTRACE]|767007|1492|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674706955|END|phys_opt_design|",
      "[OPTRACE]|767007|1493|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674706955|START|read constraints: phys_opt_design_post|",
      "[OPTRACE]|767007|1494|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674706955|END|read constraints: phys_opt_design_post|",
      "[OPTRACE]|767007|1495|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674706955|START|Post-Place Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1496|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748578|END|Post-Place Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|767007|1497|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748578|START|phys_opt_design report|REPORT",
      "[OPTRACE]|767007|1498|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748578|END|phys_opt_design report|",
      "[OPTRACE]|767007|1499|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748579|END|Phase: Physical Opt Design|",
      "[OPTRACE]|767007|1500|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748579|START|Phase: Route Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1501|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748580|START|read constraints: route_design|",
      "[OPTRACE]|767007|1502|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748580|END|read constraints: route_design|",
      "[OPTRACE]|767007|1503|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669674748580|START|route_design|",
      "[OPTRACE]|767007|1504|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675205789|END|route_design|",
      "[OPTRACE]|767007|1505|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675205790|START|read constraints: route_design_post|",
      "[OPTRACE]|767007|1506|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675205790|END|read constraints: route_design_post|",
      "[OPTRACE]|767007|1507|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675205790|START|Route Design: post hook|",
      "[OPTRACE]|767007|1508|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675301127|END|Route Design: post hook|",
      "[OPTRACE]|767007|1509|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675301127|START|Route Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1510|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675343668|END|Route Design: write_checkpoint|",
      "[OPTRACE]|767007|1511|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675343668|START|route_design reports|REPORT",
      "[OPTRACE]|767007|1512|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429210|END|route_design reports|",
      "[OPTRACE]|767007|1513|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429211|START|route_design misc|",
      "[OPTRACE]|767007|1514|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429211|START|route_design write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1515|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429211|END|route_design write_checkpoint|",
      "[OPTRACE]|767007|1516|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429212|END|route_design misc|",
      "[OPTRACE]|767007|1517|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429212|END|Phase: Route Design|",
      "[OPTRACE]|767007|1518|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429212|START|Phase: Phys-Opt Design|ROLLUP_AUTO",
      "[OPTRACE]|767007|1519|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675429212|START|phys_opt_design|",
      "[OPTRACE]|767007|1520|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675431301|END|phys_opt_design|",
      "[OPTRACE]|767007|1521|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675431301|START|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|767007|1522|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675431302|END|Post-Route Phys Opt Design: post hook|",
      "[OPTRACE]|767007|1523|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675431302|START|Post-Route Phys Opt Design: write_checkpoint|CHECKPOINT",
      "[OPTRACE]|767007|1524|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675472653|END|Post-Route Phys Opt Design: write_checkpoint|",
      "[OPTRACE]|767007|1525|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675472653|START|phys_opt_design reports|REPORT",
      "[OPTRACE]|767007|1526|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477668|END|phys_opt_design reports|",
      "[OPTRACE]|767007|1527|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477668|START|phys_opt_design misc|",
      "[OPTRACE]|767007|1528|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477668|END|phys_opt_design misc|",
      "[OPTRACE]|767007|1529|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477668|END|Phase: Phys-Opt Design|",
      "[OPTRACE]|767007|1530|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477668|START|Phase: Write Bitstream|ROLLUP_AUTO",
      "[OPTRACE]|767007|1531|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477669|START|write_bitstream setup|",
      "[OPTRACE]|767007|1532|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675477669|START|Write Bitstream: pre hook|",
      "[OPTRACE]|767007|1533|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675484895|END|Write Bitstream: pre hook|",
      "[OPTRACE]|767007|1534|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675484895|START|read constraints: write_bitstream|",
      "[OPTRACE]|767007|1535|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675484895|END|read constraints: write_bitstream|",
      "[OPTRACE]|767007|1536|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675484896|END|write_bitstream setup|",
      "[OPTRACE]|767007|1537|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675484896|START|write_bitstream|",
      "[OPTRACE]|767007|1538|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|END|write_bitstream|",
      "[OPTRACE]|767007|1539|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|START|write_bitstream misc|",
      "[OPTRACE]|767007|1540|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|START|read constraints: write_bitstream_post|",
      "[OPTRACE]|767007|1541|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|END|read constraints: write_bitstream_post|",
      "[OPTRACE]|767007|1542|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|START|Write Bitstream: post hook|",
      "[OPTRACE]|767007|1543|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730412|END|Write Bitstream: post hook|",
      "[OPTRACE]|767007|1544|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730415|END|write_bitstream misc|",
      "[OPTRACE]|767007|1545|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730415|END|Phase: Write Bitstream|",
      "[OPTRACE]|767007|1546|/mnt/2UB102/HPCC_FPGA-master/STREAM/build/src/device/_x/link/vivado/vpl/prj/prj.runs/impl_1/level0_wrapper.tcl|vivado_impl|1669675730415|END|impl_1|"
      ];

  var legendData = [
  { "title": "Report Generation",
    "color": "#b9783f"
  }, {
    "title": "Write Checkpoint",
    "color": "#cd82ad"
  },
  {
    "title": "Incomplete Data",
    "color": "#cc4748"
  } ];

  // -- Convert Raw data into something we can use ---------------------------
  console.log("Convert log data (%s entries) to Javascript 'JSON' objects...", csvData.length);
  var jsonData = csvArrayToJSON(header, csvData, "|");

  // -- Clean up the JSON objects --------------------------------------------
  for (var i = 0; i < jsonData.length; i++) {
    jsonData[i].Action = jsonData[i].Action.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.toUpperCase();
    jsonData[i].Tags = jsonData[i].Tags.trim();
    jsonData[i].TimeStampMSec = parseInt(jsonData[i].TimeStampMSec, 10);
    jsonData[i].pid = parseInt(jsonData[i].pid, 10);
  }

  // -- Sort JSON array ------------------------------------------------------
  console.log("Sorting JSON objects (%s objects) according to timestamps...", jsonData.length);
  jsonData.sort(compareByTimeStamp);

  // Record the PID grouping order
  var pidOrder = new Map();
  for (var i = 0; i < jsonData.length; i++) {
    if (pidOrder.has(jsonData[i].pid) == false) {
      pidOrder.set(jsonData[i].pid, i);    // Simple ordering (lower is first)
    }
  }

  // -- Create secondary data array for the chart data array -----------------
  console.log("Preparing graph data...");

  // Task limits
  var m_startTS = 0;      // Earliest Timestamp
  var m_endTS = 0;        // Latest Timestamp

  if (jsonData.length > 0) {
    m_startTS = jsonData[0].TimeStampMSec;
    m_endTS = jsonData[jsonData.length - 1].TimeStampMSec;
  }


  var chartData = [ ];   // Empty JSON array


  populateChartData();
  tableCreate( chartData );

  filterChartEntries();

  // -- Search for "holes"
  // -- Sort by common PID
  // -- Create groupings by process

  console.log("done");

  var chart = AmCharts.makeChart("chartdiv", {
    "type": "gantt",
    "theme": "light",
    "titles": [
    { "text": "OPTrace", "size": 15}],
    "marginRight": 70,
    "period": "fff",                                     // X-Axis
    "balloonDateFormat": "JJ:NN:SS",
    "columnWidth": 0.5,                                 // Bar thickness
    "valueAxis": {
      "type": "numeric",
      "title": "Time [HH:MM:SS]",
      "duration": "ss",
      "durationUnits": { DD: 'd. ', hh: ':', mm: ':', ss: '' },
    },
    "brightnessStep": 10,
    "graph": {
      "fillAlphas": 1,
      "labelFunction": barLabelCallBack,
      "labelText": " ",
      "labelPosition": "right",
      "balloonFunction": ballonLabelCallBack,
      "balloonText": "<p align='left'> Task: [[task]]<br/>Start:[[start]]<br/>End:[[end]]<br/>Duration:[[duration]]</p>",
      "bulletField": "bullet",
      "bulletSize": 8
    },
    "rotate": true,
    "categoryField": "category",
    "segmentsField": "segments",
    "colorField": "color",
    "startDate": "2015-01-01 00:00:00",
    "startField": "start",
    "endField": "end",
    "durationField": "duration",
    "dataProvider": chartData,
    "valueScrollbar": {
      "autoGridCount": true
    },
    "chartScrollbar": {
      "enable": true
    },
    "chartCursor": {
      "cursorColor": "#55bb76",
      "valueBalloonsEnabled": false,
      "cursorAlpha": 0.1,
      "valueLineAlpha": 0.5,
      "valueLineBalloonEnabled": true,
      "valueLineEnabled": true,
      "zoomable": true,
      "valueZoomable": true,
      "fullWidth": true
    },
    "legend": {
      "data": legendData,
    },
    "export": {
      "enabled": true
    }
  });

  // =========================================================================
  // Call back methods
  // =========================================================================
function ballonLabelCallBack( _graphDataItem )
{
  var start = _graphDataItem.values.open;
  var end = _graphDataItem.values.value;
  var duration = end - start;

  var result = "<p align='left'>Task: " + _graphDataItem.category + "<br/>Start: " + secondsToHHMMSS(start) + "<br/>End: " + secondsToHHMMSS( end ) + "<br/>Duration: " + secondsToHHMMSS( duration ) + "</p>";
  return result;
}


function barLabelCallBack( _graphDataItem )
{
   var duration = _graphDataItem.values.value - _graphDataItem.values.open;

   return secondsToHHMMSS( duration);
}


function userInputFormCallback()
{
  // Second filter
  m_secondFilter = document.getElementById("userDurationFilterSecInput").value;
  console.log("Setting second filter to: " + m_secondFilter + " seconds");

  // Group PID Sort
  m_groupPidSort = document.getElementById("userGroupPidSortSelected").checked;
  console.log("Group PID filter is set to: " + m_groupPidSort);

  // Rollup filter
  m_showRollup = document.getElementById("userRollupSelected").checked;
  console.log("Rollup filter is set to: " + m_showRollup);

  // Individual filter
  m_showIndividualEntry = document.getElementById("userIndividualEntrySelected").checked;
  console.log("Individual filter is set to: " + m_showIndividualEntry);

  // Checkpoint Report Entries filter
  m_showCheckpointEntry = document.getElementById("userCheckpointEntrySelected").checked;
  console.log("Checkpoint Entry filter is set to: " + m_showCheckpointEntry);

  // Checkpoint Report Entries filter
  m_showReportEntry = document.getElementById("userReportEntrySelected").checked;
  console.log("Report Entry filter is set to: " + m_showReportEntry);

  populateChartData();
  filterChartEntries()
  chart.dataProvider = chartData;
  chart.validateData();
}

  // =========================================================================
  // Utilities
  // =========================================================================


function populateChartData()
{
  chartData = [ ];
  if (m_groupPidSort == false) {
    jsonData.sort(compareByTimeStamp);
  } else {
    jsonData.sort(compareByGroupTimeStamp);
  }

  for (var i = 0; i < jsonData.length; i++) {
    var timestamp = parseInt(jsonData[0].TimeStampMSec, 10);

    if (m_startTS > timestamp) m_startTS = timestamp;
    if (m_endTS < timestamp) m_endTS = timestamp;

    for (var i = 0; i < jsonData.length; i++) {
      switch (jsonData[i].Action) {
      case "START":
        var categoryEntry = { };
        categoryEntry["category"] = jsonData[i].Task;
        categoryEntry["pid"] = jsonData[i].pid;

        var segmentEntry = { };
        // Normalize entry and convert to seconds
        segmentEntry["start"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
        segmentEntry["color"] = getTaskBarColor(jsonData[i].Tags)
        segmentEntry["task"] = jsonData[i].Task;
        segmentEntry["tags"] = jsonData[i].Tags;
        segmentEntry["duration"] = -1;

        categoryEntry["segments"] = [ ];
        categoryEntry["segments"].push(segmentEntry);
        chartData.push(categoryEntry);
        break;

      case "END":
        var catagory = findCatagory(jsonData[i].pid, jsonData[i].Task, chartData);
        if (catagory != null) {
          var segmentsEntry = catagory.segments[0];
          segmentsEntry["end"] = (jsonData[i].TimeStampMSec - m_startTS) / 1000;
          segmentsEntry["duration"] = segmentsEntry.end - segmentsEntry.start;
        } else {
          console.log("Null entry found: pid:%s, Task: %s", jsonData[i].pid, jsonData[i].Task);
        }

        break;

      default:
        console.log("Default");
        break;
      }
    }
  }
}

function filterChartEntries()
{
  for(var i = chartData.length - 1; i >= 0; i--) {
    var segment = chartData[i].segments[0];

    // -- Remove entries less than 1 seconds
    if ( segment["duration"] == -1) {
      segment["bullet"] = "xError";
      segment["color"] = "#cc4748";
      segment["duration"] = ((m_endTS - m_startTS) / 1000) - segment["start"];
    } else if (segment["duration"] <  m_secondFilter) {
      chartData.splice(i, 1);
      continue;
    }
  

    // Filter by tags
    var bHasRollup = false;
    var bHasCheckpoint = false;
    var bHasReport = false;

    var tags = segment["tags"];
    console.log("Tag: " + tags);
    if (tags.search(/ROLLUP_/i) != -1) { bHasRollup = true; }
    if (tags.search(/CHECKPOINT/i) != -1) { bHasCheckpoint = true; }
    if (tags.search(/REPORT/i) != -1) { bHasReport = true; }

    var bRemoveEntry = false;

    // Remove rollups
    if ((m_showRollup == false) && (bHasRollup == true)) {
      bRemoveEntry = true;
    }
    
    // Remove checkpoints    
    if ((m_showCheckpointEntry == false) && (bHasCheckpoint == true)) {
      bRemoveEntry = true;
    }

    // Remove reports
    if ((m_showReportEntry == false) && (bHasReport == true)) {
      bRemoveEntry = true;
    }

    // Remove individual entry
    if (((m_showIndividualEntry == false) && 
         ((bHasRollup == false) &&
          (bHasCheckpoint == false) &&
          (bHasReport == false)))) {
      bRemoveEntry = true;
    }

    if (bRemoveEntry == true) {
      chartData.splice(i, 1);
      continue;
    }
  }

  console.log("ChartData.length: " + chartData.length);
}


function getTaskBarColor( _tags )
{
  if (_tags == null)
    return "#8dc49f";

  if (_tags.search(/ROLLUP_AUTO/i) != -1){ return "#0099ff"; }
  if (_tags.search(/ROLLUP_0/i) != -1)   { return "#006699"; }
  if (_tags.search(/ROLLUP_1/i) != -1)   { return "#009933"; }
  if (_tags.search(/ROLLUP_2/i) != -1)   { return "#66ccff"; }
  if (_tags.search(/REPORT/i) != -1)     { return "#b9783f"; }
  if (_tags.search(/CHECKPOINT/i) != -1) { return "#cd82ad"; }

  return "#8dc49f"
}


function tableCreate( _chartData ){
    var myTableDiv = document.getElementById("myDynamicTable");


    for ( var i = 0; i < _chartData.length; i++) {
      var tr = myTableDiv.insertRow();

      var td_task = tr.insertCell();
      td_task.appendChild(document.createTextNode( _chartData[i].category ));

      var segmentEntry = _chartData[i].segments;
      var td_start = tr.insertCell();
      td_start.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].start) ));

      var td_duration = tr.insertCell();
      td_duration.appendChild(document.createTextNode( secondsToHHMMSS(segmentEntry[0].duration) ));

    }
}

function secondsToHHMMSS( _seconds )
{
  var hours = Math.floor(_seconds / 3600);
  var minutes = Math.floor(_seconds % 3600 / 60);
  var seconds = Math.floor(_seconds % 3600 % 60);

  var result = hours + ":" + (minutes < 10 ? "0" : "") + minutes + ":" + (seconds < 10 ? "0" : "") + seconds; 

  return result;
}


  function findCatagory(_pid, _category, _catagoryArray) {
    for (var i = (_catagoryArray.length - 1); i >= 0; i--) {
      if (_pid == _catagoryArray[i].pid) {
        if (_catagoryArray[i].category == _category) {
          return  _catagoryArray[i];
        }
      }
    }
    return null;
  }


  // Compares the timestamps between to JSON objects
  function compareByTimeStamp(_a, _b) {
    if (_a.TimeStampMSec < _b.TimeStampMSec) return -1;
    if (_a.TimeStampMSec > _b.TimeStampMSec) return 1;

    if (_a.pid == _b.pid) {
      if ((_a.Action == "START") && (_b.Action == "END")) return -1;
      if ((_a.Action == "END") && (_b.Action == "START")) return 1;

      if(_a.Entry < _b.Entry) return -1;
      if(_a.Entry > _b.Entry) return 1;
    }

    return 0;
  }


  // Compares the timestamps between to JSON objects
  function compareByGroupTimeStamp(_a, _b) {
    if (pidOrder.get(_a.pid) < pidOrder.get(_b.pid)) return -1;

    if (pidOrder.get(_a.pid) > pidOrder.get(_b.pid)) return 1;

    return compareByTimeStamp(_a, _b);
  }


  // Return array of string values, or NULL if CSV string not well formed.
  function CSVtoArray(_text, _sep) {
    // Regex expressions
    var re_valid_default = /^\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*(?:,\s*(?:'[^'\\]*(?:\\[\S\s][^'\\]*)*'|"[^"\\]*(?:\\[\S\s][^"\\]*)*"|[^,'"\s\\]*(?:\s+[^,'"\s\\]+)*)\s*)*$/;
    var re_value_default = /(?!\s*$)\s*(?:'([^'\\]*(?:\\[\S\s][^'\\]*)*)'|"([^"\\]*(?:\\[\S\s][^"\\]*)*)"|([^,'"\s\\]*(?:\s+[^,'"\s\\]+)*))\s*(?:,|$)/g;
    var re_special_default = /,\s*$/;

    // Algorithm:
    //   1) Convert regex expression to a string.
    //   2) Remove leading regex escape character (e.g., '\')
    //   3) Remove training regex escape character(s) (e.g., '\' or "\g")
    //   4) Replace the comma (',') character witht he new delimiter character
    //   5) Build the regex command

    // Check delimiter, if special insert escapes
    if (_sep == "|") _sep = "\\|";

    var re_valid = new RegExp(re_valid_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));
    var re_value = new RegExp(re_value_default.toString().substr(1).slice(0, -2).replace(/,/g, _sep), 'g');
    var re_special = new RegExp(re_special_default.toString().substr(1).slice(0, -1).replace(/,/g, _sep));

    // Validate the input string to determine if it is well formed
    if (!re_valid.test(_text)) return null;

    var a = [ ];                     // Initialize array to receive values.
    _text.replace(re_value,           // "Walk" the string using replace with callback.
                  function(m0, m1, m2, m3) {
                      // Remove backslash from \' in single quoted values.
                      if      (m1 !== undefined) a.push(m1.replace(/\\'/g, "'"));
                      // Remove backslash from \" in double quoted values.
                      else if (m2 !== undefined) a.push(m2.replace(/\\"/g, '"'));
                      else if (m3 !== undefined) a.push(m3);
                      return ''; // Return empty string.
                  });

    // Handle special case of empty last value.
    if (re_special.test(_text)) a.push('');

    return a;
  };


  // Converts the given CSV array & header into a JSON array
  function csvArrayToJSON(_header, _csvArray, _sep) {
    var result = [ ];
    var headers = CSVtoArray(_header, _sep);

    for (var i = 0; i < _csvArray.length; i++) {

      var obj = { };
      var currentline = CSVtoArray(_csvArray[i], _sep);

      for (var j = 0; j < headers.length; j++) {
        obj[headers[j]] = currentline[j];
      }

      result.push(obj);

    }

    return result; //JavaScript object
  }


</script>
</body>

</html>

