
*** Running vivado
    with args -log kolejka_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kolejka_blk_mem_gen_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source kolejka_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 347.484 ; gain = 93.457
INFO: [Synth 8-638] synthesizing module 'kolejka_blk_mem_gen_0_0' [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_blk_mem_gen_0_0/synth/kolejka_blk_mem_gen_0_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kolejka_blk_mem_gen_0_0' (9#1) [c:/makiv2/kamera_akustyczna_v0.1/kamera_akustyczna_v0.1.srcs/sources_1/bd/kolejka/ip/kolejka_blk_mem_gen_0_0/synth/kolejka_blk_mem_gen_0_0.vhd:72]
Finished RTL Elaboration : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 556.098 ; gain = 302.070
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:27 ; elapsed = 00:01:37 . Memory (MB): peak = 556.098 ; gain = 302.070
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 631.465 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 631.465 ; gain = 377.438
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 631.465 ; gain = 377.438
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 631.465 ; gain = 377.438
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:40 ; elapsed = 00:01:51 . Memory (MB): peak = 631.465 ; gain = 377.438
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:01:52 . Memory (MB): peak = 631.465 ; gain = 377.438
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 665.602 ; gain = 411.574
Finished Timing Optimization : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 674.742 ; gain = 420.715
Finished Technology Mapping : Time (s): cpu = 00:01:51 ; elapsed = 00:02:03 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished IO Insertion : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished Renaming Generated Instances : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished Renaming Generated Ports : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     3|
|2     |LUT4     |     1|
|3     |RAMB36E1 |     2|
|4     |SRL16E   |     1|
|5     |FDRE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:04 . Memory (MB): peak = 685.887 ; gain = 431.859
synth_design: Time (s): cpu = 00:01:54 ; elapsed = 00:02:05 . Memory (MB): peak = 689.270 ; gain = 443.633
