$date
	Fri Mar 08 15:45:55 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module testbench $end
$scope module U1 $end
$var wire 1 ! clk $end
$var wire 1 " out $end
$var wire 1 # reset $end
$var wire 1 $ w $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var reg 2 ( next [1:0] $end
$var reg 2 ) present [1:0] $end
$scope begin GTKWAVE $end
$upscope $end
$upscope $end
$upscope $end
$scope module testbench $end
$var wire 1 " out $end
$var reg 1 ! clk $end
$var reg 1 # reset $end
$var reg 1 $ w $end
$scope module U1 $end
$scope begin GTKWAVE $end
$upscope $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin Stimulus $end
$upscope $end
$scope begin initalConditions $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
b1 (
0$
0#
0"
0!
$end
#5
b10 (
1$
#10
b10 )
b1 (
0$
1!
#15
1"
b10 (
1$
#20
0"
b1 (
0$
0!
#25
1"
b10 (
1$
#30
0"
b1 (
0$
1!
#35
1"
b10 (
1$
#40
0"
b1 (
0$
0!
#45
1"
b10 (
1$
#50
0"
b1 (
0$
1!
#55
1"
b10 (
1$
#60
0"
b1 (
0$
0!
#65
1"
b10 (
1$
#70
0"
b1 (
0$
1!
#75
1"
b10 (
1$
#80
0"
b1 (
0$
0!
#85
1"
b10 (
1$
#90
0"
b1 (
0$
1!
#95
1"
b10 (
1$
#100
0"
b1 (
0$
0!
#110
1"
b1 )
1!
#120
0!
#130
1!
#140
0!
#150
1!
#160
0!
#170
1!
#180
0!
#190
1!
#200
0!
