!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	0.0.0	//
BOARD	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^BOARD = ulx3s$/;"	m
BOARD	memtest_mister/proj/ulx3s_memtest/Makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_mistery/proj/Makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_pnru/proj/Makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_pnru_68k/proj/Makefile	/^BOARD = ulx3s$/;"	m
BOARD	sdram_pnru_68k_180deg/proj/Makefile	/^BOARD = ulx3s$/;"	m
CLK0_FILE_NAME	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_FILE_NAME = ..\/..\/..\/sdram_16bit\/hdl\/top\/$(CLK0_NAME).v$/;"	m
CLK0_FILE_NAME	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_FILE_NAME = ..\/..\/..\/sdram_ctrl\/hdl\/top\/$(CLK0_NAME).v$/;"	m
CLK0_NAME	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_NAME = clk_25_125_25_12_100$/;"	m
CLK0_NAME	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_NAME = clk_25_125_25_12_100$/;"	m
CLK0_OPTIONS	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_OPTIONS = \\$/;"	m
CLK0_OPTIONS	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^CLK0_OPTIONS = \\$/;"	m
CONSTRAINTS	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/..\/constraints\/FFM-LFE5U-V0r0_mit_FFC-CA7-V2r0.lpf$/;"	m
CONSTRAINTS	memtest_mister/proj/ulx3s_memtest/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/..\/constraints\/ulx3s_v20.lpf$/;"	m
CONSTRAINTS	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^CONSTRAINTS = ..\/..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^CONSTRAINTS = ..\/..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^CONSTRAINTS = ..\/..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_mistery/proj/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_pnru/proj/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_pnru_68k/proj/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
CONSTRAINTS	sdram_pnru_68k_180deg/proj/Makefile	/^CONSTRAINTS = ..\/..\/..\/..\/constraints\/ulx3s_v20_segpdi.lpf$/;"	m
FLASH_CHIP	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^FLASH_CHIP = is25lp128f$/;"	m
FLASH_SPI	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^FLASH_SPI = 4$/;"	m
FPGA_PACKAGE	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^FPGA_PACKAGE = CABGA554$/;"	m
FPGA_PACKAGE	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^FPGA_PACKAGE = 6bg381c$/;"	m
FPGA_SIZE	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^FPGA_SIZE = 85$/;"	m
FPGA_SIZE	memtest_mister/proj/ulx3s_memtest/Makefile	/^FPGA_SIZE = 12$/;"	m
FPGA_SIZE	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^FPGA_SIZE = 45$/;"	m
FPGA_SIZE	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^FPGA_SIZE = 12$/;"	m
FPGA_SIZE	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^FPGA_SIZE = 12$/;"	m
FPGA_SIZE	sdram_mistery/proj/Makefile	/^FPGA_SIZE = 12$/;"	m
FPGA_SIZE	sdram_pnru/proj/Makefile	/^FPGA_SIZE = 85$/;"	m
FPGA_SIZE	sdram_pnru_68k/proj/Makefile	/^FPGA_SIZE = 85$/;"	m
FPGA_SIZE	sdram_pnru_68k_180deg/proj/Makefile	/^FPGA_SIZE = 12$/;"	m
NEXTPNR_OPTIONS	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^NEXTPNR_OPTIONS = --timing-allow-fail$/;"	m
NEXTPNR_OPTIONS	memtest_mister/proj/ulx3s_memtest/Makefile	/^NEXTPNR_OPTIONS = --router router2 --timing-allow-fail --ignore-loops$/;"	m
NEXTPNR_OPTIONS	sdram_mistery/proj/Makefile	/^NEXTPNR_OPTIONS = --router router2 --timing-allow-fail$/;"	m
NEXTPNR_OPTIONS	sdram_pnru/proj/Makefile	/^NEXTPNR_OPTIONS = --router router2 --timing-allow-fail$/;"	m
NEXTPNR_OPTIONS	sdram_pnru_68k/proj/Makefile	/^NEXTPNR_OPTIONS = --router router2 --timing-allow-fail$/;"	m
NEXTPNR_OPTIONS	sdram_pnru_68k_180deg/proj/Makefile	/^NEXTPNR_OPTIONS = --router router2 --timing-allow-fail$/;"	m
OPENFPGALOADER_OPTIONS	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^OPENFPGALOADER_OPTIONS=--cable ft4232$/;"	m
OPENOCD	memtest_mister/proj/ulx3s_memtest/Makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_mistery/proj/Makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_pnru/proj/Makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_pnru_68k/proj/Makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD	sdram_pnru_68k_180deg/proj/Makefile	/^OPENOCD=openocd_ft232r$/;"	m
OPENOCD_INTERFACE	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft4232.ocd$/;"	m
OPENOCD_INTERFACE	memtest_mister/proj/ulx3s_memtest/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_mistery/proj/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_pnru/proj/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_pnru_68k/proj/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
OPENOCD_INTERFACE	sdram_pnru_68k_180deg/proj/Makefile	/^OPENOCD_INTERFACE=$(SCRIPTS)\/ft231x.ocd$/;"	m
PROJECT	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^PROJECT = memtest_32MB_$(FREQ)MHz_$(PHASE)deg$/;"	m
PROJECT	memtest_mister/proj/ulx3s_memtest/Makefile	/^PROJECT = memtest$/;"	m
PROJECT	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^PROJECT = init$/;"	m
PROJECT	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^PROJECT = init$/;"	m
PROJECT	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^PROJECT = sdram_fpga$/;"	m
PROJECT	sdram_mistery/proj/Makefile	/^PROJECT = oled_spirw_sdram_hex$/;"	m
PROJECT	sdram_pnru/proj/Makefile	/^PROJECT = oled_spirw_sdram_hex$/;"	m
PROJECT	sdram_pnru_68k/proj/Makefile	/^PROJECT = oled_spirw_sdram_hex$/;"	m
PROJECT	sdram_pnru_68k_180deg/proj/Makefile	/^PROJECT = oled_spirw_sdram_hex$/;"	m
SCRIPTS	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^SCRIPTS = ..\/..\/..\/..\/..\/scripts$/;"	m
SCRIPTS	memtest_mister/proj/ulx3s_memtest/Makefile	/^SCRIPTS = ..\/..\/..\/..\/..\/scripts$/;"	m
SCRIPTS	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^SCRIPTS = ..\/..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^SCRIPTS = ..\/..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^SCRIPTS = ..\/..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_mistery/proj/Makefile	/^SCRIPTS = ..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_pnru/proj/Makefile	/^SCRIPTS = ..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_pnru_68k/proj/Makefile	/^SCRIPTS = ..\/..\/..\/..\/scripts\/$/;"	m
SCRIPTS	sdram_pnru_68k_180deg/proj/Makefile	/^SCRIPTS = ..\/..\/..\/..\/scripts\/$/;"	m
TOP_MODULE	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^TOP_MODULE = top_ffm_memtest$/;"	m
TOP_MODULE	memtest_mister/proj/ulx3s_memtest/Makefile	/^TOP_MODULE = top_memtest$/;"	m
TOP_MODULE	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE = sdram_hex_oled$/;"	m
TOP_MODULE	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE = sdram_hex_oled$/;"	m
TOP_MODULE	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE = sdram_fpga_hex_oled$/;"	m
TOP_MODULE	sdram_mistery/proj/Makefile	/^TOP_MODULE = top_spirw_sdram_hex$/;"	m
TOP_MODULE	sdram_pnru/proj/Makefile	/^TOP_MODULE = top_spirw_sdram_hex$/;"	m
TOP_MODULE	sdram_pnru_68k/proj/Makefile	/^TOP_MODULE = top_spirw_sdram_hex$/;"	m
TOP_MODULE	sdram_pnru_68k_180deg/proj/Makefile	/^TOP_MODULE = top_spirw_sdram_hex$/;"	m
TOP_MODULE_FILE	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^TOP_MODULE_FILE = ..\/..\/hdl\/top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	memtest_mister/proj/ulx3s_memtest/Makefile	/^TOP_MODULE_FILE = ..\/..\/hdl\/top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE_FILE = ..\/..\/..\/sdram_16bit\/hdl\/top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE_FILE = ..\/..\/..\/sdram_ctrl\/hdl\/top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^TOP_MODULE_FILE = ..\/..\/..\/sdram_fpga\/hdl\/top\/$(TOP_MODULE).vhd$/;"	m
TOP_MODULE_FILE	sdram_mistery/proj/Makefile	/^TOP_MODULE_FILE = top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_pnru/proj/Makefile	/^TOP_MODULE_FILE = top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_pnru_68k/proj/Makefile	/^TOP_MODULE_FILE = top\/$(TOP_MODULE).v$/;"	m
TOP_MODULE_FILE	sdram_pnru_68k_180deg/proj/Makefile	/^TOP_MODULE_FILE = top\/$(TOP_MODULE).v$/;"	m
VERILOG_FILES	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	memtest_mister/proj/ulx3s_memtest/Makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_mistery/proj/Makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_pnru/proj/Makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_pnru_68k/proj/Makefile	/^VERILOG_FILES = \\$/;"	m
VERILOG_FILES	sdram_pnru_68k_180deg/proj/Makefile	/^VERILOG_FILES = \\$/;"	m
VHDL_FILES	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^VHDL_FILES = \\$/;"	m
VHDL_FILES	memtest_mister/proj/ulx3s_memtest/Makefile	/^VHDL_FILES = \\$/;"	m
VHDL_FILES	sdram_16bit/proj/ulx3s_sdram_hex_v/makefile	/^VHDL_FILES = $/;"	m
VHDL_FILES	sdram_ctrl/proj/ulx3s_sdram_hex_v/makefile	/^VHDL_FILES = $/;"	m
VHDL_FILES	sdram_fpga/proj/ulx3s_sdram_hex_v/makefile	/^VHDL_FILES = \\$/;"	m
VHDL_FILES	sdram_mistery/proj/Makefile	/^VHDL_FILES = $/;"	m
VHDL_FILES	sdram_pnru/proj/Makefile	/^VHDL_FILES = $/;"	m
VHDL_FILES	sdram_pnru_68k/proj/Makefile	/^VHDL_FILES = $/;"	m
VHDL_FILES	sdram_pnru_68k_180deg/proj/Makefile	/^VHDL_FILES = $/;"	m
YOSYS_OPTIONS	memtest_mister/proj/ffmlfe5_memtest/Makefile	/^YOSYS_OPTIONS = -abc9$/;"	m
YOSYS_OPTIONS	memtest_mister/proj/ulx3s_memtest/Makefile	/^YOSYS_OPTIONS = -abc9$/;"	m
YOSYS_OPTIONS	sdram_mistery/proj/Makefile	/^YOSYS_OPTIONS = -abc9$/;"	m
YOSYS_OPTIONS	sdram_pnru/proj/Makefile	/^YOSYS_OPTIONS = -abc9$/;"	m
