{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1459992691193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992691196 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:31:31 2016 " "Processing started: Wed Apr 06 21:31:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992691196 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992691196 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma " "Command: quartus_map --read_settings_files=on --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992691196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1459992691583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enigma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enigma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enigma-arch " "Found design unit 1: enigma-arch" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705918 ""} { "Info" "ISGN_ENTITY_NAME" "1 enigma " "Found entity 1: enigma" {  } { { "enigma.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_bit_comparator-behaviour " "Found design unit 1: g14_5_bit_comparator-behaviour" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705919 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_bit_comparator " "Found entity 1: g14_5_bit_comparator" {  } { { "g14_5_bit_comparator.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_bit_comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_reflector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_reflector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_reflector-behaviour " "Found design unit 1: g14_reflector-behaviour" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705921 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_reflector " "Found entity 1: g14_reflector" {  } { { "g14_reflector.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_reflector.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor-arch " "Found design unit 1: g14_rotor-arch" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705923 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor " "Found entity 1: g14_rotor" {  } { { "g14_rotor.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_rotor_stepper_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_rotor_stepper_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_rotor_stepper_fsm-rotor_step " "Found design unit 1: g14_rotor_stepper_fsm-rotor_step" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705924 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_rotor_stepper_fsm " "Found entity 1: g14_rotor_stepper_fsm" {  } { { "g14_rotor_stepper_fsm.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor_stepper_fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_stecker.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_stecker.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_stecker-behaviour " "Found design unit 1: g14_stecker-behaviour" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705925 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_stecker " "Found entity 1: g14_stecker" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_permutation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_permutation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_permutation-permuter " "Found design unit 1: g14_permutation-permuter" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705927 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_permutation " "Found entity 1: g14_permutation" {  } { { "g14_permutation.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_permutation.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_5_26_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_5_26_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_5_26_decoder-decoder " "Found design unit 1: g14_5_26_decoder-decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705928 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_5_26_decoder " "Found entity 1: g14_5_26_decoder" {  } { { "g14_5_26_decoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_5_26_decoder.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_26_5_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_26_5_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_26_5_encoder-encoder " "Found design unit 1: g14_26_5_encoder-encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705930 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_26_5_encoder " "Found entity 1: g14_26_5_encoder" {  } { { "g14_26_5_encoder.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_26_5_encoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_barrel_shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_barrel_shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_barrel_shifter-shifter " "Found design unit 1: g14_barrel_shifter-shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705931 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_barrel_shifter " "Found entity 1: g14_barrel_shifter" {  } { { "g14_barrel_shifter.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_barrel_shifter.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g14_counter_with_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g14_counter_with_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g14_counter_with_load-counter " "Found design unit 1: g14_counter_with_load-counter" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705933 ""} { "Info" "ISGN_ENTITY_NAME" "1 g14_counter_with_load " "Found entity 1: g14_counter_with_load" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1459992705933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992705933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enigma " "Elaborating entity \"enigma\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1459992705972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor_stepper_fsm g14_rotor_stepper_fsm:rotor_stepper " "Elaborating entity \"g14_rotor_stepper_fsm\" for hierarchy \"g14_rotor_stepper_fsm:rotor_stepper\"" {  } { { "enigma.vhd" "rotor_stepper" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_bit_comparator g14_5_bit_comparator:knock_r_comparator " "Elaborating entity \"g14_5_bit_comparator\" for hierarchy \"g14_5_bit_comparator:knock_r_comparator\"" {  } { { "enigma.vhd" "knock_r_comparator" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_stecker g14_stecker:forward_stecker " "Elaborating entity \"g14_stecker\" for hierarchy \"g14_stecker:forward_stecker\"" {  } { { "enigma.vhd" "forward_stecker" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706007 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D g14_stecker.vhd(48) " "VHDL Process Statement warning at g14_stecker.vhd(48): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "T g14_stecker.vhd(49) " "VHDL Process Statement warning at g14_stecker.vhd(49): signal \"T\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "F g14_stecker.vhd(50) " "VHDL Process Statement warning at g14_stecker.vhd(50): signal \"F\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "A g14_stecker.vhd(51) " "VHDL Process Statement warning at g14_stecker.vhd(51): signal \"A\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C g14_stecker.vhd(52) " "VHDL Process Statement warning at g14_stecker.vhd(52): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "I g14_stecker.vhd(53) " "VHDL Process Statement warning at g14_stecker.vhd(53): signal \"I\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706008 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "G g14_stecker.vhd(54) " "VHDL Process Statement warning at g14_stecker.vhd(54): signal \"G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "L g14_stecker.vhd(55) " "VHDL Process Statement warning at g14_stecker.vhd(55): signal \"L\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "E g14_stecker.vhd(56) " "VHDL Process Statement warning at g14_stecker.vhd(56): signal \"E\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R g14_stecker.vhd(57) " "VHDL Process Statement warning at g14_stecker.vhd(57): signal \"R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z g14_stecker.vhd(58) " "VHDL Process Statement warning at g14_stecker.vhd(58): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "J g14_stecker.vhd(59) " "VHDL Process Statement warning at g14_stecker.vhd(59): signal \"J\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "K g14_stecker.vhd(60) " "VHDL Process Statement warning at g14_stecker.vhd(60): signal \"K\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P g14_stecker.vhd(61) " "VHDL Process Statement warning at g14_stecker.vhd(61): signal \"P\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "N g14_stecker.vhd(62) " "VHDL Process Statement warning at g14_stecker.vhd(62): signal \"N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B g14_stecker.vhd(63) " "VHDL Process Statement warning at g14_stecker.vhd(63): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "X g14_stecker.vhd(64) " "VHDL Process Statement warning at g14_stecker.vhd(64): signal \"X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "O g14_stecker.vhd(65) " "VHDL Process Statement warning at g14_stecker.vhd(65): signal \"O\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "U g14_stecker.vhd(66) " "VHDL Process Statement warning at g14_stecker.vhd(66): signal \"U\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "S g14_stecker.vhd(67) " "VHDL Process Statement warning at g14_stecker.vhd(67): signal \"S\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Q g14_stecker.vhd(68) " "VHDL Process Statement warning at g14_stecker.vhd(68): signal \"Q\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "V g14_stecker.vhd(69) " "VHDL Process Statement warning at g14_stecker.vhd(69): signal \"V\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Y g14_stecker.vhd(70) " "VHDL Process Statement warning at g14_stecker.vhd(70): signal \"Y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "H g14_stecker.vhd(71) " "VHDL Process Statement warning at g14_stecker.vhd(71): signal \"H\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "W g14_stecker.vhd(72) " "VHDL Process Statement warning at g14_stecker.vhd(72): signal \"W\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "M g14_stecker.vhd(73) " "VHDL Process Statement warning at g14_stecker.vhd(73): signal \"M\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_stecker.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_stecker.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706009 "|enigma|g14_stecker:forward_stecker"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_rotor g14_rotor:right_rotor " "Elaborating entity \"g14_rotor\" for hierarchy \"g14_rotor:right_rotor\"" {  } { { "enigma.vhd" "right_rotor" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_counter_with_load g14_rotor:right_rotor\|g14_counter_with_load:counter " "Elaborating entity \"g14_counter_with_load\" for hierarchy \"g14_rotor:right_rotor\|g14_counter_with_load:counter\"" {  } { { "g14_rotor.vhd" "counter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706051 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load_value g14_counter_with_load.vhd(33) " "VHDL Process Statement warning at g14_counter_with_load.vhd(33): signal \"load_value\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1459992706052 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_5_26_decoder g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0 " "Elaborating entity \"g14_5_26_decoder\" for hierarchy \"g14_rotor:right_rotor\|g14_5_26_decoder:forward_decoder_0\"" {  } { { "g14_rotor.vhd" "forward_decoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_barrel_shifter g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0 " "Elaborating entity \"g14_barrel_shifter\" for hierarchy \"g14_rotor:right_rotor\|g14_barrel_shifter:forward_barrel_shifter_0\"" {  } { { "g14_rotor.vhd" "forward_barrel_shifter_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_26_5_encoder g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0 " "Elaborating entity \"g14_26_5_encoder\" for hierarchy \"g14_rotor:right_rotor\|g14_26_5_encoder:forward_encoder_0\"" {  } { { "g14_rotor.vhd" "forward_encoder_0" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_permutation g14_rotor:right_rotor\|g14_permutation:forward_permuter " "Elaborating entity \"g14_permutation\" for hierarchy \"g14_rotor:right_rotor\|g14_permutation:forward_permuter\"" {  } { { "g14_rotor.vhd" "forward_permuter" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_rotor.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g14_reflector g14_reflector:reflector " "Elaborating entity \"g14_reflector\" for hierarchy \"g14_reflector:reflector\"" {  } { { "enigma.vhd" "reflector" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/enigma.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992706087 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:right_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:right_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:middle_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:middle_rotor|g14_counter_with_load:counter|temp_count[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[0\]~1\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[1\]~5\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[2\]~9\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[3\]~13\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\] g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17 " "Register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]\" is converted into an equivalent circuit using register \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~_emulated\" and latch \"g14_rotor:left_rotor\|g14_counter_with_load:counter\|temp_count\[4\]~17\"" {  } { { "g14_counter_with_load.vhd" "" { Text "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/g14_counter_with_load.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1459992717961 "|enigma|g14_rotor:left_rotor|g14_counter_with_load:counter|temp_count[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1459992717961 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1459992729427 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1459992739672 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1459992739672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5256 " "Implemented 5256 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "57 " "Implemented 57 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1459992740083 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1459992740083 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5194 " "Implemented 5194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1459992740083 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1459992740083 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "930 " "Peak virtual memory: 930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:32:20 2016 " "Processing ended: Wed Apr 06 21:32:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992740131 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1459992740131 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1459992745637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992745641 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:32:25 2016 " "Processing started: Wed Apr 06 21:32:25 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992745641 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1459992745641 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off enigma -c enigma " "Command: quartus_fit --read_settings_files=off --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1459992745641 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1459992745739 ""}
{ "Info" "0" "" "Project  = enigma" {  } {  } 0 0 "Project  = enigma" 0 0 "Fitter" 0 0 1459992745740 ""}
{ "Info" "0" "" "Revision = enigma" {  } {  } 0 0 "Revision = enigma" 0 0 "Fitter" 0 0 1459992745740 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1459992746072 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "enigma 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"enigma\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1459992746124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459992746183 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1459992746183 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1459992746673 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1459992746693 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1459992746855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "62 62 " "No exact pin location assignment(s) for 62 pins of 62 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1459992747256 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1459992759681 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clock~inputCLKENA0 23 global CLKCTRL_G11 " "clock~inputCLKENA0 with 23 fanout uses global clock CLKCTRL_G11" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1459992759984 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1459992759984 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992759988 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1459992760015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459992760015 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1459992760017 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1459992760018 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1459992760018 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1459992760019 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1459992760747 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "enigma.sdc " "Synopsys Design Constraints File file not found: 'enigma.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1459992760751 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1459992760751 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1459992760811 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1459992760811 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1459992760812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1459992760869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1459992760871 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1459992760871 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992760963 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1459992769119 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1459992769572 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992791655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1459992809096 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1459992815332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992815332 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1459992816965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1459992827986 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1459992827986 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1459992885923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1459992885923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:02 " "Fitter routing operations ending: elapsed time is 00:01:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992885927 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.65 " "Total time spent on timing analysis during the Fitter is 1.65 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1459992898937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459992899167 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459992906212 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1459992906372 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1459992912390 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:26 " "Fitter post-fit operations ending: elapsed time is 00:00:26" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1459992924274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/output_files/enigma.fit.smsg " "Generated suppressed messages file C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/output_files/enigma.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1459992925080 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2262 " "Peak virtual memory: 2262 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992926902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:35:26 2016 " "Processing ended: Wed Apr 06 21:35:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992926902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:01 " "Elapsed time: 00:03:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992926902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:37 " "Total CPU time (on all processors): 00:04:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992926902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1459992926902 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1459992931866 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992931869 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:35:31 2016 " "Processing started: Wed Apr 06 21:35:31 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992931869 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1459992931869 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off enigma -c enigma " "Command: quartus_asm --read_settings_files=off --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1459992931869 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1459992941116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992944238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:35:44 2016 " "Processing ended: Wed Apr 06 21:35:44 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992944238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992944238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992944238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1459992944238 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1459992944975 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1459992949797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992949801 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:35:49 2016 " "Processing started: Wed Apr 06 21:35:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992949801 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992949801 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta enigma -c enigma " "Command: quartus_sta enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992949802 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992949915 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992950880 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992950928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992950928 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951710 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "enigma.sdc " "Synopsys Design Constraints File file not found: 'enigma.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951860 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951860 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1459992951873 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name g14_rotor_stepper_fsm:rotor_stepper\|state.s0 g14_rotor_stepper_fsm:rotor_stepper\|state.s0 " "create_clock -period 1.000 -name g14_rotor_stepper_fsm:rotor_stepper\|state.s0 g14_rotor_stepper_fsm:rotor_stepper\|state.s0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1459992951873 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951873 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951894 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992951895 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992951896 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992951911 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1459992952005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.209 " "Worst-case setup slack is -4.209" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.209             -75.895 clock  " "   -4.209             -75.895 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clock  " "    0.235               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.287 " "Worst-case recovery slack is -2.287" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952052 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.287             -33.909 clock  " "   -2.287             -33.909 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952052 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.156 " "Worst-case removal slack is 1.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.156               0.000 clock  " "    1.156               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -13.190 clock  " "   -0.394             -13.190 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0  " "    0.347               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992952068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952068 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992952106 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992952159 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957445 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957740 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1459992957782 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957782 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.102 " "Worst-case setup slack is -4.102" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.102             -72.932 clock  " "   -4.102             -72.932 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957787 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 clock  " "    0.214               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.953 " "Worst-case recovery slack is -1.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.953             -29.061 clock  " "   -1.953             -29.061 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.842 " "Worst-case removal slack is 0.842" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 clock  " "    0.842               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -14.444 clock  " "   -0.394             -14.444 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0  " "    0.344               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992957934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992957934 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992957970 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992958145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963308 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963609 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1459992963627 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.575 " "Worst-case setup slack is -2.575" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.575             -43.816 clock  " "   -2.575             -43.816 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 clock  " "    0.139               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963686 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.437 " "Worst-case recovery slack is -1.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.437             -21.319 clock  " "   -1.437             -21.319 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.915 " "Worst-case removal slack is 0.915" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 clock  " "    0.915               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.081 " "Worst-case minimum pulse width slack is -0.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.081              -1.375 clock  " "   -0.081              -1.375 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0  " "    0.325               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992963721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992963721 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1459992963754 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964065 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1459992964084 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.285 " "Worst-case setup slack is -2.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.285             -36.020 clock  " "   -2.285             -36.020 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.128 " "Worst-case hold slack is 0.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.128               0.000 clock  " "    0.128               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.885 " "Worst-case recovery slack is -0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964126 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885             -13.155 clock  " "   -0.885             -13.155 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964126 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964126 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.613 " "Worst-case removal slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 clock  " "    0.613               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.080 " "Worst-case minimum pulse width slack is -0.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.080              -1.667 clock  " "   -0.080              -1.667 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0  " "    0.358               0.000 g14_rotor_stepper_fsm:rotor_stepper\|state.s0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1459992964163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992964163 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992965669 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992965885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1242 " "Peak virtual memory: 1242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992966136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:36:06 2016 " "Processing ended: Wed Apr 06 21:36:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992966136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992966136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992966136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992966136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1459992971183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1459992971187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 06 21:36:11 2016 " "Processing started: Wed Apr 06 21:36:11 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1459992971187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1459992971187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off enigma -c enigma " "Command: quartus_eda --read_settings_files=off --write_settings_files=off enigma -c enigma" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1459992971187 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "EDA Netlist Writer" 0 -1 1459992972541 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "enigma.vho C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/simulation/modelsim/ simulation " "Generated file enigma.vho in folder \"C:/Users/user/Documents/GitHub/ecse-323/lab5/g14_enigma_machine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1459992974582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1459992974769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 06 21:36:14 2016 " "Processing ended: Wed Apr 06 21:36:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1459992974769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1459992974769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1459992974769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1459992974769 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 55 s " "Quartus Prime Full Compilation was successful. 0 errors, 55 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1459992975447 ""}
