

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_qYhEFM"
Parsing file _cuobjdump_complete_output_qYhEFM
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ln8tPz"
Running: cat _ptx_ln8tPz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Q2rAZm
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Q2rAZm --output-file  /dev/null 2> _ptx_ln8tPzinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ln8tPz _ptx2_Q2rAZm _ptx_ln8tPzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=92000 (inst/sec) elapsed = 0:0:00:01 / Tue Apr 16 16:56:31 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=119696 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:56:32 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=241680 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=229173 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=229434

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7efd33bbf080 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 229434 (inst/sec)
gpgpu_simulation_rate = 1487 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=213318 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:56:36 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=235541 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7948  inst.: 1835170 (ipc=458.7) sim_rate=229396 (inst/sec) elapsed = 0:0:00:08 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7efd341afc20 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1495 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (359,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (431,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(432,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2216024 (ipc=758.5) sim_rate=221602 (inst/sec) elapsed = 0:0:00:10 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (706,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(707,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (724,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (724,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(725,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(725,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(736,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (744,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(745,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (755,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(756,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (761,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(762,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(767,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (774,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(775,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (780,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (780,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(781,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(782,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (787,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(788,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (791,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(792,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (804,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(805,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(811,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (813,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(814,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (819,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(820,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(822,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (824,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(826,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(827,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (832,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (832,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(833,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (839,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(840,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (841,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(842,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (845,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(847,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (851,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(852,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (865,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(866,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(873,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (874,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(875,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (881,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(882,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (885,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(886,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (887,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(888,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(893,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (909,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(910,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (920,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(921,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (957,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(958,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (959,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(960,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (960,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(961,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (961,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(962,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (978,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(979,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(996,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2563865 (ipc=727.1) sim_rate=233078 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:56:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1020,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1037,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1038,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1038,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1039,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1039,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1040,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1063,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1064,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1070,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1071,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1071,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1072,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1095,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1096,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1113,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1119,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1120,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1128,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1129,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1130,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1130,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1132,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1133,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1162,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1163,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1165,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1197,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(210,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1206,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1209,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1210,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1212,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1214,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1222,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1226,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1242,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1243,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1245,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1251,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1257,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1262,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1277,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1301,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1313,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1337,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1340,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1350,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1390,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1392,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1396,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1402,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1406,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1448,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=229464 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2607,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2781,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2905,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3029,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3070,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3213,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3278,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3292,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3458,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3476,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3647,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3785,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3848,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3948,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4008,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4085,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4213,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4316,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4326,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4419,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4434,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4439,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 16466  inst.: 2761630 (ipc=205.5) sim_rate=212433 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4596,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4795,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4813,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4815,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4859,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4906,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5184,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5234,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5465,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5506,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5687,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5698,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5765,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5934,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6010,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6019,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6084,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6729,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6730
gpu_sim_insn = 926846
gpu_ipc =     137.7186
gpu_tot_sim_cycle = 18696
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.8176
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 527
gpu_total_sim_rate=212584

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 696, Miss = 236, Miss_rate = 0.339, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 236, Miss_rate = 0.341, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[2]: Access = 648, Miss = 205, Miss_rate = 0.316, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[3]: Access = 650, Miss = 204, Miss_rate = 0.314, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 568, Miss = 174, Miss_rate = 0.306, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 193, Miss_rate = 0.312, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[6]: Access = 562, Miss = 161, Miss_rate = 0.286, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 251, Miss_rate = 0.346, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[8]: Access = 608, Miss = 188, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[9]: Access = 564, Miss = 166, Miss_rate = 0.294, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 141, Miss_rate = 0.266, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 157, Miss_rate = 0.286, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 131, Miss_rate = 0.271, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 676, Miss = 226, Miss_rate = 0.334, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 726, Miss = 244, Miss_rate = 0.336, Pending_hits = 241, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2913
	L1D_total_cache_miss_rate = 0.3134
	L1D_total_cache_pending_hits = 3868
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1060
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 346, 120, 120, 120, 120, 120, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1853
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9032	W0_Idle:88104	W0_Scoreboard:135168	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14824 {8:1853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252008 {136:1853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18695 
mrq_lat_table:1190 	52 	104 	128 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3064 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1398 	452 	18 	0 	0 	0 	0 	2 	9 	35 	924 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2107      2857      1547      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2119      2922      1466      3497      4207      3007      2185      2332      1029      3007      1653      2256      1797      1766      2541      3990 
dram[2]:      1004      4903      4026      3113      2423      2645      2549      5229      2413      4325      2646       925      2077      2109      2132      3872 
dram[3]:      2340      3299      2313      5122      2205      4724      2624      3254      4504      4328      2149       938      1800      1893      2382      2494 
dram[4]:      3407      3916      3119      1643       957      5522      2829      1368      4978      2854      1272      4409      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1511      3829      3516      1241       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       147       168       182       124       140       158       184       157       177       434       479       636       631       352       326
dram[1]:        112       124       155       126       158       138       125       192       190       123       441       478       586       576       329       478
dram[2]:        146       154       149       177       176       178       125       173       134       190       450       575       626       592       310       340
dram[3]:        188       143       174       175       185       186       142       191       173       132       474       547       607       518       365       331
dram[4]:        144       191       126       158       155       165       153       137       192       152      2338       437       537       606       433       352
dram[5]:        153       197       168       185       177       142       166       144       134       175       491       548       544       609       417       315
maximum mf latency per bank:
dram[0]:        283       277       278       282       253       273       268       286       268       277       283       287       281       291       270       278
dram[1]:        277       252       268       253       257       251       259       289       285       255       287       292       305       316       270       277
dram[2]:        269       259       280       277       269       277       253       281       257       290       288       279       291       282       268       268
dram[3]:        279       264       281       277       273       277       252       278       286       268       277       301       284       308       268       271
dram[4]:        256       283       257       282       277       277       254       276       277       251       277       286       294       301       279       278
dram[5]:        268       279       278       280       277       268       255       277       255       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24151 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.03728
n_activity=3797 dram_eff=0.2423
bk0: 18a 24487i bk1: 14a 24531i bk2: 16a 24474i bk3: 10a 24535i bk4: 12a 24564i bk5: 10a 24567i bk6: 10a 24563i bk7: 10a 24564i bk8: 14a 24553i bk9: 12a 24546i bk10: 46a 24495i bk11: 56a 24317i bk12: 54a 24536i bk13: 48a 24472i bk14: 34a 24593i bk15: 40a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24153 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03712
n_activity=3493 dram_eff=0.2622
bk0: 10a 24573i bk1: 6a 24616i bk2: 10a 24544i bk3: 2a 24652i bk4: 14a 24508i bk5: 10a 24595i bk6: 10a 24566i bk7: 32a 24245i bk8: 20a 24491i bk9: 14a 24529i bk10: 50a 24402i bk11: 50a 24378i bk12: 64a 24419i bk13: 56a 24382i bk14: 26a 24567i bk15: 28a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7efd34411f00 :  mf: uid= 95154, sid05:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18693), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24169 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03566
n_activity=3622 dram_eff=0.243
bk0: 8a 24580i bk1: 8a 24602i bk2: 14a 24500i bk3: 16a 24484i bk4: 4a 24620i bk5: 14a 24531i bk6: 6a 24616i bk7: 16a 24461i bk8: 12a 24538i bk9: 32a 24324i bk10: 44a 24503i bk11: 46a 24496i bk12: 56a 24449i bk13: 50a 24462i bk14: 28a 24605i bk15: 32a 24598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24172 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03477
n_activity=3641 dram_eff=0.2356
bk0: 16a 24471i bk1: 8a 24596i bk2: 10a 24560i bk3: 10a 24543i bk4: 6a 24598i bk5: 6a 24589i bk6: 8a 24612i bk7: 12a 24552i bk8: 20a 24456i bk9: 20a 24483i bk10: 50a 24449i bk11: 50a 24357i bk12: 54a 24521i bk13: 60a 24332i bk14: 30a 24597i bk15: 24a 24595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24113 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0389
n_activity=3906 dram_eff=0.2458
bk0: 14a 24542i bk1: 12a 24473i bk2: 4a 24631i bk3: 16a 24484i bk4: 18a 24478i bk5: 20a 24471i bk6: 10a 24585i bk7: 14a 24510i bk8: 12a 24542i bk9: 10a 24596i bk10: 52a 24435i bk11: 52a 24382i bk12: 58a 24387i bk13: 54a 24376i bk14: 40a 24519i bk15: 38a 24503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24137 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03809
n_activity=3819 dram_eff=0.2461
bk0: 12a 24568i bk1: 20a 24466i bk2: 20a 24466i bk3: 14a 24527i bk4: 16a 24493i bk5: 10a 24556i bk6: 10a 24578i bk7: 18a 24482i bk8: 14a 24543i bk9: 10a 24558i bk10: 50a 24436i bk11: 44a 24471i bk12: 52a 24507i bk13: 50a 24458i bk14: 34a 24546i bk15: 38a 24523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 102, Miss_rate = 0.381, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 230, Miss = 100, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[3]: Access = 221, Miss = 99, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 239, Miss = 107, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 95, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 104, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3095
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3897
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10777
icnt_total_pkts_simt_to_mem=4262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74886
	minimum = 6
	maximum = 43
Network latency average = 7.60478
	minimum = 6
	maximum = 33
Slowest packet = 2933
Flit latency average = 6.63914
	minimum = 6
	maximum = 29
Slowest flit = 7996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Accepted packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Injected flit rate average = 0.0417864
	minimum = 0.0105498 (at node 10)
	maximum = 0.104903 (at node 23)
Accepted flit rate average= 0.0417864
	minimum = 0.0231798 (at node 22)
	maximum = 0.114859 (at node 23)
Injected packet length average = 2.16202
Accepted packet length average = 2.16202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91792 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.54546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.40446 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Accepted packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Injected flit rate average = 0.0292877 (3 samples)
	minimum = 0.00713972 (3 samples)
	maximum = 0.0711391 (3 samples)
Accepted flit rate average = 0.0292877 (3 samples)
	minimum = 0.0129052 (3 samples)
	maximum = 0.0675932 (3 samples)
Injected packet size average = 2.44776 (3 samples)
Accepted packet size average = 2.44776 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 212584 (inst/sec)
gpgpu_simulation_rate = 1438 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18696)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(396,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(417,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(425,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (434,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (438,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(439,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(448,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (451,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452,18696)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,18696)
GPGPU-Sim uArch: cycles simulated: 19196  inst.: 3104071 (ipc=680.9) sim_rate=221719 (inst/sec) elapsed = 0:0:00:14 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(508,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(514,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (527,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(528,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (542,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(543,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(546,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(550,18696)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(110,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (696,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(697,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(778,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (787,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (787,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(788,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(788,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(817,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (836,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(837,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(858,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (898,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(899,18696)
GPGPU-Sim uArch: cycles simulated: 19696  inst.: 3237207 (ipc=473.6) sim_rate=215813 (inst/sec) elapsed = 0:0:00:15 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1024,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1025,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1118,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1119,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1125,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1126,18696)
GPGPU-Sim uArch: cycles simulated: 20696  inst.: 3265682 (ipc=251.0) sim_rate=204105 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:56:46 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(70,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2153,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2154,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2442,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2443,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2462,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2463,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2637,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2638,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2682,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2683,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2780,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2781,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2844,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2845,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2903,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(2904,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2906,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2907,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2997,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2998,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3029,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3030,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (3051,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(3052,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3063,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3064,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (3154,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(3155,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3167,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3168,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3325,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3326,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3327,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3328,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3401,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3402,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3417,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3427,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3428,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3443,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3444,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3467,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3468,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3473,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3474,18696)
GPGPU-Sim uArch: cycles simulated: 22196  inst.: 3344894 (ipc=166.1) sim_rate=196758 (inst/sec) elapsed = 0:0:00:17 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3667,18696)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3769,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3770,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3920,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(3921,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3922,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3923,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3925,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3926,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3929,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3930,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3939,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3940,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4035,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4036,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4119,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4120,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4137,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4138,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4181,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4182,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4245,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4246,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4297,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4298,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4315,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4316,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4538,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4539,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4573,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4574,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4590,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4591,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4607,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4608,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4685,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4686,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4728,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4729,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4740,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4741,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4746,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4747,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4756,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4757,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4824,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4825,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4853,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(4854,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4855,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4856,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (4865,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(4866,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4873,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4874,18696)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 23696  inst.: 3460861 (ipc=139.5) sim_rate=192270 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5023,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5024,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5037,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5038,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (5227,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(5228,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5232,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5233,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5273,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5274,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5302,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5303,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5321,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5322,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5411,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5412,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5417,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5418,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5425,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5426,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5452,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5453,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5487,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5488,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5535,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5536,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (5547,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(5548,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5550,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5551,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5602,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5603,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5639,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5640,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5647,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5648,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5714,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5715,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5716,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5717,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5756,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5757,18696)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(158,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5873,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5874,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (5878,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(5879,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5902,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5903,18696)
GPGPU-Sim uArch: cycles simulated: 24696  inst.: 3553764 (ipc=131.7) sim_rate=187040 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6039,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6040,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6065,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6066,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6162,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6163,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6308,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6309,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6310,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6311,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6423,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6424,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6658,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6659,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6739,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6740,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6796,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6797,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6819,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6820,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6840,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(6841,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7014,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7015,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (7032,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(7033,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7093,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7094,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7216,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7217,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7454,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7455,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7477,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7478,18696)
GPGPU-Sim uArch: cycles simulated: 26196  inst.: 3622705 (ipc=114.5) sim_rate=181135 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7731,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7732,18696)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(231,0,0) tid=(67,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (8053,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(8054,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8235,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8236,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8645,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8646,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (8682,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(8683,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8853,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8854,18696)
GPGPU-Sim uArch: cycles simulated: 27696  inst.: 3664268 (ipc=100.1) sim_rate=174488 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:56:51 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (9047,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(9048,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9155,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9156,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (9209,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(9210,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9366,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9367,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (9424,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(9425,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9507,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(9508,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9616,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9617,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9901,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9902,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (9979,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(9980,18696)
GPGPU-Sim uArch: cycles simulated: 28696  inst.: 3695334 (ipc=93.2) sim_rate=167969 (inst/sec) elapsed = 0:0:00:22 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (11075,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(11076,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11100,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11101,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (11150,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(11151,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11184,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(11185,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (11307,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(11308,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11483,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11484,18696)
GPGPU-Sim uArch: cycles simulated: 30196  inst.: 3724279 (ipc=83.5) sim_rate=161925 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:56:53 2019
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(246,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11827,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11828,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (11933,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(11934,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (11972,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(11973,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11998,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(11999,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (12479,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12717,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (12796,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12812,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12959,18696), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31696  inst.: 3764348 (ipc=77.0) sim_rate=156847 (inst/sec) elapsed = 0:0:00:24 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (13186,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13720,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13739,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13858,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14002,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (14045,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (14069,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14073,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (14093,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14119,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (14232,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (14390,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (14439,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (14453,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33196  inst.: 3782020 (ipc=70.2) sim_rate=151280 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14585,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (14667,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14757,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (14913,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (14917,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14937,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (15002,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (15098,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15246,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (15251,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15431,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15484,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (15670,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (15880,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (15920,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 34696  inst.: 3797383 (ipc=64.6) sim_rate=146053 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:56:56 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (16051,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16061,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16073,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (16289,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (16308,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16542,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16625,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (16661,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16694,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (16719,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16772,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16816,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (16941,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (16943,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16989,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (17023,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17072,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17074,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17283,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17511,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (17728,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (17811,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17960,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 36696  inst.: 3816450 (ipc=58.5) sim_rate=141350 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18014,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (18045,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18350,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18574,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18575,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18615,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18622,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (18806,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18873,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18879,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19009,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (19120,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (19180,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (19330,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19442,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (19606,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(246,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (19680,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19726,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (19837,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19976,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20059,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20153,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (20646,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (20761,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20806,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 39696  inst.: 3836609 (ipc=51.1) sim_rate=137021 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21050,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21061,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (21073,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (21198,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21430,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22348,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23223,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (23461,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 23462
gpu_sim_insn = 1074361
gpu_ipc =      45.7915
gpu_tot_sim_cycle = 42158
gpu_tot_sim_insn = 3837959
gpu_tot_ipc =      91.0375
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3832
gpu_stall_icnt2sh    = 12078
gpu_total_sim_rate=137069

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148709
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3971, Miss = 1929, Miss_rate = 0.486, Pending_hits = 370, Reservation_fails = 9677
	L1D_cache_core[1]: Access = 3039, Miss = 1452, Miss_rate = 0.478, Pending_hits = 342, Reservation_fails = 7699
	L1D_cache_core[2]: Access = 3166, Miss = 1495, Miss_rate = 0.472, Pending_hits = 344, Reservation_fails = 6333
	L1D_cache_core[3]: Access = 2756, Miss = 1279, Miss_rate = 0.464, Pending_hits = 351, Reservation_fails = 5663
	L1D_cache_core[4]: Access = 3880, Miss = 1871, Miss_rate = 0.482, Pending_hits = 413, Reservation_fails = 9243
	L1D_cache_core[5]: Access = 3188, Miss = 1490, Miss_rate = 0.467, Pending_hits = 383, Reservation_fails = 7375
	L1D_cache_core[6]: Access = 2984, Miss = 1376, Miss_rate = 0.461, Pending_hits = 370, Reservation_fails = 7431
	L1D_cache_core[7]: Access = 3188, Miss = 1485, Miss_rate = 0.466, Pending_hits = 348, Reservation_fails = 7463
	L1D_cache_core[8]: Access = 3627, Miss = 1743, Miss_rate = 0.481, Pending_hits = 397, Reservation_fails = 5981
	L1D_cache_core[9]: Access = 3337, Miss = 1565, Miss_rate = 0.469, Pending_hits = 379, Reservation_fails = 7365
	L1D_cache_core[10]: Access = 3634, Miss = 1746, Miss_rate = 0.480, Pending_hits = 360, Reservation_fails = 9368
	L1D_cache_core[11]: Access = 3818, Miss = 1799, Miss_rate = 0.471, Pending_hits = 378, Reservation_fails = 8416
	L1D_cache_core[12]: Access = 3509, Miss = 1735, Miss_rate = 0.494, Pending_hits = 377, Reservation_fails = 7886
	L1D_cache_core[13]: Access = 3496, Miss = 1656, Miss_rate = 0.474, Pending_hits = 326, Reservation_fails = 6025
	L1D_cache_core[14]: Access = 4723, Miss = 2306, Miss_rate = 0.488, Pending_hits = 355, Reservation_fails = 8247
	L1D_total_cache_accesses = 52316
	L1D_total_cache_misses = 24927
	L1D_total_cache_miss_rate = 0.4765
	L1D_total_cache_pending_hits = 5493
	L1D_total_cache_reservation_fails = 114172
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 27050
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60929
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26570
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 53243
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147717
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
335, 770, 533, 634, 464, 492, 533, 634, 337, 477, 505, 421, 421, 591, 647, 195, 195, 731, 524, 494, 337, 382, 449, 348, 165, 165, 391, 447, 363, 165, 165, 165, 135, 135, 783, 305, 559, 333, 249, 135, 432, 150, 546, 404, 376, 348, 150, 404, 
gpgpu_n_tot_thrd_icount = 8431424
gpgpu_n_tot_w_icount = 263482
gpgpu_n_stall_shd_mem = 123103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9323
gpgpu_n_mem_write_global = 16305
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292365
gpgpu_n_store_insn = 17731
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537572
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 119692
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:197025	W0_Idle:113251	W0_Scoreboard:357466	W1:112265	W2:22536	W3:4639	W4:1162	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 74584 {8:9323,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 652296 {40:16304,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1267928 {136:9323,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 130440 {8:16305,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 68 
maxdqlatency = 0 
maxmflatency = 788 
averagemflatency = 303 
max_icnt2mem_latency = 494 
max_icnt2sh_latency = 42157 
mrq_lat_table:4966 	143 	253 	634 	465 	89 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8894 	15336 	1413 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6920 	1117 	1234 	3727 	8582 	4123 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4822 	3559 	925 	32 	0 	0 	0 	2 	9 	35 	924 	10049 	5286 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        12        10        16        26        18        21        26        30        31        20        22        27        24        17        17 
dram[1]:        18        12        21        12        22        14        22        16        18        20        20        22        25        23        17        11 
dram[2]:        14        23        24        16        21        16        22        16        24        22        20        22        22        22        14        16 
dram[3]:        20        14        16        18        16        18        25        19        26        18        20        22        27        20        15        12 
dram[4]:        25        12        14        18        18        16        12        19        24        24        22        22        22        23        12        15 
dram[5]:         8        10        12        20        20        22        21        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      1584      3651      5929      4460      3337      3578      3259      4832      6016      3934      4125      6089      4812      4353      2981      5616 
dram[1]:      3438      2922      3709      3497      4207      3167      3651      4538      5060      5117      6297      4161      2619      5094      6269      3990 
dram[2]:      2122      5525      4026      3837      3313      3459      4089      5229      4048      5325      6672      4929      5842      3672      2730      5514 
dram[3]:      2340      3715      4079      5122      3090      4724      3905      4562      4504      4328      4308      6390      2941      1893      2530      2494 
dram[4]:      3407      3916      3193      8298      3834      5522      3464      4241      4978      3707      3869      4656      2496      2472      3182      2937 
dram[5]:      1856      2434      3068      3044      5971      3091      3854      3890      4208      3516      3885      5667      2860      1903      5605      2950 
average row accesses per activate:
dram[0]:  7.333333  4.428571  3.571429  3.458333  4.647059  4.882353  3.826087  3.269231  4.333333  3.458333  5.222222  3.687500  6.285714  4.888889  4.222222  5.111111 
dram[1]:  5.142857  4.785714  5.214286  3.571429  5.058824  5.928571  3.478261  2.843750  3.461539  3.904762  3.750000  3.222222  5.428571  5.285714  4.666667  3.833333 
dram[2]:  3.454545  6.090909  4.052631  3.761905  3.800000  3.727273  4.100000  3.360000  3.034483  3.913043  7.125000  4.333333  3.461539  4.800000  5.375000  6.000000 
dram[3]:  3.636364  4.466667  3.954545  4.250000  6.600000  3.583333  5.714286  3.695652  3.285714  2.414634  4.285714  4.071429  5.285714  3.142857  4.090909  4.555555 
dram[4]:  5.066667  3.000000  4.733333  3.904762  3.818182  5.066667  3.178571  5.642857  2.909091  3.360000  3.666667  4.818182  3.214286  3.142857  4.555555  4.500000 
dram[5]:  4.687500  3.619048  3.480000  4.529412  3.619048  5.000000  4.523809  3.480000  3.869565  2.741935  5.333333  4.545455  4.333333  4.200000  5.375000  3.214286 
average row locality = 6552/1644 = 3.985401
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        38        36        46        54        50        53        56        56        51        52        38        51        44        44        38        46 
dram[1]:        42        39        42        45        54        53        51        61        59        55        48        48        38        37        42        46 
dram[2]:        44        36        48        50        46        53        50        55        55        59        45        46        45        47        43        42 
dram[3]:        47        38        54        53        37        54        50        54        62        67        49        47        37        44        45        41 
dram[4]:        43        51        41        52        55        46        60        47        64        55        55        43        45        44        41        36 
dram[5]:        46        49        53        48        47        49        64        55        59        57        53        42        39        42        43        45 
total reads: 4625
bank skew: 67/36 = 1.86
chip skew: 791/753 = 1.05
number of total write accesses:
dram[0]:        28        26        29        29        29        30        32        29        27        31         9         8         0         0         0         0 
dram[1]:        30        28        31        30        32        30        29        30        31        27        12        10         0         0         0         0 
dram[2]:        32        31        29        29        30        29        32        29        33        31        12         6         0         1         0         0 
dram[3]:        33        29        33        32        29        32        30        31        30        32        11        10         0         0         0         0 
dram[4]:        33        30        30        30        29        30        29        32        32        29        11        10         0         0         0         0 
dram[5]:        29        27        34        29        29        31        31        32        30        28        11         8         0         0         0         0 
total reads: 1927
min_bank_accesses = 0!
chip skew: 332/307 = 1.08
average mf latency per bank:
dram[0]:        441       456       455       436       503       477       419       483       572       589      1691      1727      2730      2839      2930      2366
dram[1]:        412       393       417       418       467       436       492       407       488       561      1467      1641      3555      3295      2279      2349
dram[2]:        469       474       469       450       406       421       542       479       579       522      1721      1695      2820      2993      2167      2673
dram[3]:        433       418       465       442       414       421       493       495       551       501      1408      1643      3305      2580      2354      2368
dram[4]:        546       427       544       493       532       424       577       478       709       516     24631      1608      3436      2655      3378      2810
dram[5]:        420       436       428       423       403       428       590       465       612       526      1469      1779      3040      2974      2607      2319
maximum mf latency per bank:
dram[0]:        661       566       656       661       668       604       682       770       678       628       554       608       644       647       622       627
dram[1]:        659       695       617       709       655       652       710       588       658       705       602       668       550       562       620       645
dram[2]:        663       665       695       668       678       682       620       727       653       651       613       705       640       622       590       660
dram[3]:        676       732       708       644       667       613       722       696       675       686       589       605       564       569       582       667
dram[4]:        743       655       788       617       685       621       707       675       721       631       767       565       722       549       712       602
dram[5]:        593       610       676       651       640       544       685       640       736       679       624       563       612       590       656       586

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53345 n_act=252 n_pre=236 n_req=1060 n_rd=1506 n_write=307 bw_util=0.06516
n_activity=15505 dram_eff=0.2339
bk0: 76a 54876i bk1: 72a 54856i bk2: 92a 54494i bk3: 108a 54344i bk4: 100a 54513i bk5: 106a 54529i bk6: 112a 54276i bk7: 112a 54207i bk8: 102a 54444i bk9: 104a 54346i bk10: 76a 55059i bk11: 102a 54837i bk12: 88a 55193i bk13: 88a 55093i bk14: 76a 55229i bk15: 92a 55160i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.095838
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53292 n_act=265 n_pre=249 n_req=1080 n_rd=1520 n_write=320 bw_util=0.06613
n_activity=15797 dram_eff=0.233
bk0: 84a 54693i bk1: 78a 54770i bk2: 84a 54597i bk3: 90a 54478i bk4: 108a 54420i bk5: 106a 54669i bk6: 102a 54344i bk7: 122a 54041i bk8: 118a 54237i bk9: 110a 54498i bk10: 96a 54786i bk11: 96a 54657i bk12: 76a 55218i bk13: 74a 55189i bk14: 84a 55171i bk15: 92a 55079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.080437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53270 n_act=270 n_pre=254 n_req=1088 n_rd=1528 n_write=324 bw_util=0.06656
n_activity=15682 dram_eff=0.2362
bk0: 88a 54412i bk1: 72a 54731i bk2: 96a 54364i bk3: 100a 54335i bk4: 92a 54475i bk5: 106a 54357i bk6: 100a 54300i bk7: 110a 54235i bk8: 110a 54153i bk9: 118a 54368i bk10: 90a 54998i bk11: 92a 54965i bk12: 90a 55085i bk13: 94a 55084i bk14: 86a 55229i bk15: 84a 55320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0817849
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53196 n_act=288 n_pre=272 n_req=1111 n_rd=1558 n_write=332 bw_util=0.06793
n_activity=16450 dram_eff=0.2298
bk0: 94a 54454i bk1: 76a 54643i bk2: 108a 54417i bk3: 106a 54391i bk4: 74a 54693i bk5: 108a 54230i bk6: 100a 54619i bk7: 108a 54230i bk8: 124a 54170i bk9: 134a 53727i bk10: 98a 54831i bk11: 94a 54804i bk12: 74a 55255i bk13: 88a 55021i bk14: 90a 55164i bk15: 82a 55209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.101373
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53203 n_act=289 n_pre=273 n_req=1103 n_rd=1556 n_write=325 bw_util=0.06761
n_activity=16680 dram_eff=0.2255
bk0: 86a 54686i bk1: 102a 54316i bk2: 82a 54616i bk3: 104a 54454i bk4: 110a 54345i bk5: 92a 54559i bk6: 120a 54294i bk7: 94a 54610i bk8: 128a 54082i bk9: 110a 54344i bk10: 110a 54752i bk11: 86a 54863i bk12: 90a 55071i bk13: 88a 54981i bk14: 82a 55226i bk15: 72a 55256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0767171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55646 n_nop=53201 n_act=280 n_pre=264 n_req=1110 n_rd=1582 n_write=319 bw_util=0.06832
n_activity=16166 dram_eff=0.2352
bk0: 92a 54593i bk1: 98a 54545i bk2: 106a 54397i bk3: 96a 54499i bk4: 94a 54411i bk5: 98a 54431i bk6: 128a 54280i bk7: 110a 54199i bk8: 118a 54293i bk9: 114a 54220i bk10: 106a 54812i bk11: 84a 54935i bk12: 78a 55198i bk13: 84a 55149i bk14: 86a 55211i bk15: 90a 55076i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0975991

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1763, Miss = 361, Miss_rate = 0.205, Pending_hits = 8, Reservation_fails = 227
L2_cache_bank[1]: Access = 1824, Miss = 392, Miss_rate = 0.215, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 1796, Miss = 376, Miss_rate = 0.209, Pending_hits = 9, Reservation_fails = 115
L2_cache_bank[3]: Access = 1718, Miss = 384, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1782, Miss = 376, Miss_rate = 0.211, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1813, Miss = 388, Miss_rate = 0.214, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[6]: Access = 1738, Miss = 381, Miss_rate = 0.219, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1721, Miss = 398, Miss_rate = 0.231, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 6225, Miss = 404, Miss_rate = 0.065, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[9]: Access = 1751, Miss = 374, Miss_rate = 0.214, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 1839, Miss = 404, Miss_rate = 0.220, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1733, Miss = 387, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 25703
L2_total_cache_misses = 4625
L2_total_cache_miss_rate = 0.1799
L2_total_cache_pending_hits = 62
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2729
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14378
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 36
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1891
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=63265
icnt_total_pkts_simt_to_mem=42011
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.6158
	minimum = 6
	maximum = 414
Network latency average = 32.4016
	minimum = 6
	maximum = 379
Slowest packet = 8490
Flit latency average = 27.3114
	minimum = 6
	maximum = 379
Slowest flit = 44980
Fragmentation average = 0.0254335
	minimum = 0
	maximum = 182
Injected packet rate average = 0.0713778
	minimum = 0.0470122 (at node 3)
	maximum = 0.240431 (at node 23)
Accepted packet rate average = 0.0713778
	minimum = 0.0470122 (at node 3)
	maximum = 0.240431 (at node 23)
Injected flit rate average = 0.142448
	minimum = 0.0783821 (at node 3)
	maximum = 0.351931 (at node 23)
Accepted flit rate average= 0.142448
	minimum = 0.101313 (at node 18)
	maximum = 0.452988 (at node 23)
Injected packet length average = 1.99569
Accepted packet length average = 1.99569
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5924 (4 samples)
	minimum = 6 (4 samples)
	maximum = 131.5 (4 samples)
Network latency average = 14.5095 (4 samples)
	minimum = 6 (4 samples)
	maximum = 117.5 (4 samples)
Flit latency average = 12.3812 (4 samples)
	minimum = 6 (4 samples)
	maximum = 114.75 (4 samples)
Fragmentation average = 0.00635837 (4 samples)
	minimum = 0 (4 samples)
	maximum = 45.5 (4 samples)
Injected packet rate average = 0.0268183 (4 samples)
	minimum = 0.0163649 (4 samples)
	maximum = 0.0834237 (4 samples)
Accepted packet rate average = 0.0268183 (4 samples)
	minimum = 0.0163649 (4 samples)
	maximum = 0.0834237 (4 samples)
Injected flit rate average = 0.0575777 (4 samples)
	minimum = 0.0249503 (4 samples)
	maximum = 0.141337 (4 samples)
Accepted flit rate average = 0.0575777 (4 samples)
	minimum = 0.0350071 (4 samples)
	maximum = 0.163942 (4 samples)
Injected packet size average = 2.14696 (4 samples)
Accepted packet size average = 2.14696 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 28 sec (28 sec)
gpgpu_simulation_rate = 137069 (inst/sec)
gpgpu_simulation_rate = 1505 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42158)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,42158)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,42158)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,42158)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,42158)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,42158)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,42158)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(44,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(44,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(36,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 42658  inst.: 4141450 (ipc=607.0) sim_rate=142808 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 43158  inst.: 4152234 (ipc=314.3) sim_rate=138407 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: cycles simulated: 44658  inst.: 4167510 (ipc=131.8) sim_rate=134435 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: cycles simulated: 45658  inst.: 4177887 (ipc=97.1) sim_rate=130558 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: cycles simulated: 47158  inst.: 4189659 (ipc=70.3) sim_rate=126959 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: cycles simulated: 48158  inst.: 4199140 (ipc=60.2) sim_rate=123504 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:57:04 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(11,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 49658  inst.: 4216202 (ipc=50.4) sim_rate=120462 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: cycles simulated: 50658  inst.: 4227143 (ipc=45.8) sim_rate=117420 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: cycles simulated: 52158  inst.: 4242757 (ipc=40.5) sim_rate=114669 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: cycles simulated: 53158  inst.: 4251870 (ipc=37.6) sim_rate=111891 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: cycles simulated: 54658  inst.: 4268585 (ipc=34.5) sim_rate=109450 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: cycles simulated: 55658  inst.: 4277966 (ipc=32.6) sim_rate=106949 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:57:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13940,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13941,42158)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14930,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14931,42158)
GPGPU-Sim uArch: cycles simulated: 57158  inst.: 4295600 (ipc=30.5) sim_rate=104770 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:57:11 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(27,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15224,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15225,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15576,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15577,42158)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (15599,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(15600,42158)
GPGPU-Sim uArch: cycles simulated: 58158  inst.: 4310650 (ipc=29.5) sim_rate=102634 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: cycles simulated: 59658  inst.: 4327865 (ipc=28.0) sim_rate=100648 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:57:13 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17551,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17552,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (17961,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(17962,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18023,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18024,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18090,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18091,42158)
GPGPU-Sim uArch: cycles simulated: 60658  inst.: 4344437 (ipc=27.4) sim_rate=98737 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:57:14 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18632,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18633,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19110,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19111,42158)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19218,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19219,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19488,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19489,42158)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19773,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(19774,42158)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19784,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19785,42158)
GPGPU-Sim uArch: cycles simulated: 62158  inst.: 4374508 (ipc=26.8) sim_rate=97211 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:57:15 2019
GPGPU-Sim uArch: cycles simulated: 63158  inst.: 4387158 (ipc=26.2) sim_rate=95373 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21071,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21072,42158)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(105,0,0) tid=(94,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (21436,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(21437,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22453,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(22454,42158)
GPGPU-Sim uArch: cycles simulated: 64658  inst.: 4408280 (ipc=25.3) sim_rate=93793 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22823,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(22824,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22894,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22895,42158)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22987,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(22988,42158)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23546,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(23547,42158)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23685,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23686,42158)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23765,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23766,42158)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23805,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23806,42158)
GPGPU-Sim uArch: cycles simulated: 66158  inst.: 4436958 (ipc=25.0) sim_rate=92436 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24104,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(24105,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24778,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24779,42158)
GPGPU-Sim uArch: cycles simulated: 67158  inst.: 4460479 (ipc=24.9) sim_rate=91030 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (25185,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(25186,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25509,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25510,42158)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25918,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25919,42158)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (26317,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(26318,42158)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(101,0,0) tid=(199,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26461,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26462,42158)
GPGPU-Sim uArch: cycles simulated: 68658  inst.: 4490142 (ipc=24.6) sim_rate=89802 (inst/sec) elapsed = 0:0:00:50 / Tue Apr 16 16:57:20 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26607,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26608,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27173,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27174,42158)
GPGPU-Sim uArch: cycles simulated: 69658  inst.: 4510014 (ipc=24.4) sim_rate=88431 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28514,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(28515,42158)
GPGPU-Sim uArch: cycles simulated: 71158  inst.: 4526892 (ipc=23.8) sim_rate=87055 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29710,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(29711,42158)
GPGPU-Sim uArch: cycles simulated: 72158  inst.: 4541578 (ipc=23.5) sim_rate=85690 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30180,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(30181,42158)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30947,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(30948,42158)
GPGPU-Sim uArch: cycles simulated: 73658  inst.: 4567690 (ipc=23.2) sim_rate=84586 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:57:24 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(94,0,0) tid=(212,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (32910,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(32911,42158)
GPGPU-Sim uArch: cycles simulated: 75158  inst.: 4588774 (ipc=22.8) sim_rate=83432 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (33965,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(33966,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34489,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34490,42158)
GPGPU-Sim uArch: cycles simulated: 76658  inst.: 4611957 (ipc=22.4) sim_rate=82356 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35484,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(35485,42158)
GPGPU-Sim uArch: cycles simulated: 77658  inst.: 4626863 (ipc=22.2) sim_rate=81173 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (35541,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(35542,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (35594,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(35595,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (35931,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(35932,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (36227,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(36228,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (36237,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(36238,42158)
GPGPU-Sim uArch: cycles simulated: 79158  inst.: 4659667 (ipc=22.2) sim_rate=80339 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:57:28 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (37574,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(37575,42158)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(104,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (38006,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(38007,42158)
GPGPU-Sim uArch: cycles simulated: 80658  inst.: 4686269 (ipc=22.0) sim_rate=79428 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39186,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39187,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (39467,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(39468,42158)
GPGPU-Sim uArch: cycles simulated: 81658  inst.: 4706897 (ipc=22.0) sim_rate=78448 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (39603,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(39604,42158)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (40273,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(40274,42158)
GPGPU-Sim uArch: cycles simulated: 83158  inst.: 4735513 (ipc=21.9) sim_rate=77631 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41647,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41648,42158)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (41666,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(41667,42158)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (41876,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(41877,42158)
GPGPU-Sim uArch: cycles simulated: 84158  inst.: 4754534 (ipc=21.8) sim_rate=76686 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (42327,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(42328,42158)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (42445,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(42446,42158)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (42570,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(42571,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (42607,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(42608,42158)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(105,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (42841,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(42842,42158)
GPGPU-Sim uArch: cycles simulated: 85658  inst.: 4788700 (ipc=21.9) sim_rate=76011 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (43520,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(43521,42158)
GPGPU-Sim uArch: cycles simulated: 86658  inst.: 4807140 (ipc=21.8) sim_rate=75111 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (44663,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(44664,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (44768,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(44769,42158)
GPGPU-Sim uArch: cycles simulated: 88158  inst.: 4830466 (ipc=21.6) sim_rate=74314 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46452,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46453,42158)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (47300,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(47301,42158)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47465,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47466,42158)
GPGPU-Sim uArch: cycles simulated: 89658  inst.: 4856662 (ipc=21.4) sim_rate=73585 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:57:36 2019
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(118,0,0) tid=(40,0,0)
GPGPU-Sim uArch: cycles simulated: 90658  inst.: 4875702 (ipc=21.4) sim_rate=72771 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49113,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(49114,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (49541,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(49542,42158)
GPGPU-Sim uArch: cycles simulated: 92158  inst.: 4900556 (ipc=21.3) sim_rate=72067 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (51027,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(51028,42158)
GPGPU-Sim uArch: cycles simulated: 93658  inst.: 4928754 (ipc=21.2) sim_rate=71431 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (51758,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(51759,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (52365,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(52366,42158)
GPGPU-Sim uArch: cycles simulated: 94658  inst.: 4947413 (ipc=21.1) sim_rate=70677 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (52711,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(52712,42158)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (53269,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(53270,42158)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(128,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (53591,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(53592,42158)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (53749,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(53750,42158)
GPGPU-Sim uArch: cycles simulated: 96158  inst.: 4975121 (ipc=21.1) sim_rate=70072 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (54308,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(54309,42158)
GPGPU-Sim uArch: cycles simulated: 97658  inst.: 5001138 (ipc=21.0) sim_rate=69460 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (55682,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(55683,42158)
GPGPU-Sim uArch: cycles simulated: 98658  inst.: 5019773 (ipc=20.9) sim_rate=68764 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (56725,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(56726,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (57489,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(57490,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (57835,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(57836,42158)
GPGPU-Sim uArch: cycles simulated: 100158  inst.: 5053695 (ipc=21.0) sim_rate=68293 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:57:44 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(162,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (59376,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(59377,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (59497,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(59498,42158)
GPGPU-Sim uArch: cycles simulated: 101658  inst.: 5076056 (ipc=20.8) sim_rate=67680 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 102658  inst.: 5092518 (ipc=20.7) sim_rate=67006 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (60700,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(60701,42158)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (61472,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(61473,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (61576,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(61577,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (61954,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(61955,42158)
GPGPU-Sim uArch: cycles simulated: 104158  inst.: 5121841 (ipc=20.7) sim_rate=66517 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (62769,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(62770,42158)
GPGPU-Sim uArch: cycles simulated: 105658  inst.: 5147797 (ipc=20.6) sim_rate=65997 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:57:48 2019
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(170,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 107158  inst.: 5169638 (ipc=20.5) sim_rate=65438 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (65655,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(65656,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65741,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(65742,42158)
GPGPU-Sim uArch: cycles simulated: 108158  inst.: 5187611 (ipc=20.4) sim_rate=64845 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (66661,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(66662,42158)
GPGPU-Sim uArch: cycles simulated: 109658  inst.: 5215532 (ipc=20.4) sim_rate=64389 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (68617,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(68618,42158)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (68958,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(68959,42158)
GPGPU-Sim uArch: cycles simulated: 111158  inst.: 5240729 (ipc=20.3) sim_rate=63911 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:57:52 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(116,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (69444,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(69445,42158)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (70224,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(70225,42158)
GPGPU-Sim uArch: cycles simulated: 112658  inst.: 5272091 (ipc=20.3) sim_rate=63519 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: cycles simulated: 113658  inst.: 5290304 (ipc=20.3) sim_rate=62979 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (71685,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(71686,42158)
GPGPU-Sim uArch: cycles simulated: 115158  inst.: 5314738 (ipc=20.2) sim_rate=62526 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (73438,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(73439,42158)
GPGPU-Sim uArch: cycles simulated: 116658  inst.: 5336460 (ipc=20.1) sim_rate=62051 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:57:56 2019
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(175,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75121,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(75122,42158)
GPGPU-Sim uArch: cycles simulated: 117658  inst.: 5351457 (ipc=20.0) sim_rate=61511 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (76426,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(76427,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76676,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76677,42158)
GPGPU-Sim uArch: cycles simulated: 119158  inst.: 5380809 (ipc=20.0) sim_rate=61145 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 120658  inst.: 5408676 (ipc=20.0) sim_rate=60771 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (78760,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(78761,42158)
GPGPU-Sim uArch: cycles simulated: 122158  inst.: 5432019 (ipc=19.9) sim_rate=60355 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:58:00 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(116,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 123158  inst.: 5447510 (ipc=19.9) sim_rate=59862 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:58:01 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81787,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(81788,42158)
GPGPU-Sim uArch: cycles simulated: 124658  inst.: 5475393 (ipc=19.8) sim_rate=59515 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83257,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83258,42158)
GPGPU-Sim uArch: cycles simulated: 126158  inst.: 5498677 (ipc=19.8) sim_rate=59125 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (84216,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(84217,42158)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85079,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85080,42158)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(100,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (85497,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(85498,42158)
GPGPU-Sim uArch: cycles simulated: 127658  inst.: 5529788 (ipc=19.8) sim_rate=58827 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (86014,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(86015,42158)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (86146,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(86147,42158)
GPGPU-Sim uArch: cycles simulated: 128658  inst.: 5551308 (ipc=19.8) sim_rate=58434 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: cycles simulated: 130158  inst.: 5576791 (ipc=19.8) sim_rate=58091 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 131658  inst.: 5599269 (ipc=19.7) sim_rate=57724 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (90968,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(90969,42158)
GPGPU-Sim uArch: cycles simulated: 133158  inst.: 5623188 (ipc=19.6) sim_rate=57379 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:58:08 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(185,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (91315,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(91316,42158)
GPGPU-Sim uArch: cycles simulated: 134658  inst.: 5648657 (ipc=19.6) sim_rate=57057 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (92909,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(92910,42158)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (93171,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(93172,42158)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (93715,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(93716,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (93908,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(93909,42158)
GPGPU-Sim uArch: cycles simulated: 136158  inst.: 5682746 (ipc=19.6) sim_rate=56827 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (94962,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(94963,42158)
GPGPU-Sim uArch: cycles simulated: 137158  inst.: 5699341 (ipc=19.6) sim_rate=56429 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:58:11 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(125,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 138658  inst.: 5722288 (ipc=19.5) sim_rate=56100 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (96662,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(96663,42158)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (97065,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(97066,42158)
GPGPU-Sim uArch: cycles simulated: 140158  inst.: 5751048 (ipc=19.5) sim_rate=55835 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (98446,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(98447,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (98721,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(98722,42158)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (98725,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(98726,42158)
GPGPU-Sim uArch: cycles simulated: 141158  inst.: 5773394 (ipc=19.5) sim_rate=55513 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 142658  inst.: 5798080 (ipc=19.5) sim_rate=55219 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:58:15 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(152,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 144158  inst.: 5820307 (ipc=19.4) sim_rate=54908 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (102246,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(102247,42158)
GPGPU-Sim uArch: cycles simulated: 145658  inst.: 5842285 (ipc=19.4) sim_rate=54600 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:58:17 2019
GPGPU-Sim uArch: cycles simulated: 146658  inst.: 5858003 (ipc=19.3) sim_rate=54240 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (104531,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(104532,42158)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (105559,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(105560,42158)
GPGPU-Sim uArch: cycles simulated: 148158  inst.: 5886020 (ipc=19.3) sim_rate=54000 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (106882,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(106883,42158)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(213,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (107351,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(107352,42158)
GPGPU-Sim uArch: cycles simulated: 149658  inst.: 5915802 (ipc=19.3) sim_rate=53780 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (107543,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(107544,42158)
GPGPU-Sim uArch: cycles simulated: 150658  inst.: 5933865 (ipc=19.3) sim_rate=53458 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 152158  inst.: 5958266 (ipc=19.3) sim_rate=53198 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 153658  inst.: 5982083 (ipc=19.2) sim_rate=52938 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (112448,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(112449,42158)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(139,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 155158  inst.: 6005625 (ipc=19.2) sim_rate=52680 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 156658  inst.: 6026745 (ipc=19.1) sim_rate=52406 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:58:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (115696,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(115697,42158)
GPGPU-Sim uArch: cycles simulated: 158158  inst.: 6048756 (ipc=19.1) sim_rate=52144 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (116013,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(116014,42158)
GPGPU-Sim uArch: cycles simulated: 159158  inst.: 6066338 (ipc=19.0) sim_rate=51849 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117116,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(117117,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (118031,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(118032,42158)
GPGPU-Sim uArch: cycles simulated: 160658  inst.: 6096030 (ipc=19.1) sim_rate=51661 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:58:28 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(204,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 162158  inst.: 6122819 (ipc=19.0) sim_rate=51452 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 163658  inst.: 6145222 (ipc=19.0) sim_rate=51210 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (121567,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(121568,42158)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (122327,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(122328,42158)
GPGPU-Sim uArch: cycles simulated: 165158  inst.: 6175259 (ipc=19.0) sim_rate=51035 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (123998,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(123999,42158)
GPGPU-Sim uArch: cycles simulated: 166158  inst.: 6190016 (ipc=19.0) sim_rate=50737 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:58:32 2019
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(185,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (124483,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(124484,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (124942,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(124943,42158)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (124944,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(124945,42158)
GPGPU-Sim uArch: cycles simulated: 167658  inst.: 6223665 (ipc=19.0) sim_rate=50598 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:58:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (125656,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(125657,42158)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (126914,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(126915,42158)
GPGPU-Sim uArch: cycles simulated: 169158  inst.: 6258427 (ipc=19.1) sim_rate=50471 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (127535,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(127536,42158)
GPGPU-Sim uArch: cycles simulated: 170158  inst.: 6277441 (ipc=19.1) sim_rate=50219 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (128530,42158), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(128531,42158)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(213,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 171658  inst.: 6306293 (ipc=19.1) sim_rate=50049 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (130188,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(130189,42158)
GPGPU-Sim uArch: cycles simulated: 173158  inst.: 6335970 (ipc=19.1) sim_rate=49889 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: cycles simulated: 174658  inst.: 6359189 (ipc=19.0) sim_rate=49681 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 175658  inst.: 6377531 (ipc=19.0) sim_rate=49438 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:58:39 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(224,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (134111,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(134112,42158)
GPGPU-Sim uArch: cycles simulated: 177158  inst.: 6403871 (ipc=19.0) sim_rate=49260 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:58:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (135959,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(135960,42158)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (135993,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(135994,42158)
GPGPU-Sim uArch: cycles simulated: 178658  inst.: 6433825 (ipc=19.0) sim_rate=49113 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (137004,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(137005,42158)
GPGPU-Sim uArch: cycles simulated: 179658  inst.: 6451388 (ipc=19.0) sim_rate=48874 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (137589,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(137590,42158)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (138725,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(138726,42158)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(169,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 181158  inst.: 6484297 (ipc=19.0) sim_rate=48754 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (139558,42158), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(139559,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (139565,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(139566,42158)
GPGPU-Sim uArch: cycles simulated: 182658  inst.: 6513767 (ipc=19.0) sim_rate=48610 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (141305,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(141306,42158)
GPGPU-Sim uArch: cycles simulated: 183658  inst.: 6532404 (ipc=19.0) sim_rate=48388 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (142143,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(142144,42158)
GPGPU-Sim uArch: cycles simulated: 185158  inst.: 6559002 (ipc=19.0) sim_rate=48227 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (143147,42158), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(143148,42158)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(218,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (144307,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(144308,42158)
GPGPU-Sim uArch: cycles simulated: 186658  inst.: 6588825 (ipc=19.0) sim_rate=48093 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (145395,42158), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(145396,42158)
GPGPU-Sim uArch: cycles simulated: 187658  inst.: 6607752 (ipc=19.0) sim_rate=47882 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (145860,42158), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(145861,42158)
GPGPU-Sim uArch: cycles simulated: 189158  inst.: 6641564 (ipc=19.1) sim_rate=47781 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 190658  inst.: 6664668 (ipc=19.0) sim_rate=47604 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:58:50 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(238,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 191658  inst.: 6680388 (ipc=19.0) sim_rate=47378 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 193158  inst.: 6703728 (ipc=19.0) sim_rate=47209 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (151220,42158), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(151221,42158)
GPGPU-Sim uArch: cycles simulated: 194658  inst.: 6729091 (ipc=19.0) sim_rate=47056 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (153075,42158), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(153076,42158)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (153244,42158), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(153245,42158)
GPGPU-Sim uArch: cycles simulated: 196158  inst.: 6762018 (ipc=19.0) sim_rate=46958 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (154026,42158), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(154027,42158)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(222,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 197158  inst.: 6780529 (ipc=19.0) sim_rate=46762 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (156077,42158), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(156078,42158)
GPGPU-Sim uArch: cycles simulated: 198658  inst.: 6813914 (ipc=19.0) sim_rate=46670 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:58:56 2019
GPGPU-Sim uArch: cycles simulated: 200158  inst.: 6844311 (ipc=19.0) sim_rate=46559 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (158047,42158), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(158048,42158)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (158367,42158), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(158368,42158)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(244,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 201158  inst.: 6865143 (ipc=19.0) sim_rate=46386 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: cycles simulated: 202658  inst.: 6890481 (ipc=19.0) sim_rate=46244 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 204158  inst.: 6914518 (ipc=19.0) sim_rate=46096 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (162950,42158), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(162951,42158)
GPGPU-Sim uArch: cycles simulated: 205658  inst.: 6941171 (ipc=19.0) sim_rate=45968 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: cycles simulated: 206658  inst.: 6956230 (ipc=19.0) sim_rate=45764 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:59:02 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(232,0,0) tid=(78,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (164868,42158), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(164869,42158)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (165127,42158), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(165128,42158)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (165764,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 208158  inst.: 6990424 (ipc=19.0) sim_rate=45689 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:59:03 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (166036,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 209658  inst.: 7016310 (ipc=19.0) sim_rate=45560 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (167673,42158), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (168323,42158), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (168522,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 211158  inst.: 7042715 (ipc=19.0) sim_rate=45436 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:59:05 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(252,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (169538,42158), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (169825,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 212658  inst.: 7068464 (ipc=18.9) sim_rate=45310 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 214158  inst.: 7095573 (ipc=18.9) sim_rate=45194 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (172837,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 215658  inst.: 7122798 (ipc=18.9) sim_rate=45081 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (173591,42158), 4 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(221,0,0) tid=(247,0,0)
GPGPU-Sim uArch: cycles simulated: 217158  inst.: 7147796 (ipc=18.9) sim_rate=44954 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: cycles simulated: 218658  inst.: 7172905 (ipc=18.9) sim_rate=44830 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: cycles simulated: 220158  inst.: 7197662 (ipc=18.9) sim_rate=44705 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:59:11 2019
GPGPU-Sim uArch: cycles simulated: 221658  inst.: 7226292 (ipc=18.9) sim_rate=44606 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:59:12 2019
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(204,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (180680,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 223158  inst.: 7252012 (ipc=18.9) sim_rate=44490 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (181175,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (181809,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 224658  inst.: 7281897 (ipc=18.9) sim_rate=44401 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (183445,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 226158  inst.: 7309922 (ipc=18.9) sim_rate=44302 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (184582,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 227658  inst.: 7337514 (ipc=18.9) sim_rate=44201 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:59:16 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(240,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (185989,42158), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (186320,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 229158  inst.: 7366349 (ipc=18.9) sim_rate=44109 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (187793,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 230658  inst.: 7392156 (ipc=18.9) sim_rate=44000 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:59:18 2019
GPGPU-Sim uArch: cycles simulated: 232158  inst.: 7415140 (ipc=18.8) sim_rate=43876 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (190211,42158), 3 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(208,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (191172,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (191924,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 234158  inst.: 7447634 (ipc=18.8) sim_rate=43809 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (192468,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (192620,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (193116,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 235658  inst.: 7470732 (ipc=18.8) sim_rate=43688 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (194290,42158), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 237158  inst.: 7496091 (ipc=18.8) sim_rate=43581 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:59:22 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (195578,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 238658  inst.: 7522386 (ipc=18.8) sim_rate=43482 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (196591,42158), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(228,0,0) tid=(41,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (197751,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (198497,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 240658  inst.: 7559417 (ipc=18.7) sim_rate=43444 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (199264,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 242158  inst.: 7585135 (ipc=18.7) sim_rate=43343 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:59:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (200066,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (200092,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (200488,42158), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 243658  inst.: 7612530 (ipc=18.7) sim_rate=43253 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (201647,42158), 2 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(208,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (202943,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (202945,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (203023,42158), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 245658  inst.: 7646619 (ipc=18.7) sim_rate=43201 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (203963,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (204628,42158), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 247658  inst.: 7675876 (ipc=18.7) sim_rate=43122 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (205585,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (205868,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (206094,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (206722,42158), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 249158  inst.: 7699471 (ipc=18.7) sim_rate=43013 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (207082,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (208351,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(242,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (208757,42158), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 251158  inst.: 7727752 (ipc=18.6) sim_rate=42931 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (209209,42158), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (210844,42158), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 253158  inst.: 7758282 (ipc=18.6) sim_rate=42863 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:59:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (211814,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (212551,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 255158  inst.: 7789750 (ipc=18.6) sim_rate=42800 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (213202,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (213990,42158), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(236,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 257158  inst.: 7817732 (ipc=18.5) sim_rate=42719 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (216186,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (216639,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (216835,42158), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 259158  inst.: 7847200 (ipc=18.5) sim_rate=42647 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (217157,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (218598,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (219142,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (219373,42158), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 261658  inst.: 7885795 (ipc=18.4) sim_rate=42625 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (220089,42158), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (220437,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (220741,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (220766,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (221112,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (221234,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (221317,42158), 3 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(233,0,0) tid=(41,0,0)
GPGPU-Sim uArch: cycles simulated: 263658  inst.: 7915999 (ipc=18.4) sim_rate=42559 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (221932,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (222727,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (223155,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (223570,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (223645,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (224197,42158), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 266658  inst.: 7954874 (ipc=18.3) sim_rate=42539 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (224547,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (224578,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (224996,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (225169,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (225834,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (226601,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (226645,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (226838,42158), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (226974,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (226990,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (227004,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (227822,42158), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 270158  inst.: 7985177 (ipc=18.2) sim_rate=42474 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:59:38 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (228465,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (229314,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (230723,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (231010,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (231645,42158), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (232204,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (232465,42158), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 12.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 232466
gpu_sim_insn = 4160096
gpu_ipc =      17.8955
gpu_tot_sim_cycle = 274624
gpu_tot_sim_insn = 7998055
gpu_tot_ipc =      29.1237
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 341398
gpu_stall_icnt2sh    = 1055674
gpu_total_sim_rate=42542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 476688
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 37938, Miss = 25361, Miss_rate = 0.668, Pending_hits = 1238, Reservation_fails = 194203
	L1D_cache_core[1]: Access = 33739, Miss = 22549, Miss_rate = 0.668, Pending_hits = 1151, Reservation_fails = 177243
	L1D_cache_core[2]: Access = 38653, Miss = 26283, Miss_rate = 0.680, Pending_hits = 1246, Reservation_fails = 193436
	L1D_cache_core[3]: Access = 33378, Miss = 22231, Miss_rate = 0.666, Pending_hits = 1066, Reservation_fails = 170088
	L1D_cache_core[4]: Access = 36351, Miss = 24285, Miss_rate = 0.668, Pending_hits = 1237, Reservation_fails = 189120
	L1D_cache_core[5]: Access = 36145, Miss = 24335, Miss_rate = 0.673, Pending_hits = 1198, Reservation_fails = 188945
	L1D_cache_core[6]: Access = 36699, Miss = 24683, Miss_rate = 0.673, Pending_hits = 1145, Reservation_fails = 190822
	L1D_cache_core[7]: Access = 37141, Miss = 25124, Miss_rate = 0.676, Pending_hits = 1254, Reservation_fails = 192285
	L1D_cache_core[8]: Access = 37729, Miss = 25396, Miss_rate = 0.673, Pending_hits = 1194, Reservation_fails = 185827
	L1D_cache_core[9]: Access = 37556, Miss = 25379, Miss_rate = 0.676, Pending_hits = 1284, Reservation_fails = 191620
	L1D_cache_core[10]: Access = 35147, Miss = 23265, Miss_rate = 0.662, Pending_hits = 1063, Reservation_fails = 181862
	L1D_cache_core[11]: Access = 38118, Miss = 25592, Miss_rate = 0.671, Pending_hits = 1229, Reservation_fails = 193078
	L1D_cache_core[12]: Access = 38787, Miss = 26584, Miss_rate = 0.685, Pending_hits = 1325, Reservation_fails = 196315
	L1D_cache_core[13]: Access = 38651, Miss = 26242, Miss_rate = 0.679, Pending_hits = 1260, Reservation_fails = 193311
	L1D_cache_core[14]: Access = 39098, Miss = 26054, Miss_rate = 0.666, Pending_hits = 1190, Reservation_fails = 193444
	L1D_total_cache_accesses = 555130
	L1D_total_cache_misses = 373363
	L1D_total_cache_miss_rate = 0.6726
	L1D_total_cache_pending_hits = 18080
	L1D_total_cache_reservation_fails = 2831599
	L1D_cache_data_port_util = 0.043
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 75473
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 161450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17994
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 147826
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1378407
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74993
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 225537
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1453192
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 475696
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
978, 1594, 1704, 1738, 1434, 1118, 1318, 1643, 1251, 1458, 1430, 1563, 1363, 1443, 1499, 1131, 1081, 1441, 1393, 1576, 1575, 1211, 1187, 1144, 892, 888, 1411, 1389, 1204, 1112, 1079, 1112, 1060, 993, 1820, 1269, 1529, 1213, 959, 1172, 1032, 873, 1090, 931, 1110, 875, 761, 1071, 
gpgpu_n_tot_thrd_icount = 28204800
gpgpu_n_tot_w_icount = 881400
gpgpu_n_stall_shd_mem = 3177598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 147826
gpgpu_n_mem_write_global = 227860
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 938327
gpgpu_n_store_insn = 339853
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 915872
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3174187
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5175011	W0_Idle:667824	W0_Scoreboard:900693	W1:250820	W2:110692	W3:68816	W4:43011	W5:32639	W6:28088	W7:24605	W8:21674	W9:19976	W10:18743	W11:16851	W12:14518	W13:13284	W14:10987	W15:9053	W16:8127	W17:7181	W18:5345	W19:5077	W20:4495	W21:3311	W22:2788	W23:2665	W24:1836	W25:1617	W26:712	W27:610	W28:208	W29:71	W30:0	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1182608 {8:147826,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9124384 {40:227730,72:39,136:91,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 20104336 {136:147826,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1822880 {8:227860,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 241 
maxdqlatency = 0 
maxmflatency = 986 
averagemflatency = 364 
max_icnt2mem_latency = 787 
max_icnt2sh_latency = 274623 
mrq_lat_table:16364 	1534 	504 	1238 	1659 	266 	119 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63963 	271827 	39911 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13857 	5319 	24166 	147232 	89187 	95444 	556 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18276 	60034 	64034 	5454 	43 	0 	0 	2 	9 	35 	924 	10049 	23232 	59330 	127050 	7229 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	62 	487 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        20        22        27        30        25        21        26        30        31        29        24        27        29        28        30 
dram[1]:        30        31        24        21        22        16        22        23        21        20        22        23        25        23        17        20 
dram[2]:        17        23        30        32        31        32        32        22        24        22        27        24        30        29        19        26 
dram[3]:        33        14        25        28        34        23        26        32        26        26        27        26        27        29        15        23 
dram[4]:        32        30        18        18        26        23        20        19        32        32        24        26        22        26        30        25 
dram[5]:        30        23        18        20        23        22        21        22        29        24        28        22        25        21        19        21 
maximum service time to same row:
dram[0]:     46434     49190     27505     34854     35437     37885     28688     32703     53308     29232     61617     51893     55541     55371     57603     58076 
dram[1]:     40100     45457     21925     24378     19612     50096     30247     38084     46048     52050     46635     57156     38000     31540     38700     39753 
dram[2]:     27745     51170     57315     37806     33766     35115     32671     26774     54509     34562     67046     40190     49788     50491     60344     65997 
dram[3]:     88391     30223     26868     33078     36421     35731     33687     34639     34265     53846     43382     81601     31588     37019     22494     45216 
dram[4]:     38615     29535     24641     32031     34650     55964     23782     25438     42972     30848     42631     55172     49772     35238     55737     27875 
dram[5]:     37463     42154     22834     28306     26764     24129     47909     23303     33307     31054     55969     43872     38764     34490     26110     82043 
average row accesses per activate:
dram[0]:  5.555555  4.018868  3.493506  4.183333  5.604651  4.403509  4.373134  4.360656  5.680851  3.888889  4.815790  4.340909  5.642857  4.764706  6.280000  7.900000 
dram[1]:  5.186047  5.195652  3.903226  3.854839  3.142857  3.910448  3.337209  3.477273  3.878378  3.544304  4.188679  3.563636  3.950000  4.967742  5.612903  6.259259 
dram[2]:  3.630769  4.033898  4.423077  4.833333  4.266667  4.636364  5.188679  4.622951  3.828571  3.556962  5.275000  4.444445  5.655172  5.156250  5.655172  6.954545 
dram[3]:  4.019231  4.360000  4.418182  6.968750  6.270270  4.557693  5.977273  4.625000  3.687500  3.430380  4.674418  3.980000  5.692307  4.935484  5.312500  4.542857 
dram[4]:  4.840000  4.489796  4.843137  3.642857  5.545455  4.846154  3.813333  5.078432  4.328125  5.420000  4.096154  5.216216  4.263158  4.750000  6.034483  5.642857 
dram[5]:  4.000000  3.230769  3.906250  3.575342  3.943662  4.238095  5.037037  4.098591  4.836066  3.139785  5.324324  4.675000  4.447369  5.689655  5.290323  4.358974 
average row locality = 21708/4923 = 4.409506
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       171       211       202       202       202       242       217       214       226       167       173       158       160       155       158 
dram[1]:       175       189       192       192       229       218       230       247       230       230       195       176       158       154       174       169 
dram[2]:       181       185       192       182       202       203       221       228       223       236       190       184       164       164       163       153 
dram[3]:       166       173       196       188       183       193       216       211       242       228       189       180       148       153       170       159 
dram[4]:       190       182       193       202       204       203       236       214       230       225       192       175       158       152       174       158 
dram[5]:       191       194       205       213       218       214       220       234       247       238       184       171       166       165       164       170 
total reads: 18525
bank skew: 247/148 = 1.67
chip skew: 3194/2995 = 1.07
number of total write accesses:
dram[0]:        39        42        58        49        39        49        51        49        53        54        16        18         0         2         2         0 
dram[1]:        48        50        50        47        57        44        57        59        57        50        27        20         0         0         0         0 
dram[2]:        55        53        38        50        54        52        54        54        45        45        21        16         0         1         1         0 
dram[3]:        43        45        47        35        49        44        47        48        53        43        12        19         0         0         0         0 
dram[4]:        52        38        54        53        40        49        50        45        47        46        21        18         4         0         1         0 
dram[5]:        45        58        45        48        62        53        52        57        48        54        13        16         3         0         0         0 
total reads: 3183
min_bank_accesses = 0!
chip skew: 566/485 = 1.17
average mf latency per bank:
dram[0]:       3696      3589      3131      3203      3233      3035      2621      2769      2777      2703     10113     10072     13349     13282     14038     13842
dram[1]:       3436      3322      3307      3533      2777      3245      2734      2614      2758      2797      8411     10147     13522     14613     12886     13697
dram[2]:       3225      3252      3343      3206      2905      2928      2608      2510      2944      2724      8803      9918     13274     13184     13203     14439
dram[3]:       3952      3706      3456      3767      3331      3110      3013      2829      2674      2779      9532      9909     14958     14110     13415     13971
dram[4]:       4128      3512      4207      3165      4103      3036      3496      2791      3450      2644     61095     10279     17750     14342     17080     14171
dram[5]:       3473      3335      3551      3380      2886      3180      2916      2692      2565      2655     10163     10772     13189     13684     13478     13376
maximum mf latency per bank:
dram[0]:        782       814       851       749       816       750       758       770       732       759       737       883       825       714       932       754
dram[1]:        751       788       802       827       765       859       849       762       768       812       758       812       789       739       867       772
dram[2]:        767       785       793       804       835       751       763       771       764       753       849       805       806       860       787       770
dram[3]:        812       824       796       801       907       749       763       745       771       740       893       761       780       782       822       803
dram[4]:        866       787       925       797       856       751       986       713       849       775       961       741       906       883       904       876
dram[5]:        764       801       752       869       781       783       735       846       773       844       820       830       818       800       801       948

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=354346 n_act=762 n_pre=746 n_req=3540 n_rd=6038 n_write=608 bw_util=0.03667
n_activity=54011 dram_eff=0.2461
bk0: 322a 360393i bk1: 342a 359927i bk2: 422a 358781i bk3: 404a 359190i bk4: 404a 359747i bk5: 404a 359390i bk6: 484a 358719i bk7: 434a 358969i bk8: 428a 358964i bk9: 452a 358780i bk10: 334a 360262i bk11: 346a 360083i bk12: 316a 360624i bk13: 320a 360475i bk14: 310a 360922i bk15: 316a 361006i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.05016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=353657 n_act=935 n_pre=919 n_req=3724 n_rd=6316 n_write=673 bw_util=0.03856
n_activity=60559 dram_eff=0.2308
bk0: 350a 359974i bk1: 378a 359880i bk2: 384a 359319i bk3: 384a 359463i bk4: 458a 358249i bk5: 436a 359096i bk6: 460a 358278i bk7: 494a 357920i bk8: 460a 358639i bk9: 460a 358738i bk10: 390a 359673i bk11: 352a 359764i bk12: 316a 360466i bk13: 308a 360670i bk14: 348a 360639i bk15: 338a 360739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0425021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=354149 n_act=799 n_pre=783 n_req=3610 n_rd=6142 n_write=627 bw_util=0.03735
n_activity=54459 dram_eff=0.2486
bk0: 362a 359314i bk1: 370a 359450i bk2: 384a 359479i bk3: 364a 359509i bk4: 404a 359194i bk5: 406a 359263i bk6: 442a 359050i bk7: 456a 358868i bk8: 446a 359013i bk9: 472a 358681i bk10: 380a 360104i bk11: 368a 359837i bk12: 328a 360603i bk13: 328a 360460i bk14: 326a 360679i bk15: 306a 360914i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0603117
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=354470 n_act=754 n_pre=738 n_req=3480 n_rd=5990 n_write=548 bw_util=0.03607
n_activity=54222 dram_eff=0.2412
bk0: 332a 359856i bk1: 346a 359825i bk2: 392a 359629i bk3: 376a 360261i bk4: 366a 360040i bk5: 386a 359534i bk6: 432a 359720i bk7: 422a 359277i bk8: 484a 358651i bk9: 456a 358719i bk10: 378a 360212i bk11: 360a 359985i bk12: 296a 361032i bk13: 306a 360883i bk14: 340a 360799i bk15: 318a 360857i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0345048
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=354197 n_act=772 n_pre=756 n_req=3606 n_rd=6176 n_write=599 bw_util=0.03738
n_activity=56431 dram_eff=0.2401
bk0: 380a 359713i bk1: 364a 359899i bk2: 386a 359676i bk3: 404a 359114i bk4: 408a 359895i bk5: 406a 359090i bk6: 472a 358524i bk7: 428a 359308i bk8: 460a 359114i bk9: 450a 359364i bk10: 384a 359885i bk11: 350a 360055i bk12: 316a 360436i bk13: 304a 360583i bk14: 348a 360666i bk15: 316a 360682i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0598924
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=362500 n_nop=353670 n_act=901 n_pre=885 n_req=3748 n_rd=6388 n_write=656 bw_util=0.03886
n_activity=59877 dram_eff=0.2353
bk0: 382a 359616i bk1: 388a 358981i bk2: 410a 359425i bk3: 426a 358836i bk4: 436a 358637i bk5: 428a 358908i bk6: 440a 359188i bk7: 468a 358402i bk8: 494a 359084i bk9: 476a 358370i bk10: 368a 360259i bk11: 342a 360258i bk12: 332a 360634i bk13: 330a 360861i bk14: 328a 360835i bk15: 340a 360683i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0413793

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28959, Miss = 1510, Miss_rate = 0.052, Pending_hits = 11, Reservation_fails = 227
L2_cache_bank[1]: Access = 29313, Miss = 1509, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[2]: Access = 29116, Miss = 1583, Miss_rate = 0.054, Pending_hits = 10, Reservation_fails = 115
L2_cache_bank[3]: Access = 29838, Miss = 1575, Miss_rate = 0.053, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 28780, Miss = 1536, Miss_rate = 0.053, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 29089, Miss = 1535, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 99
L2_cache_bank[6]: Access = 29583, Miss = 1510, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 29295, Miss = 1485, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[8]: Access = 52846, Miss = 1577, Miss_rate = 0.030, Pending_hits = 5, Reservation_fails = 154
L2_cache_bank[9]: Access = 29316, Miss = 1511, Miss_rate = 0.052, Pending_hits = 8, Reservation_fails = 149
L2_cache_bank[10]: Access = 29956, Miss = 1595, Miss_rate = 0.053, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[11]: Access = 29670, Miss = 1599, Miss_rate = 0.054, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 375761
L2_total_cache_misses = 18525
L2_total_cache_miss_rate = 0.0493
L2_total_cache_pending_hits = 83
L2_total_cache_reservation_fails = 744
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 131887
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15922
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 402
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 225205
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 57
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2598
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.229
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=967335
icnt_total_pkts_simt_to_mem=603933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.5763
	minimum = 6
	maximum = 646
Network latency average = 36.1597
	minimum = 6
	maximum = 442
Slowest packet = 58896
Flit latency average = 29.6318
	minimum = 6
	maximum = 441
Slowest flit = 1351945
Fragmentation average = 0.0764602
	minimum = 0
	maximum = 311
Injected packet rate average = 0.111544
	minimum = 0.0906025 (at node 3)
	maximum = 0.20055 (at node 23)
Accepted packet rate average = 0.111544
	minimum = 0.0906025 (at node 3)
	maximum = 0.20055 (at node 23)
Injected flit rate average = 0.233565
	minimum = 0.145535 (at node 3)
	maximum = 0.39669 (at node 23)
Accepted flit rate average= 0.233565
	minimum = 0.184685 (at node 19)
	maximum = 0.352185 (at node 23)
Injected packet length average = 2.09393
Accepted packet length average = 2.09393
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.3892 (5 samples)
	minimum = 6 (5 samples)
	maximum = 234.4 (5 samples)
Network latency average = 18.8395 (5 samples)
	minimum = 6 (5 samples)
	maximum = 182.4 (5 samples)
Flit latency average = 15.8313 (5 samples)
	minimum = 6 (5 samples)
	maximum = 180 (5 samples)
Fragmentation average = 0.0203787 (5 samples)
	minimum = 0 (5 samples)
	maximum = 98.6 (5 samples)
Injected packet rate average = 0.0437634 (5 samples)
	minimum = 0.0312124 (5 samples)
	maximum = 0.106849 (5 samples)
Accepted packet rate average = 0.0437634 (5 samples)
	minimum = 0.0312124 (5 samples)
	maximum = 0.106849 (5 samples)
Injected flit rate average = 0.0927752 (5 samples)
	minimum = 0.0490673 (5 samples)
	maximum = 0.192408 (5 samples)
Accepted flit rate average = 0.0927752 (5 samples)
	minimum = 0.0649427 (5 samples)
	maximum = 0.20159 (5 samples)
Injected packet size average = 2.11993 (5 samples)
Accepted packet size average = 2.11993 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 8 sec (188 sec)
gpgpu_simulation_rate = 42542 (inst/sec)
gpgpu_simulation_rate = 1460 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,274624)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,274624)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,274624)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,274624)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,274624)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,274624)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,274624)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(39,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(27,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(89,0,0) tid=(115,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(9,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 275124  inst.: 8335603 (ipc=675.1) sim_rate=43871 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:59:40 2019
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(8,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 276124  inst.: 8426202 (ipc=285.4) sim_rate=44116 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: cycles simulated: 277624  inst.: 8454453 (ipc=152.1) sim_rate=44033 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:59:42 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(15,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 278624  inst.: 8464012 (ipc=116.5) sim_rate=43854 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 280124  inst.: 8490433 (ipc=89.5) sim_rate=43765 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:59:44 2019
GPGPU-Sim uArch: cycles simulated: 281124  inst.: 8504905 (ipc=78.0) sim_rate=43614 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: cycles simulated: 282624  inst.: 8527695 (ipc=66.2) sim_rate=43508 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: cycles simulated: 283624  inst.: 8542236 (ipc=60.5) sim_rate=43361 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:59:47 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(35,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 285124  inst.: 8564260 (ipc=53.9) sim_rate=43253 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: cycles simulated: 286124  inst.: 8580925 (ipc=50.7) sim_rate=43120 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: cycles simulated: 287624  inst.: 8603327 (ipc=46.6) sim_rate=43016 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 288624  inst.: 8617056 (ipc=44.2) sim_rate=42870 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 290124  inst.: 8641581 (ipc=41.5) sim_rate=42780 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:59:52 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(4,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 291124  inst.: 8656683 (ipc=39.9) sim_rate=42643 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 292624  inst.: 8681072 (ipc=37.9) sim_rate=42554 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 293624  inst.: 8697476 (ipc=36.8) sim_rate=42426 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:59:55 2019
GPGPU-Sim uArch: cycles simulated: 295124  inst.: 8719568 (ipc=35.2) sim_rate=42328 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 296124  inst.: 8735210 (ipc=34.3) sim_rate=42199 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:59:57 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(42,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 297624  inst.: 8757256 (ipc=33.0) sim_rate=42102 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 298624  inst.: 8770383 (ipc=32.2) sim_rate=41963 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: cycles simulated: 300124  inst.: 8790968 (ipc=31.1) sim_rate=41861 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 301124  inst.: 8803360 (ipc=30.4) sim_rate=41722 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 17:00:01 2019
GPGPU-Sim uArch: cycles simulated: 302624  inst.: 8826014 (ipc=29.6) sim_rate=41632 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 303624  inst.: 8841506 (ipc=29.1) sim_rate=41509 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 17:00:03 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(28,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 305124  inst.: 8862457 (ipc=28.3) sim_rate=41413 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 306124  inst.: 8876484 (ipc=27.9) sim_rate=41285 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 307624  inst.: 8899515 (ipc=27.3) sim_rate=41201 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 308624  inst.: 8913865 (ipc=26.9) sim_rate=41077 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: cycles simulated: 310124  inst.: 8937273 (ipc=26.5) sim_rate=40996 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 17:00:08 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(9,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 311124  inst.: 8953011 (ipc=26.2) sim_rate=40881 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 312124  inst.: 8968400 (ipc=25.9) sim_rate=40765 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: cycles simulated: 313624  inst.: 8992473 (ipc=25.5) sim_rate=40689 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: cycles simulated: 314624  inst.: 9009310 (ipc=25.3) sim_rate=40582 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 316124  inst.: 9029095 (ipc=24.8) sim_rate=40489 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 17:00:13 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(9,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 317124  inst.: 9043946 (ipc=24.6) sim_rate=40374 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 17:00:14 2019
GPGPU-Sim uArch: cycles simulated: 318624  inst.: 9066942 (ipc=24.3) sim_rate=40297 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: cycles simulated: 319624  inst.: 9083986 (ipc=24.1) sim_rate=40194 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 321124  inst.: 9107528 (ipc=23.9) sim_rate=40121 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: cycles simulated: 322124  inst.: 9122849 (ipc=23.7) sim_rate=40012 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 17:00:18 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(70,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 323624  inst.: 9145500 (ipc=23.4) sim_rate=39936 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 324624  inst.: 9159952 (ipc=23.2) sim_rate=39825 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 17:00:20 2019
GPGPU-Sim uArch: cycles simulated: 326124  inst.: 9184119 (ipc=23.0) sim_rate=39758 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: cycles simulated: 327124  inst.: 9201471 (ipc=22.9) sim_rate=39661 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 328624  inst.: 9222854 (ipc=22.7) sim_rate=39583 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 17:00:23 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(51,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 329624  inst.: 9240105 (ipc=22.6) sim_rate=39487 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 331124  inst.: 9265220 (ipc=22.4) sim_rate=39426 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: cycles simulated: 332624  inst.: 9290367 (ipc=22.3) sim_rate=39365 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: cycles simulated: 333624  inst.: 9306422 (ipc=22.2) sim_rate=39267 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 17:00:27 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(87,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 335124  inst.: 9330691 (ipc=22.0) sim_rate=39204 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: cycles simulated: 336124  inst.: 9344442 (ipc=21.9) sim_rate=39098 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 337624  inst.: 9366729 (ipc=21.7) sim_rate=39028 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: cycles simulated: 339124  inst.: 9389881 (ipc=21.6) sim_rate=38962 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 340124  inst.: 9408312 (ipc=21.5) sim_rate=38877 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 17:00:32 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(57,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 341624  inst.: 9428832 (ipc=21.4) sim_rate=38801 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 17:00:33 2019
GPGPU-Sim uArch: cycles simulated: 342624  inst.: 9444232 (ipc=21.3) sim_rate=38705 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: cycles simulated: 344124  inst.: 9467306 (ipc=21.1) sim_rate=38642 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 345624  inst.: 9488585 (ipc=21.0) sim_rate=38571 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: cycles simulated: 346624  inst.: 9503670 (ipc=20.9) sim_rate=38476 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 17:00:37 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(9,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 348124  inst.: 9525661 (ipc=20.8) sim_rate=38409 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: cycles simulated: 349624  inst.: 9548289 (ipc=20.7) sim_rate=38346 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75643,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(75644,274624)
GPGPU-Sim uArch: cycles simulated: 350624  inst.: 9563567 (ipc=20.6) sim_rate=38254 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (76270,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(76271,274624)
GPGPU-Sim uArch: cycles simulated: 352124  inst.: 9584156 (ipc=20.5) sim_rate=38183 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: cycles simulated: 353124  inst.: 9600407 (ipc=20.4) sim_rate=38096 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 17:00:42 2019
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(76,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 354624  inst.: 9620011 (ipc=20.3) sim_rate=38023 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 356124  inst.: 9641520 (ipc=20.2) sim_rate=37958 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (81504,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(81505,274624)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (82536,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(82537,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82630,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(82631,274624)
GPGPU-Sim uArch: cycles simulated: 357624  inst.: 9670876 (ipc=20.2) sim_rate=37925 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: cycles simulated: 358624  inst.: 9687469 (ipc=20.1) sim_rate=37841 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 17:00:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (84788,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(84789,274624)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(43,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 360124  inst.: 9715306 (ipc=20.1) sim_rate=37802 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 361124  inst.: 9733832 (ipc=20.1) sim_rate=37728 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: cycles simulated: 362624  inst.: 9759078 (ipc=20.0) sim_rate=37679 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (88187,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(88188,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (88976,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(88977,274624)
GPGPU-Sim uArch: cycles simulated: 363624  inst.: 9777246 (ipc=20.0) sim_rate=37604 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: cycles simulated: 365124  inst.: 9797980 (ipc=19.9) sim_rate=37540 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 17:00:51 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(76,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 366124  inst.: 9814314 (ipc=19.8) sim_rate=37459 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 17:00:52 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (92221,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(92222,274624)
GPGPU-Sim uArch: cycles simulated: 367624  inst.: 9841757 (ipc=19.8) sim_rate=37421 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (94404,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(94405,274624)
GPGPU-Sim uArch: cycles simulated: 369124  inst.: 9863876 (ipc=19.7) sim_rate=37363 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (94583,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(94584,274624)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (95105,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(95106,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (95263,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(95264,274624)
GPGPU-Sim uArch: cycles simulated: 370124  inst.: 9883813 (ipc=19.7) sim_rate=37297 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96313,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(96314,274624)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(76,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 371624  inst.: 9910493 (ipc=19.7) sim_rate=37257 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (97757,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(97758,274624)
GPGPU-Sim uArch: cycles simulated: 372624  inst.: 9930563 (ipc=19.7) sim_rate=37193 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: cycles simulated: 374124  inst.: 9954796 (ipc=19.7) sim_rate=37144 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 17:00:58 2019
GPGPU-Sim uArch: cycles simulated: 375124  inst.: 9970202 (ipc=19.6) sim_rate=37063 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 376624  inst.: 9992946 (ipc=19.6) sim_rate=37010 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 17:01:00 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(97,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 378124  inst.: 10017793 (ipc=19.5) sim_rate=36966 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: cycles simulated: 379624  inst.: 10040134 (ipc=19.4) sim_rate=36912 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: cycles simulated: 380624  inst.: 10056567 (ipc=19.4) sim_rate=36837 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: cycles simulated: 382124  inst.: 10080175 (ipc=19.4) sim_rate=36788 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 17:01:04 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(95,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 383624  inst.: 10103842 (ipc=19.3) sim_rate=36741 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: cycles simulated: 385124  inst.: 10129556 (ipc=19.3) sim_rate=36701 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 386124  inst.: 10145169 (ipc=19.3) sim_rate=36625 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: cycles simulated: 387624  inst.: 10168233 (ipc=19.2) sim_rate=36576 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 389124  inst.: 10192028 (ipc=19.2) sim_rate=36530 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 17:01:09 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(53,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 390624  inst.: 10215895 (ipc=19.1) sim_rate=36485 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: cycles simulated: 392124  inst.: 10239150 (ipc=19.1) sim_rate=36438 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 17:01:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (117682,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(117683,274624)
GPGPU-Sim uArch: cycles simulated: 393624  inst.: 10263711 (ipc=19.0) sim_rate=36396 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: cycles simulated: 395124  inst.: 10290737 (ipc=19.0) sim_rate=36363 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 17:01:13 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(32,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 396624  inst.: 10314461 (ipc=19.0) sim_rate=36318 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (123297,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(123298,274624)
GPGPU-Sim uArch: cycles simulated: 398124  inst.: 10347173 (ipc=19.0) sim_rate=36305 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (123774,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(123775,274624)
GPGPU-Sim uArch: cycles simulated: 399124  inst.: 10368036 (ipc=19.0) sim_rate=36251 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (125027,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(125028,274624)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(89,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 400624  inst.: 10397130 (ipc=19.0) sim_rate=36226 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (126264,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(126265,274624)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126561,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(126562,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (127100,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(127101,274624)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (127213,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(127214,274624)
GPGPU-Sim uArch: cycles simulated: 402124  inst.: 10429255 (ipc=19.1) sim_rate=36212 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 17:01:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (127565,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(127566,274624)
GPGPU-Sim uArch: cycles simulated: 403124  inst.: 10449806 (ipc=19.1) sim_rate=36158 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (129017,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(129018,274624)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (129269,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(129270,274624)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (129483,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(129484,274624)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(45,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 404624  inst.: 10484732 (ipc=19.1) sim_rate=36154 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (131464,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(131465,274624)
GPGPU-Sim uArch: cycles simulated: 406124  inst.: 10512902 (ipc=19.1) sim_rate=36126 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: cycles simulated: 407124  inst.: 10527333 (ipc=19.1) sim_rate=36052 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: cycles simulated: 408624  inst.: 10550297 (ipc=19.0) sim_rate=36007 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (134726,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(134727,274624)
GPGPU-Sim uArch: cycles simulated: 410124  inst.: 10575571 (ipc=19.0) sim_rate=35971 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 17:01:24 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(118,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 411624  inst.: 10599194 (ipc=19.0) sim_rate=35929 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: cycles simulated: 413124  inst.: 10619606 (ipc=18.9) sim_rate=35877 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 414624  inst.: 10641346 (ipc=18.9) sim_rate=35829 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (141184,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(141185,274624)
GPGPU-Sim uArch: cycles simulated: 416124  inst.: 10664942 (ipc=18.8) sim_rate=35788 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 17:01:28 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(118,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 417624  inst.: 10687235 (ipc=18.8) sim_rate=35743 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: cycles simulated: 419124  inst.: 10710355 (ipc=18.8) sim_rate=35701 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (144862,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(144863,274624)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (144915,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(144916,274624)
GPGPU-Sim uArch: cycles simulated: 420124  inst.: 10728035 (ipc=18.8) sim_rate=35641 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (146644,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(146645,274624)
GPGPU-Sim uArch: cycles simulated: 421624  inst.: 10753832 (ipc=18.7) sim_rate=35608 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 17:01:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (147348,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(147349,274624)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(76,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (147949,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(147950,274624)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (148160,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(148161,274624)
GPGPU-Sim uArch: cycles simulated: 423124  inst.: 10785043 (ipc=18.8) sim_rate=35594 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 424124  inst.: 10803063 (ipc=18.8) sim_rate=35536 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (150479,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(150480,274624)
GPGPU-Sim uArch: cycles simulated: 425624  inst.: 10829712 (ipc=18.8) sim_rate=35507 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (151705,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(151706,274624)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (152057,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(152058,274624)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (152342,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(152343,274624)
GPGPU-Sim uArch: cycles simulated: 427124  inst.: 10860464 (ipc=18.8) sim_rate=35491 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 17:01:36 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(127,0,0) tid=(8,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (153057,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(153058,274624)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (153215,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(153216,274624)
GPGPU-Sim uArch: cycles simulated: 428124  inst.: 10883931 (ipc=18.8) sim_rate=35452 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (153659,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(153660,274624)
GPGPU-Sim uArch: cycles simulated: 429624  inst.: 10913811 (ipc=18.8) sim_rate=35434 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (155355,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(155356,274624)
GPGPU-Sim uArch: cycles simulated: 430624  inst.: 10933856 (ipc=18.8) sim_rate=35384 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: cycles simulated: 432124  inst.: 10959073 (ipc=18.8) sim_rate=35351 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 17:01:40 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(78,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (157696,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(157697,274624)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (158936,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(158937,274624)
GPGPU-Sim uArch: cycles simulated: 433624  inst.: 10985368 (ipc=18.8) sim_rate=35322 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 434624  inst.: 11003469 (ipc=18.8) sim_rate=35267 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (161488,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(161489,274624)
GPGPU-Sim uArch: cycles simulated: 436124  inst.: 11030347 (ipc=18.8) sim_rate=35240 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: cycles simulated: 437624  inst.: 11055555 (ipc=18.8) sim_rate=35208 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 17:01:44 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(113,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 438624  inst.: 11072037 (ipc=18.7) sim_rate=35149 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (164336,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(164337,274624)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (165178,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(165179,274624)
GPGPU-Sim uArch: cycles simulated: 440124  inst.: 11106183 (ipc=18.8) sim_rate=35146 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (165578,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(165579,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (165788,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(165789,274624)
GPGPU-Sim uArch: cycles simulated: 441124  inst.: 11133676 (ipc=18.8) sim_rate=35122 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 17:01:47 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(123,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (167706,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(167707,274624)
GPGPU-Sim uArch: cycles simulated: 442624  inst.: 11167294 (ipc=18.9) sim_rate=35117 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (168014,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(168015,274624)
GPGPU-Sim uArch: cycles simulated: 443624  inst.: 11187690 (ipc=18.9) sim_rate=35071 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 445124  inst.: 11217203 (ipc=18.9) sim_rate=35053 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #3 (170633,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(170634,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (170695,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(170696,274624)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (171642,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(171643,274624)
GPGPU-Sim uArch: cycles simulated: 446624  inst.: 11245078 (ipc=18.9) sim_rate=35031 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 17:01:51 2019
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(129,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 447624  inst.: 11262735 (ipc=18.9) sim_rate=34977 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (173202,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(173203,274624)
GPGPU-Sim uArch: cycles simulated: 449124  inst.: 11288330 (ipc=18.9) sim_rate=34948 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (175299,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(175300,274624)
GPGPU-Sim uArch: cycles simulated: 450124  inst.: 11309832 (ipc=18.9) sim_rate=34906 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 17:01:54 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (176255,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(176256,274624)
GPGPU-Sim uArch: cycles simulated: 451624  inst.: 11337392 (ipc=18.9) sim_rate=34884 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 17:01:55 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(118,0,0) tid=(111,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (177319,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(177320,274624)
GPGPU-Sim uArch: cycles simulated: 452624  inst.: 11357662 (ipc=18.9) sim_rate=34839 (inst/sec) elapsed = 0:0:05:26 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: cycles simulated: 454124  inst.: 11383809 (ipc=18.9) sim_rate=34812 (inst/sec) elapsed = 0:0:05:27 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: cycles simulated: 455624  inst.: 11405639 (ipc=18.8) sim_rate=34773 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 457124  inst.: 11430469 (ipc=18.8) sim_rate=34743 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 17:01:59 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(65,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 458124  inst.: 11445618 (ipc=18.8) sim_rate=34683 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: cycles simulated: 459624  inst.: 11474546 (ipc=18.8) sim_rate=34666 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 17:02:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (185183,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(185184,274624)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (185878,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (185878,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(185879,274624)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(185879,274624)
GPGPU-Sim uArch: cycles simulated: 461124  inst.: 11504222 (ipc=18.8) sim_rate=34651 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (187739,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(187740,274624)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(84,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 462624  inst.: 11533440 (ipc=18.8) sim_rate=34634 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (188816,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(188817,274624)
GPGPU-Sim uArch: cycles simulated: 464124  inst.: 11563674 (ipc=18.8) sim_rate=34621 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: Shader 4 finished CTA #4 (189597,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(189598,274624)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (189968,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(189969,274624)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (190167,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(190168,274624)
GPGPU-Sim uArch: cycles simulated: 465124  inst.: 11582805 (ipc=18.8) sim_rate=34575 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (191220,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(191221,274624)
GPGPU-Sim uArch: cycles simulated: 466624  inst.: 11610795 (ipc=18.8) sim_rate=34555 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (192550,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(192551,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (192645,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(192646,274624)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(138,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 467624  inst.: 11634257 (ipc=18.8) sim_rate=34523 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (193563,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(193564,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (194222,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(194223,274624)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (194453,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(194454,274624)
GPGPU-Sim uArch: cycles simulated: 469124  inst.: 11665036 (ipc=18.9) sim_rate=34511 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 470624  inst.: 11692633 (ipc=18.8) sim_rate=34491 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (196394,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(196395,274624)
GPGPU-Sim uArch: cycles simulated: 471624  inst.: 11711088 (ipc=18.8) sim_rate=34444 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 17:02:10 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(105,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (198403,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(198404,274624)
GPGPU-Sim uArch: cycles simulated: 473124  inst.: 11734858 (ipc=18.8) sim_rate=34413 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: cycles simulated: 474624  inst.: 11755997 (ipc=18.8) sim_rate=34374 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (200740,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(200741,274624)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (200786,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(200787,274624)
GPGPU-Sim uArch: cycles simulated: 475624  inst.: 11772985 (ipc=18.8) sim_rate=34323 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (201832,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(201833,274624)
GPGPU-Sim uArch: cycles simulated: 477124  inst.: 11803261 (ipc=18.8) sim_rate=34311 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 17:02:14 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(154,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 478624  inst.: 11831015 (ipc=18.8) sim_rate=34292 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: cycles simulated: 479624  inst.: 11845427 (ipc=18.8) sim_rate=34235 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (205459,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(205460,274624)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (205957,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(205958,274624)
GPGPU-Sim uArch: cycles simulated: 481124  inst.: 11869771 (ipc=18.7) sim_rate=34206 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (207332,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(207333,274624)
GPGPU-Sim uArch: cycles simulated: 482624  inst.: 11897377 (ipc=18.7) sim_rate=34187 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (208321,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(208322,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (208600,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(208601,274624)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(150,0,0) tid=(89,0,0)
GPGPU-Sim uArch: cycles simulated: 483624  inst.: 11918184 (ipc=18.8) sim_rate=34149 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (209126,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(209127,274624)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (209312,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(209313,274624)
GPGPU-Sim uArch: cycles simulated: 485124  inst.: 11953679 (ipc=18.8) sim_rate=34153 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: cycles simulated: 486124  inst.: 11970030 (ipc=18.8) sim_rate=34102 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (212323,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(212324,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (212491,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(212492,274624)
GPGPU-Sim uArch: cycles simulated: 487624  inst.: 11992579 (ipc=18.8) sim_rate=34069 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (213272,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(213273,274624)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (213332,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(213333,274624)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(173,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 489124  inst.: 12019610 (ipc=18.7) sim_rate=34049 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: cycles simulated: 490124  inst.: 12036820 (ipc=18.7) sim_rate=34002 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 17:02:24 2019
GPGPU-Sim uArch: cycles simulated: 491624  inst.: 12061003 (ipc=18.7) sim_rate=33974 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: cycles simulated: 493124  inst.: 12080377 (ipc=18.7) sim_rate=33933 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: cycles simulated: 494624  inst.: 12101464 (ipc=18.7) sim_rate=33897 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 17:02:27 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(125,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (220952,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(220953,274624)
GPGPU-Sim uArch: cycles simulated: 495624  inst.: 12118291 (ipc=18.6) sim_rate=33849 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (222140,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(222141,274624)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (222277,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(222278,274624)
GPGPU-Sim uArch: cycles simulated: 497124  inst.: 12152354 (ipc=18.7) sim_rate=33850 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 17:02:29 2019
GPGPU-Sim uArch: cycles simulated: 498624  inst.: 12179870 (ipc=18.7) sim_rate=33832 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (224278,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(224279,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (224860,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(224861,274624)
GPGPU-Sim uArch: cycles simulated: 499624  inst.: 12198787 (ipc=18.7) sim_rate=33791 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 17:02:31 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(171,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (225490,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(225491,274624)
GPGPU-Sim uArch: cycles simulated: 501124  inst.: 12234099 (ipc=18.7) sim_rate=33795 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 17:02:32 2019
GPGPU-Sim uArch: cycles simulated: 502124  inst.: 12248427 (ipc=18.7) sim_rate=33742 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (227541,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(227542,274624)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (228145,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(228146,274624)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (228819,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(228820,274624)
GPGPU-Sim uArch: cycles simulated: 503624  inst.: 12277030 (ipc=18.7) sim_rate=33728 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (230180,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(230181,274624)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(189,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 505124  inst.: 12300951 (ipc=18.7) sim_rate=33701 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: cycles simulated: 506124  inst.: 12314250 (ipc=18.6) sim_rate=33645 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (231663,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(231664,274624)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (232197,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(232198,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (232346,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(232347,274624)
GPGPU-Sim uArch: cycles simulated: 507624  inst.: 12340599 (ipc=18.6) sim_rate=33625 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: cycles simulated: 508624  inst.: 12357068 (ipc=18.6) sim_rate=33578 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (234087,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(234088,274624)
GPGPU-Sim uArch: cycles simulated: 510124  inst.: 12379657 (ipc=18.6) sim_rate=33549 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 17:02:39 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(190,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (236822,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(236823,274624)
GPGPU-Sim uArch: cycles simulated: 511624  inst.: 12401102 (ipc=18.6) sim_rate=33516 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (237986,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(237987,274624)
GPGPU-Sim uArch: cycles simulated: 512624  inst.: 12419764 (ipc=18.6) sim_rate=33476 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: cycles simulated: 514124  inst.: 12444082 (ipc=18.6) sim_rate=33451 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (239734,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(239735,274624)
GPGPU-Sim uArch: cycles simulated: 515624  inst.: 12465991 (ipc=18.5) sim_rate=33420 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (241756,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(241757,274624)
GPGPU-Sim uArch: cycles simulated: 516624  inst.: 12480207 (ipc=18.5) sim_rate=33369 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 17:02:44 2019
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(143,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (243417,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(243418,274624)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (243428,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(243429,274624)
GPGPU-Sim uArch: cycles simulated: 518124  inst.: 12502133 (ipc=18.5) sim_rate=33339 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (244176,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(244177,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (244969,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(244970,274624)
GPGPU-Sim uArch: cycles simulated: 519624  inst.: 12530239 (ipc=18.5) sim_rate=33325 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (245575,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(245576,274624)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (245999,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(246000,274624)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (246073,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(246074,274624)
GPGPU-Sim uArch: cycles simulated: 521124  inst.: 12557698 (ipc=18.5) sim_rate=33309 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 17:02:47 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (246726,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(246727,274624)
GPGPU-Sim uArch: cycles simulated: 522124  inst.: 12578615 (ipc=18.5) sim_rate=33276 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (247595,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(247596,274624)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(206,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (248740,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(248741,274624)
GPGPU-Sim uArch: cycles simulated: 523624  inst.: 12604423 (ipc=18.5) sim_rate=33257 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (249637,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(249638,274624)
GPGPU-Sim uArch: cycles simulated: 524624  inst.: 12619506 (ipc=18.5) sim_rate=33209 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (250108,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(250109,274624)
GPGPU-Sim uArch: cycles simulated: 526124  inst.: 12642760 (ipc=18.5) sim_rate=33183 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 527124  inst.: 12656782 (ipc=18.5) sim_rate=33132 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (252637,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(252638,274624)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(185,0,0) tid=(172,0,0)
GPGPU-Sim uArch: cycles simulated: 528624  inst.: 12680343 (ipc=18.4) sim_rate=33107 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: cycles simulated: 529624  inst.: 12694472 (ipc=18.4) sim_rate=33058 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 17:02:54 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (256122,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(256123,274624)
GPGPU-Sim uArch: cycles simulated: 531124  inst.: 12720396 (ipc=18.4) sim_rate=33039 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (256990,274624), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(256991,274624)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (257331,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(257332,274624)
GPGPU-Sim uArch: cycles simulated: 532624  inst.: 12746291 (ipc=18.4) sim_rate=33021 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (258081,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(258082,274624)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (258294,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(258295,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (258571,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(258572,274624)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (258901,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(258902,274624)
GPGPU-Sim uArch: cycles simulated: 533624  inst.: 12767622 (ipc=18.4) sim_rate=32991 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 17:02:57 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(137,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (259657,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(259658,274624)
GPGPU-Sim uArch: cycles simulated: 535124  inst.: 12797504 (ipc=18.4) sim_rate=32983 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (260729,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(260730,274624)
GPGPU-Sim uArch: cycles simulated: 536124  inst.: 12813629 (ipc=18.4) sim_rate=32939 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (262870,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(262871,274624)
GPGPU-Sim uArch: cycles simulated: 537624  inst.: 12835581 (ipc=18.4) sim_rate=32911 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (263009,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(263010,274624)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (263890,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(263891,274624)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (263926,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(263927,274624)
GPGPU-Sim uArch: cycles simulated: 538624  inst.: 12855917 (ipc=18.4) sim_rate=32879 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (264076,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(264077,274624)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(158,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 540124  inst.: 12880884 (ipc=18.4) sim_rate=32859 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (265724,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(265725,274624)
GPGPU-Sim uArch: cycles simulated: 541124  inst.: 12897876 (ipc=18.4) sim_rate=32819 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (267074,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(267075,274624)
GPGPU-Sim uArch: cycles simulated: 542624  inst.: 12918687 (ipc=18.4) sim_rate=32788 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: cycles simulated: 543624  inst.: 12933609 (ipc=18.3) sim_rate=32743 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (269770,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(269771,274624)
GPGPU-Sim uArch: cycles simulated: 544624  inst.: 12952456 (ipc=18.3) sim_rate=32708 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 17:03:06 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(215,0,0) tid=(219,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (271014,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(271015,274624)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (271255,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(271256,274624)
GPGPU-Sim uArch: cycles simulated: 546124  inst.: 12982459 (ipc=18.4) sim_rate=32701 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (271556,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(271557,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (271670,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(271671,274624)
GPGPU-Sim uArch: cycles simulated: 547624  inst.: 13009356 (ipc=18.4) sim_rate=32686 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: cycles simulated: 548624  inst.: 13024747 (ipc=18.3) sim_rate=32643 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (274026,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(274027,274624)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (274046,274624), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(274047,274624)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (275106,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(275107,274624)
GPGPU-Sim uArch: cycles simulated: 550124  inst.: 13054212 (ipc=18.4) sim_rate=32635 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (275649,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(275650,274624)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(235,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (275693,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(275694,274624)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (276173,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(276174,274624)
GPGPU-Sim uArch: cycles simulated: 551124  inst.: 13081133 (ipc=18.4) sim_rate=32621 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (276732,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(276733,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (277522,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(277523,274624)
GPGPU-Sim uArch: cycles simulated: 552624  inst.: 13108824 (ipc=18.4) sim_rate=32609 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: cycles simulated: 553624  inst.: 13126748 (ipc=18.4) sim_rate=32572 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (279552,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(279553,274624)
GPGPU-Sim uArch: cycles simulated: 554624  inst.: 13146458 (ipc=18.4) sim_rate=32540 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (280374,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(280375,274624)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(186,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 556124  inst.: 13175914 (ipc=18.4) sim_rate=32533 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (281742,274624), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(281743,274624)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (282059,274624), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(282060,274624)
GPGPU-Sim uArch: cycles simulated: 557124  inst.: 13196188 (ipc=18.4) sim_rate=32502 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (283344,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(283345,274624)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (283591,274624), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(283592,274624)
GPGPU-Sim uArch: cycles simulated: 558624  inst.: 13226986 (ipc=18.4) sim_rate=32498 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (284209,274624), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(284210,274624)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (284728,274624), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(284729,274624)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (284755,274624), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(284756,274624)
GPGPU-Sim uArch: cycles simulated: 559624  inst.: 13248012 (ipc=18.4) sim_rate=32470 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 17:03:18 2019
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(179,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (286158,274624), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(286159,274624)
GPGPU-Sim uArch: cycles simulated: 561124  inst.: 13275021 (ipc=18.4) sim_rate=32457 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (286840,274624), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(286841,274624)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (286870,274624), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(286871,274624)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (286999,274624), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(287000,274624)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (287274,274624), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(287275,274624)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (287439,274624), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(287440,274624)
GPGPU-Sim uArch: cycles simulated: 562624  inst.: 13309654 (ipc=18.4) sim_rate=32462 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (288060,274624), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(288061,274624)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (288605,274624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 563624  inst.: 13327828 (ipc=18.4) sim_rate=32427 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (289448,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (289529,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (290153,274624), 4 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(194,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 565124  inst.: 13350379 (ipc=18.4) sim_rate=32403 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (291042,274624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 566124  inst.: 13366187 (ipc=18.4) sim_rate=32363 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 17:03:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (292179,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (292496,274624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 567624  inst.: 13387759 (ipc=18.4) sim_rate=32337 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (293033,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (293223,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (293231,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (293728,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (294046,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (294080,274624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 569124  inst.: 13411956 (ipc=18.4) sim_rate=32317 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (295389,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (295394,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (295759,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (295776,274624), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 570624  inst.: 13435751 (ipc=18.4) sim_rate=32297 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296239,274624), 3 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(237,0,0) tid=(109,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (296842,274624), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 572124  inst.: 13462664 (ipc=18.4) sim_rate=32284 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (297705,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (297745,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (297839,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (297972,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (298243,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (298549,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (298848,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 573624  inst.: 13484702 (ipc=18.3) sim_rate=32260 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (299144,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (299180,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (299657,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (299659,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (299820,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (300364,274624), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 575124  inst.: 13504113 (ipc=18.3) sim_rate=32229 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (300652,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (300716,274624), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (300730,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (300804,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (301297,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (301326,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (301682,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (301690,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (302167,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (302337,274624), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 577124  inst.: 13529140 (ipc=18.3) sim_rate=32212 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (302529,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (302703,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (302859,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (303058,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (303062,274624), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (303091,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (303233,274624), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(250,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (303390,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (303600,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (303610,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (303668,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (303931,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (304079,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (304152,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (304212,274624), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 579124  inst.: 13553485 (ipc=18.2) sim_rate=32193 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (304533,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (304591,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (304655,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (304725,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (304764,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (304993,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (305106,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (305139,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (305196,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (305196,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (305234,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (305272,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (305294,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (305422,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (305534,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (305678,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (305828,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (305838,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (305963,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (305997,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (306132,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (306147,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (306397,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (306533,274624), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (306568,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (307018,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (307027,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (307197,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (307199,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (307299,274624), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (307339,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (307370,274624), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (307935,274624), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 307936
gpu_sim_insn = 5571531
gpu_ipc =      18.0931
gpu_tot_sim_cycle = 582560
gpu_tot_sim_insn = 13569586
gpu_tot_ipc =      23.2930
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1187293
gpu_stall_icnt2sh    = 3174090
gpu_total_sim_rate=32155

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789655
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 77518, Miss = 54358, Miss_rate = 0.701, Pending_hits = 2909, Reservation_fails = 444565
	L1D_cache_core[1]: Access = 74280, Miss = 52004, Miss_rate = 0.700, Pending_hits = 2907, Reservation_fails = 435907
	L1D_cache_core[2]: Access = 78775, Miss = 55461, Miss_rate = 0.704, Pending_hits = 2946, Reservation_fails = 449865
	L1D_cache_core[3]: Access = 73967, Miss = 51906, Miss_rate = 0.702, Pending_hits = 2808, Reservation_fails = 431267
	L1D_cache_core[4]: Access = 76643, Miss = 53371, Miss_rate = 0.696, Pending_hits = 2798, Reservation_fails = 445415
	L1D_cache_core[5]: Access = 76329, Miss = 53520, Miss_rate = 0.701, Pending_hits = 2890, Reservation_fails = 445823
	L1D_cache_core[6]: Access = 76901, Miss = 53952, Miss_rate = 0.702, Pending_hits = 2835, Reservation_fails = 446650
	L1D_cache_core[7]: Access = 77723, Miss = 54627, Miss_rate = 0.703, Pending_hits = 2945, Reservation_fails = 452114
	L1D_cache_core[8]: Access = 78013, Miss = 54967, Miss_rate = 0.705, Pending_hits = 2887, Reservation_fails = 445585
	L1D_cache_core[9]: Access = 78792, Miss = 55153, Miss_rate = 0.700, Pending_hits = 3070, Reservation_fails = 450907
	L1D_cache_core[10]: Access = 76158, Miss = 52968, Miss_rate = 0.696, Pending_hits = 2718, Reservation_fails = 439348
	L1D_cache_core[11]: Access = 78001, Miss = 54656, Miss_rate = 0.701, Pending_hits = 2907, Reservation_fails = 452646
	L1D_cache_core[12]: Access = 79562, Miss = 56514, Miss_rate = 0.710, Pending_hits = 3022, Reservation_fails = 453711
	L1D_cache_core[13]: Access = 78224, Miss = 55129, Miss_rate = 0.705, Pending_hits = 2898, Reservation_fails = 444885
	L1D_cache_core[14]: Access = 79361, Miss = 55500, Miss_rate = 0.699, Pending_hits = 2934, Reservation_fails = 451656
	L1D_total_cache_accesses = 1160247
	L1D_total_cache_misses = 814086
	L1D_total_cache_miss_rate = 0.7016
	L1D_total_cache_pending_hits = 43474
	L1D_total_cache_reservation_fails = 6690344
	L1D_cache_data_port_util = 0.036
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 117489
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 299288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 43307
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 408980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4139336
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117009
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405106
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2551008
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788663
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1969, 2796, 2723, 2606, 2336, 2020, 2147, 2365, 2198, 2364, 2421, 2380, 2231, 2300, 2495, 2009, 1976, 2202, 2271, 2375, 2594, 1960, 2066, 1983, 1581, 1470, 2083, 1983, 1886, 1705, 1734, 1772, 1732, 1576, 2425, 1874, 2301, 1817, 1670, 1855, 1654, 1433, 1740, 1445, 1760, 1445, 1433, 1585, 
gpgpu_n_tot_thrd_icount = 46766944
gpgpu_n_tot_w_icount = 1461467
gpgpu_n_stall_shd_mem = 7492194
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 408980
gpgpu_n_mem_write_global = 408672
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1819468
gpgpu_n_store_insn = 665088
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333269
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7488783
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12723979	W0_Idle:734083	W0_Scoreboard:1854325	W1:350819	W2:167246	W3:108236	W4:77077	W5:59938	W6:52877	W7:46840	W8:43214	W9:40618	W10:37672	W11:34282	W12:30790	W13:27380	W14:23296	W15:18843	W16:16616	W17:14745	W18:13179	W19:13113	W20:13086	W21:11653	W22:13729	W23:13206	W24:12523	W25:11993	W26:9931	W27:7502	W28:4186	W29:1630	W30:834	W31:93	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3271840 {8:408980,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16367296 {40:408404,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55621280 {136:408980,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3269376 {8:408672,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 607 
maxdqlatency = 0 
maxmflatency = 1204 
averagemflatency = 387 
max_icnt2mem_latency = 874 
max_icnt2sh_latency = 582482 
mrq_lat_table:35260 	3483 	1036 	2767 	4263 	671 	346 	138 	3 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	108571 	581023 	128030 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	39894 	14936 	54623 	296224 	190546 	218804 	2700 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30509 	179807 	184948 	13664 	67 	0 	0 	2 	9 	35 	924 	10049 	23232 	59330 	127050 	171876 	16165 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	1095 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        20        22        27        30        25        32        32        32        32        31        24        32        33        35        34 
dram[1]:        30        31        26        21        22        27        30        28        26        20        24        23        37        35        39        38 
dram[2]:        20        23        30        32        31        32        32        32        30        30        27        24        32        42        48        52 
dram[3]:        33        33        27        37        34        23        26        32        26        26        27        26        32        30        33        33 
dram[4]:        33        34        32        31        29        28        32        32        32        32        24        26        33        32        33        33 
dram[5]:        31        27        31        31        23        22        31        30        29        26        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     46434     49190     52327     34854     92017     46487     47314     48152     53308     37533     61617     51893     87668     70723     79572     78794 
dram[1]:     43355     53997     42394     42343     57887     96961     46431     38084     46048     54160     46635     57156     52483     76396     79412     69858 
dram[2]:     42137     51170     57315     40465     37347     35115     36923     56071     54509     34562     67046     40190     49788     86845    101970    118389 
dram[3]:     88391     54399     81319     53407     45465     35731     33687     37457     34265     53846     43382     81601     42506     76744     59448     54840 
dram[4]:     57856     51730     32777     32939     52384     77563     62310     56869     42972     43014     42631     55172    113448     70035     59774     77022 
dram[5]:     58969     56656     68414     62616     86675     49566     47909     48756     47925     31054     55969     51451     78886     73959    100732    115166 
average row accesses per activate:
dram[0]:  3.933333  3.541401  3.226519  3.421687  4.574074  3.785185  3.739130  3.958042  5.479592  4.367188  4.038095  3.902655  5.879310  5.171429  6.775510  6.500000 
dram[1]:  4.042253  4.478261  4.067114  3.681529  3.288235  3.470968  3.131980  3.358586  3.315217  3.450867  4.252101  3.266667  4.056180  5.253521  7.018868  6.517241 
dram[2]:  3.327273  3.439306  4.280303  4.028369  3.686131  4.285714  4.702479  4.055172  3.863014  3.653846  3.624114  3.152866  6.611111  5.916667  8.380953  7.711111 
dram[3]:  3.457317  3.482143  4.457365  4.884956  4.709091  3.985294  4.457365  3.831081  3.368132  3.477011  3.260000  3.302013  4.805555  5.086957  5.718750  5.833333 
dram[4]:  4.521739  4.294117  3.857143  3.509434  4.163793  4.105691  3.744967  4.562500  4.229008  4.330883  4.000000  4.765957  5.164179  5.616667  7.413043  7.902439 
dram[5]:  3.829932  3.245810  3.365714  3.268157  3.610738  3.554795  5.083333  3.917808  4.136691  3.481928  3.790698  3.708955  4.560976  6.101695  6.509804  5.844828 
average row locality = 47971/11799 = 4.065683
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       412       433       433       401       401       485       452       433       455       375       383       327       343       329       338 
dram[1]:       416       441       435       434       437       429       496       521       482       477       412       407       343       358       372       378 
dram[2]:       413       427       426       420       401       420       460       471       456       471       425       416       352       348       351       347 
dram[3]:       406       421       425       416       399       420       464       460       479       473       414       405       329       338       366       350 
dram[4]:       393       389       420       418       397       404       460       428       461       474       398       380       329       327       340       324 
dram[5]:       413       415       439       446       417       409       441       467       470       463       410       409       354       345       332       339 
total reads: 39310
bank skew: 521/324 = 1.61
chip skew: 6838/6342 = 1.08
number of total write accesses:
dram[0]:       139       144       151       135        93       110       117       114       104       104        49        58        14        19         3         0 
dram[1]:       158       177       171       144       122       109       121       144       128       120        94        83        18        15         0         0 
dram[2]:       136       168       139       148       104       120       109       117       108        99        86        79         5         7         1         0 
dram[3]:       161       164       150       136       119       122       111       107       134       132        75        87        17        13         0         0 
dram[4]:       127       122       147       140        86       101        98        83        93       115        70        68        17        10         1         0 
dram[5]:       150       166       150       139       121       110       108       105       105       115        79        88        20        15         0         0 
total reads: 8661
min_bank_accesses = 0!
chip skew: 1604/1278 = 1.26
average mf latency per bank:
dram[0]:       2734      2682      2976      3049      3565      3410      3097      3187      2997      2842      8201      8183     15538     14428     19449     19195
dram[1]:       2682      2556      2899      3115      3285      3484      3121      2982      2851      2935      7010      7706     14603     14720     17973     18127
dram[2]:       2756      2514      2980      2861      3481      3233      3163      3000      2968      2990      6889      7701     14807     15423     18285     19148
dram[3]:       2813      2629      2969      3147      3411      3213      3253      3261      2716      2741      7299      7424     15484     15469     18074     19194
dram[4]:       3670      2874      3921      3096      4786      3463      4369      3488      3908      2691     50798      8307     20708     16319     25755     20293
dram[5]:       2668      2758      3006      3137      3302      3529      3354      3238      2803      2874      7494      7557     14305     15243     19387     19769
maximum mf latency per bank:
dram[0]:        823       857       851       850       974      1018       832      1070       839       836       847       883       845       827       932       881
dram[1]:        985      1008       965       953       926      1046       849      1032       878       970       962       975       943       943       953       915
dram[2]:        817       801       883       870       948       903       843       838       968       925       910      1001       972       888       853      1080
dram[3]:        865       935       902       867      1051       868       873       944       871       960      1160      1062       865       877       940       922
dram[4]:       1073       896      1025       892      1089       864      1103       884      1099      1204      1152       831      1092      1035      1056      1042
dram[5]:        976       981       882       990       881      1022       914       974       860       965       887       979       833       924       977       981

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=750590 n_act=1859 n_pre=1843 n_req=7746 n_rd=12784 n_write=1899 bw_util=0.03819
n_activity=122435 dram_eff=0.2398
bk0: 784a 761978i bk1: 824a 760901i bk2: 866a 760372i bk3: 866a 760374i bk4: 802a 762732i bk5: 802a 761858i bk6: 970a 760406i bk7: 904a 760899i bk8: 866a 762247i bk9: 910a 761887i bk10: 750a 763487i bk11: 766a 762843i bk12: 654a 765023i bk13: 686a 764486i bk14: 658a 765727i bk15: 676a 765515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0713508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=748655 n_act=2203 n_pre=2187 n_req=8442 n_rd=13676 n_write=2254 bw_util=0.04143
n_activity=136321 dram_eff=0.2337
bk0: 832a 761504i bk1: 882a 761298i bk2: 870a 760888i bk3: 868a 760993i bk4: 874a 760879i bk5: 858a 761295i bk6: 992a 759587i bk7: 1042a 758718i bk8: 964a 760340i bk9: 954a 760341i bk10: 824a 762425i bk11: 814a 761687i bk12: 686a 764289i bk13: 716a 764690i bk14: 744a 765567i bk15: 756a 765406i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0524581
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=749913 n_act=1941 n_pre=1925 n_req=8030 n_rd=13208 n_write=1988 bw_util=0.03952
n_activity=126731 dram_eff=0.2398
bk0: 826a 761468i bk1: 854a 760634i bk2: 852a 761579i bk3: 840a 761294i bk4: 802a 762030i bk5: 840a 761919i bk6: 920a 761745i bk7: 942a 761014i bk8: 912a 761523i bk9: 942a 761287i bk10: 850a 762003i bk11: 832a 761366i bk12: 704a 765096i bk13: 696a 764862i bk14: 702a 765807i bk15: 694a 765900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0656874
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=749672 n_act=2017 n_pre=2001 n_req=8093 n_rd=13130 n_write=2155 bw_util=0.03975
n_activity=130844 dram_eff=0.2336
bk0: 812a 761136i bk1: 842a 760850i bk2: 850a 761709i bk3: 832a 762222i bk4: 798a 762202i bk5: 840a 761781i bk6: 928a 761910i bk7: 920a 761141i bk8: 958a 760446i bk9: 946a 760388i bk10: 828a 762114i bk11: 810a 761987i bk12: 658a 764769i bk13: 676a 764710i bk14: 732a 765182i bk15: 700a 765677i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0507364
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=751051 n_act=1732 n_pre=1716 n_req=7620 n_rd=12684 n_write=1792 bw_util=0.03765
n_activity=123278 dram_eff=0.2349
bk0: 786a 762824i bk1: 778a 762580i bk2: 840a 761749i bk3: 836a 760751i bk4: 794a 763226i bk5: 808a 762034i bk6: 920a 760572i bk7: 856a 762320i bk8: 922a 761946i bk9: 948a 760594i bk10: 796a 763004i bk11: 760a 763197i bk12: 658a 764713i bk13: 654a 764963i bk14: 680a 765679i bk15: 648a 765703i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.073464
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=768975 n_nop=749680 n_act=2047 n_pre=2031 n_req=8040 n_rd=13138 n_write=2079 bw_util=0.03958
n_activity=128286 dram_eff=0.2372
bk0: 826a 761727i bk1: 830a 760600i bk2: 878a 760725i bk3: 892a 760349i bk4: 834a 761095i bk5: 818a 761573i bk6: 882a 761748i bk7: 934a 760979i bk8: 940a 761465i bk9: 926a 760372i bk10: 820a 762574i bk11: 818a 761954i bk12: 708a 764436i bk13: 690a 764895i bk14: 664a 765596i bk15: 678a 765672i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0580318

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64228, Miss = 3175, Miss_rate = 0.049, Pending_hits = 15, Reservation_fails = 248
L2_cache_bank[1]: Access = 64653, Miss = 3217, Miss_rate = 0.050, Pending_hits = 10, Reservation_fails = 298
L2_cache_bank[2]: Access = 64576, Miss = 3393, Miss_rate = 0.053, Pending_hits = 13, Reservation_fails = 115
L2_cache_bank[3]: Access = 65894, Miss = 3445, Miss_rate = 0.052, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 64012, Miss = 3284, Miss_rate = 0.051, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 64748, Miss = 3320, Miss_rate = 0.051, Pending_hits = 10, Reservation_fails = 296
L2_cache_bank[6]: Access = 64906, Miss = 3282, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 65111, Miss = 3283, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 104025, Miss = 3198, Miss_rate = 0.031, Pending_hits = 9, Reservation_fails = 426
L2_cache_bank[9]: Access = 64840, Miss = 3144, Miss_rate = 0.048, Pending_hits = 10, Reservation_fails = 512
L2_cache_bank[10]: Access = 65323, Miss = 3276, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 0
L2_cache_bank[11]: Access = 65411, Miss = 3293, Miss_rate = 0.050, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 817727
L2_total_cache_misses = 39310
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 119
L2_total_cache_reservation_fails = 1895
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 374720
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34243
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1552
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 403517
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 93
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5062
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=2453917
icnt_total_pkts_simt_to_mem=1227037
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.3861
	minimum = 6
	maximum = 811
Network latency average = 40.4313
	minimum = 6
	maximum = 683
Slowest packet = 1450512
Flit latency average = 28.8744
	minimum = 6
	maximum = 682
Slowest flit = 3194354
Fragmentation average = 0.0951521
	minimum = 0
	maximum = 395
Injected packet rate average = 0.106315
	minimum = 0.094052 (at node 13)
	maximum = 0.1662 (at node 23)
Accepted packet rate average = 0.106315
	minimum = 0.094052 (at node 13)
	maximum = 0.1662 (at node 23)
Injected flit rate average = 0.253743
	minimum = 0.132843 (at node 13)
	maximum = 0.440361 (at node 23)
Accepted flit rate average= 0.253743
	minimum = 0.158945 (at node 19)
	maximum = 0.328026 (at node 3)
Injected packet length average = 2.38671
Accepted packet length average = 2.38671
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.222 (6 samples)
	minimum = 6 (6 samples)
	maximum = 330.5 (6 samples)
Network latency average = 22.4382 (6 samples)
	minimum = 6 (6 samples)
	maximum = 265.833 (6 samples)
Flit latency average = 18.0052 (6 samples)
	minimum = 6 (6 samples)
	maximum = 263.667 (6 samples)
Fragmentation average = 0.032841 (6 samples)
	minimum = 0 (6 samples)
	maximum = 148 (6 samples)
Injected packet rate average = 0.0541887 (6 samples)
	minimum = 0.0416857 (6 samples)
	maximum = 0.116741 (6 samples)
Accepted packet rate average = 0.0541887 (6 samples)
	minimum = 0.0416857 (6 samples)
	maximum = 0.116741 (6 samples)
Injected flit rate average = 0.119603 (6 samples)
	minimum = 0.0630298 (6 samples)
	maximum = 0.233733 (6 samples)
Accepted flit rate average = 0.119603 (6 samples)
	minimum = 0.0806098 (6 samples)
	maximum = 0.222663 (6 samples)
Injected packet size average = 2.20716 (6 samples)
Accepted packet size average = 2.20716 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 2 sec (422 sec)
gpgpu_simulation_rate = 32155 (inst/sec)
gpgpu_simulation_rate = 1380 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,582560)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,582560)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,582560)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,582560)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,582560)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,582560)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,582560)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(49,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(8,0,0) tid=(150,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(82,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 583060  inst.: 13875439 (ipc=611.7) sim_rate=32802 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 17:03:33 2019
GPGPU-Sim uArch: cycles simulated: 583560  inst.: 13890839 (ipc=321.3) sim_rate=32761 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 17:03:34 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(24,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 585060  inst.: 13911182 (ipc=136.6) sim_rate=32732 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 586060  inst.: 13925551 (ipc=101.7) sim_rate=32689 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 17:03:36 2019
GPGPU-Sim uArch: cycles simulated: 587060  inst.: 13942344 (ipc=82.8) sim_rate=32651 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: cycles simulated: 588560  inst.: 13966922 (ipc=66.2) sim_rate=32632 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: cycles simulated: 589560  inst.: 13982457 (ipc=59.0) sim_rate=32593 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 17:03:39 2019
GPGPU-Sim uArch: cycles simulated: 590560  inst.: 13997257 (ipc=53.5) sim_rate=32551 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 17:03:40 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(3,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 592060  inst.: 14022307 (ipc=47.7) sim_rate=32534 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (10468,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(10469,582560)
GPGPU-Sim uArch: cycles simulated: 593060  inst.: 14037880 (ipc=44.6) sim_rate=32495 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11320,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11321,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11498,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11499,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11525,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11526,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11640,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(11641,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11988,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11989,582560)
GPGPU-Sim uArch: cycles simulated: 594560  inst.: 14071546 (ipc=41.8) sim_rate=32497 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 17:03:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12012,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12013,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12057,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12058,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12613,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12614,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12963,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12964,582560)
GPGPU-Sim uArch: cycles simulated: 595560  inst.: 14101149 (ipc=40.9) sim_rate=32491 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 17:03:44 2019
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(41,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13520,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13521,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13521,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13522,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13613,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13614,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13891,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13892,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13988,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13989,582560)
GPGPU-Sim uArch: cycles simulated: 596560  inst.: 14126801 (ipc=39.8) sim_rate=32475 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 17:03:45 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14789,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14790,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (15468,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(15469,582560)
GPGPU-Sim uArch: cycles simulated: 598060  inst.: 14161501 (ipc=38.2) sim_rate=32480 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15628,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15629,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (15636,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(15637,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15757,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(15758,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15916,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15917,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16042,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16043,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16135,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16136,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16382,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16383,582560)
GPGPU-Sim uArch: cycles simulated: 599060  inst.: 14195721 (ipc=37.9) sim_rate=32484 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 17:03:47 2019
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(77,0,0) tid=(60,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (16624,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(16625,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16636,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16637,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (17750,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(17751,582560)
GPGPU-Sim uArch: cycles simulated: 600560  inst.: 14243419 (ipc=37.4) sim_rate=32519 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18177,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(18178,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18282,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18283,582560)
GPGPU-Sim uArch: cycles simulated: 601560  inst.: 14273585 (ipc=37.1) sim_rate=32513 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (19104,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(19105,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (19325,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(19326,582560)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(88,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20130,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20131,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20278,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20279,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20421,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(20422,582560)
GPGPU-Sim uArch: cycles simulated: 603060  inst.: 14320112 (ipc=36.6) sim_rate=32545 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (20598,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(20599,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20625,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20626,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20855,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20856,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20933,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20934,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (21401,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(21402,582560)
GPGPU-Sim uArch: cycles simulated: 604060  inst.: 14362783 (ipc=36.9) sim_rate=32568 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21630,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(21631,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21747,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(21748,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21836,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21837,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22022,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(22023,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22088,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22089,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (22092,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(22093,582560)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(134,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22138,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22139,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22196,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22197,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22266,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22267,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22344,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(22345,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (22432,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(22433,582560)
GPGPU-Sim uArch: cycles simulated: 605060  inst.: 14415571 (ipc=37.6) sim_rate=32614 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (22685,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(22686,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (22790,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(22791,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22868,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(22869,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (22962,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(22963,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22987,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22988,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23107,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23108,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (23142,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(23143,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (23158,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(23159,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23185,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23186,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (23217,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(23218,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23223,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23224,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (23452,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(23453,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23511,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23512,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23532,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23533,582560)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(91,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23576,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23577,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23581,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23582,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (23592,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(23593,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23788,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23789,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (23918,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(23919,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23928,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23929,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23996,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23997,582560)
GPGPU-Sim uArch: cycles simulated: 606560  inst.: 14514435 (ipc=39.4) sim_rate=32763 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24091,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24092,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24104,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24105,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24157,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24158,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24191,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24192,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (24280,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(24281,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (24439,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(24440,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24548,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24549,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24597,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(24598,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (24714,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(24715,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24764,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(24765,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (24916,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(24917,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24919,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24920,582560)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(162,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (24994,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(24995,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (24999,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25000,582560)
GPGPU-Sim uArch: cycles simulated: 607560  inst.: 14577676 (ipc=40.3) sim_rate=32832 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25068,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25069,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25099,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25100,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25219,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25220,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25268,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25269,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25325,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(25326,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25335,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25336,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25336,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25337,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25349,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25350,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25356,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25357,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (25408,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(25409,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (25446,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(25447,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (25491,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(25492,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25505,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(25506,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25521,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25522,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (25604,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(25605,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25642,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25643,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25688,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(25689,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (25860,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(25861,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25880,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25881,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25955,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25956,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (25977,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(25978,582560)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(194,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 608560  inst.: 14670570 (ipc=42.3) sim_rate=32967 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26159,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26160,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26184,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26185,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26244,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26245,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26350,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26351,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26376,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26377,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26416,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26417,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26432,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26433,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (26494,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(26495,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26558,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26559,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26664,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26665,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26978,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26979,582560)
GPGPU-Sim uArch: cycles simulated: 609560  inst.: 14732573 (ipc=43.1) sim_rate=33032 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27095,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27096,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (27096,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(27097,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27125,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27126,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (27134,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(27135,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27191,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27192,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27234,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27235,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27273,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(27274,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27346,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27347,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27381,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27382,582560)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(155,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27390,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27391,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27446,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(27447,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27526,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27527,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (27538,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(27539,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27542,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27543,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27550,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27551,582560)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (27669,582560), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(27670,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (27715,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(27716,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27771,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(27772,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27832,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27833,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27847,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27848,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (27854,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(27855,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27862,582560), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27863,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27890,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27891,582560)
GPGPU-Sim uArch: cycles simulated: 610560  inst.: 14830095 (ipc=45.0) sim_rate=33176 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28047,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(28048,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28142,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28143,582560)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (28153,582560), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(28154,582560)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (28226,582560), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(28227,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28241,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28242,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28254,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(28255,582560)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (28281,582560), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(28282,582560)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(233,0,0) tid=(35,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28376,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(28377,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (28393,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(28394,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (28401,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(28402,582560)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28415,582560), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(28416,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28453,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28454,582560)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28512,582560), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(28513,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (28540,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(28541,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28544,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(28545,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28570,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(28571,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28571,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(28572,582560)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28629,582560), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28630,582560)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28684,582560), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(28685,582560)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (28715,582560), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(28716,582560)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28739,582560), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(28740,582560)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28760,582560), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(28761,582560)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28795,582560), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28796,582560)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28815,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28815,582560), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(28816,582560)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(28816,582560)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28838,582560), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(28839,582560)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28903,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28964,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28971,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (28980,582560), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 611560  inst.: 14939635 (ipc=47.2) sim_rate=33347 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 17:03:58 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (29007,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29010,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29017,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29043,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29067,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29116,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29173,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29185,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (29227,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (29237,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29258,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29262,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29264,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29287,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (29293,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29329,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (29338,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29392,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29414,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (29427,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29434,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29436,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (29498,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29519,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29522,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (29581,582560), 3 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(238,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29619,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (29639,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29646,582560), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (29665,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (29680,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29713,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29721,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (29763,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29815,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29816,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (29867,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29889,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29919,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29947,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29970,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30022,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (30034,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30046,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30048,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (30055,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (30088,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (30130,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (30152,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (30175,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (30216,582560), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30241,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (30289,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (30294,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (30305,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30313,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30314,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (30365,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30375,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (30386,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (30396,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (30407,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30422,582560), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (30453,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (30463,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (30558,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (30605,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (30663,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (30678,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (30678,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (30702,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (30711,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (30733,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (30745,582560), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (30793,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (30808,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (30969,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (30972,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (31062,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (31113,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (31161,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (31324,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (31409,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (31503,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (31519,582560), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (31645,582560), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 31646
gpu_sim_insn = 1394858
gpu_ipc =      44.0769
gpu_tot_sim_cycle = 614206
gpu_tot_sim_insn = 14964444
gpu_tot_ipc =      24.3639
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1280716
gpu_stall_icnt2sh    = 3413076
gpu_total_sim_rate=33402

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 900568
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82167, Miss = 56918, Miss_rate = 0.693, Pending_hits = 3130, Reservation_fails = 465482
	L1D_cache_core[1]: Access = 78762, Miss = 54467, Miss_rate = 0.692, Pending_hits = 3105, Reservation_fails = 454810
	L1D_cache_core[2]: Access = 83363, Miss = 57920, Miss_rate = 0.695, Pending_hits = 3153, Reservation_fails = 467645
	L1D_cache_core[3]: Access = 78865, Miss = 54471, Miss_rate = 0.691, Pending_hits = 3024, Reservation_fails = 450710
	L1D_cache_core[4]: Access = 81317, Miss = 55835, Miss_rate = 0.687, Pending_hits = 3034, Reservation_fails = 463622
	L1D_cache_core[5]: Access = 81386, Miss = 56191, Miss_rate = 0.690, Pending_hits = 3123, Reservation_fails = 463540
	L1D_cache_core[6]: Access = 81795, Miss = 56531, Miss_rate = 0.691, Pending_hits = 3050, Reservation_fails = 465030
	L1D_cache_core[7]: Access = 82408, Miss = 57140, Miss_rate = 0.693, Pending_hits = 3130, Reservation_fails = 471353
	L1D_cache_core[8]: Access = 82897, Miss = 57557, Miss_rate = 0.694, Pending_hits = 3120, Reservation_fails = 464071
	L1D_cache_core[9]: Access = 83416, Miss = 57618, Miss_rate = 0.691, Pending_hits = 3289, Reservation_fails = 469184
	L1D_cache_core[10]: Access = 81072, Miss = 55631, Miss_rate = 0.686, Pending_hits = 2933, Reservation_fails = 458818
	L1D_cache_core[11]: Access = 82652, Miss = 57144, Miss_rate = 0.691, Pending_hits = 3113, Reservation_fails = 471646
	L1D_cache_core[12]: Access = 84474, Miss = 59075, Miss_rate = 0.699, Pending_hits = 3237, Reservation_fails = 471307
	L1D_cache_core[13]: Access = 83005, Miss = 57695, Miss_rate = 0.695, Pending_hits = 3099, Reservation_fails = 464370
	L1D_cache_core[14]: Access = 83846, Miss = 57985, Miss_rate = 0.692, Pending_hits = 3124, Reservation_fails = 469982
	L1D_total_cache_accesses = 1231425
	L1D_total_cache_misses = 852178
	L1D_total_cache_miss_rate = 0.6920
	L1D_total_cache_pending_hits = 46664
	L1D_total_cache_reservation_fails = 6971570
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 127229
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 328440
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 443238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4418734
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126749
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408940
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2552836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 899576
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2342, 3050, 2961, 2838, 2607, 2167, 2322, 2577, 2446, 2736, 2683, 2623, 2521, 2526, 2732, 2334, 2169, 2327, 2527, 2678, 2944, 2299, 2213, 2275, 1809, 1681, 2215, 2244, 2147, 1982, 1918, 2033, 1905, 1776, 2612, 2041, 2639, 1932, 1936, 2055, 1959, 1581, 1984, 1560, 1886, 1588, 1582, 1818, 
gpgpu_n_tot_thrd_icount = 52796128
gpgpu_n_tot_w_icount = 1649879
gpgpu_n_stall_shd_mem = 7811618
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 443238
gpgpu_n_mem_write_global = 413303
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1965987
gpgpu_n_store_insn = 679515
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1484694
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7808207
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13217126	W0_Idle:746126	W0_Scoreboard:2089769	W1:415872	W2:196952	W3:123892	W4:88568	W5:70025	W6:60426	W7:52120	W8:46692	W9:43194	W10:38992	W11:35124	W12:31612	W13:28174	W14:23754	W15:19265	W16:17183	W17:15098	W18:13453	W19:13324	W20:13253	W21:11842	W22:13773	W23:13373	W24:12597	W25:12105	W26:9931	W27:7502	W28:4186	W29:1630	W30:834	W31:93	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3545904 {8:443238,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16552536 {40:413035,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60280368 {136:443238,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306424 {8:413303,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 607 
maxdqlatency = 0 
maxmflatency = 1204 
averagemflatency = 386 
max_icnt2mem_latency = 874 
max_icnt2sh_latency = 612027 
mrq_lat_table:41440 	3975 	1351 	3308 	5115 	1071 	654 	263 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118181 	604254 	134075 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	54489 	17348 	58306 	303555 	197917 	222211 	2790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32392 	199336 	197437 	14021 	67 	0 	0 	2 	9 	35 	924 	10049 	23232 	59330 	127050 	171876 	20796 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	79 	1148 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        20        22        27        30        25        32        32        32        32        31        24        32        33        35        34 
dram[1]:        30        31        34        21        22        27        30        28        26        20        24        23        37        35        39        38 
dram[2]:        20        23        30        32        31        32        32        32        30        30        27        24        32        42        48        52 
dram[3]:        33        33        27        37        34        23        26        32        26        26        27        26        32        30        33        33 
dram[4]:        33        34        32        31        29        28        32        32        32        32        24        26        33        32        33        33 
dram[5]:        31        27        31        31        23        22        31        30        29        26        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     46434     49190     52327     34854     92017     46487     47314     48152     53308     37533     61617     51893     87668     70723     79572     78794 
dram[1]:     43355     53997     42394     42343     57887     96961     46431     38084     46048     54160     46635     57156     52483     76396     79412     69858 
dram[2]:     42137     51170     57315     40465     37347     35115     36923     56071     54509     34562     67046     40190     49788     86845    101970    118389 
dram[3]:     88391     54399     81319     53407     45465     35731     33687     37457     34265     53846     43382     81601     42506     76744     59448     54840 
dram[4]:     57856     51730     32777     32939     52384     77563     62310     56869     42972     43014     42631     55172    113448     70035     59774     77022 
dram[5]:     58969     56656     68414     62616     86675     49566     47909     48756     47925     31054     55969     51451     78886     73959    100732    115166 
average row accesses per activate:
dram[0]:  3.828221  3.437838  3.167442  3.208531  4.606299  3.881579  3.915254  4.125000  5.258065  4.219355  3.433962  3.365854  4.510000  4.300000  6.227273  6.307693 
dram[1]:  3.929412  4.183432  3.750000  3.580645  3.331606  3.435754  3.247706  3.430493  3.237443  3.385366  3.886792  3.157068  3.606061  4.792079  5.769231  6.969231 
dram[2]:  3.302083  3.224880  3.895349  3.981707  3.657895  4.317241  4.510067  3.988372  3.648649  3.747253  3.284946  3.029851  4.907217  4.852632  6.873016  6.507692 
dram[3]:  3.386598  3.326733  4.145454  4.465754  4.379562  3.836364  4.486486  3.813953  3.325359  3.252337  2.955665  2.971154  4.275229  4.160714  5.103448  5.890411 
dram[4]:  4.363636  4.173611  3.558511  3.331658  4.066176  4.054794  4.025000  4.643411  4.049080  4.228395  3.660377  4.200000  4.256637  4.535354  7.600000  7.673077 
dram[5]:  3.713483  3.161290  3.113122  3.090498  3.594118  3.540698  5.000000  4.023669  3.982249  3.385000  3.293478  3.393258  3.880952  5.021053  7.210526  6.619048 
average row locality = 57216/14709 = 3.889863
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       465       475       512       508       478       472       565       536       523       529       468       468       421       438       407       410 
dram[1]:       495       510       494       504       505       503       576       609       557       553       503       497       441       457       450       453 
dram[2]:       481       484       502       478       449       495       543       553       538       555       511       508       457       441       432       422 
dram[3]:       481       485       504       490       471       497       541       541       544       541       503       504       436       436       444       430 
dram[4]:       472       458       501       493       462       479       535       502       540       548       492       477       444       419       417       399 
dram[5]:       489       495       511       520       484       488       519       557       550       534       502       496       453       447       411       417 
total reads: 46990
bank skew: 609/399 = 1.53
chip skew: 8107/7638 = 1.06
number of total write accesses:
dram[0]:       159       161       169       169       107       118       128       124       129       125        78        84        30        35         4         0 
dram[1]:       173       197       196       162       138       112       132       156       152       141       115       106        35        27         0         0 
dram[2]:       153       190       168       175       107       131       129       133       137       127       100       101        19        20         1         1 
dram[3]:       176       187       180       162       129       136       123       115       151       155        97       114        30        30         0         0 
dram[4]:       152       143       168       170        91       113       109        97       120       137        90        90        37        30         1         0 
dram[5]:       172       191       177       163       127       121       121       123       123       143       104       108        36        30         0         0 
total reads: 10226
min_bank_accesses = 0!
chip skew: 1842/1548 = 1.19
average mf latency per bank:
dram[0]:       2416      2417      2648      2638      3092      3025      2766      2811      2568      2500      6601      6720     12365     11509     17030     16905
dram[1]:       2405      2300      2623      2765      2916      3115      2789      2656      2530      2597      5936      6420     11665     11796     16187     16164
dram[2]:       2466      2274      2595      2541      3212      2859      2746      2636      2560      2571      5925      6418     11579     12400     15927     16766
dram[3]:       2519      2356      2586      2751      3026      2837      2893      2891      2461      2438      6123      6080     12071     12237     16210     16787
dram[4]:       3177      2542      3435      2698      4269      3051      3891      3065      3370      2390     41510      6787     15579     12911     22507     17898
dram[5]:       2337      2418      2657      2798      2966      3084      2953      2822      2463      2532      6192      6399     11380     12222     16794     17521
maximum mf latency per bank:
dram[0]:        826       857       851       850       974      1018       832      1070       839       869       947      1016       845       827       932       881
dram[1]:        985      1008       965       953       926      1046       849      1032       878       970       962       975       943       943       953       915
dram[2]:        817       822       883       870       948       903       843       838       968       925       910      1001       972       888       853      1080
dram[3]:        865       935       902       867      1051       868       873       944       871       960      1160      1062       865       877       940       922
dram[4]:       1073       896      1025       892      1089       864      1103       884      1099      1204      1152       850      1116      1035      1056      1042
dram[5]:        976       981       882       990       881      1022       914       974       860       965       887      1014       833       924       977       981

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=788367 n_act=2333 n_pre=2317 n_req=9295 n_rd=15350 n_write=2380 bw_util=0.04374
n_activity=143664 dram_eff=0.2468
bk0: 930a 801699i bk1: 950a 801399i bk2: 1024a 799911i bk3: 1016a 799111i bk4: 956a 802893i bk5: 944a 802089i bk6: 1130a 800658i bk7: 1072a 801382i bk8: 1046a 802053i bk9: 1058a 801365i bk10: 936a 802511i bk11: 936a 801505i bk12: 842a 804449i bk13: 876a 803646i bk14: 814a 806327i bk15: 820a 806100i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108188
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=786517 n_act=2672 n_pre=2656 n_req=9949 n_rd=16214 n_write=2688 bw_util=0.04663
n_activity=157795 dram_eff=0.2396
bk0: 990a 801810i bk1: 1020a 801601i bk2: 988a 800889i bk3: 1008a 801257i bk4: 1010a 801206i bk5: 1006a 801976i bk6: 1152a 800089i bk7: 1218a 798762i bk8: 1114a 800221i bk9: 1106a 800368i bk10: 1006a 802303i bk11: 994a 801394i bk12: 882a 804045i bk13: 914a 804651i bk14: 900a 806086i bk15: 906a 806408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0634563
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=787720 n_act=2429 n_pre=2413 n_req=9541 n_rd=15698 n_write=2487 bw_util=0.04486
n_activity=147124 dram_eff=0.2472
bk0: 962a 801939i bk1: 968a 799889i bk2: 1004a 801186i bk3: 956a 800830i bk4: 898a 803107i bk5: 990a 802595i bk6: 1086a 801439i bk7: 1106a 801063i bk8: 1076a 800675i bk9: 1110a 800587i bk10: 1022a 801601i bk11: 1016a 800717i bk12: 914a 804337i bk13: 882a 804254i bk14: 864a 806201i bk15: 844a 806398i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0983389
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=787359 n_act=2544 n_pre=2528 n_req=9633 n_rd=15696 n_write=2620 bw_util=0.04518
n_activity=152156 dram_eff=0.2408
bk0: 962a 801190i bk1: 970a 800416i bk2: 1008a 801375i bk3: 980a 801958i bk4: 942a 802557i bk5: 994a 802033i bk6: 1082a 802184i bk7: 1082a 801152i bk8: 1088a 800855i bk9: 1082a 800310i bk10: 1006a 801687i bk11: 1008a 801100i bk12: 872a 804422i bk13: 872a 804336i bk14: 888a 805637i bk15: 860a 806375i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0663388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=788831 n_act=2183 n_pre=2167 n_req=9186 n_rd=15276 n_write=2290 bw_util=0.04333
n_activity=144128 dram_eff=0.2438
bk0: 944a 802090i bk1: 916a 802086i bk2: 1002a 801400i bk3: 986a 800107i bk4: 924a 803706i bk5: 958a 802029i bk6: 1070a 801091i bk7: 1004a 802623i bk8: 1080a 801421i bk9: 1096a 799668i bk10: 984a 802547i bk11: 954a 802676i bk12: 888a 803685i bk13: 838a 804175i bk14: 834a 806399i bk15: 798a 806355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10793
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=810747 n_nop=787359 n_act=2548 n_pre=2532 n_req=9612 n_rd=15746 n_write=2562 bw_util=0.04516
n_activity=149470 dram_eff=0.245
bk0: 978a 801645i bk1: 990a 800037i bk2: 1022a 800249i bk3: 1040a 799469i bk4: 968a 801766i bk5: 976a 802028i bk6: 1038a 802136i bk7: 1114a 800906i bk8: 1100a 801052i bk9: 1068a 799860i bk10: 1004a 801746i bk11: 992a 801588i bk12: 906a 803961i bk13: 894a 804705i bk14: 822a 806328i bk15: 834a 806737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.074012

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67531, Miss = 3839, Miss_rate = 0.057, Pending_hits = 16, Reservation_fails = 339
L2_cache_bank[1]: Access = 67785, Miss = 3836, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 467
L2_cache_bank[2]: Access = 67775, Miss = 4021, Miss_rate = 0.059, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 69068, Miss = 4086, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 67160, Miss = 3913, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 38
L2_cache_bank[5]: Access = 67891, Miss = 3936, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 494
L2_cache_bank[6]: Access = 68099, Miss = 3924, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 68350, Miss = 3924, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 107724, Miss = 3863, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 673
L2_cache_bank[9]: Access = 68131, Miss = 3775, Miss_rate = 0.055, Pending_hits = 10, Reservation_fails = 854
L2_cache_bank[10]: Access = 68438, Miss = 3919, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 68664, Miss = 3954, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 856616
L2_total_cache_misses = 46990
L2_total_cache_miss_rate = 0.0549
L2_total_cache_pending_hits = 126
L2_total_cache_reservation_fails = 2980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 401561
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41657
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2637
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 407878
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5328
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.276
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2629838
icnt_total_pkts_simt_to_mem=1270557
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 44.1754
	minimum = 6
	maximum = 540
Network latency average = 30.5397
	minimum = 6
	maximum = 516
Slowest packet = 1649673
Flit latency average = 20.2064
	minimum = 6
	maximum = 516
Slowest flit = 3748370
Fragmentation average = 0.0516727
	minimum = 0
	maximum = 346
Injected packet rate average = 0.0910278
	minimum = 0.0793781 (at node 9)
	maximum = 0.116887 (at node 23)
Accepted packet rate average = 0.0910278
	minimum = 0.0793781 (at node 9)
	maximum = 0.116887 (at node 23)
Injected flit rate average = 0.256824
	minimum = 0.0887948 (at node 9)
	maximum = 0.481293 (at node 23)
Accepted flit rate average= 0.256824
	minimum = 0.109113 (at node 25)
	maximum = 0.390318 (at node 10)
Injected packet length average = 2.82138
Accepted packet length average = 2.82138
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.3582 (7 samples)
	minimum = 6 (7 samples)
	maximum = 360.429 (7 samples)
Network latency average = 23.5955 (7 samples)
	minimum = 6 (7 samples)
	maximum = 301.571 (7 samples)
Flit latency average = 18.3196 (7 samples)
	minimum = 6 (7 samples)
	maximum = 299.714 (7 samples)
Fragmentation average = 0.0355312 (7 samples)
	minimum = 0 (7 samples)
	maximum = 176.286 (7 samples)
Injected packet rate average = 0.0594514 (7 samples)
	minimum = 0.0470703 (7 samples)
	maximum = 0.116762 (7 samples)
Accepted packet rate average = 0.0594514 (7 samples)
	minimum = 0.0470703 (7 samples)
	maximum = 0.116762 (7 samples)
Injected flit rate average = 0.139206 (7 samples)
	minimum = 0.0667105 (7 samples)
	maximum = 0.269099 (7 samples)
Accepted flit rate average = 0.139206 (7 samples)
	minimum = 0.0846817 (7 samples)
	maximum = 0.246614 (7 samples)
Injected packet size average = 2.34151 (7 samples)
Accepted packet size average = 2.34151 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 28 sec (448 sec)
gpgpu_simulation_rate = 33402 (inst/sec)
gpgpu_simulation_rate = 1370 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,614206)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,614206)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,614206)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,614206)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,614206)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,614206)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,614206)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(17,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(50,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (397,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(398,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (400,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(401,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (402,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(403,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (409,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(410,614206)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(93,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (491,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(492,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (492,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(493,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (496,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(497,614206)
GPGPU-Sim uArch: cycles simulated: 614706  inst.: 15247434 (ipc=566.0) sim_rate=33883 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (500,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(501,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (514,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(515,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (525,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(526,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (526,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(527,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (530,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (530,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (530,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(531,614206)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(531,614206)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(531,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (535,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(536,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (537,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(538,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (543,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(544,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (544,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(545,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (546,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(547,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (550,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(551,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (552,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(553,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (554,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(555,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (555,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(556,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (556,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(557,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (561,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(562,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (562,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(563,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (566,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (566,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(567,614206)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(567,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (580,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (580,614206), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(581,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (581,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(582,614206)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(582,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (584,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(585,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (586,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (586,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(587,614206)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(587,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (589,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(590,614206)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(95,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (608,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(609,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (614,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(615,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (616,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(617,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (659,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(660,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (674,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(675,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (676,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(677,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (686,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(687,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (785,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(786,614206)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (794,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(795,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (801,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (801,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(802,614206)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(802,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (804,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(805,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (806,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(807,614206)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(109,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (822,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(823,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (863,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(864,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (864,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(865,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (868,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (868,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(869,614206)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(869,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (872,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(873,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (874,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(875,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (883,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(884,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (884,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(885,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (894,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(895,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (906,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(907,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (912,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(913,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (915,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(916,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (923,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(924,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (930,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(931,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (937,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(938,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (941,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(942,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (948,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(949,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (956,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(957,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (960,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(961,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (961,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(962,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (966,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(967,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (980,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(981,614206)
GPGPU-Sim uArch: cycles simulated: 615206  inst.: 15495127 (ipc=530.7) sim_rate=34357 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 17:04:01 2019
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(150,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1035,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1036,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1042,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1042,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1043,614206)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1043,614206)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1046,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1047,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1066,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1067,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1068,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1069,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1069,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1069,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1070,614206)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1070,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1076,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1077,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1116,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1117,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1125,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1126,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1131,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1132,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1143,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1144,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1149,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1150,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1150,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1151,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1153,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1154,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1154,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1155,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1165,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1166,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1168,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1169,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1169,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1170,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1178,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1179,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1192,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1193,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1199,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1200,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1218,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1219,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1229,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1230,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1238,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1239,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1243,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1244,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1245,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1246,614206)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(179,0,0) tid=(48,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1253,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1254,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1266,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1267,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1268,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1272,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1273,614206)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1280,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1281,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1289,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1290,614206)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1291,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1292,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1293,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1294,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1306,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1307,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1320,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1321,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1327,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1328,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1334,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1335,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1344,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1345,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1361,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1362,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1376,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1377,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1378,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1379,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1390,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1391,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1406,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1407,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1411,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1412,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1418,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1419,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1420,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1421,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1421,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1422,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1423,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1424,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1427,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1428,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1439,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1440,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1449,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1450,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1453,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1454,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1457,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1458,614206)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1461,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1462,614206)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(215,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1468,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1469,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1479,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1480,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1483,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1484,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1506,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1507,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1514,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1515,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1516,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1517,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1534,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1535,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1537,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1538,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1543,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1543,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1544,614206)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1544,614206)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1551,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1552,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1557,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1558,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1562,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1563,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1569,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1569,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1570,614206)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1570,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1579,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1580,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1582,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1583,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1590,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1591,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1597,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1597,614206), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1598,614206)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1598,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1601,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1602,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1621,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1622,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1635,614206), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1636,614206)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1643,614206), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1644,614206)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(210,0,0) tid=(65,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1663,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1663,614206), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1664,614206)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1664,614206)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1673,614206), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1674,614206)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1679,614206), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1680,614206)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1681,614206), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1682,614206)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1683,614206), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1684,614206)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1684,614206), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1685,614206)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1686,614206), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1687,614206)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1688,614206), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1689,614206)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1693,614206), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1694,614206)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1703,614206), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1704,614206)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1716,614206), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1717,614206)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1726,614206), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1727,614206)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1734,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1742,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1743,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1747,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1748,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1765,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1771,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1774,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1778,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1781,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1786,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1793,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1806,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1811,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1814,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1816,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1816,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1820,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1823,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1825,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1828,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1837,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1838,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1839,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1843,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1847,614206), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1852,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1855,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1869,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1870,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1874,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1892,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1900,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1903,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1905,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1911,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1926,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1933,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1937,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1937,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1939,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1942,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1946,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1951,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1951,614206), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1969,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1970,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1982,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1986,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1988,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1992,614206), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 616206  inst.: 15887282 (ipc=461.4) sim_rate=35148 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2006,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2015,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2062,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2099,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2106,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2142,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2153,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2174,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2203,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2211,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2212,614206), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(87,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2232,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2236,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2247,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2277,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2292,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2294,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2339,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2355,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2376,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2403,614206), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2418,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2438,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2462,614206), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2512,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2541,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2575,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2612,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2668,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2713,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2720,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2734,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2734,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2757,614206), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2823,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2852,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (3012,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (3110,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (3201,614206), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3202
gpu_sim_insn = 926178
gpu_ipc =     289.2498
gpu_tot_sim_cycle = 617408
gpu_tot_sim_insn = 15890622
gpu_tot_ipc =      25.7376
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1280716
gpu_stall_icnt2sh    = 3413463
gpu_total_sim_rate=35156

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 923327
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82429, Miss = 57005, Miss_rate = 0.692, Pending_hits = 3256, Reservation_fails = 465482
	L1D_cache_core[1]: Access = 79006, Miss = 54556, Miss_rate = 0.691, Pending_hits = 3190, Reservation_fails = 454810
	L1D_cache_core[2]: Access = 83635, Miss = 58014, Miss_rate = 0.694, Pending_hits = 3273, Reservation_fails = 467645
	L1D_cache_core[3]: Access = 79108, Miss = 54555, Miss_rate = 0.690, Pending_hits = 3120, Reservation_fails = 450710
	L1D_cache_core[4]: Access = 81590, Miss = 55933, Miss_rate = 0.686, Pending_hits = 3143, Reservation_fails = 463622
	L1D_cache_core[5]: Access = 81635, Miss = 56280, Miss_rate = 0.689, Pending_hits = 3220, Reservation_fails = 463540
	L1D_cache_core[6]: Access = 82071, Miss = 56634, Miss_rate = 0.690, Pending_hits = 3134, Reservation_fails = 465030
	L1D_cache_core[7]: Access = 82656, Miss = 57227, Miss_rate = 0.692, Pending_hits = 3238, Reservation_fails = 471353
	L1D_cache_core[8]: Access = 83113, Miss = 57625, Miss_rate = 0.693, Pending_hits = 3222, Reservation_fails = 464071
	L1D_cache_core[9]: Access = 83694, Miss = 57709, Miss_rate = 0.690, Pending_hits = 3388, Reservation_fails = 469184
	L1D_cache_core[10]: Access = 81310, Miss = 55719, Miss_rate = 0.685, Pending_hits = 3023, Reservation_fails = 458818
	L1D_cache_core[11]: Access = 82876, Miss = 57207, Miss_rate = 0.690, Pending_hits = 3251, Reservation_fails = 471646
	L1D_cache_core[12]: Access = 84702, Miss = 59155, Miss_rate = 0.698, Pending_hits = 3339, Reservation_fails = 471307
	L1D_cache_core[13]: Access = 83203, Miss = 57761, Miss_rate = 0.694, Pending_hits = 3177, Reservation_fails = 464370
	L1D_cache_core[14]: Access = 84070, Miss = 58063, Miss_rate = 0.691, Pending_hits = 3226, Reservation_fails = 469982
	L1D_total_cache_accesses = 1235098
	L1D_total_cache_misses = 853443
	L1D_total_cache_miss_rate = 0.6910
	L1D_total_cache_pending_hits = 48200
	L1D_total_cache_reservation_fails = 6971570
	L1D_cache_data_port_util = 0.038
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 131645
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 47980
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444394
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4418734
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131165
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2552836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 922335
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2432, 3140, 3051, 2928, 2697, 2257, 2412, 2667, 2536, 2826, 2773, 2713, 2641, 2616, 2822, 2424, 2184, 2342, 2542, 2800, 2989, 2314, 2228, 2290, 1899, 1771, 2305, 2334, 2237, 2072, 2008, 2123, 1920, 1791, 2627, 2056, 2654, 1947, 1951, 2155, 1974, 1596, 1999, 1627, 1901, 1603, 1693, 1833, 
gpgpu_n_tot_thrd_icount = 54018752
gpgpu_n_tot_w_icount = 1688086
gpgpu_n_stall_shd_mem = 7811821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 444394
gpgpu_n_mem_write_global = 413518
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2032982
gpgpu_n_store_insn = 679778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7808410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13217976	W0_Idle:754004	W0_Scoreboard:2122454	W1:422055	W2:198130	W3:123944	W4:88568	W5:70099	W6:60426	W7:52120	W8:46692	W9:43194	W10:38992	W11:35124	W12:31612	W13:28174	W14:23754	W15:19265	W16:17183	W17:15098	W18:13453	W19:13324	W20:13253	W21:11842	W22:13773	W23:13373	W24:12597	W25:12105	W26:9931	W27:7502	W28:4186	W29:1630	W30:834	W31:93	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3555152 {8:444394,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16561136 {40:413250,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60437584 {136:444394,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308144 {8:413518,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 607 
maxdqlatency = 0 
maxmflatency = 1204 
averagemflatency = 385 
max_icnt2mem_latency = 874 
max_icnt2sh_latency = 616322 
mrq_lat_table:41566 	3985 	1362 	3316 	5139 	1098 	654 	263 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119358 	604448 	134075 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	55847 	17361 	58306 	303555 	197917 	222211 	2790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33136 	199729 	197456 	14021 	67 	0 	0 	2 	9 	35 	924 	10049 	23232 	59330 	127050 	171876 	21011 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	86 	1148 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        20        22        27        30        25        32        32        32        32        31        24        32        33        35        34 
dram[1]:        30        31        34        21        22        27        30        28        26        20        24        23        37        35        39        38 
dram[2]:        20        23        30        32        31        32        32        32        30        30        27        24        32        42        48        52 
dram[3]:        33        33        27        37        34        23        26        32        26        26        27        26        32        30        33        33 
dram[4]:        33        34        32        31        29        28        32        32        32        32        24        26        33        32        33        33 
dram[5]:        31        27        31        31        23        22        31        30        29        26        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     46434     49190     52327     34854     92017     46487     47314     48152     53308     37533     61617     51893     87668     70723     79572     78794 
dram[1]:     43355     53997     42394     42343     57887     96961     46431     38084     46048     54160     46635     57156     52483     76396     79412     69858 
dram[2]:     42137     51170     57315     40465     37347     35115     36923     56071     54509     34562     67046     40190     49788     86845    101970    118389 
dram[3]:     88391     54399     81319     53407     45465     35731     33687     37457     34265     53846     43382     81601     42506     76744     59448     54840 
dram[4]:     57856     51730     32777     32939     52384     77563     62310     56869     42972     43014     42631     55172    113448     70035     59774     77022 
dram[5]:     58969     56656     68414     62616     86675     49566     47909     48756     47925     31054     55969     51451     78886     73959    100732    115166 
average row accesses per activate:
dram[0]:  3.810976  3.437838  3.162037  3.208531  4.550387  3.862745  3.915254  4.131250  5.258065  4.205128  3.453416  3.395210  4.475247  4.300000  6.149254  6.307693 
dram[1]:  3.929412  4.183432  3.755435  3.566845  3.331606  3.435754  3.247706  3.430493  3.231818  3.383495  3.906250  3.191710  3.586466  4.792079  5.769231  6.878788 
dram[2]:  3.302083  3.214286  3.901163  3.981707  3.640523  4.294520  4.486667  3.971098  3.639785  3.717391  3.275132  3.044554  4.828283  4.852632  6.692307  6.424242 
dram[3]:  3.374359  3.326733  4.145454  4.418919  4.379562  3.836364  4.486486  3.765714  3.314286  3.241860  3.004902  3.000000  4.216216  4.160714  5.056818  5.890411 
dram[4]:  4.363636  4.173611  3.536842  3.325000  4.066176  4.054794  4.006211  4.615385  4.030488  4.228395  3.666667  4.226277  4.228070  4.535354  7.600000  7.547170 
dram[5]:  3.713483  3.161290  3.103604  3.085586  3.594118  3.540698  4.976744  3.988304  3.976470  3.373134  3.333333  3.441341  3.880952  5.021053  7.103448  6.531250 
average row locality = 57422/14787 = 3.883276
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       466       475       512       508       479       473       565       537       523       530       478       483       422       438       408       410 
dram[1]:       495       510       494       504       505       503       576       609       559       556       510       510       442       457       450       454 
dram[2]:       481       485       502       478       450       495       544       554       540       557       519       514       459       441       434       423 
dram[3]:       482       485       504       492       471       497       541       544       545       542       516       519       438       436       445       430 
dram[4]:       472       458       503       494       462       479       536       503       541       548       504       489       445       419       417       400 
dram[5]:       489       495       512       520       484       488       521       559       553       535       516       508       453       447       412       418 
total reads: 47184
bank skew: 609/400 = 1.52
chip skew: 8134/7670 = 1.06
number of total write accesses:
dram[0]:       159       161       171       169       108       118       128       124       129       126        78        84        30        35         4         0 
dram[1]:       173       197       197       163       138       112       132       156       152       141       115       106        35        27         0         0 
dram[2]:       153       190       169       175       107       132       129       133       137       127       100       101        19        20         1         1 
dram[3]:       176       187       180       162       129       136       123       115       151       155        97       114        30        30         0         0 
dram[4]:       152       143       169       171        91       113       109        97       120       137        90        90        37        30         1         0 
dram[5]:       172       191       177       165       127       121       121       123       123       143       104       108        36        30         0         0 
total reads: 10238
min_bank_accesses = 0!
chip skew: 1844/1550 = 1.19
average mf latency per bank:
dram[0]:       2413      2418      2640      2638      3082      3021      2766      2807      2568      2494      6493      6555     12353     11522     17000     16915
dram[1]:       2406      2300      2619      2761      2916      3115      2789      2656      2525      2589      5879      6296     11653     11809     16200     16136
dram[2]:       2467      2271      2591      2541      3207      2855      2742      2632      2553      2565      5856      6366     11544     12414     15864     16738
dram[3]:       2516      2356      2586      2744      3026      2837      2893      2879      2458      2435      6005      5948     12037     12250     16180     16793
dram[4]:       3177      2543      3421      2691      4269      3051      3886      3061      3366      2390     40683      6659     15563     12926     22519     17862
dram[5]:       2337      2418      2654      2790      2966      3084      2944      2815      2453      2529      6063      6286     11392     12232     16761     17488
maximum mf latency per bank:
dram[0]:        826       857       851       850       974      1018       832      1070       839       869       947      1016       845       827       932       881
dram[1]:        985      1008       965       953       926      1046       849      1032       878       970       962       975       943       943       953       915
dram[2]:        817       822       883       870       948       903       843       838       968       925       910      1001       972       888       853      1080
dram[3]:        865       935       902       867      1051       868       873       944       871       960      1160      1062       865       877       940       922
dram[4]:       1073       896      1025       892      1089       864      1103       884      1099      1204      1152       850      1116      1035      1056      1042
dram[5]:        976       981       882       990       881      1022       914       974       860       965       887      1014       833       924       977       981

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=792496 n_act=2346 n_pre=2330 n_req=9331 n_rd=15414 n_write=2387 bw_util=0.04368
n_activity=144369 dram_eff=0.2466
bk0: 932a 805898i bk1: 950a 805625i bk2: 1024a 804055i bk3: 1016a 803336i bk4: 958a 807056i bk5: 946a 806284i bk6: 1130a 804882i bk7: 1074a 805603i bk8: 1046a 806281i bk9: 1060a 805558i bk10: 956a 806635i bk11: 966a 805542i bk12: 844a 808643i bk13: 876a 807872i bk14: 816a 810524i bk15: 820a 810326i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.108151
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=790669 n_act=2680 n_pre=2664 n_req=9978 n_rd=16268 n_write=2692 bw_util=0.04653
n_activity=158220 dram_eff=0.2397
bk0: 990a 806034i bk1: 1020a 805826i bk2: 988a 805100i bk3: 1008a 805404i bk4: 1010a 805431i bk5: 1006a 806202i bk6: 1152a 804316i bk7: 1218a 802990i bk8: 1118a 804415i bk9: 1112a 804556i bk10: 1020a 806463i bk11: 1020a 805468i bk12: 884a 808241i bk13: 914a 808874i bk14: 900a 810311i bk15: 908a 810605i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0634475
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=791854 n_act=2446 n_pre=2430 n_req=9570 n_rd=15752 n_write=2491 bw_util=0.04477
n_activity=147740 dram_eff=0.247
bk0: 962a 806164i bk1: 970a 804086i bk2: 1004a 805406i bk3: 956a 805055i bk4: 900a 807304i bk5: 990a 806776i bk6: 1088a 805634i bk7: 1108a 805258i bk8: 1080a 804868i bk9: 1114a 804759i bk10: 1038a 805698i bk11: 1028a 804837i bk12: 918a 808506i bk13: 882a 808479i bk14: 868a 810359i bk15: 846a 810595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0985726
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=791477 n_act=2559 n_pre=2543 n_req=9672 n_rd=15774 n_write=2620 bw_util=0.04514
n_activity=152958 dram_eff=0.2405
bk0: 964a 805387i bk1: 970a 804641i bk2: 1008a 805601i bk3: 984a 806128i bk4: 942a 806783i bk5: 994a 806262i bk6: 1082a 806415i bk7: 1088a 805294i bk8: 1090a 805052i bk9: 1084a 804507i bk10: 1032a 805809i bk11: 1038a 805122i bk12: 876a 808586i bk13: 872a 808557i bk14: 890a 809832i bk15: 860a 810599i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0665335
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=792963 n_act=2196 n_pre=2180 n_req=9220 n_rd=15340 n_write=2294 bw_util=0.04328
n_activity=144712 dram_eff=0.2437
bk0: 944a 806313i bk1: 916a 806313i bk2: 1006a 805496i bk3: 988a 804204i bk4: 924a 807929i bk5: 958a 806257i bk6: 1072a 805291i bk7: 1006a 806822i bk8: 1082a 805614i bk9: 1096a 803896i bk10: 1008a 806634i bk11: 978a 806737i bk12: 890a 807879i bk13: 838a 808399i bk14: 834a 810625i bk15: 800a 810551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107794
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=814973 n_nop=791483 n_act=2560 n_pre=2544 n_req=9651 n_rd=15820 n_write=2566 bw_util=0.04512
n_activity=149975 dram_eff=0.2452
bk0: 978a 805868i bk1: 990a 804262i bk2: 1024a 804449i bk3: 1040a 803578i bk4: 968a 805988i bk5: 976a 806253i bk6: 1042a 806332i bk7: 1118a 805063i bk8: 1106a 805239i bk9: 1070a 804056i bk10: 1032a 805846i bk11: 1016a 805650i bk12: 906a 808186i bk13: 894a 808930i bk14: 824a 810524i bk15: 836a 810935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0742368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67650, Miss = 3853, Miss_rate = 0.057, Pending_hits = 16, Reservation_fails = 339
L2_cache_bank[1]: Access = 67902, Miss = 3854, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 467
L2_cache_bank[2]: Access = 67895, Miss = 4031, Miss_rate = 0.059, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 69186, Miss = 4103, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 67262, Miss = 3929, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 38
L2_cache_bank[5]: Access = 68010, Miss = 3947, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 494
L2_cache_bank[6]: Access = 68213, Miss = 3942, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 68457, Miss = 3945, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 107854, Miss = 3880, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 673
L2_cache_bank[9]: Access = 68243, Miss = 3790, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 854
L2_cache_bank[10]: Access = 68547, Miss = 3940, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 68768, Miss = 3970, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 857987
L2_total_cache_misses = 47184
L2_total_cache_miss_rate = 0.0550
L2_total_cache_pending_hits = 126
L2_total_cache_reservation_fails = 2980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 402524
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2637
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2635833
icnt_total_pkts_simt_to_mem=1272143
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.65974
	minimum = 6
	maximum = 46
Network latency average = 9.18162
	minimum = 6
	maximum = 40
Slowest packet = 1713627
Flit latency average = 7.96016
	minimum = 6
	maximum = 36
Slowest flit = 3902669
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0317163
	minimum = 0.0209244 (at node 11)
	maximum = 0.0405996 (at node 23)
Accepted packet rate average = 0.0317163
	minimum = 0.0209244 (at node 11)
	maximum = 0.0405996 (at node 23)
Injected flit rate average = 0.0876883
	minimum = 0.0227983 (at node 11)
	maximum = 0.175515 (at node 23)
Accepted flit rate average= 0.0876883
	minimum = 0.0362274 (at node 19)
	maximum = 0.148345 (at node 4)
Injected packet length average = 2.76477
Accepted packet length average = 2.76477
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 33.8959 (8 samples)
	minimum = 6 (8 samples)
	maximum = 321.125 (8 samples)
Network latency average = 21.7938 (8 samples)
	minimum = 6 (8 samples)
	maximum = 268.875 (8 samples)
Flit latency average = 17.0247 (8 samples)
	minimum = 6 (8 samples)
	maximum = 266.75 (8 samples)
Fragmentation average = 0.0310898 (8 samples)
	minimum = 0 (8 samples)
	maximum = 154.25 (8 samples)
Injected packet rate average = 0.0559845 (8 samples)
	minimum = 0.0438021 (8 samples)
	maximum = 0.107241 (8 samples)
Accepted packet rate average = 0.0559845 (8 samples)
	minimum = 0.0438021 (8 samples)
	maximum = 0.107241 (8 samples)
Injected flit rate average = 0.132766 (8 samples)
	minimum = 0.0612215 (8 samples)
	maximum = 0.257401 (8 samples)
Accepted flit rate average = 0.132766 (8 samples)
	minimum = 0.0786249 (8 samples)
	maximum = 0.23433 (8 samples)
Injected packet size average = 2.37148 (8 samples)
Accepted packet size average = 2.37148 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 32 sec (452 sec)
gpgpu_simulation_rate = 35156 (inst/sec)
gpgpu_simulation_rate = 1365 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,617408)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,617408)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,617408)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,617408)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,617408)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,617408)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,617408)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(33,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(68,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (367,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(368,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (372,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(373,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (373,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,617408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,617408)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(374,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (376,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,617408)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(377,617408)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (378,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (378,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(379,617408)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(379,617408)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,617408)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(33,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (385,617408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(386,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (388,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(389,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (390,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(391,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,617408)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (396,617408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(397,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (397,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(398,617408)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (400,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(401,617408)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,617408)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (403,617408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(404,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (408,617408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(409,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (411,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(412,617408)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (417,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(418,617408)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (423,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (423,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(424,617408)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(424,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,617408), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,617408)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,617408)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(426,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (437,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (437,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(438,617408)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(438,617408)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (441,617408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(442,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (443,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(444,617408)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,617408)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (447,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(448,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (450,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(451,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (455,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(456,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (457,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (457,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (457,617408), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(458,617408)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(458,617408)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(459,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (461,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (461,617408), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(462,617408)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(463,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(464,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (465,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(466,617408)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (470,617408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(471,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (471,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(472,617408)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (472,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(473,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (475,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(476,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (478,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(479,617408)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (481,617408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(482,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (482,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (482,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (482,617408), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(483,617408)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(483,617408)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(484,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,617408)
GPGPU-Sim uArch: cycles simulated: 617908  inst.: 16253822 (ipc=726.4) sim_rate=35801 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 17:04:04 2019
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(76,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (546,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(547,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (560,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(561,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (565,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(566,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (570,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(571,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (571,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(572,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (573,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (573,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,617408), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(574,617408)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,617408)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(575,617408)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (575,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (575,617408), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(576,617408)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(577,617408)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (577,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (577,617408), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(578,617408)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(579,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (586,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (586,617408), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(587,617408)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(588,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (589,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (589,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,617408), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(590,617408)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,617408)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(591,617408)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (591,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (591,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (591,617408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(592,617408)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,617408)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(593,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (595,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (595,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,617408), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(596,617408)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,617408)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(597,617408)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (600,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(601,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (602,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(603,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (604,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(605,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (608,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(609,617408)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(116,0,0) tid=(133,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(150,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (756,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(757,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (761,617408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(762,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (765,617408), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(766,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (766,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(767,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (773,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(774,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (778,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(779,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (779,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(780,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,617408)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (787,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (787,617408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(788,617408)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(788,617408)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,617408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (792,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(793,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (793,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(794,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (798,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(799,617408)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (808,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(809,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (810,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(811,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (821,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(822,617408)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (823,617408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,617408)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(824,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (825,617408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(826,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (830,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (830,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (830,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(831,617408)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,617408)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(831,617408)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(831,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (839,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(840,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (844,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(845,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (862,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(863,617408)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (864,617408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(865,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (867,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(868,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (875,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(876,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (876,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (876,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(877,617408)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(877,617408)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,617408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,617408)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(193,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (882,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (882,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(883,617408)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(883,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (885,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(886,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (899,617408), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(900,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (901,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(902,617408)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (902,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,617408), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(903,617408)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(904,617408)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (908,617408), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(909,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (910,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (910,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,617408), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,617408)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(911,617408)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(912,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (912,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (912,617408), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(913,617408)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(914,617408)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (914,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (914,617408), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(915,617408)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(915,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (923,617408), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(924,617408)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (925,617408), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(926,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (928,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (928,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (928,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (928,617408), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(929,617408)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(929,617408)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(930,617408)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(930,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (933,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(934,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (934,617408), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(935,617408)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (935,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (935,617408), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(936,617408)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(937,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (956,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(957,617408)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (970,617408), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(971,617408)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (994,617408), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(995,617408)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(195,0,0) tid=(101,0,0)
GPGPU-Sim uArch: cycles simulated: 618408  inst.: 16625694 (ipc=735.1) sim_rate=36539 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1012,617408), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1013,617408)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1013,617408), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1014,617408)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,617408), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,617408)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1025,617408), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1026,617408)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1039,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1039,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1039,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1039,617408), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1040,617408)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1040,617408)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1040,617408)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1041,617408)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1042,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1042,617408), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1043,617408)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1044,617408)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1046,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1046,617408), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1047,617408)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1048,617408)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1050,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1050,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1050,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1050,617408), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1051,617408)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1052,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1053,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1057,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1057,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1058,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1058,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1059,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1060,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1064,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1065,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1072,617408), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(247,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1124,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1127,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1128,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1136,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1139,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1142,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1145,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1150,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1156,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1158,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1158,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1174,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1182,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1187,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1189,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1191,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1191,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1193,617408), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1196,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1196,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1199,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1204,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1207,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1208,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1211,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1212,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1213,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1225,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1230,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1230,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1234,617408), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1237,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1246,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1247,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1264,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1269,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1271,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1274,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1276,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1276,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1277,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1277,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1279,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1280,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1281,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1284,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1285,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1286,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1288,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1288,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1290,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1301,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1305,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1307,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1307,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1309,617408), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1310,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1311,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1311,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1317,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1320,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1322,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1322,617408), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1332,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1348,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1351,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1354,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1356,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1367,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1370,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1371,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1396,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1399,617408), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1410,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1417,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1420,617408), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 13.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1421
gpu_sim_insn = 917504
gpu_ipc =     645.6749
gpu_tot_sim_cycle = 618829
gpu_tot_sim_insn = 16808126
gpu_tot_ipc =      27.1612
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1280716
gpu_stall_icnt2sh    = 3413719
gpu_total_sim_rate=36859

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 941759
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82565, Miss = 57036, Miss_rate = 0.691, Pending_hits = 3349, Reservation_fails = 465482
	L1D_cache_core[1]: Access = 79150, Miss = 54589, Miss_rate = 0.690, Pending_hits = 3289, Reservation_fails = 454810
	L1D_cache_core[2]: Access = 83771, Miss = 58048, Miss_rate = 0.693, Pending_hits = 3375, Reservation_fails = 467645
	L1D_cache_core[3]: Access = 79244, Miss = 54587, Miss_rate = 0.689, Pending_hits = 3216, Reservation_fails = 450710
	L1D_cache_core[4]: Access = 81726, Miss = 55967, Miss_rate = 0.685, Pending_hits = 3245, Reservation_fails = 463622
	L1D_cache_core[5]: Access = 81771, Miss = 56314, Miss_rate = 0.689, Pending_hits = 3322, Reservation_fails = 463540
	L1D_cache_core[6]: Access = 82199, Miss = 56666, Miss_rate = 0.689, Pending_hits = 3230, Reservation_fails = 465030
	L1D_cache_core[7]: Access = 82800, Miss = 57261, Miss_rate = 0.692, Pending_hits = 3340, Reservation_fails = 471353
	L1D_cache_core[8]: Access = 83249, Miss = 57658, Miss_rate = 0.693, Pending_hits = 3321, Reservation_fails = 464071
	L1D_cache_core[9]: Access = 83822, Miss = 57741, Miss_rate = 0.689, Pending_hits = 3484, Reservation_fails = 469184
	L1D_cache_core[10]: Access = 81438, Miss = 55750, Miss_rate = 0.685, Pending_hits = 3116, Reservation_fails = 458818
	L1D_cache_core[11]: Access = 83012, Miss = 57239, Miss_rate = 0.690, Pending_hits = 3347, Reservation_fails = 471646
	L1D_cache_core[12]: Access = 84846, Miss = 59189, Miss_rate = 0.698, Pending_hits = 3441, Reservation_fails = 471307
	L1D_cache_core[13]: Access = 83347, Miss = 57797, Miss_rate = 0.693, Pending_hits = 3285, Reservation_fails = 464370
	L1D_cache_core[14]: Access = 84206, Miss = 58097, Miss_rate = 0.690, Pending_hits = 3328, Reservation_fails = 469982
	L1D_total_cache_accesses = 1237146
	L1D_total_cache_misses = 853939
	L1D_total_cache_miss_rate = 0.6902
	L1D_total_cache_pending_hits = 49688
	L1D_total_cache_reservation_fails = 6971570
	L1D_cache_data_port_util = 0.037
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 135741
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 329270
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 49468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 444890
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4418734
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135261
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4249
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 409049
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2552836
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 940767
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2477, 3185, 3096, 2973, 2742, 2302, 2457, 2712, 2581, 2871, 2818, 2758, 2686, 2661, 2867, 2469, 2229, 2387, 2587, 2845, 3034, 2359, 2273, 2335, 1944, 1816, 2350, 2379, 2282, 2117, 2053, 2168, 1965, 1836, 2672, 2101, 2699, 1992, 1996, 2200, 2004, 1626, 2029, 1657, 1931, 1633, 1723, 1863, 
gpgpu_n_tot_thrd_icount = 55001792
gpgpu_n_tot_w_icount = 1718806
gpgpu_n_stall_shd_mem = 7811821
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 444890
gpgpu_n_mem_write_global = 413518
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2098518
gpgpu_n_store_insn = 679778
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747230
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7808410
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13218871	W0_Idle:754481	W0_Scoreboard:2130976	W1:422055	W2:198130	W3:123944	W4:88568	W5:70099	W6:60426	W7:52120	W8:46692	W9:43194	W10:38992	W11:35124	W12:31612	W13:28174	W14:23754	W15:19265	W16:17183	W17:15098	W18:13453	W19:13324	W20:13253	W21:11842	W22:13773	W23:13373	W24:12597	W25:12105	W26:9931	W27:7502	W28:4186	W29:1630	W30:834	W31:93	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3559120 {8:444890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16561136 {40:413250,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 60505040 {136:444890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308144 {8:413518,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 607 
maxdqlatency = 0 
maxmflatency = 1204 
averagemflatency = 385 
max_icnt2mem_latency = 874 
max_icnt2sh_latency = 616322 
mrq_lat_table:41566 	3985 	1362 	3316 	5139 	1098 	654 	263 	35 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119854 	604448 	134075 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	56343 	17361 	58306 	303555 	197917 	222211 	2790 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	33470 	199888 	197459 	14021 	67 	0 	0 	2 	9 	35 	924 	10049 	23232 	59330 	127050 	171876 	21011 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	1148 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        38        20        22        27        30        25        32        32        32        32        31        24        32        33        35        34 
dram[1]:        30        31        34        21        22        27        30        28        26        20        24        23        37        35        39        38 
dram[2]:        20        23        30        32        31        32        32        32        30        30        27        24        32        42        48        52 
dram[3]:        33        33        27        37        34        23        26        32        26        26        27        26        32        30        33        33 
dram[4]:        33        34        32        31        29        28        32        32        32        32        24        26        33        32        33        33 
dram[5]:        31        27        31        31        23        22        31        30        29        26        32        32        32        32        32        32 
maximum service time to same row:
dram[0]:     46434     49190     52327     34854     92017     46487     47314     48152     53308     37533     61617     51893     87668     70723     79572     78794 
dram[1]:     43355     53997     42394     42343     57887     96961     46431     38084     46048     54160     46635     57156     52483     76396     79412     69858 
dram[2]:     42137     51170     57315     40465     37347     35115     36923     56071     54509     34562     67046     40190     49788     86845    101970    118389 
dram[3]:     88391     54399     81319     53407     45465     35731     33687     37457     34265     53846     43382     81601     42506     76744     59448     54840 
dram[4]:     57856     51730     32777     32939     52384     77563     62310     56869     42972     43014     42631     55172    113448     70035     59774     77022 
dram[5]:     58969     56656     68414     62616     86675     49566     47909     48756     47925     31054     55969     51451     78886     73959    100732    115166 
average row accesses per activate:
dram[0]:  3.810976  3.437838  3.162037  3.208531  4.550387  3.862745  3.915254  4.131250  5.258065  4.205128  3.453416  3.395210  4.475247  4.300000  6.149254  6.307693 
dram[1]:  3.929412  4.183432  3.755435  3.566845  3.331606  3.435754  3.247706  3.430493  3.231818  3.383495  3.906250  3.191710  3.586466  4.792079  5.769231  6.878788 
dram[2]:  3.302083  3.214286  3.901163  3.981707  3.640523  4.294520  4.486667  3.971098  3.639785  3.717391  3.275132  3.044554  4.828283  4.852632  6.692307  6.424242 
dram[3]:  3.374359  3.326733  4.145454  4.418919  4.379562  3.836364  4.486486  3.765714  3.314286  3.241860  3.004902  3.000000  4.216216  4.160714  5.056818  5.890411 
dram[4]:  4.363636  4.173611  3.536842  3.325000  4.066176  4.054794  4.006211  4.615385  4.030488  4.228395  3.666667  4.226277  4.228070  4.535354  7.600000  7.547170 
dram[5]:  3.713483  3.161290  3.103604  3.085586  3.594118  3.540698  4.976744  3.988304  3.976470  3.373134  3.333333  3.441341  3.880952  5.021053  7.103448  6.531250 
average row locality = 57422/14787 = 3.883276
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       466       475       512       508       479       473       565       537       523       530       478       483       422       438       408       410 
dram[1]:       495       510       494       504       505       503       576       609       559       556       510       510       442       457       450       454 
dram[2]:       481       485       502       478       450       495       544       554       540       557       519       514       459       441       434       423 
dram[3]:       482       485       504       492       471       497       541       544       545       542       516       519       438       436       445       430 
dram[4]:       472       458       503       494       462       479       536       503       541       548       504       489       445       419       417       400 
dram[5]:       489       495       512       520       484       488       521       559       553       535       516       508       453       447       412       418 
total reads: 47184
bank skew: 609/400 = 1.52
chip skew: 8134/7670 = 1.06
number of total write accesses:
dram[0]:       159       161       171       169       108       118       128       124       129       126        78        84        30        35         4         0 
dram[1]:       173       197       197       163       138       112       132       156       152       141       115       106        35        27         0         0 
dram[2]:       153       190       169       175       107       132       129       133       137       127       100       101        19        20         1         1 
dram[3]:       176       187       180       162       129       136       123       115       151       155        97       114        30        30         0         0 
dram[4]:       152       143       169       171        91       113       109        97       120       137        90        90        37        30         1         0 
dram[5]:       172       191       177       165       127       121       121       123       123       143       104       108        36        30         0         0 
total reads: 10238
min_bank_accesses = 0!
chip skew: 1844/1550 = 1.19
average mf latency per bank:
dram[0]:       2413      2418      2640      2638      3082      3021      2766      2807      2568      2494      6498      6561     12359     11528     17000     16915
dram[1]:       2406      2300      2619      2761      2916      3115      2789      2656      2525      2589      5884      6301     11659     11815     16200     16136
dram[2]:       2467      2271      2591      2541      3207      2855      2742      2632      2553      2565      5861      6371     11549     12420     15864     16738
dram[3]:       2516      2356      2586      2744      3026      2837      2893      2879      2458      2435      6009      5954     12042     12257     16180     16793
dram[4]:       3177      2543      3421      2691      4269      3051      3886      3061      3366      2390     40689      6664     15569     12931     22519     17862
dram[5]:       2337      2418      2654      2790      2966      3084      2944      2815      2453      2529      6068      6292     11398     12238     16761     17488
maximum mf latency per bank:
dram[0]:        826       857       851       850       974      1018       832      1070       839       869       947      1016       845       827       932       881
dram[1]:        985      1008       965       953       926      1046       849      1032       878       970       962       975       943       943       953       915
dram[2]:        817       822       883       870       948       903       843       838       968       925       910      1001       972       888       853      1080
dram[3]:        865       935       902       867      1051       868       873       944       871       960      1160      1062       865       877       940       922
dram[4]:       1073       896      1025       892      1089       864      1103       884      1099      1204      1152       850      1116      1035      1056      1042
dram[5]:        976       981       882       990       881      1022       914       974       860       965       887      1014       833       924       977       981

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=794371 n_act=2346 n_pre=2330 n_req=9331 n_rd=15414 n_write=2387 bw_util=0.04358
n_activity=144369 dram_eff=0.2466
bk0: 932a 807773i bk1: 950a 807500i bk2: 1024a 805930i bk3: 1016a 805211i bk4: 958a 808931i bk5: 946a 808159i bk6: 1130a 806757i bk7: 1074a 807478i bk8: 1046a 808156i bk9: 1060a 807433i bk10: 956a 808510i bk11: 966a 807417i bk12: 844a 810518i bk13: 876a 809747i bk14: 816a 812399i bk15: 820a 812201i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107903
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=792544 n_act=2680 n_pre=2664 n_req=9978 n_rd=16268 n_write=2692 bw_util=0.04642
n_activity=158220 dram_eff=0.2397
bk0: 990a 807909i bk1: 1020a 807701i bk2: 988a 806975i bk3: 1008a 807279i bk4: 1010a 807306i bk5: 1006a 808077i bk6: 1152a 806191i bk7: 1218a 804865i bk8: 1118a 806290i bk9: 1112a 806431i bk10: 1020a 808338i bk11: 1020a 807343i bk12: 884a 810116i bk13: 914a 810749i bk14: 900a 812186i bk15: 908a 812480i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0633019
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=793729 n_act=2446 n_pre=2430 n_req=9570 n_rd=15752 n_write=2491 bw_util=0.04467
n_activity=147740 dram_eff=0.247
bk0: 962a 808039i bk1: 970a 805961i bk2: 1004a 807281i bk3: 956a 806930i bk4: 900a 809179i bk5: 990a 808651i bk6: 1088a 807509i bk7: 1108a 807133i bk8: 1080a 806743i bk9: 1114a 806634i bk10: 1038a 807573i bk11: 1028a 806712i bk12: 918a 810381i bk13: 882a 810354i bk14: 868a 812234i bk15: 846a 812470i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0983463
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=793352 n_act=2559 n_pre=2543 n_req=9672 n_rd=15774 n_write=2620 bw_util=0.04504
n_activity=152958 dram_eff=0.2405
bk0: 964a 807262i bk1: 970a 806516i bk2: 1008a 807476i bk3: 984a 808003i bk4: 942a 808658i bk5: 994a 808137i bk6: 1082a 808290i bk7: 1088a 807169i bk8: 1090a 806927i bk9: 1084a 806382i bk10: 1032a 807684i bk11: 1038a 806997i bk12: 876a 810461i bk13: 872a 810432i bk14: 890a 811707i bk15: 860a 812474i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0663808
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=794838 n_act=2196 n_pre=2180 n_req=9220 n_rd=15340 n_write=2294 bw_util=0.04318
n_activity=144712 dram_eff=0.2437
bk0: 944a 808188i bk1: 916a 808188i bk2: 1006a 807371i bk3: 988a 806079i bk4: 924a 809804i bk5: 958a 808132i bk6: 1072a 807166i bk7: 1006a 808697i bk8: 1082a 807489i bk9: 1096a 805771i bk10: 1008a 808509i bk11: 978a 808612i bk12: 890a 809754i bk13: 838a 810274i bk14: 834a 812500i bk15: 800a 812426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.107546
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=816848 n_nop=793358 n_act=2560 n_pre=2544 n_req=9651 n_rd=15820 n_write=2566 bw_util=0.04502
n_activity=149975 dram_eff=0.2452
bk0: 978a 807743i bk1: 990a 806137i bk2: 1024a 806324i bk3: 1040a 805453i bk4: 968a 807863i bk5: 976a 808128i bk6: 1042a 808207i bk7: 1118a 806938i bk8: 1106a 807114i bk9: 1070a 805931i bk10: 1032a 807721i bk11: 1016a 807525i bk12: 906a 810061i bk13: 894a 810805i bk14: 824a 812399i bk15: 836a 812810i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0740664

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67690, Miss = 3853, Miss_rate = 0.057, Pending_hits = 16, Reservation_fails = 339
L2_cache_bank[1]: Access = 67944, Miss = 3854, Miss_rate = 0.057, Pending_hits = 13, Reservation_fails = 467
L2_cache_bank[2]: Access = 67937, Miss = 4031, Miss_rate = 0.059, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 69230, Miss = 4103, Miss_rate = 0.059, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 67301, Miss = 3929, Miss_rate = 0.058, Pending_hits = 3, Reservation_fails = 38
L2_cache_bank[5]: Access = 68052, Miss = 3947, Miss_rate = 0.058, Pending_hits = 10, Reservation_fails = 494
L2_cache_bank[6]: Access = 68250, Miss = 3942, Miss_rate = 0.058, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[7]: Access = 68499, Miss = 3945, Miss_rate = 0.058, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 107898, Miss = 3880, Miss_rate = 0.036, Pending_hits = 9, Reservation_fails = 673
L2_cache_bank[9]: Access = 68283, Miss = 3790, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 854
L2_cache_bank[10]: Access = 68589, Miss = 3940, Miss_rate = 0.057, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 68810, Miss = 3970, Miss_rate = 0.058, Pending_hits = 4, Reservation_fails = 0
L2_total_cache_accesses = 858483
L2_total_cache_misses = 47184
L2_total_cache_miss_rate = 0.0550
L2_total_cache_pending_hits = 126
L2_total_cache_reservation_fails = 2980
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 403020
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41850
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2637
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408092
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 97
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5329
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2638313
icnt_total_pkts_simt_to_mem=1272639
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.80645
	minimum = 6
	maximum = 32
Network latency average = 9.13609
	minimum = 6
	maximum = 21
Slowest packet = 1716187
Flit latency average = 7.66767
	minimum = 6
	maximum = 17
Slowest flit = 3908491
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0258556
	minimum = 0.0218156 (at node 0)
	maximum = 0.0309641 (at node 18)
Accepted packet rate average = 0.0258556
	minimum = 0.0218156 (at node 0)
	maximum = 0.0309641 (at node 18)
Injected flit rate average = 0.0775667
	minimum = 0.0218156 (at node 0)
	maximum = 0.154821 (at node 18)
Accepted flit rate average= 0.0775667
	minimum = 0.026038 (at node 21)
	maximum = 0.126671 (at node 13)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2193 (9 samples)
	minimum = 6 (9 samples)
	maximum = 289 (9 samples)
Network latency average = 20.3874 (9 samples)
	minimum = 6 (9 samples)
	maximum = 241.333 (9 samples)
Flit latency average = 15.985 (9 samples)
	minimum = 6 (9 samples)
	maximum = 239 (9 samples)
Fragmentation average = 0.0276354 (9 samples)
	minimum = 0 (9 samples)
	maximum = 137.111 (9 samples)
Injected packet rate average = 0.0526369 (9 samples)
	minimum = 0.0413591 (9 samples)
	maximum = 0.0987662 (9 samples)
Accepted packet rate average = 0.0526369 (9 samples)
	minimum = 0.0413591 (9 samples)
	maximum = 0.0987662 (9 samples)
Injected flit rate average = 0.126633 (9 samples)
	minimum = 0.0568431 (9 samples)
	maximum = 0.246003 (9 samples)
Accepted flit rate average = 0.126633 (9 samples)
	minimum = 0.0727819 (9 samples)
	maximum = 0.222368 (9 samples)
Injected packet size average = 2.40579 (9 samples)
Accepted packet size average = 2.40579 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 36 sec (456 sec)
gpgpu_simulation_rate = 36859 (inst/sec)
gpgpu_simulation_rate = 1357 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 455231.781250 (ms)
Result stored in result.txt
