ERROR!  Inline port declaration syntax found in block that is specified to not allow Verilog-2001 syntax,
        File: gen5.v, Line: 10, Column: 20
ERROR!  Error in parsing design
