
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={15,0,rT,offset}                       Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={15,0,rT,offset}                      IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlIR_EX=0                                            Premise(F34)
	S51= CtrlIR_MEM=0                                           Premise(F35)
	S52= CtrlIR_DMMU1=0                                         Premise(F36)
	S53= CtrlIR_WB=0                                            Premise(F37)
	S54= CtrlIR_DMMU2=0                                         Premise(F38)

IF(IMMU)	S55= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S56= PC.Out=addr                                            PC-Out(S39)
	S57= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S58= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S59= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S60= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F39)
	S61= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F40)
	S62= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F41)
	S63= IAddrReg.Out=>IMem.RAddr                               Premise(F42)
	S64= IMem.RAddr={pid,addr}                                  Path(S57,S63)
	S65= IMem.Out={15,0,rT,offset}                              IMem-Read(S64,S47)
	S66= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S64,S47)
	S67= IMem.Out=>IRMux.MemData                                Premise(F43)
	S68= IRMux.MemData={15,0,rT,offset}                         Path(S65,S67)
	S69= IRMux.Out={15,0,rT,offset}                             IRMux-Select2(S68)
	S70= ICacheReg.Out=>IRMux.CacheData                         Premise(F44)
	S71= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F45)
	S72= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F46)
	S73= IRMux.Out=>IR_ID.In                                    Premise(F47)
	S74= IR_ID.In={15,0,rT,offset}                              Path(S69,S73)
	S75= IMem.MEM8WordOut=>ICache.WData                         Premise(F48)
	S76= ICache.WData=IMemGet8Word({pid,addr})                  Path(S66,S75)
	S77= PC.Out=>ICache.IEA                                     Premise(F49)
	S78= ICache.IEA=addr                                        Path(S56,S77)
	S79= ICache.Hit=ICacheHit(addr)                             ICache-Search(S78)
	S80= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F50)
	S81= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F51)
	S82= CtrlASIDIn=0                                           Premise(F52)
	S83= CtrlCP0=0                                              Premise(F53)
	S84= CP0[ASID]=pid                                          CP0-Hold(S33,S83)
	S85= CtrlEPCIn=0                                            Premise(F54)
	S86= CtrlExCodeIn=0                                         Premise(F55)
	S87= CtrlIMMU=0                                             Premise(F56)
	S88= CtrlPC=0                                               Premise(F57)
	S89= CtrlPCInc=1                                            Premise(F58)
	S90= PC[Out]=addr+4                                         PC-Inc(S39,S88,S89)
	S91= PC[CIA]=addr                                           PC-Inc(S39,S88,S89)
	S92= CtrlIAddrReg=0                                         Premise(F59)
	S93= [IAddrReg]={pid,addr}                                  IAddrReg-Hold(S41,S92)
	S94= CtrlICache=1                                           Premise(F60)
	S95= ICache[line_addr]=IMemGet8Word({pid,addr})             ICache-Write(S78,S76,S94)
	S96= CtrlIR_IMMU=0                                          Premise(F61)
	S97= CtrlICacheReg=0                                        Premise(F62)
	S98= CtrlIR_ID=1                                            Premise(F63)
	S99= [IR_ID]={15,0,rT,offset}                               IR_ID-Write(S74,S98)
	S100= CtrlIMem=0                                            Premise(F64)
	S101= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S47,S100)
	S102= CtrlIRMux=0                                           Premise(F65)
	S103= CtrlGPR=0                                             Premise(F66)
	S104= CtrlIR_EX=0                                           Premise(F67)
	S105= CtrlIR_MEM=0                                          Premise(F68)
	S106= CtrlIR_DMMU1=0                                        Premise(F69)
	S107= CtrlIR_WB=0                                           Premise(F70)
	S108= CtrlIR_DMMU2=0                                        Premise(F71)

ID	S109= CP0.ASID=pid                                          CP0-Read-ASID(S84)
	S110= PC.Out=addr+4                                         PC-Out(S90)
	S111= PC.CIA=addr                                           PC-Out(S91)
	S112= PC.CIA31_28=addr[31:28]                               PC-Out(S91)
	S113= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S93)
	S114= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S93)
	S115= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S93)
	S116= IR_ID.Out={15,0,rT,offset}                            IR-Out(S99)
	S117= IR_ID.Out31_26=15                                     IR-Out(S99)
	S118= IR_ID.Out25_21=0                                      IR-Out(S99)
	S119= IR_ID.Out20_16=rT                                     IR-Out(S99)
	S120= IR_ID.Out15_0=offset                                  IR-Out(S99)
	S121= IR_ID.Out=>FU.IR_ID                                   Premise(F72)
	S122= FU.IR_ID={15,0,rT,offset}                             Path(S116,S121)
	S123= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F73)
	S124= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F74)
	S125= IR_ID.Out31_26=>CU_ID.Op                              Premise(F75)
	S126= CU_ID.Op=15                                           Path(S117,S125)
	S127= CU_ID.Func=alu_add                                    CU_ID(S126)
	S128= IR_ID.Out15_0=>IMMSEXT.In                             Premise(F76)
	S129= IMMSEXT.In=offset                                     Path(S120,S128)
	S130= IMMSEXT.Out={offset,16{0}}                            IMMSEXT(S129)
	S131= IMMSEXT.Out=>GPR.WData                                Premise(F77)
	S132= GPR.WData={offset,16{0}}                              Path(S130,S131)
	S133= IR_ID.Out20_16=>GPR.WReg                              Premise(F78)
	S134= GPR.WReg=rT                                           Path(S119,S133)
	S135= IR_ID.Out=>IR_EX.In                                   Premise(F79)
	S136= IR_EX.In={15,0,rT,offset}                             Path(S116,S135)
	S137= FU.Halt_ID=>CU_ID.Halt                                Premise(F80)
	S138= FU.Bub_ID=>CU_ID.Bub                                  Premise(F81)
	S139= FU.InID1_RReg=5'b00000                                Premise(F82)
	S140= FU.InID2_RReg=5'b00000                                Premise(F83)
	S141= CtrlASIDIn=0                                          Premise(F84)
	S142= CtrlCP0=0                                             Premise(F85)
	S143= CP0[ASID]=pid                                         CP0-Hold(S84,S142)
	S144= CtrlEPCIn=0                                           Premise(F86)
	S145= CtrlExCodeIn=0                                        Premise(F87)
	S146= CtrlIMMU=0                                            Premise(F88)
	S147= CtrlPC=0                                              Premise(F89)
	S148= CtrlPCInc=0                                           Premise(F90)
	S149= PC[CIA]=addr                                          PC-Hold(S91,S148)
	S150= PC[Out]=addr+4                                        PC-Hold(S90,S147,S148)
	S151= CtrlIAddrReg=0                                        Premise(F91)
	S152= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S93,S151)
	S153= CtrlICache=0                                          Premise(F92)
	S154= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S95,S153)
	S155= CtrlIR_IMMU=0                                         Premise(F93)
	S156= CtrlICacheReg=0                                       Premise(F94)
	S157= CtrlIR_ID=0                                           Premise(F95)
	S158= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S99,S157)
	S159= CtrlIMem=0                                            Premise(F96)
	S160= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S101,S159)
	S161= CtrlIRMux=0                                           Premise(F97)
	S162= CtrlGPR=1                                             Premise(F98)
	S163= GPR[rT]={offset,16{0}}                                GPR-Write(S134,S132,S162)
	S164= CtrlIR_EX=1                                           Premise(F99)
	S165= [IR_EX]={15,0,rT,offset}                              IR_EX-Write(S136,S164)
	S166= CtrlIR_MEM=0                                          Premise(F100)
	S167= CtrlIR_DMMU1=0                                        Premise(F101)
	S168= CtrlIR_WB=0                                           Premise(F102)
	S169= CtrlIR_DMMU2=0                                        Premise(F103)

EX	S170= CP0.ASID=pid                                          CP0-Read-ASID(S143)
	S171= PC.CIA=addr                                           PC-Out(S149)
	S172= PC.CIA31_28=addr[31:28]                               PC-Out(S149)
	S173= PC.Out=addr+4                                         PC-Out(S150)
	S174= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S152)
	S175= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S152)
	S176= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S152)
	S177= IR_ID.Out={15,0,rT,offset}                            IR-Out(S158)
	S178= IR_ID.Out31_26=15                                     IR-Out(S158)
	S179= IR_ID.Out25_21=0                                      IR-Out(S158)
	S180= IR_ID.Out20_16=rT                                     IR-Out(S158)
	S181= IR_ID.Out15_0=offset                                  IR-Out(S158)
	S182= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S165)
	S183= IR_EX.Out31_26=15                                     IR_EX-Out(S165)
	S184= IR_EX.Out25_21=0                                      IR_EX-Out(S165)
	S185= IR_EX.Out20_16=rT                                     IR_EX-Out(S165)
	S186= IR_EX.Out15_0=offset                                  IR_EX-Out(S165)
	S187= IR_EX.Out=>FU.IR_EX                                   Premise(F104)
	S188= FU.IR_EX={15,0,rT,offset}                             Path(S182,S187)
	S189= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F105)
	S190= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F106)
	S191= IR_EX.Out31_26=>CU_EX.Op                              Premise(F107)
	S192= CU_EX.Op=15                                           Path(S183,S191)
	S193= CU_EX.Func=alu_add                                    CU_EX(S192)
	S194= IR_EX.Out=>IR_MEM.In                                  Premise(F108)
	S195= IR_MEM.In={15,0,rT,offset}                            Path(S182,S194)
	S196= FU.InEX_WReg=5'b00000                                 Premise(F109)
	S197= CtrlASIDIn=0                                          Premise(F110)
	S198= CtrlCP0=0                                             Premise(F111)
	S199= CP0[ASID]=pid                                         CP0-Hold(S143,S198)
	S200= CtrlEPCIn=0                                           Premise(F112)
	S201= CtrlExCodeIn=0                                        Premise(F113)
	S202= CtrlIMMU=0                                            Premise(F114)
	S203= CtrlPC=0                                              Premise(F115)
	S204= CtrlPCInc=0                                           Premise(F116)
	S205= PC[CIA]=addr                                          PC-Hold(S149,S204)
	S206= PC[Out]=addr+4                                        PC-Hold(S150,S203,S204)
	S207= CtrlIAddrReg=0                                        Premise(F117)
	S208= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S152,S207)
	S209= CtrlICache=0                                          Premise(F118)
	S210= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S154,S209)
	S211= CtrlIR_IMMU=0                                         Premise(F119)
	S212= CtrlICacheReg=0                                       Premise(F120)
	S213= CtrlIR_ID=0                                           Premise(F121)
	S214= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S158,S213)
	S215= CtrlIMem=0                                            Premise(F122)
	S216= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S160,S215)
	S217= CtrlIRMux=0                                           Premise(F123)
	S218= CtrlGPR=0                                             Premise(F124)
	S219= GPR[rT]={offset,16{0}}                                GPR-Hold(S163,S218)
	S220= CtrlIR_EX=0                                           Premise(F125)
	S221= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S165,S220)
	S222= CtrlIR_MEM=1                                          Premise(F126)
	S223= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Write(S195,S222)
	S224= CtrlIR_DMMU1=0                                        Premise(F127)
	S225= CtrlIR_WB=0                                           Premise(F128)
	S226= CtrlIR_DMMU2=0                                        Premise(F129)

MEM	S227= CP0.ASID=pid                                          CP0-Read-ASID(S199)
	S228= PC.CIA=addr                                           PC-Out(S205)
	S229= PC.CIA31_28=addr[31:28]                               PC-Out(S205)
	S230= PC.Out=addr+4                                         PC-Out(S206)
	S231= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S208)
	S232= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S208)
	S233= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S208)
	S234= IR_ID.Out={15,0,rT,offset}                            IR-Out(S214)
	S235= IR_ID.Out31_26=15                                     IR-Out(S214)
	S236= IR_ID.Out25_21=0                                      IR-Out(S214)
	S237= IR_ID.Out20_16=rT                                     IR-Out(S214)
	S238= IR_ID.Out15_0=offset                                  IR-Out(S214)
	S239= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S221)
	S240= IR_EX.Out31_26=15                                     IR_EX-Out(S221)
	S241= IR_EX.Out25_21=0                                      IR_EX-Out(S221)
	S242= IR_EX.Out20_16=rT                                     IR_EX-Out(S221)
	S243= IR_EX.Out15_0=offset                                  IR_EX-Out(S221)
	S244= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S223)
	S245= IR_MEM.Out31_26=15                                    IR_MEM-Out(S223)
	S246= IR_MEM.Out25_21=0                                     IR_MEM-Out(S223)
	S247= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S223)
	S248= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S223)
	S249= IR_MEM.Out=>FU.IR_MEM                                 Premise(F130)
	S250= FU.IR_MEM={15,0,rT,offset}                            Path(S244,S249)
	S251= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F131)
	S252= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F132)
	S253= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F133)
	S254= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F134)
	S255= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F135)
	S256= CU_MEM.Op=15                                          Path(S245,S255)
	S257= CU_MEM.Func=alu_add                                   CU_MEM(S256)
	S258= IR_MEM.Out=>IR_DMMU1.In                               Premise(F136)
	S259= IR_DMMU1.In={15,0,rT,offset}                          Path(S244,S258)
	S260= IR_MEM.Out=>IR_WB.In                                  Premise(F137)
	S261= IR_WB.In={15,0,rT,offset}                             Path(S244,S260)
	S262= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F138)
	S263= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F139)
	S264= FU.InMEM_WReg=5'b00000                                Premise(F140)
	S265= CtrlASIDIn=0                                          Premise(F141)
	S266= CtrlCP0=0                                             Premise(F142)
	S267= CP0[ASID]=pid                                         CP0-Hold(S199,S266)
	S268= CtrlEPCIn=0                                           Premise(F143)
	S269= CtrlExCodeIn=0                                        Premise(F144)
	S270= CtrlIMMU=0                                            Premise(F145)
	S271= CtrlPC=0                                              Premise(F146)
	S272= CtrlPCInc=0                                           Premise(F147)
	S273= PC[CIA]=addr                                          PC-Hold(S205,S272)
	S274= PC[Out]=addr+4                                        PC-Hold(S206,S271,S272)
	S275= CtrlIAddrReg=0                                        Premise(F148)
	S276= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S208,S275)
	S277= CtrlICache=0                                          Premise(F149)
	S278= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S210,S277)
	S279= CtrlIR_IMMU=0                                         Premise(F150)
	S280= CtrlICacheReg=0                                       Premise(F151)
	S281= CtrlIR_ID=0                                           Premise(F152)
	S282= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S214,S281)
	S283= CtrlIMem=0                                            Premise(F153)
	S284= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S216,S283)
	S285= CtrlIRMux=0                                           Premise(F154)
	S286= CtrlGPR=0                                             Premise(F155)
	S287= GPR[rT]={offset,16{0}}                                GPR-Hold(S219,S286)
	S288= CtrlIR_EX=0                                           Premise(F156)
	S289= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S221,S288)
	S290= CtrlIR_MEM=0                                          Premise(F157)
	S291= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S223,S290)
	S292= CtrlIR_DMMU1=1                                        Premise(F158)
	S293= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Write(S259,S292)
	S294= CtrlIR_WB=1                                           Premise(F159)
	S295= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S261,S294)
	S296= CtrlIR_DMMU2=0                                        Premise(F160)

MEM(DMMU1)	S297= CP0.ASID=pid                                          CP0-Read-ASID(S267)
	S298= PC.CIA=addr                                           PC-Out(S273)
	S299= PC.CIA31_28=addr[31:28]                               PC-Out(S273)
	S300= PC.Out=addr+4                                         PC-Out(S274)
	S301= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S276)
	S302= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S276)
	S303= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S276)
	S304= IR_ID.Out={15,0,rT,offset}                            IR-Out(S282)
	S305= IR_ID.Out31_26=15                                     IR-Out(S282)
	S306= IR_ID.Out25_21=0                                      IR-Out(S282)
	S307= IR_ID.Out20_16=rT                                     IR-Out(S282)
	S308= IR_ID.Out15_0=offset                                  IR-Out(S282)
	S309= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S289)
	S310= IR_EX.Out31_26=15                                     IR_EX-Out(S289)
	S311= IR_EX.Out25_21=0                                      IR_EX-Out(S289)
	S312= IR_EX.Out20_16=rT                                     IR_EX-Out(S289)
	S313= IR_EX.Out15_0=offset                                  IR_EX-Out(S289)
	S314= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S291)
	S315= IR_MEM.Out31_26=15                                    IR_MEM-Out(S291)
	S316= IR_MEM.Out25_21=0                                     IR_MEM-Out(S291)
	S317= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S291)
	S318= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S291)
	S319= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S293)
	S320= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S293)
	S321= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S293)
	S322= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S293)
	S323= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S293)
	S324= IR_WB.Out={15,0,rT,offset}                            IR-Out(S295)
	S325= IR_WB.Out31_26=15                                     IR-Out(S295)
	S326= IR_WB.Out25_21=0                                      IR-Out(S295)
	S327= IR_WB.Out20_16=rT                                     IR-Out(S295)
	S328= IR_WB.Out15_0=offset                                  IR-Out(S295)
	S329= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F161)
	S330= FU.IR_DMMU1={15,0,rT,offset}                          Path(S319,S329)
	S331= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F162)
	S332= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F163)
	S333= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F164)
	S334= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F165)
	S335= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F166)
	S336= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F167)
	S337= CU_DMMU1.Op=15                                        Path(S320,S336)
	S338= CU_DMMU1.Func=alu_add                                 CU_DMMU1(S337)
	S339= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F168)
	S340= IR_DMMU2.In={15,0,rT,offset}                          Path(S319,S339)
	S341= FU.InDMMU1_WReg=5'b00000                              Premise(F169)
	S342= CtrlASIDIn=0                                          Premise(F170)
	S343= CtrlCP0=0                                             Premise(F171)
	S344= CP0[ASID]=pid                                         CP0-Hold(S267,S343)
	S345= CtrlEPCIn=0                                           Premise(F172)
	S346= CtrlExCodeIn=0                                        Premise(F173)
	S347= CtrlIMMU=0                                            Premise(F174)
	S348= CtrlPC=0                                              Premise(F175)
	S349= CtrlPCInc=0                                           Premise(F176)
	S350= PC[CIA]=addr                                          PC-Hold(S273,S349)
	S351= PC[Out]=addr+4                                        PC-Hold(S274,S348,S349)
	S352= CtrlIAddrReg=0                                        Premise(F177)
	S353= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S276,S352)
	S354= CtrlICache=0                                          Premise(F178)
	S355= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S278,S354)
	S356= CtrlIR_IMMU=0                                         Premise(F179)
	S357= CtrlICacheReg=0                                       Premise(F180)
	S358= CtrlIR_ID=0                                           Premise(F181)
	S359= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S282,S358)
	S360= CtrlIMem=0                                            Premise(F182)
	S361= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S284,S360)
	S362= CtrlIRMux=0                                           Premise(F183)
	S363= CtrlGPR=0                                             Premise(F184)
	S364= GPR[rT]={offset,16{0}}                                GPR-Hold(S287,S363)
	S365= CtrlIR_EX=0                                           Premise(F185)
	S366= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S289,S365)
	S367= CtrlIR_MEM=0                                          Premise(F186)
	S368= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S291,S367)
	S369= CtrlIR_DMMU1=0                                        Premise(F187)
	S370= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S293,S369)
	S371= CtrlIR_WB=0                                           Premise(F188)
	S372= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S295,S371)
	S373= CtrlIR_DMMU2=1                                        Premise(F189)
	S374= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Write(S340,S373)

MEM(DMMU2)	S375= CP0.ASID=pid                                          CP0-Read-ASID(S344)
	S376= PC.CIA=addr                                           PC-Out(S350)
	S377= PC.CIA31_28=addr[31:28]                               PC-Out(S350)
	S378= PC.Out=addr+4                                         PC-Out(S351)
	S379= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S353)
	S380= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S353)
	S381= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S353)
	S382= IR_ID.Out={15,0,rT,offset}                            IR-Out(S359)
	S383= IR_ID.Out31_26=15                                     IR-Out(S359)
	S384= IR_ID.Out25_21=0                                      IR-Out(S359)
	S385= IR_ID.Out20_16=rT                                     IR-Out(S359)
	S386= IR_ID.Out15_0=offset                                  IR-Out(S359)
	S387= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S366)
	S388= IR_EX.Out31_26=15                                     IR_EX-Out(S366)
	S389= IR_EX.Out25_21=0                                      IR_EX-Out(S366)
	S390= IR_EX.Out20_16=rT                                     IR_EX-Out(S366)
	S391= IR_EX.Out15_0=offset                                  IR_EX-Out(S366)
	S392= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S368)
	S393= IR_MEM.Out31_26=15                                    IR_MEM-Out(S368)
	S394= IR_MEM.Out25_21=0                                     IR_MEM-Out(S368)
	S395= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S368)
	S396= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S368)
	S397= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S370)
	S398= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S370)
	S399= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S370)
	S400= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S370)
	S401= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S370)
	S402= IR_WB.Out={15,0,rT,offset}                            IR-Out(S372)
	S403= IR_WB.Out31_26=15                                     IR-Out(S372)
	S404= IR_WB.Out25_21=0                                      IR-Out(S372)
	S405= IR_WB.Out20_16=rT                                     IR-Out(S372)
	S406= IR_WB.Out15_0=offset                                  IR-Out(S372)
	S407= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S374)
	S408= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S374)
	S409= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S374)
	S410= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S374)
	S411= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S374)
	S412= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F190)
	S413= FU.IR_DMMU2={15,0,rT,offset}                          Path(S407,S412)
	S414= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F191)
	S415= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F192)
	S416= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F193)
	S417= CU_DMMU2.Op=15                                        Path(S408,S416)
	S418= CU_DMMU2.Func=alu_add                                 CU_DMMU2(S417)
	S419= IR_DMMU2.Out=>IR_WB.In                                Premise(F194)
	S420= IR_WB.In={15,0,rT,offset}                             Path(S407,S419)
	S421= FU.InDMMU2_WReg=5'b00000                              Premise(F195)
	S422= CtrlASIDIn=0                                          Premise(F196)
	S423= CtrlCP0=0                                             Premise(F197)
	S424= CP0[ASID]=pid                                         CP0-Hold(S344,S423)
	S425= CtrlEPCIn=0                                           Premise(F198)
	S426= CtrlExCodeIn=0                                        Premise(F199)
	S427= CtrlIMMU=0                                            Premise(F200)
	S428= CtrlPC=0                                              Premise(F201)
	S429= CtrlPCInc=0                                           Premise(F202)
	S430= PC[CIA]=addr                                          PC-Hold(S350,S429)
	S431= PC[Out]=addr+4                                        PC-Hold(S351,S428,S429)
	S432= CtrlIAddrReg=0                                        Premise(F203)
	S433= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S353,S432)
	S434= CtrlICache=0                                          Premise(F204)
	S435= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S355,S434)
	S436= CtrlIR_IMMU=0                                         Premise(F205)
	S437= CtrlICacheReg=0                                       Premise(F206)
	S438= CtrlIR_ID=0                                           Premise(F207)
	S439= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S359,S438)
	S440= CtrlIMem=0                                            Premise(F208)
	S441= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S361,S440)
	S442= CtrlIRMux=0                                           Premise(F209)
	S443= CtrlGPR=0                                             Premise(F210)
	S444= GPR[rT]={offset,16{0}}                                GPR-Hold(S364,S443)
	S445= CtrlIR_EX=0                                           Premise(F211)
	S446= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S366,S445)
	S447= CtrlIR_MEM=0                                          Premise(F212)
	S448= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S368,S447)
	S449= CtrlIR_DMMU1=0                                        Premise(F213)
	S450= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S370,S449)
	S451= CtrlIR_WB=1                                           Premise(F214)
	S452= [IR_WB]={15,0,rT,offset}                              IR_WB-Write(S420,S451)
	S453= CtrlIR_DMMU2=0                                        Premise(F215)
	S454= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S374,S453)

WB	S455= CP0.ASID=pid                                          CP0-Read-ASID(S424)
	S456= PC.CIA=addr                                           PC-Out(S430)
	S457= PC.CIA31_28=addr[31:28]                               PC-Out(S430)
	S458= PC.Out=addr+4                                         PC-Out(S431)
	S459= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S433)
	S460= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S433)
	S461= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S433)
	S462= IR_ID.Out={15,0,rT,offset}                            IR-Out(S439)
	S463= IR_ID.Out31_26=15                                     IR-Out(S439)
	S464= IR_ID.Out25_21=0                                      IR-Out(S439)
	S465= IR_ID.Out20_16=rT                                     IR-Out(S439)
	S466= IR_ID.Out15_0=offset                                  IR-Out(S439)
	S467= IR_EX.Out={15,0,rT,offset}                            IR_EX-Out(S446)
	S468= IR_EX.Out31_26=15                                     IR_EX-Out(S446)
	S469= IR_EX.Out25_21=0                                      IR_EX-Out(S446)
	S470= IR_EX.Out20_16=rT                                     IR_EX-Out(S446)
	S471= IR_EX.Out15_0=offset                                  IR_EX-Out(S446)
	S472= IR_MEM.Out={15,0,rT,offset}                           IR_MEM-Out(S448)
	S473= IR_MEM.Out31_26=15                                    IR_MEM-Out(S448)
	S474= IR_MEM.Out25_21=0                                     IR_MEM-Out(S448)
	S475= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S448)
	S476= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S448)
	S477= IR_DMMU1.Out={15,0,rT,offset}                         IR_DMMU1-Out(S450)
	S478= IR_DMMU1.Out31_26=15                                  IR_DMMU1-Out(S450)
	S479= IR_DMMU1.Out25_21=0                                   IR_DMMU1-Out(S450)
	S480= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S450)
	S481= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S450)
	S482= IR_WB.Out={15,0,rT,offset}                            IR-Out(S452)
	S483= IR_WB.Out31_26=15                                     IR-Out(S452)
	S484= IR_WB.Out25_21=0                                      IR-Out(S452)
	S485= IR_WB.Out20_16=rT                                     IR-Out(S452)
	S486= IR_WB.Out15_0=offset                                  IR-Out(S452)
	S487= IR_DMMU2.Out={15,0,rT,offset}                         IR_DMMU2-Out(S454)
	S488= IR_DMMU2.Out31_26=15                                  IR_DMMU2-Out(S454)
	S489= IR_DMMU2.Out25_21=0                                   IR_DMMU2-Out(S454)
	S490= IR_DMMU2.Out20_16=rT                                  IR_DMMU2-Out(S454)
	S491= IR_DMMU2.Out15_0=offset                               IR_DMMU2-Out(S454)
	S492= IR_WB.Out=>FU.IR_WB                                   Premise(F216)
	S493= FU.IR_WB={15,0,rT,offset}                             Path(S482,S492)
	S494= IR_WB.Out31_26=>CU_WB.Op                              Premise(F217)
	S495= CU_WB.Op=15                                           Path(S483,S494)
	S496= CU_WB.Func=alu_add                                    CU_WB(S495)
	S497= FU.InWB_WReg=5'b00000                                 Premise(F218)
	S498= CtrlASIDIn=0                                          Premise(F219)
	S499= CtrlCP0=0                                             Premise(F220)
	S500= CP0[ASID]=pid                                         CP0-Hold(S424,S499)
	S501= CtrlEPCIn=0                                           Premise(F221)
	S502= CtrlExCodeIn=0                                        Premise(F222)
	S503= CtrlIMMU=0                                            Premise(F223)
	S504= CtrlPC=0                                              Premise(F224)
	S505= CtrlPCInc=0                                           Premise(F225)
	S506= PC[CIA]=addr                                          PC-Hold(S430,S505)
	S507= PC[Out]=addr+4                                        PC-Hold(S431,S504,S505)
	S508= CtrlIAddrReg=0                                        Premise(F226)
	S509= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S433,S508)
	S510= CtrlICache=0                                          Premise(F227)
	S511= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S435,S510)
	S512= CtrlIR_IMMU=0                                         Premise(F228)
	S513= CtrlICacheReg=0                                       Premise(F229)
	S514= CtrlIR_ID=0                                           Premise(F230)
	S515= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S439,S514)
	S516= CtrlIMem=0                                            Premise(F231)
	S517= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S441,S516)
	S518= CtrlIRMux=0                                           Premise(F232)
	S519= CtrlGPR=0                                             Premise(F233)
	S520= GPR[rT]={offset,16{0}}                                GPR-Hold(S444,S519)
	S521= CtrlIR_EX=0                                           Premise(F234)
	S522= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S446,S521)
	S523= CtrlIR_MEM=0                                          Premise(F235)
	S524= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S448,S523)
	S525= CtrlIR_DMMU1=0                                        Premise(F236)
	S526= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S450,S525)
	S527= CtrlIR_WB=0                                           Premise(F237)
	S528= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S452,S527)
	S529= CtrlIR_DMMU2=0                                        Premise(F238)
	S530= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S454,S529)

POST	S500= CP0[ASID]=pid                                         CP0-Hold(S424,S499)
	S506= PC[CIA]=addr                                          PC-Hold(S430,S505)
	S507= PC[Out]=addr+4                                        PC-Hold(S431,S504,S505)
	S509= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S433,S508)
	S511= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S435,S510)
	S515= [IR_ID]={15,0,rT,offset}                              IR_ID-Hold(S439,S514)
	S517= IMem[{pid,addr}]={15,0,rT,offset}                     IMem-Hold(S441,S516)
	S520= GPR[rT]={offset,16{0}}                                GPR-Hold(S444,S519)
	S522= [IR_EX]={15,0,rT,offset}                              IR_EX-Hold(S446,S521)
	S524= [IR_MEM]={15,0,rT,offset}                             IR_MEM-Hold(S448,S523)
	S526= [IR_DMMU1]={15,0,rT,offset}                           IR_DMMU1-Hold(S450,S525)
	S528= [IR_WB]={15,0,rT,offset}                              IR_WB-Hold(S452,S527)
	S530= [IR_DMMU2]={15,0,rT,offset}                           IR_DMMU2-Hold(S454,S529)

