

================================================================
== Vivado HLS Report for 'AES_Encrypt_ShiftRows'
================================================================
* Date:           Wed Nov 20 22:18:39 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        aes_full
* Solution:       full
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.10|      2.39|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   58|   58|   58|   58|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   48|   48|         3|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|       8|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      43|
|Register         |        -|      -|      52|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|      52|      51|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |              Module             | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |tmp_state_U  |AES_Encrypt_ShiftRows_tmp_state  |        1|  0|   0|    16|    8|     1|          128|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                                 |        1|  0|   0|    16|    8|     1|          128|
    +-------------+---------------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_376_p2       |     +    |      0|  0|   5|           5|           1|
    |exitcond_fu_370_p2  |   icmp   |      0|  0|   3|           5|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|   8|          10|           7|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |   6|         14|    1|         14|
    |i_reg_349           |   5|          2|    5|         10|
    |state_address0      |   8|         10|    4|         40|
    |state_address1      |   8|          9|    4|         36|
    |tmp_state_address0  |   8|         10|    4|         40|
    |tmp_state_address1  |   8|          9|    4|         36|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  43|         54|   22|        176|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |  13|   0|   13|          0|
    |i_1_reg_470             |   5|   0|    5|          0|
    |i_reg_349               |   5|   0|    5|          0|
    |reg_360                 |   8|   0|    8|          0|
    |reg_365                 |   8|   0|    8|          0|
    |tmp_reg_475             |   5|   0|   64|         59|
    |tmp_state_load_reg_485  |   8|   0|    8|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   |  52|   0|  111|         59|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------+-----+-----+------------+-----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|ap_start        |  in |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|ap_done         | out |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|ap_idle         | out |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|ap_ready        | out |    1| ap_ctrl_hs | AES_Encrypt_ShiftRows | return value |
|state_address0  | out |    4|  ap_memory |         state         |     array    |
|state_ce0       | out |    1|  ap_memory |         state         |     array    |
|state_we0       | out |    1|  ap_memory |         state         |     array    |
|state_d0        | out |    8|  ap_memory |         state         |     array    |
|state_q0        |  in |    8|  ap_memory |         state         |     array    |
|state_address1  | out |    4|  ap_memory |         state         |     array    |
|state_ce1       | out |    1|  ap_memory |         state         |     array    |
|state_q1        |  in |    8|  ap_memory |         state         |     array    |
+----------------+-----+-----+------------+-----------------------+--------------+

