module top_module (
    input c,
    input d,
    output [3:0] mux_in
); 
assign mux_in[0] = c | d;    // 當 ab=00
    assign mux_in[1] = 1'b0;     // 當 ab=01
    assign mux_in[2] = ~d;       // 當 ab=10
    assign mux_in[3] = c & d;    // 當 ab=11
endmodule
