Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 22 19:27:28 2023
| Host         : hefeng running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    58 |
| Unused register locations in slices containing registers |   268 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           11 |
|      3 |           11 |
|      4 |           19 |
|    16+ |           17 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           40 |
| No           | No                    | Yes                    |            1250 |          493 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             146 |          133 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+------------------------+--------------------------+------------------+----------------+
|     Clock Signal    |      Enable Signal     |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+---------------------+------------------------+--------------------------+------------------+----------------+
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_DM/rstn                |                1 |              1 |
|  clk_IBUF_BUFG      | U_EXT/dmem[4][7]_i_4_1 | U_DM/rstn_0              |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][28]_i_2_n_2  |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][24]_i_2_n_2  |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][9]_i_2_n_2   |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][13]_i_2_n_2  |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_DM/rstn                |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_DM/rstn_0              |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_DM/rstn_0              |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_DM/rstn_0              |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_DM/rstn                |                1 |              1 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][17]_i_2_n_2  |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[8][31]_i_1_n_2 | U_RF/rf[31][31]_i_2_n_2  |                3 |              3 |
|  u_seg7x16/seg7_clk |                        | u_seg7x16/rstn           |                1 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][24]_i_2_n_2  |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][9]_i_2_n_2   |                3 |              3 |
|  Clk_CPU_BUFG       |                        | u_seg7x16/rstn           |                1 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][9]_i_2_n_2   |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][20]_i_2_n_2  |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][9]_i_2_n_2   |                3 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][20]_i_2_n_2  |                3 |              3 |
|  clk_IBUF_BUFG      | U_EXT/dmem[4][7]_i_4_1 | U_DM/rstn                |                2 |              3 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][31]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][17]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][24]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][28]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][13]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][31]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][17]_i_2_n_2  |                3 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][4]_i_2_n_2   |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][24]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][28]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[2][31]_i_1_n_2 | U_RF/rf[31][4]_i_2_n_2   |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][13]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][31]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][17]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][20]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][28]_i_2_n_2  |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[4][31]_i_1_n_2 | U_RF/rf[31][4]_i_2_n_2   |                4 |              4 |
|  Clk_CPU_BUFG       | U_RF/rf[1][31]_i_1_n_2 | U_RF/rf[31][13]_i_2_n_2  |                3 |              4 |
|  clk_IBUF_BUFG      | U_EXT/dmem[4][7]_i_4_1 | U_DM/dmem[31][5]_i_2_n_2 |                1 |              4 |
|  Clk_CPU_BUFG       |                        | U_DM/rstn_0              |                6 |             26 |
|  n_0_3669_BUFG      |                        |                          |               19 |             32 |
|  Clk_CPU_BUFG       | U_EXT/E[0]             | U_DM/rstn_0              |               25 |             32 |
|  n_1_4073_BUFG      |                        |                          |               21 |             32 |
|  Clk_CPU_BUFG       |                        | U_DM/rstn                |               11 |             37 |
|  clk_IBUF_BUFG      |                        | U_DM/rstn_0              |               44 |             57 |
|  clk_IBUF_BUFG      |                        | U_DM/rstn                |               62 |             76 |
|  clk_IBUF_BUFG      |                        | u_seg7x16/rstn           |               32 |             81 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][17]_i_2_n_2  |               30 |            104 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][31]_i_2_n_2  |               30 |            104 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][13]_i_2_n_2  |               32 |            106 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][28]_i_2_n_2  |               35 |            106 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][4]_i_2_n_2   |               28 |            107 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][24]_i_2_n_2  |               31 |            107 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][20]_i_2_n_2  |               33 |            109 |
|  Clk_CPU_BUFG       |                        | U_RF/rf[31][9]_i_2_n_2   |               31 |            109 |
|  clk_IBUF_BUFG      |                        | U_DM/dmem[31][5]_i_2_n_2 |               86 |            115 |
+---------------------+------------------------+--------------------------+------------------+----------------+


