// Seed: 756298815
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_9;
  localparam id_10 = 1;
  logic id_11;
endmodule
module module_1 #(
    parameter id_14 = 32'd24,
    parameter id_18 = 32'd37
) (
    input tri0 id_0,
    output supply1 id_1,
    input uwire id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output wand id_8,
    input tri0 id_9,
    input wand id_10,
    output wor id_11,
    input tri1 id_12,
    input wand id_13,
    input tri _id_14,
    output tri1 id_15
    , id_20,
    input wire id_16,
    output supply1 id_17,
    output wor _id_18
);
  assign id_8 = (-1);
  parameter id_21 = -1'b0;
  assign id_20 = 1'd0;
  logic id_22, id_23;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_20,
      id_20,
      id_20
  );
  logic id_24 = 1'b0;
  localparam id_25 = id_21;
  logic id_26[id_18 : (  1  )];
  ;
  wire id_27;
  always @(posedge id_22[id_14] or id_10) id_24 = -1;
endmodule
