$date
	Sun Dec 20 22:11:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module mips_cpu_bus_tb $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 1 # waitrequest $end
$var wire 32 $ register_v0 [31:0] $end
$var wire 32 % readdata [31:0] $end
$var wire 1 & read $end
$var wire 4 ' byteenable [3:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 ) active $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$scope module cpuInst $end
$var wire 1 * clk $end
$var wire 1 , mem_access $end
$var wire 32 - register_v0 [31:0] $end
$var wire 1 + reset $end
$var wire 1 # waitrequest $end
$var wire 5 . shift [4:0] $end
$var wire 5 / rt [4:0] $end
$var wire 5 0 rs [4:0] $end
$var wire 32 1 regs_hw [31:0] $end
$var wire 32 2 regs_byte [31:0] $end
$var wire 32 3 readdata [31:0] $end
$var wire 5 4 rd [4:0] $end
$var wire 32 5 pc_increment [31:0] $end
$var wire 64 6 multu_temp [63:0] $end
$var wire 64 7 mult_temp [63:0] $end
$var wire 6 8 instr_opcode [5:0] $end
$var wire 26 9 instr_index [25:0] $end
$var wire 16 : instr_imm [15:0] $end
$var wire 6 ; instr_function [5:0] $end
$var wire 32 < instr [31:0] $end
$var wire 2 = alignment [1:0] $end
$var wire 32 > address_calc [31:0] $end
$var reg 32 ? HI [31:0] $end
$var reg 32 @ LO [31:0] $end
$var reg 1 ) active $end
$var reg 32 A address [31:0] $end
$var reg 4 B byteenable [3:0] $end
$var reg 1 C delay $end
$var reg 32 D ir [31:0] $end
$var reg 32 E pc [31:0] $end
$var reg 32 F pc_jmp [31:0] $end
$var reg 1 & read $end
$var reg 1 G stall $end
$var reg 3 H state [2:0] $end
$var reg 1 " write $end
$var reg 32 I writedata [31:0] $end
$var integer 32 J i [31:0] $end
$upscope $end
$scope module ramInst $end
$var wire 32 K address [31:0] $end
$var wire 4 L byteenable [3:0] $end
$var wire 1 * clk $end
$var wire 1 M invalid $end
$var wire 8 N r_data0 [7:0] $end
$var wire 8 O r_data1 [7:0] $end
$var wire 8 P r_data2 [7:0] $end
$var wire 8 Q r_data3 [7:0] $end
$var wire 1 & read $end
$var wire 1 " write $end
$var wire 32 R writedata [31:0] $end
$var wire 8 S w_data3 [7:0] $end
$var wire 8 T w_data2 [7:0] $end
$var wire 8 U w_data1 [7:0] $end
$var wire 8 V w_data0 [7:0] $end
$var wire 32 W r_data [31:0] $end
$var wire 32 X address_relative [31:0] $end
$var reg 32 Y readdata [31:0] $end
$var reg 1 # waitrequest $end
$scope begin $unm_blk_114 $end
$var integer 32 Z i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111111111111111 Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
xM
bx L
bx K
b100000 J
bx I
b111 H
0G
bx F
bx E
bx D
0C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
b0 7
b0 6
bx 5
bx 4
bx 3
b0 2
b0 1
bx 0
bx /
bx .
b0 -
x,
0+
0*
0)
bx (
bx '
x&
bx %
b0 $
1#
x"
bx !
$end
#100
1*
#200
1+
0*
#300
0M
b111100 Q
b11 P
b10111111 O
b11000000 N
b111100000000111011111111000000 W
b0 X
b10111111110000000000000000000000 (
b10111111110000000000000000000000 A
b10111111110000000000000000000000 K
0"
1&
b1111 '
b1111 B
b1111 L
0#
b10111111110000000000000000000100 5
b10111111110000000000000000000000 E
1)
b0 H
b100000 J
1*
#400
0+
0*
#500
0,
b0 =
0M
b11111111111111111011111111000000 >
b0 Q
b0 P
b0 O
b0 N
bx S
bx T
bx U
bx V
b1111 8
b0 0
b11 /
b10111 4
b11111 .
b0 ;
b1011111111000000 :
b111011111111000000 9
bx W
b0 7
b0 6
b111100000000111011111111000000 <
b0 2
b0 1
bx X
bx (
bx A
bx K
b0 '
b0 B
b0 L
0&
b1 H
b111100000000111011111111000000 %
b111100000000111011111111000000 3
b111100000000111011111111000000 Y
1*
#600
0*
#700
b10001100 Q
b1101001 P
b0 O
b101000 N
b10001100011010010000000000101000 W
b1 X
b10111111110000000000000000000100 (
b10111111110000000000000000000100 A
b10111111110000000000000000000100 K
1&
b1111 '
b1111 B
b1111 L
b10111111110000000000000000001000 5
b10111111110000000000000000000100 E
b0 H
b111100000000111011111111000000 D
1*
#800
0*
#900
1,
b111100 O
0M
b11010 Q
b101011 P
b1001101 N
bx S
bx T
bx U
bx V
b100011 8
b11 0
b1001 /
b0 4
b0 .
b101000 ;
b10111111110000000000000000101000 >
b101000 :
b11010010000000000101000 9
b11010001010110011110001001101 W
b10001100011010010000000000101000 <
b1010 X
b10111111110000000000000000101000 (
b10111111110000000000000000101000 A
b10111111110000000000000000101000 K
b1111 '
b1111 B
b1111 L
1&
b1 H
b10001100011010010000000000101000 %
b10001100011010010000000000101000 3
b10001100011010010000000000101000 Y
1#
1*
#1000
0*
#1100
bx %
bx 3
bx Y
1G
b10001100011010010000000000101000 D
1*
#1200
0*
#1300
0#
1*
#1400
0*
#1500
b11010001010110011110001001101 %
b11010001010110011110001001101 3
b11010001010110011110001001101 Y
0G
b10111111110000000000000000001100 5
b10111111110000000000000000001000 E
b10 H
1*
#1600
0*
#1700
b10100100 Q
b1101001 P
b0 O
b101110 N
b10100100011010010000000000101110 W
b10 X
b10111111110000000000000000001000 (
b10111111110000000000000000001000 A
b10111111110000000000000000001000 K
b0 H
1#
1*
#1800
0*
#1900
bx %
bx 3
bx Y
1*
#2000
0*
#2100
1*
#2200
0*
#2300
1*
#2400
0*
#2500
1*
#2600
0*
#2700
1*
#2800
0*
#2900
1*
#3000
0*
#3100
0#
1*
#3200
0*
#3300
0M
1,
b10001 U
b10001 V
b111100 S
b1001101 T
b111100010011010011110001001101 1
b0 Q
b0 P
b0 O
b0 N
b10 =
0&
1"
b111100010011010000000000000000 !
b111100010011010000000000000000 I
b111100010011010000000000000000 R
b1100 '
b1100 B
b1100 L
b101001 8
b101110 ;
b10111111110000000000000000101110 >
b101110 :
b11010010000000000101110 9
b1000100010001 W
b10100100011010010000000000101110 <
b1011 X
b10111111110000000000000000101100 (
b10111111110000000000000000101100 A
b10111111110000000000000000101100 K
b1 H
b10100100011010010000000000101110 %
b10100100011010010000000000101110 3
b10100100011010010000000000101110 Y
1*
#3400
0*
#3500
b10001100 Q
b1100010 P
b101100 N
b0 U
b0 V
b0 1
b10001100011000100000000000101100 W
b11 X
b10111111110000000000000000001100 (
b10111111110000000000000000001100 A
b10111111110000000000000000001100 K
0"
1&
b1111 '
b1111 B
b1111 L
b10111111110000000000000000010000 5
b10111111110000000000000000001100 E
b0 H
b10100100011010010000000000101110 D
1*
#3600
0*
#3700
b10001 O
b111100 Q
b1001101 P
b0 U
0M
b0 =
b111100 S
b1001101 T
b10001 N
b0 V
b100011 8
b10 /
b101100 ;
b10111111110000000000000000101100 >
b101100 :
b11000100000000000101100 9
b111100010011010001000100010001 W
b10001100011000100000000000101100 <
b0 1
b1011 X
b10111111110000000000000000101100 (
b10111111110000000000000000101100 A
b10111111110000000000000000101100 K
1&
0"
b111100010011010000000000000000 !
b111100010011010000000000000000 I
b111100010011010000000000000000 R
b1111 '
b1111 B
b1111 L
b1 H
b10001100011000100000000000101100 %
b10001100011000100000000000101100 3
b10001100011000100000000000101100 Y
1#
1*
#3800
0*
#3900
bx %
bx 3
bx Y
0#
1G
b10001100011000100000000000101100 D
1*
#4000
0*
#4100
0G
b10111111110000000000000000010100 5
b10111111110000000000000000010000 E
b10 H
b111100010011010001000100010001 %
b111100010011010001000100010001 3
b111100010011010001000100010001 Y
1*
#4200
0*
#4300
b0 Q
b0 P
b0 O
b1000 N
b1000 W
b100 X
b10111111110000000000000000010000 (
b10111111110000000000000000010000 A
b10111111110000000000000000010000 K
1#
b111100010011010001000100010001 $
b111100010011010001000100010001 -
b0 H
1*
#4400
0*
#4500
bx %
bx 3
bx Y
1*
#4600
0*
#4700
0#
1*
#4800
0*
#4900
bx S
bx T
0M
0,
bx U
bx V
b0 Q
b0 P
b0 O
b0 N
b0 '
b0 B
b0 L
0&
b0 8
b0 0
b0 /
b1000 ;
b1000 >
b1000 :
b1000 9
bx W
b1000 <
bx X
bx (
bx A
bx K
b1 H
b1000 %
b1000 3
b1000 Y
1*
#5000
0*
#5100
b0 Q
b0 P
b0 O
b0 N
b111100 S
b1001101 T
b0 U
b0 V
b0 W
b101 X
b10111111110000000000000000010100 (
b10111111110000000000000000010100 A
b10111111110000000000000000010100 K
1&
b1111 '
b1111 B
b1111 L
1C
b0 F
b10111111110000000000000000011000 5
b10111111110000000000000000010100 E
b0 H
b1000 D
1*
#5200
0*
#5300
bx U
bx V
0M
bx S
bx T
b0 ;
b0 >
b0 :
b0 9
bx W
b0 <
bx X
bx (
bx A
bx K
b0 '
b0 B
b0 L
0&
b1 H
b0 %
b0 3
b0 Y
1#
1*
#5400
0*
#5500
b0 Q
b0 P
b0 O
b0 N
b111100 S
b1001101 T
b0 U
b0 V
b0 W
b10000000100000000000000000000 X
b0 (
b0 A
b0 K
1&
b1111 '
b1111 B
b1111 L
bx %
bx 3
bx Y
0#
0C
b100 5
b0 E
b0 H
b0 D
1*
#5600
0*
#5700
0)
b111 H
1*
#5800
0*
