!PADS-POWERPCB-V5.0-MILS! DESIGN DATABASE ASCII FILE 1.0
*REMARK* !Precience PCBNavigator  Rev 3.3 2001 

*PCB*    GENERAL PARAMETERS OF THE PCB DESIGN
UNITS        0
VIAMODE      T
LINEWIDTH    6
MAXIMUMLAYER 2



*PARTTYPE* ITEMS
*REMARK* NAME DECALNM UNITS TYPES GATES SIGPINS PINNMS FLAGS ECO

R0603 R0603 I TTL 0 0 0 0 Y

AMS1117_SOT_23 AMS1117_SOT_23 I TTL 0 0 0 0 Y

C3528 C3528 I TTL 0 0 0 0 Y

con2_2_54mm con2_2_54mm I TTL 0 0 0 0 Y

JTAG_16X2 JTAG_16X2 I TTL 0 0 0 0 Y

con4_2_54 con4_2_54 I TTL 0 0 0 0 Y

C0603 C0603 I TTL 0 0 0 0 Y

JTAG_10X2 JTAG_10X2 I TTL 0 0 0 0 Y

SO16 SO16 I TTL 0 0 0 0 Y

DB9_D DB9_D I TTL 0 0 0 0 Y

SW_6X6X5MM SW_6X6X5MM I TTL 0 0 0 0 Y

LED0603 LED0603 I TTL 0 0 0 0 Y

DC05 DC05 I TTL 0 0 0 0 Y

*PART*
*REMARK* REF PTYPE X Y ORI GLUE MIRROR ALT CLSTID CLSTATTR BROTHERID LABELS
R4 R0603 0 0 0 U N 0 -1 0 -1
R6 R0603 0 0 0 U N 0 -1 0 -1
R5 R0603 0 0 0 U N 0 -1 0 -1
U1 AMS1117_SOT_23 0 0 0 U N 0 -1 0 -1
C2 C3528 0 0 0 U N 0 -1 0 -1
J7 con2_2_54mm 0 0 0 U N 0 -1 0 -1
J2 JTAG_16X2 0 0 0 U N 0 -1 0 -1
R1 R0603 0 0 0 U N 0 -1 0 -1
J9 con4_2_54 0 0 0 U N 0 -1 0 -1
C7 C0603 0 0 0 U N 0 -1 0 -1
C1 C0603 0 0 0 U N 0 -1 0 -1
J5 JTAG_10X2 0 0 0 U N 0 -1 0 -1
C3 C0603 0 0 0 U N 0 -1 0 -1
C6 C0603 0 0 0 U N 0 -1 0 -1
C5 C0603 0 0 0 U N 0 -1 0 -1
U2 SO16 0 0 0 U N 0 -1 0 -1
C4 C0603 0 0 0 U N 0 -1 0 -1
J6 DB9_D 0 0 0 U N 0 -1 0 -1
SW1 SW_6X6X5MM 0 0 0 U N 0 -1 0 -1
C8 C0603 0 0 0 U N 0 -1 0 -1
J10 JTAG_10X2 0 0 0 U N 0 -1 0 -1
D1 LED0603 0 0 0 U N 0 -1 0 -1
J1 JTAG_16X2 0 0 0 U N 0 -1 0 -1
J8 DC05 0 0 0 U N 0 -1 0 -1
R3 R0603 0 0 0 U N 0 -1 0 -1
D2 LED0603 0 0 0 U N 0 -1 0 -1

*NET*
*REMARK* *SIGNAL* SIGNAME SIGFLAG COLOR

*SIGNAL* USART2_RX 0 -2
J1.23 J2.23 
*SIGNAL* USART2_TX 0 -2
J1.22 J2.22 
*SIGNAL* PC11_IO 0 -2
J1.7 J2.7 
*SIGNAL* PB1_CS 0 -2
J2.28 J1.28 
*SIGNAL* SPI1_NSS 0 -2
J1.24 J2.24 
*SIGNAL* I2C2_SCL 0 -2
J2.29 J1.29 
*SIGNAL* PB8_IO 0 -2
J2.14 J1.14 
*SIGNAL* ADC_IN10 0 -2
R5.1 R6.2 J1.19 J2.19 
*SIGNAL* SPI1_SCK 0 -2
J1.25 J2.25 
*SIGNAL* BOOT0 0 -2
J1.13 J2.13 J7.1 
*SIGNAL* JTCK 0 -2
J1.4 J10.9 J2.4 
*SIGNAL* JTDI 0 -2
J1.5 J10.5 J2.5 
*SIGNAL* SPI1_MISO 0 -2
J1.26 J2.26 
*SIGNAL* SPI1_MOSI 0 -2
J2.27 J1.27 
*SIGNAL* I2C1_SMBAI 0 -2
J2.10 J1.10 
*SIGNAL* MCU_RXD 0 -2
U2.12 J1.2 J2.2 J9.2 
*SIGNAL* JTDO 0 -2
J2.8 J10.13 J1.8 
*SIGNAL* I2C1_SDA 0 -2
J2.12 J1.12 
*SIGNAL* JTMS 0 -2
J10.7 J1.3 J2.3 
*SIGNAL* NRST 0 -2
J1.18 SW1.1 J2.18 J10.15 
*SIGNAL* ADC_IN11 0 -2
J2.20 J1.20 
*SIGNAL* I2C2_SDA 0 -2
J2.30 J1.30 
*SIGNAL* PB9_IO 0 -2
J2.15 J1.15 
*SIGNAL* PC12_IO 0 -2
J1.6 J2.6 R4.1 
*SIGNAL* V3_3 0 -2
C2.1 U1.2 C3.1 J2.32 J1.32 J1.31 J2.31 R5.2 
J10.1 J10.2 C8.1 U2.16 R3.1 J9.1 J7.2 
*SIGNAL* ADC_IN12 0 -2
J1.21 J2.21 
*SIGNAL* GND 0 -2
J5.9 J5.10 J5.19 C6.2 U1.1 SW1.3 R6.1 U2.15 
C1.2 C8.2 C7.2 J6.5 J5.20 J5.16 J5.17 J5.18 
J5.13 J5.15 J5.14 J5.12 D1.2 C2.2 C3.2 
J5.11 J2.17 J2.16 J8.2 J8.3 J6.11 J6.10 
J5.1 J5.2 J5.6 J5.8 J5.7 J5.5 J5.4 J5.3 
J10.16 J10.20 J10.18 J10.14 J10.10 J10.8 
J10.12 J10.6 J10.4 J9.4 J1.17 J1.16 D2.2 
*SIGNAL* MCU_TXD 0 -2
J2.1 J1.1 U2.11 J9.3 
*SIGNAL* NJRST 0 -2
J2.9 J1.9 J10.3 
*SIGNAL* I2C1_SCL 0 -2
J2.11 J1.11 
*SIGNAL* N14902085 0 -2
U1.3 J8.1 R1.1 
*SIGNAL* N14907433 0 -2
D1.1 R3.2 
*SIGNAL* N14911995 0 -2
U2.1 C4.1 
*SIGNAL* N14912179 0 -2
C4.2 U2.3 
*SIGNAL* N14912530 0 -2
C5.1 U2.4 
*SIGNAL* N14912720 0 -2
U2.5 C5.2 
*SIGNAL* N14913888 0 -2
U2.2 C6.1 
*SIGNAL* N14915387 0 -2
U2.6 C7.1 
*SIGNAL* N14920160 0 -2
R1.2 C1.1 
*SIGNAL* N14927335 0 -2
U2.14 J6.2 
*SIGNAL* N14927761 0 -2
U2.13 J6.3 
*SIGNAL* N14929547 0 -2
D2.1 R4.2 
*MISC*
RULES_SECTION MILS
{
GROUP DATA
{
}
DESIGN RULES
{
RULE_SET (1)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
CLEARANCE_RULE :
{
TRACK_TO_TRACK 6
VIA_TO_TRACK 6
VIA_TO_VIA 6
PAD_TO_TRACK 6
PAD_TO_VIA 6
PAD_TO_PAD 6
SMD_TO_TRACK 6
SMD_TO_VIA 6
SMD_TO_PAD 6
SMD_TO_SMD 6
COPPER_TO_TRACK 6
COPPER_TO_VIA 6
COPPER_TO_PAD 6
COPPER_TO_SMD 6
TEXT_TO_TRACK 6
TEXT_TO_VIA 6
TEXT_TO_PAD 6
TEXT_TO_SMD 6
OUTLINE_TO_TRACK 6
OUTLINE_TO_VIA 6
OUTLINE_TO_PAD 6
OUTLINE_TO_SMD 6
DRILL_TO_TRACK 6
DRILL_TO_VIA 6
DRILL_TO_PAD 6
DRILL_TO_SMD 6
MIN_TRACK_WIDTH 6
REC_TRACK_WIDTH 12
MAX_TRACK_WIDTH 12
DRILL_TO_DRILL 6
BODY_TO_BODY 6
SAME_NET_PAD_TO_CRN 6
SAME_NET_TRACK_TO_CRN 6
SAME_NET_SMD_TO_VIA 6
SAME_NET_SMD_TO_CRN 6
SAME_NET_VIA_TO_VIA 6
DRILL_TO_COPPER 6
}
}
RULE_SET (2)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
HIGH_SPEED_RULE :
{
MIN_LENGTH 0
MAX_LENGTH 50000
STUB_LENGTH 1000
MIN_DELAY 0
MAX_DELAY 10
MIN_CAPACITANCE 0
MAX_CAPACITANCE 10
MIN_IMPEDANCE 50
MAX_IMPEDANCE 150
PARALLEL_GAP 200
AGGRESSOR N
TANDEM_LENGTH 1000
TANDEM_GAP 200
SHIELD_GAP 200
MATCH_LENGTH_TOLERANCE 200
PARALLEL_LENGTH 1000
}
}
RULE_SET (3)
{
FOR :
{
DEFAULT :
}
AGAINST : 
{
DEFAULT : 
}
LAYER 0
ROUTE_RULE :
{
TRACE_SHARE Y
VIA_SHARE Y
AUTO_ROUTE Y
RIPUP Y
SHOVE Y
ROUTE_PRIORITY 3
LENGTH_MINIMIZATION_TYPE 2
VALID_LAYER 1
VALID_LAYER 2
SHOVE_PROTECTED N
}
}
}
}


*MISC*		MISCELLANEOUS PARAMETERS
LAYER MILS
{
LAYER 0
{
LAYER_THICKNESS 0
DIELECTRIC 3.3
}
LAYER 1
{
LAYER_NAME TOP
LAYER_TYPE COMPONENT
PLANE NONE
ROUTING_DIRECTION HORIZONTAL
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESS 8
COPPER_THICKNESS 1
DIELECTRIC 3.800000
COST 0
}

LAYER 2
{
LAYER_NAME BOTTOM
LAYER_TYPE COMPONENT
PLANE NONE
ROUTING_DIRECTION VERTICAL
COMPONENT Y
ROUTABLE Y
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESS 8
COPPER_THICKNESS 1
DIELECTRIC 3.800000
COST 0
}

LAYER 3
{
LAYER_NAME Layer_ 3
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 4
{
LAYER_NAME Layer_ 4
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 5
{
LAYER_NAME Layer_ 5
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 6
{
LAYER_NAME Layer_ 6
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 7
{
LAYER_NAME Layer_ 7
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 8
{
LAYER_NAME Layer_ 8
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 9
{
LAYER_NAME Layer_ 9
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 10
{
LAYER_NAME Layer_10
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 11
{
LAYER_NAME Layer_11
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 12
{
LAYER_NAME Layer_12
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 13
{
LAYER_NAME Layer_13
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 14
{
LAYER_NAME Layer_14
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 15
{
LAYER_NAME Layer_15
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 16
{
LAYER_NAME Layer_16
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 17
{
LAYER_NAME Layer_17
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 18
{
LAYER_NAME Layer_18
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 19
{
LAYER_NAME Layer_19
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 20
{
LAYER_NAME Layer_20
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 21
{
LAYER_NAME Solder Mask Top
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 22
{
LAYER_NAME Paste Mask Bottom
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 23
{
LAYER_NAME Paste Mask Top
LAYER_TYPE PASTE_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 24
{
LAYER_NAME Drill Drawing
LAYER_TYPE DRILL
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 25
{
LAYER_NAME Layer_25
LAYER_TYPE UNASSIGNED
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 26
{
LAYER_NAME Silkscreen Top
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 27
{
LAYER_NAME Assembly Drawing Top
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 28
{
LAYER_NAME Solder Mask Bottom
LAYER_TYPE SOLDER_MASK
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 29
{
LAYER_NAME Silkscreen Bottom
LAYER_TYPE SILK_SCREEN
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}
LAYER 30
{
LAYER_NAME Assembly Drawing Bottom
LAYER_TYPE ASSEMBLY
PLANE NONE
ROUTING_DIRECTION NO_PREFERENCE
VISIBLE Y
SELECTABLE Y
ENABLED Y
LAYER_THICKNESSS 0
COPPER_THICKNESS 0
DIELECTRIC 3.300000
COST 0
}

}



ATTRIBUTES DICTIONARY
{

ATTRIBUTE Value
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE ECO Registered
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Tolerance
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Model
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Model File
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Part Number
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Description
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Cost
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #1
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Manufacturer #2
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Assembly_Option
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Geometry.Height
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE Alternate PCB Footprint
{
TYPE FREETEXT N
INHERITANCE PART 
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Frequency
{
TYPE QUANTITY
QUANTITY Frequency
ABBR Hz
UNIT Hertz
MIN 0Hz
MAX 1000GHz
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Duty Cycle
{
TYPE QUANTITY
QUANTITY
ABBR 
UNIT percent
MIN 0
MAX 100
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model File
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Default IC.Model Pin
{
TYPE FREETEXT N
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Signal Type
{
TYPE LIST N
{
Address
Analog High Speed
Analog Low Speed
Clock
Data
Do Not Analyze
Power Supply
Strobe
}
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE DFT.Nail Count Per Net
{
TYPE INTEGER
MIN 0
MAX 2000
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE PowerGround
{
TYPE BOOLEAN
INHERITANCE NET NETCLASS PCB
ECO_REGISTRATION Y
}
ATTRIBUTE Voltage
{
TYPE QUANTITY
QUANTITY Voltage
ABBR V
UNIT Volt
MIN -100kV
MAX 100kV
INHERITANCE NET NETCLASS
ECO_REGISTRATION Y
}
ATTRIBUTE HyperLynx.Sim Direction
{
TYPE LIST N
{
SIM_BOTH
SIM_IN
SIM_OUT
}
INHERITANCE PIN
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Diameter
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
ATTRIBUTE DFT.Nail Number
{
TYPE FREETEXT N
INHERITANCE PIN
INHERITANCE VIA
ECO_REGISTRATION N
}
}

ATTRIBUTE VALUES
{
PART R4
{
}
PART R6
{
}
PART R5
{
}
PART U1
{
}
PART C2
{
}
PART J7
{
}
PART J2
{
}
PART R1
{
}
PART J9
{
}
PART C7
{
}
PART C1
{
}
PART J5
{
}
PART C3
{
}
PART C6
{
}
PART C5
{
}
PART U2
{
}
PART C4
{
}
PART J6
{
}
PART SW1
{
}
PART C8
{
}
PART J10
{
}
PART D1
{
}
PART J1
{
}
PART J8
{
}
PART R3
{
}
PART D2
{
}
}
*END*
