static inline void F_1 ( T_1 * V_1 , T_1 * V_2 )\r\n{\r\ntypedef struct { T_1 _ [ 256 ] ; } T_2;\r\nasm volatile(\r\n" xc 0(256,%[p1]),0(%[p2])\n"\r\n: "+m" (*(addrtype *) p1) : "m" (*(addrtype *) p2),\r\n[p1] "a" (p1), [p2] "a" (p2) : "cc");\r\n}\r\nstatic void F_2 ( int V_3 , T_3 V_4 , int V_5 ,\r\nint V_6 , void * * V_7 )\r\n{\r\nT_1 * V_8 , * V_9 , * V_10 , * V_11 ;\r\nconst T_1 * V_12 ;\r\nconst T_1 * V_13 ;\r\nint V_14 ;\r\nV_8 = ( T_1 * ) V_7 [ V_3 - 2 ] ;\r\nV_9 = ( T_1 * ) V_7 [ V_3 - 1 ] ;\r\nV_10 = ( T_1 * ) V_7 [ V_5 ] ;\r\nV_7 [ V_5 ] = ( void * ) V_15 ;\r\nV_7 [ V_3 - 2 ] = V_10 ;\r\nV_11 = ( T_1 * ) V_7 [ V_6 ] ;\r\nV_7 [ V_6 ] = ( void * ) V_15 ;\r\nV_7 [ V_3 - 1 ] = V_11 ;\r\nV_16 . V_17 ( V_3 , V_4 , V_7 ) ;\r\nV_7 [ V_5 ] = V_10 ;\r\nV_7 [ V_6 ] = V_11 ;\r\nV_7 [ V_3 - 2 ] = V_8 ;\r\nV_7 [ V_3 - 1 ] = V_9 ;\r\nV_12 = V_18 [ V_19 [ V_6 - V_5 ] ] ;\r\nV_13 = V_18 [ V_20 [ V_21 [ V_5 ] ^ V_21 [ V_6 ] ] ] ;\r\nwhile ( V_4 ) {\r\nF_1 ( V_10 , V_8 ) ;\r\nF_1 ( V_11 , V_9 ) ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ )\r\nV_11 [ V_14 ] = V_12 [ V_10 [ V_14 ] ] ^ V_13 [ V_11 [ V_14 ] ] ;\r\nF_1 ( V_10 , V_11 ) ;\r\nV_8 += 256 ;\r\nV_9 += 256 ;\r\nV_10 += 256 ;\r\nV_11 += 256 ;\r\nV_4 -= 256 ;\r\n}\r\n}\r\nstatic void F_3 ( int V_3 , T_3 V_4 , int V_5 ,\r\nvoid * * V_7 )\r\n{\r\nT_1 * V_8 , * V_9 , * V_11 ;\r\nconst T_1 * V_13 ;\r\nint V_14 ;\r\nV_8 = ( T_1 * ) V_7 [ V_3 - 2 ] ;\r\nV_9 = ( T_1 * ) V_7 [ V_3 - 1 ] ;\r\nV_11 = ( T_1 * ) V_7 [ V_5 ] ;\r\nV_7 [ V_5 ] = ( void * ) V_15 ;\r\nV_7 [ V_3 - 1 ] = V_11 ;\r\nV_16 . V_17 ( V_3 , V_4 , V_7 ) ;\r\nV_7 [ V_5 ] = V_11 ;\r\nV_7 [ V_3 - 1 ] = V_9 ;\r\nV_13 = V_18 [ V_20 [ V_21 [ V_5 ] ] ] ;\r\nwhile ( V_4 ) {\r\nF_1 ( V_11 , V_9 ) ;\r\nfor ( V_14 = 0 ; V_14 < 256 ; V_14 ++ )\r\nV_11 [ V_14 ] = V_13 [ V_11 [ V_14 ] ] ;\r\nF_1 ( V_8 , V_11 ) ;\r\nV_8 += 256 ;\r\nV_9 += 256 ;\r\nV_11 += 256 ;\r\nV_4 -= 256 ;\r\n}\r\n}
