###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Tue Apr 11 13:28:38 2023
#  Design:            fifo1_sram
#  Command:           timeDesign -preCTS -prefix place -outDir ../reports/fifo1_sram.innovus -expandedViews
###############################################################
Path 1: VIOLATED Setup Check with Pin wptr_full/wfull_reg/CLK 
Endpoint:   wptr_full/wfull_reg/D  (v) checked with  leading edge of 'wclk'
Beginpoint: wptr_full/wfull_reg/QN (^) triggered by  leading edge of 'wclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.052
+ Phase Shift                   1.180
- Uncertainty                   0.070
= Required Time                 1.158
- Arrival Time                  1.160
= Slack Time                   -0.002
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                             |      |                        |             |       |  Time   |   Time   | 
     |-----------------------------+------+------------------------+-------------+-------+---------+----------| 
     | wclk                        |  ^   | wclk                   |             |       |   0.100 |    0.098 | 
     | io_b_wclk/PADIO             |  ^   | wclk                   | I1025_NS    | 0.000 |   0.100 |    0.098 | 
     | io_b_wclk/DOUT              |  ^   | n_2                    | I1025_NS    | 0.000 |   0.100 |    0.098 | 
     | wptr_full/wfull_reg/CLK     |  ^   | n_2                    | DFFARX1_LVT | 0.000 |   0.100 |    0.098 | 
     | wptr_full/wfull_reg/QN      |  ^   | wptr_full/n_33         | DFFARX1_LVT | 0.179 |   0.279 |    0.278 | 
     | wptr_full/FE_OCPC199_n_33/A |  ^   | wptr_full/n_33         | NBUFFX8_LVT | 0.000 |   0.279 |    0.278 | 
     | wptr_full/FE_OCPC199_n_33/Y |  ^   | io_t_wfull_net         | NBUFFX8_LVT | 0.098 |   0.378 |    0.376 | 
     | wptr_full/FE_RC_12_0/A1     |  ^   | io_t_wfull_net         | NAND3X0_LVT | 0.000 |   0.378 |    0.376 | 
     | wptr_full/FE_RC_12_0/Y      |  v   | wptr_full/n_52         | NAND3X0_LVT | 0.055 |   0.433 |    0.431 | 
     | wptr_full/g3693__8428/A2    |  v   | wptr_full/n_52         | OR2X2_LVT   | 0.000 |   0.433 |    0.431 | 
     | wptr_full/g3693__8428/Y     |  v   | wptr_full/n_56         | OR2X2_LVT   | 0.089 |   0.522 |    0.520 | 
     | wptr_full/fopt/A            |  v   | wptr_full/n_56         | INVX2_LVT   | 0.000 |   0.522 |    0.520 | 
     | wptr_full/fopt/Y            |  ^   | wptr_full/n_105        | INVX2_LVT   | 0.040 |   0.563 |    0.561 | 
     | wptr_full/g3685__7410/A1    |  ^   | wptr_full/n_105        | AND3X1_LVT  | 0.000 |   0.563 |    0.561 | 
     | wptr_full/g3685__7410/Y     |  ^   | wptr_full/n_63         | AND3X1_LVT  | 0.079 |   0.641 |    0.639 | 
     | wptr_full/g3658__1617/A1    |  ^   | wptr_full/n_63         | XOR3X2_LVT  | 0.000 |   0.641 |    0.639 | 
     | wptr_full/g3658__1617/Y     |  v   | wptr_full/wgraynext_4_ | XOR3X2_LVT  | 0.189 |   0.830 |    0.829 | 
     | wptr_full/FE_RC_13_0/A4     |  v   | wptr_full/wgraynext_4_ | OA222X1_LVT | 0.000 |   0.830 |    0.829 | 
     | wptr_full/FE_RC_13_0/Y      |  v   | wptr_full/n_20         | OA222X1_LVT | 0.123 |   0.953 |    0.951 | 
     | wptr_full/g1883__7410/A2    |  v   | wptr_full/n_20         | AND4X1_LVT  | 0.000 |   0.953 |    0.951 | 
     | wptr_full/g1883__7410/Y     |  v   | wptr_full/n_21         | AND4X1_LVT  | 0.119 |   1.072 |    1.070 | 
     | wptr_full/g1882__1666/A1    |  v   | wptr_full/n_21         | AND3X1_LVT  | 0.000 |   1.072 |    1.070 | 
     | wptr_full/g1882__1666/Y     |  v   | wptr_full/n_22         | AND3X1_LVT  | 0.088 |   1.160 |    1.158 | 
     | wptr_full/wfull_reg/D       |  v   | wptr_full/n_22         | DFFARX1_LVT | 0.000 |   1.160 |    1.158 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin           | Edge |  Net |    Cell     | Delay | Arrival | Required | 
     |                         |      |      |             |       |  Time   |   Time   | 
     |-------------------------+------+------+-------------+-------+---------+----------| 
     | wclk                    |  ^   | wclk |             |       |   0.100 |    0.102 | 
     | io_b_wclk/PADIO         |  ^   | wclk | I1025_NS    | 0.000 |   0.100 |    0.102 | 
     | io_b_wclk/DOUT          |  ^   | n_2  | I1025_NS    | 0.000 |   0.100 |    0.102 | 
     | wptr_full/wfull_reg/CLK |  ^   | n_2  | DFFARX1_LVT | 0.000 |   0.100 |    0.102 | 
     +----------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin rptr_empty/rempty_reg/CLK 
Endpoint:   rptr_empty/rempty_reg/D   (v) checked with  leading edge of 'rclk'
Beginpoint: rptr_empty/rbin_reg_3_/QN (^) triggered by  leading edge of 'rclk'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                         0.055
+ Phase Shift                   1.220
- Uncertainty                   0.070
= Required Time                 1.195
- Arrival Time                  1.188
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |             Pin              | Edge |          Net           |    Cell     | Delay | Arrival | Required | 
     |                              |      |                        |             |       |  Time   |   Time   | 
     |------------------------------+------+------------------------+-------------+-------+---------+----------| 
     | rclk                         |  ^   | rclk                   |             |       |   0.100 |    0.107 | 
     | io_b_rclk/PADIO              |  ^   | rclk                   | I1025_NS    | 0.000 |   0.100 |    0.107 | 
     | io_b_rclk/DOUT               |  ^   | n_4                    | I1025_NS    | 0.000 |   0.100 |    0.107 | 
     | rptr_empty/rbin_reg_3_/CLK   |  ^   | n_4                    | DFFARX1_LVT | 0.000 |   0.100 |    0.107 | 
     | rptr_empty/rbin_reg_3_/QN    |  ^   | rptr_empty/n_19        | DFFARX1_LVT | 0.179 |   0.280 |    0.287 | 
     | rptr_empty/FE_OCPC195_n_19/A |  ^   | rptr_empty/n_19        | INVX2_LVT   | 0.000 |   0.280 |    0.287 | 
     | rptr_empty/FE_OCPC195_n_19/Y |  v   | raddr_3_               | INVX2_LVT   | 0.041 |   0.320 |    0.328 | 
     | rptr_empty/g3667__1705/A2    |  v   | raddr_3_               | AND2X2_LVT  | 0.000 |   0.320 |    0.328 | 
     | rptr_empty/g3667__1705/Y     |  v   | rptr_empty/n_39        | AND2X2_LVT  | 0.112 |   0.433 |    0.440 | 
     | rptr_empty/FE_RC_1_0/A1      |  v   | rptr_empty/n_39        | AND2X1_LVT  | 0.000 |   0.433 |    0.440 | 
     | rptr_empty/FE_RC_1_0/Y       |  v   | rptr_empty/FE_RN_0_0   | AND2X1_LVT  | 0.075 |   0.508 |    0.515 | 
     | rptr_empty/FE_RC_14_0/A1     |  v   | rptr_empty/FE_RN_0_0   | NAND3X0_LVT | 0.000 |   0.508 |    0.515 | 
     | rptr_empty/FE_RC_14_0/Y      |  ^   | rptr_empty/n_56        | NAND3X0_LVT | 0.056 |   0.564 |    0.571 | 
     | rptr_empty/g3636__6131/A2    |  ^   | rptr_empty/n_56        | OR3X1_LVT   | 0.000 |   0.564 |    0.571 | 
     | rptr_empty/g3636__6131/Y     |  ^   | rptr_empty/n_63        | OR3X1_LVT   | 0.105 |   0.669 |    0.676 | 
     | rptr_empty/g3619__4319/A1    |  ^   | rptr_empty/n_63        | XNOR2X2_LVT | 0.000 |   0.669 |    0.676 | 
     | rptr_empty/g3619__4319/Y     |  ^   | rptr_empty/rbinnext_8_ | XNOR2X2_LVT | 0.142 |   0.811 |    0.818 | 
     | rptr_empty/g1604__8428/A     |  ^   | rptr_empty/rbinnext_8_ | FADDX1_LVT  | 0.000 |   0.811 |    0.818 | 
     | rptr_empty/g1604__8428/S     |  v   | rptr_empty/n_4         | FADDX1_LVT  | 0.166 |   0.977 |    0.984 | 
     | rptr_empty/g3691__2398/A3    |  v   | rptr_empty/n_4         | AND4X1_LVT  | 0.000 |   0.977 |    0.984 | 
     | rptr_empty/g3691__2398/Y     |  v   | rptr_empty/n_3         | AND4X1_LVT  | 0.123 |   1.100 |    1.107 | 
     | rptr_empty/g1554__4733/A1    |  v   | rptr_empty/n_3         | AND3X1_LVT  | 0.000 |   1.100 |    1.107 | 
     | rptr_empty/g1554__4733/Y     |  v   | rptr_empty/n_15        | AND3X1_LVT  | 0.088 |   1.188 |    1.195 | 
     | rptr_empty/rempty_reg/D      |  v   | rptr_empty/n_15        | DFFASX1_LVT | 0.000 |   1.188 |    1.195 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |            Pin            | Edge |  Net |    Cell     | Delay | Arrival | Required | 
     |                           |      |      |             |       |  Time   |   Time   | 
     |---------------------------+------+------+-------------+-------+---------+----------| 
     | rclk                      |  ^   | rclk |             |       |   0.100 |    0.093 | 
     | io_b_rclk/PADIO           |  ^   | rclk | I1025_NS    | 0.000 |   0.100 |    0.093 | 
     | io_b_rclk/DOUT            |  ^   | n_4  | I1025_NS    | 0.000 |   0.100 |    0.093 | 
     | rptr_empty/rempty_reg/CLK |  ^   | n_4  | DFFASX1_LVT | 0.000 |   0.100 |    0.093 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.643
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.129 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.129 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.129 | 
     | wdata_reg_6_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.129 | 
     | wdata_reg_6_/Q                       |  ^   | wdata_6_                           | DFFARX1_LVT  | 0.266 |   0.366 |    0.395 | 
     | fifomem/FE_OFC77_wdata_6/A           |  ^   | wdata_6_                           | INVX4_LVT    | 0.000 |   0.366 |    0.395 | 
     | fifomem/FE_OFC77_wdata_6/Y           |  v   | fifomem/FE_OFN58_wdata_6           | INVX4_LVT    | 0.068 |   0.434 |    0.463 | 
     | fifomem/FE_OFC78_wdata_6/A           |  v   | fifomem/FE_OFN58_wdata_6           | INVX4_LVT    | 0.005 |   0.439 |    0.468 | 
     | fifomem/FE_OFC78_wdata_6/Y           |  ^   | fifomem/FE_OFN56_wdata_6           | INVX4_LVT    | 0.080 |   0.519 |    0.548 | 
     | fifomem/FE_OFC188_FE_OFN56_wdata_6/A |  ^   | fifomem/FE_OFN56_wdata_6           | NBUFFX2_LVT  | 0.002 |   0.521 |    0.550 | 
     | fifomem/FE_OFC188_FE_OFN56_wdata_6/Y |  ^   | fifomem/FE_OFN131_FE_OFN56_wdata_6 | NBUFFX2_LVT  | 0.102 |   0.623 |    0.652 | 
     | fifomem/genblk1_7__U/I1[6]           |  ^   | fifomem/FE_OFN131_FE_OFN56_wdata_6 | SRAM2RW128x8 | 0.020 |   0.643 |    0.672 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.071 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.071 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.071 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.071 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[6] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_6_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.643
= Slack Time                    0.029
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.129 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.129 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.129 | 
     | wdata_reg_6_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.129 | 
     | wdata_reg_6_/Q                       |  ^   | wdata_6_                           | DFFARX1_LVT  | 0.266 |   0.366 |    0.395 | 
     | fifomem/FE_OFC77_wdata_6/A           |  ^   | wdata_6_                           | INVX4_LVT    | 0.000 |   0.366 |    0.395 | 
     | fifomem/FE_OFC77_wdata_6/Y           |  v   | fifomem/FE_OFN58_wdata_6           | INVX4_LVT    | 0.068 |   0.434 |    0.463 | 
     | fifomem/FE_OFC78_wdata_6/A           |  v   | fifomem/FE_OFN58_wdata_6           | INVX4_LVT    | 0.005 |   0.439 |    0.468 | 
     | fifomem/FE_OFC78_wdata_6/Y           |  ^   | fifomem/FE_OFN56_wdata_6           | INVX4_LVT    | 0.080 |   0.519 |    0.548 | 
     | fifomem/FE_OFC188_FE_OFN56_wdata_6/A |  ^   | fifomem/FE_OFN56_wdata_6           | NBUFFX2_LVT  | 0.002 |   0.521 |    0.550 | 
     | fifomem/FE_OFC188_FE_OFN56_wdata_6/Y |  ^   | fifomem/FE_OFN131_FE_OFN56_wdata_6 | NBUFFX2_LVT  | 0.102 |   0.623 |    0.652 | 
     | fifomem/genblk1_5__U/I1[6]           |  ^   | fifomem/FE_OFN131_FE_OFN56_wdata_6 | SRAM2RW128x8 | 0.020 |   0.643 |    0.672 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.071 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.071 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.071 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.071 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.641
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.131 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.131 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.131 | 
     | wdata_reg_4_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.131 | 
     | wdata_reg_4_/Q                       |  ^   | wdata_4_                           | DFFARX1_LVT  | 0.263 |   0.363 |    0.394 | 
     | fifomem/FE_OFC83_wdata_4/A           |  ^   | wdata_4_                           | INVX4_LVT    | 0.000 |   0.364 |    0.394 | 
     | fifomem/FE_OFC83_wdata_4/Y           |  v   | fifomem/FE_OFN52_wdata_4           | INVX4_LVT    | 0.067 |   0.430 |    0.461 | 
     | fifomem/FE_OFC85_wdata_4/A           |  v   | fifomem/FE_OFN52_wdata_4           | INVX4_LVT    | 0.005 |   0.436 |    0.466 | 
     | fifomem/FE_OFC85_wdata_4/Y           |  ^   | fifomem/FE_OFN78_wdata_4           | INVX4_LVT    | 0.080 |   0.515 |    0.546 | 
     | fifomem/FE_OFC187_FE_OFN78_wdata_4/A |  ^   | fifomem/FE_OFN78_wdata_4           | NBUFFX2_LVT  | 0.002 |   0.518 |    0.548 | 
     | fifomem/FE_OFC187_FE_OFN78_wdata_4/Y |  ^   | fifomem/FE_OFN130_FE_OFN78_wdata_4 | NBUFFX2_LVT  | 0.103 |   0.621 |    0.651 | 
     | fifomem/genblk1_7__U/I1[4]           |  ^   | fifomem/FE_OFN130_FE_OFN78_wdata_4 | SRAM2RW128x8 | 0.020 |   0.641 |    0.671 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.069 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.069 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.069 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.069 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[4] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_4_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.641
= Slack Time                    0.031
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.131 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.131 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.131 | 
     | wdata_reg_4_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.131 | 
     | wdata_reg_4_/Q                       |  ^   | wdata_4_                           | DFFARX1_LVT  | 0.263 |   0.363 |    0.394 | 
     | fifomem/FE_OFC83_wdata_4/A           |  ^   | wdata_4_                           | INVX4_LVT    | 0.000 |   0.364 |    0.394 | 
     | fifomem/FE_OFC83_wdata_4/Y           |  v   | fifomem/FE_OFN52_wdata_4           | INVX4_LVT    | 0.067 |   0.430 |    0.461 | 
     | fifomem/FE_OFC85_wdata_4/A           |  v   | fifomem/FE_OFN52_wdata_4           | INVX4_LVT    | 0.005 |   0.436 |    0.466 | 
     | fifomem/FE_OFC85_wdata_4/Y           |  ^   | fifomem/FE_OFN78_wdata_4           | INVX4_LVT    | 0.080 |   0.515 |    0.546 | 
     | fifomem/FE_OFC187_FE_OFN78_wdata_4/A |  ^   | fifomem/FE_OFN78_wdata_4           | NBUFFX2_LVT  | 0.002 |   0.518 |    0.548 | 
     | fifomem/FE_OFC187_FE_OFN78_wdata_4/Y |  ^   | fifomem/FE_OFN130_FE_OFN78_wdata_4 | NBUFFX2_LVT  | 0.103 |   0.621 |    0.651 | 
     | fifomem/genblk1_5__U/I1[4]           |  ^   | fifomem/FE_OFN130_FE_OFN78_wdata_4 | SRAM2RW128x8 | 0.020 |   0.641 |    0.671 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.069 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.069 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.069 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.069 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.619
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.150 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.150 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.150 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.150 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.413 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.413 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.467 |    0.517 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.520 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.634 | 
     | fifomem/genblk1_5__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.035 |   0.619 |    0.669 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.050 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.050 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.050 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.050 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.618
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.151 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.151 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.151 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.151 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.414 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.364 |    0.414 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.468 |    0.518 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.520 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.634 | 
     | fifomem/genblk1_7__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.034 |   0.618 |    0.669 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.049 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.049 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.049 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.049 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.048
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.668
- Arrival Time                  0.616
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.152 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.152 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.152 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.152 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.415 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.416 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.467 |    0.520 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.522 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.636 | 
     | fifomem/genblk1_4__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.032 |   0.616 |    0.668 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.048 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.048 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.048 | 
     | fifomem/genblk1_4__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.048 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.048
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.668
- Arrival Time                  0.614
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.154 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.154 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.154 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.154 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.417 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.364 |    0.418 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.468 |    0.522 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.524 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.638 | 
     | fifomem/genblk1_0__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.030 |   0.614 |    0.668 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.046 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.046 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.046 | 
     | fifomem/genblk1_0__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.046 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.047
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.667
- Arrival Time                  0.609
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.158 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.158 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.158 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.158 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.421 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.422 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.467 |    0.526 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.528 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.642 | 
     | fifomem/genblk1_6__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.025 |   0.609 |    0.667 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.042 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.042 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.042 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.042 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.047
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.667
- Arrival Time                  0.608
= Slack Time                    0.058
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.158 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.158 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.158 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.158 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.421 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.364 |    0.422 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.468 |    0.526 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.528 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.642 | 
     | fifomem/genblk1_2__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.025 |   0.608 |    0.667 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.042 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.042 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.042 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.042 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.606
= Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.161 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.161 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.161 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.161 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.424 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.424 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.467 |    0.528 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.530 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.644 | 
     | fifomem/genblk1_3__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.022 |   0.606 |    0.666 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.039 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.039 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.039 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.039 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[2] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_2_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.606
= Slack Time                    0.061
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.161 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.161 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.161 | 
     | wdata_reg_2_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.161 | 
     | wdata_reg_2_/Q              |  ^   | wdata_2_                  | DFFARX1_LVT  | 0.263 |   0.363 |    0.424 | 
     | fifomem/FE_OFC182_wdata_2/A |  ^   | wdata_2_                  | NBUFFX2_LVT  | 0.000 |   0.364 |    0.424 | 
     | fifomem/FE_OFC182_wdata_2/Y |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX2_LVT  | 0.104 |   0.468 |    0.528 | 
     | fifomem/FE_OFC48_wdata_2/A  |  ^   | fifomem/FE_OFN125_wdata_2 | NBUFFX16_LVT | 0.002 |   0.470 |    0.531 | 
     | fifomem/FE_OFC48_wdata_2/Y  |  ^   | fifomem/FE_OFN48_wdata_2  | NBUFFX16_LVT | 0.114 |   0.584 |    0.645 | 
     | fifomem/genblk1_1__U/I1[2]  |  ^   | fifomem/FE_OFN48_wdata_2  | SRAM2RW128x8 | 0.022 |   0.606 |    0.666 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.039 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.039 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.039 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.039 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.603
= Slack Time                    0.063
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.163 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.163 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.163 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.163 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.400 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.400 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.526 | 
     | fifomem/FE_OFC44_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX4_RVT    | 0.020 |   0.482 |    0.545 | 
     | fifomem/FE_OFC44_wdata_0/Y |  ^   | fifomem/FE_OFN44_wdata_0 | INVX4_RVT    | 0.097 |   0.579 |    0.642 | 
     | fifomem/genblk1_6__U/I1[0] |  ^   | fifomem/FE_OFN44_wdata_0 | SRAM2RW128x8 | 0.024 |   0.603 |    0.666 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.037 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.037 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.037 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.037 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.046
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.666
- Arrival Time                  0.600
= Slack Time                    0.065
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.165 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.165 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.165 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.165 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.402 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.402 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.527 | 
     | fifomem/FE_OFC44_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX4_RVT    | 0.020 |   0.482 |    0.547 | 
     | fifomem/FE_OFC44_wdata_0/Y |  ^   | fifomem/FE_OFN44_wdata_0 | INVX4_RVT    | 0.097 |   0.579 |    0.644 | 
     | fifomem/genblk1_2__U/I1[0] |  ^   | fifomem/FE_OFN44_wdata_0 | SRAM2RW128x8 | 0.022 |   0.600 |    0.666 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.035 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.035 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.035 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.035 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.599
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.173 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.173 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.173 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.173 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.432 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.433 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.519 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.520 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.573 | 
     | fifomem/FE_OFC88_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.575 | 
     | fifomem/FE_OFC88_wdata_5/Y  |  ^   | fifomem/FE_OFN79_wdata_5  | INVX8_LVT    | 0.069 |   0.571 |    0.644 | 
     | fifomem/genblk1_2__U/I1[5]  |  ^   | fifomem/FE_OFN79_wdata_5  | SRAM2RW128x8 | 0.028 |   0.599 |    0.673 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.027 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.027 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.027 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.027 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.599
= Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.173 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.173 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.173 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.173 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.432 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.433 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.519 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.520 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.573 | 
     | fifomem/FE_OFC88_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.575 | 
     | fifomem/FE_OFC88_wdata_5/Y  |  ^   | fifomem/FE_OFN79_wdata_5  | INVX8_LVT    | 0.069 |   0.571 |    0.644 | 
     | fifomem/genblk1_6__U/I1[5]  |  ^   | fifomem/FE_OFN79_wdata_5  | SRAM2RW128x8 | 0.028 |   0.599 |    0.673 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.027 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.027 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.027 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.027 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.606
= Slack Time                    0.074
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.174 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.174 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.174 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.174 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.436 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.437 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.545 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.547 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.654 | 
     | fifomem/genblk1_5__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.026 |   0.606 |    0.680 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.026 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.026 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.026 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.026 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.175 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.437 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.437 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.546 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.548 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.655 | 
     | fifomem/genblk1_7__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.025 |   0.605 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.025 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.025 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.175 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.437 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.438 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.546 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.548 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.655 | 
     | fifomem/genblk1_6__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.025 |   0.605 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.025 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.025 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.605
= Slack Time                    0.075
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.175 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.175 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.437 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.438 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.546 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.548 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.655 | 
     | fifomem/genblk1_2__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.025 |   0.605 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.025 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.025 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.025 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.603
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.176 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.438 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.439 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.547 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.550 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.656 | 
     | fifomem/genblk1_4__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.023 |   0.603 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.024 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | fifomem/genblk1_4__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.596
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.176 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.435 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.435 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.522 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.523 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.576 | 
     | fifomem/FE_OFC88_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.578 | 
     | fifomem/FE_OFC88_wdata_5/Y  |  ^   | fifomem/FE_OFN79_wdata_5  | INVX8_LVT    | 0.069 |   0.571 |    0.647 | 
     | fifomem/genblk1_3__U/I1[5]  |  ^   | fifomem/FE_OFN79_wdata_5  | SRAM2RW128x8 | 0.025 |   0.596 |    0.672 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.024 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.052
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.672
- Arrival Time                  0.596
= Slack Time                    0.076
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.176 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.176 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.435 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.435 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.522 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.523 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.576 | 
     | fifomem/FE_OFC88_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.578 | 
     | fifomem/FE_OFC88_wdata_5/Y  |  ^   | fifomem/FE_OFN79_wdata_5  | INVX8_LVT    | 0.069 |   0.571 |    0.647 | 
     | fifomem/genblk1_1__U/I1[5]  |  ^   | fifomem/FE_OFN79_wdata_5  | SRAM2RW128x8 | 0.025 |   0.596 |    0.672 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.024 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.024 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.602
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.177 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.177 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.177 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.177 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.439 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.440 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.548 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.550 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.657 | 
     | fifomem/genblk1_3__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.022 |   0.602 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.023 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.023 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.023 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.023 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.059
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.679
- Arrival Time                  0.602
= Slack Time                    0.077
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.177 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.177 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.177 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.177 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.439 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.440 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.548 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.550 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.657 | 
     | fifomem/genblk1_1__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.022 |   0.602 |    0.679 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.023 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.023 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.023 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.023 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[3] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_3_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.600
= Slack Time                    0.078
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.178 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.178 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.178 | 
     | wdata_reg_3_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.178 | 
     | wdata_reg_3_/Q              |  ^   | wdata_3_                  | DFFARX1_LVT  | 0.262 |   0.362 |    0.440 | 
     | fifomem/FE_OFC183_wdata_3/A |  ^   | wdata_3_                  | NBUFFX2_LVT  | 0.000 |   0.363 |    0.441 | 
     | fifomem/FE_OFC183_wdata_3/Y |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX2_LVT  | 0.108 |   0.471 |    0.549 | 
     | fifomem/FE_OFC89_wdata_3/A  |  ^   | fifomem/FE_OFN126_wdata_3 | NBUFFX32_LVT | 0.003 |   0.474 |    0.552 | 
     | fifomem/FE_OFC89_wdata_3/Y  |  ^   | fifomem/FE_OFN50_wdata_3  | NBUFFX32_LVT | 0.106 |   0.580 |    0.658 | 
     | fifomem/genblk1_0__U/I1[3]  |  ^   | fifomem/FE_OFN50_wdata_3  | SRAM2RW128x8 | 0.020 |   0.600 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.022 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.022 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.022 | 
     | fifomem/genblk1_0__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.022 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.061
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.681
- Arrival Time                  0.599
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.182 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.182 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.182 | 
     | wdata_reg_7_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.182 | 
     | wdata_reg_7_/Q                       |  ^   | wdata_7_                           | DFFARX1_LVT  | 0.257 |   0.357 |    0.439 | 
     | fifomem/FE_OFC80_wdata_7/A           |  ^   | wdata_7_                           | INVX4_LVT    | 0.000 |   0.358 |    0.440 | 
     | fifomem/FE_OFC80_wdata_7/Y           |  v   | fifomem/FE_OFN60_wdata_7           | INVX4_LVT    | 0.064 |   0.421 |    0.504 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/A |  v   | fifomem/FE_OFN60_wdata_7           | NBUFFX2_LVT  | 0.005 |   0.427 |    0.509 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/Y |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | NBUFFX2_LVT  | 0.092 |   0.519 |    0.601 | 
     | fifomem/FE_OFC82_wdata_7/A           |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | INVX8_LVT    | 0.000 |   0.519 |    0.601 | 
     | fifomem/FE_OFC82_wdata_7/Y           |  ^   | fifomem/FE_OFN77_wdata_7           | INVX8_LVT    | 0.057 |   0.576 |    0.658 | 
     | fifomem/genblk1_6__U/I1[7]           |  ^   | fifomem/FE_OFN77_wdata_7           | SRAM2RW128x8 | 0.023 |   0.599 |    0.681 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.018 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.018 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.018 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.018 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.061
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.681
- Arrival Time                  0.599
= Slack Time                    0.082
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.182 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.182 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.182 | 
     | wdata_reg_7_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.182 | 
     | wdata_reg_7_/Q                       |  ^   | wdata_7_                           | DFFARX1_LVT  | 0.257 |   0.357 |    0.440 | 
     | fifomem/FE_OFC80_wdata_7/A           |  ^   | wdata_7_                           | INVX4_LVT    | 0.000 |   0.358 |    0.440 | 
     | fifomem/FE_OFC80_wdata_7/Y           |  v   | fifomem/FE_OFN60_wdata_7           | INVX4_LVT    | 0.064 |   0.421 |    0.504 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/A |  v   | fifomem/FE_OFN60_wdata_7           | NBUFFX2_LVT  | 0.005 |   0.427 |    0.509 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/Y |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | NBUFFX2_LVT  | 0.092 |   0.519 |    0.601 | 
     | fifomem/FE_OFC82_wdata_7/A           |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | INVX8_LVT    | 0.000 |   0.519 |    0.601 | 
     | fifomem/FE_OFC82_wdata_7/Y           |  ^   | fifomem/FE_OFN77_wdata_7           | INVX8_LVT    | 0.057 |   0.576 |    0.658 | 
     | fifomem/genblk1_2__U/I1[7]           |  ^   | fifomem/FE_OFN77_wdata_7           | SRAM2RW128x8 | 0.023 |   0.599 |    0.681 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.018 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.018 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.018 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.018 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.050
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.670
- Arrival Time                  0.586
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.184 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.443 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.443 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.530 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.530 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.583 | 
     | fifomem/FE_OFC88_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.586 | 
     | fifomem/FE_OFC88_wdata_5/Y  |  ^   | fifomem/FE_OFN79_wdata_5  | INVX8_LVT    | 0.069 |   0.571 |    0.655 | 
     | fifomem/genblk1_0__U/I1[5]  |  ^   | fifomem/FE_OFN79_wdata_5  | SRAM2RW128x8 | 0.015 |   0.586 |    0.670 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.016 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | fifomem/genblk1_0__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.016 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.596
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.184 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_7_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_7_/Q                       |  ^   | wdata_7_                           | DFFARX1_LVT  | 0.257 |   0.357 |    0.442 | 
     | fifomem/FE_OFC80_wdata_7/A           |  ^   | wdata_7_                           | INVX4_LVT    | 0.000 |   0.358 |    0.442 | 
     | fifomem/FE_OFC80_wdata_7/Y           |  v   | fifomem/FE_OFN60_wdata_7           | INVX4_LVT    | 0.064 |   0.422 |    0.506 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/A |  v   | fifomem/FE_OFN60_wdata_7           | NBUFFX2_LVT  | 0.005 |   0.427 |    0.511 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/Y |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | NBUFFX2_LVT  | 0.092 |   0.519 |    0.603 | 
     | fifomem/FE_OFC82_wdata_7/A           |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | INVX8_LVT    | 0.000 |   0.519 |    0.603 | 
     | fifomem/FE_OFC82_wdata_7/Y           |  ^   | fifomem/FE_OFN77_wdata_7           | INVX8_LVT    | 0.057 |   0.576 |    0.660 | 
     | fifomem/genblk1_3__U/I1[7]           |  ^   | fifomem/FE_OFN77_wdata_7           | SRAM2RW128x8 | 0.020 |   0.596 |    0.680 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.016 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.016 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[7] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_7_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.060
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.680
- Arrival Time                  0.595
= Slack Time                    0.084
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  | Edge |                Net                 |     Cell     | Delay | Arrival | Required | 
     |                                      |      |                                    |              |       |  Time   |   Time   | 
     |--------------------------------------+------+------------------------------------+--------------+-------+---------+----------| 
     | wclk2x                               |  ^   | wclk2x                             |              |       |   0.100 |    0.184 | 
     | io_b_wclk2x/PADIO                    |  ^   | wclk2x                             | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | io_b_wclk2x/DOUT                     |  ^   | io_b_wclk2x_net                    | I1025_NS     | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_7_/CLK                     |  ^   | io_b_wclk2x_net                    | DFFARX1_LVT  | 0.000 |   0.100 |    0.184 | 
     | wdata_reg_7_/Q                       |  ^   | wdata_7_                           | DFFARX1_LVT  | 0.257 |   0.357 |    0.442 | 
     | fifomem/FE_OFC80_wdata_7/A           |  ^   | wdata_7_                           | INVX4_LVT    | 0.000 |   0.358 |    0.442 | 
     | fifomem/FE_OFC80_wdata_7/Y           |  v   | fifomem/FE_OFN60_wdata_7           | INVX4_LVT    | 0.064 |   0.422 |    0.506 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/A |  v   | fifomem/FE_OFN60_wdata_7           | NBUFFX2_LVT  | 0.005 |   0.427 |    0.511 | 
     | fifomem/FE_OFC190_FE_OFN60_wdata_7/Y |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | NBUFFX2_LVT  | 0.092 |   0.519 |    0.603 | 
     | fifomem/FE_OFC82_wdata_7/A           |  v   | fifomem/FE_OFN133_FE_OFN60_wdata_7 | INVX8_LVT    | 0.000 |   0.519 |    0.603 | 
     | fifomem/FE_OFC82_wdata_7/Y           |  ^   | fifomem/FE_OFN77_wdata_7           | INVX8_LVT    | 0.057 |   0.576 |    0.660 | 
     | fifomem/genblk1_1__U/I1[7]           |  ^   | fifomem/FE_OFN77_wdata_7           | SRAM2RW128x8 | 0.020 |   0.595 |    0.680 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |    0.016 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |    0.016 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |    0.016 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.063
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.683
- Arrival Time                  0.581
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.202 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.202 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.202 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.202 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.461 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.461 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.548 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.549 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.601 | 
     | fifomem/FE_OFC87_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.604 | 
     | fifomem/FE_OFC87_wdata_5/Y  |  ^   | fifomem/FE_OFN54_wdata_5  | INVX8_LVT    | 0.060 |   0.562 |    0.664 | 
     | fifomem/genblk1_5__U/I1[5]  |  ^   | fifomem/FE_OFN54_wdata_5  | SRAM2RW128x8 | 0.019 |   0.581 |    0.683 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.002 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.002 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.002 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.002 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.062
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.682
- Arrival Time                  0.580
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.203 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.462 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.462 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.549 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.550 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.602 | 
     | fifomem/FE_OFC87_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.605 | 
     | fifomem/FE_OFC87_wdata_5/Y  |  ^   | fifomem/FE_OFN54_wdata_5  | INVX8_LVT    | 0.060 |   0.562 |    0.665 | 
     | fifomem/genblk1_7__U/I1[5]  |  ^   | fifomem/FE_OFN54_wdata_5  | SRAM2RW128x8 | 0.018 |   0.580 |    0.682 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.003 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.003 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.571
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.203 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.440 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.440 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.565 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.583 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.625 | 
     | fifomem/genblk1_4__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.049 |   0.571 |    0.674 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.003 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | fifomem/genblk1_4__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.003 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.571
= Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.203 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.203 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.440 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.440 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.566 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.583 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.625 | 
     | fifomem/genblk1_7__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.049 |   0.571 |    0.674 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.003 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.003 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.003 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.570
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.204 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.204 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.204 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.204 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.441 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.441 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.566 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.583 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.625 | 
     | fifomem/genblk1_5__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.049 |   0.570 |    0.674 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.004 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.004 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.004 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.004 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[5] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_5_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.062
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.682
- Arrival Time                  0.577
= Slack Time                    0.104
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.204 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.204 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.204 | 
     | wdata_reg_5_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.204 | 
     | wdata_reg_5_/Q              |  ^   | wdata_5_                  | DFFARX1_LVT  | 0.259 |   0.359 |    0.463 | 
     | fifomem/FE_OFC184_wdata_5/A |  ^   | wdata_5_                  | NBUFFX2_LVT  | 0.000 |   0.359 |    0.464 | 
     | fifomem/FE_OFC184_wdata_5/Y |  ^   | fifomem/FE_OFN127_wdata_5 | NBUFFX2_LVT  | 0.087 |   0.446 |    0.550 | 
     | fifomem/FE_OFC86_wdata_5/A  |  ^   | fifomem/FE_OFN127_wdata_5 | INVX4_LVT    | 0.001 |   0.447 |    0.551 | 
     | fifomem/FE_OFC86_wdata_5/Y  |  v   | fifomem/FE_OFN55_wdata_5  | INVX4_LVT    | 0.053 |   0.500 |    0.604 | 
     | fifomem/FE_OFC87_wdata_5/A  |  v   | fifomem/FE_OFN55_wdata_5  | INVX8_LVT    | 0.002 |   0.502 |    0.606 | 
     | fifomem/FE_OFC87_wdata_5/Y  |  ^   | fifomem/FE_OFN54_wdata_5  | INVX8_LVT    | 0.060 |   0.562 |    0.666 | 
     | fifomem/genblk1_4__U/I1[5]  |  ^   | fifomem/FE_OFN54_wdata_5  | SRAM2RW128x8 | 0.016 |   0.577 |    0.682 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.004 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.004 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.004 | 
     | fifomem/genblk1_4__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.004 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.053
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.673
- Arrival Time                  0.568
= Slack Time                    0.105
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.205 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.205 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.205 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.205 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.442 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.442 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.568 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.585 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.627 | 
     | fifomem/genblk1_0__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.047 |   0.568 |    0.673 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.005 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.005 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.005 | 
     | fifomem/genblk1_0__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.005 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin fifomem/genblk1_5__U/CE1 
Endpoint:   fifomem/genblk1_5__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.566
= Slack Time                    0.113
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.213 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.213 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.213 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.213 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.444 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.444 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.486 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.487 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.547 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.550 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.643 | 
     | fifomem/genblk1_5__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.035 |   0.566 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.013 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.013 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.013 | 
     | fifomem/genblk1_5__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.013 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin fifomem/genblk1_7__U/CE1 
Endpoint:   fifomem/genblk1_7__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.565
= Slack Time                    0.114
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.214 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.214 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.214 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.214 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.444 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.444 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.487 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.487 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.548 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.551 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.644 | 
     | fifomem/genblk1_7__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.034 |   0.565 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.014 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.014 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.014 | 
     | fifomem/genblk1_7__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.014 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin fifomem/genblk1_4__U/CE1 
Endpoint:   fifomem/genblk1_4__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.058
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.678
- Arrival Time                  0.563
= Slack Time                    0.115
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.215 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.215 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.215 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.215 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.445 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.445 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.488 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.488 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.549 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.552 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.645 | 
     | fifomem/genblk1_4__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.033 |   0.563 |    0.678 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.015 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.015 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.015 | 
     | fifomem/genblk1_4__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.015 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.051
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.671
- Arrival Time                  0.554
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.217 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.217 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.217 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.217 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.454 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.454 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.579 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.596 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.638 | 
     | fifomem/genblk1_1__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.033 |   0.554 |    0.671 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.017 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.017 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.017 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.017 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin fifomem/genblk1_0__U/CE1 
Endpoint:   fifomem/genblk1_0__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.057
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.677
- Arrival Time                  0.560
= Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.217 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.217 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.217 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.217 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.448 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.448 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.490 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.491 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.551 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.554 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.647 | 
     | fifomem/genblk1_0__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.030 |   0.560 |    0.677 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.017 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.017 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.017 | 
     | fifomem/genblk1_0__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.017 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin fifomem/genblk1_6__U/CE1 
Endpoint:   fifomem/genblk1_6__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.055
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.675
- Arrival Time                  0.551
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.224 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.224 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.224 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.224 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.455 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.455 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.497 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.498 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.558 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.561 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.654 | 
     | fifomem/genblk1_6__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.021 |   0.551 |    0.675 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.024 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.024 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.024 | 
     | fifomem/genblk1_6__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin fifomem/genblk1_2__U/CE1 
Endpoint:   fifomem/genblk1_2__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.055
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.675
- Arrival Time                  0.551
= Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.224 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.224 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.224 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.224 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.455 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.455 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.497 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.498 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.559 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.561 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.654 | 
     | fifomem/genblk1_2__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.021 |   0.551 |    0.675 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.024 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.024 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.024 | 
     | fifomem/genblk1_2__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.024 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin fifomem/genblk1_1__U/CE1 
Endpoint:   fifomem/genblk1_1__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.548
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.226 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.226 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.226 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.226 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.457 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.457 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.499 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.500 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.560 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.563 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.656 | 
     | fifomem/genblk1_1__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.018 |   0.548 |    0.674 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.026 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.026 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.026 | 
     | fifomem/genblk1_1__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.026 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[1] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_1_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.054
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.674
- Arrival Time                  0.548
= Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |             Pin             | Edge |            Net            |     Cell     | Delay | Arrival | Required | 
     |                             |      |                           |              |       |  Time   |   Time   | 
     |-----------------------------+------+---------------------------+--------------+-------+---------+----------| 
     | wclk2x                      |  ^   | wclk2x                    |              |       |   0.100 |    0.226 | 
     | io_b_wclk2x/PADIO           |  ^   | wclk2x                    | I1025_NS     | 0.000 |   0.100 |    0.226 | 
     | io_b_wclk2x/DOUT            |  ^   | io_b_wclk2x_net           | I1025_NS     | 0.000 |   0.100 |    0.226 | 
     | wdata_reg_1_/CLK            |  ^   | io_b_wclk2x_net           | DFFARX1_LVT  | 0.000 |   0.100 |    0.226 | 
     | wdata_reg_1_/Q              |  ^   | wdata_1_                  | DFFARX1_LVT  | 0.231 |   0.331 |    0.457 | 
     | fifomem/FE_OFC180_wdata_1/A |  ^   | wdata_1_                  | INVX2_LVT    | 0.000 |   0.331 |    0.457 | 
     | fifomem/FE_OFC180_wdata_1/Y |  v   | fifomem/FE_OFN123_wdata_1 | INVX2_LVT    | 0.042 |   0.373 |    0.499 | 
     | fifomem/FE_OFC181_wdata_1/A |  v   | fifomem/FE_OFN123_wdata_1 | INVX4_LVT    | 0.001 |   0.374 |    0.500 | 
     | fifomem/FE_OFC181_wdata_1/Y |  ^   | fifomem/FE_OFN124_wdata_1 | INVX4_LVT    | 0.061 |   0.434 |    0.561 | 
     | fifomem/FE_OFC95_wdata_1/A  |  ^   | fifomem/FE_OFN124_wdata_1 | NBUFFX32_LVT | 0.003 |   0.437 |    0.563 | 
     | fifomem/FE_OFC95_wdata_1/Y  |  ^   | fifomem/FE_OFN46_wdata_1  | NBUFFX32_LVT | 0.093 |   0.530 |    0.657 | 
     | fifomem/genblk1_3__U/I1[1]  |  ^   | fifomem/FE_OFN46_wdata_1  | SRAM2RW128x8 | 0.017 |   0.548 |    0.674 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.026 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.026 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.026 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.026 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin fifomem/genblk1_3__U/CE1 
Endpoint:   fifomem/genblk1_3__U/I1[0] (^) checked with  leading edge of 'wclk'
Beginpoint: wdata_reg_0_/Q             (^) triggered by  leading edge of 
'wclk2x'
Path Groups: {reg2reg}
Analysis View: func_max_scenario
Other End Arrival Time          0.100
- Setup                        -0.049
+ Phase Shift                   0.590
- Uncertainty                   0.070
= Required Time                 0.669
- Arrival Time                  0.538
= Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |            Pin             | Edge |           Net            |     Cell     | Delay | Arrival | Required | 
     |                            |      |                          |              |       |  Time   |   Time   | 
     |----------------------------+------+--------------------------+--------------+-------+---------+----------| 
     | wclk2x                     |  ^   | wclk2x                   |              |       |   0.100 |    0.231 | 
     | io_b_wclk2x/PADIO          |  ^   | wclk2x                   | I1025_NS     | 0.000 |   0.100 |    0.231 | 
     | io_b_wclk2x/DOUT           |  ^   | io_b_wclk2x_net          | I1025_NS     | 0.000 |   0.100 |    0.231 | 
     | wdata_reg_0_/CLK           |  ^   | io_b_wclk2x_net          | DFFARX1_LVT  | 0.000 |   0.100 |    0.231 | 
     | wdata_reg_0_/Q             |  ^   | wdata_0_                 | DFFARX1_LVT  | 0.237 |   0.337 |    0.468 | 
     | fifomem/FE_OFC97_wdata_0/A |  ^   | wdata_0_                 | IBUFFX16_LVT | 0.000 |   0.337 |    0.468 | 
     | fifomem/FE_OFC97_wdata_0/Y |  v   | fifomem/FE_OFN45_wdata_0 | IBUFFX16_LVT | 0.125 |   0.462 |    0.593 | 
     | fifomem/FE_OFC98_wdata_0/A |  v   | fifomem/FE_OFN45_wdata_0 | INVX32_LVT   | 0.017 |   0.479 |    0.610 | 
     | fifomem/FE_OFC98_wdata_0/Y |  ^   | fifomem/FE_OFN42_wdata_0 | INVX32_LVT   | 0.042 |   0.521 |    0.652 | 
     | fifomem/genblk1_3__U/I1[0] |  ^   | fifomem/FE_OFN42_wdata_0 | SRAM2RW128x8 | 0.016 |   0.538 |    0.669 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Network Insertion Delay            0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Pin            | Edge |  Net |     Cell     | Delay | Arrival | Required | 
     |                          |      |      |              |       |  Time   |   Time   | 
     |--------------------------+------+------+--------------+-------+---------+----------| 
     | wclk                     |  ^   | wclk |              |       |   0.100 |   -0.031 | 
     | io_b_wclk/PADIO          |  ^   | wclk | I1025_NS     | 0.000 |   0.100 |   -0.031 | 
     | io_b_wclk/DOUT           |  ^   | n_2  | I1025_NS     | 0.000 |   0.100 |   -0.031 | 
     | fifomem/genblk1_3__U/CE1 |  ^   | n_2  | SRAM2RW128x8 | 0.000 |   0.100 |   -0.031 | 
     +------------------------------------------------------------------------------------+ 

