Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (lin64) Build 2960000 Wed Aug  5 22:57:21 MDT 2020
| Date         : Fri Feb  5 08:23:48 2021
| Host         : Wardo running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : interleaver_dut
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (92)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk (HIGH)

Delay1_out1_reg/C
Delay_out1_reg/C
column_counter_out1_reg[0]/C
column_counter_out1_reg[1]/C
column_counter_out1_reg[2]/C
row_counter_out1_reg[0]/C
row_counter_out1_reg[10]/C
row_counter_out1_reg[11]/C
row_counter_out1_reg[12]/C
row_counter_out1_reg[13]/C
row_counter_out1_reg[14]/C
row_counter_out1_reg[1]/C
row_counter_out1_reg[2]/C
row_counter_out1_reg[3]/C
row_counter_out1_reg[4]/C
row_counter_out1_reg[5]/C
row_counter_out1_reg[6]/C
row_counter_out1_reg[7]/C
row_counter_out1_reg[8]/C
row_counter_out1_reg[9]/C
u_Single_Port_RAM/ram_reg/CLKARDCLK
u_Single_Port_RAM1/ram_reg/CLKARDCLK


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (92)
-------------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

Delay1_out1_reg/D
Delay_out1_reg/D
column_counter_out1_reg[0]/D
column_counter_out1_reg[1]/D
column_counter_out1_reg[2]/D
row_counter_out1_reg[0]/CE
row_counter_out1_reg[0]/D
row_counter_out1_reg[0]/S
row_counter_out1_reg[10]/CE
row_counter_out1_reg[10]/D
row_counter_out1_reg[10]/R
row_counter_out1_reg[11]/CE
row_counter_out1_reg[11]/D
row_counter_out1_reg[11]/R
row_counter_out1_reg[12]/CE
row_counter_out1_reg[12]/D
row_counter_out1_reg[12]/R
row_counter_out1_reg[13]/CE
row_counter_out1_reg[13]/D
row_counter_out1_reg[13]/R
row_counter_out1_reg[14]/CE
row_counter_out1_reg[14]/D
row_counter_out1_reg[14]/R
row_counter_out1_reg[1]/CE
row_counter_out1_reg[1]/D
row_counter_out1_reg[1]/R
row_counter_out1_reg[2]/CE
row_counter_out1_reg[2]/D
row_counter_out1_reg[2]/R
row_counter_out1_reg[3]/CE
row_counter_out1_reg[3]/D
row_counter_out1_reg[3]/R
row_counter_out1_reg[4]/CE
row_counter_out1_reg[4]/D
row_counter_out1_reg[4]/R
row_counter_out1_reg[5]/CE
row_counter_out1_reg[5]/D
row_counter_out1_reg[5]/R
row_counter_out1_reg[6]/CE
row_counter_out1_reg[6]/D
row_counter_out1_reg[6]/R
row_counter_out1_reg[7]/CE
row_counter_out1_reg[7]/D
row_counter_out1_reg[7]/R
row_counter_out1_reg[8]/CE
row_counter_out1_reg[8]/D
row_counter_out1_reg[8]/R
row_counter_out1_reg[9]/CE
row_counter_out1_reg[9]/D
row_counter_out1_reg[9]/R
u_Single_Port_RAM/ram_reg/ADDRARDADDR[0]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[10]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[11]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[12]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[13]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[14]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[1]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[2]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[3]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[4]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[5]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[6]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[7]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[8]
u_Single_Port_RAM/ram_reg/ADDRARDADDR[9]
u_Single_Port_RAM/ram_reg/DIADI[0]
u_Single_Port_RAM/ram_reg/ENARDEN
u_Single_Port_RAM/ram_reg/WEA[0]
u_Single_Port_RAM/ram_reg/WEA[1]
u_Single_Port_RAM/ram_reg/WEA[2]
u_Single_Port_RAM/ram_reg/WEA[3]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[0]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[10]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[11]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[12]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[13]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[14]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[1]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[2]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[3]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[4]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[5]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[6]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[7]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[8]
u_Single_Port_RAM1/ram_reg/ADDRARDADDR[9]
u_Single_Port_RAM1/ram_reg/DIADI[0]
u_Single_Port_RAM1/ram_reg/ENARDEN
u_Single_Port_RAM1/ram_reg/WEA[0]
u_Single_Port_RAM1/ram_reg/WEA[1]
u_Single_Port_RAM1/ram_reg/WEA[2]
u_Single_Port_RAM1/ram_reg/WEA[3]

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

clk_enable
end_rsvd
input_bit
reset_x
valid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

data_out[0]
data_out[1]
data_out[2]
valid_out

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   91          inf        0.000                      0                   91           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 row_counter_out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter_out1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.643ns  (logic 1.061ns (29.124%)  route 2.582ns (70.876%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  row_counter_out1_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_counter_out1_reg[3]/Q
                         net (fo=5, unplaced)         0.993     1.511    row_counter_out1_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.806 f  row_counter_out1[14]_i_3/O
                         net (fo=2, unplaced)         1.122     2.928    row_counter_out1[14]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.052 f  column_counter_out1[2]_i_3/O
                         net (fo=3, unplaced)         0.467     3.519    column_counter_out1[2]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.643 r  column_counter_out1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.643    column_counter_out1[0]_i_1_n_0
                         FDRE                                         r  column_counter_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_counter_out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter_out1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.643ns  (logic 1.061ns (29.124%)  route 2.582ns (70.876%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  row_counter_out1_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  row_counter_out1_reg[3]/Q
                         net (fo=5, unplaced)         0.993     1.511    row_counter_out1_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.806 r  row_counter_out1[14]_i_3/O
                         net (fo=2, unplaced)         1.122     2.928    row_counter_out1[14]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.052 r  column_counter_out1[2]_i_3/O
                         net (fo=3, unplaced)         0.467     3.519    column_counter_out1[2]_i_3_n_0
                         LUT3 (Prop_lut3_I2_O)        0.124     3.643 f  column_counter_out1[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.643    column_counter_out1[0]_i_1_n_0
                         FDRE                                         f  column_counter_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row_counter_out1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            column_counter_out1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.643ns  (logic 1.061ns (29.124%)  route 2.582ns (70.876%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  row_counter_out1_reg[3]/C
                         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  row_counter_out1_reg[3]/Q
                         net (fo=5, unplaced)         0.993     1.511    row_counter_out1_reg_n_0_[3]
                         LUT6 (Prop_lut6_I0_O)        0.295     1.806 f  row_counter_out1[14]_i_3/O
                         net (fo=2, unplaced)         1.122     2.928    row_counter_out1[14]_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     3.052 f  column_counter_out1[2]_i_3/O
                         net (fo=3, unplaced)         0.467     3.519    column_counter_out1[2]_i_3_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     3.643 r  column_counter_out1[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.643    column_counter_out1[1]_i_1_n_0
                         FDRE                                         r  column_counter_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=7, unset)            0.410     0.410    clk_enable
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=7, unset)            0.410     0.410    clk_enable
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_x
                            (input port)
  Destination:            row_counter_out1_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  reset_x (IN)
                         net (fo=17, unset)           0.410     0.410    reset_x
                         FDSE                                         r  row_counter_out1_reg[0]/S
  -------------------------------------------------------------------    -------------------





