; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5

; RUN: llc -mtriple=amdgcn -mcpu=tahiti < %s | FileCheck -check-prefix=S_SI %s
; RUN: llc -mtriple=amdgcn -mcpu=tonga < %s | FileCheck -check-prefix=S_VI %s
; RUN: llc -mtriple=amdgcn -mcpu=gfx900 < %s | FileCheck -check-prefix=S_GFX9 %s
; RUN: llc -mtriple=amdgcn -mcpu=gfx1100 < %s | FileCheck -check-prefix=S_GFX11 %s

define inreg <10 x float> @bitcast_v10i32_to_v10f32_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB0_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB0_3
; S_SI-NEXT:  .LBB0_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:  .LBB0_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB0_4:
; S_SI-NEXT:    s_branch .LBB0_2
;
; S_VI-LABEL: bitcast_v10i32_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB0_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB0_3
; S_VI-NEXT:  .LBB0_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:  .LBB0_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB0_4:
; S_VI-NEXT:    s_branch .LBB0_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB0_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB0_3
; S_GFX9-NEXT:  .LBB0_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:  .LBB0_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB0_4:
; S_GFX9-NEXT:    s_branch .LBB0_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB0_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB0_3
; S_GFX11-NEXT:  .LBB0_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:  .LBB0_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB0_4:
; S_GFX11-NEXT:    s_branch .LBB0_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <10 x i32> @bitcast_v10f32_to_v10i32_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB1_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB1_4
; S_SI-NEXT:  .LBB1_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_SI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_SI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB1_3:
; S_SI-NEXT:    s_branch .LBB1_2
; S_SI-NEXT:  .LBB1_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v10f32_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB1_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB1_4
; S_VI-NEXT:  .LBB1_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB1_3:
; S_VI-NEXT:    s_branch .LBB1_2
; S_VI-NEXT:  .LBB1_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB1_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB1_4
; S_GFX9-NEXT:  .LBB1_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB1_3:
; S_GFX9-NEXT:    s_branch .LBB1_2
; S_GFX9-NEXT:  .LBB1_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB1_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB1_4
; S_GFX11-NEXT:  .LBB1_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v9, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v6, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s15, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s14, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s13, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v0, s12, 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB1_3:
; S_GFX11-NEXT:    s_branch .LBB1_2
; S_GFX11-NEXT:  .LBB1_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <20 x i16> @bitcast_v10i32_to_v20i16_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB2_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    v_alignbit_b32 v17, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    v_alignbit_b32 v5, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s6, s25, 16
; S_SI-NEXT:    s_lshr_b32 s7, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s9, s19, 16
; S_SI-NEXT:    s_lshr_b32 s10, s17, 16
; S_SI-NEXT:    s_cbranch_execnz .LBB2_3
; S_SI-NEXT:  .LBB2_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    v_alignbit_b32 v17, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    v_alignbit_b32 v5, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s6, s25, 16
; S_SI-NEXT:    s_lshr_b32 s7, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s9, s19, 16
; S_SI-NEXT:    s_lshr_b32 s10, s17, 16
; S_SI-NEXT:  .LBB2_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v2, s17
; S_SI-NEXT:    v_mov_b32_e32 v3, s10
; S_SI-NEXT:    v_mov_b32_e32 v4, s18
; S_SI-NEXT:    v_mov_b32_e32 v6, s19
; S_SI-NEXT:    v_mov_b32_e32 v7, s9
; S_SI-NEXT:    v_mov_b32_e32 v8, s20
; S_SI-NEXT:    v_mov_b32_e32 v10, s21
; S_SI-NEXT:    v_mov_b32_e32 v11, s8
; S_SI-NEXT:    v_mov_b32_e32 v12, s22
; S_SI-NEXT:    v_mov_b32_e32 v14, s23
; S_SI-NEXT:    v_mov_b32_e32 v15, s7
; S_SI-NEXT:    v_mov_b32_e32 v16, s24
; S_SI-NEXT:    v_mov_b32_e32 v18, s25
; S_SI-NEXT:    v_mov_b32_e32 v19, s6
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB2_4:
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    s_branch .LBB2_2
;
; S_VI-LABEL: bitcast_v10i32_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB2_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB2_3
; S_VI-NEXT:  .LBB2_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:  .LBB2_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB2_4:
; S_VI-NEXT:    s_branch .LBB2_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB2_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB2_3
; S_GFX9-NEXT:  .LBB2_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:  .LBB2_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB2_4:
; S_GFX9-NEXT:    s_branch .LBB2_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB2_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB2_3
; S_GFX11-NEXT:  .LBB2_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:  .LBB2_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB2_4:
; S_GFX11-NEXT:    s_branch .LBB2_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <10 x i32> @bitcast_v20i16_to_v10i32_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_mov_b32_e32 v10, v4
; S_SI-NEXT:    v_mov_b32_e32 v11, v2
; S_SI-NEXT:    v_mov_b32_e32 v12, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v5
; S_SI-NEXT:    s_cbranch_scc0 .LBB3_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_or_b32 s8, s8, s9
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v12
; S_SI-NEXT:    s_or_b32 s9, s9, s10
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v15
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v11
; S_SI-NEXT:    s_or_b32 s10, s10, s11
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v14
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v10
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v13
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:    s_cbranch_execnz .LBB3_3
; S_SI-NEXT:  .LBB3_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v12
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v15, v0
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v11
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s8, s9, s8
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v14, v0
; S_SI-NEXT:    s_or_b32 s9, s10, s9
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v10
; S_SI-NEXT:    s_or_b32 s10, s11, s10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_add_i32 s4, s4, 0x30000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x30000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x30000
; S_SI-NEXT:    s_add_i32 s7, s7, 0x30000
; S_SI-NEXT:    s_add_i32 s8, s8, 0x30000
; S_SI-NEXT:    s_add_i32 s9, s9, 0x30000
; S_SI-NEXT:    s_add_i32 s10, s10, 0x30000
; S_SI-NEXT:    v_or_b32_e32 v0, v13, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:  .LBB3_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB3_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB3_2
;
; S_VI-LABEL: bitcast_v20i16_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB3_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB3_3
; S_VI-NEXT:  .LBB3_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s16, 3
; S_VI-NEXT:    s_and_b32 s6, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s7, s17, 3
; S_VI-NEXT:    s_and_b32 s8, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s18, 3
; S_VI-NEXT:    s_and_b32 s10, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s19, 3
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_add_i32 s17, s22, 3
; S_VI-NEXT:    s_and_b32 s18, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s23, 3
; S_VI-NEXT:    s_add_i32 s21, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s25, 3
; S_VI-NEXT:    s_and_b32 s4, s16, 0xffff0000
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_and_b32 s16, s22, 0xffff0000
; S_VI-NEXT:    s_and_b32 s20, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s22, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s23, s23, 0xffff
; S_VI-NEXT:    s_and_b32 s21, s21, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s22, s22, s23
; S_VI-NEXT:    s_or_b32 s20, s20, s21
; S_VI-NEXT:    s_or_b32 s18, s18, s19
; S_VI-NEXT:    s_or_b32 s16, s16, s17
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s25, s22, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s20, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s17, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s4, 0x30000
; S_VI-NEXT:  .LBB3_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB3_4:
; S_VI-NEXT:    s_branch .LBB3_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB3_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB3_4
; S_GFX9-NEXT:  .LBB3_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v9, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v2, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v0, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB3_3:
; S_GFX9-NEXT:    s_branch .LBB3_2
; S_GFX9-NEXT:  .LBB3_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB3_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB3_4
; S_GFX11-NEXT:  .LBB3_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v9, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v8, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v7, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v6, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s15, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s14, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s13, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v0, s12, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB3_3:
; S_GFX11-NEXT:    s_branch .LBB3_2
; S_GFX11-NEXT:  .LBB3_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <20 x half> @bitcast_v10i32_to_v20f16_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB4_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_lshr_b32 s4, s25, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_lshr_b32 s4, s24, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_lshr_b32 s4, s23, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_lshr_b32 s4, s22, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_lshr_b32 s4, s21, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_lshr_b32 s4, s20, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_lshr_b32 s4, s19, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_lshr_b32 s4, s18, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_lshr_b32 s4, s17, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_lshr_b32 s4, s16, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    s_cbranch_execnz .LBB4_3
; S_SI-NEXT:  .LBB4_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_lshr_b32 s4, s25, 16
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_lshr_b32 s4, s24, 16
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_lshr_b32 s4, s23, 16
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_lshr_b32 s4, s22, 16
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_lshr_b32 s4, s21, 16
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_lshr_b32 s4, s20, 16
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_lshr_b32 s4, s19, 16
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_lshr_b32 s4, s18, 16
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_lshr_b32 s4, s17, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_lshr_b32 s4, s16, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:  .LBB4_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB4_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB4_2
;
; S_VI-LABEL: bitcast_v10i32_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB4_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB4_3
; S_VI-NEXT:  .LBB4_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:  .LBB4_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB4_4:
; S_VI-NEXT:    s_branch .LBB4_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB4_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB4_3
; S_GFX9-NEXT:  .LBB4_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:  .LBB4_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB4_4:
; S_GFX9-NEXT:    s_branch .LBB4_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB4_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB4_3
; S_GFX11-NEXT:  .LBB4_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:  .LBB4_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB4_4:
; S_GFX11-NEXT:    s_branch .LBB4_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <10 x i32> @bitcast_v20f16_to_v10i32_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v29, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v28, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v27, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v26, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v25, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v24, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v23, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v22, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v21, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v20, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, s26
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, s28
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v14, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v4
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB5_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v29
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v27
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v11
; S_SI-NEXT:    v_or_b32_e32 v0, v28, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v24, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v22, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v20, v4
; S_SI-NEXT:    v_or_b32_e32 v5, v18, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v16, v6
; S_SI-NEXT:    v_or_b32_e32 v7, v14, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v12, v8
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:    s_cbranch_execnz .LBB5_3
; S_SI-NEXT:  .LBB5_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v28
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v27
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v26
; S_SI-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, v0
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v2
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v24
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v22
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v20
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_or_b32_e32 v3, v5, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v17
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v16
; S_SI-NEXT:    v_or_b32_e32 v5, v6, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v14
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_or_b32_e32 v6, v8, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v12
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v10
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v11
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:  .LBB5_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB5_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB5_2
;
; S_VI-LABEL: bitcast_v20f16_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB5_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB5_4
; S_VI-NEXT:  .LBB5_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s4, s25, 16
; S_VI-NEXT:    v_mov_b32_e32 v0, 0x200
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s25, v0
; S_VI-NEXT:    s_lshr_b32 s4, s24, 16
; S_VI-NEXT:    v_or_b32_e32 v9, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s24, v0
; S_VI-NEXT:    s_lshr_b32 s4, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v8, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s23, v0
; S_VI-NEXT:    s_lshr_b32 s4, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v7, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s22, v0
; S_VI-NEXT:    s_lshr_b32 s4, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v6, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s21, v0
; S_VI-NEXT:    s_lshr_b32 s4, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v5, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s20, v0
; S_VI-NEXT:    s_lshr_b32 s4, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v4, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s19, v0
; S_VI-NEXT:    s_lshr_b32 s4, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v3, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s18, v0
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v10, s17, v0
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v10, v1
; S_VI-NEXT:    v_mov_b32_e32 v10, s4
; S_VI-NEXT:    v_add_f16_sdwa v10, v10, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v0, s16, v0
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v10
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB5_3:
; S_VI-NEXT:    s_branch .LBB5_2
; S_VI-NEXT:  .LBB5_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB5_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB5_4
; S_GFX9-NEXT:  .LBB5_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v0, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v9, s25, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s24, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s23, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s22, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s21, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s20, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s19, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s18, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s17, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v0, s16, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB5_3:
; S_GFX9-NEXT:    s_branch .LBB5_2
; S_GFX9-NEXT:  .LBB5_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB5_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB5_4
; S_GFX11-NEXT:  .LBB5_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v8, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v7, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s15 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s14 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s13 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v0, 0x200, s12 op_sel_hi:[0,1]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB5_3:
; S_GFX11-NEXT:    s_branch .LBB5_2
; S_GFX11-NEXT:  .LBB5_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <40 x i8> @bitcast_v10i32_to_v40i8_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB6_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v3, s24
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v9, s20
; S_SI-NEXT:    v_mov_b32_e32 v12, s18
; S_SI-NEXT:    v_mov_b32_e32 v15, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s25, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v3, s25, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v6, 24
; S_SI-NEXT:    v_alignbit_b32 v5, s23, v6, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s23, v6, 8
; S_SI-NEXT:    v_alignbit_b32 v7, s21, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v8, s21, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v9, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v12, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s19, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s19, v12, 8
; S_SI-NEXT:    v_alignbit_b32 v13, s17, v15, 24
; S_SI-NEXT:    v_alignbit_b32 v14, s17, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s17, v15, 8
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:    s_cbranch_execnz .LBB6_3
; S_SI-NEXT:  .LBB6_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    v_mov_b32_e32 v3, s24
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v9, s20
; S_SI-NEXT:    v_mov_b32_e32 v12, s18
; S_SI-NEXT:    v_mov_b32_e32 v15, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s25, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v3, s25, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v6, 24
; S_SI-NEXT:    v_alignbit_b32 v5, s23, v6, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s23, v6, 8
; S_SI-NEXT:    v_alignbit_b32 v7, s21, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v8, s21, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v9, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v12, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s19, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s19, v12, 8
; S_SI-NEXT:    v_alignbit_b32 v13, s17, v15, 24
; S_SI-NEXT:    v_alignbit_b32 v14, s17, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s17, v15, 8
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:  .LBB6_3: ; %end
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_SI-NEXT:    v_or_b32_e32 v15, s4, v15
; S_SI-NEXT:    s_and_b32 s4, s17, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s40, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s29, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s16, s28, 24
; S_SI-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s16, s5
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 24, v13
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v14
; S_SI-NEXT:    v_mov_b32_e32 v14, s4
; S_SI-NEXT:    s_and_b32 s4, s18, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 8, v12
; S_SI-NEXT:    v_or_b32_e32 v12, s4, v12
; S_SI-NEXT:    s_and_b32 s4, s19, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 8
; S_SI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s26, 0xff
; S_SI-NEXT:    v_and_b32_e32 v15, 0xffff, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 24, v10
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s15, s15, 24
; S_SI-NEXT:    v_or_b32_e32 v13, v15, v13
; S_SI-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v11
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s15, s5
; S_SI-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v13, vcc, 4, v0
; S_SI-NEXT:    v_or_b32_e32 v10, v12, v10
; S_SI-NEXT:    v_add_i32_e32 v11, vcc, 8, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v14, v13, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v10, v11, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v11, s4
; S_SI-NEXT:    s_and_b32 s4, s20, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v9
; S_SI-NEXT:    v_or_b32_e32 v9, s4, v9
; S_SI-NEXT:    s_and_b32 s4, s21, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s14, 8
; S_SI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s13, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 24, v7
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s12, s12, 24
; S_SI-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s12, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v10, vcc, 12, v0
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 16, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v11, v10, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v8, s4
; S_SI-NEXT:    s_and_b32 s4, s22, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 8, v6
; S_SI-NEXT:    v_or_b32_e32 v6, s4, v6
; S_SI-NEXT:    s_and_b32 s4, s23, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s11, 8
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s10, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 24, v4
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s9, s9, 24
; S_SI-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s9, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 20, v0
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 24, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v8, v7, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v5, s4
; S_SI-NEXT:    s_and_b32 s4, s24, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v3
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s25, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s8, 8
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s7, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 24, v1
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s6, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 28, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 32, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v5, v4, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_mov_b32_e32 v1, s4
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB6_4:
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr40
; S_SI-NEXT:    ; implicit-def: $sgpr29
; S_SI-NEXT:    ; implicit-def: $sgpr28
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr27
; S_SI-NEXT:    ; implicit-def: $sgpr26
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr14
; S_SI-NEXT:    ; implicit-def: $sgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    s_branch .LBB6_2
;
; S_VI-LABEL: bitcast_v10i32_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB6_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB6_3
; S_VI-NEXT:  .LBB6_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:  .LBB6_3: ; %end
; S_VI-NEXT:    s_and_b32 s5, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s76, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s75, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s12, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    s_and_b32 s5, s17, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s74, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s73, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s72, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s63, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s62, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s10, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 4, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s19, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s61, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s60, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s59, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 8, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s58, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s57, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s8, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 12, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s21, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s56, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s47, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s46, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 16, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s45, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s44, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 8
; S_VI-NEXT:    s_or_b32 s6, s7, s6
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 20, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s23, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s43, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s42, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s41, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 24, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s40, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s29, 0xff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 8
; S_VI-NEXT:    s_or_b32 s4, s6, s4
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 28, v0
; S_VI-NEXT:    s_or_b32 s4, s5, s4
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s4
; S_VI-NEXT:    s_and_b32 s4, s25, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s28, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s27, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s26, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 32, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB6_4:
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    s_branch .LBB6_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB6_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s29, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s43, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s44, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s56, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s57, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s61, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s62, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s74, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s75, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB6_3
; S_GFX9-NEXT:  .LBB6_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s29, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s43, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s44, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s56, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s57, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s61, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s62, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s74, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s75, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:  .LBB6_3: ; %end
; S_GFX9-NEXT:    s_and_b32 s5, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s76, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s75, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s12, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s17, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s74, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s73, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s72, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s63, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s62, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s10, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s19, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s61, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s60, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s59, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s58, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s57, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s21, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s56, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s47, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s46, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s45, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s44, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 8
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s23, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s43, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s42, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s41, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s40, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s29, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s4, s4, 8
; S_GFX9-NEXT:    s_or_b32 s4, s6, s4
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s4
; S_GFX9-NEXT:    s_and_b32 s4, s25, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s28, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s27, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s26, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s4
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB6_4:
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB6_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s63, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB6_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s40, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s45, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s58, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s63
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB6_3
; S_GFX11-NEXT:  .LBB6_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[0:1], 24
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s40, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s45, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s58, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s0, 8
; S_GFX11-NEXT:  .LBB6_3: ; %end
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s62, 8
; S_GFX11-NEXT:    s_and_b32 s7, s61, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s12, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s5
; S_GFX11-NEXT:    s_or_b32 s5, s7, s9
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s60, 8
; S_GFX11-NEXT:    s_and_b32 s9, s59, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s58, 8
; S_GFX11-NEXT:    s_or_b32 s1, s1, s7
; S_GFX11-NEXT:    s_or_b32 s7, s9, s11
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s5
; S_GFX11-NEXT:    s_or_b32 s1, s1, s7
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s57, 8
; S_GFX11-NEXT:    s_and_b32 s7, s56, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s10, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s5
; S_GFX11-NEXT:    s_or_b32 s5, s7, s9
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s47, 8
; S_GFX11-NEXT:    s_and_b32 s9, s46, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s45, 8
; S_GFX11-NEXT:    s_or_b32 s3, s3, s7
; S_GFX11-NEXT:    s_or_b32 s7, s9, s10
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX11-NEXT:    s_or_b32 s2, s2, s5
; S_GFX11-NEXT:    s_or_b32 s3, s3, s7
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s0 :: v_dual_mov_b32 v2, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s2 :: v_dual_mov_b32 v4, s3
; S_GFX11-NEXT:    s_and_b32 s0, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s44, 8
; S_GFX11-NEXT:    s_and_b32 s2, s43, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s8, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s17, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s42, 8
; S_GFX11-NEXT:    s_and_b32 s5, s41, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s40, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s7
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s29, 8
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s6
; S_GFX11-NEXT:    s_and_b32 s5, s19, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s27, 8
; S_GFX11-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s6
; S_GFX11-NEXT:    v_dual_mov_b32 v5, s0 :: v_dual_mov_b32 v6, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v7, s2 :: v_dual_mov_b32 v8, s3
; S_GFX11-NEXT:    s_and_b32 s0, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s24, 8
; S_GFX11-NEXT:    s_and_b32 s2, s23, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s4, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s21, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s22, 8
; S_GFX11-NEXT:    s_and_b32 s4, s15, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s14, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s4, s5
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v9, s0 :: v_dual_mov_b32 v10, s1
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB6_4:
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr45
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    ; implicit-def: $sgpr14
; S_GFX11-NEXT:    s_branch .LBB6_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <10 x i32> @bitcast_v40i8_to_v10i32_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_mov_b32_e32 v31, v8
; S_SI-NEXT:    v_mov_b32_e32 v30, v6
; S_SI-NEXT:    v_mov_b32_e32 v29, v4
; S_SI-NEXT:    v_mov_b32_e32 v28, v2
; S_SI-NEXT:    v_mov_b32_e32 v27, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v39, 24, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v38, 8, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v37, 24, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v35, 24, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v34, 8, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v33, 24, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v32, 8, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v26, 24, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 24, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 8, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 24, v25
; S_SI-NEXT:    s_cbranch_scc0 .LBB7_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v28
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v38
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v4, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v10
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v12
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v34
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v33, v1
; S_SI-NEXT:    v_or_b32_e32 v6, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v14
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v32
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v18
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v15, v1
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v22
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v11, v1
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v30
; S_SI-NEXT:    v_and_b32_e32 v3, 0xff, v31
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v1
; S_SI-NEXT:    s_and_b32 s4, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 8
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v27
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v36
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v35, v3
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v39, v0
; S_SI-NEXT:    v_or_b32_e32 v5, v2, v3
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v0
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s19, 24
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_lshl_b32 s7, s23, 24
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_lshl_b32 s8, s27, 24
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    s_cbranch_execnz .LBB7_3
; S_SI-NEXT:  .LBB7_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s18, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s19, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s7, s22, 0xff
; S_SI-NEXT:    s_addk_i32 s5, 0x300
; S_SI-NEXT:    s_lshl_b32 s6, s23, 24
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s8, s26, 0xff
; S_SI-NEXT:    s_addk_i32 s6, 0x300
; S_SI-NEXT:    s_lshl_b32 s7, s27, 24
; S_SI-NEXT:    s_lshl_b32 s8, s8, 16
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v27
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    s_addk_i32 s7, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v39, v0
; S_SI-NEXT:    v_or_b32_e32 v0, s7, v0
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v28
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v38, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v30
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v36, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v12
; S_SI-NEXT:    v_or_b32_e32 v0, v34, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v33, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v14
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v32, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v17, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v15, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v22
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v13, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v11, v1
; S_SI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:  .LBB7_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB7_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB7_2
;
; S_VI-LABEL: bitcast_v40i8_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v34, v9
; S_VI-NEXT:    v_mov_b32_e32 v33, v8
; S_VI-NEXT:    v_mov_b32_e32 v30, v6
; S_VI-NEXT:    v_mov_b32_e32 v31, v5
; S_VI-NEXT:    v_mov_b32_e32 v32, v4
; S_VI-NEXT:    v_mov_b32_e32 v29, v2
; S_VI-NEXT:    v_mov_b32_e32 v28, v1
; S_VI-NEXT:    v_mov_b32_e32 v27, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v37, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v35, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v15, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v11, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB7_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v32, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v13
; S_VI-NEXT:    v_or_b32_sdwa v0, v12, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v10, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v16, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v14, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v20, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v18, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v24, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v22, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s29, 8
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v34
; S_VI-NEXT:    v_or_b32_sdwa v9, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v28
; S_VI-NEXT:    v_or_b32_sdwa v2, v30, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v33, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v0
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB7_3
; S_VI-NEXT:  .LBB7_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s10, s17, 8
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s19, 24
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_lshl_b32 s11, s11, 16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_and_b32 s10, s10, 0xffff
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    s_or_b32 s9, s9, s10
; S_VI-NEXT:    s_and_b32 s10, s20, 0xff
; S_VI-NEXT:    s_or_b32 s8, s8, s10
; S_VI-NEXT:    s_and_b32 s10, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 24
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_lshl_b32 s10, s10, 16
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_and_b32 s8, s8, 0xffff
; S_VI-NEXT:    s_or_b32 s7, s7, s10
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v12
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    s_lshl_b32 s6, s25, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s8, s24, 0xff
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v10
; S_VI-NEXT:    s_or_b32 s6, s6, s8
; S_VI-NEXT:    s_and_b32 s8, s26, 0xff
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v16
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v13
; S_VI-NEXT:    s_lshl_b32 s5, s27, 24
; S_VI-NEXT:    s_addk_i32 s6, 0x300
; S_VI-NEXT:    s_lshl_b32 s8, s8, 16
; S_VI-NEXT:    v_or_b32_sdwa v10, v35, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v14
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v12
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v24
; S_VI-NEXT:    v_lshlrev_b32_e32 v8, 24, v21
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v20
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 24, v17
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v33
; S_VI-NEXT:    v_add_u32_e32 v19, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v21, vcc, 3, v27
; S_VI-NEXT:    s_lshl_b32 s4, s29, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s28, 0xff
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v10, v26, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v22
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v18
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v30
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v29
; S_VI-NEXT:    s_or_b32 s4, s4, s6
; S_VI-NEXT:    v_and_b32_e32 v21, 0xff, v21
; S_VI-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v7, v7, v12
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v34
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v31
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v28
; S_VI-NEXT:    s_addk_i32 s4, 0x300
; S_VI-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; S_VI-NEXT:    v_or_b32_sdwa v20, v37, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; S_VI-NEXT:    v_or_b32_sdwa v17, v36, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v10, v15, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_VI-NEXT:    v_or_b32_sdwa v2, v11, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v21
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 0x300, v20
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v19
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 0x300, v17
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v13
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 0x300, v2
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s9, s9, 0x3000000
; S_VI-NEXT:    s_add_i32 s7, s7, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v8, v8, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v7
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v8
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s9
; S_VI-NEXT:    v_mov_b32_e32 v1, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:  .LBB7_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB7_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_VI-NEXT:    s_branch .LBB7_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v34, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v33, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v32, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v15, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v13, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v11, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB7_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v29, v37 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v10, v34 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v12, v33 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v14, v32 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v26 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v30, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v31, v35 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v27, v39 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s4, v0
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB7_3
; S_GFX9-NEXT:  .LBB7_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_and_b32 s6, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s19, 8
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_or_b32 s4, s4, s6
; S_GFX9-NEXT:    s_and_b32 s6, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s23, 8
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s27, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s8, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s29, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v27
; S_GFX9-NEXT:    s_movk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v39, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX9-NEXT:    v_add_u32_sdwa v0, v0, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s8, v0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v28
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v38, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v37, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v30
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v31
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v36, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v35, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v10
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v12
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v34, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v14
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v26, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v18
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v15, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v13, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v11, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s7
; S_GFX9-NEXT:  .LBB7_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB7_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_GFX9-NEXT:    s_branch .LBB7_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v27, v8 :: v_dual_mov_b32 v26, v6
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v4 :: v_dual_mov_b32 v24, v2
; S_GFX11-NEXT:    v_dual_mov_b32 v23, v0 :: v_dual_lshlrev_b32 v32, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v28, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v29, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v13, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB7_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v23
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v26
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v27
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v32
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v10
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v29
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v30
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v14
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s9, s9, 16
; S_GFX11-NEXT:    s_and_b32 s10, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s29, 8
; S_GFX11-NEXT:    s_or_b32 s8, s8, s9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; S_GFX11-NEXT:    s_or_b32 s10, s10, s11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v25
; S_GFX11-NEXT:    s_and_b32 s10, s10, 0xffff
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v12
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; S_GFX11-NEXT:    v_and_b32_e32 v21, 0xff, v20
; S_GFX11-NEXT:    v_and_b32_e32 v34, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_or_b32_e32 v4, s10, v0
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v24
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v28
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v15
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v17
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v22
; S_GFX11-NEXT:    v_or_b32_e32 v21, v21, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v33
; S_GFX11-NEXT:    v_or_b32_e32 v8, v34, v8
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v21
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB7_3
; S_GFX11-NEXT:  .LBB7_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s17, 8
; S_GFX11-NEXT:    s_and_b32 s3, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s19, 8
; S_GFX11-NEXT:    s_or_b32 s1, s2, s1
; S_GFX11-NEXT:    s_or_b32 s2, s4, s3
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s21, 8
; S_GFX11-NEXT:    s_and_b32 s4, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s23, 8
; S_GFX11-NEXT:    s_or_b32 s2, s3, s2
; S_GFX11-NEXT:    s_or_b32 s3, s5, s4
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v26
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v27
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v14
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    s_and_b32 s3, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_or_b32_e32 v2, v29, v2
; S_GFX11-NEXT:    v_or_b32_e32 v3, v30, v3
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    s_or_b32 s3, s4, s3
; S_GFX11-NEXT:    s_and_b32 s4, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s27, 8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v23
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    v_or_b32_e32 v5, v31, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v13, v6
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    s_or_b32 s3, s3, s4
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v12
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s6, s29, 8
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:    v_or_b32_e32 v0, v32, v0
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v25
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v18
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v20
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_or_b32_e32 v4, s5, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v24
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_or_b32_e32 v1, v28, v1
; S_GFX11-NEXT:    v_or_b32_e32 v5, v11, v5
; S_GFX11-NEXT:    v_or_b32_e32 v8, v15, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v9, v17, v9
; S_GFX11-NEXT:    v_or_b32_e32 v10, v19, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_or_b32_e32 v0, v22, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v9
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 0x300, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_mov_b32_e32 v2, s2
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:  .LBB7_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB7_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_GFX11-NEXT:    s_branch .LBB7_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <5 x double> @bitcast_v10i32_to_v5f64_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB8_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB8_3
; S_SI-NEXT:  .LBB8_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:  .LBB8_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB8_4:
; S_SI-NEXT:    s_branch .LBB8_2
;
; S_VI-LABEL: bitcast_v10i32_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB8_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB8_3
; S_VI-NEXT:  .LBB8_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:  .LBB8_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB8_4:
; S_VI-NEXT:    s_branch .LBB8_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB8_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB8_3
; S_GFX9-NEXT:  .LBB8_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:  .LBB8_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB8_4:
; S_GFX9-NEXT:    s_branch .LBB8_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB8_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB8_3
; S_GFX11-NEXT:  .LBB8_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:  .LBB8_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB8_4:
; S_GFX11-NEXT:    s_branch .LBB8_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define inreg <10 x i32> @bitcast_v5f64_to_v10i32_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB9_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB9_4
; S_SI-NEXT:  .LBB9_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_SI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_SI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB9_3:
; S_SI-NEXT:    s_branch .LBB9_2
; S_SI-NEXT:  .LBB9_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v5f64_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB9_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB9_4
; S_VI-NEXT:  .LBB9_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_VI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB9_3:
; S_VI-NEXT:    s_branch .LBB9_2
; S_VI-NEXT:  .LBB9_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB9_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB9_4
; S_GFX9-NEXT:  .LBB9_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_GFX9-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB9_3:
; S_GFX9-NEXT:    s_branch .LBB9_2
; S_GFX9-NEXT:  .LBB9_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB9_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB9_4
; S_GFX11-NEXT:  .LBB9_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_GFX11-NEXT:    v_add_f64 v[6:7], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[2:3], s[14:15], 1.0
; S_GFX11-NEXT:    v_add_f64 v[0:1], s[12:13], 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB9_3:
; S_GFX11-NEXT:    s_branch .LBB9_2
; S_GFX11-NEXT:  .LBB9_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <5 x i64> @bitcast_v10i32_to_v5i64_inreg(<10 x i32> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10i32_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB10_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB10_3
; S_SI-NEXT:  .LBB10_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:  .LBB10_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB10_4:
; S_SI-NEXT:    s_branch .LBB10_2
;
; S_VI-LABEL: bitcast_v10i32_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB10_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB10_3
; S_VI-NEXT:  .LBB10_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s25, s25, 3
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s23, 3
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_add_i32 s21, s21, 3
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:  .LBB10_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB10_4:
; S_VI-NEXT:    s_branch .LBB10_2
;
; S_GFX9-LABEL: bitcast_v10i32_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB10_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB10_3
; S_GFX9-NEXT:  .LBB10_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s25, s25, 3
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_add_i32 s23, s23, 3
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_add_i32 s21, s21, 3
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_add_i32 s19, s19, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_add_i32 s17, s17, 3
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:  .LBB10_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB10_4:
; S_GFX9-NEXT:    s_branch .LBB10_2
;
; S_GFX11-LABEL: bitcast_v10i32_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB10_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB10_3
; S_GFX11-NEXT:  .LBB10_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s21, s21, 3
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s19, s19, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s17, s17, 3
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s3, s3, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_add_i32 s1, s1, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:  .LBB10_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB10_4:
; S_GFX11-NEXT:    s_branch .LBB10_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <10 x i32> %a, splat (i32 3)
  %a2 = bitcast <10 x i32> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <10 x i32> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <10 x i32> @bitcast_v5i64_to_v10i32_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v10i32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB11_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB11_3
; S_SI-NEXT:  .LBB11_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s24, s24, 3
; S_SI-NEXT:    s_addc_u32 s25, s25, 0
; S_SI-NEXT:    s_add_u32 s22, s22, 3
; S_SI-NEXT:    s_addc_u32 s23, s23, 0
; S_SI-NEXT:    s_add_u32 s20, s20, 3
; S_SI-NEXT:    s_addc_u32 s21, s21, 0
; S_SI-NEXT:    s_add_u32 s18, s18, 3
; S_SI-NEXT:    s_addc_u32 s19, s19, 0
; S_SI-NEXT:    s_add_u32 s16, s16, 3
; S_SI-NEXT:    s_addc_u32 s17, s17, 0
; S_SI-NEXT:  .LBB11_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB11_4:
; S_SI-NEXT:    s_branch .LBB11_2
;
; S_VI-LABEL: bitcast_v5i64_to_v10i32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB11_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB11_3
; S_VI-NEXT:  .LBB11_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:  .LBB11_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB11_4:
; S_VI-NEXT:    s_branch .LBB11_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v10i32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB11_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB11_3
; S_GFX9-NEXT:  .LBB11_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:  .LBB11_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB11_4:
; S_GFX9-NEXT:    s_branch .LBB11_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v10i32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB11_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB11_3
; S_GFX11-NEXT:  .LBB11_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:  .LBB11_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB11_4:
; S_GFX11-NEXT:    s_branch .LBB11_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <10 x i32>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <10 x i32>
  br label %end

end:
  %phi = phi <10 x i32> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x i32> %phi
}

define inreg <20 x i16> @bitcast_v10f32_to_v20i16_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB12_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    v_alignbit_b32 v17, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    v_alignbit_b32 v5, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s10, s25, 16
; S_SI-NEXT:    s_lshr_b32 s9, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s7, s19, 16
; S_SI-NEXT:    s_lshr_b32 s6, s17, 16
; S_SI-NEXT:    s_cbranch_execnz .LBB12_4
; S_SI-NEXT:  .LBB12_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v2, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_SI-NEXT:    v_add_f32_e64 v6, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v4, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v10, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v14, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v12, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v18, s25, 1.0
; S_SI-NEXT:    v_add_f32_e64 v16, s24, 1.0
; S_SI-NEXT:    v_alignbit_b32 v17, v18, v16, 16
; S_SI-NEXT:    v_alignbit_b32 v13, v14, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v9, v10, v8, 16
; S_SI-NEXT:    v_alignbit_b32 v5, v6, v4, 16
; S_SI-NEXT:    v_alignbit_b32 v1, v2, v0, 16
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v14
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v10
; S_SI-NEXT:    v_lshrrev_b32_e32 v7, 16, v6
; S_SI-NEXT:    v_lshrrev_b32_e32 v3, 16, v2
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB12_3:
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    s_branch .LBB12_2
; S_SI-NEXT:  .LBB12_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v2, s17
; S_SI-NEXT:    v_mov_b32_e32 v4, s18
; S_SI-NEXT:    v_mov_b32_e32 v6, s19
; S_SI-NEXT:    v_mov_b32_e32 v8, s20
; S_SI-NEXT:    v_mov_b32_e32 v10, s21
; S_SI-NEXT:    v_mov_b32_e32 v12, s22
; S_SI-NEXT:    v_mov_b32_e32 v14, s23
; S_SI-NEXT:    v_mov_b32_e32 v16, s24
; S_SI-NEXT:    v_mov_b32_e32 v18, s25
; S_SI-NEXT:    v_mov_b32_e32 v3, s6
; S_SI-NEXT:    v_mov_b32_e32 v7, s7
; S_SI-NEXT:    v_mov_b32_e32 v11, s8
; S_SI-NEXT:    v_mov_b32_e32 v15, s9
; S_SI-NEXT:    v_mov_b32_e32 v19, s10
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v10f32_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB12_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB12_4
; S_VI-NEXT:  .LBB12_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB12_3:
; S_VI-NEXT:    s_branch .LBB12_2
; S_VI-NEXT:  .LBB12_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB12_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB12_4
; S_GFX9-NEXT:  .LBB12_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB12_3:
; S_GFX9-NEXT:    s_branch .LBB12_2
; S_GFX9-NEXT:  .LBB12_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB12_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB12_4
; S_GFX11-NEXT:  .LBB12_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v9, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v6, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s15, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s14, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s13, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v0, s12, 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB12_3:
; S_GFX11-NEXT:    s_branch .LBB12_2
; S_GFX11-NEXT:  .LBB12_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <10 x float> @bitcast_v20i16_to_v10f32_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_mov_b32_e32 v10, v4
; S_SI-NEXT:    v_mov_b32_e32 v11, v2
; S_SI-NEXT:    v_mov_b32_e32 v12, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v5
; S_SI-NEXT:    s_cbranch_scc0 .LBB13_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_or_b32 s8, s8, s9
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v12
; S_SI-NEXT:    s_or_b32 s9, s9, s10
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v15
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v11
; S_SI-NEXT:    s_or_b32 s10, s10, s11
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v14
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v10
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v13
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:    s_cbranch_execnz .LBB13_3
; S_SI-NEXT:  .LBB13_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v12
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v15, v0
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v11
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s8, s9, s8
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v14, v0
; S_SI-NEXT:    s_or_b32 s9, s10, s9
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v10
; S_SI-NEXT:    s_or_b32 s10, s11, s10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_add_i32 s4, s4, 0x30000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x30000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x30000
; S_SI-NEXT:    s_add_i32 s7, s7, 0x30000
; S_SI-NEXT:    s_add_i32 s8, s8, 0x30000
; S_SI-NEXT:    s_add_i32 s9, s9, 0x30000
; S_SI-NEXT:    s_add_i32 s10, s10, 0x30000
; S_SI-NEXT:    v_or_b32_e32 v0, v13, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:  .LBB13_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB13_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB13_2
;
; S_VI-LABEL: bitcast_v20i16_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB13_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB13_3
; S_VI-NEXT:  .LBB13_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s16, 3
; S_VI-NEXT:    s_and_b32 s6, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s7, s17, 3
; S_VI-NEXT:    s_and_b32 s8, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s18, 3
; S_VI-NEXT:    s_and_b32 s10, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s19, 3
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_add_i32 s17, s22, 3
; S_VI-NEXT:    s_and_b32 s18, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s23, 3
; S_VI-NEXT:    s_add_i32 s21, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s25, 3
; S_VI-NEXT:    s_and_b32 s4, s16, 0xffff0000
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_and_b32 s16, s22, 0xffff0000
; S_VI-NEXT:    s_and_b32 s20, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s22, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s23, s23, 0xffff
; S_VI-NEXT:    s_and_b32 s21, s21, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s22, s22, s23
; S_VI-NEXT:    s_or_b32 s20, s20, s21
; S_VI-NEXT:    s_or_b32 s18, s18, s19
; S_VI-NEXT:    s_or_b32 s16, s16, s17
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s25, s22, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s20, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s17, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s4, 0x30000
; S_VI-NEXT:  .LBB13_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB13_4:
; S_VI-NEXT:    s_branch .LBB13_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB13_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB13_4
; S_GFX9-NEXT:  .LBB13_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v9, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v2, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v0, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB13_3:
; S_GFX9-NEXT:    s_branch .LBB13_2
; S_GFX9-NEXT:  .LBB13_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB13_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB13_4
; S_GFX11-NEXT:  .LBB13_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v9, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v8, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v7, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v6, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s15, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s14, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s13, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v0, s12, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB13_3:
; S_GFX11-NEXT:    s_branch .LBB13_2
; S_GFX11-NEXT:  .LBB13_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <20 x half> @bitcast_v10f32_to_v20f16_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB14_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_lshr_b32 s4, s25, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_lshr_b32 s4, s24, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_lshr_b32 s4, s23, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_lshr_b32 s4, s22, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_lshr_b32 s4, s21, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_lshr_b32 s4, s20, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_lshr_b32 s4, s19, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_lshr_b32 s4, s18, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_lshr_b32 s4, s17, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_lshr_b32 s4, s16, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    s_cbranch_execnz .LBB14_3
; S_SI-NEXT:  .LBB14_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v1, s16, 1.0
; S_SI-NEXT:    v_add_f32_e64 v3, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v5, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v9, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v11, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v13, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v15, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v17, s24, 1.0
; S_SI-NEXT:    v_add_f32_e64 v19, s25, 1.0
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, v19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, v13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v1
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v19
; S_SI-NEXT:    v_lshrrev_b32_e32 v17, 16, v17
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v15
; S_SI-NEXT:    v_lshrrev_b32_e32 v13, 16, v13
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshrrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_lshrrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_lshrrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshrrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_lshrrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, v19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, v13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v1
; S_SI-NEXT:  .LBB14_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB14_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB14_2
;
; S_VI-LABEL: bitcast_v10f32_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB14_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB14_4
; S_VI-NEXT:  .LBB14_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB14_3:
; S_VI-NEXT:    s_branch .LBB14_2
; S_VI-NEXT:  .LBB14_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB14_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB14_4
; S_GFX9-NEXT:  .LBB14_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB14_3:
; S_GFX9-NEXT:    s_branch .LBB14_2
; S_GFX9-NEXT:  .LBB14_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB14_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB14_4
; S_GFX11-NEXT:  .LBB14_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v9, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v6, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s15, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s14, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s13, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v0, s12, 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB14_3:
; S_GFX11-NEXT:    s_branch .LBB14_2
; S_GFX11-NEXT:  .LBB14_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <10 x float> @bitcast_v20f16_to_v10f32_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v29, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v28, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v27, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v26, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v25, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v24, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v23, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v22, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v21, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v20, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, s26
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, s28
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v14, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v4
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB15_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v29
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v27
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v11
; S_SI-NEXT:    v_or_b32_e32 v0, v28, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v24, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v22, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v20, v4
; S_SI-NEXT:    v_or_b32_e32 v5, v18, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v16, v6
; S_SI-NEXT:    v_or_b32_e32 v7, v14, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v12, v8
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:    s_cbranch_execnz .LBB15_3
; S_SI-NEXT:  .LBB15_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v28
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v27
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v26
; S_SI-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, v0
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v2
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v24
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v22
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v20
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_or_b32_e32 v3, v5, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v17
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v16
; S_SI-NEXT:    v_or_b32_e32 v5, v6, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v14
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_or_b32_e32 v6, v8, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v12
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v10
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v11
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:  .LBB15_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB15_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB15_2
;
; S_VI-LABEL: bitcast_v20f16_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB15_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB15_4
; S_VI-NEXT:  .LBB15_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s4, s25, 16
; S_VI-NEXT:    v_mov_b32_e32 v0, 0x200
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s25, v0
; S_VI-NEXT:    s_lshr_b32 s4, s24, 16
; S_VI-NEXT:    v_or_b32_e32 v9, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s24, v0
; S_VI-NEXT:    s_lshr_b32 s4, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v8, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s23, v0
; S_VI-NEXT:    s_lshr_b32 s4, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v7, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s22, v0
; S_VI-NEXT:    s_lshr_b32 s4, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v6, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s21, v0
; S_VI-NEXT:    s_lshr_b32 s4, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v5, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s20, v0
; S_VI-NEXT:    s_lshr_b32 s4, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v4, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s19, v0
; S_VI-NEXT:    s_lshr_b32 s4, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v3, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s18, v0
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v10, s17, v0
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v10, v1
; S_VI-NEXT:    v_mov_b32_e32 v10, s4
; S_VI-NEXT:    v_add_f16_sdwa v10, v10, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v0, s16, v0
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v10
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB15_3:
; S_VI-NEXT:    s_branch .LBB15_2
; S_VI-NEXT:  .LBB15_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB15_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB15_4
; S_GFX9-NEXT:  .LBB15_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v0, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v9, s25, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s24, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s23, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s22, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s21, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s20, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s19, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s18, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s17, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v0, s16, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB15_3:
; S_GFX9-NEXT:    s_branch .LBB15_2
; S_GFX9-NEXT:  .LBB15_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB15_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB15_4
; S_GFX11-NEXT:  .LBB15_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v8, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v7, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s15 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s14 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s13 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v0, 0x200, s12 op_sel_hi:[0,1]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB15_3:
; S_GFX11-NEXT:    s_branch .LBB15_2
; S_GFX11-NEXT:  .LBB15_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <40 x i8> @bitcast_v10f32_to_v40i8_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB16_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v3, s24
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v9, s20
; S_SI-NEXT:    v_mov_b32_e32 v12, s18
; S_SI-NEXT:    v_mov_b32_e32 v15, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s25, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v3, s25, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v6, 24
; S_SI-NEXT:    v_alignbit_b32 v5, s23, v6, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s23, v6, 8
; S_SI-NEXT:    v_alignbit_b32 v7, s21, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v8, s21, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v9, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v12, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s19, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s19, v12, 8
; S_SI-NEXT:    v_alignbit_b32 v13, s17, v15, 24
; S_SI-NEXT:    v_alignbit_b32 v14, s17, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s17, v15, 8
; S_SI-NEXT:    s_lshr_b32 s28, s25, 24
; S_SI-NEXT:    s_lshr_b32 s29, s25, 16
; S_SI-NEXT:    s_lshr_b32 s40, s25, 8
; S_SI-NEXT:    s_lshr_b32 s15, s23, 24
; S_SI-NEXT:    s_lshr_b32 s26, s23, 16
; S_SI-NEXT:    s_lshr_b32 s27, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s9, s19, 24
; S_SI-NEXT:    s_lshr_b32 s10, s19, 16
; S_SI-NEXT:    s_lshr_b32 s11, s19, 8
; S_SI-NEXT:    s_lshr_b32 s6, s17, 24
; S_SI-NEXT:    s_lshr_b32 s7, s17, 16
; S_SI-NEXT:    s_lshr_b32 s8, s17, 8
; S_SI-NEXT:    s_cbranch_execnz .LBB16_4
; S_SI-NEXT:  .LBB16_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v31, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v34, s16, 1.0
; S_SI-NEXT:    v_add_f32_e64 v28, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v29, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v23, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v24, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v18, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v21, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v16, s25, 1.0
; S_SI-NEXT:    v_add_f32_e64 v17, s24, 1.0
; S_SI-NEXT:    v_alignbit_b32 v1, v16, v17, 24
; S_SI-NEXT:    v_alignbit_b32 v2, v16, v17, 16
; S_SI-NEXT:    v_alignbit_b32 v3, v16, v17, 8
; S_SI-NEXT:    v_alignbit_b32 v4, v18, v21, 24
; S_SI-NEXT:    v_alignbit_b32 v5, v18, v21, 16
; S_SI-NEXT:    v_alignbit_b32 v6, v18, v21, 8
; S_SI-NEXT:    v_alignbit_b32 v7, v23, v24, 24
; S_SI-NEXT:    v_alignbit_b32 v8, v23, v24, 16
; S_SI-NEXT:    v_alignbit_b32 v9, v23, v24, 8
; S_SI-NEXT:    v_alignbit_b32 v10, v28, v29, 24
; S_SI-NEXT:    v_alignbit_b32 v11, v28, v29, 16
; S_SI-NEXT:    v_alignbit_b32 v12, v28, v29, 8
; S_SI-NEXT:    v_alignbit_b32 v13, v31, v34, 24
; S_SI-NEXT:    v_alignbit_b32 v14, v31, v34, 16
; S_SI-NEXT:    v_alignbit_b32 v15, v31, v34, 8
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 24, v16
; S_SI-NEXT:    v_lshrrev_b32_e32 v20, 16, v16
; S_SI-NEXT:    v_lshrrev_b32_e32 v22, 8, v16
; S_SI-NEXT:    v_lshrrev_b32_e32 v25, 24, v18
; S_SI-NEXT:    v_lshrrev_b32_e32 v26, 16, v18
; S_SI-NEXT:    v_lshrrev_b32_e32 v27, 8, v18
; S_SI-NEXT:    v_lshrrev_b32_e32 v30, 24, v23
; S_SI-NEXT:    v_lshrrev_b32_e32 v32, 16, v23
; S_SI-NEXT:    v_lshrrev_b32_e32 v33, 8, v23
; S_SI-NEXT:    v_lshrrev_b32_e32 v35, 24, v28
; S_SI-NEXT:    v_lshrrev_b32_e32 v36, 16, v28
; S_SI-NEXT:    v_lshrrev_b32_e32 v37, 8, v28
; S_SI-NEXT:    v_lshrrev_b32_e32 v38, 24, v31
; S_SI-NEXT:    v_lshrrev_b32_e32 v39, 16, v31
; S_SI-NEXT:    v_lshrrev_b32_e32 v48, 8, v31
; S_SI-NEXT:    s_branch .LBB16_5
; S_SI-NEXT:  .LBB16_3:
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr14
; S_SI-NEXT:    ; implicit-def: $sgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $sgpr27
; S_SI-NEXT:    ; implicit-def: $sgpr26
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr40
; S_SI-NEXT:    ; implicit-def: $sgpr29
; S_SI-NEXT:    ; implicit-def: $sgpr28
; S_SI-NEXT:    s_branch .LBB16_2
; S_SI-NEXT:  .LBB16_4:
; S_SI-NEXT:    v_mov_b32_e32 v34, s16
; S_SI-NEXT:    v_mov_b32_e32 v31, s17
; S_SI-NEXT:    v_mov_b32_e32 v29, s18
; S_SI-NEXT:    v_mov_b32_e32 v28, s19
; S_SI-NEXT:    v_mov_b32_e32 v24, s20
; S_SI-NEXT:    v_mov_b32_e32 v23, s21
; S_SI-NEXT:    v_mov_b32_e32 v21, s22
; S_SI-NEXT:    v_mov_b32_e32 v18, s23
; S_SI-NEXT:    v_mov_b32_e32 v17, s24
; S_SI-NEXT:    v_mov_b32_e32 v16, s25
; S_SI-NEXT:    v_mov_b32_e32 v48, s8
; S_SI-NEXT:    v_mov_b32_e32 v39, s7
; S_SI-NEXT:    v_mov_b32_e32 v38, s6
; S_SI-NEXT:    v_mov_b32_e32 v37, s11
; S_SI-NEXT:    v_mov_b32_e32 v36, s10
; S_SI-NEXT:    v_mov_b32_e32 v35, s9
; S_SI-NEXT:    v_mov_b32_e32 v33, s14
; S_SI-NEXT:    v_mov_b32_e32 v32, s13
; S_SI-NEXT:    v_mov_b32_e32 v30, s12
; S_SI-NEXT:    v_mov_b32_e32 v27, s27
; S_SI-NEXT:    v_mov_b32_e32 v26, s26
; S_SI-NEXT:    v_mov_b32_e32 v25, s15
; S_SI-NEXT:    v_mov_b32_e32 v22, s40
; S_SI-NEXT:    v_mov_b32_e32 v20, s29
; S_SI-NEXT:    v_mov_b32_e32 v19, s28
; S_SI-NEXT:  .LBB16_5: ; %end
; S_SI-NEXT:    v_and_b32_e32 v34, 0xff, v34
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_SI-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_SI-NEXT:    v_or_b32_e32 v15, v34, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 24, v13
; S_SI-NEXT:    v_and_b32_e32 v15, 0xffff, v15
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v14
; S_SI-NEXT:    v_or_b32_e32 v13, v15, v13
; S_SI-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v13, 0xff, v31
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 8, v48
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v14
; S_SI-NEXT:    v_and_b32_e32 v14, 0xff, v39
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 24, v38
; S_SI-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; S_SI-NEXT:    v_or_b32_e32 v14, v15, v14
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v14
; S_SI-NEXT:    v_add_i32_e32 v14, vcc, 4, v0
; S_SI-NEXT:    buffer_store_dword v13, v14, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v13, 0xff, v29
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 8, v12
; S_SI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_SI-NEXT:    v_or_b32_e32 v12, v13, v12
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 24, v10
; S_SI-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v11
; S_SI-NEXT:    v_or_b32_e32 v10, v12, v10
; S_SI-NEXT:    v_add_i32_e32 v11, vcc, 8, v0
; S_SI-NEXT:    buffer_store_dword v10, v11, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v28
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 8, v37
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v11
; S_SI-NEXT:    v_and_b32_e32 v11, 0xff, v36
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 24, v35
; S_SI-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_SI-NEXT:    v_or_b32_e32 v11, v12, v11
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v11
; S_SI-NEXT:    v_add_i32_e32 v11, vcc, 12, v0
; S_SI-NEXT:    buffer_store_dword v10, v11, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v24
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v9
; S_SI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 24, v7
; S_SI-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 16, v0
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 8, v33
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    v_and_b32_e32 v8, 0xff, v32
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 24, v30
; S_SI-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 20, v0
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 8, v6
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v7, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 24, v4
; S_SI-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 24, v0
; S_SI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v4, 0xff, v18
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 8, v27
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v26
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 24, v25
; S_SI-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_SI-NEXT:    v_or_b32_e32 v5, v6, v5
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 28, v0
; S_SI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v4, 0xff, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v3
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v4, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 24, v1
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 32, v0
; S_SI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v16
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 8, v22
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 24, v19
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v3, v2
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v10f32_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB16_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s29, s25, 8
; S_VI-NEXT:    s_lshr_b32 s28, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s44, s23, 8
; S_VI-NEXT:    s_lshr_b32 s43, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s57, s21, 8
; S_VI-NEXT:    s_lshr_b32 s56, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s62, s19, 8
; S_VI-NEXT:    s_lshr_b32 s61, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s75, s17, 8
; S_VI-NEXT:    s_lshr_b32 s74, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB16_4
; S_VI-NEXT:  .LBB16_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v2, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s22, 1.0
; S_VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_VI-NEXT:    v_add_f32_e64 v6, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s20, 1.0
; S_VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_VI-NEXT:    v_add_f32_e64 v8, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s18, 1.0
; S_VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_VI-NEXT:    v_add_f32_e64 v10, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v9, s16, 1.0
; S_VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_VI-NEXT:    v_lshrrev_b32_e32 v17, 24, v2
; S_VI-NEXT:    v_lshrrev_b32_e32 v16, 16, v2
; S_VI-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_VI-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_VI-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_VI-NEXT:    v_lshrrev_b32_e32 v22, 24, v4
; S_VI-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; S_VI-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_VI-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_VI-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_VI-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; S_VI-NEXT:    v_lshrrev_b32_e32 v26, 16, v6
; S_VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_VI-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_VI-NEXT:    v_lshrrev_b32_e32 v32, 24, v8
; S_VI-NEXT:    v_lshrrev_b32_e32 v31, 16, v8
; S_VI-NEXT:    v_lshrrev_b32_e32 v33, 8, v8
; S_VI-NEXT:    v_lshrrev_b32_e32 v34, 16, v7
; S_VI-NEXT:    v_lshrrev_b32_e32 v35, 8, v7
; S_VI-NEXT:    v_lshrrev_b32_e32 v37, 24, v10
; S_VI-NEXT:    v_lshrrev_b32_e32 v36, 16, v10
; S_VI-NEXT:    v_lshrrev_b32_e32 v38, 8, v10
; S_VI-NEXT:    v_lshrrev_b32_e32 v48, 16, v9
; S_VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v9
; S_VI-NEXT:    s_branch .LBB16_5
; S_VI-NEXT:  .LBB16_3:
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    s_branch .LBB16_2
; S_VI-NEXT:  .LBB16_4:
; S_VI-NEXT:    v_mov_b32_e32 v9, s16
; S_VI-NEXT:    v_mov_b32_e32 v10, s17
; S_VI-NEXT:    v_mov_b32_e32 v7, s18
; S_VI-NEXT:    v_mov_b32_e32 v8, s19
; S_VI-NEXT:    v_mov_b32_e32 v5, s20
; S_VI-NEXT:    v_mov_b32_e32 v6, s21
; S_VI-NEXT:    v_mov_b32_e32 v3, s22
; S_VI-NEXT:    v_mov_b32_e32 v4, s23
; S_VI-NEXT:    v_mov_b32_e32 v1, s24
; S_VI-NEXT:    v_mov_b32_e32 v2, s25
; S_VI-NEXT:    v_mov_b32_e32 v39, s76
; S_VI-NEXT:    v_mov_b32_e32 v48, s74
; S_VI-NEXT:    v_mov_b32_e32 v38, s75
; S_VI-NEXT:    v_mov_b32_e32 v36, s73
; S_VI-NEXT:    v_mov_b32_e32 v37, s72
; S_VI-NEXT:    v_mov_b32_e32 v35, s63
; S_VI-NEXT:    v_mov_b32_e32 v34, s61
; S_VI-NEXT:    v_mov_b32_e32 v33, s62
; S_VI-NEXT:    v_mov_b32_e32 v31, s60
; S_VI-NEXT:    v_mov_b32_e32 v32, s59
; S_VI-NEXT:    v_mov_b32_e32 v30, s58
; S_VI-NEXT:    v_mov_b32_e32 v29, s56
; S_VI-NEXT:    v_mov_b32_e32 v28, s57
; S_VI-NEXT:    v_mov_b32_e32 v26, s47
; S_VI-NEXT:    v_mov_b32_e32 v27, s46
; S_VI-NEXT:    v_mov_b32_e32 v25, s45
; S_VI-NEXT:    v_mov_b32_e32 v24, s43
; S_VI-NEXT:    v_mov_b32_e32 v23, s44
; S_VI-NEXT:    v_mov_b32_e32 v21, s42
; S_VI-NEXT:    v_mov_b32_e32 v22, s41
; S_VI-NEXT:    v_mov_b32_e32 v20, s40
; S_VI-NEXT:    v_mov_b32_e32 v19, s28
; S_VI-NEXT:    v_mov_b32_e32 v18, s29
; S_VI-NEXT:    v_mov_b32_e32 v16, s27
; S_VI-NEXT:    v_mov_b32_e32 v17, s26
; S_VI-NEXT:    v_mov_b32_e32 v15, s4
; S_VI-NEXT:    v_mov_b32_e32 v14, s6
; S_VI-NEXT:    v_mov_b32_e32 v13, s8
; S_VI-NEXT:    v_mov_b32_e32 v12, s10
; S_VI-NEXT:    v_mov_b32_e32 v11, s12
; S_VI-NEXT:  .LBB16_5: ; %end
; S_VI-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v39, 8, v39
; S_VI-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v9, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v9, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 8, v38
; S_VI-NEXT:    v_or_b32_sdwa v9, v10, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v10, 8, v37
; S_VI-NEXT:    v_or_b32_sdwa v10, v36, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 4, v0
; S_VI-NEXT:    buffer_store_dword v9, v10, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 8, v35
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 8, v14
; S_VI-NEXT:    v_or_b32_sdwa v9, v34, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 8, v0
; S_VI-NEXT:    buffer_store_dword v7, v9, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 8, v33
; S_VI-NEXT:    v_or_b32_sdwa v7, v8, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v8, 8, v32
; S_VI-NEXT:    v_or_b32_sdwa v8, v31, v8 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 12, v0
; S_VI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 8, v30
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 8, v13
; S_VI-NEXT:    v_or_b32_sdwa v7, v29, v7 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 16, v0
; S_VI-NEXT:    buffer_store_dword v5, v7, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v28
; S_VI-NEXT:    v_or_b32_sdwa v5, v6, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 8, v27
; S_VI-NEXT:    v_or_b32_sdwa v6, v26, v6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 20, v0
; S_VI-NEXT:    buffer_store_dword v5, v6, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v12
; S_VI-NEXT:    v_or_b32_sdwa v5, v24, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 24, v0
; S_VI-NEXT:    buffer_store_dword v3, v5, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v23
; S_VI-NEXT:    v_or_b32_sdwa v3, v4, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v22
; S_VI-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 28, v0
; S_VI-NEXT:    buffer_store_dword v3, v4, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v20
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v11
; S_VI-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 32, v0
; S_VI-NEXT:    buffer_store_dword v1, v3, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v18
; S_VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v2, v16, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB16_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s29, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s28, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s44, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s43, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s57, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s56, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s62, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s61, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s75, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s74, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB16_4
; S_GFX9-NEXT:  .LBB16_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v2, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s22, 1.0
; S_GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_GFX9-NEXT:    v_add_f32_e64 v6, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s20, 1.0
; S_GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_GFX9-NEXT:    v_add_f32_e64 v8, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s18, 1.0
; S_GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_GFX9-NEXT:    v_add_f32_e64 v10, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v9, s16, 1.0
; S_GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v16, 16, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v26, 16, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v31, 16, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v33, 8, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v34, 16, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v35, 8, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v36, 16, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v38, 8, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v9
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v9
; S_GFX9-NEXT:    s_branch .LBB16_5
; S_GFX9-NEXT:  .LBB16_3:
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB16_2
; S_GFX9-NEXT:  .LBB16_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v39, s76
; S_GFX9-NEXT:    v_mov_b32_e32 v48, s74
; S_GFX9-NEXT:    v_mov_b32_e32 v38, s75
; S_GFX9-NEXT:    v_mov_b32_e32 v36, s73
; S_GFX9-NEXT:    v_mov_b32_e32 v37, s72
; S_GFX9-NEXT:    v_mov_b32_e32 v35, s63
; S_GFX9-NEXT:    v_mov_b32_e32 v34, s61
; S_GFX9-NEXT:    v_mov_b32_e32 v33, s62
; S_GFX9-NEXT:    v_mov_b32_e32 v31, s60
; S_GFX9-NEXT:    v_mov_b32_e32 v32, s59
; S_GFX9-NEXT:    v_mov_b32_e32 v30, s58
; S_GFX9-NEXT:    v_mov_b32_e32 v29, s56
; S_GFX9-NEXT:    v_mov_b32_e32 v28, s57
; S_GFX9-NEXT:    v_mov_b32_e32 v26, s47
; S_GFX9-NEXT:    v_mov_b32_e32 v27, s46
; S_GFX9-NEXT:    v_mov_b32_e32 v25, s45
; S_GFX9-NEXT:    v_mov_b32_e32 v24, s43
; S_GFX9-NEXT:    v_mov_b32_e32 v23, s44
; S_GFX9-NEXT:    v_mov_b32_e32 v21, s42
; S_GFX9-NEXT:    v_mov_b32_e32 v22, s41
; S_GFX9-NEXT:    v_mov_b32_e32 v20, s40
; S_GFX9-NEXT:    v_mov_b32_e32 v19, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v18, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v16, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v17, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s10
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s12
; S_GFX9-NEXT:  .LBB16_5: ; %end
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v39
; S_GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v38
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v10, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v10, 8, v37
; S_GFX9-NEXT:    v_or_b32_sdwa v10, v36, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v35
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v14
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v34, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v8, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v8, 8, v32
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v31, v8 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v30
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v13
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v29, v7 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v28
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v6, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v6, 8, v27
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v26, v6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v25
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v12
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v24, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v23
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v4, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v4, 8, v22
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v11
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v1, 8, v18
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v17
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v16, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s14, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB16_3
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s25, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s40, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s45, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s58, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s63, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s14
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB16_4
; S_GFX11-NEXT:  .LBB16_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v6, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v10, s3, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v9, s2, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v14, s1, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v13, s0, 1.0
; S_GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[5:6]
; S_GFX11-NEXT:    v_lshrrev_b64 v[16:17], 24, v[9:10]
; S_GFX11-NEXT:    v_lshrrev_b64 v[7:8], 24, v[1:2]
; S_GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[3:4]
; S_GFX11-NEXT:    v_lshrrev_b64 v[17:18], 24, v[13:14]
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v8, 24, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v12, 16, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v21, 24, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v22, 16, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v26, 24, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v27, 16, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v31, 24, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v32, 16, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v33, 8, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v34, 16, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v35, 8, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v36, 24, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v37, 16, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v38, 8, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v39, 16, v13
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v48, 8, v13
; S_GFX11-NEXT:    s_branch .LBB16_5
; S_GFX11-NEXT:  .LBB16_3:
; S_GFX11-NEXT:    ; implicit-def: $sgpr63
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr45
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    s_branch .LBB16_2
; S_GFX11-NEXT:  .LBB16_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v13, s0 :: v_dual_mov_b32 v14, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v9, s2 :: v_dual_mov_b32 v10, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v5, s16 :: v_dual_mov_b32 v6, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s18 :: v_dual_mov_b32 v4, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s20 :: v_dual_mov_b32 v2, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v48, s63 :: v_dual_mov_b32 v39, s61
; S_GFX11-NEXT:    v_dual_mov_b32 v38, s62 :: v_dual_mov_b32 v37, s60
; S_GFX11-NEXT:    v_dual_mov_b32 v36, s59 :: v_dual_mov_b32 v35, s58
; S_GFX11-NEXT:    v_dual_mov_b32 v34, s56 :: v_dual_mov_b32 v33, s57
; S_GFX11-NEXT:    v_dual_mov_b32 v32, s47 :: v_dual_mov_b32 v31, s46
; S_GFX11-NEXT:    v_dual_mov_b32 v30, s45 :: v_dual_mov_b32 v29, s43
; S_GFX11-NEXT:    v_dual_mov_b32 v28, s44 :: v_dual_mov_b32 v27, s42
; S_GFX11-NEXT:    v_dual_mov_b32 v26, s41 :: v_dual_mov_b32 v25, s40
; S_GFX11-NEXT:    v_dual_mov_b32 v24, s28 :: v_dual_mov_b32 v23, s29
; S_GFX11-NEXT:    v_dual_mov_b32 v22, s27 :: v_dual_mov_b32 v21, s26
; S_GFX11-NEXT:    v_dual_mov_b32 v20, s25 :: v_dual_mov_b32 v19, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v18, s24 :: v_dual_mov_b32 v17, s4
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s22 :: v_dual_mov_b32 v15, s8
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s15 :: v_dual_mov_b32 v11, s10
; S_GFX11-NEXT:    v_dual_mov_b32 v16, s6 :: v_dual_mov_b32 v7, s12
; S_GFX11-NEXT:  .LBB16_5: ; %end
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2)
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; S_GFX11-NEXT:    v_and_b32_e32 v39, 0xff, v39
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; S_GFX11-NEXT:    v_and_b32_e32 v34, 0xff, v34
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 8, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v33
; S_GFX11-NEXT:    v_and_b32_e32 v32, 0xff, v32
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v48
; S_GFX11-NEXT:    v_or_b32_e32 v17, v39, v17
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v35
; S_GFX11-NEXT:    v_and_b32_e32 v29, 0xff, v29
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX11-NEXT:    v_or_b32_e32 v16, v34, v16
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v33
; S_GFX11-NEXT:    v_or_b32_e32 v31, v32, v31
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 8, v30
; S_GFX11-NEXT:    v_or_b32_e32 v15, v29, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v29, 16, v31
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v15
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v17
; S_GFX11-NEXT:    v_or_b32_e32 v15, v9, v16
; S_GFX11-NEXT:    v_or_b32_e32 v16, v10, v29
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 8, v28
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v27
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v26
; S_GFX11-NEXT:    v_and_b32_e32 v24, 0xff, v24
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 8, v11
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v38, 8, v38
; S_GFX11-NEXT:    v_and_b32_e32 v37, 0xff, v37
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v36
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v9, v10, v17
; S_GFX11-NEXT:    v_or_b32_e32 v10, v24, v11
; S_GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v22
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v21
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v20, 8, v20
; S_GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v7, 8, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v18, 8, v18
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 8, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v38
; S_GFX11-NEXT:    v_or_b32_e32 v36, v37, v36
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v25
; S_GFX11-NEXT:    v_or_b32_e32 v4, v4, v23
; S_GFX11-NEXT:    v_or_b32_e32 v11, v11, v17
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v20
; S_GFX11-NEXT:    v_or_b32_e32 v7, v19, v7
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v18
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 16, v36
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v35
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v7, v3, v10
; S_GFX11-NEXT:    v_or_b32_e32 v8, v4, v11
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v12
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v17
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[13:16], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[1:2], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <10 x float> @bitcast_v40i8_to_v10f32_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_mov_b32_e32 v31, v8
; S_SI-NEXT:    v_mov_b32_e32 v30, v6
; S_SI-NEXT:    v_mov_b32_e32 v29, v4
; S_SI-NEXT:    v_mov_b32_e32 v28, v2
; S_SI-NEXT:    v_mov_b32_e32 v27, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v39, 24, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v38, 8, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v37, 24, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v35, 24, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v34, 8, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v33, 24, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v32, 8, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v26, 24, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 24, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 8, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 24, v25
; S_SI-NEXT:    s_cbranch_scc0 .LBB17_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v28
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v38
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v4, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v10
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v12
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v34
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v33, v1
; S_SI-NEXT:    v_or_b32_e32 v6, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v14
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v32
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v18
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v15, v1
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v22
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v11, v1
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v30
; S_SI-NEXT:    v_and_b32_e32 v3, 0xff, v31
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v1
; S_SI-NEXT:    s_and_b32 s4, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 8
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v27
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v36
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v35, v3
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v39, v0
; S_SI-NEXT:    v_or_b32_e32 v5, v2, v3
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v0
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s19, 24
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_lshl_b32 s7, s23, 24
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_lshl_b32 s8, s27, 24
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    s_cbranch_execnz .LBB17_3
; S_SI-NEXT:  .LBB17_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s18, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s19, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s7, s22, 0xff
; S_SI-NEXT:    s_addk_i32 s5, 0x300
; S_SI-NEXT:    s_lshl_b32 s6, s23, 24
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s8, s26, 0xff
; S_SI-NEXT:    s_addk_i32 s6, 0x300
; S_SI-NEXT:    s_lshl_b32 s7, s27, 24
; S_SI-NEXT:    s_lshl_b32 s8, s8, 16
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v27
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    s_addk_i32 s7, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v39, v0
; S_SI-NEXT:    v_or_b32_e32 v0, s7, v0
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v28
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v38, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v30
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v36, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v12
; S_SI-NEXT:    v_or_b32_e32 v0, v34, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v33, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v14
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v32, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v26, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v17, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v15, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v22
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v13, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v11, v1
; S_SI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:  .LBB17_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB17_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_SI-NEXT:    s_branch .LBB17_2
;
; S_VI-LABEL: bitcast_v40i8_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v34, v9
; S_VI-NEXT:    v_mov_b32_e32 v33, v8
; S_VI-NEXT:    v_mov_b32_e32 v30, v6
; S_VI-NEXT:    v_mov_b32_e32 v31, v5
; S_VI-NEXT:    v_mov_b32_e32 v32, v4
; S_VI-NEXT:    v_mov_b32_e32 v29, v2
; S_VI-NEXT:    v_mov_b32_e32 v28, v1
; S_VI-NEXT:    v_mov_b32_e32 v27, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v37, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v35, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v15, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v11, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB17_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v32, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v13
; S_VI-NEXT:    v_or_b32_sdwa v0, v12, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v10, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v16, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v14, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v20, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v18, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v24, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v22, v11 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s29, 8
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v34
; S_VI-NEXT:    v_or_b32_sdwa v9, v1, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v28
; S_VI-NEXT:    v_or_b32_sdwa v2, v30, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v33, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v27, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v0
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB17_3
; S_VI-NEXT:  .LBB17_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s10, s17, 8
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s19, 24
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_lshl_b32 s11, s11, 16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_and_b32 s10, s10, 0xffff
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    s_or_b32 s9, s9, s10
; S_VI-NEXT:    s_and_b32 s10, s20, 0xff
; S_VI-NEXT:    s_or_b32 s8, s8, s10
; S_VI-NEXT:    s_and_b32 s10, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 24
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_lshl_b32 s10, s10, 16
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_and_b32 s8, s8, 0xffff
; S_VI-NEXT:    s_or_b32 s7, s7, s10
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v12
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    s_lshl_b32 s6, s25, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s8, s24, 0xff
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v10
; S_VI-NEXT:    s_or_b32 s6, s6, s8
; S_VI-NEXT:    s_and_b32 s8, s26, 0xff
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v16
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v13
; S_VI-NEXT:    s_lshl_b32 s5, s27, 24
; S_VI-NEXT:    s_addk_i32 s6, 0x300
; S_VI-NEXT:    s_lshl_b32 s8, s8, 16
; S_VI-NEXT:    v_or_b32_sdwa v10, v35, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v14
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v12
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v24
; S_VI-NEXT:    v_lshlrev_b32_e32 v8, 24, v21
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v20
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 24, v17
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v33
; S_VI-NEXT:    v_add_u32_e32 v19, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v21, vcc, 3, v27
; S_VI-NEXT:    s_lshl_b32 s4, s29, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s28, 0xff
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v10, v26, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v22
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v18
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v30
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v29
; S_VI-NEXT:    s_or_b32 s4, s4, s6
; S_VI-NEXT:    v_and_b32_e32 v21, 0xff, v21
; S_VI-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v7, v7, v12
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v34
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v31
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v28
; S_VI-NEXT:    s_addk_i32 s4, 0x300
; S_VI-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; S_VI-NEXT:    v_or_b32_sdwa v20, v37, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; S_VI-NEXT:    v_or_b32_sdwa v17, v36, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v10, v15, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_VI-NEXT:    v_or_b32_sdwa v2, v11, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v21
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 0x300, v20
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v19
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 0x300, v17
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v13
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 0x300, v2
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s9, s9, 0x3000000
; S_VI-NEXT:    s_add_i32 s7, s7, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v8, v8, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v7
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v8
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s9
; S_VI-NEXT:    v_mov_b32_e32 v1, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:  .LBB17_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB17_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_VI-NEXT:    s_branch .LBB17_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v34, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v33, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v32, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v15, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v13, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v11, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB17_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v29, v37 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v10, v34 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v12, v33 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v14, v32 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v26 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v13 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v11 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v30, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v31, v35 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v27, v39 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s4, v0
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB17_3
; S_GFX9-NEXT:  .LBB17_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_and_b32 s6, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s19, 8
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_or_b32 s4, s4, s6
; S_GFX9-NEXT:    s_and_b32 s6, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s23, 8
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s27, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s8, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s29, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v27
; S_GFX9-NEXT:    s_movk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v39, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX9-NEXT:    v_add_u32_sdwa v0, v0, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s8, v0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v28
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v38, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v37, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v30
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v31
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v36, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v35, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v10
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v12
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v34, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v14
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v26, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v18
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v17, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v15, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v13, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v11, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s7
; S_GFX9-NEXT:  .LBB17_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB17_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_GFX9-NEXT:    s_branch .LBB17_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v27, v8 :: v_dual_mov_b32 v26, v6
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v4 :: v_dual_mov_b32 v24, v2
; S_GFX11-NEXT:    v_dual_mov_b32 v23, v0 :: v_dual_lshlrev_b32 v32, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v28, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v29, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v13, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB17_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v23
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v26
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v27
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v32
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v10
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v29
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v30
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v14
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s9, s9, 16
; S_GFX11-NEXT:    s_and_b32 s10, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s29, 8
; S_GFX11-NEXT:    s_or_b32 s8, s8, s9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v31
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v13
; S_GFX11-NEXT:    s_or_b32 s10, s10, s11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v25
; S_GFX11-NEXT:    s_and_b32 s10, s10, 0xffff
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v12
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; S_GFX11-NEXT:    v_and_b32_e32 v21, 0xff, v20
; S_GFX11-NEXT:    v_and_b32_e32 v34, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_or_b32_e32 v4, s10, v0
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v24
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v28
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v15
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v17
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v22
; S_GFX11-NEXT:    v_or_b32_e32 v21, v21, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 16, v21
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v33
; S_GFX11-NEXT:    v_or_b32_e32 v8, v34, v8
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v21
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB17_3
; S_GFX11-NEXT:  .LBB17_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s17, 8
; S_GFX11-NEXT:    s_and_b32 s3, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s19, 8
; S_GFX11-NEXT:    s_or_b32 s1, s2, s1
; S_GFX11-NEXT:    s_or_b32 s2, s4, s3
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s21, 8
; S_GFX11-NEXT:    s_and_b32 s4, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s23, 8
; S_GFX11-NEXT:    s_or_b32 s2, s3, s2
; S_GFX11-NEXT:    s_or_b32 s3, s5, s4
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v26
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v27
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v14
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    s_and_b32 s3, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_or_b32_e32 v2, v29, v2
; S_GFX11-NEXT:    v_or_b32_e32 v3, v30, v3
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    s_or_b32 s3, s4, s3
; S_GFX11-NEXT:    s_and_b32 s4, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s27, 8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v23
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    v_or_b32_e32 v5, v31, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v13, v6
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    s_or_b32 s3, s3, s4
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v12
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s6, s29, 8
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:    v_or_b32_e32 v0, v32, v0
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v25
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v18
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v20
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_or_b32_e32 v4, s5, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v24
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_or_b32_e32 v1, v28, v1
; S_GFX11-NEXT:    v_or_b32_e32 v5, v11, v5
; S_GFX11-NEXT:    v_or_b32_e32 v8, v15, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v9, v17, v9
; S_GFX11-NEXT:    v_or_b32_e32 v10, v19, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_or_b32_e32 v0, v22, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v9
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 0x300, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_mov_b32_e32 v2, s2
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:  .LBB17_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB17_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9
; S_GFX11-NEXT:    s_branch .LBB17_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <5 x double> @bitcast_v10f32_to_v5f64_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB18_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB18_4
; S_SI-NEXT:  .LBB18_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_SI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_SI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB18_3:
; S_SI-NEXT:    s_branch .LBB18_2
; S_SI-NEXT:  .LBB18_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    v_mov_b32_e32 v10, s26
; S_SI-NEXT:    v_mov_b32_e32 v11, s27
; S_SI-NEXT:    v_mov_b32_e32 v12, s28
; S_SI-NEXT:    v_mov_b32_e32 v13, s29
; S_SI-NEXT:    v_mov_b32_e32 v14, s30
; S_SI-NEXT:    v_mov_b32_e32 v15, s31
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v10f32_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB18_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB18_4
; S_VI-NEXT:  .LBB18_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB18_3:
; S_VI-NEXT:    s_branch .LBB18_2
; S_VI-NEXT:  .LBB18_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB18_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB18_4
; S_GFX9-NEXT:  .LBB18_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB18_3:
; S_GFX9-NEXT:    s_branch .LBB18_2
; S_GFX9-NEXT:  .LBB18_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB18_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB18_4
; S_GFX11-NEXT:  .LBB18_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v9, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v6, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s15, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s14, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s13, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v0, s12, 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB18_3:
; S_GFX11-NEXT:    s_branch .LBB18_2
; S_GFX11-NEXT:  .LBB18_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define inreg <10 x float> @bitcast_v5f64_to_v10f32_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB19_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB19_4
; S_SI-NEXT:  .LBB19_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_SI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_SI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB19_3:
; S_SI-NEXT:    s_branch .LBB19_2
; S_SI-NEXT:  .LBB19_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v5f64_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB19_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB19_4
; S_VI-NEXT:  .LBB19_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_VI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB19_3:
; S_VI-NEXT:    s_branch .LBB19_2
; S_VI-NEXT:  .LBB19_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB19_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB19_4
; S_GFX9-NEXT:  .LBB19_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_GFX9-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB19_3:
; S_GFX9-NEXT:    s_branch .LBB19_2
; S_GFX9-NEXT:  .LBB19_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB19_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB19_4
; S_GFX11-NEXT:  .LBB19_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_GFX11-NEXT:    v_add_f64 v[6:7], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[2:3], s[14:15], 1.0
; S_GFX11-NEXT:    v_add_f64 v[0:1], s[12:13], 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB19_3:
; S_GFX11-NEXT:    s_branch .LBB19_2
; S_GFX11-NEXT:  .LBB19_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <5 x i64> @bitcast_v10f32_to_v5i64_inreg(<10 x float> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v10f32_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB20_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB20_4
; S_SI-NEXT:  .LBB20_2: ; %cmp.true
; S_SI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_SI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_SI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_SI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_SI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_SI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_SI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_SI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_SI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_SI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB20_3:
; S_SI-NEXT:    s_branch .LBB20_2
; S_SI-NEXT:  .LBB20_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    v_mov_b32_e32 v10, s26
; S_SI-NEXT:    v_mov_b32_e32 v11, s27
; S_SI-NEXT:    v_mov_b32_e32 v12, s28
; S_SI-NEXT:    v_mov_b32_e32 v13, s29
; S_SI-NEXT:    v_mov_b32_e32 v14, s30
; S_SI-NEXT:    v_mov_b32_e32 v15, s31
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v10f32_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB20_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB20_4
; S_VI-NEXT:  .LBB20_2: ; %cmp.true
; S_VI-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_VI-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_VI-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_VI-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_VI-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_VI-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_VI-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_VI-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_VI-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_VI-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB20_3:
; S_VI-NEXT:    s_branch .LBB20_2
; S_VI-NEXT:  .LBB20_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v10f32_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB20_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB20_4
; S_GFX9-NEXT:  .LBB20_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f32_e64 v9, s25, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v8, s24, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v7, s23, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v6, s22, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v5, s21, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v4, s20, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v3, s19, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v2, s18, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v1, s17, 1.0
; S_GFX9-NEXT:    v_add_f32_e64 v0, s16, 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB20_3:
; S_GFX9-NEXT:    s_branch .LBB20_2
; S_GFX9-NEXT:  .LBB20_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v10f32_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB20_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB20_4
; S_GFX11-NEXT:  .LBB20_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f32_e64 v9, s21, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v8, s20, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v7, s19, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v6, s18, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v5, s17, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v4, s16, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v3, s15, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v2, s14, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v1, s13, 1.0
; S_GFX11-NEXT:    v_add_f32_e64 v0, s12, 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB20_3:
; S_GFX11-NEXT:    s_branch .LBB20_2
; S_GFX11-NEXT:  .LBB20_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <10 x float> %a, splat (float 1.000000e+00)
  %a2 = bitcast <10 x float> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <10 x float> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <10 x float> @bitcast_v5i64_to_v10f32_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v10f32_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB21_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB21_3
; S_SI-NEXT:  .LBB21_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s24, s24, 3
; S_SI-NEXT:    s_addc_u32 s25, s25, 0
; S_SI-NEXT:    s_add_u32 s22, s22, 3
; S_SI-NEXT:    s_addc_u32 s23, s23, 0
; S_SI-NEXT:    s_add_u32 s20, s20, 3
; S_SI-NEXT:    s_addc_u32 s21, s21, 0
; S_SI-NEXT:    s_add_u32 s18, s18, 3
; S_SI-NEXT:    s_addc_u32 s19, s19, 0
; S_SI-NEXT:    s_add_u32 s16, s16, 3
; S_SI-NEXT:    s_addc_u32 s17, s17, 0
; S_SI-NEXT:  .LBB21_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB21_4:
; S_SI-NEXT:    s_branch .LBB21_2
;
; S_VI-LABEL: bitcast_v5i64_to_v10f32_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB21_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB21_3
; S_VI-NEXT:  .LBB21_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:  .LBB21_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB21_4:
; S_VI-NEXT:    s_branch .LBB21_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v10f32_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB21_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB21_3
; S_GFX9-NEXT:  .LBB21_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:  .LBB21_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB21_4:
; S_GFX9-NEXT:    s_branch .LBB21_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v10f32_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB21_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB21_3
; S_GFX11-NEXT:  .LBB21_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:  .LBB21_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB21_4:
; S_GFX11-NEXT:    s_branch .LBB21_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <10 x float>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <10 x float>
  br label %end

end:
  %phi = phi <10 x float> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <10 x float> %phi
}

define inreg <20 x half> @bitcast_v20i16_to_v20f16_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_mov_b32_e32 v22, v5
; S_SI-NEXT:    v_mov_b32_e32 v21, v4
; S_SI-NEXT:    v_mov_b32_e32 v20, v3
; S_SI-NEXT:    v_mov_b32_e32 v25, v2
; S_SI-NEXT:    v_mov_b32_e32 v24, v1
; S_SI-NEXT:    v_mov_b32_e32 v23, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB22_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s26
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s27
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s28
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, v23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, v22
; S_SI-NEXT:    s_cbranch_execnz .LBB22_3
; S_SI-NEXT:  .LBB22_2: ; %cmp.true
; S_SI-NEXT:    v_add_i32_e32 v19, vcc, 3, v22
; S_SI-NEXT:    v_add_i32_e32 v18, vcc, 3, v21
; S_SI-NEXT:    v_add_i32_e32 v17, vcc, 3, v20
; S_SI-NEXT:    v_add_i32_e32 v16, vcc, 3, v25
; S_SI-NEXT:    v_add_i32_e32 v15, vcc, 3, v24
; S_SI-NEXT:    v_add_i32_e32 v14, vcc, 3, v23
; S_SI-NEXT:    s_add_i32 s29, s29, 3
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_add_i32 s27, s27, 3
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_add_i32 s25, s25, 3
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s23, s23, 3
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s21, s21, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s19, s19, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s17, s17, 3
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s26
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s27
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s28
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, v14
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, v19
; S_SI-NEXT:  .LBB22_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB22_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB22_2
;
; S_VI-LABEL: bitcast_v20i16_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB22_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB22_3
; S_VI-NEXT:  .LBB22_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s16, 3
; S_VI-NEXT:    s_and_b32 s6, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s7, s17, 3
; S_VI-NEXT:    s_and_b32 s8, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s18, 3
; S_VI-NEXT:    s_and_b32 s10, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s19, 3
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_add_i32 s17, s22, 3
; S_VI-NEXT:    s_and_b32 s18, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s23, 3
; S_VI-NEXT:    s_add_i32 s21, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s25, 3
; S_VI-NEXT:    s_and_b32 s4, s16, 0xffff0000
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_and_b32 s16, s22, 0xffff0000
; S_VI-NEXT:    s_and_b32 s20, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s22, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s23, s23, 0xffff
; S_VI-NEXT:    s_and_b32 s21, s21, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s22, s22, s23
; S_VI-NEXT:    s_or_b32 s20, s20, s21
; S_VI-NEXT:    s_or_b32 s18, s18, s19
; S_VI-NEXT:    s_or_b32 s16, s16, s17
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s25, s22, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s20, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s17, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s4, 0x30000
; S_VI-NEXT:  .LBB22_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB22_4:
; S_VI-NEXT:    s_branch .LBB22_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB22_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB22_4
; S_GFX9-NEXT:  .LBB22_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v9, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v2, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v0, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB22_3:
; S_GFX9-NEXT:    s_branch .LBB22_2
; S_GFX9-NEXT:  .LBB22_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB22_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB22_4
; S_GFX11-NEXT:  .LBB22_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v9, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v8, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v7, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v6, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s15, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s14, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s13, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v0, s12, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB22_3:
; S_GFX11-NEXT:    s_branch .LBB22_2
; S_GFX11-NEXT:  .LBB22_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <20 x i16> @bitcast_v20f16_to_v20i16_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_mov_b32_e32 v19, v5
; S_SI-NEXT:    v_mov_b32_e32 v18, v4
; S_SI-NEXT:    v_mov_b32_e32 v17, v3
; S_SI-NEXT:    v_mov_b32_e32 v16, v2
; S_SI-NEXT:    v_mov_b32_e32 v15, v1
; S_SI-NEXT:    v_mov_b32_e32 v14, v0
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, s26
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, s28
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v14, v14
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, v15
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, v16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, v17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, v18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, v19
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB23_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB23_3
; S_SI-NEXT:  .LBB23_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, v19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, v14
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v10
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v19, 0x38000000, v19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v3
; S_SI-NEXT:    v_add_f32_e32 v18, 0x38000000, v18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, v19
; S_SI-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, v13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, v18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, v15
; S_SI-NEXT:    v_add_f32_e32 v14, 0x38000000, v14
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v0
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v8
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, v12
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v14, v14
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; S_SI-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; S_SI-NEXT:    v_or_b32_e32 v18, v18, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v15
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, v13
; S_SI-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, v17
; S_SI-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; S_SI-NEXT:    v_or_b32_e32 v14, v14, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, v12
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, v16
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v7
; S_SI-NEXT:    v_or_b32_e32 v6, v6, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v3
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_SI-NEXT:    v_or_b32_e32 v12, v12, v13
; S_SI-NEXT:    v_or_b32_e32 v16, v16, v17
; S_SI-NEXT:    v_alignbit_b32 v1, v2, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v5, v6, v5, 16
; S_SI-NEXT:    v_alignbit_b32 v9, v10, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v13, v14, v13, 16
; S_SI-NEXT:    v_alignbit_b32 v17, v18, v17, 16
; S_SI-NEXT:  .LBB23_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB23_4:
; S_SI-NEXT:    s_branch .LBB23_2
;
; S_VI-LABEL: bitcast_v20f16_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB23_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB23_4
; S_VI-NEXT:  .LBB23_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s5, s24, 16
; S_VI-NEXT:    v_mov_b32_e32 v0, 0x200
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_lshr_b32 s5, s25, 16
; S_VI-NEXT:    v_add_f16_e32 v1, s24, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v4, s5
; S_VI-NEXT:    s_lshr_b32 s5, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v8, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    v_add_f16_e32 v1, s23, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    s_lshr_b32 s5, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v7, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    v_add_f16_e32 v1, s22, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    s_lshr_b32 s5, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v6, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    v_add_f16_e32 v1, s21, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    s_lshr_b32 s5, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v5, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    v_add_f16_e32 v3, s25, v0
; S_VI-NEXT:    v_add_f16_sdwa v4, v4, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v1, s20, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    s_lshr_b32 s5, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v9, v3, v4
; S_VI-NEXT:    v_or_b32_e32 v4, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    v_add_f16_e32 v1, s19, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    s_lshr_b32 s5, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v3, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_add_f16_e32 v1, s18, v0
; S_VI-NEXT:    v_add_f16_sdwa v2, v2, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_e32 v2, v1, v2
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_add_f16_sdwa v11, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_e32 v10, s16, v0
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v0, s17, v0
; S_VI-NEXT:    v_or_b32_e32 v1, v0, v1
; S_VI-NEXT:    v_or_b32_e32 v0, v10, v11
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB23_3:
; S_VI-NEXT:    s_branch .LBB23_2
; S_VI-NEXT:  .LBB23_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB23_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB23_4
; S_GFX9-NEXT:  .LBB23_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v0, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v9, s25, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s24, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s23, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s22, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s21, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s20, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s19, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s18, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s17, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v0, s16, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB23_3:
; S_GFX9-NEXT:    s_branch .LBB23_2
; S_GFX9-NEXT:  .LBB23_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB23_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB23_4
; S_GFX11-NEXT:  .LBB23_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v8, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v7, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s15 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s14 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s13 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v0, 0x200, s12 op_sel_hi:[0,1]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB23_3:
; S_GFX11-NEXT:    s_branch .LBB23_2
; S_GFX11-NEXT:  .LBB23_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <40 x i8> @bitcast_v20i16_to_v40i8_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v7
; S_SI-NEXT:    v_readfirstlane_b32 s72, v6
; S_SI-NEXT:    v_readfirstlane_b32 s73, v5
; S_SI-NEXT:    v_readfirstlane_b32 s62, v2
; S_SI-NEXT:    v_readfirstlane_b32 s63, v1
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v18, 16, v4
; S_SI-NEXT:    s_cbranch_scc0 .LBB24_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s13, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s19, 16
; S_SI-NEXT:    s_or_b32 s14, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s21, 16
; S_SI-NEXT:    s_or_b32 s11, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s23, 16
; S_SI-NEXT:    s_or_b32 s12, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s25, 16
; S_SI-NEXT:    v_mov_b32_e32 v1, s13
; S_SI-NEXT:    s_or_b32 s9, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 16
; S_SI-NEXT:    v_alignbit_b32 v7, s14, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v12, s14, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v16, s14, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s11
; S_SI-NEXT:    s_or_b32 s10, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 16
; S_SI-NEXT:    v_alignbit_b32 v8, s12, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v13, s12, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v17, s12, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s9
; S_SI-NEXT:    s_or_b32 s7, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s63, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s62, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s10, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s10, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s10, v1, 8
; S_SI-NEXT:    s_or_b32 s8, s4, s5
; S_SI-NEXT:    v_mov_b32_e32 v1, s7
; S_SI-NEXT:    v_alignbit_b32 v5, s8, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v9, s8, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v14, s8, v1, 8
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v3
; S_SI-NEXT:    s_and_b32 s4, s73, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s72, 16
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v18
; S_SI-NEXT:    s_or_b32 s6, s4, s5
; S_SI-NEXT:    v_alignbit_b32 v2, s6, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v4, s6, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v10, s6, v1, 8
; S_SI-NEXT:    s_lshr_b32 s59, s14, 8
; S_SI-NEXT:    s_lshr_b32 s56, s12, 8
; S_SI-NEXT:    s_lshr_b32 s45, s10, 8
; S_SI-NEXT:    s_lshr_b32 s42, s8, 8
; S_SI-NEXT:    s_lshr_b32 s15, s6, 8
; S_SI-NEXT:    s_and_b32 s60, s19, 0xffff
; S_SI-NEXT:    s_and_b32 s57, s23, 0xffff
; S_SI-NEXT:    s_and_b32 s46, s27, 0xffff
; S_SI-NEXT:    s_and_b32 s43, s62, 0xffff
; S_SI-NEXT:    s_and_b32 s40, s72, 0xffff
; S_SI-NEXT:    s_bfe_u32 s61, s19, 0x80008
; S_SI-NEXT:    s_bfe_u32 s58, s23, 0x80008
; S_SI-NEXT:    s_bfe_u32 s47, s27, 0x80008
; S_SI-NEXT:    s_bfe_u32 s44, s62, 0x80008
; S_SI-NEXT:    s_bfe_u32 s41, s72, 0x80008
; S_SI-NEXT:    s_cbranch_execnz .LBB24_3
; S_SI-NEXT:  .LBB24_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s73, s73, 3
; S_SI-NEXT:    s_and_b32 s4, s73, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s72, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_add_i32 s6, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s63, s63, 3
; S_SI-NEXT:    s_add_i32 s7, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s63, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s62, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_add_i32 s8, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s25, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_add_i32 s9, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s10, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s21, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s11, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s23, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_add_i32 s12, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s13, s4, 0x30000
; S_SI-NEXT:    s_and_b32 s4, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s19, 16
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v3
; S_SI-NEXT:    s_add_i32 s14, s4, 0x30000
; S_SI-NEXT:    v_mov_b32_e32 v2, s13
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_alignbit_b32 v7, s14, v2, 24
; S_SI-NEXT:    v_alignbit_b32 v12, s14, v2, 16
; S_SI-NEXT:    v_alignbit_b32 v16, s14, v2, 8
; S_SI-NEXT:    v_mov_b32_e32 v2, s11
; S_SI-NEXT:    v_or_b32_e32 v1, v18, v1
; S_SI-NEXT:    v_alignbit_b32 v8, s12, v2, 24
; S_SI-NEXT:    v_alignbit_b32 v13, s12, v2, 16
; S_SI-NEXT:    v_alignbit_b32 v17, s12, v2, 8
; S_SI-NEXT:    v_mov_b32_e32 v2, s9
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 0x30000, v1
; S_SI-NEXT:    v_alignbit_b32 v6, s10, v2, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s10, v2, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s10, v2, 8
; S_SI-NEXT:    v_mov_b32_e32 v2, s7
; S_SI-NEXT:    v_alignbit_b32 v5, s8, v2, 24
; S_SI-NEXT:    v_alignbit_b32 v9, s8, v2, 16
; S_SI-NEXT:    v_alignbit_b32 v14, s8, v2, 8
; S_SI-NEXT:    v_alignbit_b32 v2, s6, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v4, s6, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v10, s6, v1, 8
; S_SI-NEXT:    s_lshr_b32 s61, s14, 24
; S_SI-NEXT:    s_lshr_b32 s60, s14, 16
; S_SI-NEXT:    s_lshr_b32 s59, s14, 8
; S_SI-NEXT:    s_lshr_b32 s58, s12, 24
; S_SI-NEXT:    s_lshr_b32 s57, s12, 16
; S_SI-NEXT:    s_lshr_b32 s56, s12, 8
; S_SI-NEXT:    s_lshr_b32 s47, s10, 24
; S_SI-NEXT:    s_lshr_b32 s46, s10, 16
; S_SI-NEXT:    s_lshr_b32 s45, s10, 8
; S_SI-NEXT:    s_lshr_b32 s44, s8, 24
; S_SI-NEXT:    s_lshr_b32 s43, s8, 16
; S_SI-NEXT:    s_lshr_b32 s42, s8, 8
; S_SI-NEXT:    s_lshr_b32 s41, s6, 24
; S_SI-NEXT:    s_lshr_b32 s40, s6, 16
; S_SI-NEXT:    s_lshr_b32 s15, s6, 8
; S_SI-NEXT:  .LBB24_3: ; %end
; S_SI-NEXT:    s_and_b32 s4, s13, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v16
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s14, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s59, 8
; S_SI-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s60, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 24, v7
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s13, s61, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v12
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s13, s5
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v7
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 4, v0
; S_SI-NEXT:    v_mov_b32_e32 v7, s4
; S_SI-NEXT:    buffer_store_dword v7, v3, s[0:3], 0 offen
; S_SI-NEXT:    s_and_b32 s4, s11, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v17
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s12, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s56, 8
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v13
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s57, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 24, v8
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s11, s58, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v7, v8, v7
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s11, s5
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v7
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 8, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v3, v7, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 12, v0
; S_SI-NEXT:    v_mov_b32_e32 v7, s4
; S_SI-NEXT:    buffer_store_dword v7, v3, s[0:3], 0 offen
; S_SI-NEXT:    s_and_b32 s4, s9, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v15
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s10, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s45, 8
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v11
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s46, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 24, v6
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s9, s47, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v6, v6, v7
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s9, s5
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v6
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 16, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v3, v6, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 20, v0
; S_SI-NEXT:    v_mov_b32_e32 v6, s4
; S_SI-NEXT:    buffer_store_dword v6, v3, s[0:3], 0 offen
; S_SI-NEXT:    s_and_b32 s4, s7, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v14
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s8, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s42, 8
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v6, 0xff, v9
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s43, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 24, v5
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s7, s44, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v6
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s7, s5
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v5
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 24, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v3, v5, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 28, v0
; S_SI-NEXT:    v_mov_b32_e32 v5, s4
; S_SI-NEXT:    buffer_store_dword v5, v3, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v10
; S_SI-NEXT:    s_and_b32 s4, s6, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s15, 8
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v3
; S_SI-NEXT:    v_and_b32_e32 v3, 0xff, v4
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s40, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 24, v2
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s41, 24
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v3
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 32, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_mov_b32_e32 v1, s4
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB24_4:
; S_SI-NEXT:    ; implicit-def: $sgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr14
; S_SI-NEXT:    ; implicit-def: $sgpr59
; S_SI-NEXT:    ; implicit-def: $sgpr60
; S_SI-NEXT:    ; implicit-def: $sgpr61
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr12
; S_SI-NEXT:    ; implicit-def: $sgpr56
; S_SI-NEXT:    ; implicit-def: $sgpr57
; S_SI-NEXT:    ; implicit-def: $sgpr58
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr45
; S_SI-NEXT:    ; implicit-def: $sgpr46
; S_SI-NEXT:    ; implicit-def: $sgpr47
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr42
; S_SI-NEXT:    ; implicit-def: $sgpr43
; S_SI-NEXT:    ; implicit-def: $sgpr44
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $sgpr40
; S_SI-NEXT:    ; implicit-def: $sgpr41
; S_SI-NEXT:    s_branch .LBB24_2
;
; S_VI-LABEL: bitcast_v20i16_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB24_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB24_3
; S_VI-NEXT:  .LBB24_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s24, 3
; S_VI-NEXT:    s_add_i32 s7, s25, 3
; S_VI-NEXT:    s_and_b32 s8, s22, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s22, 3
; S_VI-NEXT:    s_and_b32 s10, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s23, 3
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_and_b32 s20, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_and_b32 s21, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s19, 3
; S_VI-NEXT:    s_and_b32 s22, s16, 0xffff0000
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_and_b32 s23, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s17, s17, 3
; S_VI-NEXT:    s_and_b32 s4, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s6, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s16, s16, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s18, s18, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s17, s23, s17
; S_VI-NEXT:    s_or_b32 s16, s22, s16
; S_VI-NEXT:    s_or_b32 s19, s21, s19
; S_VI-NEXT:    s_or_b32 s18, s20, s18
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s17, s17, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s19, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s25, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s4, 0x30000
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:  .LBB24_3: ; %end
; S_VI-NEXT:    s_and_b32 s5, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s76, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s75, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s12, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    s_and_b32 s5, s17, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s74, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s73, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s72, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s63, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s62, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s10, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 4, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s19, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s61, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s60, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s59, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 8, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s58, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s57, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s8, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 12, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s21, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s56, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s47, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s46, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 16, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s45, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s44, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 8
; S_VI-NEXT:    s_or_b32 s6, s7, s6
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 20, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s23, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s43, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s42, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s41, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 24, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s40, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s29, 0xff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 8
; S_VI-NEXT:    s_or_b32 s4, s6, s4
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 28, v0
; S_VI-NEXT:    s_or_b32 s4, s5, s4
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s4
; S_VI-NEXT:    s_and_b32 s4, s25, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s28, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s27, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s26, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 32, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB24_4:
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    s_branch .LBB24_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB24_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s29, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s28, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s44, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s43, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s57, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s56, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s62, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s61, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s75, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s74, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB24_4
; S_GFX9-NEXT:  .LBB24_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v2, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_GFX9-NEXT:    v_pk_add_u16 v10, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v9, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v16, 16, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v26, 16, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v31, 16, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v33, 8, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v34, 16, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v35, 8, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v36, 16, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v38, 8, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v9
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v9
; S_GFX9-NEXT:    s_branch .LBB24_5
; S_GFX9-NEXT:  .LBB24_3:
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB24_2
; S_GFX9-NEXT:  .LBB24_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v39, s76
; S_GFX9-NEXT:    v_mov_b32_e32 v48, s74
; S_GFX9-NEXT:    v_mov_b32_e32 v38, s75
; S_GFX9-NEXT:    v_mov_b32_e32 v36, s73
; S_GFX9-NEXT:    v_mov_b32_e32 v37, s72
; S_GFX9-NEXT:    v_mov_b32_e32 v35, s63
; S_GFX9-NEXT:    v_mov_b32_e32 v34, s61
; S_GFX9-NEXT:    v_mov_b32_e32 v33, s62
; S_GFX9-NEXT:    v_mov_b32_e32 v31, s60
; S_GFX9-NEXT:    v_mov_b32_e32 v32, s59
; S_GFX9-NEXT:    v_mov_b32_e32 v30, s58
; S_GFX9-NEXT:    v_mov_b32_e32 v29, s56
; S_GFX9-NEXT:    v_mov_b32_e32 v28, s57
; S_GFX9-NEXT:    v_mov_b32_e32 v26, s47
; S_GFX9-NEXT:    v_mov_b32_e32 v27, s46
; S_GFX9-NEXT:    v_mov_b32_e32 v25, s45
; S_GFX9-NEXT:    v_mov_b32_e32 v24, s43
; S_GFX9-NEXT:    v_mov_b32_e32 v23, s44
; S_GFX9-NEXT:    v_mov_b32_e32 v21, s42
; S_GFX9-NEXT:    v_mov_b32_e32 v22, s41
; S_GFX9-NEXT:    v_mov_b32_e32 v20, s40
; S_GFX9-NEXT:    v_mov_b32_e32 v19, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v18, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v16, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v17, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s12
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s10
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s4
; S_GFX9-NEXT:  .LBB24_5: ; %end
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v39
; S_GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v38
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v10, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v10, 8, v37
; S_GFX9-NEXT:    v_or_b32_sdwa v10, v36, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v35
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v14
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v34, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v8, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v8, 8, v32
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v31, v8 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v30
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v13
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v29, v7 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v28
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v6, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v6, 8, v27
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v26, v6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v25
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v12
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v24, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v23
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v4, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v4, 8, v22
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v11
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v1, 8, v18
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v17
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v16, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s14, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB24_3
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s25, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s40, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s45, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s58, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s63, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s14
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB24_4
; S_GFX11-NEXT:  .LBB24_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v6, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v10, s3, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v9, s2, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v14, s1, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v13, s0, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[5:6]
; S_GFX11-NEXT:    v_lshrrev_b64 v[16:17], 24, v[9:10]
; S_GFX11-NEXT:    v_lshrrev_b64 v[7:8], 24, v[1:2]
; S_GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[3:4]
; S_GFX11-NEXT:    v_lshrrev_b64 v[17:18], 24, v[13:14]
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v8, 24, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v12, 16, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v21, 24, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v22, 16, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v26, 24, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v27, 16, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v31, 24, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v32, 16, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v33, 8, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v34, 16, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v35, 8, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v36, 24, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v37, 16, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v38, 8, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v39, 16, v13
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v48, 8, v13
; S_GFX11-NEXT:    s_branch .LBB24_5
; S_GFX11-NEXT:  .LBB24_3:
; S_GFX11-NEXT:    ; implicit-def: $sgpr63
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr45
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    s_branch .LBB24_2
; S_GFX11-NEXT:  .LBB24_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v13, s0 :: v_dual_mov_b32 v14, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v9, s2 :: v_dual_mov_b32 v10, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v5, s16 :: v_dual_mov_b32 v6, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s18 :: v_dual_mov_b32 v4, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s20 :: v_dual_mov_b32 v2, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v48, s63 :: v_dual_mov_b32 v39, s61
; S_GFX11-NEXT:    v_dual_mov_b32 v38, s62 :: v_dual_mov_b32 v37, s60
; S_GFX11-NEXT:    v_dual_mov_b32 v36, s59 :: v_dual_mov_b32 v35, s58
; S_GFX11-NEXT:    v_dual_mov_b32 v34, s56 :: v_dual_mov_b32 v33, s57
; S_GFX11-NEXT:    v_dual_mov_b32 v32, s47 :: v_dual_mov_b32 v31, s46
; S_GFX11-NEXT:    v_dual_mov_b32 v30, s45 :: v_dual_mov_b32 v29, s43
; S_GFX11-NEXT:    v_dual_mov_b32 v28, s44 :: v_dual_mov_b32 v27, s42
; S_GFX11-NEXT:    v_dual_mov_b32 v26, s41 :: v_dual_mov_b32 v25, s40
; S_GFX11-NEXT:    v_dual_mov_b32 v24, s28 :: v_dual_mov_b32 v23, s29
; S_GFX11-NEXT:    v_dual_mov_b32 v22, s27 :: v_dual_mov_b32 v21, s26
; S_GFX11-NEXT:    v_dual_mov_b32 v20, s25 :: v_dual_mov_b32 v19, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v18, s24 :: v_dual_mov_b32 v7, s12
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s22 :: v_dual_mov_b32 v11, s10
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s15 :: v_dual_mov_b32 v15, s8
; S_GFX11-NEXT:    v_dual_mov_b32 v16, s6 :: v_dual_mov_b32 v17, s4
; S_GFX11-NEXT:  .LBB24_5: ; %end
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_4)
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; S_GFX11-NEXT:    v_and_b32_e32 v39, 0xff, v39
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; S_GFX11-NEXT:    v_and_b32_e32 v34, 0xff, v34
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 8, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v33
; S_GFX11-NEXT:    v_and_b32_e32 v32, 0xff, v32
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v48
; S_GFX11-NEXT:    v_or_b32_e32 v17, v39, v17
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v35
; S_GFX11-NEXT:    v_and_b32_e32 v29, 0xff, v29
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX11-NEXT:    v_or_b32_e32 v16, v34, v16
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v33
; S_GFX11-NEXT:    v_or_b32_e32 v31, v32, v31
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 8, v30
; S_GFX11-NEXT:    v_or_b32_e32 v15, v29, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v29, 16, v31
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v15
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v17
; S_GFX11-NEXT:    v_or_b32_e32 v15, v9, v16
; S_GFX11-NEXT:    v_or_b32_e32 v16, v10, v29
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 8, v28
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v27
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v26
; S_GFX11-NEXT:    v_and_b32_e32 v24, 0xff, v24
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 8, v11
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v38, 8, v38
; S_GFX11-NEXT:    v_and_b32_e32 v37, 0xff, v37
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v36
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v9, v10, v17
; S_GFX11-NEXT:    v_or_b32_e32 v10, v24, v11
; S_GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v22
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v21
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v20, 8, v20
; S_GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v7, 8, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v18, 8, v18
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 8, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v38
; S_GFX11-NEXT:    v_or_b32_e32 v36, v37, v36
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v25
; S_GFX11-NEXT:    v_or_b32_e32 v4, v4, v23
; S_GFX11-NEXT:    v_or_b32_e32 v11, v11, v17
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v20
; S_GFX11-NEXT:    v_or_b32_e32 v7, v19, v7
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v18
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 16, v36
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v35
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v7, v3, v10
; S_GFX11-NEXT:    v_or_b32_e32 v8, v4, v11
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v12
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v17
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[13:16], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[1:2], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <20 x i16> @bitcast_v40i8_to_v20i16_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_readfirstlane_b32 s14, v19
; S_SI-NEXT:    v_readfirstlane_b32 s40, v18
; S_SI-NEXT:    v_readfirstlane_b32 s12, v11
; S_SI-NEXT:    v_readfirstlane_b32 s13, v10
; S_SI-NEXT:    v_readfirstlane_b32 s8, v3
; S_SI-NEXT:    v_readfirstlane_b32 s9, v2
; S_SI-NEXT:    v_readfirstlane_b32 s7, v1
; S_SI-NEXT:    v_readfirstlane_b32 s6, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 8, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 24, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 24, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v27, 8, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 24, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v28, 24, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v30, 8, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v29, 24, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v31, 24, v21
; S_SI-NEXT:    s_cbranch_scc0 .LBB25_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s21, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s10, s23, 24
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s10, s5
; S_SI-NEXT:    s_or_b32 s11, s4, s5
; S_SI-NEXT:    s_and_b32 s4, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s4, s4, 16
; S_SI-NEXT:    s_lshl_b32 s10, s19, 24
; S_SI-NEXT:    s_or_b32 s4, s10, s4
; S_SI-NEXT:    s_and_b32 s10, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s15, s29, 8
; S_SI-NEXT:    s_or_b32 s10, s10, s15
; S_SI-NEXT:    s_and_b32 s15, s6, 0xff
; S_SI-NEXT:    s_lshl_b32 s15, s15, 16
; S_SI-NEXT:    s_lshl_b32 s41, s7, 24
; S_SI-NEXT:    s_or_b32 s43, s41, s15
; S_SI-NEXT:    s_and_b32 s15, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s15, s15, 16
; S_SI-NEXT:    s_lshl_b32 s41, s27, 24
; S_SI-NEXT:    s_or_b32 s15, s41, s15
; S_SI-NEXT:    s_and_b32 s41, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s17, 8
; S_SI-NEXT:    s_or_b32 s41, s41, s42
; S_SI-NEXT:    s_and_b32 s41, s41, 0xffff
; S_SI-NEXT:    v_mov_b32_e32 v1, s4
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v6
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v8
; S_SI-NEXT:    s_or_b32 s41, s41, s4
; S_SI-NEXT:    s_and_b32 s4, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s25, 8
; S_SI-NEXT:    v_or_b32_e32 v9, v9, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_SI-NEXT:    s_or_b32 s4, s4, s42
; S_SI-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_SI-NEXT:    v_or_b32_e32 v11, v0, v10
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_mov_b32_e32 v5, s15
; S_SI-NEXT:    v_or_b32_e32 v10, v9, v11
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v4
; S_SI-NEXT:    v_and_b32_e32 v13, 0xff, v14
; S_SI-NEXT:    v_and_b32_e32 v17, 0xff, v16
; S_SI-NEXT:    s_or_b32 s15, s4, s15
; S_SI-NEXT:    s_and_b32 s4, s9, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s8, 8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v27
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_SI-NEXT:    s_or_b32 s4, s4, s42
; S_SI-NEXT:    v_or_b32_e32 v15, v3, v9
; S_SI-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; S_SI-NEXT:    v_or_b32_e32 v19, v7, v17
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v25, v13, v19
; S_SI-NEXT:    v_and_b32_e32 v13, 0xff, v12
; S_SI-NEXT:    v_and_b32_e32 v17, 0xff, v22
; S_SI-NEXT:    v_and_b32_e32 v18, 0xff, v24
; S_SI-NEXT:    v_or_b32_e32 v23, s4, v15
; S_SI-NEXT:    s_and_b32 s4, s13, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s12, 8
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_SI-NEXT:    v_or_b32_e32 v17, v17, v30
; S_SI-NEXT:    v_lshlrev_b32_e32 v18, 16, v18
; S_SI-NEXT:    s_or_b32 s4, s4, s42
; S_SI-NEXT:    v_or_b32_e32 v21, v28, v13
; S_SI-NEXT:    v_and_b32_e32 v17, 0xffff, v17
; S_SI-NEXT:    v_or_b32_e32 v32, v29, v18
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v18, v17, v32
; S_SI-NEXT:    v_and_b32_e32 v17, 0xff, v20
; S_SI-NEXT:    v_or_b32_e32 v26, s4, v21
; S_SI-NEXT:    s_and_b32 s4, s40, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s14, 8
; S_SI-NEXT:    s_and_b32 s10, s10, 0xffff
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_SI-NEXT:    s_or_b32 s4, s4, s42
; S_SI-NEXT:    s_or_b32 s10, s10, s43
; S_SI-NEXT:    v_or_b32_e32 v33, v31, v17
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_alignbit_b32 v1, s11, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v5, s10, v5, 16
; S_SI-NEXT:    v_alignbit_b32 v9, v10, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v13, v25, v21, 16
; S_SI-NEXT:    v_alignbit_b32 v17, v18, v33, 16
; S_SI-NEXT:    v_or_b32_e32 v21, s4, v33
; S_SI-NEXT:    s_lshr_b32 s42, s5, 16
; S_SI-NEXT:    s_lshr_b32 s43, s43, 16
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v19
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v32
; S_SI-NEXT:    s_cbranch_execnz .LBB25_3
; S_SI-NEXT:  .LBB25_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s40, s40, 3
; S_SI-NEXT:    s_and_b32 s4, s40, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s14, 8
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v1, v31, v1
; S_SI-NEXT:    v_or_b32_e32 v1, s4, v1
; S_SI-NEXT:    v_add_i32_e32 v21, vcc, 0x3000000, v1
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v22
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 3, v24
; S_SI-NEXT:    v_or_b32_e32 v1, v30, v1
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 0x300, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v5, v29, v5
; S_SI-NEXT:    v_or_b32_e32 v1, v5, v1
; S_SI-NEXT:    s_add_i32 s13, s13, 3
; S_SI-NEXT:    v_add_i32_e32 v18, vcc, 0x3000000, v1
; S_SI-NEXT:    s_and_b32 s4, s13, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s12, 8
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v12
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v1, v28, v1
; S_SI-NEXT:    v_or_b32_e32 v1, s4, v1
; S_SI-NEXT:    v_add_i32_e32 v26, vcc, 0x3000000, v1
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v14
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 3, v16
; S_SI-NEXT:    v_or_b32_e32 v1, v27, v1
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 0x300, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v5, v7, v5
; S_SI-NEXT:    v_or_b32_e32 v1, v5, v1
; S_SI-NEXT:    s_add_i32 s9, s9, 3
; S_SI-NEXT:    v_add_i32_e32 v25, vcc, 0x3000000, v1
; S_SI-NEXT:    s_and_b32 s4, s9, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s8, 8
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v4
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    v_or_b32_e32 v1, s4, v1
; S_SI-NEXT:    s_and_b32 s4, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s25, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s8, s26, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s27, 24
; S_SI-NEXT:    s_lshl_b32 s8, s8, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s8
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_add_i32 s15, s4, 0x3000000
; S_SI-NEXT:    s_and_b32 s4, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 8
; S_SI-NEXT:    s_add_i32 s6, s6, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s6, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s7, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_add_i32 s10, s4, 0x3000000
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s18, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s19, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    v_add_i32_e32 v23, vcc, 0x3000000, v1
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v6
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_or_b32_e32 v1, v2, v1
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 3, v8
; S_SI-NEXT:    s_add_i32 s41, s4, 0x3000000
; S_SI-NEXT:    s_and_b32 s4, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s21, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s22, 0xff
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 0x300, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s23, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v2
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    v_add_i32_e32 v10, vcc, 0x3000000, v0
; S_SI-NEXT:    s_add_i32 s11, s4, 0x3000000
; S_SI-NEXT:    v_mov_b32_e32 v0, s41
; S_SI-NEXT:    v_alignbit_b32 v1, s11, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s15
; S_SI-NEXT:    v_alignbit_b32 v5, s10, v0, 16
; S_SI-NEXT:    v_alignbit_b32 v9, v10, v23, 16
; S_SI-NEXT:    v_alignbit_b32 v13, v25, v26, 16
; S_SI-NEXT:    v_alignbit_b32 v17, v18, v21, 16
; S_SI-NEXT:    s_lshr_b32 s42, s11, 16
; S_SI-NEXT:    s_lshr_b32 s43, s10, 16
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v10
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v25
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v18
; S_SI-NEXT:  .LBB25_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s41
; S_SI-NEXT:    v_mov_b32_e32 v2, s11
; S_SI-NEXT:    v_mov_b32_e32 v3, s42
; S_SI-NEXT:    v_mov_b32_e32 v4, s15
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:    v_mov_b32_e32 v7, s43
; S_SI-NEXT:    v_mov_b32_e32 v8, v23
; S_SI-NEXT:    v_mov_b32_e32 v12, v26
; S_SI-NEXT:    v_mov_b32_e32 v14, v25
; S_SI-NEXT:    v_mov_b32_e32 v16, v21
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB25_4:
; S_SI-NEXT:    ; implicit-def: $sgpr41
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $sgpr42
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr43
; S_SI-NEXT:    ; implicit-def: $vgpr23
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr26
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr25
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr21
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB25_2
;
; S_VI-LABEL: bitcast_v40i8_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v28, v14
; S_VI-NEXT:    v_mov_b32_e32 v31, v13
; S_VI-NEXT:    v_mov_b32_e32 v36, v12
; S_VI-NEXT:    v_mov_b32_e32 v29, v10
; S_VI-NEXT:    v_mov_b32_e32 v33, v9
; S_VI-NEXT:    v_mov_b32_e32 v27, v8
; S_VI-NEXT:    v_mov_b32_e32 v38, v6
; S_VI-NEXT:    v_mov_b32_e32 v34, v5
; S_VI-NEXT:    v_mov_b32_e32 v30, v4
; S_VI-NEXT:    v_mov_b32_e32 v37, v2
; S_VI-NEXT:    v_mov_b32_e32 v35, v1
; S_VI-NEXT:    v_mov_b32_e32 v32, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v39, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v49, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB25_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s29, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v35
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v32, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v34
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_VI-NEXT:    v_or_b32_sdwa v0, v37, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v30, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v33
; S_VI-NEXT:    v_or_b32_sdwa v0, v38, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v27, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v36, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v28, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v16, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v18, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v20, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v22, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v24, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB25_3
; S_VI-NEXT:  .LBB25_2: ; %cmp.true
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v30
; S_VI-NEXT:    v_and_b32_e32 v7, 0xff, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v35
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v27
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v34
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v36
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_lshl_b32 s10, s29, 8
; S_VI-NEXT:    s_and_b32 s11, s28, 0xff
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v8
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v33
; S_VI-NEXT:    v_add_u32_e32 v11, vcc, 3, v16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_lshl_b32 s9, s25, 8
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s24, 0xff
; S_VI-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v9
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 24, v17
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v31
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v28
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_and_b32 s11, s20, 0xff
; S_VI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v10
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s7, s17, 8
; S_VI-NEXT:    v_or_b32_sdwa v17, v49, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_or_b32 s8, s8, s11
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v11
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v20
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 0x300, v17
; S_VI-NEXT:    s_or_b32 s7, s7, s11
; S_VI-NEXT:    s_and_b32 s13, s18, 0xff
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v7
; S_VI-NEXT:    s_lshl_b32 s6, s19, 24
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v18
; S_VI-NEXT:    s_addk_i32 s7, 0x300
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_VI-NEXT:    s_lshl_b32 s13, s13, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 24, v21
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    v_or_b32_sdwa v18, v19, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_and_b32 s12, s22, 0xff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_or_b32 s6, s6, s13
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v12
; S_VI-NEXT:    s_lshl_b32 s5, s23, 24
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v24
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 0x300, v18
; S_VI-NEXT:    s_and_b32 s11, s26, 0xff
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s8, 0xffff
; S_VI-NEXT:    s_lshl_b32 s8, s12, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_VI-NEXT:    s_lshl_b32 s4, s27, 24
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v37
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 3, v38
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v29
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v22
; S_VI-NEXT:    s_addk_i32 s9, 0x300
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    s_lshl_b32 s8, s11, 16
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_or_b32_sdwa v20, v23, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v16, v48, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v15, v39, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v14, v26, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s9, 0xffff
; S_VI-NEXT:    s_or_b32 s4, s4, s8
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v13
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 0x300, v20
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 0x300, v16
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 0x300, v15
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 0x300, v14
; S_VI-NEXT:    s_or_b32 s4, s4, s7
; S_VI-NEXT:    s_and_b32 s7, s10, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s6
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s4
; S_VI-NEXT:  .LBB25_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB25_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_VI-NEXT:    s_branch .LBB25_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v14
; S_GFX9-NEXT:    v_mov_b32_e32 v33, v12
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v10
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v34, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v32, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v49, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v50, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v19, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v21, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB25_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s29, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v1, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v1, s7, v1
; S_GFX9-NEXT:    v_lshl_or_b32 v3, v0, 16, v1
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v31, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v34, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v4, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v27, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v5, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v30, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v6, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v29, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v7, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v8, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB25_3
; S_GFX9-NEXT:  .LBB25_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v8, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v49, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v7, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v17, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v9, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v30
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v48, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v6, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v39, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v10, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v28
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v38, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    v_add_u32_e32 v5, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v27
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v37, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s5, s6, s5
; S_GFX9-NEXT:    s_and_b32 s6, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s27, 8
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    v_add_u32_e32 v11, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v31
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v36, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s23, 8
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    v_add_u32_e32 v4, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v34
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_and_b32 s9, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s10, s17, 8
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v2, 3, v18
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v35, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s9, s10, s9
; S_GFX9-NEXT:    s_and_b32 s10, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s11, s19, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v50, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v12, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v32
; S_GFX9-NEXT:    s_or_b32 s10, s11, s10
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v21, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v2, 0x300, v2
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v26, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_addk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_addk_i32 s9, 0x300
; S_GFX9-NEXT:    s_addk_i32 s10, 0x300
; S_GFX9-NEXT:    v_mov_b32_e32 v13, 0xffff
; S_GFX9-NEXT:    v_add_u32_e32 v1, 0x300, v1
; S_GFX9-NEXT:    v_add_u32_e32 v3, 0x300, v3
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s9, s9, s10
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s7, s7, s8
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX9-NEXT:    v_and_b32_e32 v13, s4, v13
; S_GFX9-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX9-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_GFX9-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_GFX9-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_GFX9-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v3, v3, 16, v13
; S_GFX9-NEXT:    v_lshl_or_b32 v4, v12, 16, v4
; S_GFX9-NEXT:    v_lshl_or_b32 v5, v11, 16, v5
; S_GFX9-NEXT:    v_lshl_or_b32 v6, v10, 16, v6
; S_GFX9-NEXT:    v_lshl_or_b32 v7, v9, 16, v7
; S_GFX9-NEXT:    v_lshl_or_b32 v8, v8, 16, v2
; S_GFX9-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s9
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s5
; S_GFX9-NEXT:  .LBB25_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB25_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX9-NEXT:    s_branch .LBB25_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v14 :: v_dual_mov_b32 v28, v12
; S_GFX11-NEXT:    v_dual_mov_b32 v27, v10 :: v_dual_mov_b32 v26, v8
; S_GFX11-NEXT:    v_dual_mov_b32 v24, v6 :: v_dual_mov_b32 v23, v0
; S_GFX11-NEXT:    v_dual_mov_b32 v30, v4 :: v_dual_mov_b32 v29, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v32, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v34, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v37, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB25_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v23
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    s_and_b32 s11, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s12, s29, 8
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_or_b32 s10, s11, s12
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v22
; S_GFX11-NEXT:    v_and_b32_e64 v2, 0xffff, s10
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v30
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v24
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s8, s8, s9
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v28
; S_GFX11-NEXT:    v_lshl_or_b32 v4, v0, 16, v2
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v26
; S_GFX11-NEXT:    v_or_b32_e32 v2, v3, v31
; S_GFX11-NEXT:    v_or_b32_e32 v3, v5, v34
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v27
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v33
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v25
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v18
; S_GFX11-NEXT:    v_or_b32_e32 v9, v6, v35
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v16
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v36
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v37
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v20
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v19
; S_GFX11-NEXT:    v_or_b32_e32 v12, v6, v17
; S_GFX11-NEXT:    v_lshl_or_b32 v6, v0, 16, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v32
; S_GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v7
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v21
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xffff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshl_or_b32 v7, v9, 16, v11
; S_GFX11-NEXT:    v_lshl_or_b32 v8, v12, 16, v13
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_lshl_or_b32 v9, v10, 16, v14
; S_GFX11-NEXT:    v_lshl_or_b32 v5, v2, 16, v1
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB25_3
; S_GFX11-NEXT:  .LBB25_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v27
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX11-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    s_and_b32 s6, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s27, 8
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_or_b32 s6, s7, s6
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v28
; S_GFX11-NEXT:    v_or_b32_e32 v4, v36, v4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v26
; S_GFX11-NEXT:    s_or_b32 s7, s8, s7
; S_GFX11-NEXT:    s_and_b32 s8, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s23, 8
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_or_b32 s8, s9, s8
; S_GFX11-NEXT:    s_and_b32 s9, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s17, 8
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_or_b32 s9, s10, s9
; S_GFX11-NEXT:    s_and_b32 s10, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s19, 8
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v24
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v7
; S_GFX11-NEXT:    s_or_b32 s10, s11, s10
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    s_addk_i32 s6, 0x300
; S_GFX11-NEXT:    s_addk_i32 s9, 0x300
; S_GFX11-NEXT:    s_addk_i32 s10, 0x300
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v29
; S_GFX11-NEXT:    v_or_b32_e32 v5, v35, v5
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v4, v33, v4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v23
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s0, s0, s1
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s1, s9, s10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v18
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s3, s5, s6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v25
; S_GFX11-NEXT:    s_addk_i32 s7, 0x300
; S_GFX11-NEXT:    s_addk_i32 s8, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v20
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v5
; S_GFX11-NEXT:    v_or_b32_e32 v5, v34, v6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v30
; S_GFX11-NEXT:    v_add_nc_u32_e32 v11, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v10
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s2, s7, s8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v16
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_or_b32_e32 v0, v19, v0
; S_GFX11-NEXT:    v_or_b32_e32 v2, v37, v2
; S_GFX11-NEXT:    v_or_b32_e32 v7, v32, v7
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v4, v22, v4
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    v_or_b32_e32 v1, v21, v1
; S_GFX11-NEXT:    v_or_b32_e32 v3, v17, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v7, 0x300, v7
; S_GFX11-NEXT:    v_or_b32_e32 v6, v31, v6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v4, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e64 v10, 0xffff, s4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_GFX11-NEXT:    v_lshl_or_b32 v4, v4, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_lshl_or_b32 v5, v6, 16, v7
; S_GFX11-NEXT:    v_lshl_or_b32 v6, v11, 16, v10
; S_GFX11-NEXT:    v_lshl_or_b32 v7, v8, 16, v9
; S_GFX11-NEXT:    v_lshl_or_b32 v8, v3, 16, v2
; S_GFX11-NEXT:    v_mov_b32_e32 v2, s2
; S_GFX11-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:  .LBB25_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB25_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX11-NEXT:    s_branch .LBB25_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <5 x double> @bitcast_v20i16_to_v5f64_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_mov_b32_e32 v16, v4
; S_SI-NEXT:    v_mov_b32_e32 v17, v2
; S_SI-NEXT:    v_mov_b32_e32 v18, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v21, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v19, 16, v5
; S_SI-NEXT:    s_cbranch_scc0 .LBB26_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_or_b32 s8, s8, s9
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v18
; S_SI-NEXT:    s_or_b32 s9, s9, s10
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v17
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v21
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v16
; S_SI-NEXT:    s_or_b32 s10, s10, s11
; S_SI-NEXT:    v_or_b32_e32 v8, v1, v20
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v19
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:    s_cbranch_execnz .LBB26_3
; S_SI-NEXT:  .LBB26_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v21, v0
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v17
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s8, s9, s8
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v20, v0
; S_SI-NEXT:    s_or_b32 s9, s10, s9
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v16
; S_SI-NEXT:    s_or_b32 s10, s11, s10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_add_i32 s4, s4, 0x30000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x30000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x30000
; S_SI-NEXT:    s_add_i32 s7, s7, 0x30000
; S_SI-NEXT:    s_add_i32 s8, s8, 0x30000
; S_SI-NEXT:    s_add_i32 s9, s9, 0x30000
; S_SI-NEXT:    s_add_i32 s10, s10, 0x30000
; S_SI-NEXT:    v_or_b32_e32 v0, v19, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:  .LBB26_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB26_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB26_2
;
; S_VI-LABEL: bitcast_v20i16_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB26_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB26_3
; S_VI-NEXT:  .LBB26_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s16, 3
; S_VI-NEXT:    s_and_b32 s6, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s7, s17, 3
; S_VI-NEXT:    s_and_b32 s8, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s18, 3
; S_VI-NEXT:    s_and_b32 s10, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s19, 3
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_add_i32 s17, s22, 3
; S_VI-NEXT:    s_and_b32 s18, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s23, 3
; S_VI-NEXT:    s_add_i32 s21, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s25, 3
; S_VI-NEXT:    s_and_b32 s4, s16, 0xffff0000
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_and_b32 s16, s22, 0xffff0000
; S_VI-NEXT:    s_and_b32 s20, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s22, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s23, s23, 0xffff
; S_VI-NEXT:    s_and_b32 s21, s21, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s22, s22, s23
; S_VI-NEXT:    s_or_b32 s20, s20, s21
; S_VI-NEXT:    s_or_b32 s18, s18, s19
; S_VI-NEXT:    s_or_b32 s16, s16, s17
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s25, s22, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s20, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s17, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s4, 0x30000
; S_VI-NEXT:  .LBB26_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB26_4:
; S_VI-NEXT:    s_branch .LBB26_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB26_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB26_4
; S_GFX9-NEXT:  .LBB26_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v9, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v2, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v0, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB26_3:
; S_GFX9-NEXT:    s_branch .LBB26_2
; S_GFX9-NEXT:  .LBB26_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB26_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB26_4
; S_GFX11-NEXT:  .LBB26_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v9, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v8, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v7, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v6, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s15, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s14, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s13, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v0, s12, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB26_3:
; S_GFX11-NEXT:    s_branch .LBB26_2
; S_GFX11-NEXT:  .LBB26_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define inreg <20 x i16> @bitcast_v5f64_to_v20i16_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB27_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    v_alignbit_b32 v20, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    v_alignbit_b32 v21, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    v_alignbit_b32 v22, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    v_alignbit_b32 v23, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v24, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s10, s25, 16
; S_SI-NEXT:    s_lshr_b32 s9, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s7, s19, 16
; S_SI-NEXT:    s_lshr_b32 s6, s17, 16
; S_SI-NEXT:    s_cbranch_execnz .LBB27_4
; S_SI-NEXT:  .LBB27_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_SI-NEXT:    v_add_f64 v[4:5], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[16:17], s[24:25], 1.0
; S_SI-NEXT:    v_add_f64 v[12:13], s[22:23], 1.0
; S_SI-NEXT:    v_alignbit_b32 v20, v17, v16, 16
; S_SI-NEXT:    v_alignbit_b32 v21, v13, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v22, v9, v8, 16
; S_SI-NEXT:    v_alignbit_b32 v23, v5, v4, 16
; S_SI-NEXT:    v_alignbit_b32 v24, v1, v0, 16
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v17
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v13
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v9
; S_SI-NEXT:    v_lshrrev_b32_e32 v7, 16, v5
; S_SI-NEXT:    v_lshrrev_b32_e32 v3, 16, v1
; S_SI-NEXT:    s_branch .LBB27_5
; S_SI-NEXT:  .LBB27_3:
; S_SI-NEXT:    ; implicit-def: $vgpr24
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr23
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr22
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr21
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr20
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    s_branch .LBB27_2
; S_SI-NEXT:  .LBB27_4:
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v5, s19
; S_SI-NEXT:    v_mov_b32_e32 v9, s21
; S_SI-NEXT:    v_mov_b32_e32 v13, s23
; S_SI-NEXT:    v_mov_b32_e32 v17, s25
; S_SI-NEXT:    v_mov_b32_e32 v16, s24
; S_SI-NEXT:    v_mov_b32_e32 v12, s22
; S_SI-NEXT:    v_mov_b32_e32 v8, s20
; S_SI-NEXT:    v_mov_b32_e32 v4, s18
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v3, s6
; S_SI-NEXT:    v_mov_b32_e32 v7, s7
; S_SI-NEXT:    v_mov_b32_e32 v11, s8
; S_SI-NEXT:    v_mov_b32_e32 v15, s9
; S_SI-NEXT:    v_mov_b32_e32 v19, s10
; S_SI-NEXT:  .LBB27_5: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v2, v1
; S_SI-NEXT:    v_mov_b32_e32 v6, v5
; S_SI-NEXT:    v_mov_b32_e32 v10, v9
; S_SI-NEXT:    v_mov_b32_e32 v14, v13
; S_SI-NEXT:    v_mov_b32_e32 v18, v17
; S_SI-NEXT:    v_mov_b32_e32 v1, v24
; S_SI-NEXT:    v_mov_b32_e32 v5, v23
; S_SI-NEXT:    v_mov_b32_e32 v9, v22
; S_SI-NEXT:    v_mov_b32_e32 v13, v21
; S_SI-NEXT:    v_mov_b32_e32 v17, v20
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v5f64_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB27_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB27_4
; S_VI-NEXT:  .LBB27_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_VI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB27_3:
; S_VI-NEXT:    s_branch .LBB27_2
; S_VI-NEXT:  .LBB27_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB27_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB27_4
; S_GFX9-NEXT:  .LBB27_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_GFX9-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB27_3:
; S_GFX9-NEXT:    s_branch .LBB27_2
; S_GFX9-NEXT:  .LBB27_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB27_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB27_4
; S_GFX11-NEXT:  .LBB27_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_GFX11-NEXT:    v_add_f64 v[6:7], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[2:3], s[14:15], 1.0
; S_GFX11-NEXT:    v_add_f64 v[0:1], s[12:13], 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB27_3:
; S_GFX11-NEXT:    s_branch .LBB27_2
; S_GFX11-NEXT:  .LBB27_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <5 x i64> @bitcast_v20i16_to_v5i64_inreg(<20 x i16> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20i16_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    v_mov_b32_e32 v16, v4
; S_SI-NEXT:    v_mov_b32_e32 v17, v2
; S_SI-NEXT:    v_mov_b32_e32 v18, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v21, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v19, 16, v5
; S_SI-NEXT:    s_cbranch_scc0 .LBB28_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_or_b32 s8, s8, s9
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v18
; S_SI-NEXT:    s_or_b32 s9, s9, s10
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v17
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v21
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v16
; S_SI-NEXT:    s_or_b32 s10, s10, s11
; S_SI-NEXT:    v_or_b32_e32 v8, v1, v20
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v19
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:    s_cbranch_execnz .LBB28_3
; S_SI-NEXT:  .LBB28_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xffff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 16
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s18, 0xffff
; S_SI-NEXT:    s_lshl_b32 s6, s19, 16
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s20, 0xffff
; S_SI-NEXT:    s_lshl_b32 s7, s21, 16
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v21, v0
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s22, 0xffff
; S_SI-NEXT:    s_lshl_b32 s8, s23, 16
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v17
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_and_b32 s8, s24, 0xffff
; S_SI-NEXT:    s_lshl_b32 s9, s25, 16
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_or_b32 s8, s9, s8
; S_SI-NEXT:    s_and_b32 s9, s26, 0xffff
; S_SI-NEXT:    s_lshl_b32 s10, s27, 16
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    v_or_b32_e32 v0, v20, v0
; S_SI-NEXT:    s_or_b32 s9, s10, s9
; S_SI-NEXT:    s_and_b32 s10, s28, 0xffff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 16
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x30000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v16
; S_SI-NEXT:    s_or_b32 s10, s11, s10
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    s_add_i32 s4, s4, 0x30000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x30000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x30000
; S_SI-NEXT:    s_add_i32 s7, s7, 0x30000
; S_SI-NEXT:    s_add_i32 s8, s8, 0x30000
; S_SI-NEXT:    s_add_i32 s9, s9, 0x30000
; S_SI-NEXT:    s_add_i32 s10, s10, 0x30000
; S_SI-NEXT:    v_or_b32_e32 v0, v19, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x30000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    v_mov_b32_e32 v3, s7
; S_SI-NEXT:    v_mov_b32_e32 v4, s8
; S_SI-NEXT:    v_mov_b32_e32 v5, s9
; S_SI-NEXT:    v_mov_b32_e32 v6, s10
; S_SI-NEXT:  .LBB28_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB28_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB28_2
;
; S_VI-LABEL: bitcast_v20i16_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB28_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB28_3
; S_VI-NEXT:  .LBB28_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s5, s16, 3
; S_VI-NEXT:    s_and_b32 s6, s17, 0xffff0000
; S_VI-NEXT:    s_add_i32 s7, s17, 3
; S_VI-NEXT:    s_and_b32 s8, s18, 0xffff0000
; S_VI-NEXT:    s_add_i32 s9, s18, 3
; S_VI-NEXT:    s_and_b32 s10, s19, 0xffff0000
; S_VI-NEXT:    s_add_i32 s11, s19, 3
; S_VI-NEXT:    s_add_i32 s13, s20, 3
; S_VI-NEXT:    s_and_b32 s14, s21, 0xffff0000
; S_VI-NEXT:    s_add_i32 s15, s21, 3
; S_VI-NEXT:    s_add_i32 s17, s22, 3
; S_VI-NEXT:    s_and_b32 s18, s23, 0xffff0000
; S_VI-NEXT:    s_add_i32 s19, s23, 3
; S_VI-NEXT:    s_add_i32 s21, s24, 3
; S_VI-NEXT:    s_add_i32 s23, s25, 3
; S_VI-NEXT:    s_and_b32 s4, s16, 0xffff0000
; S_VI-NEXT:    s_and_b32 s12, s20, 0xffff0000
; S_VI-NEXT:    s_and_b32 s16, s22, 0xffff0000
; S_VI-NEXT:    s_and_b32 s20, s24, 0xffff0000
; S_VI-NEXT:    s_and_b32 s22, s25, 0xffff0000
; S_VI-NEXT:    s_and_b32 s23, s23, 0xffff
; S_VI-NEXT:    s_and_b32 s21, s21, 0xffff
; S_VI-NEXT:    s_and_b32 s19, s19, 0xffff
; S_VI-NEXT:    s_and_b32 s17, s17, 0xffff
; S_VI-NEXT:    s_and_b32 s15, s15, 0xffff
; S_VI-NEXT:    s_and_b32 s13, s13, 0xffff
; S_VI-NEXT:    s_and_b32 s11, s11, 0xffff
; S_VI-NEXT:    s_and_b32 s9, s9, 0xffff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_or_b32 s22, s22, s23
; S_VI-NEXT:    s_or_b32 s20, s20, s21
; S_VI-NEXT:    s_or_b32 s18, s18, s19
; S_VI-NEXT:    s_or_b32 s16, s16, s17
; S_VI-NEXT:    s_or_b32 s14, s14, s15
; S_VI-NEXT:    s_or_b32 s12, s12, s13
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_or_b32 s8, s8, s9
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_add_i32 s25, s22, 0x30000
; S_VI-NEXT:    s_add_i32 s24, s20, 0x30000
; S_VI-NEXT:    s_add_i32 s23, s18, 0x30000
; S_VI-NEXT:    s_add_i32 s22, s16, 0x30000
; S_VI-NEXT:    s_add_i32 s21, s14, 0x30000
; S_VI-NEXT:    s_add_i32 s20, s12, 0x30000
; S_VI-NEXT:    s_add_i32 s19, s10, 0x30000
; S_VI-NEXT:    s_add_i32 s18, s8, 0x30000
; S_VI-NEXT:    s_add_i32 s17, s6, 0x30000
; S_VI-NEXT:    s_add_i32 s16, s4, 0x30000
; S_VI-NEXT:  .LBB28_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB28_4:
; S_VI-NEXT:    s_branch .LBB28_2
;
; S_GFX9-LABEL: bitcast_v20i16_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB28_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB28_4
; S_GFX9-NEXT:  .LBB28_2: ; %cmp.true
; S_GFX9-NEXT:    v_pk_add_u16 v9, s25, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v8, s24, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v7, s23, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v6, s22, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v5, s21, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v4, s20, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v3, s19, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v2, s18, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v1, s17, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_u16 v0, s16, 3 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB28_3:
; S_GFX9-NEXT:    s_branch .LBB28_2
; S_GFX9-NEXT:  .LBB28_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20i16_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB28_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB28_4
; S_GFX11-NEXT:  .LBB28_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_u16 v9, s21, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v8, s20, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v7, s19, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v6, s18, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v5, s17, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v4, s16, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v3, s15, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v2, s14, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v1, s13, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    v_pk_add_u16 v0, s12, 3 op_sel_hi:[1,0]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB28_3:
; S_GFX11-NEXT:    s_branch .LBB28_2
; S_GFX11-NEXT:  .LBB28_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <20 x i16> %a, splat (i16 3)
  %a2 = bitcast <20 x i16> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <20 x i16> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <20 x i16> @bitcast_v5i64_to_v20i16_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v20i16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB29_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    v_alignbit_b32 v17, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    v_alignbit_b32 v5, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s6, s25, 16
; S_SI-NEXT:    s_lshr_b32 s7, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s9, s19, 16
; S_SI-NEXT:    s_lshr_b32 s10, s17, 16
; S_SI-NEXT:    s_cbranch_execnz .LBB29_3
; S_SI-NEXT:  .LBB29_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s16, s16, 3
; S_SI-NEXT:    s_addc_u32 s17, s17, 0
; S_SI-NEXT:    s_add_u32 s18, s18, 3
; S_SI-NEXT:    s_addc_u32 s19, s19, 0
; S_SI-NEXT:    s_add_u32 s20, s20, 3
; S_SI-NEXT:    s_addc_u32 s21, s21, 0
; S_SI-NEXT:    s_add_u32 s22, s22, 3
; S_SI-NEXT:    s_addc_u32 s23, s23, 0
; S_SI-NEXT:    s_add_u32 s24, s24, 3
; S_SI-NEXT:    s_addc_u32 s25, s25, 0
; S_SI-NEXT:    v_mov_b32_e32 v0, s24
; S_SI-NEXT:    v_alignbit_b32 v17, s25, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s22
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s20
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s18
; S_SI-NEXT:    v_alignbit_b32 v5, s19, v0, 16
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s17, v0, 16
; S_SI-NEXT:    s_lshr_b32 s6, s25, 16
; S_SI-NEXT:    s_lshr_b32 s7, s23, 16
; S_SI-NEXT:    s_lshr_b32 s8, s21, 16
; S_SI-NEXT:    s_lshr_b32 s9, s19, 16
; S_SI-NEXT:    s_lshr_b32 s10, s17, 16
; S_SI-NEXT:  .LBB29_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v2, s17
; S_SI-NEXT:    v_mov_b32_e32 v3, s10
; S_SI-NEXT:    v_mov_b32_e32 v4, s18
; S_SI-NEXT:    v_mov_b32_e32 v6, s19
; S_SI-NEXT:    v_mov_b32_e32 v7, s9
; S_SI-NEXT:    v_mov_b32_e32 v8, s20
; S_SI-NEXT:    v_mov_b32_e32 v10, s21
; S_SI-NEXT:    v_mov_b32_e32 v11, s8
; S_SI-NEXT:    v_mov_b32_e32 v12, s22
; S_SI-NEXT:    v_mov_b32_e32 v14, s23
; S_SI-NEXT:    v_mov_b32_e32 v15, s7
; S_SI-NEXT:    v_mov_b32_e32 v16, s24
; S_SI-NEXT:    v_mov_b32_e32 v18, s25
; S_SI-NEXT:    v_mov_b32_e32 v19, s6
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB29_4:
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    s_branch .LBB29_2
;
; S_VI-LABEL: bitcast_v5i64_to_v20i16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB29_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB29_3
; S_VI-NEXT:  .LBB29_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:  .LBB29_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB29_4:
; S_VI-NEXT:    s_branch .LBB29_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v20i16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB29_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB29_3
; S_GFX9-NEXT:  .LBB29_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:  .LBB29_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB29_4:
; S_GFX9-NEXT:    s_branch .LBB29_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v20i16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB29_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB29_3
; S_GFX11-NEXT:  .LBB29_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:  .LBB29_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB29_4:
; S_GFX11-NEXT:    s_branch .LBB29_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <20 x i16>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <20 x i16>
  br label %end

end:
  %phi = phi <20 x i16> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x i16> %phi
}

define inreg <40 x i8> @bitcast_v20f16_to_v40i8_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    buffer_store_dword v40, off, s[0:3], s32 offset:28 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v41, off, s[0:3], s32 offset:24 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v42, off, s[0:3], s32 offset:20 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v43, off, s[0:3], s32 offset:16 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v44, off, s[0:3], s32 offset:12 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v45, off, s[0:3], s32 offset:8 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v46, off, s[0:3], s32 offset:4 ; 4-byte Folded Spill
; S_SI-NEXT:    buffer_store_dword v47, off, s[0:3], s32 ; 4-byte Folded Spill
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v39, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v33, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v20, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v54, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v53, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v50, s26
; S_SI-NEXT:    s_waitcnt expcnt(4)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v43, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v41, v1
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v47, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v46, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v45, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v44, s28
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v7
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB30_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v16
; S_SI-NEXT:    v_or_b32_e32 v28, v15, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v10
; S_SI-NEXT:    v_or_b32_e32 v24, v12, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v39
; S_SI-NEXT:    v_or_b32_e32 v14, v33, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v9
; S_SI-NEXT:    v_or_b32_e32 v13, v20, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v54
; S_SI-NEXT:    v_or_b32_e32 v7, v53, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v8
; S_SI-NEXT:    v_or_b32_e32 v11, v50, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v43
; S_SI-NEXT:    v_or_b32_e32 v5, v44, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v2
; S_SI-NEXT:    v_or_b32_e32 v6, v41, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v47
; S_SI-NEXT:    v_or_b32_e32 v4, v46, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v1
; S_SI-NEXT:    v_or_b32_e32 v3, v45, v3
; S_SI-NEXT:    v_alignbit_b32 v30, v24, v28, 24
; S_SI-NEXT:    v_alignbit_b32 v35, v24, v28, 16
; S_SI-NEXT:    v_alignbit_b32 v37, v24, v28, 8
; S_SI-NEXT:    v_alignbit_b32 v29, v13, v14, 24
; S_SI-NEXT:    v_alignbit_b32 v31, v13, v14, 16
; S_SI-NEXT:    v_alignbit_b32 v36, v13, v14, 8
; S_SI-NEXT:    v_alignbit_b32 v23, v11, v7, 24
; S_SI-NEXT:    v_alignbit_b32 v26, v11, v7, 16
; S_SI-NEXT:    v_alignbit_b32 v32, v11, v7, 8
; S_SI-NEXT:    v_alignbit_b32 v19, v6, v5, 24
; S_SI-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; S_SI-NEXT:    v_alignbit_b32 v27, v6, v5, 8
; S_SI-NEXT:    v_alignbit_b32 v17, v3, v4, 24
; S_SI-NEXT:    v_alignbit_b32 v18, v3, v4, 16
; S_SI-NEXT:    v_alignbit_b32 v22, v3, v4, 8
; S_SI-NEXT:    v_lshrrev_b32_e32 v40, 8, v24
; S_SI-NEXT:    v_lshrrev_b32_e32 v52, 8, v13
; S_SI-NEXT:    v_lshrrev_b32_e32 v49, 8, v11
; S_SI-NEXT:    v_lshrrev_b32_e32 v38, 8, v6
; S_SI-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_SI-NEXT:    v_bfe_u32 v42, v10, 8, 8
; S_SI-NEXT:    v_bfe_u32 v55, v9, 8, 8
; S_SI-NEXT:    v_bfe_u32 v51, v8, 8, 8
; S_SI-NEXT:    v_bfe_u32 v48, v2, 8, 8
; S_SI-NEXT:    v_bfe_u32 v34, v1, 8, 8
; S_SI-NEXT:    s_cbranch_execnz .LBB30_3
; S_SI-NEXT:  .LBB30_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v47
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v46
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v45
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v43
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v1
; S_SI-NEXT:    v_or_b32_e32 v3, v5, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v44
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v41
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v54
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, v53
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v8
; S_SI-NEXT:    v_or_b32_e32 v6, v7, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v50
; S_SI-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, v13
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v33
; S_SI-NEXT:    v_or_b32_e32 v7, v13, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, v39
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v16
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v8
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v10
; S_SI-NEXT:    v_or_b32_e32 v11, v11, v14
; S_SI-NEXT:    v_add_f32_e32 v14, 0x38000000, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, v12
; S_SI-NEXT:    v_add_f32_e32 v13, 0x38000000, v13
; S_SI-NEXT:    v_add_f32_e32 v16, 0x38000000, v16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v13, v13
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, v16
; S_SI-NEXT:    v_add_f32_e32 v15, 0x38000000, v15
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v14, v14
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_add_f32_e32 v17, 0x38000000, v17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v15, v15
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_add_f32_e32 v12, 0x38000000, v12
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, v17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v12, v12
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; S_SI-NEXT:    v_or_b32_e32 v14, v14, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 16, v9
; S_SI-NEXT:    v_or_b32_e32 v28, v15, v16
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 16, v10
; S_SI-NEXT:    v_or_b32_e32 v13, v17, v13
; S_SI-NEXT:    v_or_b32_e32 v24, v12, v15
; S_SI-NEXT:    v_alignbit_b32 v30, v24, v28, 24
; S_SI-NEXT:    v_alignbit_b32 v35, v24, v28, 16
; S_SI-NEXT:    v_alignbit_b32 v37, v24, v28, 8
; S_SI-NEXT:    v_alignbit_b32 v29, v13, v14, 24
; S_SI-NEXT:    v_alignbit_b32 v31, v13, v14, 16
; S_SI-NEXT:    v_alignbit_b32 v36, v13, v14, 8
; S_SI-NEXT:    v_alignbit_b32 v23, v11, v7, 24
; S_SI-NEXT:    v_alignbit_b32 v26, v11, v7, 16
; S_SI-NEXT:    v_alignbit_b32 v32, v11, v7, 8
; S_SI-NEXT:    v_alignbit_b32 v19, v6, v5, 24
; S_SI-NEXT:    v_alignbit_b32 v21, v6, v5, 16
; S_SI-NEXT:    v_alignbit_b32 v27, v6, v5, 8
; S_SI-NEXT:    v_alignbit_b32 v17, v3, v4, 24
; S_SI-NEXT:    v_alignbit_b32 v18, v3, v4, 16
; S_SI-NEXT:    v_alignbit_b32 v22, v3, v4, 8
; S_SI-NEXT:    v_lshrrev_b32_e32 v40, 8, v24
; S_SI-NEXT:    v_lshrrev_b32_e32 v52, 8, v13
; S_SI-NEXT:    v_lshrrev_b32_e32 v49, 8, v11
; S_SI-NEXT:    v_lshrrev_b32_e32 v38, 8, v6
; S_SI-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_SI-NEXT:    v_bfe_u32 v42, v10, 8, 8
; S_SI-NEXT:    v_bfe_u32 v55, v9, 8, 8
; S_SI-NEXT:    v_bfe_u32 v51, v8, 8, 8
; S_SI-NEXT:    v_bfe_u32 v48, v2, 8, 8
; S_SI-NEXT:    v_bfe_u32 v34, v1, 8, 8
; S_SI-NEXT:  .LBB30_3: ; %end
; S_SI-NEXT:    v_and_b32_e32 v12, 0xff, v28
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 8, v37
; S_SI-NEXT:    v_or_b32_e32 v12, v12, v15
; S_SI-NEXT:    v_and_b32_e32 v15, 0xff, v35
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v16, 24, v30
; S_SI-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_SI-NEXT:    v_or_b32_e32 v15, v16, v15
; S_SI-NEXT:    v_or_b32_e32 v12, v12, v15
; S_SI-NEXT:    buffer_store_dword v12, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v12, 0xff, v24
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 8, v40
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_SI-NEXT:    v_or_b32_e32 v12, v12, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 24, v42
; S_SI-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_SI-NEXT:    v_or_b32_e32 v10, v15, v10
; S_SI-NEXT:    v_or_b32_e32 v10, v12, v10
; S_SI-NEXT:    v_add_i32_e32 v12, vcc, 4, v0
; S_SI-NEXT:    buffer_store_dword v10, v12, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v14
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 8, v36
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v12
; S_SI-NEXT:    v_and_b32_e32 v12, 0xff, v31
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 16, v12
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 24, v29
; S_SI-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_SI-NEXT:    v_or_b32_e32 v12, v14, v12
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v12
; S_SI-NEXT:    v_add_i32_e32 v12, vcc, 8, v0
; S_SI-NEXT:    buffer_store_dword v10, v12, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v10, 0xff, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 8, v52
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v12
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 24, v55
; S_SI-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_SI-NEXT:    v_or_b32_e32 v9, v12, v9
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:    v_add_i32_e32 v10, vcc, 12, v0
; S_SI-NEXT:    buffer_store_dword v9, v10, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v7
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v32
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v9
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v26
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 24, v23
; S_SI-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_SI-NEXT:    v_or_b32_e32 v9, v10, v9
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v9
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 16, v0
; S_SI-NEXT:    buffer_store_dword v7, v9, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v49
; S_SI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 24, v51
; S_SI-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 20, v0
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 8, v27
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v7
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 24, v19
; S_SI-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_SI-NEXT:    v_or_b32_e32 v7, v8, v7
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v7
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 24, v0
; S_SI-NEXT:    buffer_store_dword v5, v7, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 8, v38
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v6
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 24, v48
; S_SI-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_SI-NEXT:    v_or_b32_e32 v2, v6, v2
; S_SI-NEXT:    v_or_b32_e32 v2, v5, v2
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 28, v0
; S_SI-NEXT:    buffer_store_dword v2, v5, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 8, v22
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v4
; S_SI-NEXT:    v_and_b32_e32 v4, 0xff, v18
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 24, v17
; S_SI-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_SI-NEXT:    v_or_b32_e32 v4, v5, v4
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v4
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 32, v0
; S_SI-NEXT:    buffer_store_dword v2, v4, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v25
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 24, v34
; S_SI-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_or_b32_e32 v1, v2, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    buffer_load_dword v47, off, s[0:3], s32 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v46, off, s[0:3], s32 offset:4 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v45, off, s[0:3], s32 offset:8 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v44, off, s[0:3], s32 offset:12 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v43, off, s[0:3], s32 offset:16 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v42, off, s[0:3], s32 offset:20 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v41, off, s[0:3], s32 offset:24 ; 4-byte Folded Reload
; S_SI-NEXT:    buffer_load_dword v40, off, s[0:3], s32 offset:28 ; 4-byte Folded Reload
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB30_4:
; S_SI-NEXT:    ; implicit-def: $vgpr28
; S_SI-NEXT:    ; implicit-def: $vgpr37
; S_SI-NEXT:    ; implicit-def: $vgpr35
; S_SI-NEXT:    ; implicit-def: $vgpr30
; S_SI-NEXT:    ; implicit-def: $vgpr24
; S_SI-NEXT:    ; implicit-def: $vgpr40
; S_SI-NEXT:    ; implicit-def: $vgpr42
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr36
; S_SI-NEXT:    ; implicit-def: $vgpr31
; S_SI-NEXT:    ; implicit-def: $vgpr29
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr52
; S_SI-NEXT:    ; implicit-def: $vgpr55
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr32
; S_SI-NEXT:    ; implicit-def: $vgpr26
; S_SI-NEXT:    ; implicit-def: $vgpr23
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr49
; S_SI-NEXT:    ; implicit-def: $vgpr51
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr27
; S_SI-NEXT:    ; implicit-def: $vgpr21
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr38
; S_SI-NEXT:    ; implicit-def: $vgpr48
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr22
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr25
; S_SI-NEXT:    ; implicit-def: $vgpr34
; S_SI-NEXT:    s_branch .LBB30_2
;
; S_VI-LABEL: bitcast_v20f16_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB30_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s41, s25, 24
; S_VI-NEXT:    s_lshr_b32 s59, s25, 16
; S_VI-NEXT:    s_lshr_b32 s26, s25, 8
; S_VI-NEXT:    s_lshr_b32 s60, s24, 16
; S_VI-NEXT:    s_lshr_b32 s27, s24, 8
; S_VI-NEXT:    s_lshr_b32 s43, s23, 24
; S_VI-NEXT:    s_lshr_b32 s61, s23, 16
; S_VI-NEXT:    s_lshr_b32 s28, s23, 8
; S_VI-NEXT:    s_lshr_b32 s62, s22, 16
; S_VI-NEXT:    s_lshr_b32 s29, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s63, s21, 16
; S_VI-NEXT:    s_lshr_b32 s40, s21, 8
; S_VI-NEXT:    s_lshr_b32 s72, s20, 16
; S_VI-NEXT:    s_lshr_b32 s42, s20, 8
; S_VI-NEXT:    s_lshr_b32 s57, s19, 24
; S_VI-NEXT:    s_lshr_b32 s73, s19, 16
; S_VI-NEXT:    s_lshr_b32 s44, s19, 8
; S_VI-NEXT:    s_lshr_b32 s74, s18, 16
; S_VI-NEXT:    s_lshr_b32 s45, s18, 8
; S_VI-NEXT:    s_lshr_b32 s58, s17, 24
; S_VI-NEXT:    s_lshr_b32 s75, s17, 16
; S_VI-NEXT:    s_lshr_b32 s47, s17, 8
; S_VI-NEXT:    s_lshr_b32 s76, s16, 16
; S_VI-NEXT:    s_lshr_b32 s56, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB30_4
; S_VI-NEXT:  .LBB30_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_mov_b32_e32 v1, 0x200
; S_VI-NEXT:    v_add_f16_e32 v8, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v8
; S_VI-NEXT:    v_add_f16_e32 v17, s17, v1
; S_VI-NEXT:    v_add_f16_e32 v12, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v39, v17, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v12
; S_VI-NEXT:    v_add_f16_e32 v22, s16, v1
; S_VI-NEXT:    v_add_f16_e32 v9, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v38, v22, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v9
; S_VI-NEXT:    v_add_f16_e32 v18, s19, v1
; S_VI-NEXT:    v_add_f16_e32 v13, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v36, v18, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v13
; S_VI-NEXT:    v_add_f16_e32 v23, s18, v1
; S_VI-NEXT:    v_add_f16_e32 v10, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v35, v23, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v10
; S_VI-NEXT:    v_add_f16_e32 v19, s21, v1
; S_VI-NEXT:    v_add_f16_e32 v14, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v33, v19, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v14
; S_VI-NEXT:    v_add_f16_e32 v24, s20, v1
; S_VI-NEXT:    v_add_f16_e32 v11, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v32, v24, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v11
; S_VI-NEXT:    v_add_f16_e32 v20, s23, v1
; S_VI-NEXT:    v_add_f16_e32 v15, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s25, 16
; S_VI-NEXT:    v_or_b32_e32 v30, v20, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v15
; S_VI-NEXT:    v_add_f16_e32 v25, s22, v1
; S_VI-NEXT:    v_add_f16_e32 v7, s4, v1
; S_VI-NEXT:    s_lshr_b32 s4, s24, 16
; S_VI-NEXT:    v_or_b32_e32 v29, v25, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v7
; S_VI-NEXT:    v_add_f16_e32 v21, s25, v1
; S_VI-NEXT:    v_add_f16_e32 v16, s4, v1
; S_VI-NEXT:    v_or_b32_e32 v49, v21, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v16
; S_VI-NEXT:    v_add_f16_e32 v26, s24, v1
; S_VI-NEXT:    v_or_b32_e32 v48, v26, v2
; S_VI-NEXT:    v_lshrrev_b64 v[1:2], 24, v[48:49]
; S_VI-NEXT:    v_lshrrev_b64 v[2:3], 24, v[29:30]
; S_VI-NEXT:    v_lshrrev_b64 v[3:4], 24, v[32:33]
; S_VI-NEXT:    v_lshrrev_b64 v[4:5], 24, v[35:36]
; S_VI-NEXT:    v_lshrrev_b64 v[5:6], 24, v[38:39]
; S_VI-NEXT:    v_lshrrev_b32_e32 v27, 8, v49
; S_VI-NEXT:    v_lshrrev_b32_e32 v28, 8, v48
; S_VI-NEXT:    v_lshrrev_b32_e32 v30, 8, v30
; S_VI-NEXT:    v_lshrrev_b32_e32 v31, 8, v29
; S_VI-NEXT:    v_lshrrev_b32_e32 v33, 8, v33
; S_VI-NEXT:    v_lshrrev_b32_e32 v34, 8, v32
; S_VI-NEXT:    v_lshrrev_b32_e32 v36, 8, v36
; S_VI-NEXT:    v_lshrrev_b32_e32 v37, 8, v35
; S_VI-NEXT:    v_lshrrev_b32_e32 v39, 8, v39
; S_VI-NEXT:    v_lshrrev_b32_e32 v48, 8, v38
; S_VI-NEXT:    v_bfe_u32 v6, v7, 8, 8
; S_VI-NEXT:    v_bfe_u32 v29, v11, 8, 8
; S_VI-NEXT:    v_bfe_u32 v32, v10, 8, 8
; S_VI-NEXT:    v_bfe_u32 v35, v9, 8, 8
; S_VI-NEXT:    v_bfe_u32 v38, v8, 8, 8
; S_VI-NEXT:    s_branch .LBB30_5
; S_VI-NEXT:  .LBB30_3:
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    s_branch .LBB30_2
; S_VI-NEXT:  .LBB30_4:
; S_VI-NEXT:    v_mov_b32_e32 v12, s76
; S_VI-NEXT:    v_mov_b32_e32 v8, s75
; S_VI-NEXT:    v_mov_b32_e32 v13, s74
; S_VI-NEXT:    v_mov_b32_e32 v9, s73
; S_VI-NEXT:    v_mov_b32_e32 v14, s72
; S_VI-NEXT:    v_mov_b32_e32 v10, s63
; S_VI-NEXT:    v_mov_b32_e32 v15, s62
; S_VI-NEXT:    v_mov_b32_e32 v11, s61
; S_VI-NEXT:    v_mov_b32_e32 v16, s60
; S_VI-NEXT:    v_mov_b32_e32 v7, s59
; S_VI-NEXT:    v_mov_b32_e32 v22, s16
; S_VI-NEXT:    v_mov_b32_e32 v17, s17
; S_VI-NEXT:    v_mov_b32_e32 v23, s18
; S_VI-NEXT:    v_mov_b32_e32 v18, s19
; S_VI-NEXT:    v_mov_b32_e32 v24, s20
; S_VI-NEXT:    v_mov_b32_e32 v19, s21
; S_VI-NEXT:    v_mov_b32_e32 v25, s22
; S_VI-NEXT:    v_mov_b32_e32 v20, s23
; S_VI-NEXT:    v_mov_b32_e32 v26, s24
; S_VI-NEXT:    v_mov_b32_e32 v21, s25
; S_VI-NEXT:    v_mov_b32_e32 v38, s58
; S_VI-NEXT:    v_mov_b32_e32 v35, s57
; S_VI-NEXT:    v_mov_b32_e32 v32, s46
; S_VI-NEXT:    v_mov_b32_e32 v29, s43
; S_VI-NEXT:    v_mov_b32_e32 v6, s41
; S_VI-NEXT:    v_mov_b32_e32 v48, s56
; S_VI-NEXT:    v_mov_b32_e32 v39, s47
; S_VI-NEXT:    v_mov_b32_e32 v37, s45
; S_VI-NEXT:    v_mov_b32_e32 v36, s44
; S_VI-NEXT:    v_mov_b32_e32 v34, s42
; S_VI-NEXT:    v_mov_b32_e32 v33, s40
; S_VI-NEXT:    v_mov_b32_e32 v31, s29
; S_VI-NEXT:    v_mov_b32_e32 v30, s28
; S_VI-NEXT:    v_mov_b32_e32 v28, s27
; S_VI-NEXT:    v_mov_b32_e32 v27, s26
; S_VI-NEXT:    v_mov_b32_e32 v5, s4
; S_VI-NEXT:    v_mov_b32_e32 v4, s6
; S_VI-NEXT:    v_mov_b32_e32 v3, s8
; S_VI-NEXT:    v_mov_b32_e32 v2, s10
; S_VI-NEXT:    v_mov_b32_e32 v1, s12
; S_VI-NEXT:  .LBB30_5: ; %end
; S_VI-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v5
; S_VI-NEXT:    v_or_b32_sdwa v22, v22, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v12, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v22, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v39
; S_VI-NEXT:    v_lshlrev_b32_e32 v12, 8, v38
; S_VI-NEXT:    v_or_b32_sdwa v5, v17, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v8, v12 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 4, v0
; S_VI-NEXT:    buffer_store_dword v5, v8, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v37
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v4
; S_VI-NEXT:    v_or_b32_sdwa v5, v23, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v13, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v5, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 8, v0
; S_VI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v36
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 8, v35
; S_VI-NEXT:    v_or_b32_sdwa v4, v18, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v9, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 12, v0
; S_VI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v34
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v24, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v14, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v4, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 16, v0
; S_VI-NEXT:    buffer_store_dword v3, v4, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v33
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v32
; S_VI-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v10, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 20, v0
; S_VI-NEXT:    buffer_store_dword v3, v4, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v31
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v2
; S_VI-NEXT:    v_or_b32_sdwa v3, v25, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v2, v15, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v2, v3, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 24, v0
; S_VI-NEXT:    buffer_store_dword v2, v3, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v30
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v29
; S_VI-NEXT:    v_or_b32_sdwa v2, v20, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v3, v11, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 28, v0
; S_VI-NEXT:    buffer_store_dword v2, v3, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v28
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v1
; S_VI-NEXT:    v_or_b32_sdwa v2, v26, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v16, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; S_VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v27
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v6
; S_VI-NEXT:    v_or_b32_sdwa v1, v21, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v2, v7, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB30_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s29, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s28, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s44, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s43, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s57, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s56, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s62, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s61, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s75, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s74, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB30_4
; S_GFX9-NEXT:  .LBB30_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v1, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v10, s17, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v9, s16, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s19, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s18, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s21, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s20, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s23, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s22, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s25, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s24, v1 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v17, 24, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v16, 16, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v22, 24, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v21, 16, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v27, 24, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v26, 16, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v32, 24, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v31, 16, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v33, 8, v8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v34, 16, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v35, 8, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v37, 24, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v36, 16, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v38, 8, v10
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v48, 16, v9
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v39, 8, v9
; S_GFX9-NEXT:    s_branch .LBB30_5
; S_GFX9-NEXT:  .LBB30_3:
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB30_2
; S_GFX9-NEXT:  .LBB30_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v39, s76
; S_GFX9-NEXT:    v_mov_b32_e32 v48, s74
; S_GFX9-NEXT:    v_mov_b32_e32 v38, s75
; S_GFX9-NEXT:    v_mov_b32_e32 v36, s73
; S_GFX9-NEXT:    v_mov_b32_e32 v37, s72
; S_GFX9-NEXT:    v_mov_b32_e32 v35, s63
; S_GFX9-NEXT:    v_mov_b32_e32 v34, s61
; S_GFX9-NEXT:    v_mov_b32_e32 v33, s62
; S_GFX9-NEXT:    v_mov_b32_e32 v31, s60
; S_GFX9-NEXT:    v_mov_b32_e32 v32, s59
; S_GFX9-NEXT:    v_mov_b32_e32 v30, s58
; S_GFX9-NEXT:    v_mov_b32_e32 v29, s56
; S_GFX9-NEXT:    v_mov_b32_e32 v28, s57
; S_GFX9-NEXT:    v_mov_b32_e32 v26, s47
; S_GFX9-NEXT:    v_mov_b32_e32 v27, s46
; S_GFX9-NEXT:    v_mov_b32_e32 v25, s45
; S_GFX9-NEXT:    v_mov_b32_e32 v24, s43
; S_GFX9-NEXT:    v_mov_b32_e32 v23, s44
; S_GFX9-NEXT:    v_mov_b32_e32 v21, s42
; S_GFX9-NEXT:    v_mov_b32_e32 v22, s41
; S_GFX9-NEXT:    v_mov_b32_e32 v20, s40
; S_GFX9-NEXT:    v_mov_b32_e32 v19, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v18, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v16, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v17, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s12
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s10
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s4
; S_GFX9-NEXT:  .LBB30_5: ; %end
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v39
; S_GFX9-NEXT:    v_or_b32_sdwa v15, v48, v15 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v38
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v10, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v10, 8, v37
; S_GFX9-NEXT:    v_or_b32_sdwa v10, v36, v10 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v9, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v35
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v9, 8, v14
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v34, v9 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v9 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v8, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v8, 8, v32
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v31, v8 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v7, v8 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v7, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v30
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v7, 8, v13
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v29, v7 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v7 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v28
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v6, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v6, 8, v27
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v26, v6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v5, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v5, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v25
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v5, 8, v12
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v24, v5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v5 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v23
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v4, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v4, 8, v22
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v3, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v3, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v11
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v1, 8, v18
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v2, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v17
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v16, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s14, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB30_3
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s25, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s40, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s45, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s58, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s63, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s14
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB30_4
; S_GFX11-NEXT:  .LBB30_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v10, 0x200, s3 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s2 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v14, 0x200, s1 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v13, 0x200, s0 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[5:6]
; S_GFX11-NEXT:    v_lshrrev_b64 v[16:17], 24, v[9:10]
; S_GFX11-NEXT:    v_lshrrev_b64 v[7:8], 24, v[1:2]
; S_GFX11-NEXT:    v_lshrrev_b64 v[11:12], 24, v[3:4]
; S_GFX11-NEXT:    v_lshrrev_b64 v[17:18], 24, v[13:14]
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v8, 24, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v12, 16, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v18, 8, v2
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v19, 16, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v20, 8, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v21, 24, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v22, 16, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v23, 8, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v24, 16, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v25, 8, v3
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v26, 24, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v27, 16, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v28, 8, v6
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v29, 16, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v30, 8, v5
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v31, 24, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v32, 16, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v33, 8, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v34, 16, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v35, 8, v9
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v36, 24, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v37, 16, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v38, 8, v14
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v39, 16, v13
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v48, 8, v13
; S_GFX11-NEXT:    s_branch .LBB30_5
; S_GFX11-NEXT:  .LBB30_3:
; S_GFX11-NEXT:    ; implicit-def: $sgpr63
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr45
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    s_branch .LBB30_2
; S_GFX11-NEXT:  .LBB30_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v13, s0 :: v_dual_mov_b32 v14, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v9, s2 :: v_dual_mov_b32 v10, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v5, s16 :: v_dual_mov_b32 v6, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s18 :: v_dual_mov_b32 v4, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s20 :: v_dual_mov_b32 v2, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v48, s63 :: v_dual_mov_b32 v39, s61
; S_GFX11-NEXT:    v_dual_mov_b32 v38, s62 :: v_dual_mov_b32 v37, s60
; S_GFX11-NEXT:    v_dual_mov_b32 v36, s59 :: v_dual_mov_b32 v35, s58
; S_GFX11-NEXT:    v_dual_mov_b32 v34, s56 :: v_dual_mov_b32 v33, s57
; S_GFX11-NEXT:    v_dual_mov_b32 v32, s47 :: v_dual_mov_b32 v31, s46
; S_GFX11-NEXT:    v_dual_mov_b32 v30, s45 :: v_dual_mov_b32 v29, s43
; S_GFX11-NEXT:    v_dual_mov_b32 v28, s44 :: v_dual_mov_b32 v27, s42
; S_GFX11-NEXT:    v_dual_mov_b32 v26, s41 :: v_dual_mov_b32 v25, s40
; S_GFX11-NEXT:    v_dual_mov_b32 v24, s28 :: v_dual_mov_b32 v23, s29
; S_GFX11-NEXT:    v_dual_mov_b32 v22, s27 :: v_dual_mov_b32 v21, s26
; S_GFX11-NEXT:    v_dual_mov_b32 v20, s25 :: v_dual_mov_b32 v19, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v18, s24 :: v_dual_mov_b32 v7, s12
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s22 :: v_dual_mov_b32 v11, s10
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s15 :: v_dual_mov_b32 v15, s8
; S_GFX11-NEXT:    v_dual_mov_b32 v16, s6 :: v_dual_mov_b32 v17, s4
; S_GFX11-NEXT:  .LBB30_5: ; %end
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_GFX11-NEXT:    s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_1) | instid1(VALU_DEP_4)
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v48, 8, v48
; S_GFX11-NEXT:    v_and_b32_e32 v39, 0xff, v39
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v35
; S_GFX11-NEXT:    v_and_b32_e32 v34, 0xff, v34
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 8, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v33
; S_GFX11-NEXT:    v_and_b32_e32 v32, 0xff, v32
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v31
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v48
; S_GFX11-NEXT:    v_or_b32_e32 v17, v39, v17
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v35
; S_GFX11-NEXT:    v_and_b32_e32 v29, 0xff, v29
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX11-NEXT:    v_or_b32_e32 v16, v34, v16
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v33
; S_GFX11-NEXT:    v_or_b32_e32 v31, v32, v31
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 8, v30
; S_GFX11-NEXT:    v_or_b32_e32 v15, v29, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v16, 16, v16
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v29, 16, v31
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v30, 16, v15
; S_GFX11-NEXT:    v_or_b32_e32 v13, v13, v17
; S_GFX11-NEXT:    v_or_b32_e32 v15, v9, v16
; S_GFX11-NEXT:    v_or_b32_e32 v16, v10, v29
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 8, v28
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v27
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v26
; S_GFX11-NEXT:    v_and_b32_e32 v24, 0xff, v24
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 8, v11
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v38, 8, v38
; S_GFX11-NEXT:    v_and_b32_e32 v37, 0xff, v37
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v36
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v25, 8, v25
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v9, v10, v17
; S_GFX11-NEXT:    v_or_b32_e32 v10, v24, v11
; S_GFX11-NEXT:    v_and_b32_e32 v11, 0xff, v22
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v21
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v20, 8, v20
; S_GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v7, 8, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v18, 8, v18
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 8, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v38
; S_GFX11-NEXT:    v_or_b32_e32 v36, v37, v36
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v25
; S_GFX11-NEXT:    v_or_b32_e32 v4, v4, v23
; S_GFX11-NEXT:    v_or_b32_e32 v11, v11, v17
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v20
; S_GFX11-NEXT:    v_or_b32_e32 v7, v19, v7
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v18
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xffff, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 16, v36
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v12, 16, v7
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 16, v8
; S_GFX11-NEXT:    v_or_b32_e32 v14, v14, v35
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v30
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v9
; S_GFX11-NEXT:    v_or_b32_e32 v7, v3, v10
; S_GFX11-NEXT:    v_or_b32_e32 v8, v4, v11
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v12
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v17
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[13:16], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[1:2], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <20 x half> @bitcast_v40i8_to_v20f16_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_readfirstlane_b32 s62, v25
; S_SI-NEXT:    v_readfirstlane_b32 s63, v24
; S_SI-NEXT:    v_readfirstlane_b32 s60, v23
; S_SI-NEXT:    v_readfirstlane_b32 s61, v22
; S_SI-NEXT:    v_readfirstlane_b32 s58, v21
; S_SI-NEXT:    v_readfirstlane_b32 s59, v20
; S_SI-NEXT:    v_readfirstlane_b32 s56, v19
; S_SI-NEXT:    v_readfirstlane_b32 s57, v18
; S_SI-NEXT:    v_readfirstlane_b32 s46, v17
; S_SI-NEXT:    v_readfirstlane_b32 s47, v16
; S_SI-NEXT:    v_readfirstlane_b32 s44, v15
; S_SI-NEXT:    v_readfirstlane_b32 s45, v14
; S_SI-NEXT:    v_readfirstlane_b32 s42, v13
; S_SI-NEXT:    v_readfirstlane_b32 s43, v12
; S_SI-NEXT:    v_readfirstlane_b32 s15, v11
; S_SI-NEXT:    v_readfirstlane_b32 s41, v10
; S_SI-NEXT:    v_readfirstlane_b32 s12, v9
; S_SI-NEXT:    v_readfirstlane_b32 s14, v8
; S_SI-NEXT:    v_readfirstlane_b32 s8, v7
; S_SI-NEXT:    v_readfirstlane_b32 s11, v6
; S_SI-NEXT:    v_readfirstlane_b32 s6, v5
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_readfirstlane_b32 s40, v4
; S_SI-NEXT:    v_readfirstlane_b32 s10, v3
; S_SI-NEXT:    v_readfirstlane_b32 s13, v2
; S_SI-NEXT:    v_readfirstlane_b32 s7, v1
; S_SI-NEXT:    v_readfirstlane_b32 s9, v0
; S_SI-NEXT:    s_cbranch_scc0 .LBB31_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s4
; S_SI-NEXT:    s_and_b32 s4, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s19, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:    s_and_b32 s4, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s21, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s4
; S_SI-NEXT:    s_and_b32 s4, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s23, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_and_b32 s4, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s25, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s4
; S_SI-NEXT:    s_and_b32 s4, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_and_b32 s4, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s29, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s4
; S_SI-NEXT:    s_and_b32 s4, s9, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s7, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_and_b32 s4, s13, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s10, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s4
; S_SI-NEXT:    s_and_b32 s4, s40, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s6, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_and_b32 s4, s11, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s8, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s4
; S_SI-NEXT:    s_and_b32 s4, s14, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s12, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_and_b32 s4, s41, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s15, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s4
; S_SI-NEXT:    s_and_b32 s4, s43, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s42, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_and_b32 s4, s45, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s44, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s4
; S_SI-NEXT:    s_and_b32 s4, s47, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s46, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_and_b32 s4, s57, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s56, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s4
; S_SI-NEXT:    s_and_b32 s4, s59, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s58, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_and_b32 s4, s61, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s60, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s4
; S_SI-NEXT:    s_and_b32 s4, s63, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s62, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_cbranch_execnz .LBB31_3
; S_SI-NEXT:  .LBB31_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s11, s11, 3
; S_SI-NEXT:    s_and_b32 s11, s11, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s8, 8
; S_SI-NEXT:    s_add_i32 s40, s40, 3
; S_SI-NEXT:    s_or_b32 s8, s8, s11
; S_SI-NEXT:    s_and_b32 s11, s40, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s6, 8
; S_SI-NEXT:    s_add_i32 s13, s13, 3
; S_SI-NEXT:    s_add_i32 s9, s9, 3
; S_SI-NEXT:    s_or_b32 s6, s6, s11
; S_SI-NEXT:    s_and_b32 s11, s13, 0xff
; S_SI-NEXT:    s_lshl_b32 s10, s10, 8
; S_SI-NEXT:    s_and_b32 s9, s9, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s7, 8
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_add_i32 s14, s14, 3
; S_SI-NEXT:    s_or_b32 s10, s10, s11
; S_SI-NEXT:    s_or_b32 s7, s7, s9
; S_SI-NEXT:    s_and_b32 s9, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s11, s29, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_add_i32 s63, s63, 3
; S_SI-NEXT:    s_and_b32 s14, s14, 0xff
; S_SI-NEXT:    s_lshl_b32 s12, s12, 8
; S_SI-NEXT:    s_or_b32 s9, s11, s9
; S_SI-NEXT:    s_and_b32 s11, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s13, s27, 8
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_and_b32 s4, s63, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s62, 8
; S_SI-NEXT:    s_add_i32 s61, s61, 3
; S_SI-NEXT:    s_add_i32 s59, s59, 3
; S_SI-NEXT:    s_add_i32 s57, s57, 3
; S_SI-NEXT:    s_add_i32 s47, s47, 3
; S_SI-NEXT:    s_add_i32 s45, s45, 3
; S_SI-NEXT:    s_add_i32 s43, s43, 3
; S_SI-NEXT:    s_add_i32 s41, s41, 3
; S_SI-NEXT:    s_or_b32 s12, s12, s14
; S_SI-NEXT:    s_or_b32 s11, s13, s11
; S_SI-NEXT:    s_and_b32 s13, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s14, s25, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s61, 0xff
; S_SI-NEXT:    s_lshl_b32 s60, s60, 8
; S_SI-NEXT:    s_and_b32 s59, s59, 0xff
; S_SI-NEXT:    s_lshl_b32 s58, s58, 8
; S_SI-NEXT:    s_and_b32 s57, s57, 0xff
; S_SI-NEXT:    s_lshl_b32 s56, s56, 8
; S_SI-NEXT:    s_and_b32 s47, s47, 0xff
; S_SI-NEXT:    s_lshl_b32 s46, s46, 8
; S_SI-NEXT:    s_and_b32 s45, s45, 0xff
; S_SI-NEXT:    s_lshl_b32 s44, s44, 8
; S_SI-NEXT:    s_and_b32 s43, s43, 0xff
; S_SI-NEXT:    s_lshl_b32 s42, s42, 8
; S_SI-NEXT:    s_and_b32 s41, s41, 0xff
; S_SI-NEXT:    s_lshl_b32 s15, s15, 8
; S_SI-NEXT:    s_or_b32 s13, s14, s13
; S_SI-NEXT:    s_and_b32 s14, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s22, s23, 8
; S_SI-NEXT:    s_and_b32 s20, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s21, s21, 8
; S_SI-NEXT:    s_and_b32 s18, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s19, s19, 8
; S_SI-NEXT:    s_and_b32 s16, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s17, s17, 8
; S_SI-NEXT:    s_or_b32 s5, s60, s5
; S_SI-NEXT:    s_or_b32 s58, s58, s59
; S_SI-NEXT:    s_or_b32 s56, s56, s57
; S_SI-NEXT:    s_or_b32 s46, s46, s47
; S_SI-NEXT:    s_or_b32 s44, s44, s45
; S_SI-NEXT:    s_or_b32 s42, s42, s43
; S_SI-NEXT:    s_or_b32 s15, s15, s41
; S_SI-NEXT:    s_or_b32 s14, s22, s14
; S_SI-NEXT:    s_or_b32 s20, s21, s20
; S_SI-NEXT:    s_or_b32 s18, s19, s18
; S_SI-NEXT:    s_or_b32 s16, s17, s16
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_addk_i32 s5, 0x300
; S_SI-NEXT:    s_addk_i32 s58, 0x300
; S_SI-NEXT:    s_addk_i32 s56, 0x300
; S_SI-NEXT:    s_addk_i32 s46, 0x300
; S_SI-NEXT:    s_addk_i32 s44, 0x300
; S_SI-NEXT:    s_addk_i32 s42, 0x300
; S_SI-NEXT:    s_addk_i32 s15, 0x300
; S_SI-NEXT:    s_addk_i32 s12, 0x300
; S_SI-NEXT:    s_addk_i32 s8, 0x300
; S_SI-NEXT:    s_addk_i32 s6, 0x300
; S_SI-NEXT:    s_addk_i32 s10, 0x300
; S_SI-NEXT:    s_addk_i32 s7, 0x300
; S_SI-NEXT:    s_addk_i32 s9, 0x300
; S_SI-NEXT:    s_addk_i32 s11, 0x300
; S_SI-NEXT:    s_addk_i32 s13, 0x300
; S_SI-NEXT:    s_addk_i32 s14, 0x300
; S_SI-NEXT:    s_addk_i32 s20, 0x300
; S_SI-NEXT:    s_addk_i32 s18, 0x300
; S_SI-NEXT:    s_addk_i32 s16, 0x300
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s14
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s10
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s8
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s12
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s42
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s44
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s46
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s56
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s58
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:  .LBB31_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB31_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB31_2
;
; S_VI-LABEL: bitcast_v40i8_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v28, v14
; S_VI-NEXT:    v_mov_b32_e32 v31, v13
; S_VI-NEXT:    v_mov_b32_e32 v36, v12
; S_VI-NEXT:    v_mov_b32_e32 v29, v10
; S_VI-NEXT:    v_mov_b32_e32 v33, v9
; S_VI-NEXT:    v_mov_b32_e32 v27, v8
; S_VI-NEXT:    v_mov_b32_e32 v38, v6
; S_VI-NEXT:    v_mov_b32_e32 v34, v5
; S_VI-NEXT:    v_mov_b32_e32 v30, v4
; S_VI-NEXT:    v_mov_b32_e32 v37, v2
; S_VI-NEXT:    v_mov_b32_e32 v35, v1
; S_VI-NEXT:    v_mov_b32_e32 v32, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v39, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v49, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB31_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s29, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v35
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v32, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v34
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_VI-NEXT:    v_or_b32_sdwa v0, v37, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v30, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v33
; S_VI-NEXT:    v_or_b32_sdwa v0, v38, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v27, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v36, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v28, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v16, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v18, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v20, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v22, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v24, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB31_3
; S_VI-NEXT:  .LBB31_2: ; %cmp.true
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 3, v30
; S_VI-NEXT:    v_and_b32_e32 v7, 0xff, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v35
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v27
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v34
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v36
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_lshl_b32 s10, s29, 8
; S_VI-NEXT:    s_and_b32 s11, s28, 0xff
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v8
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v33
; S_VI-NEXT:    v_add_u32_e32 v11, vcc, 3, v16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_lshl_b32 s9, s25, 8
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s24, 0xff
; S_VI-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v9
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 24, v17
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v31
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v28
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_and_b32 s11, s20, 0xff
; S_VI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v10
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s7, s17, 8
; S_VI-NEXT:    v_or_b32_sdwa v17, v49, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_or_b32 s8, s8, s11
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 16, v11
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v20
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 0x300, v17
; S_VI-NEXT:    s_or_b32 s7, s7, s11
; S_VI-NEXT:    s_and_b32 s13, s18, 0xff
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v7
; S_VI-NEXT:    s_lshl_b32 s6, s19, 24
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v18
; S_VI-NEXT:    s_addk_i32 s7, 0x300
; S_VI-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_VI-NEXT:    s_lshl_b32 s13, s13, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 24, v21
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    v_or_b32_sdwa v18, v19, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_and_b32 s12, s22, 0xff
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    s_or_b32 s6, s6, s13
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v2
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 16, v12
; S_VI-NEXT:    s_lshl_b32 s5, s23, 24
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v24
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 0x300, v18
; S_VI-NEXT:    s_and_b32 s11, s26, 0xff
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s8, 0xffff
; S_VI-NEXT:    s_lshl_b32 s8, s12, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_VI-NEXT:    s_lshl_b32 s4, s27, 24
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v37
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 3, v38
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v29
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v22
; S_VI-NEXT:    s_addk_i32 s9, 0x300
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    s_lshl_b32 s8, s11, 16
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_or_b32_sdwa v20, v23, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v16, v48, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v15, v39, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_or_b32_sdwa v14, v26, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s9, 0xffff
; S_VI-NEXT:    s_or_b32 s4, s4, s8
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v13
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 0x300, v20
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 0x300, v16
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 0x300, v15
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 0x300, v14
; S_VI-NEXT:    s_or_b32 s4, s4, s7
; S_VI-NEXT:    s_and_b32 s7, s10, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v15 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v20 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s6
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s4
; S_VI-NEXT:  .LBB31_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB31_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_VI-NEXT:    s_branch .LBB31_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v14
; S_GFX9-NEXT:    v_mov_b32_e32 v33, v12
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v10
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v34, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v32, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v49, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v50, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v19, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v23, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v21, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB31_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s29, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v1, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v1, s7, v1
; S_GFX9-NEXT:    v_lshl_or_b32 v3, v0, 16, v1
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v31, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v34, v35 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v4, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v27, v37 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v5, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v30, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v6, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v29, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v17 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v7, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v8, v1, 16, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v23 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v21 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB31_3
; S_GFX9-NEXT:  .LBB31_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v8, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v49, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v7, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v17, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v9, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v30
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v48, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v6, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v39, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v10, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v28
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v38, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    v_add_u32_e32 v5, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v27
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v37, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s5, s6, s5
; S_GFX9-NEXT:    s_and_b32 s6, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s27, 8
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    v_add_u32_e32 v11, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v31
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v36, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s23, 8
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    v_add_u32_e32 v4, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v34
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_and_b32 s9, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s10, s17, 8
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v2, 3, v18
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v35, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_or_b32 s9, s10, s9
; S_GFX9-NEXT:    s_and_b32 s10, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s11, s19, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v23, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v50, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v12, 0x300, v3
; S_GFX9-NEXT:    v_add_u32_e32 v3, 3, v32
; S_GFX9-NEXT:    s_or_b32 s10, s11, s10
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v21, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v2, 0x300, v2
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v26, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_addk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_addk_i32 s9, 0x300
; S_GFX9-NEXT:    s_addk_i32 s10, 0x300
; S_GFX9-NEXT:    v_mov_b32_e32 v13, 0xffff
; S_GFX9-NEXT:    v_add_u32_e32 v1, 0x300, v1
; S_GFX9-NEXT:    v_add_u32_e32 v3, 0x300, v3
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s9, s9, s10
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s7, s7, s8
; S_GFX9-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX9-NEXT:    v_and_b32_e32 v13, s4, v13
; S_GFX9-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX9-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_GFX9-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_GFX9-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_GFX9-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX9-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX9-NEXT:    v_lshl_or_b32 v3, v3, 16, v13
; S_GFX9-NEXT:    v_lshl_or_b32 v4, v12, 16, v4
; S_GFX9-NEXT:    v_lshl_or_b32 v5, v11, 16, v5
; S_GFX9-NEXT:    v_lshl_or_b32 v6, v10, 16, v6
; S_GFX9-NEXT:    v_lshl_or_b32 v7, v9, 16, v7
; S_GFX9-NEXT:    v_lshl_or_b32 v8, v8, 16, v2
; S_GFX9-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s9
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s5
; S_GFX9-NEXT:  .LBB31_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB31_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX9-NEXT:    s_branch .LBB31_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v14 :: v_dual_mov_b32 v28, v12
; S_GFX11-NEXT:    v_dual_mov_b32 v27, v10 :: v_dual_mov_b32 v26, v8
; S_GFX11-NEXT:    v_dual_mov_b32 v24, v6 :: v_dual_mov_b32 v23, v0
; S_GFX11-NEXT:    v_dual_mov_b32 v30, v4 :: v_dual_mov_b32 v29, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v32, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v34, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v37, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB31_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s5, s5, s6
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v23
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    s_and_b32 s11, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s12, s29, 8
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_or_b32 s10, s11, s12
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v22
; S_GFX11-NEXT:    v_and_b32_e64 v2, 0xffff, s10
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v30
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v24
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s8, s8, s9
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v28
; S_GFX11-NEXT:    v_lshl_or_b32 v4, v0, 16, v2
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v26
; S_GFX11-NEXT:    v_or_b32_e32 v2, v3, v31
; S_GFX11-NEXT:    v_or_b32_e32 v3, v5, v34
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v27
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v33
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v25
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v18
; S_GFX11-NEXT:    v_or_b32_e32 v9, v6, v35
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v16
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v36
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v37
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v20
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v19
; S_GFX11-NEXT:    v_or_b32_e32 v12, v6, v17
; S_GFX11-NEXT:    v_lshl_or_b32 v6, v0, 16, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v32
; S_GFX11-NEXT:    v_and_b32_e32 v11, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xffff, v7
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v21
; S_GFX11-NEXT:    v_and_b32_e32 v14, 0xffff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshl_or_b32 v7, v9, 16, v11
; S_GFX11-NEXT:    v_lshl_or_b32 v8, v12, 16, v13
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_lshl_or_b32 v9, v10, 16, v14
; S_GFX11-NEXT:    v_lshl_or_b32 v5, v2, 16, v1
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB31_3
; S_GFX11-NEXT:  .LBB31_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_nc_u32_e32 v4, 3, v27
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s5, s29, 8
; S_GFX11-NEXT:    s_and_b32 s4, s28, 0xff
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    s_and_b32 s6, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s27, 8
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_or_b32 s6, s7, s6
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v28
; S_GFX11-NEXT:    v_or_b32_e32 v4, v36, v4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v7, 3, v26
; S_GFX11-NEXT:    s_or_b32 s7, s8, s7
; S_GFX11-NEXT:    s_and_b32 s8, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s23, 8
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_or_b32 s8, s9, s8
; S_GFX11-NEXT:    s_and_b32 s9, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s17, 8
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_or_b32 s9, s10, s9
; S_GFX11-NEXT:    s_and_b32 s10, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s19, 8
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v24
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v7
; S_GFX11-NEXT:    s_or_b32 s10, s11, s10
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    s_addk_i32 s6, 0x300
; S_GFX11-NEXT:    s_addk_i32 s9, 0x300
; S_GFX11-NEXT:    s_addk_i32 s10, 0x300
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v29
; S_GFX11-NEXT:    v_or_b32_e32 v5, v35, v5
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v4, v33, v4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v23
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s0, s0, s1
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s1, s9, s10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v18
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s3, s5, s6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v25
; S_GFX11-NEXT:    s_addk_i32 s7, 0x300
; S_GFX11-NEXT:    s_addk_i32 s8, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v20
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v5
; S_GFX11-NEXT:    v_or_b32_e32 v5, v34, v6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v30
; S_GFX11-NEXT:    v_add_nc_u32_e32 v11, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v10
; S_GFX11-NEXT:    s_pack_ll_b32_b16 s2, s7, s8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v16
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_or_b32_e32 v0, v19, v0
; S_GFX11-NEXT:    v_or_b32_e32 v2, v37, v2
; S_GFX11-NEXT:    v_or_b32_e32 v7, v32, v7
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v4, v22, v4
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    v_or_b32_e32 v1, v21, v1
; S_GFX11-NEXT:    v_or_b32_e32 v3, v17, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v7, 0x300, v7
; S_GFX11-NEXT:    v_or_b32_e32 v6, v31, v6
; S_GFX11-NEXT:    v_add_nc_u32_e32 v4, 0x300, v4
; S_GFX11-NEXT:    v_and_b32_e64 v10, 0xffff, s4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_GFX11-NEXT:    v_lshl_or_b32 v4, v4, 16, v10
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_lshl_or_b32 v5, v6, 16, v7
; S_GFX11-NEXT:    v_lshl_or_b32 v6, v11, 16, v10
; S_GFX11-NEXT:    v_lshl_or_b32 v7, v8, 16, v9
; S_GFX11-NEXT:    v_lshl_or_b32 v8, v3, 16, v2
; S_GFX11-NEXT:    v_mov_b32_e32 v2, s2
; S_GFX11-NEXT:    v_lshl_or_b32 v9, v1, 16, v0
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:  .LBB31_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB31_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX11-NEXT:    s_branch .LBB31_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <5 x double> @bitcast_v20f16_to_v5f64_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v35, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v34, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v33, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v32, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v31, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v30, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v29, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v28, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v27, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v26, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v25, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v24, s26
; S_SI-NEXT:    v_cvt_f16_f32_e32 v23, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v22, s28
; S_SI-NEXT:    v_cvt_f16_f32_e32 v21, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v20, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, v4
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB32_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v35
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v33
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v31
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v29
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v27
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v17
; S_SI-NEXT:    v_or_b32_e32 v0, v34, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v32, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v30, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v28, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v26, v4
; S_SI-NEXT:    v_or_b32_e32 v5, v24, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v22, v6
; S_SI-NEXT:    v_or_b32_e32 v7, v20, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v18, v8
; S_SI-NEXT:    v_or_b32_e32 v9, v16, v9
; S_SI-NEXT:    s_cbranch_execnz .LBB32_3
; S_SI-NEXT:  .LBB32_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v35
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v33
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v34
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v32
; S_SI-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v31
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v30
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v28
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v26
; S_SI-NEXT:    v_or_b32_e32 v2, v3, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v27
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_or_b32_e32 v3, v5, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v23
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v22
; S_SI-NEXT:    v_or_b32_e32 v5, v6, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v20
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_or_b32_e32 v6, v8, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v16
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v10
; S_SI-NEXT:    v_or_b32_e32 v9, v11, v9
; S_SI-NEXT:  .LBB32_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB32_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB32_2
;
; S_VI-LABEL: bitcast_v20f16_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB32_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB32_4
; S_VI-NEXT:  .LBB32_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s4, s25, 16
; S_VI-NEXT:    v_mov_b32_e32 v0, 0x200
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s25, v0
; S_VI-NEXT:    s_lshr_b32 s4, s24, 16
; S_VI-NEXT:    v_or_b32_e32 v9, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s24, v0
; S_VI-NEXT:    s_lshr_b32 s4, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v8, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s23, v0
; S_VI-NEXT:    s_lshr_b32 s4, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v7, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s22, v0
; S_VI-NEXT:    s_lshr_b32 s4, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v6, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s21, v0
; S_VI-NEXT:    s_lshr_b32 s4, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v5, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s20, v0
; S_VI-NEXT:    s_lshr_b32 s4, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v4, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s19, v0
; S_VI-NEXT:    s_lshr_b32 s4, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v3, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s18, v0
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v10, s17, v0
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v10, v1
; S_VI-NEXT:    v_mov_b32_e32 v10, s4
; S_VI-NEXT:    v_add_f16_sdwa v10, v10, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v0, s16, v0
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v10
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB32_3:
; S_VI-NEXT:    s_branch .LBB32_2
; S_VI-NEXT:  .LBB32_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB32_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB32_4
; S_GFX9-NEXT:  .LBB32_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v0, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v9, s25, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s24, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s23, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s22, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s21, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s20, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s19, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s18, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s17, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v0, s16, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB32_3:
; S_GFX9-NEXT:    s_branch .LBB32_2
; S_GFX9-NEXT:  .LBB32_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB32_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB32_4
; S_GFX11-NEXT:  .LBB32_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v8, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v7, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s15 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s14 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s13 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v0, 0x200, s12 op_sel_hi:[0,1]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB32_3:
; S_GFX11-NEXT:    s_branch .LBB32_2
; S_GFX11-NEXT:  .LBB32_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define inreg <20 x half> @bitcast_v5f64_to_v20f16_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB33_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_lshr_b32 s4, s25, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_lshr_b32 s4, s24, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_lshr_b32 s4, s23, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_lshr_b32 s4, s22, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_lshr_b32 s4, s21, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_lshr_b32 s4, s20, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_lshr_b32 s4, s19, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_lshr_b32 s4, s18, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_lshr_b32 s4, s17, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_lshr_b32 s4, s16, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    s_cbranch_execnz .LBB33_3
; S_SI-NEXT:  .LBB33_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_SI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_SI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_SI-NEXT:    v_lshrrev_b32_e32 v20, 16, v0
; S_SI-NEXT:    v_lshrrev_b32_e32 v21, 16, v2
; S_SI-NEXT:    v_lshrrev_b32_e32 v22, 16, v3
; S_SI-NEXT:    v_lshrrev_b32_e32 v23, 16, v4
; S_SI-NEXT:    v_lshrrev_b32_e32 v11, 16, v5
; S_SI-NEXT:    v_lshrrev_b32_e32 v13, 16, v6
; S_SI-NEXT:    v_lshrrev_b32_e32 v15, 16, v7
; S_SI-NEXT:    v_lshrrev_b32_e32 v17, 16, v8
; S_SI-NEXT:    v_lshrrev_b32_e32 v19, 16, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v3
; S_SI-NEXT:    v_lshrrev_b32_e32 v3, 16, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, v9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, v8
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v1
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v0
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, v19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, v15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, v13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v20
; S_SI-NEXT:  .LBB33_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB33_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB33_2
;
; S_VI-LABEL: bitcast_v5f64_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB33_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB33_4
; S_VI-NEXT:  .LBB33_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_VI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB33_3:
; S_VI-NEXT:    s_branch .LBB33_2
; S_VI-NEXT:  .LBB33_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB33_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB33_4
; S_GFX9-NEXT:  .LBB33_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_GFX9-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB33_3:
; S_GFX9-NEXT:    s_branch .LBB33_2
; S_GFX9-NEXT:  .LBB33_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB33_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB33_4
; S_GFX11-NEXT:  .LBB33_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_GFX11-NEXT:    v_add_f64 v[6:7], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[2:3], s[14:15], 1.0
; S_GFX11-NEXT:    v_add_f64 v[0:1], s[12:13], 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB33_3:
; S_GFX11-NEXT:    s_branch .LBB33_2
; S_GFX11-NEXT:  .LBB33_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <5 x i64> @bitcast_v20f16_to_v5i64_inreg(<20 x half> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v20f16_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cvt_f16_f32_e32 v35, s17
; S_SI-NEXT:    v_cvt_f16_f32_e32 v34, s16
; S_SI-NEXT:    v_cvt_f16_f32_e32 v33, s19
; S_SI-NEXT:    v_cvt_f16_f32_e32 v32, s18
; S_SI-NEXT:    v_cvt_f16_f32_e32 v31, s21
; S_SI-NEXT:    v_cvt_f16_f32_e32 v30, s20
; S_SI-NEXT:    v_cvt_f16_f32_e32 v29, s23
; S_SI-NEXT:    v_cvt_f16_f32_e32 v28, s22
; S_SI-NEXT:    v_cvt_f16_f32_e32 v27, s25
; S_SI-NEXT:    v_cvt_f16_f32_e32 v26, s24
; S_SI-NEXT:    v_cvt_f16_f32_e32 v25, s27
; S_SI-NEXT:    v_cvt_f16_f32_e32 v24, s26
; S_SI-NEXT:    v_cvt_f16_f32_e32 v23, s29
; S_SI-NEXT:    v_cvt_f16_f32_e32 v22, s28
; S_SI-NEXT:    v_cvt_f16_f32_e32 v21, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v20, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v19, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v18, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v17, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v16, v4
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v6
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    s_cbranch_scc0 .LBB34_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v35
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v33
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v31
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v29
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v27
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v17
; S_SI-NEXT:    v_or_b32_e32 v0, v34, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v32, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v30, v2
; S_SI-NEXT:    v_or_b32_e32 v3, v28, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v26, v4
; S_SI-NEXT:    v_or_b32_e32 v5, v24, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v22, v6
; S_SI-NEXT:    v_or_b32_e32 v7, v20, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v18, v8
; S_SI-NEXT:    v_or_b32_e32 v9, v16, v9
; S_SI-NEXT:    s_cbranch_execnz .LBB34_3
; S_SI-NEXT:  .LBB34_2: ; %cmp.true
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, v35
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v33
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, v34
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v32
; S_SI-NEXT:    v_add_f32_e32 v0, 0x38000000, v0
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_add_f32_e32 v1, 0x38000000, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v0, v0
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v1, v1
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, v31
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, v30
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v29
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v28
; S_SI-NEXT:    v_add_f32_e32 v2, 0x38000000, v2
; S_SI-NEXT:    v_cvt_f16_f32_e32 v2, v2
; S_SI-NEXT:    v_add_f32_e32 v3, 0x38000000, v3
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v3, v3
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v26
; S_SI-NEXT:    v_or_b32_e32 v2, v3, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, v27
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v4, 0x38000000, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v4, v4
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_or_b32_e32 v3, v5, v3
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, v25
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 16, v4
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, v24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v23
; S_SI-NEXT:    v_add_f32_e32 v5, 0x38000000, v5
; S_SI-NEXT:    v_cvt_f16_f32_e32 v5, v5
; S_SI-NEXT:    v_add_f32_e32 v6, 0x38000000, v6
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v6, v6
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v22
; S_SI-NEXT:    v_or_b32_e32 v5, v6, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 16, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, v21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v20
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v7, 0x38000000, v7
; S_SI-NEXT:    v_cvt_f16_f32_e32 v7, v7
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_or_b32_e32 v6, v8, v6
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, v18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, v17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, v16
; S_SI-NEXT:    v_add_f32_e32 v8, 0x38000000, v8
; S_SI-NEXT:    v_cvt_f16_f32_e32 v8, v8
; S_SI-NEXT:    v_add_f32_e32 v9, 0x38000000, v9
; S_SI-NEXT:    v_add_f32_e32 v10, 0x38000000, v10
; S_SI-NEXT:    v_cvt_f16_f32_e32 v9, v9
; S_SI-NEXT:    v_cvt_f16_f32_e32 v10, v10
; S_SI-NEXT:    v_add_f32_e32 v11, 0x38000000, v11
; S_SI-NEXT:    v_cvt_f16_f32_e32 v11, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_or_b32_e32 v8, v9, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v10
; S_SI-NEXT:    v_or_b32_e32 v9, v11, v9
; S_SI-NEXT:  .LBB34_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB34_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB34_2
;
; S_VI-LABEL: bitcast_v20f16_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB34_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB34_4
; S_VI-NEXT:  .LBB34_2: ; %cmp.true
; S_VI-NEXT:    s_lshr_b32 s4, s25, 16
; S_VI-NEXT:    v_mov_b32_e32 v0, 0x200
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s25, v0
; S_VI-NEXT:    s_lshr_b32 s4, s24, 16
; S_VI-NEXT:    v_or_b32_e32 v9, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s24, v0
; S_VI-NEXT:    s_lshr_b32 s4, s23, 16
; S_VI-NEXT:    v_or_b32_e32 v8, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s23, v0
; S_VI-NEXT:    s_lshr_b32 s4, s22, 16
; S_VI-NEXT:    v_or_b32_e32 v7, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s22, v0
; S_VI-NEXT:    s_lshr_b32 s4, s21, 16
; S_VI-NEXT:    v_or_b32_e32 v6, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s21, v0
; S_VI-NEXT:    s_lshr_b32 s4, s20, 16
; S_VI-NEXT:    v_or_b32_e32 v5, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s20, v0
; S_VI-NEXT:    s_lshr_b32 s4, s19, 16
; S_VI-NEXT:    v_or_b32_e32 v4, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s19, v0
; S_VI-NEXT:    s_lshr_b32 s4, s18, 16
; S_VI-NEXT:    v_or_b32_e32 v3, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v2, s18, v0
; S_VI-NEXT:    s_lshr_b32 s4, s17, 16
; S_VI-NEXT:    v_or_b32_e32 v2, v2, v1
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    v_add_f16_sdwa v1, v1, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v10, s17, v0
; S_VI-NEXT:    s_lshr_b32 s4, s16, 16
; S_VI-NEXT:    v_or_b32_e32 v1, v10, v1
; S_VI-NEXT:    v_mov_b32_e32 v10, s4
; S_VI-NEXT:    v_add_f16_sdwa v10, v10, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_VI-NEXT:    v_add_f16_e32 v0, s16, v0
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v10
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB34_3:
; S_VI-NEXT:    s_branch .LBB34_2
; S_VI-NEXT:  .LBB34_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v20f16_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB34_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB34_4
; S_GFX9-NEXT:  .LBB34_2: ; %cmp.true
; S_GFX9-NEXT:    v_mov_b32_e32 v0, 0x200
; S_GFX9-NEXT:    v_pk_add_f16 v9, s25, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v8, s24, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v7, s23, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v6, s22, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v5, s21, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v4, s20, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v3, s19, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v2, s18, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v1, s17, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    v_pk_add_f16 v0, s16, v0 op_sel_hi:[1,0]
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB34_3:
; S_GFX9-NEXT:    s_branch .LBB34_2
; S_GFX9-NEXT:  .LBB34_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v20f16_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB34_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB34_4
; S_GFX11-NEXT:  .LBB34_2: ; %cmp.true
; S_GFX11-NEXT:    v_pk_add_f16 v9, 0x200, s21 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v8, 0x200, s20 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v7, 0x200, s19 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v6, 0x200, s18 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v5, 0x200, s17 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v4, 0x200, s16 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v3, 0x200, s15 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v2, 0x200, s14 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v1, 0x200, s13 op_sel_hi:[0,1]
; S_GFX11-NEXT:    v_pk_add_f16 v0, 0x200, s12 op_sel_hi:[0,1]
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB34_3:
; S_GFX11-NEXT:    s_branch .LBB34_2
; S_GFX11-NEXT:  .LBB34_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <20 x half> %a, splat (half 0xH0200)
  %a2 = bitcast <20 x half> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <20 x half> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <20 x half> @bitcast_v5i64_to_v20f16_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v20f16_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB35_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_lshr_b32 s4, s25, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s4
; S_SI-NEXT:    s_lshr_b32 s4, s24, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s4
; S_SI-NEXT:    s_lshr_b32 s4, s23, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s4
; S_SI-NEXT:    s_lshr_b32 s4, s22, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s4
; S_SI-NEXT:    s_lshr_b32 s4, s21, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s4
; S_SI-NEXT:    s_lshr_b32 s4, s20, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s4
; S_SI-NEXT:    s_lshr_b32 s4, s19, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s4
; S_SI-NEXT:    s_lshr_b32 s4, s18, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s4
; S_SI-NEXT:    s_lshr_b32 s4, s17, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s4
; S_SI-NEXT:    s_lshr_b32 s4, s16, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s25
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s24
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s16
; S_SI-NEXT:    s_cbranch_execnz .LBB35_3
; S_SI-NEXT:  .LBB35_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s4, s16, 3
; S_SI-NEXT:    s_addc_u32 s5, s17, 0
; S_SI-NEXT:    s_lshr_b32 s6, s4, 16
; S_SI-NEXT:    s_lshr_b32 s7, s5, 16
; S_SI-NEXT:    s_add_u32 s8, s18, 3
; S_SI-NEXT:    s_addc_u32 s9, s19, 0
; S_SI-NEXT:    s_lshr_b32 s10, s8, 16
; S_SI-NEXT:    s_lshr_b32 s11, s9, 16
; S_SI-NEXT:    s_add_u32 s12, s20, 3
; S_SI-NEXT:    s_addc_u32 s13, s21, 0
; S_SI-NEXT:    s_lshr_b32 s14, s12, 16
; S_SI-NEXT:    s_lshr_b32 s15, s13, 16
; S_SI-NEXT:    s_add_u32 s16, s22, 3
; S_SI-NEXT:    s_addc_u32 s17, s23, 0
; S_SI-NEXT:    s_lshr_b32 s18, s16, 16
; S_SI-NEXT:    s_lshr_b32 s19, s17, 16
; S_SI-NEXT:    s_add_u32 s20, s24, 3
; S_SI-NEXT:    s_addc_u32 s21, s25, 0
; S_SI-NEXT:    s_lshr_b32 s22, s20, 16
; S_SI-NEXT:    s_lshr_b32 s23, s21, 16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v18, s21
; S_SI-NEXT:    v_cvt_f32_f16_e32 v16, s20
; S_SI-NEXT:    v_cvt_f32_f16_e32 v14, s17
; S_SI-NEXT:    v_cvt_f32_f16_e32 v12, s16
; S_SI-NEXT:    v_cvt_f32_f16_e32 v10, s13
; S_SI-NEXT:    v_cvt_f32_f16_e32 v8, s12
; S_SI-NEXT:    v_cvt_f32_f16_e32 v6, s9
; S_SI-NEXT:    v_cvt_f32_f16_e32 v4, s8
; S_SI-NEXT:    v_cvt_f32_f16_e32 v2, s5
; S_SI-NEXT:    v_cvt_f32_f16_e32 v0, s4
; S_SI-NEXT:    v_cvt_f32_f16_e32 v19, s23
; S_SI-NEXT:    v_cvt_f32_f16_e32 v17, s22
; S_SI-NEXT:    v_cvt_f32_f16_e32 v15, s19
; S_SI-NEXT:    v_cvt_f32_f16_e32 v13, s18
; S_SI-NEXT:    v_cvt_f32_f16_e32 v11, s15
; S_SI-NEXT:    v_cvt_f32_f16_e32 v9, s14
; S_SI-NEXT:    v_cvt_f32_f16_e32 v7, s11
; S_SI-NEXT:    v_cvt_f32_f16_e32 v5, s10
; S_SI-NEXT:    v_cvt_f32_f16_e32 v3, s7
; S_SI-NEXT:    v_cvt_f32_f16_e32 v1, s6
; S_SI-NEXT:  .LBB35_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB35_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    s_branch .LBB35_2
;
; S_VI-LABEL: bitcast_v5i64_to_v20f16_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB35_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB35_3
; S_VI-NEXT:  .LBB35_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:  .LBB35_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB35_4:
; S_VI-NEXT:    s_branch .LBB35_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v20f16_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB35_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB35_3
; S_GFX9-NEXT:  .LBB35_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:  .LBB35_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB35_4:
; S_GFX9-NEXT:    s_branch .LBB35_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v20f16_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB35_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB35_3
; S_GFX11-NEXT:  .LBB35_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:  .LBB35_3: ; %end
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB35_4:
; S_GFX11-NEXT:    s_branch .LBB35_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <20 x half>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <20 x half>
  br label %end

end:
  %phi = phi <20 x half> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <20 x half> %phi
}

define inreg <5 x double> @bitcast_v40i8_to_v5f64_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_mov_b32_e32 v34, v14
; S_SI-NEXT:    v_mov_b32_e32 v33, v12
; S_SI-NEXT:    v_mov_b32_e32 v32, v10
; S_SI-NEXT:    v_mov_b32_e32 v31, v8
; S_SI-NEXT:    v_mov_b32_e32 v30, v6
; S_SI-NEXT:    v_mov_b32_e32 v29, v4
; S_SI-NEXT:    v_mov_b32_e32 v27, v2
; S_SI-NEXT:    v_mov_b32_e32 v28, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v51, 24, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v49, 24, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v48, 8, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v39, 24, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v38, 8, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v37, 24, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v36, 8, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v35, 24, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v21, 24, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 24, v25
; S_SI-NEXT:    s_cbranch_scc0 .LBB36_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s19, 24
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_lshl_b32 s7, s23, 24
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_lshl_b32 s8, s27, 24
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v28
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v51, v0
; S_SI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v27
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v50
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v49, v1
; S_SI-NEXT:    v_or_b32_e32 v4, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v30
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v48
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v39, v1
; S_SI-NEXT:    v_or_b32_e32 v5, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v32
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v33
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v38
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v6, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v34
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v36
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v18
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v26
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v21, v1
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v22
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v17, v1
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v1
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    s_cbranch_execnz .LBB36_3
; S_SI-NEXT:  .LBB36_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s18, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s19, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s7, s22, 0xff
; S_SI-NEXT:    s_addk_i32 s5, 0x300
; S_SI-NEXT:    s_lshl_b32 s6, s23, 24
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s8, s26, 0xff
; S_SI-NEXT:    s_addk_i32 s6, 0x300
; S_SI-NEXT:    s_lshl_b32 s7, s27, 24
; S_SI-NEXT:    s_lshl_b32 s8, s8, 16
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v28
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    s_addk_i32 s7, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v51, v0
; S_SI-NEXT:    v_or_b32_e32 v0, s7, v0
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v27
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v50, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v49, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v30
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v48, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v39, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v32
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v33
; S_SI-NEXT:    v_or_b32_e32 v0, v38, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v34
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v36, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v26, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v21, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v22
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v19, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v17, v1
; S_SI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:  .LBB36_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB36_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB36_2
;
; S_VI-LABEL: bitcast_v40i8_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v36, v14
; S_VI-NEXT:    v_mov_b32_e32 v37, v13
; S_VI-NEXT:    v_mov_b32_e32 v38, v12
; S_VI-NEXT:    v_mov_b32_e32 v29, v10
; S_VI-NEXT:    v_mov_b32_e32 v28, v9
; S_VI-NEXT:    v_mov_b32_e32 v27, v8
; S_VI-NEXT:    v_mov_b32_e32 v32, v6
; S_VI-NEXT:    v_mov_b32_e32 v31, v5
; S_VI-NEXT:    v_mov_b32_e32 v30, v4
; S_VI-NEXT:    v_mov_b32_e32 v35, v2
; S_VI-NEXT:    v_mov_b32_e32 v34, v1
; S_VI-NEXT:    v_mov_b32_e32 v33, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v49, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v39, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB36_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s29, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v34
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v33, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_VI-NEXT:    v_or_b32_sdwa v0, v35, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v30, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v28
; S_VI-NEXT:    v_or_b32_sdwa v0, v32, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v27, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v37
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v38, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v36, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v16, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v18, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v20, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v24, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB36_3
; S_VI-NEXT:  .LBB36_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s10, s17, 8
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s19, 24
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_lshl_b32 s11, s11, 16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_and_b32 s10, s10, 0xffff
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    s_or_b32 s9, s9, s10
; S_VI-NEXT:    s_and_b32 s10, s20, 0xff
; S_VI-NEXT:    s_or_b32 s8, s8, s10
; S_VI-NEXT:    s_and_b32 s10, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 24
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_lshl_b32 s10, s10, 16
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_and_b32 s8, s8, 0xffff
; S_VI-NEXT:    s_or_b32 s7, s7, s10
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    s_lshl_b32 s6, s25, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s8, s24, 0xff
; S_VI-NEXT:    s_or_b32 s6, s6, s8
; S_VI-NEXT:    s_and_b32 s8, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s27, 24
; S_VI-NEXT:    s_addk_i32 s6, 0x300
; S_VI-NEXT:    s_lshl_b32 s8, s8, 16
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v24
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v20
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 24, v17
; S_VI-NEXT:    v_add_u32_e32 v11, vcc, 3, v16
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v38
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 3, v27
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v30
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v33
; S_VI-NEXT:    s_lshl_b32 s4, s29, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s28, 0xff
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v22
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v18
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v36
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v29
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v35
; S_VI-NEXT:    s_or_b32 s4, s4, s6
; S_VI-NEXT:    v_and_b32_e32 v20, 0xff, v20
; S_VI-NEXT:    v_and_b32_e32 v17, 0xff, v17
; S_VI-NEXT:    v_and_b32_e32 v15, 0xff, v15
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_lshlrev_b32_e32 v8, 24, v21
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v37
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v28
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v31
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v34
; S_VI-NEXT:    s_addk_i32 s4, 0x300
; S_VI-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; S_VI-NEXT:    v_or_b32_sdwa v18, v50, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_VI-NEXT:    v_or_b32_sdwa v16, v49, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; S_VI-NEXT:    v_or_b32_sdwa v14, v48, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_VI-NEXT:    v_or_b32_sdwa v12, v39, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_VI-NEXT:    v_or_b32_sdwa v10, v26, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_VI-NEXT:    v_or_b32_sdwa v2, v19, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v20
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 0x300, v18
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v17
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 0x300, v16
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v15
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 0x300, v14
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v13
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 0x300, v12
; S_VI-NEXT:    v_or_b32_e32 v7, v7, v11
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 0x300, v2
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s9, s9, 0x3000000
; S_VI-NEXT:    s_add_i32 s7, s7, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v8, v8, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v7
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v8
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s9
; S_VI-NEXT:    v_mov_b32_e32 v1, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:  .LBB36_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB36_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_VI-NEXT:    s_branch .LBB36_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v34, v14
; S_GFX9-NEXT:    v_mov_b32_e32 v33, v12
; S_GFX9-NEXT:    v_mov_b32_e32 v32, v10
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v51, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v49, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v48, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB36_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s29, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s7, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v27, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v29, v49 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v30, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v31, v39 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v37 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v34, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v35 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB36_3
; S_GFX9-NEXT:  .LBB36_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_and_b32 s6, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s19, 8
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_or_b32 s4, s4, s6
; S_GFX9-NEXT:    s_and_b32 s6, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s23, 8
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s27, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s8, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s29, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v28
; S_GFX9-NEXT:    s_movk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v51, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX9-NEXT:    v_add_u32_sdwa v0, v0, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s8, v0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v27
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v49, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v30
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v31
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v39, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v32
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v38, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v37, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v34
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v36, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v35, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v18
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v26, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v21, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v17, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s7
; S_GFX9-NEXT:  .LBB36_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB36_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX9-NEXT:    s_branch .LBB36_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v30, v14 :: v_dual_mov_b32 v29, v12
; S_GFX11-NEXT:    v_dual_mov_b32 v28, v10 :: v_dual_mov_b32 v27, v8
; S_GFX11-NEXT:    v_dual_mov_b32 v23, v6 :: v_dual_mov_b32 v24, v4
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v2 :: v_dual_mov_b32 v26, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v37, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v32, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v34, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB36_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v26
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v23
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v27
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v37
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v28
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v34
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v35
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v30
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s9, s9, 16
; S_GFX11-NEXT:    s_and_b32 s10, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s29, 8
; S_GFX11-NEXT:    s_or_b32 s8, s8, s9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v36
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v31
; S_GFX11-NEXT:    s_or_b32 s10, s10, s11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_GFX11-NEXT:    s_and_b32 s10, s10, 0xffff
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v29
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v20
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_or_b32_e32 v4, s10, v0
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v25
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v33
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v22
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v17
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v19
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v32
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v21
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB36_3
; S_GFX11-NEXT:  .LBB36_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s17, 8
; S_GFX11-NEXT:    s_and_b32 s3, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s19, 8
; S_GFX11-NEXT:    s_or_b32 s1, s2, s1
; S_GFX11-NEXT:    s_or_b32 s2, s4, s3
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s21, 8
; S_GFX11-NEXT:    s_and_b32 s4, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s23, 8
; S_GFX11-NEXT:    s_or_b32 s2, s3, s2
; S_GFX11-NEXT:    s_or_b32 s3, s5, s4
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v23
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v27
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v30
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    s_and_b32 s3, s24, 0xff
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    s_lshl_b32 s4, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_or_b32_e32 v2, v34, v2
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v3, v35, v3
; S_GFX11-NEXT:    s_or_b32 s3, s4, s3
; S_GFX11-NEXT:    s_and_b32 s4, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s27, 8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v26
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v31, v6
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v28
; S_GFX11-NEXT:    s_or_b32 s3, s3, s4
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s6, s29, 8
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:    v_or_b32_e32 v0, v37, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v36, v5
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v24
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v18
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v29
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v20
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_or_b32_e32 v4, s5, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v25
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v1, v33, v1
; S_GFX11-NEXT:    v_or_b32_e32 v5, v22, v5
; S_GFX11-NEXT:    v_or_b32_e32 v8, v17, v8
; S_GFX11-NEXT:    v_or_b32_e32 v9, v19, v9
; S_GFX11-NEXT:    v_or_b32_e32 v0, v32, v0
; S_GFX11-NEXT:    v_or_b32_e32 v10, v21, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v9
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 0x300, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s0
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s1 :: v_dual_mov_b32 v2, s2
; S_GFX11-NEXT:  .LBB36_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB36_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX11-NEXT:    s_branch .LBB36_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}

define inreg <40 x i8> @bitcast_v5f64_to_v40i8_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB37_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v1, s24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s25, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s25, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s22
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v14, s23, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s20
; S_SI-NEXT:    v_alignbit_b32 v6, s21, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v15, s21, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v16, s21, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s18
; S_SI-NEXT:    v_alignbit_b32 v8, s19, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v17, s19, v1, 8
; S_SI-NEXT:    v_mov_b32_e32 v1, s16
; S_SI-NEXT:    v_alignbit_b32 v18, s17, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v19, s17, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v20, s17, v1, 8
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:    s_cbranch_execnz .LBB37_4
; S_SI-NEXT:  .LBB37_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[9:10], s[16:17], 1.0
; S_SI-NEXT:    v_add_f64 v[7:8], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[5:6], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[1:2], s[24:25], 1.0
; S_SI-NEXT:    v_add_f64 v[3:4], s[22:23], 1.0
; S_SI-NEXT:    v_readfirstlane_b32 s25, v2
; S_SI-NEXT:    v_readfirstlane_b32 s23, v4
; S_SI-NEXT:    v_readfirstlane_b32 s21, v6
; S_SI-NEXT:    v_readfirstlane_b32 s19, v8
; S_SI-NEXT:    v_readfirstlane_b32 s17, v10
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v1, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s25, v1, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s25, v1, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v13, s23, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v14, s23, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v6, s21, v5, 24
; S_SI-NEXT:    v_alignbit_b32 v15, s21, v5, 16
; S_SI-NEXT:    v_alignbit_b32 v16, s21, v5, 8
; S_SI-NEXT:    v_alignbit_b32 v8, s19, v7, 24
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v7, 16
; S_SI-NEXT:    v_alignbit_b32 v17, s19, v7, 8
; S_SI-NEXT:    v_alignbit_b32 v18, s17, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v19, s17, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v20, s17, v9, 8
; S_SI-NEXT:    s_branch .LBB37_5
; S_SI-NEXT:  .LBB37_3:
; S_SI-NEXT:    ; implicit-def: $vgpr20
; S_SI-NEXT:    ; implicit-def: $vgpr19
; S_SI-NEXT:    ; implicit-def: $vgpr18
; S_SI-NEXT:    ; implicit-def: $sgpr40
; S_SI-NEXT:    ; implicit-def: $sgpr29
; S_SI-NEXT:    ; implicit-def: $sgpr28
; S_SI-NEXT:    ; implicit-def: $vgpr17
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr27
; S_SI-NEXT:    ; implicit-def: $sgpr26
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr16
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $sgpr14
; S_SI-NEXT:    ; implicit-def: $sgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    s_branch .LBB37_2
; S_SI-NEXT:  .LBB37_4:
; S_SI-NEXT:    v_mov_b32_e32 v1, s24
; S_SI-NEXT:    v_mov_b32_e32 v3, s22
; S_SI-NEXT:    v_mov_b32_e32 v5, s20
; S_SI-NEXT:    v_mov_b32_e32 v7, s18
; S_SI-NEXT:    v_mov_b32_e32 v9, s16
; S_SI-NEXT:  .LBB37_5: ; %end
; S_SI-NEXT:    s_and_b32 s4, s17, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s40, 8
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v20, 8, v20
; S_SI-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s29, 0xff
; S_SI-NEXT:    v_or_b32_e32 v9, v9, v20
; S_SI-NEXT:    v_lshlrev_b32_e32 v19, 16, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v18, 24, v18
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s16, s28, 24
; S_SI-NEXT:    v_or_b32_e32 v18, v18, v19
; S_SI-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s16, s5
; S_SI-NEXT:    v_or_b32_e32 v9, v9, v18
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v9, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 4, v0
; S_SI-NEXT:    v_mov_b32_e32 v18, s4
; S_SI-NEXT:    buffer_store_dword v18, v9, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v17
; S_SI-NEXT:    s_and_b32 s4, s19, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 8
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v9
; S_SI-NEXT:    v_and_b32_e32 v9, 0xff, v10
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s26, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 24, v8
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s15, s15, 24
; S_SI-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_SI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s15, s5
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 8, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 12, v0
; S_SI-NEXT:    v_mov_b32_e32 v8, s4
; S_SI-NEXT:    buffer_store_dword v8, v7, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 8, v16
; S_SI-NEXT:    s_and_b32 s4, s21, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s14, 8
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v7
; S_SI-NEXT:    v_and_b32_e32 v7, 0xff, v15
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s13, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 16, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 24, v6
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s12, s12, 24
; S_SI-NEXT:    v_and_b32_e32 v5, 0xffff, v5
; S_SI-NEXT:    v_or_b32_e32 v6, v6, v7
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s12, s5
; S_SI-NEXT:    v_or_b32_e32 v5, v5, v6
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 16, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v5, v6, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 20, v0
; S_SI-NEXT:    v_mov_b32_e32 v6, s4
; S_SI-NEXT:    buffer_store_dword v6, v5, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 8, v14
; S_SI-NEXT:    s_and_b32 s4, s23, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s11, 8
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v5
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v13
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s10, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 24, v4
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s9, s9, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s9, s5
; S_SI-NEXT:    v_or_b32_e32 v3, v3, v4
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 24, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v3, v4, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 28, v0
; S_SI-NEXT:    v_mov_b32_e32 v4, s4
; S_SI-NEXT:    buffer_store_dword v4, v3, s[0:3], 0 offen
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v12
; S_SI-NEXT:    s_and_b32 s4, s25, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s8, 8
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v3
; S_SI-NEXT:    v_and_b32_e32 v3, 0xff, v11
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s7, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 24, v2
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s6, 24
; S_SI-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_SI-NEXT:    v_or_b32_e32 v2, v2, v3
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 32, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_mov_b32_e32 v1, s4
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v5f64_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB37_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s60, s24, 16
; S_VI-NEXT:    s_lshr_b32 s59, s24, 8
; S_VI-NEXT:    s_lshr_b32 s29, s23, 24
; S_VI-NEXT:    s_lshr_b32 s40, s23, 16
; S_VI-NEXT:    s_lshr_b32 s41, s23, 8
; S_VI-NEXT:    s_lshr_b32 s62, s22, 16
; S_VI-NEXT:    s_lshr_b32 s61, s22, 8
; S_VI-NEXT:    s_lshr_b32 s42, s21, 24
; S_VI-NEXT:    s_lshr_b32 s43, s21, 16
; S_VI-NEXT:    s_lshr_b32 s44, s21, 8
; S_VI-NEXT:    s_lshr_b32 s72, s20, 16
; S_VI-NEXT:    s_lshr_b32 s63, s20, 8
; S_VI-NEXT:    s_lshr_b32 s45, s19, 24
; S_VI-NEXT:    s_lshr_b32 s46, s19, 16
; S_VI-NEXT:    s_lshr_b32 s47, s19, 8
; S_VI-NEXT:    s_lshr_b32 s74, s18, 16
; S_VI-NEXT:    s_lshr_b32 s73, s18, 8
; S_VI-NEXT:    s_lshr_b32 s56, s17, 24
; S_VI-NEXT:    s_lshr_b32 s57, s17, 16
; S_VI-NEXT:    s_lshr_b32 s58, s17, 8
; S_VI-NEXT:    s_lshr_b32 s76, s16, 16
; S_VI-NEXT:    s_lshr_b32 s75, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB37_4
; S_VI-NEXT:  .LBB37_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[1:2], s[24:25], 1.0
; S_VI-NEXT:    v_add_f64 v[3:4], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[5:6], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[7:8], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[9:10], s[16:17], 1.0
; S_VI-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_VI-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_VI-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_VI-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_VI-NEXT:    v_readfirstlane_b32 s17, v10
; S_VI-NEXT:    v_readfirstlane_b32 s19, v8
; S_VI-NEXT:    v_readfirstlane_b32 s21, v6
; S_VI-NEXT:    v_readfirstlane_b32 s23, v4
; S_VI-NEXT:    v_readfirstlane_b32 s25, v2
; S_VI-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    v_lshrrev_b32_e32 v17, 16, v1
; S_VI-NEXT:    v_lshrrev_b32_e32 v18, 8, v1
; S_VI-NEXT:    s_lshr_b32 s29, s23, 24
; S_VI-NEXT:    s_lshr_b32 s40, s23, 16
; S_VI-NEXT:    s_lshr_b32 s41, s23, 8
; S_VI-NEXT:    v_lshrrev_b32_e32 v19, 16, v3
; S_VI-NEXT:    v_lshrrev_b32_e32 v20, 8, v3
; S_VI-NEXT:    s_lshr_b32 s42, s21, 24
; S_VI-NEXT:    s_lshr_b32 s43, s21, 16
; S_VI-NEXT:    s_lshr_b32 s44, s21, 8
; S_VI-NEXT:    v_lshrrev_b32_e32 v21, 16, v5
; S_VI-NEXT:    v_lshrrev_b32_e32 v22, 8, v5
; S_VI-NEXT:    s_lshr_b32 s45, s19, 24
; S_VI-NEXT:    s_lshr_b32 s46, s19, 16
; S_VI-NEXT:    s_lshr_b32 s47, s19, 8
; S_VI-NEXT:    v_lshrrev_b32_e32 v23, 16, v7
; S_VI-NEXT:    v_lshrrev_b32_e32 v24, 8, v7
; S_VI-NEXT:    s_lshr_b32 s56, s17, 24
; S_VI-NEXT:    s_lshr_b32 s57, s17, 16
; S_VI-NEXT:    s_lshr_b32 s58, s17, 8
; S_VI-NEXT:    v_lshrrev_b32_e32 v25, 16, v9
; S_VI-NEXT:    v_lshrrev_b32_e32 v26, 8, v9
; S_VI-NEXT:    s_branch .LBB37_5
; S_VI-NEXT:  .LBB37_3:
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    s_branch .LBB37_2
; S_VI-NEXT:  .LBB37_4:
; S_VI-NEXT:    v_mov_b32_e32 v9, s16
; S_VI-NEXT:    v_mov_b32_e32 v7, s18
; S_VI-NEXT:    v_mov_b32_e32 v5, s20
; S_VI-NEXT:    v_mov_b32_e32 v3, s22
; S_VI-NEXT:    v_mov_b32_e32 v1, s24
; S_VI-NEXT:    v_mov_b32_e32 v25, s76
; S_VI-NEXT:    v_mov_b32_e32 v26, s75
; S_VI-NEXT:    v_mov_b32_e32 v23, s74
; S_VI-NEXT:    v_mov_b32_e32 v24, s73
; S_VI-NEXT:    v_mov_b32_e32 v21, s72
; S_VI-NEXT:    v_mov_b32_e32 v22, s63
; S_VI-NEXT:    v_mov_b32_e32 v19, s62
; S_VI-NEXT:    v_mov_b32_e32 v20, s61
; S_VI-NEXT:    v_mov_b32_e32 v17, s60
; S_VI-NEXT:    v_mov_b32_e32 v18, s59
; S_VI-NEXT:    v_mov_b32_e32 v15, s4
; S_VI-NEXT:    v_mov_b32_e32 v14, s6
; S_VI-NEXT:    v_mov_b32_e32 v13, s8
; S_VI-NEXT:    v_mov_b32_e32 v12, s10
; S_VI-NEXT:    v_mov_b32_e32 v11, s12
; S_VI-NEXT:  .LBB37_5: ; %end
; S_VI-NEXT:    s_and_b32 s4, s17, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s58, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s57, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s56, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v26
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v15
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v9, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v25, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v4, s4
; S_VI-NEXT:    s_and_b32 s4, s19, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s47, 8
; S_VI-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 4, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s46, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s45, 8
; S_VI-NEXT:    buffer_store_dword v4, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v24
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v14
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    v_or_b32_sdwa v2, v7, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v23, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 8, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v4, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v4, s4
; S_VI-NEXT:    s_and_b32 s4, s21, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s44, 8
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 12, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s43, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s42, 8
; S_VI-NEXT:    buffer_store_dword v4, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v22
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 8, v13
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    v_or_b32_sdwa v2, v5, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 16, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v4, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 20, v0
; S_VI-NEXT:    v_mov_b32_e32 v4, s4
; S_VI-NEXT:    s_and_b32 s4, s23, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s41, 8
; S_VI-NEXT:    buffer_store_dword v4, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v20
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s40, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s29, 8
; S_VI-NEXT:    v_or_b32_sdwa v2, v3, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 8, v12
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 24, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v3, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 28, v0
; S_VI-NEXT:    v_mov_b32_e32 v3, s4
; S_VI-NEXT:    s_and_b32 s4, s25, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s28, 8
; S_VI-NEXT:    buffer_store_dword v3, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v18
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s27, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s26, 8
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v2, 8, v11
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    v_or_b32_sdwa v2, v17, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 32, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB37_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s60, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s59, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s29, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s40, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s62, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s61, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s42, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s43, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s44, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s45, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s46, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s47, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s74, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s73, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s56, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s57, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s75, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB37_4
; S_GFX9-NEXT:  .LBB37_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[1:2], s[24:25], 1.0
; S_GFX9-NEXT:    v_add_f64 v[3:4], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[5:6], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[7:8], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[9:10], s[16:17], 1.0
; S_GFX9-NEXT:    v_lshrrev_b64 v[11:12], 24, v[1:2]
; S_GFX9-NEXT:    v_lshrrev_b64 v[12:13], 24, v[3:4]
; S_GFX9-NEXT:    v_lshrrev_b64 v[13:14], 24, v[5:6]
; S_GFX9-NEXT:    v_lshrrev_b64 v[14:15], 24, v[7:8]
; S_GFX9-NEXT:    v_readfirstlane_b32 s17, v10
; S_GFX9-NEXT:    v_readfirstlane_b32 s19, v8
; S_GFX9-NEXT:    v_readfirstlane_b32 s21, v6
; S_GFX9-NEXT:    v_readfirstlane_b32 s23, v4
; S_GFX9-NEXT:    v_readfirstlane_b32 s25, v2
; S_GFX9-NEXT:    v_lshrrev_b64 v[15:16], 24, v[9:10]
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v17, 16, v1
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v18, 8, v1
; S_GFX9-NEXT:    s_lshr_b32 s29, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s40, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v19, 16, v3
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v20, 8, v3
; S_GFX9-NEXT:    s_lshr_b32 s42, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s43, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s44, s21, 8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v21, 16, v5
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v22, 8, v5
; S_GFX9-NEXT:    s_lshr_b32 s45, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s46, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s47, s19, 8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v23, 16, v7
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v24, 8, v7
; S_GFX9-NEXT:    s_lshr_b32 s56, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s57, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s17, 8
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v25, 16, v9
; S_GFX9-NEXT:    v_lshrrev_b32_e32 v26, 8, v9
; S_GFX9-NEXT:    s_branch .LBB37_5
; S_GFX9-NEXT:  .LBB37_3:
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB37_2
; S_GFX9-NEXT:  .LBB37_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v25, s76
; S_GFX9-NEXT:    v_mov_b32_e32 v26, s75
; S_GFX9-NEXT:    v_mov_b32_e32 v23, s74
; S_GFX9-NEXT:    v_mov_b32_e32 v24, s73
; S_GFX9-NEXT:    v_mov_b32_e32 v21, s72
; S_GFX9-NEXT:    v_mov_b32_e32 v22, s63
; S_GFX9-NEXT:    v_mov_b32_e32 v19, s62
; S_GFX9-NEXT:    v_mov_b32_e32 v20, s61
; S_GFX9-NEXT:    v_mov_b32_e32 v17, s60
; S_GFX9-NEXT:    v_mov_b32_e32 v18, s59
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s8
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s10
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s12
; S_GFX9-NEXT:  .LBB37_5: ; %end
; S_GFX9-NEXT:    s_and_b32 s4, s17, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s58, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s57, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s56, 8
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v26
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v6, 8, v15
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v9, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v25, v6 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v2, v6 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s4
; S_GFX9-NEXT:    s_and_b32 s4, s19, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s47, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s46, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s45, 8
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v4, 8, v24
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v14
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v7, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v23, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v4, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s4
; S_GFX9-NEXT:    s_and_b32 s4, s21, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s44, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s43, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s42, 8
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v22
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v4, 8, v13
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v5, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v21, v4 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v2, v4 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s4
; S_GFX9-NEXT:    s_and_b32 s4, s23, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s41, 8
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v20
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s40, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s29, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v3, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v3, 8, v12
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    v_or_b32_sdwa v3, v19, v3 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v2, v3 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s4
; S_GFX9-NEXT:    s_and_b32 s4, s25, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s28, 8
; S_GFX9-NEXT:    buffer_store_dword v2, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v18
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s27, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s26, 8
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v2, 8, v11
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    v_or_b32_sdwa v2, v17, v2 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v1, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s4
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s45, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB37_3
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s47, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s46, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s24, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s57, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s56, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s26, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s27, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s28, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s59, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s58, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s29, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s40, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s41, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s60, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s42, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s43, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s63, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s45
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB37_4
; S_GFX11-NEXT:  .LBB37_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[12:13], s[0:1], 1.0
; S_GFX11-NEXT:    v_add_f64 v[10:11], s[2:3], 1.0
; S_GFX11-NEXT:    v_add_f64 v[7:8], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[1:2], s[20:21], 1.0
; S_GFX11-NEXT:    v_readfirstlane_b32 s1, v13
; S_GFX11-NEXT:    v_readfirstlane_b32 s3, v11
; S_GFX11-NEXT:    v_readfirstlane_b32 s17, v8
; S_GFX11-NEXT:    v_readfirstlane_b32 s19, v5
; S_GFX11-NEXT:    v_readfirstlane_b32 s21, v2
; S_GFX11-NEXT:    v_lshrrev_b64 v[14:15], 24, v[10:11]
; S_GFX11-NEXT:    v_lshrrev_b64 v[2:3], 24, v[1:2]
; S_GFX11-NEXT:    v_lshrrev_b64 v[5:6], 24, v[4:5]
; S_GFX11-NEXT:    v_lshrrev_b64 v[8:9], 24, v[7:8]
; S_GFX11-NEXT:    v_lshrrev_b64 v[15:16], 24, v[12:13]
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v3, 16, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v6, 8, v1
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v9, 16, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v11, 8, v4
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v13, 16, v7
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v16, 8, v7
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v17, 16, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v18, 8, v10
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v19, 16, v12
; S_GFX11-NEXT:    v_lshrrev_b32_e32 v20, 8, v12
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s24, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s26, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s27, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s28, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s29, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s40, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s41, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s42, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s43, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s1, 8
; S_GFX11-NEXT:    s_branch .LBB37_5
; S_GFX11-NEXT:  .LBB37_3:
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr63
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    ; implicit-def: $sgpr14
; S_GFX11-NEXT:    s_branch .LBB37_2
; S_GFX11-NEXT:  .LBB37_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s0 :: v_dual_mov_b32 v7, s16
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s2 :: v_dual_mov_b32 v1, s20
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s18 :: v_dual_mov_b32 v15, s4
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s6 :: v_dual_mov_b32 v5, s10
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s8 :: v_dual_mov_b32 v19, s63
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s12 :: v_dual_mov_b32 v17, s61
; S_GFX11-NEXT:    v_dual_mov_b32 v20, s62 :: v_dual_mov_b32 v13, s59
; S_GFX11-NEXT:    v_dual_mov_b32 v18, s60 :: v_dual_mov_b32 v9, s57
; S_GFX11-NEXT:    v_dual_mov_b32 v16, s58 :: v_dual_mov_b32 v11, s56
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s47 :: v_dual_mov_b32 v6, s46
; S_GFX11-NEXT:  .LBB37_5: ; %end
; S_GFX11-NEXT:    s_and_b32 s0, s1, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s44, 8
; S_GFX11-NEXT:    s_and_b32 s2, s43, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s42, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s4
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_lshl_b32 s2, s41, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s3, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s29, 8
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s40, 0xff
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xff, v12
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    v_and_b32_e32 v19, 0xff, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_GFX11-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 8, v8
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v20, 8, v20
; S_GFX11-NEXT:    v_or_b32_e32 v15, v19, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v14, 8, v14
; S_GFX11-NEXT:    v_or_b32_e32 v8, v13, v8
; S_GFX11-NEXT:    v_mov_b32_e32 v13, s0
; S_GFX11-NEXT:    v_or_b32_e32 v12, v12, v20
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xff, v7
; S_GFX11-NEXT:    s_and_b32 s0, s17, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s26, 8
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v18, 8, v18
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xff, v4
; S_GFX11-NEXT:    v_or_b32_e32 v12, v12, v15
; S_GFX11-NEXT:    v_and_b32_e32 v15, 0xff, v17
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v5, 8, v5
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v6, 8, v6
; S_GFX11-NEXT:    v_or_b32_e32 v14, v15, v14
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v15, 8, v16
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v2, 8, v2
; S_GFX11-NEXT:    s_lshl_b32 s3, s23, 8
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v18
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v15
; S_GFX11-NEXT:    v_mov_b32_e32 v15, s1
; S_GFX11-NEXT:    s_lshl_b32 s1, s28, 8
; S_GFX11-NEXT:    v_or_b32_e32 v5, v9, v5
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s27, 0xff
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v7
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_lshl_b32 s2, s25, 8
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v8
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 8, v11
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s19, 0xff
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v6
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s24, 0xff
; S_GFX11-NEXT:    v_or_b32_e32 v4, v4, v8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    v_or_b32_e32 v2, v3, v2
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    v_mov_b32_e32 v8, s0
; S_GFX11-NEXT:    s_and_b32 s0, s21, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s22, 8
; S_GFX11-NEXT:    s_and_b32 s3, s15, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s14, 8
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xffff, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; S_GFX11-NEXT:    v_and_b32_e32 v4, 0xffff, v4
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_GFX11-NEXT:    s_or_b32 s0, s0, s2
; S_GFX11-NEXT:    s_or_b32 s2, s3, s4
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xffff, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    v_or_b32_e32 v14, v10, v14
; S_GFX11-NEXT:    s_or_b32 s0, s0, s2
; S_GFX11-NEXT:    v_or_b32_e32 v9, v4, v5
; S_GFX11-NEXT:    v_mov_b32_e32 v10, s1
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v2
; S_GFX11-NEXT:    v_mov_b32_e32 v2, s0
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[12:15], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[7:10], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[1:2], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <5 x i64> @bitcast_v40i8_to_v5i64_inreg(<40 x i8> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v40i8_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_SI-NEXT:    v_mov_b32_e32 v34, v14
; S_SI-NEXT:    v_mov_b32_e32 v33, v12
; S_SI-NEXT:    v_mov_b32_e32 v32, v10
; S_SI-NEXT:    v_mov_b32_e32 v31, v8
; S_SI-NEXT:    v_mov_b32_e32 v30, v6
; S_SI-NEXT:    v_mov_b32_e32 v29, v4
; S_SI-NEXT:    v_mov_b32_e32 v27, v2
; S_SI-NEXT:    v_mov_b32_e32 v28, v0
; S_SI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_SI-NEXT:    v_lshlrev_b32_e32 v51, 24, v1
; S_SI-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_SI-NEXT:    v_lshlrev_b32_e32 v49, 24, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v48, 8, v7
; S_SI-NEXT:    v_lshlrev_b32_e32 v39, 24, v9
; S_SI-NEXT:    v_lshlrev_b32_e32 v38, 8, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v37, 24, v13
; S_SI-NEXT:    v_lshlrev_b32_e32 v36, 8, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v35, 24, v17
; S_SI-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v21, 24, v21
; S_SI-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_SI-NEXT:    v_lshlrev_b32_e32 v17, 24, v25
; S_SI-NEXT:    s_cbranch_scc0 .LBB38_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s18, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s19, 24
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s22, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_lshl_b32 s7, s23, 24
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s26, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_lshl_b32 s8, s27, 24
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v28
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v51, v0
; S_SI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v27
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v50
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v49, v1
; S_SI-NEXT:    v_or_b32_e32 v4, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v30
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v48
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v39, v1
; S_SI-NEXT:    v_or_b32_e32 v5, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v32
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v33
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v38
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v6, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v34
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v36
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v7, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v18
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v26
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v21, v1
; S_SI-NEXT:    v_or_b32_e32 v8, v0, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v22
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v0, v19
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v17, v1
; S_SI-NEXT:    v_or_b32_e32 v9, v0, v1
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:    s_cbranch_execnz .LBB38_3
; S_SI-NEXT:  .LBB38_2: ; %cmp.true
; S_SI-NEXT:    s_add_i32 s16, s16, 3
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s17, 8
; S_SI-NEXT:    s_add_i32 s18, s18, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s6, s18, 0xff
; S_SI-NEXT:    s_addk_i32 s4, 0x300
; S_SI-NEXT:    s_lshl_b32 s5, s19, 24
; S_SI-NEXT:    s_lshl_b32 s6, s6, 16
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s5, s6
; S_SI-NEXT:    s_add_i32 s20, s20, 3
; S_SI-NEXT:    s_or_b32 s4, s5, s4
; S_SI-NEXT:    s_and_b32 s5, s20, 0xff
; S_SI-NEXT:    s_lshl_b32 s6, s21, 8
; S_SI-NEXT:    s_add_i32 s22, s22, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s7, s22, 0xff
; S_SI-NEXT:    s_addk_i32 s5, 0x300
; S_SI-NEXT:    s_lshl_b32 s6, s23, 24
; S_SI-NEXT:    s_lshl_b32 s7, s7, 16
; S_SI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_SI-NEXT:    s_or_b32 s6, s6, s7
; S_SI-NEXT:    s_add_i32 s24, s24, 3
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_and_b32 s6, s24, 0xff
; S_SI-NEXT:    s_lshl_b32 s7, s25, 8
; S_SI-NEXT:    s_add_i32 s26, s26, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s8, s26, 0xff
; S_SI-NEXT:    s_addk_i32 s6, 0x300
; S_SI-NEXT:    s_lshl_b32 s7, s27, 24
; S_SI-NEXT:    s_lshl_b32 s8, s8, 16
; S_SI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_SI-NEXT:    s_or_b32 s7, s7, s8
; S_SI-NEXT:    s_add_i32 s28, s28, 3
; S_SI-NEXT:    s_or_b32 s6, s7, s6
; S_SI-NEXT:    s_and_b32 s7, s28, 0xff
; S_SI-NEXT:    s_lshl_b32 s8, s29, 8
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v28
; S_SI-NEXT:    s_or_b32 s7, s8, s7
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    s_addk_i32 s7, 0x300
; S_SI-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_SI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_SI-NEXT:    v_or_b32_e32 v0, v51, v0
; S_SI-NEXT:    v_or_b32_e32 v0, s7, v0
; S_SI-NEXT:    v_add_i32_e32 v3, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v27
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v29
; S_SI-NEXT:    v_or_b32_e32 v0, v50, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v49, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v30
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v31
; S_SI-NEXT:    v_or_b32_e32 v0, v48, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v39, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v32
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v33
; S_SI-NEXT:    v_or_b32_e32 v0, v38, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v37, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v6, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v34
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v16
; S_SI-NEXT:    v_or_b32_e32 v0, v36, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v35, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v18
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v20
; S_SI-NEXT:    v_or_b32_e32 v0, v26, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v21, v1
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 0x3000000, v0
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 3, v22
; S_SI-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_SI-NEXT:    v_add_i32_e32 v1, vcc, 3, v24
; S_SI-NEXT:    v_or_b32_e32 v0, v19, v0
; S_SI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 0x300, v0
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_SI-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v17, v1
; S_SI-NEXT:    s_add_i32 s4, s4, 0x3000000
; S_SI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_SI-NEXT:    s_add_i32 s6, s6, 0x3000000
; S_SI-NEXT:    v_or_b32_e32 v0, v1, v0
; S_SI-NEXT:    v_add_i32_e32 v9, vcc, 0x3000000, v0
; S_SI-NEXT:    v_mov_b32_e32 v0, s4
; S_SI-NEXT:    v_mov_b32_e32 v1, s5
; S_SI-NEXT:    v_mov_b32_e32 v2, s6
; S_SI-NEXT:  .LBB38_3: ; %end
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB38_4:
; S_SI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_SI-NEXT:    s_branch .LBB38_2
;
; S_VI-LABEL: bitcast_v40i8_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_VI-NEXT:    v_mov_b32_e32 v36, v14
; S_VI-NEXT:    v_mov_b32_e32 v37, v13
; S_VI-NEXT:    v_mov_b32_e32 v38, v12
; S_VI-NEXT:    v_mov_b32_e32 v29, v10
; S_VI-NEXT:    v_mov_b32_e32 v28, v9
; S_VI-NEXT:    v_mov_b32_e32 v27, v8
; S_VI-NEXT:    v_mov_b32_e32 v32, v6
; S_VI-NEXT:    v_mov_b32_e32 v31, v5
; S_VI-NEXT:    v_mov_b32_e32 v30, v4
; S_VI-NEXT:    v_mov_b32_e32 v35, v2
; S_VI-NEXT:    v_mov_b32_e32 v34, v1
; S_VI-NEXT:    v_mov_b32_e32 v33, v0
; S_VI-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_VI-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_VI-NEXT:    v_lshlrev_b32_e32 v49, 8, v7
; S_VI-NEXT:    v_lshlrev_b32_e32 v48, 8, v11
; S_VI-NEXT:    v_lshlrev_b32_e32 v39, 8, v15
; S_VI-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_VI-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_VI-NEXT:    s_cbranch_scc0 .LBB38_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_and_b32 s4, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s17, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s19, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s21, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s25, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s27, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s7, s28, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s29, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 8, v34
; S_VI-NEXT:    s_and_b32 s7, s7, 0xffff
; S_VI-NEXT:    v_or_b32_sdwa v0, v33, v0 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v31
; S_VI-NEXT:    v_or_b32_e32 v3, s7, v0
; S_VI-NEXT:    v_or_b32_sdwa v0, v35, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v30, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v28
; S_VI-NEXT:    v_or_b32_sdwa v0, v32, v49 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v27, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v37
; S_VI-NEXT:    v_or_b32_sdwa v0, v29, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v38, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v17
; S_VI-NEXT:    v_or_b32_sdwa v0, v36, v39 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v16, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v21
; S_VI-NEXT:    v_or_b32_sdwa v0, v18, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v20, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 8, v25
; S_VI-NEXT:    v_or_b32_sdwa v0, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v1, v24, v1 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_VI-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_VI-NEXT:    v_mov_b32_e32 v0, s4
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    v_mov_b32_e32 v2, s6
; S_VI-NEXT:    s_cbranch_execnz .LBB38_3
; S_VI-NEXT:  .LBB38_2: ; %cmp.true
; S_VI-NEXT:    s_add_i32 s16, s16, 3
; S_VI-NEXT:    s_add_i32 s18, s18, 3
; S_VI-NEXT:    s_lshl_b32 s10, s17, 8
; S_VI-NEXT:    s_and_b32 s11, s16, 0xff
; S_VI-NEXT:    s_or_b32 s10, s10, s11
; S_VI-NEXT:    s_and_b32 s11, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s19, 24
; S_VI-NEXT:    s_addk_i32 s10, 0x300
; S_VI-NEXT:    s_lshl_b32 s11, s11, 16
; S_VI-NEXT:    s_add_i32 s20, s20, 3
; S_VI-NEXT:    s_and_b32 s10, s10, 0xffff
; S_VI-NEXT:    s_or_b32 s9, s9, s11
; S_VI-NEXT:    s_add_i32 s22, s22, 3
; S_VI-NEXT:    s_lshl_b32 s8, s21, 8
; S_VI-NEXT:    s_or_b32 s9, s9, s10
; S_VI-NEXT:    s_and_b32 s10, s20, 0xff
; S_VI-NEXT:    s_or_b32 s8, s8, s10
; S_VI-NEXT:    s_and_b32 s10, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s23, 24
; S_VI-NEXT:    s_addk_i32 s8, 0x300
; S_VI-NEXT:    s_lshl_b32 s10, s10, 16
; S_VI-NEXT:    s_add_i32 s24, s24, 3
; S_VI-NEXT:    s_and_b32 s8, s8, 0xffff
; S_VI-NEXT:    s_or_b32 s7, s7, s10
; S_VI-NEXT:    s_add_i32 s26, s26, 3
; S_VI-NEXT:    s_lshl_b32 s6, s25, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s8, s24, 0xff
; S_VI-NEXT:    s_or_b32 s6, s6, s8
; S_VI-NEXT:    s_and_b32 s8, s26, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s27, 24
; S_VI-NEXT:    s_addk_i32 s6, 0x300
; S_VI-NEXT:    s_lshl_b32 s8, s8, 16
; S_VI-NEXT:    s_add_i32 s28, s28, 3
; S_VI-NEXT:    s_and_b32 s6, s6, 0xffff
; S_VI-NEXT:    s_or_b32 s5, s5, s8
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 3, v24
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 3, v20
; S_VI-NEXT:    v_lshlrev_b32_e32 v7, 24, v17
; S_VI-NEXT:    v_add_u32_e32 v11, vcc, 3, v16
; S_VI-NEXT:    v_add_u32_e32 v13, vcc, 3, v38
; S_VI-NEXT:    v_add_u32_e32 v15, vcc, 3, v27
; S_VI-NEXT:    v_add_u32_e32 v17, vcc, 3, v30
; S_VI-NEXT:    v_add_u32_e32 v20, vcc, 3, v33
; S_VI-NEXT:    s_lshl_b32 s4, s29, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s28, 0xff
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 3, v22
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 3, v18
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 3, v36
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 3, v29
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 3, v32
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 3, v35
; S_VI-NEXT:    s_or_b32 s4, s4, s6
; S_VI-NEXT:    v_and_b32_e32 v20, 0xff, v20
; S_VI-NEXT:    v_and_b32_e32 v17, 0xff, v17
; S_VI-NEXT:    v_and_b32_e32 v15, 0xff, v15
; S_VI-NEXT:    v_and_b32_e32 v13, 0xff, v13
; S_VI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_VI-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_VI-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_VI-NEXT:    v_lshlrev_b32_e32 v0, 24, v25
; S_VI-NEXT:    v_lshlrev_b32_e32 v8, 24, v21
; S_VI-NEXT:    v_lshlrev_b32_e32 v6, 24, v37
; S_VI-NEXT:    v_lshlrev_b32_e32 v5, 24, v28
; S_VI-NEXT:    v_lshlrev_b32_e32 v4, 24, v31
; S_VI-NEXT:    v_lshlrev_b32_e32 v3, 24, v34
; S_VI-NEXT:    s_addk_i32 s4, 0x300
; S_VI-NEXT:    v_lshlrev_b32_e32 v20, 16, v20
; S_VI-NEXT:    v_or_b32_sdwa v18, v50, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v17, 16, v17
; S_VI-NEXT:    v_or_b32_sdwa v16, v49, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v15, 16, v15
; S_VI-NEXT:    v_or_b32_sdwa v14, v48, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v13, 16, v13
; S_VI-NEXT:    v_or_b32_sdwa v12, v39, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_VI-NEXT:    v_or_b32_sdwa v10, v26, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v9, 16, v9
; S_VI-NEXT:    v_or_b32_sdwa v2, v19, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_VI-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    v_or_b32_e32 v3, v3, v20
; S_VI-NEXT:    v_add_u32_e32 v18, vcc, 0x300, v18
; S_VI-NEXT:    v_or_b32_e32 v4, v4, v17
; S_VI-NEXT:    v_add_u32_e32 v16, vcc, 0x300, v16
; S_VI-NEXT:    v_or_b32_e32 v5, v5, v15
; S_VI-NEXT:    v_add_u32_e32 v14, vcc, 0x300, v14
; S_VI-NEXT:    v_or_b32_e32 v6, v6, v13
; S_VI-NEXT:    v_add_u32_e32 v12, vcc, 0x300, v12
; S_VI-NEXT:    v_or_b32_e32 v7, v7, v11
; S_VI-NEXT:    v_add_u32_e32 v10, vcc, 0x300, v10
; S_VI-NEXT:    v_or_b32_e32 v8, v8, v9
; S_VI-NEXT:    v_add_u32_e32 v2, vcc, 0x300, v2
; S_VI-NEXT:    v_or_b32_e32 v0, v0, v1
; S_VI-NEXT:    s_add_i32 s9, s9, 0x3000000
; S_VI-NEXT:    s_add_i32 s7, s7, 0x3000000
; S_VI-NEXT:    s_add_i32 s5, s5, 0x3000000
; S_VI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_VI-NEXT:    v_or_b32_sdwa v4, v4, v18 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v5, v5, v16 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v6, v6, v14 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v7, v7, v12 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v8, v8, v10 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_or_b32_sdwa v0, v0, v2 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:WORD_0
; S_VI-NEXT:    v_add_u32_e32 v3, vcc, 0x3000000, v3
; S_VI-NEXT:    v_add_u32_e32 v4, vcc, 0x3000000, v4
; S_VI-NEXT:    v_add_u32_e32 v5, vcc, 0x3000000, v5
; S_VI-NEXT:    v_add_u32_e32 v6, vcc, 0x3000000, v6
; S_VI-NEXT:    v_add_u32_e32 v7, vcc, 0x3000000, v7
; S_VI-NEXT:    v_add_u32_e32 v8, vcc, 0x3000000, v8
; S_VI-NEXT:    v_add_u32_e32 v9, vcc, 0x3000000, v0
; S_VI-NEXT:    v_mov_b32_e32 v0, s9
; S_VI-NEXT:    v_mov_b32_e32 v1, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:  .LBB38_3: ; %end
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB38_4:
; S_VI-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_VI-NEXT:    s_branch .LBB38_2
;
; S_GFX9-LABEL: bitcast_v40i8_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    v_cmp_ne_u32_e32 vcc, 0, v26
; S_GFX9-NEXT:    v_mov_b32_e32 v34, v14
; S_GFX9-NEXT:    v_mov_b32_e32 v33, v12
; S_GFX9-NEXT:    v_mov_b32_e32 v32, v10
; S_GFX9-NEXT:    v_mov_b32_e32 v31, v8
; S_GFX9-NEXT:    v_mov_b32_e32 v30, v6
; S_GFX9-NEXT:    v_mov_b32_e32 v29, v4
; S_GFX9-NEXT:    v_mov_b32_e32 v27, v2
; S_GFX9-NEXT:    v_mov_b32_e32 v28, v0
; S_GFX9-NEXT:    s_and_b64 s[4:5], vcc, exec
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v51, 8, v1
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v50, 8, v3
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v49, 8, v5
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v48, 8, v7
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v39, 8, v9
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v38, 8, v11
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v37, 8, v13
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v36, 8, v15
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v35, 8, v17
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v26, 8, v19
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v19, 8, v23
; S_GFX9-NEXT:    v_lshlrev_b32_e32 v17, 8, v25
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB38_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s19, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s21, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s23, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s25, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s27, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s29, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v28, v51 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s7, v0
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v27, v50 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v29, v49 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v30, v48 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v31, v39 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v32, v38 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v33, v37 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v34, v36 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v16, v35 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v18, v26 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v20, v21 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v22, v19 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v24, v17 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:BYTE_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s6
; S_GFX9-NEXT:    s_cbranch_execnz .LBB38_3
; S_GFX9-NEXT:  .LBB38_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_i32 s16, s16, 3
; S_GFX9-NEXT:    s_add_i32 s18, s18, 3
; S_GFX9-NEXT:    s_and_b32 s4, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s17, 8
; S_GFX9-NEXT:    s_and_b32 s6, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s19, 8
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_addk_i32 s4, 0x300
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_add_i32 s20, s20, 3
; S_GFX9-NEXT:    s_or_b32 s4, s4, s6
; S_GFX9-NEXT:    s_and_b32 s6, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s21, 8
; S_GFX9-NEXT:    s_add_i32 s22, s22, 3
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s7, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s23, 8
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_addk_i32 s6, 0x300
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_and_b32 s6, s6, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_add_i32 s24, s24, 3
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s7, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX9-NEXT:    s_add_i32 s26, s26, 3
; S_GFX9-NEXT:    s_or_b32 s7, s8, s7
; S_GFX9-NEXT:    s_and_b32 s8, s26, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s27, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    s_addk_i32 s7, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX9-NEXT:    s_add_i32 s28, s28, 3
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s8, s28, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s29, 8
; S_GFX9-NEXT:    s_or_b32 s8, s9, s8
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v28
; S_GFX9-NEXT:    s_movk_i32 s5, 0x300
; S_GFX9-NEXT:    s_addk_i32 s8, 0x300
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v51, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX9-NEXT:    v_add_u32_sdwa v0, v0, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_e32 v3, s8, v0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v27
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v29
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v50, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v49, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v4, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v30
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v31
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v48, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v39, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v5, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v32
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v33
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v38, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v37, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v6, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v34
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v16
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v36, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v35, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v7, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v18
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v20
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v26, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v21, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v8, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_add_u32_e32 v0, 3, v22
; S_GFX9-NEXT:    v_add_u32_e32 v1, 3, v24
; S_GFX9-NEXT:    v_or_b32_sdwa v0, v19, v0 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_or_b32_sdwa v1, v17, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:BYTE_0
; S_GFX9-NEXT:    v_add_u32_e32 v0, 0x300, v0
; S_GFX9-NEXT:    v_add_u32_sdwa v1, v1, s5 dst_sel:WORD_1 dst_unused:UNUSED_PAD src0_sel:DWORD src1_sel:DWORD
; S_GFX9-NEXT:    v_or_b32_sdwa v9, v0, v1 dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0 src1_sel:DWORD
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s6
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s7
; S_GFX9-NEXT:  .LBB38_3: ; %end
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB38_4:
; S_GFX9-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX9-NEXT:    s_branch .LBB38_2
;
; S_GFX11-LABEL: bitcast_v40i8_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    v_cmp_ne_u32_e32 vcc_lo, 0, v22
; S_GFX11-NEXT:    v_dual_mov_b32 v30, v14 :: v_dual_mov_b32 v29, v12
; S_GFX11-NEXT:    v_dual_mov_b32 v28, v10 :: v_dual_mov_b32 v27, v8
; S_GFX11-NEXT:    v_dual_mov_b32 v23, v6 :: v_dual_mov_b32 v24, v4
; S_GFX11-NEXT:    v_dual_mov_b32 v25, v2 :: v_dual_mov_b32 v26, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v37, 8, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v32, 8, v3
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v33, 8, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v34, 8, v7
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v35, 8, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v36, 8, v11
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v22, 8, v13
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v31, 8, v15
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v17, 8, v17
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v19, 8, v19
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v21, 8, v21
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_and_b32 s5, vcc_lo, exec_lo
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB38_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_and_b32 s5, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s1, 8
; S_GFX11-NEXT:    s_and_b32 s7, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s3, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s17, 8
; S_GFX11-NEXT:    s_and_b32 s9, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s19, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s7, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s21, 8
; S_GFX11-NEXT:    s_and_b32 s9, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s23, 8
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s7, s7, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s8, s8, 16
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v26
; S_GFX11-NEXT:    s_or_b32 s7, s7, s8
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v23
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v27
; S_GFX11-NEXT:    s_and_b32 s9, s24, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s25, 8
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v37
; S_GFX11-NEXT:    s_or_b32 s8, s9, s10
; S_GFX11-NEXT:    s_and_b32 s9, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s27, 8
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v28
; S_GFX11-NEXT:    v_or_b32_e32 v2, v2, v34
; S_GFX11-NEXT:    v_or_b32_e32 v3, v3, v35
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v30
; S_GFX11-NEXT:    s_or_b32 s9, s9, s10
; S_GFX11-NEXT:    s_and_b32 s8, s8, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s9, s9, 16
; S_GFX11-NEXT:    s_and_b32 s10, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s29, 8
; S_GFX11-NEXT:    s_or_b32 s8, s8, s9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v36
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v6, v31
; S_GFX11-NEXT:    s_or_b32 s10, s10, s11
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v24
; S_GFX11-NEXT:    s_and_b32 s10, s10, 0xffff
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v29
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v16
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v18
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v20
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s8
; S_GFX11-NEXT:    v_or_b32_e32 v4, s10, v0
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v25
; S_GFX11-NEXT:    v_or_b32_e32 v1, v1, v33
; S_GFX11-NEXT:    v_or_b32_e32 v5, v5, v22
; S_GFX11-NEXT:    v_or_b32_e32 v8, v8, v17
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v19
; S_GFX11-NEXT:    v_or_b32_e32 v0, v0, v32
; S_GFX11-NEXT:    v_or_b32_e32 v10, v10, v21
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s5
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s6 :: v_dual_mov_b32 v2, s7
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB38_3
; S_GFX11-NEXT:  .LBB38_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_i32 s0, s0, 3
; S_GFX11-NEXT:    s_add_i32 s2, s2, 3
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 8
; S_GFX11-NEXT:    s_or_b32 s0, s1, s0
; S_GFX11-NEXT:    s_or_b32 s1, s3, s2
; S_GFX11-NEXT:    s_addk_i32 s0, 0x300
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_add_i32 s16, s16, 3
; S_GFX11-NEXT:    s_add_i32 s18, s18, 3
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_and_b32 s1, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s2, s17, 8
; S_GFX11-NEXT:    s_and_b32 s3, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s4, s19, 8
; S_GFX11-NEXT:    s_or_b32 s1, s2, s1
; S_GFX11-NEXT:    s_or_b32 s2, s4, s3
; S_GFX11-NEXT:    s_addk_i32 s1, 0x300
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s2, s2, 16
; S_GFX11-NEXT:    s_add_i32 s20, s20, 3
; S_GFX11-NEXT:    s_add_i32 s22, s22, 3
; S_GFX11-NEXT:    s_or_b32 s1, s1, s2
; S_GFX11-NEXT:    s_and_b32 s2, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s21, 8
; S_GFX11-NEXT:    s_and_b32 s4, s22, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s23, 8
; S_GFX11-NEXT:    s_or_b32 s2, s3, s2
; S_GFX11-NEXT:    s_or_b32 s3, s5, s4
; S_GFX11-NEXT:    s_addk_i32 s2, 0x300
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 3, v23
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 3, v27
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 3, v30
; S_GFX11-NEXT:    s_add_i32 s24, s24, 3
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_GFX11-NEXT:    s_and_b32 s3, s24, 0xff
; S_GFX11-NEXT:    v_and_b32_e32 v3, 0xff, v3
; S_GFX11-NEXT:    s_lshl_b32 s4, s25, 8
; S_GFX11-NEXT:    s_add_i32 s26, s26, 3
; S_GFX11-NEXT:    v_or_b32_e32 v2, v34, v2
; S_GFX11-NEXT:    v_and_b32_e32 v6, 0xff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v3, v35, v3
; S_GFX11-NEXT:    s_or_b32 s3, s4, s3
; S_GFX11-NEXT:    s_and_b32 s4, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s27, 8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v26
; S_GFX11-NEXT:    s_or_b32 s4, s5, s4
; S_GFX11-NEXT:    v_add_nc_u32_e32 v2, 0x300, v2
; S_GFX11-NEXT:    v_add_nc_u32_e32 v3, 0x300, v3
; S_GFX11-NEXT:    v_or_b32_e32 v6, v31, v6
; S_GFX11-NEXT:    s_addk_i32 s3, 0x300
; S_GFX11-NEXT:    s_addk_i32 s4, 0x300
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v28
; S_GFX11-NEXT:    s_or_b32 s3, s3, s4
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_and_b32_e32 v2, 0xffff, v2
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v3, 16, v3
; S_GFX11-NEXT:    v_add_nc_u32_e32 v6, 0x300, v6
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    s_add_i32 s28, s28, 3
; S_GFX11-NEXT:    s_lshl_b32 s6, s29, 8
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    v_and_b32_e32 v12, 0xffff, v6
; S_GFX11-NEXT:    v_or_b32_e32 v6, v2, v3
; S_GFX11-NEXT:    v_mov_b32_e32 v3, s3
; S_GFX11-NEXT:    v_or_b32_e32 v0, v37, v0
; S_GFX11-NEXT:    v_or_b32_e32 v5, v36, v5
; S_GFX11-NEXT:    s_or_b32 s5, s6, s5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 3, v24
; S_GFX11-NEXT:    s_addk_i32 s5, 0x300
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 3, v16
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 3, v18
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v0, 16, v0
; S_GFX11-NEXT:    v_and_b32_e32 v7, 0xffff, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 3, v29
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 3, v20
; S_GFX11-NEXT:    v_and_b32_e32 v1, 0xff, v1
; S_GFX11-NEXT:    v_or_b32_e32 v4, s5, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 3, v25
; S_GFX11-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_GFX11-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xff, v9
; S_GFX11-NEXT:    v_and_b32_e32 v10, 0xff, v10
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xff, v0
; S_GFX11-NEXT:    v_or_b32_e32 v1, v33, v1
; S_GFX11-NEXT:    v_or_b32_e32 v5, v22, v5
; S_GFX11-NEXT:    v_or_b32_e32 v8, v17, v8
; S_GFX11-NEXT:    v_or_b32_e32 v9, v19, v9
; S_GFX11-NEXT:    v_or_b32_e32 v0, v32, v0
; S_GFX11-NEXT:    v_or_b32_e32 v10, v21, v10
; S_GFX11-NEXT:    v_add_nc_u32_e32 v1, 0x300, v1
; S_GFX11-NEXT:    v_add_nc_u32_e32 v5, 0x300, v5
; S_GFX11-NEXT:    v_add_nc_u32_e32 v8, 0x300, v8
; S_GFX11-NEXT:    v_add_nc_u32_e32 v0, 0x300, v0
; S_GFX11-NEXT:    v_add_nc_u32_e32 v9, 0x300, v9
; S_GFX11-NEXT:    v_add_nc_u32_e32 v10, 0x300, v10
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v1, 16, v1
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v11, 16, v5
; S_GFX11-NEXT:    v_and_b32_e32 v0, 0xffff, v0
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_GFX11-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_GFX11-NEXT:    v_lshlrev_b32_e32 v10, 16, v10
; S_GFX11-NEXT:    v_or_b32_e32 v7, v7, v11
; S_GFX11-NEXT:    v_or_b32_e32 v5, v0, v1
; S_GFX11-NEXT:    v_mov_b32_e32 v0, s0
; S_GFX11-NEXT:    v_or_b32_e32 v8, v12, v8
; S_GFX11-NEXT:    v_or_b32_e32 v9, v9, v10
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s1 :: v_dual_mov_b32 v2, s2
; S_GFX11-NEXT:  .LBB38_3: ; %end
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB38_4:
; S_GFX11-NEXT:    ; implicit-def: $vgpr0_vgpr1_vgpr2_vgpr3_vgpr4_vgpr5_vgpr6_vgpr7_vgpr8_vgpr9_vgpr10_vgpr11_vgpr12_vgpr13_vgpr14_vgpr15
; S_GFX11-NEXT:    s_branch .LBB38_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <40 x i8> %a, splat (i8 3)
  %a2 = bitcast <40 x i8> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <40 x i8> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <40 x i8> @bitcast_v5i64_to_v40i8_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v40i8_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB39_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    v_mov_b32_e32 v3, s24
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v9, s20
; S_SI-NEXT:    v_mov_b32_e32 v12, s18
; S_SI-NEXT:    v_mov_b32_e32 v15, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s25, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v3, s25, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v6, 24
; S_SI-NEXT:    v_alignbit_b32 v5, s23, v6, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s23, v6, 8
; S_SI-NEXT:    v_alignbit_b32 v7, s21, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v8, s21, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v9, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v12, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s19, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s19, v12, 8
; S_SI-NEXT:    v_alignbit_b32 v13, s17, v15, 24
; S_SI-NEXT:    v_alignbit_b32 v14, s17, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s17, v15, 8
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:    s_cbranch_execnz .LBB39_3
; S_SI-NEXT:  .LBB39_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s16, s16, 3
; S_SI-NEXT:    s_addc_u32 s17, s17, 0
; S_SI-NEXT:    s_add_u32 s18, s18, 3
; S_SI-NEXT:    s_addc_u32 s19, s19, 0
; S_SI-NEXT:    s_add_u32 s20, s20, 3
; S_SI-NEXT:    s_addc_u32 s21, s21, 0
; S_SI-NEXT:    s_add_u32 s22, s22, 3
; S_SI-NEXT:    s_addc_u32 s23, s23, 0
; S_SI-NEXT:    s_add_u32 s24, s24, 3
; S_SI-NEXT:    s_addc_u32 s25, s25, 0
; S_SI-NEXT:    v_mov_b32_e32 v3, s24
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v9, s20
; S_SI-NEXT:    v_mov_b32_e32 v12, s18
; S_SI-NEXT:    v_mov_b32_e32 v15, s16
; S_SI-NEXT:    v_alignbit_b32 v1, s25, v3, 24
; S_SI-NEXT:    v_alignbit_b32 v2, s25, v3, 16
; S_SI-NEXT:    v_alignbit_b32 v3, s25, v3, 8
; S_SI-NEXT:    v_alignbit_b32 v4, s23, v6, 24
; S_SI-NEXT:    v_alignbit_b32 v5, s23, v6, 16
; S_SI-NEXT:    v_alignbit_b32 v6, s23, v6, 8
; S_SI-NEXT:    v_alignbit_b32 v7, s21, v9, 24
; S_SI-NEXT:    v_alignbit_b32 v8, s21, v9, 16
; S_SI-NEXT:    v_alignbit_b32 v9, s21, v9, 8
; S_SI-NEXT:    v_alignbit_b32 v10, s19, v12, 24
; S_SI-NEXT:    v_alignbit_b32 v11, s19, v12, 16
; S_SI-NEXT:    v_alignbit_b32 v12, s19, v12, 8
; S_SI-NEXT:    v_alignbit_b32 v13, s17, v15, 24
; S_SI-NEXT:    v_alignbit_b32 v14, s17, v15, 16
; S_SI-NEXT:    v_alignbit_b32 v15, s17, v15, 8
; S_SI-NEXT:    s_lshr_b32 s6, s25, 24
; S_SI-NEXT:    s_lshr_b32 s7, s25, 16
; S_SI-NEXT:    s_lshr_b32 s8, s25, 8
; S_SI-NEXT:    s_lshr_b32 s9, s23, 24
; S_SI-NEXT:    s_lshr_b32 s10, s23, 16
; S_SI-NEXT:    s_lshr_b32 s11, s23, 8
; S_SI-NEXT:    s_lshr_b32 s12, s21, 24
; S_SI-NEXT:    s_lshr_b32 s13, s21, 16
; S_SI-NEXT:    s_lshr_b32 s14, s21, 8
; S_SI-NEXT:    s_lshr_b32 s15, s19, 24
; S_SI-NEXT:    s_lshr_b32 s26, s19, 16
; S_SI-NEXT:    s_lshr_b32 s27, s19, 8
; S_SI-NEXT:    s_lshr_b32 s28, s17, 24
; S_SI-NEXT:    s_lshr_b32 s29, s17, 16
; S_SI-NEXT:    s_lshr_b32 s40, s17, 8
; S_SI-NEXT:  .LBB39_3: ; %end
; S_SI-NEXT:    s_and_b32 s4, s16, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v15, 8, v15
; S_SI-NEXT:    v_or_b32_e32 v15, s4, v15
; S_SI-NEXT:    s_and_b32 s4, s17, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s40, 8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s29, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s16, s28, 24
; S_SI-NEXT:    v_and_b32_e32 v14, 0xff, v14
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s16, s5
; S_SI-NEXT:    v_lshlrev_b32_e32 v14, 16, v14
; S_SI-NEXT:    v_lshlrev_b32_e32 v13, 24, v13
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    v_or_b32_e32 v13, v13, v14
; S_SI-NEXT:    v_mov_b32_e32 v14, s4
; S_SI-NEXT:    s_and_b32 s4, s18, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v12, 8, v12
; S_SI-NEXT:    v_or_b32_e32 v12, s4, v12
; S_SI-NEXT:    s_and_b32 s4, s19, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s27, 8
; S_SI-NEXT:    v_and_b32_e32 v11, 0xff, v11
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s26, 0xff
; S_SI-NEXT:    v_and_b32_e32 v15, 0xffff, v15
; S_SI-NEXT:    v_lshlrev_b32_e32 v11, 16, v11
; S_SI-NEXT:    v_lshlrev_b32_e32 v10, 24, v10
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s15, s15, 24
; S_SI-NEXT:    v_or_b32_e32 v13, v15, v13
; S_SI-NEXT:    v_and_b32_e32 v12, 0xffff, v12
; S_SI-NEXT:    v_or_b32_e32 v10, v10, v11
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s15, s5
; S_SI-NEXT:    buffer_store_dword v13, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v13, vcc, 4, v0
; S_SI-NEXT:    v_or_b32_e32 v10, v12, v10
; S_SI-NEXT:    v_add_i32_e32 v11, vcc, 8, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v14, v13, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v10, v11, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v11, s4
; S_SI-NEXT:    s_and_b32 s4, s20, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v9, 8, v9
; S_SI-NEXT:    v_or_b32_e32 v9, s4, v9
; S_SI-NEXT:    s_and_b32 s4, s21, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s14, 8
; S_SI-NEXT:    v_and_b32_e32 v8, 0xff, v8
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s13, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v8, 16, v8
; S_SI-NEXT:    v_lshlrev_b32_e32 v7, 24, v7
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s12, s12, 24
; S_SI-NEXT:    v_and_b32_e32 v9, 0xffff, v9
; S_SI-NEXT:    v_or_b32_e32 v7, v7, v8
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s12, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v10, vcc, 12, v0
; S_SI-NEXT:    v_or_b32_e32 v7, v9, v7
; S_SI-NEXT:    v_add_i32_e32 v8, vcc, 16, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v11, v10, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v7, v8, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v8, s4
; S_SI-NEXT:    s_and_b32 s4, s22, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v6, 8, v6
; S_SI-NEXT:    v_or_b32_e32 v6, s4, v6
; S_SI-NEXT:    s_and_b32 s4, s23, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s11, 8
; S_SI-NEXT:    v_and_b32_e32 v5, 0xff, v5
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s10, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v5, 16, v5
; S_SI-NEXT:    v_lshlrev_b32_e32 v4, 24, v4
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s9, s9, 24
; S_SI-NEXT:    v_and_b32_e32 v6, 0xffff, v6
; S_SI-NEXT:    v_or_b32_e32 v4, v4, v5
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s9, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v7, vcc, 20, v0
; S_SI-NEXT:    v_or_b32_e32 v4, v6, v4
; S_SI-NEXT:    v_add_i32_e32 v5, vcc, 24, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v8, v7, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v4, v5, s[0:3], 0 offen
; S_SI-NEXT:    v_mov_b32_e32 v5, s4
; S_SI-NEXT:    s_and_b32 s4, s24, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v3, 8, v3
; S_SI-NEXT:    v_or_b32_e32 v3, s4, v3
; S_SI-NEXT:    s_and_b32 s4, s25, 0xff
; S_SI-NEXT:    s_lshl_b32 s5, s8, 8
; S_SI-NEXT:    v_and_b32_e32 v2, 0xff, v2
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    s_and_b32 s5, s7, 0xff
; S_SI-NEXT:    v_lshlrev_b32_e32 v2, 16, v2
; S_SI-NEXT:    v_lshlrev_b32_e32 v1, 24, v1
; S_SI-NEXT:    s_lshl_b32 s5, s5, 16
; S_SI-NEXT:    s_lshl_b32 s6, s6, 24
; S_SI-NEXT:    v_and_b32_e32 v3, 0xffff, v3
; S_SI-NEXT:    v_or_b32_e32 v1, v1, v2
; S_SI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_SI-NEXT:    s_or_b32 s5, s6, s5
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_add_i32_e32 v4, vcc, 28, v0
; S_SI-NEXT:    v_or_b32_e32 v1, v3, v1
; S_SI-NEXT:    v_add_i32_e32 v2, vcc, 32, v0
; S_SI-NEXT:    s_or_b32 s4, s4, s5
; S_SI-NEXT:    buffer_store_dword v5, v4, s[0:3], 0 offen
; S_SI-NEXT:    buffer_store_dword v1, v2, s[0:3], 0 offen
; S_SI-NEXT:    v_add_i32_e32 v0, vcc, 36, v0
; S_SI-NEXT:    s_waitcnt expcnt(0)
; S_SI-NEXT:    v_mov_b32_e32 v1, s4
; S_SI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0)
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB39_4:
; S_SI-NEXT:    ; implicit-def: $vgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr14
; S_SI-NEXT:    ; implicit-def: $vgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr40
; S_SI-NEXT:    ; implicit-def: $sgpr29
; S_SI-NEXT:    ; implicit-def: $sgpr28
; S_SI-NEXT:    ; implicit-def: $vgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr11
; S_SI-NEXT:    ; implicit-def: $vgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr27
; S_SI-NEXT:    ; implicit-def: $sgpr26
; S_SI-NEXT:    ; implicit-def: $sgpr15
; S_SI-NEXT:    ; implicit-def: $vgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr8
; S_SI-NEXT:    ; implicit-def: $vgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr14
; S_SI-NEXT:    ; implicit-def: $sgpr13
; S_SI-NEXT:    ; implicit-def: $sgpr12
; S_SI-NEXT:    ; implicit-def: $vgpr6
; S_SI-NEXT:    ; implicit-def: $vgpr5
; S_SI-NEXT:    ; implicit-def: $vgpr4
; S_SI-NEXT:    ; implicit-def: $sgpr11
; S_SI-NEXT:    ; implicit-def: $sgpr10
; S_SI-NEXT:    ; implicit-def: $sgpr9
; S_SI-NEXT:    ; implicit-def: $vgpr3
; S_SI-NEXT:    ; implicit-def: $vgpr2
; S_SI-NEXT:    ; implicit-def: $vgpr1
; S_SI-NEXT:    ; implicit-def: $sgpr8
; S_SI-NEXT:    ; implicit-def: $sgpr7
; S_SI-NEXT:    ; implicit-def: $sgpr6
; S_SI-NEXT:    s_branch .LBB39_2
;
; S_VI-LABEL: bitcast_v5i64_to_v40i8_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB39_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_cbranch_execnz .LBB39_3
; S_VI-NEXT:  .LBB39_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_VI-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_VI-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_VI-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_VI-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_VI-NEXT:    s_lshr_b32 s26, s25, 24
; S_VI-NEXT:    s_lshr_b32 s27, s25, 16
; S_VI-NEXT:    s_lshr_b32 s28, s25, 8
; S_VI-NEXT:    s_lshr_b32 s29, s24, 16
; S_VI-NEXT:    s_lshr_b32 s40, s24, 8
; S_VI-NEXT:    s_lshr_b32 s41, s23, 24
; S_VI-NEXT:    s_lshr_b32 s42, s23, 16
; S_VI-NEXT:    s_lshr_b32 s43, s23, 8
; S_VI-NEXT:    s_lshr_b32 s44, s22, 16
; S_VI-NEXT:    s_lshr_b32 s45, s22, 8
; S_VI-NEXT:    s_lshr_b32 s46, s21, 24
; S_VI-NEXT:    s_lshr_b32 s47, s21, 16
; S_VI-NEXT:    s_lshr_b32 s56, s21, 8
; S_VI-NEXT:    s_lshr_b32 s57, s20, 16
; S_VI-NEXT:    s_lshr_b32 s58, s20, 8
; S_VI-NEXT:    s_lshr_b32 s59, s19, 24
; S_VI-NEXT:    s_lshr_b32 s60, s19, 16
; S_VI-NEXT:    s_lshr_b32 s61, s19, 8
; S_VI-NEXT:    s_lshr_b32 s62, s18, 16
; S_VI-NEXT:    s_lshr_b32 s63, s18, 8
; S_VI-NEXT:    s_lshr_b32 s72, s17, 24
; S_VI-NEXT:    s_lshr_b32 s73, s17, 16
; S_VI-NEXT:    s_lshr_b32 s74, s17, 8
; S_VI-NEXT:    s_lshr_b32 s75, s16, 16
; S_VI-NEXT:    s_lshr_b32 s76, s16, 8
; S_VI-NEXT:  .LBB39_3: ; %end
; S_VI-NEXT:    s_and_b32 s5, s16, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s76, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s75, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s12, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v1, s5
; S_VI-NEXT:    s_and_b32 s5, s17, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s74, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s73, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s72, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s18, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s63, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s62, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s10, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 4, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s19, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s61, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s60, 0xff
; S_VI-NEXT:    s_lshl_b32 s9, s59, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s9
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 8, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s20, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s58, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s57, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s8, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 12, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s21, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s56, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s47, 0xff
; S_VI-NEXT:    s_lshl_b32 s8, s46, 8
; S_VI-NEXT:    s_or_b32 s7, s7, s8
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s7, s7, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 16, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s22, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s45, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s7
; S_VI-NEXT:    s_and_b32 s7, s44, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 8
; S_VI-NEXT:    s_or_b32 s6, s7, s6
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 20, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s23, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s43, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s42, 0xff
; S_VI-NEXT:    s_lshl_b32 s7, s41, 8
; S_VI-NEXT:    s_or_b32 s6, s6, s7
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s6, s6, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 24, v0
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s5
; S_VI-NEXT:    s_and_b32 s5, s24, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s40, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s6, s29, 0xff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 8
; S_VI-NEXT:    s_or_b32 s4, s6, s4
; S_VI-NEXT:    s_and_b32 s5, s5, 0xffff
; S_VI-NEXT:    s_lshl_b32 s4, s4, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 28, v0
; S_VI-NEXT:    s_or_b32 s4, s5, s4
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_mov_b32_e32 v2, s4
; S_VI-NEXT:    s_and_b32 s4, s25, 0xff
; S_VI-NEXT:    s_lshl_b32 s5, s28, 8
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    s_and_b32 s5, s27, 0xff
; S_VI-NEXT:    s_lshl_b32 s6, s26, 8
; S_VI-NEXT:    s_or_b32 s5, s5, s6
; S_VI-NEXT:    s_and_b32 s4, s4, 0xffff
; S_VI-NEXT:    s_lshl_b32 s5, s5, 16
; S_VI-NEXT:    v_add_u32_e32 v1, vcc, 32, v0
; S_VI-NEXT:    s_or_b32 s4, s4, s5
; S_VI-NEXT:    buffer_store_dword v2, v1, s[0:3], 0 offen
; S_VI-NEXT:    v_add_u32_e32 v0, vcc, 36, v0
; S_VI-NEXT:    v_mov_b32_e32 v1, s4
; S_VI-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_VI-NEXT:    s_waitcnt vmcnt(0)
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB39_4:
; S_VI-NEXT:    ; implicit-def: $sgpr76
; S_VI-NEXT:    ; implicit-def: $sgpr75
; S_VI-NEXT:    ; implicit-def: $sgpr12
; S_VI-NEXT:    ; implicit-def: $sgpr74
; S_VI-NEXT:    ; implicit-def: $sgpr73
; S_VI-NEXT:    ; implicit-def: $sgpr72
; S_VI-NEXT:    ; implicit-def: $sgpr63
; S_VI-NEXT:    ; implicit-def: $sgpr62
; S_VI-NEXT:    ; implicit-def: $sgpr10
; S_VI-NEXT:    ; implicit-def: $sgpr61
; S_VI-NEXT:    ; implicit-def: $sgpr60
; S_VI-NEXT:    ; implicit-def: $sgpr59
; S_VI-NEXT:    ; implicit-def: $sgpr58
; S_VI-NEXT:    ; implicit-def: $sgpr57
; S_VI-NEXT:    ; implicit-def: $sgpr8
; S_VI-NEXT:    ; implicit-def: $sgpr56
; S_VI-NEXT:    ; implicit-def: $sgpr47
; S_VI-NEXT:    ; implicit-def: $sgpr46
; S_VI-NEXT:    ; implicit-def: $sgpr45
; S_VI-NEXT:    ; implicit-def: $sgpr44
; S_VI-NEXT:    ; implicit-def: $sgpr6
; S_VI-NEXT:    ; implicit-def: $sgpr43
; S_VI-NEXT:    ; implicit-def: $sgpr42
; S_VI-NEXT:    ; implicit-def: $sgpr41
; S_VI-NEXT:    ; implicit-def: $sgpr40
; S_VI-NEXT:    ; implicit-def: $sgpr29
; S_VI-NEXT:    ; implicit-def: $sgpr4
; S_VI-NEXT:    ; implicit-def: $sgpr28
; S_VI-NEXT:    ; implicit-def: $sgpr27
; S_VI-NEXT:    ; implicit-def: $sgpr26
; S_VI-NEXT:    s_branch .LBB39_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v40i8_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB39_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s29, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s43, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s44, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s56, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s57, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s61, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s62, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s74, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s75, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_GFX9-NEXT:    s_cbranch_execnz .LBB39_3
; S_GFX9-NEXT:  .LBB39_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:    s_lshr_b64 s[4:5], s[24:25], 24
; S_GFX9-NEXT:    s_lshr_b64 s[6:7], s[22:23], 24
; S_GFX9-NEXT:    s_lshr_b64 s[8:9], s[20:21], 24
; S_GFX9-NEXT:    s_lshr_b64 s[10:11], s[18:19], 24
; S_GFX9-NEXT:    s_lshr_b64 s[12:13], s[16:17], 24
; S_GFX9-NEXT:    s_lshr_b32 s26, s25, 24
; S_GFX9-NEXT:    s_lshr_b32 s27, s25, 16
; S_GFX9-NEXT:    s_lshr_b32 s28, s25, 8
; S_GFX9-NEXT:    s_lshr_b32 s29, s24, 16
; S_GFX9-NEXT:    s_lshr_b32 s40, s24, 8
; S_GFX9-NEXT:    s_lshr_b32 s41, s23, 24
; S_GFX9-NEXT:    s_lshr_b32 s42, s23, 16
; S_GFX9-NEXT:    s_lshr_b32 s43, s23, 8
; S_GFX9-NEXT:    s_lshr_b32 s44, s22, 16
; S_GFX9-NEXT:    s_lshr_b32 s45, s22, 8
; S_GFX9-NEXT:    s_lshr_b32 s46, s21, 24
; S_GFX9-NEXT:    s_lshr_b32 s47, s21, 16
; S_GFX9-NEXT:    s_lshr_b32 s56, s21, 8
; S_GFX9-NEXT:    s_lshr_b32 s57, s20, 16
; S_GFX9-NEXT:    s_lshr_b32 s58, s20, 8
; S_GFX9-NEXT:    s_lshr_b32 s59, s19, 24
; S_GFX9-NEXT:    s_lshr_b32 s60, s19, 16
; S_GFX9-NEXT:    s_lshr_b32 s61, s19, 8
; S_GFX9-NEXT:    s_lshr_b32 s62, s18, 16
; S_GFX9-NEXT:    s_lshr_b32 s63, s18, 8
; S_GFX9-NEXT:    s_lshr_b32 s72, s17, 24
; S_GFX9-NEXT:    s_lshr_b32 s73, s17, 16
; S_GFX9-NEXT:    s_lshr_b32 s74, s17, 8
; S_GFX9-NEXT:    s_lshr_b32 s75, s16, 16
; S_GFX9-NEXT:    s_lshr_b32 s76, s16, 8
; S_GFX9-NEXT:  .LBB39_3: ; %end
; S_GFX9-NEXT:    s_and_b32 s5, s16, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s76, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s75, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s12, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s17, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s74, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s73, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s72, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s18, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s63, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s62, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s10, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:4
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s19, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s61, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s60, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s9, s59, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s9
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:8
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s20, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s58, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s57, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s8, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:12
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s21, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s56, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s47, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s8, s46, 8
; S_GFX9-NEXT:    s_or_b32 s7, s7, s8
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s22, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s45, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s7
; S_GFX9-NEXT:    s_and_b32 s7, s44, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 8
; S_GFX9-NEXT:    s_or_b32 s6, s7, s6
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:20
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s23, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s43, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s42, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s7, s41, 8
; S_GFX9-NEXT:    s_or_b32 s6, s6, s7
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:24
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s5
; S_GFX9-NEXT:    s_and_b32 s5, s24, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s40, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s6, s29, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s4, s4, 8
; S_GFX9-NEXT:    s_or_b32 s4, s6, s4
; S_GFX9-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s4, s4, 16
; S_GFX9-NEXT:    s_or_b32 s4, s5, s4
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:28
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s4
; S_GFX9-NEXT:    s_and_b32 s4, s25, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s5, s28, 8
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    s_and_b32 s5, s27, 0xff
; S_GFX9-NEXT:    s_lshl_b32 s6, s26, 8
; S_GFX9-NEXT:    s_or_b32 s5, s5, s6
; S_GFX9-NEXT:    s_and_b32 s4, s4, 0xffff
; S_GFX9-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX9-NEXT:    s_or_b32 s4, s4, s5
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:32
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s4
; S_GFX9-NEXT:    buffer_store_dword v1, v0, s[0:3], 0 offen offset:36
; S_GFX9-NEXT:    s_waitcnt vmcnt(0)
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB39_4:
; S_GFX9-NEXT:    ; implicit-def: $sgpr76
; S_GFX9-NEXT:    ; implicit-def: $sgpr75
; S_GFX9-NEXT:    ; implicit-def: $sgpr12
; S_GFX9-NEXT:    ; implicit-def: $sgpr74
; S_GFX9-NEXT:    ; implicit-def: $sgpr73
; S_GFX9-NEXT:    ; implicit-def: $sgpr72
; S_GFX9-NEXT:    ; implicit-def: $sgpr63
; S_GFX9-NEXT:    ; implicit-def: $sgpr62
; S_GFX9-NEXT:    ; implicit-def: $sgpr10
; S_GFX9-NEXT:    ; implicit-def: $sgpr61
; S_GFX9-NEXT:    ; implicit-def: $sgpr60
; S_GFX9-NEXT:    ; implicit-def: $sgpr59
; S_GFX9-NEXT:    ; implicit-def: $sgpr58
; S_GFX9-NEXT:    ; implicit-def: $sgpr57
; S_GFX9-NEXT:    ; implicit-def: $sgpr8
; S_GFX9-NEXT:    ; implicit-def: $sgpr56
; S_GFX9-NEXT:    ; implicit-def: $sgpr47
; S_GFX9-NEXT:    ; implicit-def: $sgpr46
; S_GFX9-NEXT:    ; implicit-def: $sgpr45
; S_GFX9-NEXT:    ; implicit-def: $sgpr44
; S_GFX9-NEXT:    ; implicit-def: $sgpr6
; S_GFX9-NEXT:    ; implicit-def: $sgpr43
; S_GFX9-NEXT:    ; implicit-def: $sgpr42
; S_GFX9-NEXT:    ; implicit-def: $sgpr41
; S_GFX9-NEXT:    ; implicit-def: $sgpr40
; S_GFX9-NEXT:    ; implicit-def: $sgpr29
; S_GFX9-NEXT:    ; implicit-def: $sgpr4
; S_GFX9-NEXT:    ; implicit-def: $sgpr28
; S_GFX9-NEXT:    ; implicit-def: $sgpr27
; S_GFX9-NEXT:    ; implicit-def: $sgpr26
; S_GFX9-NEXT:    s_branch .LBB39_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v40i8_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s63, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB39_4
; S_GFX11-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s40, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s45, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s58, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s0, 8
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[0:1], 24
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s63
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB39_3
; S_GFX11-NEXT:  .LBB39_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:    s_lshr_b64 s[6:7], s[18:19], 24
; S_GFX11-NEXT:    s_lshr_b64 s[4:5], s[20:21], 24
; S_GFX11-NEXT:    s_lshr_b64 s[8:9], s[16:17], 24
; S_GFX11-NEXT:    s_lshr_b64 s[10:11], s[2:3], 24
; S_GFX11-NEXT:    s_lshr_b64 s[12:13], s[0:1], 24
; S_GFX11-NEXT:    s_lshr_b32 s14, s21, 24
; S_GFX11-NEXT:    s_lshr_b32 s15, s21, 16
; S_GFX11-NEXT:    s_lshr_b32 s22, s21, 8
; S_GFX11-NEXT:    s_lshr_b32 s23, s20, 16
; S_GFX11-NEXT:    s_lshr_b32 s24, s20, 8
; S_GFX11-NEXT:    s_lshr_b32 s25, s19, 24
; S_GFX11-NEXT:    s_lshr_b32 s26, s19, 16
; S_GFX11-NEXT:    s_lshr_b32 s27, s19, 8
; S_GFX11-NEXT:    s_lshr_b32 s28, s18, 16
; S_GFX11-NEXT:    s_lshr_b32 s29, s18, 8
; S_GFX11-NEXT:    s_lshr_b32 s40, s17, 24
; S_GFX11-NEXT:    s_lshr_b32 s41, s17, 16
; S_GFX11-NEXT:    s_lshr_b32 s42, s17, 8
; S_GFX11-NEXT:    s_lshr_b32 s43, s16, 16
; S_GFX11-NEXT:    s_lshr_b32 s44, s16, 8
; S_GFX11-NEXT:    s_lshr_b32 s45, s3, 24
; S_GFX11-NEXT:    s_lshr_b32 s46, s3, 16
; S_GFX11-NEXT:    s_lshr_b32 s47, s3, 8
; S_GFX11-NEXT:    s_lshr_b32 s56, s2, 16
; S_GFX11-NEXT:    s_lshr_b32 s57, s2, 8
; S_GFX11-NEXT:    s_lshr_b32 s58, s1, 24
; S_GFX11-NEXT:    s_lshr_b32 s59, s1, 16
; S_GFX11-NEXT:    s_lshr_b32 s60, s1, 8
; S_GFX11-NEXT:    s_lshr_b32 s61, s0, 16
; S_GFX11-NEXT:    s_lshr_b32 s62, s0, 8
; S_GFX11-NEXT:  .LBB39_3: ; %end
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s62, 8
; S_GFX11-NEXT:    s_and_b32 s7, s61, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s12, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s5
; S_GFX11-NEXT:    s_or_b32 s5, s7, s9
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s60, 8
; S_GFX11-NEXT:    s_and_b32 s9, s59, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s11, s58, 8
; S_GFX11-NEXT:    s_or_b32 s1, s1, s7
; S_GFX11-NEXT:    s_or_b32 s7, s9, s11
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX11-NEXT:    s_and_b32 s1, s1, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s5
; S_GFX11-NEXT:    s_or_b32 s1, s1, s7
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s57, 8
; S_GFX11-NEXT:    s_and_b32 s7, s56, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s9, s10, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s5
; S_GFX11-NEXT:    s_or_b32 s5, s7, s9
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s47, 8
; S_GFX11-NEXT:    s_and_b32 s9, s46, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s10, s45, 8
; S_GFX11-NEXT:    s_or_b32 s3, s3, s7
; S_GFX11-NEXT:    s_or_b32 s7, s9, s10
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s5, s5, 16
; S_GFX11-NEXT:    s_and_b32 s3, s3, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s7, s7, 16
; S_GFX11-NEXT:    s_or_b32 s2, s2, s5
; S_GFX11-NEXT:    s_or_b32 s3, s3, s7
; S_GFX11-NEXT:    v_dual_mov_b32 v1, s0 :: v_dual_mov_b32 v2, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v3, s2 :: v_dual_mov_b32 v4, s3
; S_GFX11-NEXT:    s_and_b32 s0, s16, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s44, 8
; S_GFX11-NEXT:    s_and_b32 s2, s43, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s8, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s17, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s42, 8
; S_GFX11-NEXT:    s_and_b32 s5, s41, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s7, s40, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s7
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s18, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s29, 8
; S_GFX11-NEXT:    s_and_b32 s5, s28, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s6
; S_GFX11-NEXT:    s_and_b32 s5, s19, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s6, s27, 8
; S_GFX11-NEXT:    s_and_b32 s7, s26, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s8, s25, 8
; S_GFX11-NEXT:    s_or_b32 s5, s5, s6
; S_GFX11-NEXT:    s_or_b32 s6, s7, s8
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_and_b32 s5, s5, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s6, s6, 16
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s5, s6
; S_GFX11-NEXT:    v_dual_mov_b32 v5, s0 :: v_dual_mov_b32 v6, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v7, s2 :: v_dual_mov_b32 v8, s3
; S_GFX11-NEXT:    s_and_b32 s0, s20, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s1, s24, 8
; S_GFX11-NEXT:    s_and_b32 s2, s23, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s4, 8
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_and_b32 s2, s21, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s3, s22, 8
; S_GFX11-NEXT:    s_and_b32 s4, s15, 0xff
; S_GFX11-NEXT:    s_lshl_b32 s5, s14, 8
; S_GFX11-NEXT:    s_or_b32 s2, s2, s3
; S_GFX11-NEXT:    s_or_b32 s3, s4, s5
; S_GFX11-NEXT:    s_and_b32 s0, s0, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s1, s1, 16
; S_GFX11-NEXT:    s_and_b32 s2, s2, 0xffff
; S_GFX11-NEXT:    s_lshl_b32 s3, s3, 16
; S_GFX11-NEXT:    s_or_b32 s0, s0, s1
; S_GFX11-NEXT:    s_or_b32 s1, s2, s3
; S_GFX11-NEXT:    s_delay_alu instid0(SALU_CYCLE_1)
; S_GFX11-NEXT:    v_dual_mov_b32 v9, s0 :: v_dual_mov_b32 v10, s1
; S_GFX11-NEXT:    s_clause 0x2
; S_GFX11-NEXT:    scratch_store_b128 v0, v[1:4], off
; S_GFX11-NEXT:    scratch_store_b128 v0, v[5:8], off offset:16
; S_GFX11-NEXT:    scratch_store_b64 v0, v[9:10], off offset:32
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB39_4:
; S_GFX11-NEXT:    ; implicit-def: $sgpr62
; S_GFX11-NEXT:    ; implicit-def: $sgpr61
; S_GFX11-NEXT:    ; implicit-def: $sgpr12
; S_GFX11-NEXT:    ; implicit-def: $sgpr60
; S_GFX11-NEXT:    ; implicit-def: $sgpr59
; S_GFX11-NEXT:    ; implicit-def: $sgpr58
; S_GFX11-NEXT:    ; implicit-def: $sgpr57
; S_GFX11-NEXT:    ; implicit-def: $sgpr56
; S_GFX11-NEXT:    ; implicit-def: $sgpr10
; S_GFX11-NEXT:    ; implicit-def: $sgpr47
; S_GFX11-NEXT:    ; implicit-def: $sgpr46
; S_GFX11-NEXT:    ; implicit-def: $sgpr45
; S_GFX11-NEXT:    ; implicit-def: $sgpr44
; S_GFX11-NEXT:    ; implicit-def: $sgpr43
; S_GFX11-NEXT:    ; implicit-def: $sgpr8
; S_GFX11-NEXT:    ; implicit-def: $sgpr42
; S_GFX11-NEXT:    ; implicit-def: $sgpr41
; S_GFX11-NEXT:    ; implicit-def: $sgpr40
; S_GFX11-NEXT:    ; implicit-def: $sgpr29
; S_GFX11-NEXT:    ; implicit-def: $sgpr28
; S_GFX11-NEXT:    ; implicit-def: $sgpr6
; S_GFX11-NEXT:    ; implicit-def: $sgpr27
; S_GFX11-NEXT:    ; implicit-def: $sgpr26
; S_GFX11-NEXT:    ; implicit-def: $sgpr25
; S_GFX11-NEXT:    ; implicit-def: $sgpr24
; S_GFX11-NEXT:    ; implicit-def: $sgpr23
; S_GFX11-NEXT:    ; implicit-def: $sgpr4
; S_GFX11-NEXT:    ; implicit-def: $sgpr22
; S_GFX11-NEXT:    ; implicit-def: $sgpr15
; S_GFX11-NEXT:    ; implicit-def: $sgpr14
; S_GFX11-NEXT:    s_branch .LBB39_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <40 x i8>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <40 x i8>
  br label %end

end:
  %phi = phi <40 x i8> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <40 x i8> %phi
}

define inreg <5 x i64> @bitcast_v5f64_to_v5i64_inreg(<5 x double> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5f64_to_v5i64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB40_3
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB40_4
; S_SI-NEXT:  .LBB40_2: ; %cmp.true
; S_SI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_SI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_SI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_SI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_SI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB40_3:
; S_SI-NEXT:    s_branch .LBB40_2
; S_SI-NEXT:  .LBB40_4:
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    v_mov_b32_e32 v10, s26
; S_SI-NEXT:    v_mov_b32_e32 v11, s27
; S_SI-NEXT:    v_mov_b32_e32 v12, s28
; S_SI-NEXT:    v_mov_b32_e32 v13, s29
; S_SI-NEXT:    v_mov_b32_e32 v14, s30
; S_SI-NEXT:    v_mov_b32_e32 v15, s31
; S_SI-NEXT:    s_setpc_b64 s[30:31]
;
; S_VI-LABEL: bitcast_v5f64_to_v5i64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB40_3
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB40_4
; S_VI-NEXT:  .LBB40_2: ; %cmp.true
; S_VI-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_VI-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_VI-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_VI-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_VI-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB40_3:
; S_VI-NEXT:    s_branch .LBB40_2
; S_VI-NEXT:  .LBB40_4:
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    v_mov_b32_e32 v10, s26
; S_VI-NEXT:    v_mov_b32_e32 v11, s27
; S_VI-NEXT:    v_mov_b32_e32 v12, s28
; S_VI-NEXT:    v_mov_b32_e32 v13, s29
; S_VI-NEXT:    v_mov_b32_e32 v14, s30
; S_VI-NEXT:    v_mov_b32_e32 v15, s31
; S_VI-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX9-LABEL: bitcast_v5f64_to_v5i64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB40_3
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB40_4
; S_GFX9-NEXT:  .LBB40_2: ; %cmp.true
; S_GFX9-NEXT:    v_add_f64 v[0:1], s[16:17], 1.0
; S_GFX9-NEXT:    v_add_f64 v[2:3], s[18:19], 1.0
; S_GFX9-NEXT:    v_add_f64 v[4:5], s[20:21], 1.0
; S_GFX9-NEXT:    v_add_f64 v[6:7], s[22:23], 1.0
; S_GFX9-NEXT:    v_add_f64 v[8:9], s[24:25], 1.0
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB40_3:
; S_GFX9-NEXT:    s_branch .LBB40_2
; S_GFX9-NEXT:  .LBB40_4:
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    v_mov_b32_e32 v10, s26
; S_GFX9-NEXT:    v_mov_b32_e32 v11, s27
; S_GFX9-NEXT:    v_mov_b32_e32 v12, s28
; S_GFX9-NEXT:    v_mov_b32_e32 v13, s29
; S_GFX9-NEXT:    v_mov_b32_e32 v14, s30
; S_GFX9-NEXT:    v_mov_b32_e32 v15, s31
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
;
; S_GFX11-LABEL: bitcast_v5f64_to_v5i64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_mov_b32 s15, s3
; S_GFX11-NEXT:    s_mov_b32 s14, s2
; S_GFX11-NEXT:    s_mov_b32 s13, s1
; S_GFX11-NEXT:    s_mov_b32 s12, s0
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s0, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB40_3
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s0
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB40_4
; S_GFX11-NEXT:  .LBB40_2: ; %cmp.true
; S_GFX11-NEXT:    v_add_f64 v[0:1], s[12:13], 1.0
; S_GFX11-NEXT:    v_add_f64 v[2:3], s[14:15], 1.0
; S_GFX11-NEXT:    v_add_f64 v[4:5], s[16:17], 1.0
; S_GFX11-NEXT:    v_add_f64 v[6:7], s[18:19], 1.0
; S_GFX11-NEXT:    v_add_f64 v[8:9], s[20:21], 1.0
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB40_3:
; S_GFX11-NEXT:    s_branch .LBB40_2
; S_GFX11-NEXT:  .LBB40_4:
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s12 :: v_dual_mov_b32 v1, s13
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s14 :: v_dual_mov_b32 v3, s15
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    v_dual_mov_b32 v10, s22 :: v_dual_mov_b32 v11, s23
; S_GFX11-NEXT:    v_dual_mov_b32 v12, s24 :: v_dual_mov_b32 v13, s25
; S_GFX11-NEXT:    v_dual_mov_b32 v14, s26 :: v_dual_mov_b32 v15, s27
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = fadd <5 x double> %a, splat (double 1.000000e+00)
  %a2 = bitcast <5 x double> %a1 to <5 x i64>
  br label %end

cmp.false:
  %a3 = bitcast <5 x double> %a to <5 x i64>
  br label %end

end:
  %phi = phi <5 x i64> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x i64> %phi
}

define inreg <5 x double> @bitcast_v5i64_to_v5f64_inreg(<5 x i64> inreg %a, i32 inreg %b) {
; S_SI-LABEL: bitcast_v5i64_to_v5f64_inreg:
; S_SI:       ; %bb.0:
; S_SI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_SI-NEXT:    s_cmp_lg_u32 s26, 0
; S_SI-NEXT:    s_cbranch_scc0 .LBB41_4
; S_SI-NEXT:  ; %bb.1: ; %cmp.false
; S_SI-NEXT:    s_cbranch_execnz .LBB41_3
; S_SI-NEXT:  .LBB41_2: ; %cmp.true
; S_SI-NEXT:    s_add_u32 s16, s16, 3
; S_SI-NEXT:    s_addc_u32 s17, s17, 0
; S_SI-NEXT:    s_add_u32 s18, s18, 3
; S_SI-NEXT:    s_addc_u32 s19, s19, 0
; S_SI-NEXT:    s_add_u32 s20, s20, 3
; S_SI-NEXT:    s_addc_u32 s21, s21, 0
; S_SI-NEXT:    s_add_u32 s22, s22, 3
; S_SI-NEXT:    s_addc_u32 s23, s23, 0
; S_SI-NEXT:    s_add_u32 s24, s24, 3
; S_SI-NEXT:    s_addc_u32 s25, s25, 0
; S_SI-NEXT:  .LBB41_3: ; %end
; S_SI-NEXT:    v_mov_b32_e32 v0, s16
; S_SI-NEXT:    v_mov_b32_e32 v1, s17
; S_SI-NEXT:    v_mov_b32_e32 v2, s18
; S_SI-NEXT:    v_mov_b32_e32 v3, s19
; S_SI-NEXT:    v_mov_b32_e32 v4, s20
; S_SI-NEXT:    v_mov_b32_e32 v5, s21
; S_SI-NEXT:    v_mov_b32_e32 v6, s22
; S_SI-NEXT:    v_mov_b32_e32 v7, s23
; S_SI-NEXT:    v_mov_b32_e32 v8, s24
; S_SI-NEXT:    v_mov_b32_e32 v9, s25
; S_SI-NEXT:    s_setpc_b64 s[30:31]
; S_SI-NEXT:  .LBB41_4:
; S_SI-NEXT:    s_branch .LBB41_2
;
; S_VI-LABEL: bitcast_v5i64_to_v5f64_inreg:
; S_VI:       ; %bb.0:
; S_VI-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_VI-NEXT:    s_cmp_lg_u32 s26, 0
; S_VI-NEXT:    s_cbranch_scc0 .LBB41_4
; S_VI-NEXT:  ; %bb.1: ; %cmp.false
; S_VI-NEXT:    s_cbranch_execnz .LBB41_3
; S_VI-NEXT:  .LBB41_2: ; %cmp.true
; S_VI-NEXT:    s_add_u32 s16, s16, 3
; S_VI-NEXT:    s_addc_u32 s17, s17, 0
; S_VI-NEXT:    s_add_u32 s18, s18, 3
; S_VI-NEXT:    s_addc_u32 s19, s19, 0
; S_VI-NEXT:    s_add_u32 s20, s20, 3
; S_VI-NEXT:    s_addc_u32 s21, s21, 0
; S_VI-NEXT:    s_add_u32 s22, s22, 3
; S_VI-NEXT:    s_addc_u32 s23, s23, 0
; S_VI-NEXT:    s_add_u32 s24, s24, 3
; S_VI-NEXT:    s_addc_u32 s25, s25, 0
; S_VI-NEXT:  .LBB41_3: ; %end
; S_VI-NEXT:    v_mov_b32_e32 v0, s16
; S_VI-NEXT:    v_mov_b32_e32 v1, s17
; S_VI-NEXT:    v_mov_b32_e32 v2, s18
; S_VI-NEXT:    v_mov_b32_e32 v3, s19
; S_VI-NEXT:    v_mov_b32_e32 v4, s20
; S_VI-NEXT:    v_mov_b32_e32 v5, s21
; S_VI-NEXT:    v_mov_b32_e32 v6, s22
; S_VI-NEXT:    v_mov_b32_e32 v7, s23
; S_VI-NEXT:    v_mov_b32_e32 v8, s24
; S_VI-NEXT:    v_mov_b32_e32 v9, s25
; S_VI-NEXT:    s_setpc_b64 s[30:31]
; S_VI-NEXT:  .LBB41_4:
; S_VI-NEXT:    s_branch .LBB41_2
;
; S_GFX9-LABEL: bitcast_v5i64_to_v5f64_inreg:
; S_GFX9:       ; %bb.0:
; S_GFX9-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX9-NEXT:    s_cmp_lg_u32 s26, 0
; S_GFX9-NEXT:    s_cbranch_scc0 .LBB41_4
; S_GFX9-NEXT:  ; %bb.1: ; %cmp.false
; S_GFX9-NEXT:    s_cbranch_execnz .LBB41_3
; S_GFX9-NEXT:  .LBB41_2: ; %cmp.true
; S_GFX9-NEXT:    s_add_u32 s16, s16, 3
; S_GFX9-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX9-NEXT:    s_add_u32 s18, s18, 3
; S_GFX9-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX9-NEXT:    s_add_u32 s20, s20, 3
; S_GFX9-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX9-NEXT:    s_add_u32 s22, s22, 3
; S_GFX9-NEXT:    s_addc_u32 s23, s23, 0
; S_GFX9-NEXT:    s_add_u32 s24, s24, 3
; S_GFX9-NEXT:    s_addc_u32 s25, s25, 0
; S_GFX9-NEXT:  .LBB41_3: ; %end
; S_GFX9-NEXT:    v_mov_b32_e32 v0, s16
; S_GFX9-NEXT:    v_mov_b32_e32 v1, s17
; S_GFX9-NEXT:    v_mov_b32_e32 v2, s18
; S_GFX9-NEXT:    v_mov_b32_e32 v3, s19
; S_GFX9-NEXT:    v_mov_b32_e32 v4, s20
; S_GFX9-NEXT:    v_mov_b32_e32 v5, s21
; S_GFX9-NEXT:    v_mov_b32_e32 v6, s22
; S_GFX9-NEXT:    v_mov_b32_e32 v7, s23
; S_GFX9-NEXT:    v_mov_b32_e32 v8, s24
; S_GFX9-NEXT:    v_mov_b32_e32 v9, s25
; S_GFX9-NEXT:    s_setpc_b64 s[30:31]
; S_GFX9-NEXT:  .LBB41_4:
; S_GFX9-NEXT:    s_branch .LBB41_2
;
; S_GFX11-LABEL: bitcast_v5i64_to_v5f64_inreg:
; S_GFX11:       ; %bb.0:
; S_GFX11-NEXT:    s_waitcnt vmcnt(0) expcnt(0) lgkmcnt(0)
; S_GFX11-NEXT:    s_cmp_lg_u32 s22, 0
; S_GFX11-NEXT:    s_mov_b32 s4, 0
; S_GFX11-NEXT:    s_cbranch_scc0 .LBB41_4
; S_GFX11-NEXT:  ; %bb.1: ; %Flow
; S_GFX11-NEXT:    s_and_not1_b32 vcc_lo, exec_lo, s4
; S_GFX11-NEXT:    s_cbranch_vccnz .LBB41_3
; S_GFX11-NEXT:  .LBB41_2: ; %cmp.true
; S_GFX11-NEXT:    s_add_u32 s0, s0, 3
; S_GFX11-NEXT:    s_addc_u32 s1, s1, 0
; S_GFX11-NEXT:    s_add_u32 s2, s2, 3
; S_GFX11-NEXT:    s_addc_u32 s3, s3, 0
; S_GFX11-NEXT:    s_add_u32 s16, s16, 3
; S_GFX11-NEXT:    s_addc_u32 s17, s17, 0
; S_GFX11-NEXT:    s_add_u32 s18, s18, 3
; S_GFX11-NEXT:    s_addc_u32 s19, s19, 0
; S_GFX11-NEXT:    s_add_u32 s20, s20, 3
; S_GFX11-NEXT:    s_addc_u32 s21, s21, 0
; S_GFX11-NEXT:  .LBB41_3: ; %end
; S_GFX11-NEXT:    v_dual_mov_b32 v0, s0 :: v_dual_mov_b32 v1, s1
; S_GFX11-NEXT:    v_dual_mov_b32 v2, s2 :: v_dual_mov_b32 v3, s3
; S_GFX11-NEXT:    v_dual_mov_b32 v4, s16 :: v_dual_mov_b32 v5, s17
; S_GFX11-NEXT:    v_dual_mov_b32 v6, s18 :: v_dual_mov_b32 v7, s19
; S_GFX11-NEXT:    v_dual_mov_b32 v8, s20 :: v_dual_mov_b32 v9, s21
; S_GFX11-NEXT:    s_setpc_b64 s[30:31]
; S_GFX11-NEXT:  .LBB41_4:
; S_GFX11-NEXT:    s_branch .LBB41_2
  %cmp = icmp eq i32 %b, 0
  br i1 %cmp, label %cmp.true, label %cmp.false

cmp.true:
  %a1 = add <5 x i64> %a, splat (i64 3)
  %a2 = bitcast <5 x i64> %a1 to <5 x double>
  br label %end

cmp.false:
  %a3 = bitcast <5 x i64> %a to <5 x double>
  br label %end

end:
  %phi = phi <5 x double> [ %a2, %cmp.true ], [ %a3, %cmp.false ]
  ret <5 x double> %phi
}
