import "primitives/core.futil";
import "primitives/memories/comb.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
    b = std_reg(2);
    c = std_reg(2);
    cond_reg = std_reg(1);
  }
  wires {
    static<1> group A0 {
      a.in = 2'd0;
      a.write_en = 1'd1;
    }
    static<1> group B0 {
      b.in = 2'd1;
      b.write_en = 1'd1;
    }
    static<1> group C0 {
      c.in = 2'd2;
      c.write_en = 1'd1;
    }
  }
  control {
    static repeat 5 {
      @promotable(3) static<3> seq  {
        A0;
        B0;
        C0;
      }
    }
  }
}
