I 000048 55 624 1749260086506 selectionsort_pkg
(_unit VHDL(selectionsort_pkg 0 4)
	(_version vf5)
	(_time 1749260086507 2025.06.06 22:34:46)
	(_source(\../src/SelectionSort_pkg.vhd\))
	(_parameters tan)
	(_code 9796909895c09081939984ccc2919e91c191c29094)
	(_object
		(_type(_int Command 0 6(_record(wrOrder -1)(wrStartAddr -1)(wrSize -1)(wrI -1)(wrJ -1)(wrMin -1)(wrAux -1)(wrAux2 -1)(selI -1)(selInc -1)(selComp -1)(selMin -1)(selAddr0 -1)(selAddr1 -1)(selData_out -1))))
		(_type(_int Status 0 20(_record(lt_size -1)(i_dt_min -1)(aux_t_min -1))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
V 000051 55 1381          1749260324394 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749260324395 2025.06.06 22:38:44)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code dadcdc88dd8ddbcdd9dac880dddc89dddadcdbddde)
	(_ent
		(_time 1749260268125)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1381          1749261285458 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749261285459 2025.06.06 22:54:45)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code 6c6a396c693b6d7b6f627e366b6a3f6b6c6a6d6b68)
	(_ent
		(_time 1749260268125)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(9))(_sens(2)(4(2))(4(1))(4(0))(8))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 2 -1)
)
I 000051 55 1381          1749261285675 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749261285676 2025.06.06 22:54:45)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code 37303432666036203439256d303164303731363033)
	(_ent
		(_time 1749260268125)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000051 55 1381          1749261285955 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749261285956 2025.06.06 22:54:45)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code 5156535206065046525f430b565702565157505655)
	(_ent
		(_time 1749260268125)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__42(_arch 1 0 42(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 2 -1)
)
V 000048 55 625 1749729451442 selectionsort_pkg
(_unit VHDL(selectionsort_pkg 0 4)
	(_version vf5)
	(_time 1749729451443 2025.06.12 08:57:31)
	(_source(\../src/SelectionSort_pkg.vhd\))
	(_parameters tan)
	(_code 6163676165366677656f723a346768673767346662)
	(_object
		(_type(_int Command 0 6(_record(wrOrder -1)(wrStartAddr -1)(wrSize -1)(wrI -1)(wrJ -1)(wrMin -1)(wrAux -1)(wrAux2 -1)(seli1 -1)(selInc -1)(selComp -1)(selMin -1)(selAddr0 -1)(selAddr1 -1)(selData_out -1))))
		(_type(_int Status 0 20(_record(lt_size -1)(i_dt_min -1)(aux_t_min -1))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000051 55 2594          1749729453149 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749729453150 2025.06.12 08:57:33)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code 080b580e565f091f05061a520f0e5b0f080e090f0c)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(8)))))
			(line__126(_arch 3 0 126(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__127(_arch 4 0 127(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__128(_arch 5 0 128(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__129(_arch 6 0 129(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__130(_arch 7 0 130(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__131(_arch 8 0 131(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__132(_arch 9 0 132(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__133(_arch 10 0 133(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__136(_arch 11 0 136(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__137(_arch 12 0 137(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__138(_arch 13 0 138(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__141(_arch 14 0 141(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__144(_arch 15 0 144(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__145(_arch 16 0 145(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__146(_arch 17 0 146(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__148(_arch 18 0 148(_assignment(_trgt(6))(_sens(8)))))
			(line__154(_arch 19 0 154(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
V 000051 55 1315          1749729454995 behavioral
(_unit VHDL(controlpath_tb 0 7(behavioral 0 10))
	(_version vf5)
	(_time 1749729454996 2025.06.12 08:57:34)
	(_source(\../src/ControlPath_tb.vhd\))
	(_parameters tan)
	(_code 3c3c3c39396b3d2b3d6a2e663b3a6f3b3c3a3d3b38)
	(_ent
		(_time 1749729454993)
	)
	(_inst CONTROL_PATH 0 24(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_object
		(_sig(_int rst -1 0 11(_arch(_uni))))
		(_sig(_int clk -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int data_av -1 0 13(_arch(_uni))))
		(_sig(_int done -1 0 14(_arch(_uni))))
		(_sig(_int sel -1 0 15(_arch(_uni))))
		(_sig(_int ld -1 0 15(_arch(_uni))))
		(_sig(_int sts -2 0 16(_arch(_uni))))
		(_sig(_int cmd -3 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(1))(_sens(1)))))
			(line__36(_arch 1 0 36(_prcs(_trgt(0)(2)(6(1))(6(2))(6(0)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 1272          1749729459512 behavioral
(_unit VHDL(registernbits 0 10(behavioral 0 25))
	(_version vf5)
	(_time 1749729459513 2025.06.12 08:57:39)
	(_source(\../src/RegisterNbits.vhd\))
	(_parameters tan)
	(_code efefe9bcbcb8bcf9e4e9fcb4bae9eae8ede9bae9ed)
	(_ent
		(_time 1749729459509)
	)
	(_object
		(_gen(_int WIDTH -1 0 12 \32\ (_ent gms((i 32)))))
		(_gen(_int INIT_VALUE -1 0 13 \0\ (_ent gms((i 0)))))
		(_port(_int clk -2 0 16(_ent(_in)(_event))))
		(_port(_int rst -2 0 17(_ent(_in)(_event))))
		(_port(_int ce -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 19(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 20(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(4))(_sens(0)(1)(2)(3))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 4991          1749729460854 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749729460855 2025.06.12 08:57:40)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 2f2e7a2b78797f397b283f757f282b2927292b292e)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__152(_arch 1 0 152(_prcs(_simple)(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__161(_arch 2 0 161(_prcs(_simple)(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__170(_arch 3 0 170(_prcs(_simple)(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__179(_arch 4 0 179(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__188(_arch 5 0 188(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__207(_arch 6 0 207(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__217(_arch 7 0 217(_assignment(_trgt(24))(_sens(18)))))
			(line__220(_arch 8 0 220(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 4988          1749729596175 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749729596176 2025.06.12 08:59:56)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code bfb1eaebe8e9efa9ebbaafe5efb8bbb9b7b9bbb9be)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__152(_arch 1 0 152(_prcs(_simple)(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__172(_arch 3 0 172(_prcs(_simple)(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__181(_arch 4 0 181(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__209(_arch 6 0 209(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__219(_arch 7 0 219(_assignment(_trgt(24))(_sens(18)))))
			(line__222(_arch 8 0 222(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 4988          1749729708207 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749729708208 2025.06.12 09:01:48)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 5e5c5a5d0a080e480a5b4e040e595a5856585a585f)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__143(_arch 0 0 143(_prcs(_simple)(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__152(_arch 1 0 152(_prcs(_simple)(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__172(_arch 3 0 172(_prcs(_simple)(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__181(_arch 4 0 181(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__209(_arch 6 0 209(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__219(_arch 7 0 219(_assignment(_trgt(24))(_sens(18)))))
			(line__222(_arch 8 0 222(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
V 000051 55 2594          1749730081079 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1749730081080 2025.06.12 09:08:01)
	(_source(\../src/ControlPath.vhd\))
	(_parameters tan)
	(_code e9b9eabab6bee8fee4bdfbb3eeefbaeee9efe8eeed)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in)(_event))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_trgt(8))(_sens(0)(1)(9))(_dssslsensitivity 2))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__126(_arch 2 0 126(_assignment(_trgt(3))(_sens(8)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__132(_arch 6 0 132(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__133(_arch 7 0 133(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__134(_arch 8 0 134(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__135(_arch 9 0 135(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__136(_arch 10 0 136(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__139(_arch 11 0 139(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__140(_arch 12 0 140(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__141(_arch 13 0 141(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__144(_arch 14 0 144(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__147(_arch 15 0 147(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__148(_arch 16 0 148(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__149(_arch 17 0 149(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__151(_arch 18 0 151(_assignment(_trgt(6))(_sens(8)))))
			(line__157(_arch 19 0 157(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 4895          1749731833103 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749731833104 2025.06.12 09:37:13)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code b9eeeeedb1efe9afedb7a9e3e9bebdbfb1bfbdbfb8)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 8))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 16 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 17 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 18 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 19 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 20 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 21 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 22 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__176(_arch 1 0 176(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__178(_arch 2 0 178(_prcs(_simple)(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 3 0 187(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__196(_arch 4 0 196(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__215(_arch 5 0 215(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__225(_arch 6 0 225(_assignment(_trgt(24))(_sens(18)))))
			(line__228(_arch 7 0 228(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 23 -1)
)
I 000051 55 4982          1749731890522 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749731890523 2025.06.12 09:38:10)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 07095701015157115308175d570003010f01030106)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__175(_arch 2 0 175(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_prcs(_simple)(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__186(_arch 4 0 186(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__195(_arch 5 0 195(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__214(_arch 6 0 214(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__224(_arch 7 0 224(_assignment(_trgt(24))(_sens(18)))))
			(line__227(_arch 8 0 227(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 4979          1749732070223 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732070224 2025.06.12 09:41:10)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code fefcabaeaaa8aee8aaa8eea4aef9faf8f6f8faf8ff)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__188(_arch 4 0 188(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__216(_arch 6 0 216(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__226(_arch 7 0 226(_assignment(_trgt(24))(_sens(18)))))
			(line__229(_arch 8 0 229(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 5067          1749732181681 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732181682 2025.06.12 09:43:01)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 5b0b0a58080d0b4d0f0d4b010b5c5f5d535d5f5d5a)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 18 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 20 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 21 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 22 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 23 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 24 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__188(_arch 5 0 188(_prcs(_simple)(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 6 0 197(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__216(_arch 7 0 216(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__226(_arch 8 0 226(_assignment(_trgt(24))(_sens(18)))))
			(line__229(_arch 9 0 229(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 25 -1)
)
I 000051 55 5064          1749732225833 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732225834 2025.06.12 09:43:45)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code d7808285d18187c18382c78d87d0d3d1dfd1d3d1d6)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 18 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 20 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 21 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 22 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 23 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 24 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__198(_arch 6 0 198(_prcs(_simple)(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 7 0 217(_prcs(_simple)(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__227(_arch 8 0 227(_assignment(_trgt(24))(_sens(18)))))
			(line__230(_arch 9 0 230(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 25 -1)
)
I 000051 55 4970          1749732332688 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732332689 2025.06.12 09:45:32)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 434114414115135517175319134447454b45474542)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__228(_arch 7 0 228(_assignment(_trgt(24))(_sens(18)))))
			(line__231(_arch 8 0 231(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 4970          1749732408594 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732408595 2025.06.12 09:46:48)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code c5c4c590c19395d39197d59f95c2c1c3cdc3c1c3c4)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__229(_arch 7 0 229(_assignment(_trgt(24))(_sens(18)))))
			(line__233(_arch 8 0 233(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 4970          1749732655343 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732655344 2025.06.12 09:50:55)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code a3a6aff4a1f5f3b5f7f7b3f9f3a4a7a5aba5a7a5a2)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 9))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 17 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 18 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 19 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 20 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 21 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 22 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 23 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__228(_arch 7 0 228(_assignment(_trgt(24))(_sens(18)))))
			(line__231(_arch 8 0 231(_assignment(_trgt(27))(_sens(10)(19)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 24 -1)
)
I 000051 55 5043          1749732741074 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749732741075 2025.06.12 09:52:21)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 89878a8781dfd99fdddd99d3d98e8d8f818f8d8f88)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 10))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 18 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 19 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 20 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 21 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 22 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 23 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 24 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__228(_arch 7 0 228(_assignment(_trgt(24))(_sens(18)))))
			(line__231(_arch 8 0 231(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__234(_arch 9 0 234(_assignment(_trgt(3(2)))(_sens(11)(13)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 25 -1)
)
I 000051 55 5116          1749733034902 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749733034903 2025.06.12 09:57:14)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 4d4b4a4f181b1d5b191f5d171d4a494b454b494b4c)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 19 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 20 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 21 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 22 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 23 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 24 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 25 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__228(_arch 7 0 228(_assignment(_trgt(24))(_sens(18)))))
			(line__231(_arch 8 0 231(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__234(_arch 9 0 234(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__236(_arch 10 0 236(_assignment(_trgt(3(2)))(_sens(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 26 -1)
)
I 000051 55 5116          1749733248989 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749733248990 2025.06.12 10:00:48)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code 8c8e8f82dedadc9adb899cd6dc8b888a848a888a8d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 11))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 12))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 19 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 20 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 21 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 22 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 23 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 24 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 25 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__231(_arch 7 0 231(_assignment(_trgt(24))(_sens(18)))))
			(line__234(_arch 8 0 234(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__237(_arch 9 0 237(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__240(_arch 10 0 240(_assignment(_trgt(3(2)))(_sens(13)(14)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 26 -1)
)
V 000051 55 5248          1749733599487 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1749733599488 2025.06.12 10:06:39)
	(_source(\../src/DataPath.vhd\))
	(_parameters tan)
	(_code da8dd8888a8c8acc8dd5ca808adddedcd2dcdedcdb)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 21 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 22 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 23 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 24 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 25 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 26 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 27 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__231(_arch 7 0 231(_assignment(_trgt(24))(_sens(18)))))
			(line__234(_arch 8 0 234(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__238(_arch 9 0 238(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__241(_arch 10 0 241(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__244(_arch 11 0 244(_assignment(_trgt(7))(_sens(21)))))
			(line__245(_arch 12 0 245(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 28 -1)
)
I 000051 55 2601          1750116746243 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750116746244 2025.06.16 20:32:26)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code 919f949ec6c690869cc583cb9697c2969197909695)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__126(_arch 2 0 126(_assignment(_trgt(3))(_sens(8)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__132(_arch 6 0 132(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__133(_arch 7 0 133(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__134(_arch 8 0 134(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__135(_arch 9 0 135(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__136(_arch 10 0 136(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__139(_arch 11 0 139(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__140(_arch 12 0 140(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__141(_arch 13 0 141(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__144(_arch 14 0 144(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__147(_arch 15 0 147(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__148(_arch 16 0 148(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__149(_arch 17 0 149(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__151(_arch 18 0 151(_assignment(_trgt(6))(_sens(8)))))
			(line__157(_arch 19 0 157(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 1335          1750116747420 behavioral
(_unit VHDL(controlpath_tb 0 7(behavioral 0 10))
	(_version vf5)
	(_time 1750116747421 2025.06.16 20:32:27)
	(_source(\../src/ControlPath_tb.vhd\))
	(_parameters dbg tan)
	(_code 252b7421767224322473377f222376222523242221)
	(_coverage d)
	(_ent
		(_time 1749729454992)
	)
	(_inst CONTROL_PATH 0 24(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_object
		(_sig(_int rst -1 0 11(_arch(_uni))))
		(_sig(_int clk -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int data_av -1 0 13(_arch(_uni))))
		(_sig(_int done -1 0 14(_arch(_uni))))
		(_sig(_int sel -1 0 15(_arch(_uni))))
		(_sig(_int ld -1 0 15(_arch(_uni))))
		(_sig(_int sts -2 0 16(_arch(_uni))))
		(_sig(_int cmd -3 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(1))(_sens(1)))))
			(line__36(_arch 1 0 36(_prcs(_trgt(0)(2)(6(1))(6(2))(6(0)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
I 000051 55 5268          1750116747845 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750116747846 2025.06.16 20:32:27)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code cbc59c9e989d9bdd9cc4db919bcccfcdc3cdcfcdca)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 21 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 22 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 23 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 24 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 25 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 26 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 27 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__231(_arch 7 0 231(_assignment(_trgt(24))(_sens(18)))))
			(line__234(_arch 8 0 234(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__238(_arch 9 0 238(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__241(_arch 10 0 241(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__244(_arch 11 0 244(_assignment(_trgt(7))(_sens(21)))))
			(line__245(_arch 12 0 245(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 28 -1)
)
I 000051 55 1279          1750116788275 behavioral
(_unit VHDL(registernbits 0 10(behavioral 0 25))
	(_version vf5)
	(_time 1750116788276 2025.06.16 20:33:08)
	(_source(\../src/RegisterNbits.vhd\))
	(_parameters dbg tan)
	(_code b1b4e2e5b5e6e2a7bab7a2eae4b7b4b6b3b7e4b7b3)
	(_coverage d)
	(_ent
		(_time 1749729459508)
	)
	(_object
		(_gen(_int WIDTH -1 0 12 \32\ (_ent gms((i 32)))))
		(_gen(_int INIT_VALUE -1 0 13 \0\ (_ent gms((i 0)))))
		(_port(_int clk -2 0 16(_ent(_in)(_event))))
		(_port(_int rst -2 0 17(_ent(_in))))
		(_port(_int ce -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 19(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 20(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
I 000051 55 5268          1750117618966 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750117618967 2025.06.16 20:46:58)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code a0f2a3f7a1f6f0b6f7afb0faf0a7a4a6a8a6a4a6a1)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 13))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 70(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(data))
			((q)(size))
		)
	)
	(_inst REG_I 0 82(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 94(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 105(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 117(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 129(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 21 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 22 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 23 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 24 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 25 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 26 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 27 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_prcs
			(line__145(_arch 0 0 145(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__155(_arch 1 0 155(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__166(_arch 2 0 166(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__177(_arch 3 0 177(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__187(_arch 4 0 187(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__197(_arch 5 0 197(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__217(_arch 6 0 217(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__231(_arch 7 0 231(_assignment(_trgt(24))(_sens(18)))))
			(line__234(_arch 8 0 234(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__238(_arch 9 0 238(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__241(_arch 10 0 241(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__244(_arch 11 0 244(_assignment(_trgt(7))(_sens(21)))))
			(line__245(_arch 12 0 245(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 28 -1)
)
I 000051 55 5384          1750118091931 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750118091932 2025.06.16 20:54:51)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 292f7b2d217f793f7e7d3973792e2d2f212f2d2f28)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 22 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 23 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 24 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 25 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 26 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 27 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 28 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__149(_arch 1 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 2 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 3 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 4 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 5 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 6 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 7 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 8 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__238(_arch 9 0 238(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__242(_arch 10 0 242(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__245(_arch 11 0 245(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__248(_arch 12 0 248(_assignment(_trgt(7))(_sens(21)))))
			(line__249(_arch 13 0 249(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 29 -1)
)
I 000051 55 5384          1750118193884 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750118193885 2025.06.16 20:56:33)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 6a653a6a3a3c3a7c3d3e7a303a6d6e6c626c6e6c6b)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 22 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 23 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 24 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 25 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 26 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 27 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 28 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__72(_arch 0 0 72(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__149(_arch 1 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 2 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 3 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 4 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 5 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 6 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 7 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 8 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__238(_arch 9 0 238(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__242(_arch 10 0 242(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__245(_arch 11 0 245(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__248(_arch 12 0 248(_assignment(_trgt(7))(_sens(21)))))
			(line__249(_arch 13 0 249(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 29 -1)
)
I 000051 55 5386          1750118224532 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750118224533 2025.06.16 20:57:04)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 1b1c1a1c484d4b0d4c490b414b1c1f1d131d1f1d1a)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 22 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 23 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 24 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 25 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 26 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 27 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 28 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__244(_arch 10 0 244(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(13)(14)))))
			(line__250(_arch 12 0 250(_assignment(_trgt(7))(_sens(21)))))
			(line__251(_arch 13 0 251(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 29 -1)
)
I 000051 55 5402          1750118720269 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750118720270 2025.06.16 21:05:20)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 91c6909e91c7c1879097919580cac49799979597909695)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 14))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 22 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 23 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 24 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 25 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 26 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 27 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 28 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__244(_arch 10 0 244(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__254(_arch 12 0 254(_assignment(_trgt(7))(_sens(21)))))
			(line__255(_arch 13 0 255(_assignment(_trgt(5))(_sens(23)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 29 -1)
)
I 000051 55 5500          1750118901367 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750118901368 2025.06.16 21:08:21)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code f7f7fba7f1a1a7e1f6f1f7f3e6aca2f1fff1f3f1f6f0f3)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__244(_arch 10 0 244(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__254(_arch 12 0 254(_assignment(_trgt(7))(_sens(21)))))
			(line__255(_arch 13 0 255(_assignment(_trgt(5))(_sens(23)))))
			(line__256(_arch 14 0 256(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750119138933 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750119138934 2025.06.16 21:12:18)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 01070c070157511700070106105a540709070507000605)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750119538479 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750119538480 2025.06.16 21:18:58)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code bcb8b9e8eeeaecaabdbabcbbade7e9bab4bab8babdbbb8)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000040 55 1102 1750119733566 util_pkg
(_unit VHDL(util_pkg 0 9(util_pkg 0 22))
	(_version vf5)
	(_time 1750119733576 2025.06.16 21:22:13)
	(_source(\../src/util_pkg.vhd\))
	(_parameters dbg tan)
	(_code d2d48581d4858fc484d2948983d480d4d5d5d7d5d6)
	(_coverage d)
	(_ent
		(_time 1750119733566)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~16 0 27(_array -4((_dto i 3 i 0)))))
		(_subprogram
			(_int CharToStdLogicVector 0 0 25(_ent(_func -1 -2)))
			(_int StringToStdLogicVector 1 0 59(_ent(_func -1 -3)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.STRING(1 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
	)
	(_model . Util_pkg 2 -1)
)
I 000049 55 2305          1750119738848 BlockRAM
(_unit VHDL(memory 0 13(blockram 0 29))
	(_version vf5)
	(_time 1750119738849 2025.06.16 21:22:18)
	(_source(\../src/memory.vhd\))
	(_parameters dbg tan)
	(_code 6366376365346375313771383b6537656665376535)
	(_coverage d)
	(_ent
		(_time 1750119738843)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 15 \16\ (_ent gms((i 16)))))
		(_gen(_int ADDR_WIDTH -1 0 16 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 17(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int imageFileName 0 0 17(_ent(_string \"UNUSED"\))))
		(_port(_int clk -3 0 20(_ent(_in)(_event))))
		(_port(_int ce -3 0 21(_ent(_in))))
		(_port(_int wr -3 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 23(_array -3((_dto c 4 i 0)))))
		(_port(_int address 1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 24(_array -3((_dto c 5 i 0)))))
		(_port(_int data_in 2 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 25(_array -3((_dto c 6 i 0)))))
		(_port(_int data_out 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 31(_array -3((_dto c 7 i 0)))))
		(_type(_int Memory 0 31(_array 4((_to i 0 c 8)))))
		(_sig(_int memoryArray 5 0 53(_arch(_uni(_code 9)))))
		(_sig(_int arrayAddress -7 0 55(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(7))(_sens(3))(_mon))))
			(line__62(_arch 1 0 62(_prcs(_simple)(_trgt(6))(_sens(0))(_read(7)(1)(2)(4)))))
			(line__80(_arch 2 0 80(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_subprogram
			(_int MemoryLoad 3 0 33(_arch(_func 5 -4)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext StringToStdLogicVector(4 1))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD))(.(Util_pkg)))
	(_model . BlockRAM 10 -1)
)
I 000051 55 2089          1750120586004 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750120586005 2025.06.16 21:36:26)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 9791c09895c09081919984ccc2919e91c191c29094)
	(_coverage d)
	(_ent
		(_time 1750120586002)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2310          1750122459706 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750122459707 2025.06.16 22:07:39)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code bfeab8ebece8b8a9bebeace4eab9b6b9e9b9eab8bc)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 31(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(data_in2))
			((done)(done2))
			((addr)(addr2))
			((data_out)(dataOut2))
			((sel)(sel2))
			((ld)(ld2))
		)
	)
	(_inst RAM_STR 0 49(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(sel2))
			((wr)(ld2))
			((address)(addr2))
			((data_in)(dataOut2))
			((data_out)(dataOutMem2))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 9(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 16(_array -2((_dto i 7 i 0)))))
		(_sig(_int data_in 0 0 16(_arch(_uni))))
		(_sig(_int data 0 0 16(_arch(_uni))))
		(_sig(_int data_in2 0 0 16(_arch(_uni))))
		(_sig(_int addr 0 0 19(_arch(_uni))))
		(_sig(_int dataOut 0 0 19(_arch(_uni))))
		(_sig(_int addr2 0 0 19(_arch(_uni))))
		(_sig(_int dataOut2 0 0 19(_arch(_uni))))
		(_sig(_int dataOutMem 0 0 22(_arch(_uni))))
		(_sig(_int dataOutMem2 0 0 22(_arch(_uni))))
		(_sig(_int sel -2 0 25(_arch(_uni))))
		(_sig(_int ld -2 0 25(_arch(_uni))))
		(_sig(_int sel2 -2 0 25(_arch(_uni))))
		(_sig(_int ld2 -2 0 25(_arch(_uni))))
		(_sig(_int done -2 0 27(_arch(_uni))))
		(_sig(_int done2 -2 0 27(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(0))(_sens(0)))))
			(line__65(_arch 1 0 65(_prcs(_simple))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2498          1750122908859 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750122908860 2025.06.16 22:15:08)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 434c1641451444554211501816454a451545164440)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 31(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(data_in2))
			((done)(done2))
			((addr)(addr2))
			((data_out)(dataOut2))
			((sel)(sel2))
			((ld)(ld2))
		)
	)
	(_inst RAM_STR 0 49(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(sel2))
			((wr)(ld2))
			((address)(addr2))
			((data_in)(dataOut2))
			((data_out)(dataOutMem2))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 9(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 16(_array -2((_dto i 7 i 0)))))
		(_sig(_int data_in 0 0 16(_arch(_uni))))
		(_sig(_int data 0 0 16(_arch(_uni))))
		(_sig(_int data_in2 0 0 16(_arch(_uni))))
		(_sig(_int addr 0 0 19(_arch(_uni))))
		(_sig(_int dataOut 0 0 19(_arch(_uni))))
		(_sig(_int addr2 0 0 19(_arch(_uni))))
		(_sig(_int dataOut2 0 0 19(_arch(_uni))))
		(_sig(_int dataOutMem 0 0 22(_arch(_uni))))
		(_sig(_int dataOutMem2 0 0 22(_arch(_uni))))
		(_sig(_int sel -2 0 25(_arch(_uni))))
		(_sig(_int ld -2 0 25(_arch(_uni))))
		(_sig(_int sel2 -2 0 25(_arch(_uni))))
		(_sig(_int ld2 -2 0 25(_arch(_uni))))
		(_sig(_int done -2 0 27(_arch(_uni))))
		(_sig(_int done2 -2 0 27(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(0))(_sens(0)))))
			(line__65(_arch 1 0 65(_prcs(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 540090472 1819287597 1953392993 544503909 1867653181 1701408366 745498948 2036689696 1260404000 539785573 1952543859 2053722981 540876901 12337)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2449          1750122948811 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750122948812 2025.06.16 22:15:48)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 54510557550353425506470f01525d520252015357)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 31(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(data_in2))
			((done)(done2))
			((addr)(addr2))
			((data_out)(dataOut2))
			((sel)(sel2))
			((ld)(ld2))
		)
	)
	(_inst RAM_STR 0 49(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(sel2))
			((wr)(ld2))
			((address)(addr2))
			((data_in)(dataOut2))
			((data_out)(dataOutMem2))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 9(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 16(_array -2((_dto i 7 i 0)))))
		(_sig(_int data_in 0 0 16(_arch(_uni))))
		(_sig(_int data 0 0 16(_arch(_uni))))
		(_sig(_int data_in2 0 0 16(_arch(_uni))))
		(_sig(_int addr 0 0 19(_arch(_uni))))
		(_sig(_int dataOut 0 0 19(_arch(_uni))))
		(_sig(_int addr2 0 0 19(_arch(_uni))))
		(_sig(_int dataOut2 0 0 19(_arch(_uni))))
		(_sig(_int dataOutMem 0 0 22(_arch(_uni))))
		(_sig(_int dataOutMem2 0 0 22(_arch(_uni))))
		(_sig(_int sel -2 0 25(_arch(_uni))))
		(_sig(_int ld -2 0 25(_arch(_uni))))
		(_sig(_int sel2 -2 0 25(_arch(_uni))))
		(_sig(_int ld2 -2 0 25(_arch(_uni))))
		(_sig(_int done -2 0 27(_arch(_uni))))
		(_sig(_int done2 -2 0 27(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(0))(_sens(0)))))
			(line__65(_arch 1 0 65(_prcs(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741351485 2053731104 540876901 53)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 5507          1750123000514 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750123000515 2025.06.16 22:16:40)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 4b1b4a49181d1b5d4a4d4b4c5a101e4d434d4f4d4a4c4f)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_MIN 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_J 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 2775          1750123425423 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750123425424 2025.06.16 22:23:45)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 15151712154212031541064e40131c134313401216)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 31(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(data_in2))
			((done)(done2))
			((addr)(addr2))
			((data_out)(dataOut2))
			((sel)(sel2))
			((ld)(ld2))
		)
	)
	(_inst RAM_STR 0 49(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(sel2))
			((wr)(ld2))
			((address)(addr2))
			((data_in)(dataOut2))
			((data_out)(dataOutMem2))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 9(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 16(_array -2((_dto i 7 i 0)))))
		(_sig(_int data_in 0 0 16(_arch(_uni))))
		(_sig(_int data 0 0 16(_arch(_uni))))
		(_sig(_int data_in2 0 0 16(_arch(_uni))))
		(_sig(_int addr 0 0 19(_arch(_uni))))
		(_sig(_int dataOut 0 0 19(_arch(_uni))))
		(_sig(_int addr2 0 0 19(_arch(_uni))))
		(_sig(_int dataOut2 0 0 19(_arch(_uni))))
		(_sig(_int dataOutMem 0 0 22(_arch(_uni))))
		(_sig(_int dataOutMem2 0 0 22(_arch(_uni))))
		(_sig(_int sel -2 0 25(_arch(_uni))))
		(_sig(_int ld -2 0 25(_arch(_uni))))
		(_sig(_int sel2 -2 0 25(_arch(_uni))))
		(_sig(_int ld2 -2 0 25(_arch(_uni))))
		(_sig(_int done -2 0 27(_arch(_uni))))
		(_sig(_int done2 -2 0 27(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(0))(_sens(0)))))
			(line__65(_arch 1 0 65(_prcs(_trgt(1)(2)(4))(_sens(16))(_mon)(_read(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741351485 2053731104 540876901 53)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(33686018 33686018)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 5507          1750124357332 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750124357333 2025.06.16 22:39:17)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 580f555b510e084e595e585f49030d5e505e5c5e595f5c)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 2775          1750124826237 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750124826238 2025.06.16 22:47:06)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 02510004055505140256115957040b045404570501)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 31(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(data_in2))
			((done)(done2))
			((addr)(addr2))
			((data_out)(dataOut2))
			((sel)(sel2))
			((ld)(ld2))
		)
	)
	(_inst RAM_STR 0 49(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(sel2))
			((wr)(ld2))
			((address)(addr2))
			((data_in)(dataOut2))
			((data_out)(dataOutMem2))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 9(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 10(_arch((i 8)))))
		(_sig(_int clk -2 0 12(_arch(_uni((i 2))))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 16(_array -2((_dto i 7 i 0)))))
		(_sig(_int data_in 0 0 16(_arch(_uni))))
		(_sig(_int data 0 0 16(_arch(_uni))))
		(_sig(_int data_in2 0 0 16(_arch(_uni))))
		(_sig(_int addr 0 0 19(_arch(_uni))))
		(_sig(_int dataOut 0 0 19(_arch(_uni))))
		(_sig(_int addr2 0 0 19(_arch(_uni))))
		(_sig(_int dataOut2 0 0 19(_arch(_uni))))
		(_sig(_int dataOutMem 0 0 22(_arch(_uni))))
		(_sig(_int dataOutMem2 0 0 22(_arch(_uni))))
		(_sig(_int sel -2 0 25(_arch(_uni))))
		(_sig(_int ld -2 0 25(_arch(_uni))))
		(_sig(_int sel2 -2 0 25(_arch(_uni))))
		(_sig(_int ld2 -2 0 25(_arch(_uni))))
		(_sig(_int done -2 0 27(_arch(_uni))))
		(_sig(_int done2 -2 0 27(_arch(_uni))))
		(_prcs
			(line__64(_arch 0 0 64(_assignment(_trgt(0))(_sens(0)))))
			(line__65(_arch 1 0 65(_prcs(_trgt(1)(2)(4))(_sens(16))(_mon)(_read(0)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(33686018 33686018)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 50463234)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 5507          1750126549879 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750126549880 2025.06.16 23:15:49)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code fafdaaaaaaacaaecfbfcfafdeba1affcf2fcfefcfbfdfe)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5507          1750164345499 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750164345500 2025.06.17 09:45:45)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 3b3f373e686d6b2d3a3d3b3c2a606e3d333d3f3d3a3c3f)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5507          1750165080891 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165080892 2025.06.17 09:58:00)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code dadade888a8c8accdbdcdaddcb818fdcd2dcdedcdbddde)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750165106369 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165106370 2025.06.17 09:58:26)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 663366666130367067606661773d33606e606260676162)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5507          1750165116770 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165116771 2025.06.17 09:58:36)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code fdaeaaada8abadebfcfbfdfaeca6a8fbf5fbf9fbfcfaf9)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5507          1750165121569 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165121570 2025.06.17 09:58:41)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code baeae8eeeaeceaacbbbcbabdabe1efbcb2bcbebcbbbdbe)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5507          1750165182722 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165182723 2025.06.17 09:59:42)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 9ecdcf91cac8ce889f989e998fc5cb9896989a989f999a)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750165193682 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165193683 2025.06.17 09:59:53)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 77707a767121276176717770662c22717f717371767073)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5493          1750165201368 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165201369 2025.06.17 10:00:01)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 6f6a6c6f38393f796e696f687e343a6967696b696e686b)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750165216674 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750165216675 2025.06.17 10:00:16)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 3f3e383a68696f293e393f382e646a3937393b393e383b)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order(d_0_0)))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5500          1750166753206 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750166753207 2025.06.17 10:25:53)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 530052505105034552555354420806555b555755525457)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data(d_0_0)))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 5493          1750166759540 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750166759541 2025.06.17 10:25:59)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 1a4a4b1d4a4c4a0c1b1c1a1d0b414f1c121c1e1c1b1d1e)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(13)(14))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 2987          1750168665464 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750168665465 2025.06.17 10:57:45)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 1c1a1c1b4a4b1b0a1c1d0f47491a151a4a1a491b1f)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(11)(12))(_mon)(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(33686018 33686018)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 50463234)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2987          1750168903728 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750168903729 2025.06.17 11:01:43)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code d683d084d581d1c0d6d7c58d83d0dfd080d083d1d5)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(11)(12))(_mon)(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 33686018)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 50463234)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2601          1750170883803 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750170883804 2025.06.17 11:34:43)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code 74272475262375637921662e737227737472757370)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__126(_arch 2 0 126(_assignment(_trgt(3))(_sens(8)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__132(_arch 6 0 132(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__133(_arch 7 0 133(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__134(_arch 8 0 134(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__135(_arch 9 0 135(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__136(_arch 10 0 136(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__139(_arch 11 0 139(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__140(_arch 12 0 140(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__141(_arch 13 0 141(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__143(_arch 14 0 143(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__146(_arch 15 0 146(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__147(_arch 16 0 147(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__148(_arch 17 0 148(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(6))(_sens(8)))))
			(line__156(_arch 19 0 156(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 5492          1750173506981 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750173506982 2025.06.17 12:18:26)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 48184f4a411e185e494e484f59131d4e404e4c4e494f4c)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 48(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 60(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 74(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 86(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 98(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 109(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 121(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 133(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__149(_arch 0 0 149(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__159(_arch 1 0 159(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__170(_arch 2 0 170(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__181(_arch 3 0 181(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__191(_arch 4 0 191(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__201(_arch 5 0 201(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__221(_arch 6 0 221(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__235(_arch 7 0 235(_assignment(_trgt(24))(_sens(18)))))
			(line__237(_arch 8 0 237(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__240(_arch 9 0 240(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__247(_arch 11 0 247(_assignment(_trgt(3(2)))(_sens(8(0))(14)(6))(_mon))))
			(line__253(_arch 12 0 253(_assignment(_trgt(7))(_sens(21)))))
			(line__254(_arch 13 0 254(_assignment(_trgt(5))(_sens(23)))))
			(line__255(_arch 14 0 255(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 2987          1750205355678 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750205355679 2025.06.17 21:09:15)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 37656732356030213736246c62313e316131623034)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(11)(12))(_mon)(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 33686018)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2987          1750205399208 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750205399209 2025.06.17 21:09:59)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 434d4641451444554342501816454a451545164440)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(11)(12))(_mon)(_read(5)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 33686018)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2987          1750206590104 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750206590105 2025.06.17 21:29:50)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 3d693c386c6a3a2b3d332e66683b343b6b3b683a3e)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(5))(_mon)(_read(11)(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 33686018)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 5488          1750209032370 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750209032371 2025.06.17 22:10:32)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 56505455510006400555460c065152505e50525057)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 71(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 83(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 95(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 106(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 118(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 130(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__146(_arch 1 0 146(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__148(_arch 2 0 148(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__150(_arch 3 0 150(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__152(_arch 4 0 152(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__154(_arch 5 0 154(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__156(_arch 6 0 156(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__159(_arch 7 0 159(_assignment(_trgt(24))(_sens(18)))))
			(line__161(_arch 8 0 161(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__164(_arch 9 0 164(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__170(_arch 11 0 170(_assignment(_trgt(3(2)))(_sens(8(0))(14)(6))(_mon))))
			(line__176(_arch 12 0 176(_assignment(_trgt(7))(_sens(21)))))
			(line__177(_arch 13 0 177(_assignment(_trgt(5))(_sens(23)))))
			(line__178(_arch 14 0 178(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
I 000051 55 2601          1750209039107 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750209039108 2025.06.17 22:10:39)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code a5a1a6f2f6f2a4b2a8f0b7ffa2a3f6a2a5a3a4a2a1)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__34(_arch 0 0 34(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__46(_arch 1 0 46(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__126(_arch 2 0 126(_assignment(_trgt(3))(_sens(8)))))
			(line__129(_arch 3 0 129(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__130(_arch 4 0 130(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__131(_arch 5 0 131(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__132(_arch 6 0 132(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__133(_arch 7 0 133(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__134(_arch 8 0 134(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__135(_arch 9 0 135(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__136(_arch 10 0 136(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__139(_arch 11 0 139(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__140(_arch 12 0 140(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__141(_arch 13 0 141(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__143(_arch 14 0 143(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__146(_arch 15 0 146(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__147(_arch 16 0 147(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__148(_arch 17 0 148(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__150(_arch 18 0 150(_assignment(_trgt(6))(_sens(8)))))
			(line__156(_arch 19 0 156(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 2089          1750259605264 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750259605265 2025.06.18 12:13:25)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 494e1b4b451e4e5f4f475a121c4f404f1f4f1c4e4a)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2601          1750259612684 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750259612685 2025.06.18 12:13:32)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code 47434345161046504a48551d404114404741464043)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(8)))))
			(line__126(_arch 3 0 126(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__127(_arch 4 0 127(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__128(_arch 5 0 128(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__129(_arch 6 0 129(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__130(_arch 7 0 130(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__131(_arch 8 0 131(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__132(_arch 9 0 132(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__133(_arch 10 0 133(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__136(_arch 11 0 136(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__137(_arch 12 0 137(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__138(_arch 13 0 138(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__140(_arch 14 0 140(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__143(_arch 15 0 143(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__144(_arch 16 0 144(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__145(_arch 17 0 145(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__147(_arch 18 0 147(_assignment(_trgt(6))(_sens(8)))))
			(line__153(_arch 19 0 153(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 2987          1750259744901 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750259744902 2025.06.18 12:15:44)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code c2c79397c595c5d4c2ccd19997c4cbc494c497c5c1)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 28(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 46(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int up -2 0 18(_arch(_uni))))
		(_sig(_int done1 -2 0 19(_arch(_uni))))
		(_sig(_int done2 -2 0 19(_arch(_uni))))
		(_sig(_int address1 0 0 20(_arch(_uni))))
		(_sig(_int address2 0 0 20(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 21(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 23(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 23(_arch(_uni))))
		(_prcs
			(line__60(_arch 0 0 60(_assignment(_trgt(5))(_sens(5)))))
			(line__61(_arch 1 0 61(_prcs(_trgt(0)(1)(15))(_sens(5))(_mon)(_read(11)(12)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2947          1750267562593 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750267562594 2025.06.18 14:26:02)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 99999f9695ce9e8f99988ac2cc9f909fcf9fcc9e9a)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_STR 0 27(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 45(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(5))(_sens(5)))))
			(line__60(_arch 1 0 60(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 6 -1)
)
I 000051 55 2089          1750267566407 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750267566408 2025.06.18 14:26:06)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 7e71797f2e29796878706d252b78777828782b797d)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750268933099 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750268933100 2025.06.18 14:48:53)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 1d1f481a4c4a1a0b1b130e46481b141b4b1b481a1e)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750268941484 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750268941485 2025.06.18 14:49:01)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e4e4b1b7e5b3e3f2e2eaf7bfb1e2ede2b2e2b1e3e7)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1955          1750268941488 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750268941489 2025.06.18 14:49:01)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e4e4b1b7e5b3e3f2e3e0f7bfb1e2ede2b2e2b1e3e7)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 0 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 1 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 2 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 3 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 4 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 5 -1)
)
I 000051 55 2089          1750269486441 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269486442 2025.06.18 14:58:06)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 9dce9e92ccca9a8b9b938ec6c89b949bcb9bc89a9e)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269514561 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269514562 2025.06.18 14:58:34)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 7a7e2c7b2e2d7d6c7c7469212f7c737c2c7c2f7d79)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269522208 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269522209 2025.06.18 14:58:42)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 5351035055045445555d400806555a550555065450)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269534326 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269534327 2025.06.18 14:58:54)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code b0bfe1e4b5e7b7a6b6bea3ebe5b6b9b6e6b6e5b7b3)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269544789 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269544790 2025.06.18 14:59:04)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 85d0828b85d28293838b96ded0838c83d383d08286)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269566090 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269566091 2025.06.18 14:59:26)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code c5c2c190c592c2d3c3cbd69e90c3ccc393c390c2c6)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269571712 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269571713 2025.06.18 14:59:31)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code afa9f8f8fcf8a8b9a9a1bcf4faa9a6a9f9a9faa8ac)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269606431 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269606432 2025.06.18 15:00:06)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 4d1b4b4f1c1a4a5b4b435e16184b444b1b4b184a4e)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269644284 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269644285 2025.06.18 15:00:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 31353b3435663627373f226a643738376737643632)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2201          1750269644288 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750269644289 2025.06.18 15:00:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 31353b34356636273030226a643738376737643632)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 5 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(18))(_sens(0)(1))(_read(11)(18)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 6 -1)
)
I 000051 55 2089          1750269932607 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269932608 2025.06.18 15:05:32)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 79772c78752e7e6f7f776a222c7f707f2f7f2c7e7a)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269944636 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269944637 2025.06.18 15:05:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 782c2e79752f7f6e7e766b232d7e717e2e7e2d7f7b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269949121 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269949122 2025.06.18 15:05:49)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code fcafa9acaaabfbeafaf2efa7a9faf5faaafaa9fbff)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269951325 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269951326 2025.06.18 15:05:51)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 98ca939795cf9f8e9e968bc3cd9e919ece9ecd9f9b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269955155 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269955156 2025.06.18 15:05:55)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8cdd8882dadb8b9a8a829fd7d98a858ada8ad98b8f)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750269961600 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750269961601 2025.06.18 15:06:01)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code b1b7b2e5b5e6b6a7b7bfa2eae4b7b8b7e7b7e4b6b2)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2219          1750269961604 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750269961605 2025.06.18 15:06:01)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code c1c7c294c596c6d7c1c5d29a94c7c8c797c794c6c2)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 5 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(15)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(18)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 6 -1)
)
I 000051 55 2089          1750270017973 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270017974 2025.06.18 15:06:57)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e8bab8bbe5bfeffeeee6fbb3bdeee1eebeeebdefeb)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2219          1750270017977 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750270017978 2025.06.18 15:06:57)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e8bab8bbe5bfeffee8edfbb3bdeee1eebeeebdefeb)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 5 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(15)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(18)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 6 -1)
)
I 000051 55 2089          1750270113954 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270113955 2025.06.18 15:08:33)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code d9d8d98bd58edecfdfd7ca828cdfd0df8fdf8cdeda)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2223          1750270113958 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750270113959 2025.06.18 15:08:33)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code d9d8d98bd58edecfd9daca828cdfd0df8fdf8cdeda)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 5 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(18)(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 6 -1)
)
I 000051 55 2089          1750270383489 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270383490 2025.06.18 15:13:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code b4bbb7e0b5e3b3a2b2baa7efe1b2bdb2e2b2e1b3b7)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750270399418 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270399419 2025.06.18 15:13:19)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f5a0a3a5f5a2f2e3f3fbe6aea0f3fcf3a3f3a0f2f6)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2288          1750270399422 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750270399423 2025.06.18 15:13:19)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f5a0a3a5f5a2f2e3f5fae6aea0f3fcf3a3f3a0f2f6)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 4 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 6 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(18)(2)(3)))))
			(line__122(_arch 1 0 122(_assignment(_trgt(8))(_sens(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 7 -1)
)
I 000051 55 2089          1750270809697 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270809698 2025.06.18 15:20:09)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8f888d81dcd8889989819cd4da898689d989da888c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750270814106 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270814107 2025.06.18 15:20:14)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code d5d3d487d582d2c3d3dbc68e80d3dcd383d380d2d6)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750270819321 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750270819322 2025.06.18 15:20:19)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 282d2c2c257f2f3e2e263b737d2e212e7e2e7d2f2b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2369          1750270819325 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750270819326 2025.06.18 15:20:19)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 383d3c3d356f3f2e386f2b636d3e313e6e3e6d3f3b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 2 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 3 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 4 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 5 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 6 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 7 -1)
)
I 000051 55 2089          1750271673615 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271673616 2025.06.18 15:34:33)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 4145424345164657474f521a144748471747144642)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750271697388 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271697389 2025.06.18 15:34:57)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 26297122257121302028357d73202f207020732125)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750271710207 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271710208 2025.06.18 15:35:10)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 3366663635643425353d206866353a356535663430)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2449          1750271710211 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271710212 2025.06.18 15:35:10)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 33666636356434253032206866353a356535663430)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 3 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 4 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 5 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 6 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 7 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__126(_arch 2 0 126(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 8 -1)
)
I 000051 55 2089          1750271787984 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271787985 2025.06.18 15:36:27)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 085a5d0e055f0f1e0e061b535d0e010e5e0e5d0f0b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2514          1750271787988 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271787989 2025.06.18 15:36:27)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 085a5d0e055f0f1e0b5d1b535d0e010e5e0e5d0f0b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 4 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 5 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 6 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 7 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 8 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__129(_arch 2 0 129(_assignment(_trgt(9))(_sens(18)))))
			(line__131(_arch 3 0 131(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 9 -1)
)
I 000051 55 2089          1750271791189 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271791190 2025.06.18 15:36:31)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8bdada85dcdc8c9d8d8598d0de8d828ddd8dde8c88)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2514          1750271791193 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271791194 2025.06.18 15:36:31)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8bdada85dcdc8c9d88d998d0de8d828ddd8dde8c88)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 4 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 5 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 6 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 7 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 8 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 9 -1)
)
I 000051 55 2089          1750271877345 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271877346 2025.06.18 15:37:57)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 17144710154010011119044c42111e114111421014)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271877349 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271877350 2025.06.18 15:37:57)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 17144710154010011447044c42111e114111421014)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271970302 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271970303 2025.06.18 15:39:30)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 3065343535673726363e236b653639366636653733)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271970306 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271970307 2025.06.18 15:39:30)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 30653435356737263360236b653639366636653733)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271978670 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271978671 2025.06.18 15:39:38)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e7b4e3b4e5b0e0f1e1e9f4bcb2e1eee1b1e1b2e0e4)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271978674 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271978675 2025.06.18 15:39:38)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e7b4e3b4e5b0e0f1e4b7f4bcb2e1eee1b1e1b2e0e4)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271979173 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271979174 2025.06.18 15:39:39)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code db88d1898c8cdccdddd5c8808eddd2dd8ddd8edcd8)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271979177 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271979178 2025.06.18 15:39:39)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code db88d1898c8cdccdd88bc8808eddd2dd8ddd8edcd8)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271979357 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271979358 2025.06.18 15:39:39)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 97c4c59895c09081919984ccc2919e91c191c29094)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271979361 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271979362 2025.06.18 15:39:39)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 97c4c59895c0908194c784ccc2919e91c191c29094)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271984570 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271984571 2025.06.18 15:39:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code eab8bcb9bebdedfcece4f9b1bfece3ecbcecbfede9)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271984574 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271984575 2025.06.18 15:39:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code faa8acaaaeadfdecf9aae9a1affcf3fcacfcaffdf9)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750271984985 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750271984986 2025.06.18 15:39:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 90c1939f95c79786969e83cbc5969996c696c59793)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2580          1750271984989 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750271984990 2025.06.18 15:39:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 90c1939f95c7978693c083cbc5969996c696c59793)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 5 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 6 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 7 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 8 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 9 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 10 -1)
)
I 000051 55 2089          1750272312350 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750272312351 2025.06.18 15:45:12)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 4f1d1a4d1c18485949415c141a49464919491a484c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750272335219 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750272335220 2025.06.18 15:45:35)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code aaa9a1fdfefdadbcaca4b9f1ffaca3acfcacffada9)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750272336542 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750272336543 2025.06.18 15:45:36)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code cbc89c9e9c9cccddcdc5d8909ecdc2cd9dcd9eccc8)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750272344939 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750272344940 2025.06.18 15:45:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code a1a0f7f6a5f6a6b7a7afb2faf4a7a8a7f7a7f4a6a2)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2657          1750272344943 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750272344944 2025.06.18 15:45:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code a1a0f7f6a5f6a6b7a3f5b2faf4a7a8a7f7a7f4a6a2)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(18)(6))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__148(_arch 5 0 148(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273370029 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273370030 2025.06.18 16:02:50)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e7e1e6b4e5b0e0f1e1e9f4bcb2e1eee1b1e1b2e0e4)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750273387591 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273387592 2025.06.18 16:03:07)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8183858f85d68697878f92dad4878887d787d48682)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2657          1750273387595 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273387596 2025.06.18 16:03:07)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 8183858f85d6869783d592dad4878887d787d48682)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(18)(2)(3)(4)))))
			(line__123(_arch 1 0 123(_assignment(_trgt(8))(_sens(18)))))
			(line__130(_arch 2 0 130(_assignment(_trgt(9))(_sens(18)))))
			(line__132(_arch 3 0 132(_assignment(_trgt(5))(_sens(18)))))
			(line__134(_arch 4 0 134(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__148(_arch 5 0 148(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273484623 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273484624 2025.06.18 16:04:44)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 88db898685df8f9e8e869bd3dd8e818ede8edd8f8b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750273490316 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273490317 2025.06.18 16:04:50)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code c092cb95c597c7d6c6ced39b95c6c9c696c695c7c3)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750273495796 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273495797 2025.06.18 16:04:55)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 2c7d7a287a7b2b3a2a223f77792a252a7a2a792b2f)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2661          1750273495800 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273495801 2025.06.18 16:04:55)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 2c7d7a287a7b2b3a212a3f77792a252a7a2a792b2f)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(11)(12)(13)(14)(18)(2)(3)(4)))))
			(line__128(_arch 1 0 128(_assignment(_trgt(8))(_sens(18)))))
			(line__135(_arch 2 0 135(_assignment(_trgt(9))(_sens(18)))))
			(line__137(_arch 3 0 137(_assignment(_trgt(5))(_sens(18)))))
			(line__139(_arch 4 0 139(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__153(_arch 5 0 153(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273682308 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273682309 2025.06.18 16:08:02)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code c093c595c597c7d6c6ced39b95c6c9c696c695c7c3)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273682312 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273682313 2025.06.18 16:08:02)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code c093c595c597c7d6cdc1d39b95c6c9c696c695c7c3)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__135(_arch 1 0 135(_assignment(_trgt(8))(_sens(18)))))
			(line__142(_arch 2 0 142(_assignment(_trgt(9))(_sens(18)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(5))(_sens(18)))))
			(line__146(_arch 4 0 146(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__160(_arch 5 0 160(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273683526 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273683527 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 83d0d28d85d48495858d90d8d6858a85d585d68480)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273683530 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273683531 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 83d0d28d85d484958e8290d8d6858a85d585d68480)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__135(_arch 1 0 135(_assignment(_trgt(8))(_sens(18)))))
			(line__142(_arch 2 0 142(_assignment(_trgt(9))(_sens(18)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(5))(_sens(18)))))
			(line__146(_arch 4 0 146(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__160(_arch 5 0 160(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273683748 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273683749 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 5d0e0d5e0c0a5a4b5b534e06085b545b0b5b085a5e)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273683752 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273683753 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 5d0e0d5e0c0a5a4b505c4e06085b545b0b5b085a5e)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__135(_arch 1 0 135(_assignment(_trgt(8))(_sens(18)))))
			(line__142(_arch 2 0 142(_assignment(_trgt(9))(_sens(18)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(5))(_sens(18)))))
			(line__146(_arch 4 0 146(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__160(_arch 5 0 160(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273683952 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273683953 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 297a7e2d257e2e3f2f273a727c2f202f7f2f7c2e2a)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273683956 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273683957 2025.06.18 16:08:03)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 297a7e2d257e2e3f24283a727c2f202f7f2f7c2e2a)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__135(_arch 1 0 135(_assignment(_trgt(8))(_sens(18)))))
			(line__142(_arch 2 0 142(_assignment(_trgt(9))(_sens(18)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(5))(_sens(18)))))
			(line__146(_arch 4 0 146(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__160(_arch 5 0 160(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273684171 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273684172 2025.06.18 16:08:04)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 0350550505540415050d105856050a055505560400)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273684175 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273684176 2025.06.18 16:08:04)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 03505505055404150e02105856050a055505560400)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__135(_arch 1 0 135(_assignment(_trgt(8))(_sens(18)))))
			(line__142(_arch 2 0 142(_assignment(_trgt(9))(_sens(18)))))
			(line__144(_arch 3 0 144(_assignment(_trgt(5))(_sens(18)))))
			(line__146(_arch 4 0 146(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__160(_arch 5 0 160(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750273807069 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750273807070 2025.06.18 16:10:07)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 0e5b58085e59091808001d555b08070858085b090d)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2672          1750273807073 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750273807074 2025.06.18 16:10:07)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 1e4b48194e491908134c0d454b18171848184b191d)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(16)(18)(2)(3)(4)))))
			(line__141(_arch 1 0 141(_assignment(_trgt(8))(_sens(18)))))
			(line__148(_arch 2 0 148(_assignment(_trgt(9))(_sens(18)))))
			(line__150(_arch 3 0 150(_assignment(_trgt(5))(_sens(18)))))
			(line__152(_arch 4 0 152(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__166(_arch 5 0 166(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750274432702 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274432703 2025.06.18 16:20:32)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f7f4fda7f5a0f0e1f1f9e4aca2f1fef1a1f1a2f0f4)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274446626 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274446627 2025.06.18 16:20:46)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 58575b5b550f5f4e5e564b030d5e515e0e5e0d5f5b)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274499997 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274499998 2025.06.18 16:21:39)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code d7d5d485d580d0c1d1d9c48c82d1ded181d182d0d4)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274500140 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274500141 2025.06.18 16:21:40)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 6466666465336372626a773f31626d623262316367)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274501573 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274501574 2025.06.18 16:21:41)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f2f0f7a2f5a5f5e4f4fce1a9a7f4fbf4a4f4a7f5f1)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274502058 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274502059 2025.06.18 16:21:42)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e6e4edb5e5b1e1f0e0e8f5bdb3e0efe0b0e0b3e1e5)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2089          1750274510340 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750274510341 2025.06.18 16:21:50)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 3f3f353a6c68382939312c646a39363969396a383c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2680          1750274510344 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750274510345 2025.06.18 16:21:50)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 3f3f353a6c6838296b3c2c646a39363969396a383c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(15)(16)(18)(2)(3)(4)))))
			(line__165(_arch 1 0 165(_assignment(_trgt(8))(_sens(18)))))
			(line__172(_arch 2 0 172(_assignment(_trgt(9))(_sens(18)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(5))(_sens(18)))))
			(line__176(_arch 4 0 176(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 3580          1750274667232 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750274667233 2025.06.18 16:24:27)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 1a494c1d4e4d1d0c181b09414f1c131c4c1c4f1d19)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 2048946017 544174693 1830838638 1928555877 1881170281 543257185 1953701999 1098150497 7496804)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(33686018 33686018)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 2601          1750274825321 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750274825322 2025.06.18 16:27:05)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code a8aaacfff6ffa9bfa5a7baf2afaefbafa8aea9afac)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(9))(_sens(8)(2)(4(2))(4(1))(4(0)))(_read(4)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(8)))))
			(line__126(_arch 3 0 126(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__127(_arch 4 0 127(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__128(_arch 5 0 128(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__129(_arch 6 0 129(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__130(_arch 7 0 130(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__131(_arch 8 0 131(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__132(_arch 9 0 132(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__133(_arch 10 0 133(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__136(_arch 11 0 136(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__137(_arch 12 0 137(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__138(_arch 13 0 138(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__140(_arch 14 0 140(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__143(_arch 15 0 143(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__144(_arch 16 0 144(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__145(_arch 17 0 145(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__147(_arch 18 0 147(_assignment(_trgt(6))(_sens(8)))))
			(line__153(_arch 19 0 153(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
I 000051 55 2089          1750275375682 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750275375683 2025.06.18 16:36:15)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 7f29287e2c28786979716c242a79767929792a787c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2680          1750275375686 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750275375687 2025.06.18 16:36:15)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 7f29287e2c2878692b7c6c242a79767929792a787c)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(15)(16)(18)(2)(3)(4)))))
			(line__165(_arch 1 0 165(_assignment(_trgt(8))(_sens(18)))))
			(line__172(_arch 2 0 172(_assignment(_trgt(9))(_sens(18)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(5))(_sens(18)))))
			(line__176(_arch 4 0 176(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750275384051 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750275384052 2025.06.18 16:36:24)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 26727022257121302028357d73202f207020732125)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2680          1750275384055 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750275384056 2025.06.18 16:36:24)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code 26727022257121307225357d73202f207020732125)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(15)(16)(18)(2)(3)(4)))))
			(line__165(_arch 1 0 165(_assignment(_trgt(8))(_sens(18)))))
			(line__172(_arch 2 0 172(_assignment(_trgt(9))(_sens(18)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(5))(_sens(18)))))
			(line__176(_arch 4 0 176(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 2089          1750275388082 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750275388083 2025.06.18 16:36:28)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e6b5b1b5e5b1e1f0e0e8f5bdb3e0efe0b0e0b3e1e5)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 2680          1750275388086 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750275388087 2025.06.18 16:36:28)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code e6b5b1b5e5b1e1f0b2e5f5bdb3e0efe0b0e0b3e1e5)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(15)(16)(18)(2)(3)(4)))))
			(line__165(_arch 1 0 165(_assignment(_trgt(8))(_sens(18)))))
			(line__172(_arch 2 0 172(_assignment(_trgt(9))(_sens(18)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(5))(_sens(18)))))
			(line__176(_arch 4 0 176(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
I 000051 55 3548          1750276025976 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276025977 2025.06.18 16:47:05)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code a8a6a2ffa5ffafbeaaa9bbf3fdaea1aefeaefdafab)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 48)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 3548          1750276034743 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276034744 2025.06.18 16:47:14)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code e6b3b7b5e5b1e1f0e4e7f5bdb3e0efe0b0e0b3e1e5)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 3548          1750276093258 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276093259 2025.06.18 16:48:13)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 792f7a78752e7e6f7b786a222c7f707f2f7f2c7e7a)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 3548          1750276093767 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276093768 2025.06.18 16:48:13)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 7d2b7c7c2c2a7a6b7f7c6e26287b747b2b7b287a7e)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 3548          1750276136895 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276136896 2025.06.18 16:48:56)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code f2f1a0a2f5a5f5e4f0f3e1a9a7f4fbf4a4f4a7f5f1)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
I 000051 55 3548          1750276137057 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276137058 2025.06.18 16:48:57)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code 9e9dcf91cec999889c9f8dc5cb989798c898cb999d)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
V 000051 55 2601          1750276613286 behavioral
(_unit VHDL(controlpath 0 5(behavioral 0 24))
	(_version vf5)
	(_time 1750276613287 2025.06.18 16:56:53)
	(_source(\../src/ControlPath.vhd\))
	(_parameters dbg tan)
	(_code d9d78c8b868ed8ced4d6cb83dedf8aded9dfd8dedd)
	(_coverage d)
	(_ent
		(_time 1749729453133)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int rst -1 0 9(_ent(_in))))
		(_port(_int data_av -1 0 10(_ent(_in))))
		(_port(_int done -1 0 11(_ent(_out))))
		(_port(_int sts -2 0 14(_ent(_in))))
		(_port(_int cmd -3 0 15(_ent(_out))))
		(_port(_int sel -1 0 18(_ent(_out))))
		(_port(_int ld -1 0 18(_ent(_out))))
		(_type(_int State 0 25(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 0 0 26(_arch(_uni))))
		(_sig(_int nextState 0 0 26(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(8))(_sens(0)(1))(_read(9)))))
			(line__43(_arch 1 0 43(_prcs(_simple)(_trgt(9))(_sens(2)(4(2))(4(1))(4(0))(8))(_read(4)))))
			(line__123(_arch 2 0 123(_assignment(_trgt(3))(_sens(8)))))
			(line__126(_arch 3 0 126(_assignment(_trgt(5(1)))(_sens(8)))))
			(line__127(_arch 4 0 127(_assignment(_trgt(5(2)))(_sens(8)))))
			(line__128(_arch 5 0 128(_assignment(_trgt(5(0)))(_sens(8)))))
			(line__129(_arch 6 0 129(_assignment(_trgt(5(3)))(_sens(8)))))
			(line__130(_arch 7 0 130(_assignment(_trgt(5(5)))(_sens(8)))))
			(line__131(_arch 8 0 131(_assignment(_trgt(5(4)))(_sens(8)))))
			(line__132(_arch 9 0 132(_assignment(_trgt(5(6)))(_sens(8)))))
			(line__133(_arch 10 0 133(_assignment(_trgt(5(7)))(_sens(8)))))
			(line__136(_arch 11 0 136(_assignment(_trgt(5(8)))(_sens(8)))))
			(line__137(_arch 12 0 137(_assignment(_trgt(5(10)))(_sens(8)))))
			(line__138(_arch 13 0 138(_assignment(_trgt(5(12)))(_sens(8)))))
			(line__140(_arch 14 0 140(_assignment(_trgt(5(13)))(_sens(8)))))
			(line__143(_arch 15 0 143(_assignment(_trgt(5(11)))(_sens(8)))))
			(line__144(_arch 16 0 144(_assignment(_trgt(5(9)))(_sens(8)))))
			(line__145(_arch 17 0 145(_assignment(_trgt(5(14)))(_sens(8)))))
			(line__147(_arch 18 0 147(_assignment(_trgt(6))(_sens(8)))))
			(line__153(_arch 19 0 153(_assignment(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard)))
	(_model . behavioral 20 -1)
)
V 000051 55 1335          1750276615633 behavioral
(_unit VHDL(controlpath_tb 0 7(behavioral 0 10))
	(_version vf5)
	(_time 1750276615634 2025.06.18 16:56:55)
	(_source(\../src/ControlPath_tb.vhd\))
	(_parameters dbg tan)
	(_code 000f0a06565701170156125a070653070006010704)
	(_coverage d)
	(_ent
		(_time 1749729454992)
	)
	(_inst CONTROL_PATH 0 24(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_object
		(_sig(_int rst -1 0 11(_arch(_uni))))
		(_sig(_int clk -1 0 12(_arch(_uni((i 2))))))
		(_sig(_int data_av -1 0 13(_arch(_uni))))
		(_sig(_int done -1 0 14(_arch(_uni))))
		(_sig(_int sel -1 0 15(_arch(_uni))))
		(_sig(_int ld -1 0 15(_arch(_uni))))
		(_sig(_int sts -2 0 16(_arch(_uni))))
		(_sig(_int cmd -3 0 17(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_trgt(1))(_sens(1)))))
			(line__36(_arch 1 0 36(_prcs(_trgt(0)(2)(6(1))(6(2))(6(0)))(_sens(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(1 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(1 Command)))
	)
	(_use(ieee(std_logic_1164))(.(SelectionSort_pkg))(std(standard))(ieee(NUMERIC_STD)))
	(_model . behavioral 2 -1)
)
V 000051 55 5488          1750276617565 behavioral
(_unit VHDL(datapath 0 6(behavioral 0 27))
	(_version vf5)
	(_time 1750276617566 2025.06.18 16:56:57)
	(_source(\../src/DataPath.vhd\))
	(_parameters dbg tan)
	(_code 92c5969d91c4c284c19182c8c29596949a94969493)
	(_coverage d)
	(_ent
		(_time 1749729456379)
	)
	(_inst REG_ORDER 0 47(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 15))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(0)))
			((d)(data))
			((q)(order))
		)
	)
	(_inst REG_STARTADDR 0 59(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 16))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(1)))
			((d)(data))
			((q)(startAddr))
		)
	)
	(_inst REG_SIZE 0 71(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 17))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(2)))
			((d)(arrayEnd))
			((q)(size))
		)
	)
	(_inst REG_I 0 83(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 18))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(3)))
			((d)(muxI))
			((q)(i))
		)
	)
	(_inst REG_J 0 95(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 19))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(4)))
			((d)(sum))
			((q)(j))
		)
	)
	(_inst REG_MIN 0 106(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 20))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(5)))
			((d)(muxMin))
			((q)(min))
		)
	)
	(_inst REG_AUX 0 118(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 21))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(6)))
			((d)(data_in))
			((q)(aux))
		)
	)
	(_inst REG_AUX2 0 130(_ent . RegisterNbits)
		(_gen
			((WIDTH)(_code 22))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((ce)(cmd(7)))
			((d)(data_in))
			((q)(aux2))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 23 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_port(_int sts -3 0 17(_ent(_out))))
		(_port(_int cmd -4 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 21(_array -2((_dto c 24 i 0)))))
		(_port(_int addr 1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 22(_array -2((_dto c 25 i 0)))))
		(_port(_int data_in 2 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 23(_array -2((_dto c 26 i 0)))))
		(_port(_int data_out 3 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 28(_array -2((_dto c 27 i 0)))))
		(_sig(_int order 4 0 28(_arch(_uni))))
		(_sig(_int startAddr 4 0 28(_arch(_uni))))
		(_sig(_int size 4 0 28(_arch(_uni))))
		(_sig(_int i 4 0 29(_arch(_uni))))
		(_sig(_int j 4 0 29(_arch(_uni))))
		(_sig(_int min 4 0 29(_arch(_uni))))
		(_sig(_int aux 4 0 29(_arch(_uni))))
		(_sig(_int aux2 4 0 29(_arch(_uni))))
		(_sig(_int muxI 4 0 31(_arch(_uni))))
		(_sig(_int muxMin 4 0 31(_arch(_uni))))
		(_sig(_int muxInc 4 0 31(_arch(_uni))))
		(_sig(_int muxSub 4 0 31(_arch(_uni))))
		(_sig(_int MuxOrder 4 0 31(_arch(_uni))))
		(_sig(_int muxData_out 4 0 33(_arch(_uni))))
		(_sig(_int muxAddr0 4 0 35(_arch(_uni))))
		(_sig(_int MuxAddr1 4 0 35(_arch(_uni))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 38(_array -2((_dto c 28 i 0)))))
		(_sig(_int sum 5 0 38(_arch(_uni))))
		(_sig(_int compDt 4 0 39(_arch(_uni))))
		(_sig(_int compAux 4 0 39(_arch(_uni))))
		(_type(_int ~SIGNED{DATA_WIDTH-1~downto~0}~13 0 40(_array -2((_dto c 29 i 0)))))
		(_sig(_int sub 6 0 40(_arch(_uni))))
		(_sig(_int arrayEnd 4 0 41(_arch(_uni))))
		(_prcs
			(line__144(_arch 0 0 144(_assignment(_trgt(16))(_sens(9)(24)(4(8)))(_read(4)))))
			(line__146(_arch 1 0 146(_assignment(_trgt(18))(_sens(11)(12)(4(9)))(_read(4)))))
			(line__148(_arch 2 0 148(_assignment(_trgt(17))(_sens(11)(12)(4(11)))(_read(4)))))
			(line__150(_arch 3 0 150(_assignment(_trgt(19))(_sens(12)(24)(4(10)))(_read(4)))))
			(line__152(_arch 4 0 152(_assignment(_trgt(22))(_sens(11)(12)(4(12)))(_read(4)))))
			(line__154(_arch 5 0 154(_assignment(_trgt(23))(_sens(13)(22)(4(13)))(_read(4)))))
			(line__156(_arch 6 0 156(_assignment(_trgt(21))(_sens(14)(15)(4(14)))(_read(4)))))
			(line__159(_arch 7 0 159(_assignment(_trgt(24))(_sens(18)))))
			(line__161(_arch 8 0 161(_assignment(_trgt(28))(_sens(9)(2)))))
			(line__164(_arch 9 0 164(_assignment(_trgt(27))(_sens(10)(19)))))
			(line__168(_arch 10 0 168(_assignment(_trgt(3(1)))(_sens(11)(13)))))
			(line__170(_arch 11 0 170(_assignment(_trgt(3(2)))(_sens(8(0))(14)(6))(_mon))))
			(line__176(_arch 12 0 176(_assignment(_trgt(7))(_sens(21)))))
			(line__177(_arch 13 0 177(_assignment(_trgt(5))(_sens(23)))))
			(line__178(_arch 14 0 178(_assignment(_alias((sts(0))(sub(7))))(_trgt(3(0)))(_sens(27(7))))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(3 SIGNED)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . behavioral 30 -1)
)
V 000051 55 1279          1750276619399 behavioral
(_unit VHDL(registernbits 0 10(behavioral 0 25))
	(_version vf5)
	(_time 1750276619400 2025.06.18 16:56:59)
	(_source(\../src/RegisterNbits.vhd\))
	(_parameters dbg tan)
	(_code c690c393c59195d0cdc0d59d93c0c3c1c4c093c0c4)
	(_coverage d)
	(_ent
		(_time 1749729459508)
	)
	(_object
		(_gen(_int WIDTH -1 0 12 \32\ (_ent gms((i 32)))))
		(_gen(_int INIT_VALUE -1 0 13 \0\ (_ent gms((i 0)))))
		(_port(_int clk -2 0 16(_ent(_in)(_event))))
		(_port(_int rst -2 0 17(_ent(_in))))
		(_port(_int ce -2 0 18(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~12 0 19(_array -2((_dto c 1 i 0)))))
		(_port(_int d 0 0 19(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{WIDTH-1~downto~0}~122 0 20(_array -2((_dto c 2 i 0)))))
		(_port(_int q 1 0 20(_ent(_out))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_simple)(_trgt(4))(_sens(0)(1))(_mon)(_read(2)(3)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . behavioral 3 -1)
)
V 000049 55 2305          1750276620968 BlockRAM
(_unit VHDL(memory 0 13(blockram 0 29))
	(_version vf5)
	(_time 1750276620969 2025.06.18 16:57:00)
	(_source(\../src/memory.vhd\))
	(_parameters dbg tan)
	(_code e0b7e0b3e5b7e0f6b2b4f2bbb8e6b4e6e5e6b4e6b6)
	(_coverage d)
	(_ent
		(_time 1750119738842)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 15 \16\ (_ent gms((i 16)))))
		(_gen(_int ADDR_WIDTH -1 0 16 \16\ (_ent gms((i 16)))))
		(_type(_int ~STRING~12 0 17(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int imageFileName 0 0 17(_ent(_string \"UNUSED"\))))
		(_port(_int clk -3 0 20(_ent(_in)(_event))))
		(_port(_int ce -3 0 21(_ent(_in))))
		(_port(_int wr -3 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~12 0 23(_array -3((_dto c 4 i 0)))))
		(_port(_int address 1 0 23(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 24(_array -3((_dto c 5 i 0)))))
		(_port(_int data_in 2 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 25(_array -3((_dto c 6 i 0)))))
		(_port(_int data_out 3 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 31(_array -3((_dto c 7 i 0)))))
		(_type(_int Memory 0 31(_array 4((_to i 0 c 8)))))
		(_sig(_int memoryArray 5 0 53(_arch(_uni(_code 9)))))
		(_sig(_int arrayAddress -7 0 55(_arch(_uni))))
		(_prcs
			(line__59(_arch 0 0 59(_assignment(_trgt(7))(_sens(3))(_mon))))
			(line__62(_arch 1 0 62(_prcs(_simple)(_trgt(6))(_sens(0))(_read(7)(1)(2)(4)))))
			(line__80(_arch 2 0 80(_assignment(_trgt(5))(_sens(6)(7)))))
		)
		(_subprogram
			(_int MemoryLoad 3 0 33(_arch(_func 5 -4)))
			(_ext READLINE(2 0))
			(_ext READ(2 14))
			(_ext StringToStdLogicVector(4 1))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext std.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
		(_type(_ext std.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext std.TEXTIO.LINE(2 LINE)))
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(3 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD))(.(Util_pkg)))
	(_model . BlockRAM 10 -1)
)
V 000040 55 1102 1750119733565 util_pkg
(_unit VHDL(util_pkg 0 9(util_pkg 0 22))
	(_version vf5)
	(_time 1750276622589 2025.06.18 16:57:02)
	(_source(\../src/util_pkg.vhd\))
	(_parameters dbg tan)
	(_code 396c383d346e642f6f397f62683f6b3f3e3e3c3e3d)
	(_coverage d)
	(_ent
		(_time 1750119733565)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~16 0 27(_array -4((_dto i 3 i 0)))))
		(_subprogram
			(_int CharToStdLogicVector 0 0 25(_ent(_func -1 -2)))
			(_int StringToStdLogicVector 1 0 59(_ent(_func -1 -3)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext std.standard.CHARACTER(1 CHARACTER)))
		(_type(_ext std.standard.STRING(1 STRING)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018)
		(50463234)
		(33751554)
		(50528770)
		(33686274)
		(50463490)
		(33751810)
		(50529026)
		(33686019)
		(50463235)
		(33751555)
		(50528771)
		(33686275)
		(50463491)
		(33751811)
		(50529027)
	)
	(_model . Util_pkg 2 -1)
)
V 000051 55 2089          1750276624063 structural
(_unit VHDL(selectionsort 0 6(structural 0 25))
	(_version vf5)
	(_time 1750276624064 2025.06.18 16:57:04)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f6a3fca6f5a1f1e0f0f8e5ada3f0fff0a0f0a3f1f5)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_inst CONTROL_PATH 0 30(_ent . ControlPath)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((done)(done))
			((sts)(sts))
			((cmd)(cmd))
			((sel)(sel))
			((ld)(ld))
		)
	)
	(_inst DATA_PATH 0 42(_ent . DataPath behavioral)
		(_gen
			((DATA_WIDTH)(_code 0))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data)(data))
			((sts)(sts))
			((cmd)(cmd))
			((addr)(addr))
			((data_in)(data_in))
			((data_out)(data_out))
		)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 1 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 2 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 3 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 4 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_sig(_int cmd -3 0 26(_arch(_uni))))
		(_sig(_int sts -4 0 27(_arch(_uni))))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Command(2 Command)))
		(_type(_ext descricao_comportamental.SelectionSort_pkg.Status(2 Status)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(SelectionSort_pkg))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
V 000051 55 2680          1750276624067 behavioral
(_unit VHDL(selectionsort 0 6(behavioral 0 62))
	(_version vf5)
	(_time 1750276624068 2025.06.18 16:57:04)
	(_source(\../src/SelectionSort.vhd\))
	(_parameters dbg tan)
	(_code f6a3fca6f5a1f1e0a2f5e5ada3f0fff0a0f0a3f1f5)
	(_coverage d)
	(_ent
		(_time 1750120586001)
	)
	(_object
		(_gen(_int DATA_WIDTH -1 0 8 \8\ (_ent gms((i 8)))))
		(_port(_int clk -2 0 11(_ent(_in)(_event))))
		(_port(_int rst -2 0 12(_ent(_in))))
		(_port(_int data_av -2 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~12 0 14(_array -2((_dto c 6 i 0)))))
		(_port(_int data 0 0 14(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~122 0 15(_array -2((_dto c 7 i 0)))))
		(_port(_int data_in 1 0 15(_ent(_in))))
		(_port(_int done -2 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~124 0 17(_array -2((_dto c 8 i 0)))))
		(_port(_int addr 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~126 0 18(_array -2((_dto c 9 i 0)))))
		(_port(_int data_out 3 0 18(_ent(_out))))
		(_port(_int sel -2 0 19(_ent(_out))))
		(_port(_int ld -2 0 20(_ent(_out))))
		(_type(_int ~UNSIGNED{DATA_WIDTH-1~downto~0}~13 0 63(_array -2((_dto c 10 i 0)))))
		(_sig(_int regOrder 4 0 63(_arch(_uni))))
		(_sig(_int regStartAddr 4 0 63(_arch(_uni))))
		(_sig(_int regSize 4 0 63(_arch(_uni))))
		(_sig(_int regI 4 0 64(_arch(_uni))))
		(_sig(_int regJ 4 0 64(_arch(_uni))))
		(_sig(_int regMin 4 0 64(_arch(_uni))))
		(_sig(_int regAux 4 0 64(_arch(_uni))))
		(_sig(_int regAux2 4 0 64(_arch(_uni))))
		(_type(_int State 0 65(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 (_to i 0 i 14))))
		(_sig(_int currentState 5 0 66(_arch(_uni))))
		(_prcs
			(line__68(_arch 0 0 68(_prcs(_simple)(_trgt(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(0)(1))(_mon)(_read(10(0))(11)(12)(13)(14)(15)(16)(18)(2)(3)(4)))))
			(line__165(_arch 1 0 165(_assignment(_trgt(8))(_sens(18)))))
			(line__172(_arch 2 0 172(_assignment(_trgt(9))(_sens(18)))))
			(line__174(_arch 3 0 174(_assignment(_trgt(5))(_sens(18)))))
			(line__176(_arch 4 0 176(_prcs(_simple)(_trgt(6))(_sens(13)(14)(15)(18)))))
			(line__190(_arch 5 0 190(_prcs(_simple)(_trgt(7))(_sens(16)(17)(18)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(.(SelectionSort_pkg)))
	(_model . behavioral 11 -1)
)
V 000051 55 3548          1750276626306 behavioral
(_unit VHDL(selectionsort_tb 0 5(behavioral 0 8))
	(_version vf5)
	(_time 1750276626307 2025.06.18 16:57:06)
	(_source(\../src/SelectionSort_tb.vhd\))
	(_parameters dbg tan)
	(_code c094c195c597c7d6c2c1d39b95c6c9c696c695c7c3)
	(_coverage d)
	(_ent
		(_time 1750122124468)
	)
	(_inst SelectionSort_BEH 0 26(_ent . SelectionSort behavioral)
		(_gen
			((DATA_WIDTH)(_code 2))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs1_data_in))
			((done)(done1))
			((addr)(address1))
			((data_out)(bs1_data_out))
			((sel)(ce1))
			((ld)(wr1))
		)
	)
	(_inst RAM_BEH 0 44(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 3))
			((ADDR_WIDTH)(_code 4))
			((imageFileName)(_code 5))
		)
		(_port
			((clk)(clk))
			((ce)(ce1))
			((wr)(wr1))
			((address)(address1))
			((data_in)(bs1_data_out))
			((data_out)(bs1_data_in))
		)
	)
	(_inst SelectionSort_STR 0 59(_ent . SelectionSort structural)
		(_gen
			((DATA_WIDTH)(_code 6))
		)
		(_port
			((clk)(clk))
			((rst)(rst))
			((data_av)(data_av))
			((data)(data))
			((data_in)(bs2_data_in))
			((done)(done2))
			((addr)(address2))
			((data_out)(bs2_data_out))
			((sel)(ce2))
			((ld)(wr2))
		)
	)
	(_inst RAM_STR 0 77(_ent . Memory)
		(_gen
			((DATA_WIDTH)(_code 7))
			((ADDR_WIDTH)(_code 8))
			((imageFileName)(_code 9))
		)
		(_port
			((clk)(clk))
			((ce)(ce2))
			((wr)(wr2))
			((address)(address2))
			((data_in)(bs2_data_out))
			((data_out)(bs2_data_in))
		)
	)
	(_object
		(_cnst(_int DATA_WIDTH -1 0 10(_arch((i 8)))))
		(_cnst(_int ADDR_WIDTH -1 0 11(_arch((i 8)))))
		(_sig(_int rst -2 0 13(_arch(_uni))))
		(_sig(_int data_av -2 0 13(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{ADDR_WIDTH-1~downto~0}~13 0 14(_array -2((_dto i 7 i 0)))))
		(_sig(_int size 0 0 14(_arch(_uni))))
		(_sig(_int startAddr 0 0 14(_arch(_uni))))
		(_sig(_int order 0 0 14(_arch(_uni))))
		(_sig(_int clk -2 0 15(_arch(_uni((i 2))))))
		(_sig(_int wr1 -2 0 16(_arch(_uni))))
		(_sig(_int wr2 -2 0 16(_arch(_uni))))
		(_sig(_int ce1 -2 0 17(_arch(_uni))))
		(_sig(_int ce2 -2 0 17(_arch(_uni))))
		(_sig(_int done1 -2 0 18(_arch(_uni))))
		(_sig(_int done2 -2 0 18(_arch(_uni))))
		(_sig(_int address1 0 0 19(_arch(_uni))))
		(_sig(_int address2 0 0 19(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{DATA_WIDTH-1~downto~0}~13 0 20(_array -2((_dto i 7 i 0)))))
		(_sig(_int data 1 0 20(_arch(_uni))))
		(_sig(_int bs1_data_in 1 0 21(_arch(_uni))))
		(_sig(_int bs1_data_out 1 0 21(_arch(_uni))))
		(_sig(_int bs2_data_in 1 0 22(_arch(_uni))))
		(_sig(_int bs2_data_out 1 0 22(_arch(_uni))))
		(_prcs
			(line__91(_arch 0 0 91(_assignment(_trgt(5))(_sens(5)))))
			(line__92(_arch 1 0 92(_prcs(_trgt(0)(1)(14))(_sens(5))(_mon)(_read(10)(11)))))
		)
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.STRING(0 STRING)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_static
		(1953719636 1668179298 539828328 857746482 741679148 874524960 1919885356 544367972 741417021 2053731104 540876901 53)
		(33686018 50463234)
		(1868983881 1851878770 1881173860 1667855215 824209249 543256096 4084032877 543254898 1634886000 1931505440 1953653108 1919181889)
		(1868983913 543255922 1702521203 891305248)
		(33686018 50463490)
		(1868983913 543255922 1701081711 540876914 49)
		(1734438249 2020879973 116)
	)
	(_model . behavioral 10 -1)
)
