

================================================================
== Vitis HLS Report for 'kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4'
================================================================
* Date:           Mon Oct 16 16:29:45 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_stage0_kernel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  10.950 ns|     4.05 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12548|    12548|  0.188 ms|  0.188 ms|  12548|  12548|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_17_3_VITIS_LOOP_18_4  |    12546|    12546|         4|          1|          1|  12544|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       39|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       63|     -|
|Register             |        -|      -|       87|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       87|      102|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln17_fu_109_p2                |         +|   0|  0|  21|          14|           1|
    |ap_block_pp0_stage0_00001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_fu_103_p2               |      icmp|   0|  0|  12|          14|          13|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  39|          31|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_temp_1_load          |   9|          2|   32|         64|
    |gmem0_blk_n_R                         |   9|          2|    1|          2|
    |indvar_flatten_fu_60                  |   9|          2|   14|         28|
    |temp_1_fu_56                          |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  63|         14|   95|        190|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |gmem0_addr_read_reg_167           |  32|   0|   32|          0|
    |icmp_ln17_reg_163                 |   1|   0|    1|          0|
    |icmp_ln17_reg_163_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_60              |  14|   0|   14|          0|
    |temp_1_fu_56                      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  87|   0|   87|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                      Source Object                     |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|grp_fu_1006_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_stage0_Pipeline_VITIS_LOOP_17_3_VITIS_LOOP_18_4|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                                                   gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                                                   gmem0|       pointer|
|sext_ln15             |   in|   62|     ap_none|                                               sext_ln15|        scalar|
|temp_1_out            |  out|   32|      ap_vld|                                              temp_1_out|       pointer|
|temp_1_out_ap_vld     |  out|    1|      ap_vld|                                              temp_1_out|       pointer|
+----------------------+-----+-----+------------+--------------------------------------------------------+--------------+

