//////////////////////////////////////////////////////////////////////////////////
//
// @author	: Chandrkant Mohadikar.
// Create Date  : 8-May-2024
// Design Name	: 
// Module Name	: Project_README
// Project Name : 
// Description	: 
//
// Revision	: 1.0
// Email   	: mohadikarchandu123@gmail.com
//////////////////////////////////////////////////////////////////////////////////



//Directory Structure
./Design  	- Design RTL files.
./DV      	- Design Verification Files (SV/UVM Testbench).
./Micro_arch 	- Technical Reference Manual, Top level Design Specification.
./Sim		- Run the RTL simulation.
./synth		- Sythesized netlist.  
./scripts 	- Scripts related to testbench automation python TCL and Shell(makefile).
./status  	- Keep tracking of the Project Status report, Verification Testplan and coverage report.
