Change log for PC Engines binary releases
=========================================

This document contain changelog for binary releases that contain all below
components:

* [coreboot (with all required blobs)](https://github.com/pcengines/coreboot)
* [SeaBIOS](https://github.com/pcengines/seabios)
* [sortbootorder](https://github.com/pcengines/sortbootorder)
* [ipxe](https://github.com/pcengines/ipxe)
* [memtest86+](https://github.com/pcengines/memtest86plus)

To see recent changes for legacy and mainline branch:
* [Releases 4.0.x](#unreleased-40x) are based on PC Engines 20160304 release.
* [Releases 4.5.x](#unreleased-45x) are based on mainline support merged in
[this gerrit ref](https://review.coreboot.org/#/c/14138/).

## [Unreleased 4.0.x]
## [v4.0.6] - 2017-01-12
- [coreboot v4.0.6](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v406---2017-01-12)
- [SeaBIOS rel-1.9.2.3](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1923---2017-01-03)
- [sortbootorder v4.0.3](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v403---2017-01-03)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

## [v4.0.5] - 2017-01-03
- [coreboot v4.0.5](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v405---2017-01-03)
- [SeaBIOS rel-1.9.2.3](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1923---2017-01-03)
- [sortbootorder v4.0.3](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v403---2017-01-03)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

## [v4.0.4] - 2016-12-20
- [coreboot v4.0.4](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v404---2016-12-20)
- [SeaBIOS rel-1.9.2.2](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1922---2016-12-13)
- [sortbootorder v4.0.2](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v402---2016-12-09)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

### Changed
- iPXE autoboot runs only on net0

## [v4.0.3] - 2016-12-14
- [coreboot v4.0.3](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v403---2016-12-14)
- [SeaBIOS rel-1.9.2.2](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1922---2016-12-13)
- [sortbootorder v4.0.2](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v402---2016-12-09)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1]()

## [v4.0.2] - 2016-12-09
- [coreboot v4.0.2](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v402---2016-12-09)
- [SeaBIOS rel-1.9.2.1](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1921---2016-10-04)
- [sortbootorder v4.0.2](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v402---2016-12-09)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

## [v4.0.1.1] - 2016-09-12
- [coreboot v4.0.1.1](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v4011---2016-09-12)
- [SeaBIOS rel-1.9.2.1](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1921---2016-10-04)
- [sortbootorder v4.0.1](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-08-14)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

## [v4.0.1] - 2016-09-12
- [coreboot v4.0.1](https://github.com/pcengines/coreboot/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-09-12)
- [SeaBIOS rel-1.9.2.1](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1921---2016-10-04)
- [sortbootorder v4.0.1](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-08-14)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

Mainline releases
-----------------

## [Unreleased 4.5.x]
## [v4.5.4] - 2017-01-24
- [coreboot v4.5.4](https://github.com/pcengines/coreboot/blob/coreboot-4.5.x/CHANGELOG.md#v454---2017-01-24)
- [SeaBIOS rel-1.9.2.4](https://github.com/pcengines/seabios/blob/coreboot-4.0.x/CHANGELOG.md#rel-1924---2016-01-23)
- [sortbootorder v4.0.3](https://github.com/pcengines/sortbootorder/blob/coreboot-4.0.x/CHANGELOG.md#v403---2017-01-03)
- [ipxe v1.0.0](https://github.com/pcengines/ipxe)
- [memtest86+ v4.0.1](https://github.com/pcengines/memtest86plus/blob/coreboot-4.0.x/CHANGELOG.md#v401---2016-05-11)

## [v4.5.3]
### coreboot
#### Added
- support for legacy LEDs behavior
- legacy logs at boot
- 4k alignment for bootorder in CBFS

#### Changed
- enabled memtest86+ by default

#### Fixed
- incorrect GPIO implementation

### sortbootorder
#### Fixed
- problem with saving configuration

### SeaBIOS
#### Changed
- limit level 1 logs to minimum

## [v4.5.2]
### coreboot
#### Added
- port of clock settings from legacy implementation
- support for getting sku and serial number
- sortbootorder as secondary payload
- PXE ROM based on 2016.7 release

#### Changed
- log level to ALERT
- enable UART C and UART D by default

#### Fixed
OSes tested: Debian testing (Linux kernel 4.8) and Voyage Linux (APU2 image
builder)
- booting from start works fine (Seagete SSHD 1TB ST1000LM014)
- USB booting works fine (USB MSC Drive UFD 3.0 Silicon-Power16G 1100)
- iPXE works fine (tested with Debian netboot pxelinux.0)
- HDD warm and cold boot works (Seagete SSHD 1TB ST1000LM014)
- USB warm and cold boot works (USB MSC Drive UFD 3.0 Silicon-Power16G 1100)
- iPXE works fine (tested with Debian netboot pxelinux.0)

### sortbootorder
#### Fixed
- compilation fixes to build with mainline coreboot

## [v4.5.1]
#### Added
- mainline support for APU2

## [v4.0.1.1]
### coreboot
#### Changed
- Reprogrammed `GPP_CLK3` output (connected to miniPCIe slot 1) to ignore
`CLKREQ#`
    input - forced it to be always on.

[Unreleased 4.0.x]: https://github.com/pcengines/coreboot/compare/v4.0.6...coreboot-4.0.x
[v4.0.6]: https://github.com/pcengines/coreboot/compare/v4.0.5...v4.0.6
[v4.0.5]: https://github.com/pcengines/coreboot/compare/v4.0.4...v4.0.5
[v4.0.4]: https://github.com/pcengines/coreboot/compare/v4.0.3...v4.0.4
[v4.0.3]: https://github.com/pcengines/coreboot/compare/v4.0.2...v4.0.3
[v4.0.2]: https://github.com/pcengines/coreboot/compare/v4.0.1.1...v4.0.2
[v4.0.1.1]: https://github.com/pcengines/coreboot/compare/v4.0.1...v4.0.1.1
[v4.0.1]: https://github.com/pcengines/coreboot/compare/88a4f96110fbd3f55ee727bd01f53875f1c6c398...v4.0.1
[Unreleased 4.5.x]: https://github.com/pcengines/coreboot/compare/v4.5.4...coreboot-4.5.x
[v4.5.4]: https://github.com/pcengines/coreboot/compare/v4.5.3...v4.5.4
