{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Full Version " "Info: Version 11.0 Build 157 04/27/2011 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 04 14:53:23 2012 " "Info: Processing started: Tue Sep 04 14:53:23 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DS18B20_LCD1602 -c DS18B20_LCD1602" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shizhong.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file shizhong.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shizhong-behave " "Info: Found design unit 1: shizhong-behave" {  } { { "shizhong.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/shizhong.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shizhong " "Info: Found entity 1: shizhong" {  } { { "shizhong.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/shizhong.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdm_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lcdm_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcdm_data-a " "Info: Found design unit 1: lcdm_data-a" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lcdm_data " "Info: Found entity 1: lcdm_data" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIV " "Info: Found entity 1: CLK_DIV" {  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BO-bhv " "Info: Found design unit 1: BO-bhv" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BO " "Info: Found entity 1: BO" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds18b20_lcd1602.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ds18b20_lcd1602.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DS18B20_LCD1602 " "Info: Found entity 1: DS18B20_LCD1602" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DS18B20_LCD1602 " "Info: Elaborating entity \"DS18B20_LCD1602\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIV CLK_DIV:inst " "Info: Elaborating entity \"CLK_DIV\" for hierarchy \"CLK_DIV:inst\"" {  } { { "DS18B20_LCD1602.bdf" "inst" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 592 344 440 688 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 CLK_DIV.v(23) " "Warning (10230): Verilog HDL assignment warning at CLK_DIV.v(23): truncated value with size 32 to match size of target (17)" {  } { { "CLK_DIV.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcdm_data lcdm_data:inst7 " "Info: Elaborating entity \"lcdm_data\" for hierarchy \"lcdm_data:inst7\"" {  } { { "DS18B20_LCD1602.bdf" "inst7" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 624 816 928 816 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 lcdm_data.VHD(107) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(107): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 lcdm_data.VHD(120) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(120): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 lcdm_data.VHD(134) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(134): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 lcdm_data.VHD(148) " "Warning (10492): VHDL Process Statement warning at lcdm_data.VHD(148): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "cont.v 1 1 " "Warning: Using design file cont.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Info: Found entity 1: cont" {  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont cont:inst1 " "Info: Elaborating entity \"cont\" for hierarchy \"cont:inst1\"" {  } { { "DS18B20_LCD1602.bdf" "inst1" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 656 544 664 752 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter cont:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"cont:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cont.v" "lpm_counter_component" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "cont:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"cont:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cont:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"cont:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "cont.v" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/cont.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bti.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bti " "Info: Found entity 1: cntr_bti" {  } { { "db/cntr_bti.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/cntr_bti.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bti cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated " "Info: Elaborating entity \"cntr_bti\" for hierarchy \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/11.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BO BO:inst8 " "Info: Elaborating entity \"BO\" for hierarchy \"BO:inst8\"" {  } { { "DS18B20_LCD1602.bdf" "inst8" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 800 416 640 928 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ng BO.vhd(205) " "Warning (10492): VHDL Process Statement warning at BO.vhd(205): signal \"ng\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var4 BO.vhd(228) " "Warning (10492): VHDL Process Statement warning at BO.vhd(228): signal \"var4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var3 BO.vhd(242) " "Warning (10492): VHDL Process Statement warning at BO.vhd(242): signal \"var3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var2 BO.vhd(256) " "Warning (10492): VHDL Process Statement warning at BO.vhd(256): signal \"var2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "var1 BO.vhd(270) " "Warning (10492): VHDL Process Statement warning at BO.vhd(270): signal \"var1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "var4 BO.vhd(195) " "Warning (10631): VHDL Process Statement warning at BO.vhd(195): inferring latch(es) for signal or variable \"var4\", which holds its previous value in one or more paths through the process" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[0\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[0\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[1\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[1\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[2\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[2\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[3\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[3\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[4\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[4\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[5\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[5\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[6\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[6\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[7\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[7\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[8\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[8\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[9\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[9\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[10\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[10\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[11\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[11\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[12\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[12\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[13\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[13\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[14\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[14\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[15\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[15\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[16\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[16\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[17\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[17\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[18\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[18\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[19\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[19\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[20\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[20\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[21\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[21\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[22\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[22\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[23\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[23\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[24\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[24\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[25\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[25\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[26\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[26\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[27\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[27\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[28\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[28\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[29\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[29\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[30\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[30\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "var4\[31\] BO.vhd(195) " "Info (10041): Inferred latch for \"var4\[31\]\" at BO.vhd(195)" {  } { { "BO.vhd" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/BO.vhd" 195 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "M\[6\] lcdm_data lcdm_data:inst7 " "Warning: Port \"M\[6\]\" does not exist in entity definition of \"lcdm_data\".  The port's range differs between the entity definition and its actual instantiation, \"lcdm_data:inst7\"." {  } { { "DS18B20_LCD1602.bdf" "inst7" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 624 816 928 816 "inst7" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Info: Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Div1\"" {  } { { "lcdm_data.VHD" "Div1" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod0\"" {  } { { "lcdm_data.VHD" "Mod0" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod1\"" {  } { { "lcdm_data.VHD" "Mod1" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Div0\"" {  } { { "lcdm_data.VHD" "Div0" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "lcdm_data:inst7\|Mod2 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"lcdm_data:inst7\|Mod2\"" {  } { { "lcdm_data.VHD" "Mod2" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 106 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Div1\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Div1 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Info: Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Info: Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Info: Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_k2f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Mod0\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Mod0 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info: Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ecm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_ecm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ecm " "Info: Found entity 1: lpm_divide_ecm" {  } { { "db/lpm_divide_ecm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_ecm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Info: Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Info: Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Mod1\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Mod1 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Info: Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 105 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o9m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_o9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o9m " "Info: Found entity 1: lpm_divide_o9m" {  } { { "db/lpm_divide_o9m.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_o9m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Info: Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Info: Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lcdm_data:inst7\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lcdm_data:inst7\|lpm_divide:Div0\"" {  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lcdm_data:inst7\|lpm_divide:Div0 " "Info: Instantiated megafunction \"lcdm_data:inst7\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Info: Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Info: Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lcdm_data.VHD" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/lcdm_data.VHD" 103 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_bkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkm " "Info: Found entity 1: lpm_divide_bkm" {  } { { "db/lpm_divide_bkm.tdf" "" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/lpm_divide_bkm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Warning (13410): Pin \"rw\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 952 680 856 968 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_N GND " "Warning (13410): Pin \"LCD_N\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 1040 704 880 1056 "LCD_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_P VCC " "Warning (13410): Pin \"LCD_P\" is stuck at VCC" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 1096 688 864 1112 "LCD_P" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[3\] GND " "Warning (13410): Pin \"sel\[3\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[1\] GND " "Warning (13410): Pin \"sel\[1\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "sel\[0\] GND " "Warning (13410): Pin \"sel\[0\]\" is stuck at GND" {  } { { "DS18B20_LCD1602.bdf" "" { Schematic "E:/Program/EP4CE6/vhdl/DS18B20/DS18B20_LCD1602.bdf" { { 840 864 1040 856 "sel\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[15\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[14\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[13\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[12\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[11\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[10\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[9\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[8\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[7\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[6\] " "Info: Register \"cont:inst1\|lpm_counter:lpm_counter_component\|cntr_bti:auto_generated\|counter_reg_bit\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lcdm_data:inst7\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22 " "Info (17048): Logic cell \"lcdm_data:inst7\|lpm_divide:Mod0\|lpm_divide_ecm:auto_generated\|sign_div_unsign_3nh:divider\|alt_u_div_85f:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_85f.tdf" "add_sub_10_result_int\[0\]~22" { Text "E:/Program/EP4CE6/vhdl/DS18B20/db/alt_u_div_85f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "CLK_DIV:inst\|U9 " "Info (17048): Logic cell \"CLK_DIV:inst\|U9\"" {  } { { "CLK_DIV.v" "U9" { Text "E:/Program/EP4CE6/vhdl/DS18B20/CLK_DIV.v" 17 0 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "827 " "Info: Implemented 827 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Info: Implemented 1 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "798 " "Info: Implemented 798 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 04 14:53:28 2012 " "Info: Processing ended: Tue Sep 04 14:53:28 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
