
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -283.72

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -49.24

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -49.24

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
  41.69 source latency dpath.a_reg.out[10]$_DFFE_PP_/CLK ^
 -37.25 target latency dpath.b_reg.out[14]$_DFFE_PP_/CLK ^
  -0.74 CRPR
--------------
   3.70 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: ctrl.state.out[2]$_DFF_P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                         62.00   62.00 ^ input external delay
     3    2.20    0.00    0.00   62.00 ^ reset (in)
                                         reset (net)
                  0.35    0.11   62.11 ^ _336_/B (AOI21x1_ASAP7_75t_R)
     1    0.69    4.02    3.87   65.98 v _336_/Y (AOI21x1_ASAP7_75t_R)
                                         _002_ (net)
                  4.02    0.04   66.02 v ctrl.state.out[2]$_DFF_P_/D (DFFHQNx2_ASAP7_75t_R)
                                 66.02   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19    0.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.25   16.08   15.56   15.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.11    0.39   16.13 ^ clkbuf_2_3__f_clk/A (BUFx2_ASAP7_75t_R)
    10    7.33   25.51   24.29   40.42 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                 25.55    0.61   41.03 ^ ctrl.state.out[2]$_DFF_P_/CLK (DFFHQNx2_ASAP7_75t_R)
                          0.00   41.03   clock reconvergence pessimism
                         13.31   54.33   library hold time
                                 54.33   data required time
-----------------------------------------------------------------------------
                                 54.33   data required time
                                -66.02   data arrival time
-----------------------------------------------------------------------------
                                 11.68   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19    0.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.25   16.08   15.56   15.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.11    0.41   16.16 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.70   26.95   24.66   40.82 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 26.99    0.61   41.44 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.15   18.14   51.10   92.54 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 18.14    0.14   92.68 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.53    8.80    7.35  100.03 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.81    0.12  100.15 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.63   35.74   34.85  135.01 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 35.74    0.08  135.09 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.84    9.16   22.06  157.15 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  9.18    0.20  157.36 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.57    9.36   23.49  180.84 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.36    0.03  180.87 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.17   13.10   28.36  209.23 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 13.11    0.16  209.38 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.90   12.03   21.51  230.89 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.08    0.43  231.32 v _402_/A2 (AO21x1_ASAP7_75t_R)
     2    1.36   10.32   17.34  248.66 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 10.32    0.05  248.71 v _417_/A3 (AO32x1_ASAP7_75t_R)
     1    1.69   14.04   26.19  274.90 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.04    0.11  275.01 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.15   12.96   22.16  297.17 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.96    0.07  297.24 v resp_msg[13] (out)
                                297.24   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -297.24   data arrival time
-----------------------------------------------------------------------------
                                -49.24   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    1.66    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.61    0.19    0.19 ^ clkbuf_0_clk/A (BUFx2_ASAP7_75t_R)
     4    4.25   16.08   15.56   15.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 16.11    0.41   16.16 ^ clkbuf_2_1__f_clk/A (BUFx2_ASAP7_75t_R)
    11    7.70   26.95   24.66   40.82 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                 26.99    0.61   41.44 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
     1    2.15   18.14   51.10   92.54 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
                                         _037_ (net)
                 18.14    0.14   92.68 ^ _356_/A (INVx3_ASAP7_75t_R)
     3    2.53    8.80    7.35  100.03 v _356_/Y (INVx3_ASAP7_75t_R)
                                         dpath.a_lt_b$in0[3] (net)
                  8.81    0.12  100.15 v _573_/A (HAxp5_ASAP7_75t_R)
     2    1.63   35.74   34.85  135.01 v _573_/SN (HAxp5_ASAP7_75t_R)
                                         _024_ (net)
                 35.74    0.08  135.09 v rebuffer2/A (BUFx3_ASAP7_75t_R)
     4    2.84    9.16   22.06  157.15 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
                                         net2 (net)
                  9.18    0.20  157.36 v _394_/C (OR3x1_ASAP7_75t_R)
     1    0.57    9.36   23.49  180.84 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.36    0.03  180.87 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.17   13.10   28.36  209.23 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 13.11    0.16  209.38 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.90   12.03   21.51  230.89 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 12.08    0.43  231.32 v _402_/A2 (AO21x1_ASAP7_75t_R)
     2    1.36   10.32   17.34  248.66 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 10.32    0.05  248.71 v _417_/A3 (AO32x1_ASAP7_75t_R)
     1    1.69   14.04   26.19  274.90 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 14.04    0.11  275.01 v _418_/B (XOR2x1_ASAP7_75t_R)
     2    1.15   12.96   22.16  297.17 v _418_/Y (XOR2x1_ASAP7_75t_R)
                                         resp_msg[13] (net)
                 12.96    0.07  297.24 v resp_msg[13] (out)
                                297.24   data arrival time

                        310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (propagated)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -297.24   data arrival time
-----------------------------------------------------------------------------
                                -49.24   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
228.19874572753906

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7131

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
18.522733688354492

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8039

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 12

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[3]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[9]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.75   15.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  25.07   40.82 ^ clkbuf_2_1__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.61   41.44 ^ dpath.a_reg.out[3]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
  51.10   92.54 ^ dpath.a_reg.out[3]$_DFFE_PP_/QN (DFFHQNx3_ASAP7_75t_R)
   7.49  100.03 v _356_/Y (INVx3_ASAP7_75t_R)
  34.98  135.01 v _573_/SN (HAxp5_ASAP7_75t_R)
  22.15  157.15 v rebuffer2/Y (BUFx3_ASAP7_75t_R)
  13.95  171.10 v rebuffer3/Y (BUFx2_ASAP7_75t_R)
  21.66  192.76 v _310_/Y (OR3x1_ASAP7_75t_R)
  23.17  215.93 v _313_/Y (OA21x2_ASAP7_75t_R)
  23.58  239.51 v _369_/Y (OA21x2_ASAP7_75t_R)
  16.11  255.63 v _370_/Y (AND3x1_ASAP7_75t_R)
  29.65  285.28 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  28.66  313.94 ^ _378_/Y (BUFx6f_ASAP7_75t_R)
  10.83  324.77 v _488_/Y (NOR2x1_ASAP7_75t_R)
  26.05  350.82 v _493_/Y (OA33x2_ASAP7_75t_R)
   0.08  350.91 v dpath.a_reg.out[9]$_DFFE_PP_/D (DFFHQNx3_ASAP7_75t_R)
         350.91   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock source latency
   0.00  310.00 ^ clk (in)
  15.01  325.01 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.19  347.19 ^ clkbuf_2_0__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.35  347.55 ^ dpath.a_reg.out[9]$_DFFE_PP_/CLK (DFFHQNx3_ASAP7_75t_R)
   0.74  348.29   clock reconvergence pessimism
   2.36  350.65   library setup time
         350.65   data required time
---------------------------------------------------------
         350.65   data required time
        -350.91   data arrival time
---------------------------------------------------------
          -0.26   slack (VIOLATED)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.01   15.01 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  22.55   37.56 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.39   37.95 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  44.46   82.41 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx2_ASAP7_75t_R)
   7.53   89.94 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.07   90.01 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx2_ASAP7_75t_R)
          90.01   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  15.75   15.75 ^ clkbuf_0_clk/Y (BUFx2_ASAP7_75t_R)
  24.67   40.42 ^ clkbuf_2_3__f_clk/Y (BUFx2_ASAP7_75t_R)
   0.48   40.90 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx2_ASAP7_75t_R)
  -2.86   38.03   clock reconvergence pessimism
  12.14   50.18   library hold time
          50.18   data required time
---------------------------------------------------------
          50.18   data required time
         -90.01   data arrival time
---------------------------------------------------------
          39.83   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
38.6871

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
41.0265

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
297.2406

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-49.2406

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-16.565907

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.18e-04   2.69e-05   6.82e-09   2.45e-04  31.2%
Combinational          2.19e-04   2.04e-04   2.53e-08   4.23e-04  53.9%
Clock                  5.29e-05   6.38e-05   5.82e-10   1.17e-04  14.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.90e-04   2.94e-04   3.27e-08   7.84e-04 100.0%
                          62.5%      37.5%       0.0%
