<!-- vim: set ai sw=1 ts=1 sta et: -->

<!--
Block RAM in 7 series is 36kbbit split into two 18kbit sections.
The Block RAM is "true dual port".
There are both Latches (first) and Registers (second) on the output (why!?)

The RAM has extra bits that can be used for parity (DIP / DOP).

  -->
<pb_type name="RAMBFIFO36E1" num_pb="1">
 <input  name="WEBWEU"         num_pins="8"  />
 <input  name="WEBWEL"         num_pins="8"  />
 <input  name="WEAU"           num_pins="4"  />
 <input  name="WEAL"           num_pins="4"  />

 <input  name="TSTWROS"        num_pins="13" />
 <input  name="TSTWRCNTOFF"    num_pins="1"  />
 <input  name="TSTRDOS"        num_pins="13" />
 <input  name="TSTRDCNTOFF"    num_pins="1"  />
 <input  name="TSTOFF"         num_pins="1"  />
 <input  name="TSTIN"          num_pins="5"  />
 <input  name="TSTFLAGIN"      num_pins="1"  />
 <input  name="TSTCNT"         num_pins="13" />
 <input  name="TSTBRAMRST"     num_pins="1"  />

 <input  name="RSTREGBU"       num_pins="1"  />
 <input  name="RSTREGBL"       num_pins="1"  />
 <input  name="RSTREGARSTREGU" num_pins="1"  />
 <input  name="RSTREGARSTREGL" num_pins="1"  />
 <input  name="RSTRAMBU"       num_pins="1"  />
 <input  name="RSTRAMBL"       num_pins="1"  />
 <input  name="RSTRAMARSTRAMU" num_pins="1"  />
 <input  name="RSTRAMARSTRAMLRST" num_pins="1" />

 <input  name="REGCLKBU"       num_pins="1"  />
 <input  name="REGCLKBL"       num_pins="1"  />
 <input  name="REGCLKARDRCLKU" num_pins="1"  />
 <input  name="REGCLKARDRCLKL" num_pins="1"  />
 <input  name="REGCEBU"        num_pins="1"  />
 <input  name="REGCEBL"        num_pins="1"  />
 <input  name="REGCEAREGCEU"   num_pins="1"  />
 <input  name="REGCEAREGCEL"   num_pins="1"  />

 <input  name="INJECTDBITERR"  num_pins="1"  />
 <input  name="INJECTSBITERR"  num_pins="1"  />

 <input  name="ENBWRENU"       num_pins="1"  />
 <input  name="ENBWRENL"       num_pins="1"  />
 <input  name="ENARDENU"       num_pins="1"  />
 <input  name="ENARDENL"       num_pins="1"  />
 <input  name="DIPBDIP"        num_pins="4"  />
 <input  name="DIPADIP"        num_pins="4"  />
 <input  name="DIBDI"          num_pins="32" />
 <input  name="DIADI"          num_pins="32" />

 <clock  name="CLKBWRCLKU"     num_pins="1"  />
 <clock  name="CLKBWRCLKL"     num_pins="1"  />
 <clock  name="CLKARDCLKU"     num_pins="1"  />
 <clock  name="CLKARDCLKL"     num_pins="1"  />

 <input  name="CASCADEINA"     num_pins="1"  />
 <input  name="CASCADEINB"     num_pins="1"  />

 <input  name="ADDRBWRADDRU"   num_pins="15" />
 <input  name="ADDRBWRADDRL"   num_pins="16" />

 <input  name="ADDRARDADDRU"   num_pins="15" />
 <input  name="ADDRARDADDRL"   num_pins="16" />

 <output name="WRERR"          num_pins="1"  />
 <output name="WRCOUNT"        num_pins="13" />

 <output name="TSTOUT"         num_pins="5"  />

 <output name="SBITERR"        num_pins="1"  />

 <output name="RDERR"          num_pins="1"  />
 <output name="RDCOUNT"        num_pins="13" />

 <output name="FULL"           num_pins="1"  />
 <output name="EMPTY"          num_pins="1"  />

 <output name="ECCPARITY"      num_pins="8"  />

 <output name="DOPBDOP"        num_pins="4"  />
 <output name="DOPADOP"        num_pins="4"  />

 <output name="DOBDO"          num_pins="32" />
 <output name="DOADO"          num_pins="32" />

 <output name="DBITERR"        num_pins="1"  />

 <output name="CASCADEOUTA"    num_pins="1"  />
 <output name="CASCADEOUTB"    num_pins="1"  />

 <output name="ALMOSTFULL"     num_pins="1"  />
 <output name="ALMOSTEMPTY"    num_pins="1"  />

 <!-- Missing FIFO36E1 -->
 <mode name="BRAM">
  <pb_type name="RAMB36E1" num_pb="1" blif_model=".subckt RAMB36E1_PRIM">
   <!-- Port A - 32bit wide -->
   <clock  name="CLKARDCLKU"        num_pins="1"  />
   <clock  name="CLKARDCLKL"        num_pins="1"  />
   <input  name="REGCEAREGCEU"      num_pins="1"  />
   <input  name="REGCEAREGCEL"      num_pins="1"  />
   <input  name="ENARDENU"          num_pins="1"  />
   <input  name="ENARDENL"          num_pins="1"  />
   <input  name="RSTRAMARSTRAMU"    num_pins="1"  />
   <input  name="RSTRAMARSTRAMLRST" num_pins="1"  />
   <input  name="RSTREGARSTREGU"    num_pins="1"  />
   <input  name="RSTREGARSTREGL"    num_pins="1"  />
   <input  name="ADDRARDADDRU"      num_pins="15" />
   <input  name="ADDRARDADDRL"      num_pins="16" />
   <input  name="DIADI"             num_pins="32" />
   <input  name="DIPADIP"           num_pins="4"  />
   <input  name="WEAU"              num_pins="4"  />
   <input  name="WEAL"              num_pins="4"  />
   <output name="DOADO"             num_pins="32" />
   <output name="DOPADOP"           num_pins="4"  />

   <T_setup    value="10e-12" port="REGCEAREGCEU"      clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="REGCEAREGCEL"      clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="ENARDENU"          clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="ENARDENL"          clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="RSTRAMARSTRAMU"    clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="RSTRAMARSTRAMLRST" clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="RSTREGARSTREGU"    clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="RSTREGARSTREGL"    clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="ADDRARDADDRU"      clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="ADDRARDADDRL"      clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="DIADI"             clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="DIPADIP"           clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="WEAU"              clock="CLKARDCLKL" />
   <T_setup    value="10e-12" port="WEAL"              clock="CLKARDCLKL" />
   <T_clock_to_Q max="10e-12" port="DOADO"             clock="CLKARDCLKL" />
   <T_clock_to_Q max="10e-12" port="DOPADOP"           clock="CLKARDCLKL" />

   <!-- Port B - 32bit wide -->
   <clock  name="CLKBWRCLKU"     num_pins="1"  />
   <clock  name="CLKBWRCLKL"     num_pins="1"  />
   <input  name="ENBWRENU"       num_pins="1"  />
   <input  name="ENBWRENL"       num_pins="1"  />
   <input  name="REGCEBU"        num_pins="1"  />
   <input  name="REGCEBL"        num_pins="1"  />
   <input  name="RSTRAMBU"       num_pins="1"  />
   <input  name="RSTRAMBL"       num_pins="1"  />
   <input  name="RSTREGBU"       num_pins="1"  />
   <input  name="RSTREGBL"       num_pins="1"  />
   <input  name="ADDRBWRADDRU"   num_pins="15" />
   <input  name="ADDRBWRADDRL"   num_pins="16" />
   <input  name="DIBDI"          num_pins="32" />
   <input  name="DIPBDIP"        num_pins="4"  />
   <input  name="WEBWEU"         num_pins="8"  />
   <input  name="WEBWEL"         num_pins="8"  />
   <output name="DOBDO"          num_pins="32" />
   <output name="DOPBDOP"        num_pins="4"  />

   <T_setup    value="10e-12" port="ENBWRENU"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="ENBWRENL"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="REGCEBU"      clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="REGCEBL"      clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="RSTRAMBU"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="RSTRAMBL"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="RSTREGBU"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="RSTREGBL"     clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="ADDRBWRADDRU" clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="ADDRBWRADDRL" clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="DIBDI"        clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="DIPBDIP"      clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="WEBWEU"       clock="CLKBWRCLKL" />
   <T_setup    value="10e-12" port="WEBWEL"       clock="CLKBWRCLKL" />
   <T_clock_to_Q max="10e-12" port="DOBDO"        clock="CLKBWRCLKL" />
   <T_clock_to_Q max="10e-12" port="DOPBDOP"      clock="CLKBWRCLKL" />

   <input  name="CASCADEINA"    num_pins="1"  />
   <input  name="CASCADEINB"    num_pins="1"  />
   <output name="CASCADEOUTA"   num_pins="1"  />
   <output name="CASCADEOUTB"   num_pins="1"  />
  </pb_type>
  <interconnect>
   <!-- Port A inputs -->
   <direct name="CLKARDCLKU"        input="RAMBFIFO36E1.CLKARDCLKU"        output="RAMB36E1.CLKARDCLKU"     />
   <direct name="CLKARDCLKL"        input="RAMBFIFO36E1.CLKARDCLKL"        output="RAMB36E1.CLKARDCLKL"     />
   <direct name="REGCEAREGCEU"      input="RAMBFIFO36E1.REGCEAREGCEU"      output="RAMB36E1.REGCEAREGCEU"   />
   <direct name="REGCEAREGCEL"      input="RAMBFIFO36E1.REGCEAREGCEL"      output="RAMB36E1.REGCEAREGCEL"   />
   <direct name="ENARDENU"          input="RAMBFIFO36E1.ENARDENU"          output="RAMB36E1.ENARDENU"       />
   <direct name="ENARDENL"          input="RAMBFIFO36E1.ENARDENL"          output="RAMB36E1.ENARDENL"       />
   <direct name="RSTRAMARSTRAMU"    input="RAMBFIFO36E1.RSTRAMARSTRAMU"    output="RAMB36E1.RSTRAMARSTRAMU" />
   <direct name="RSTRAMARSTRAMLRST" input="RAMBFIFO36E1.RSTRAMARSTRAMLRST" output="RAMB36E1.RSTRAMARSTRAMLRST" />
   <direct name="RSTREGARSTREGU"    input="RAMBFIFO36E1.RSTREGARSTREGU"    output="RAMB36E1.RSTREGARSTREGU" />
   <direct name="RSTREGARSTREGL"    input="RAMBFIFO36E1.RSTREGARSTREGL"    output="RAMB36E1.RSTREGARSTREGL" />
   <direct name="ADDRARDADDRU"      input="RAMBFIFO36E1.ADDRARDADDRU"      output="RAMB36E1.ADDRARDADDRU"   />
   <direct name="ADDRARDADDRL"      input="RAMBFIFO36E1.ADDRARDADDRL"      output="RAMB36E1.ADDRARDADDRL"   />
   <direct name="DIADI"             input="RAMBFIFO36E1.DIADI"             output="RAMB36E1.DIADI"         />
   <direct name="DIPADIP"           input="RAMBFIFO36E1.DIPADIP"           output="RAMB36E1.DIPADIP"       />
   <direct name="WEAU"              input="RAMBFIFO36E1.WEAU"              output="RAMB36E1.WEAU"           />
   <direct name="WEAL"              input="RAMBFIFO36E1.WEAL"              output="RAMB36E1.WEAL"           />

   <!-- Port A outputs -->
   <direct name="DOADO"             input="RAMB36E1.DOADO"                 output="RAMBFIFO36E1.DOADO"     />
   <direct name="DOPADOP"           input="RAMB36E1.DOPADOP"               output="RAMBFIFO36E1.DOPADOP"   />

   <!-- Port B inputs -->
   <direct name="CLKBWRCLKU"        input="RAMBFIFO36E1.CLKBWRCLKU"        output="RAMB36E1.CLKBWRCLKU"     />
   <direct name="CLKBWRCLKL"        input="RAMBFIFO36E1.CLKBWRCLKL"        output="RAMB36E1.CLKBWRCLKL"     />
   <direct name="ENBWRENU"          input="RAMBFIFO36E1.ENBWRENU"          output="RAMB36E1.ENBWRENU"       />
   <direct name="ENBWRENL"          input="RAMBFIFO36E1.ENBWRENL"          output="RAMB36E1.ENBWRENL"       />
   <direct name="REGCEBU"           input="RAMBFIFO36E1.REGCEBU"           output="RAMB36E1.REGCEBU"        />
   <direct name="REGCEBL"           input="RAMBFIFO36E1.REGCEBL"           output="RAMB36E1.REGCEBL"        />
   <direct name="RSTRAMBU"          input="RAMBFIFO36E1.RSTRAMBU"          output="RAMB36E1.RSTRAMBU"       />
   <direct name="RSTRAMBL"          input="RAMBFIFO36E1.RSTRAMBL"          output="RAMB36E1.RSTRAMBL"       />
   <direct name="RSTREGBU"          input="RAMBFIFO36E1.RSTREGBU"          output="RAMB36E1.RSTREGBU"       />
   <direct name="RSTREGBL"          input="RAMBFIFO36E1.RSTREGBL"          output="RAMB36E1.RSTREGBL"       />
   <direct name="ADDRBWRADDRU"      input="RAMBFIFO36E1.ADDRBWRADDRU"      output="RAMB36E1.ADDRBWRADDRU"   />
   <direct name="ADDRBWRADDRL"      input="RAMBFIFO36E1.ADDRBWRADDRL"      output="RAMB36E1.ADDRBWRADDRL"   />
   <direct name="DIBDI"             input="RAMBFIFO36E1.DIBDI"             output="RAMB36E1.DIBDI"         />
   <direct name="DIPBDIP"           input="RAMBFIFO36E1.DIPBDIP"           output="RAMB36E1.DIPBDIP"       />
   <direct name="WEBWEU"            input="RAMBFIFO36E1.WEBWEU"            output="RAMB36E1.WEBWEU"         />
   <direct name="WEBWEL"            input="RAMBFIFO36E1.WEBWEL"            output="RAMB36E1.WEBWEL"         />

   <!-- Port B outputs -->
   <direct name="DOBDO"             input="RAMB36E1.DOBDO"                 output="RAMBFIFO36E1.DOBDO"     />
   <direct name="DOPBDOP"           input="RAMB36E1.DOPBDOP"               output="RAMBFIFO36E1.DOPBDOP"   />

   <!-- Other pins -->
   <direct name="CASCADEINA"        input="RAMBFIFO36E1.CASCADEINA"        output="RAMB36E1.CASCADEINA"    />
   <direct name="CASCADEINB"        input="RAMBFIFO36E1.CASCADEINB"        output="RAMB36E1.CASCADEINB"    />
   <direct name="CASCADEOUTA"       input="RAMB36E1.CASCADEOUTA"           output="RAMBFIFO36E1.CASCADEOUTA" />
   <direct name="CASCADEOUTB"       input="RAMB36E1.CASCADEOUTB"           output="RAMBFIFO36E1.CASCADEOUTB" />

  </interconnect>
 </mode>
 <metadata>
  <meta name="type">block</meta>
  <meta name="subtype">ignore</meta>
 </metadata>
</pb_type>
