Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Oct  1 18:05:52 2023
| Host         : DESKTOP-1PFU4II running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
SYNTH-10   Warning           Wide multiplier                3           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2654)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1244)
---------------------------
 There are 1244 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2654)
---------------------------------------------------
 There are 2654 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.892        0.000                      0                  179        0.170        0.000                      0                  179        4.500        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
dbg_tck_pin  {0.000 10.000}     20.000          50.000          
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_tck_pin        13.072        0.000                      0                  150        0.170        0.000                      0                  150        9.500        0.000                       0                   108  
sys_clk_pin         8.892        0.000                      0                    1        0.280        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  dbg_tck_pin        dbg_tck_pin             16.377        0.000                      0                   28        0.716        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        dbg_tck_pin                 
(none)                      dbg_tck_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       13.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Liabx6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Liabx6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Liabx6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Liabx6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ns8ax6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ns8ax6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ns8ax6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Ns8ax6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Urgbx6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Urgbx6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Urgbx6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Urgbx6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Va7ax6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Va7ax6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Va7ax6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Va7ax6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Xx6bx6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Xx6bx6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Xx6bx6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Xx6bx6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ymwpw6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 1.748ns (26.565%)  route 4.832ns (73.435%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 24.738 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.796    11.860    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ymwpw6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.439    24.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ymwpw6_reg/C
                         clock pessimism              0.434    25.172    
                         clock uncertainty           -0.035    25.137    
    SLICE_X57Y87         FDRE (Setup_fdre_C_CE)      -0.205    24.932    u_CORTEXM0INTEGRATION/u_logic/Ymwpw6_reg
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                         -11.860    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.748ns (26.800%)  route 4.774ns (73.200%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 24.740 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.739    11.802    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.441    24.740    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
                         clock pessimism              0.434    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X56Y90         FDRE (Setup_fdre_C_CE)      -0.169    24.970    u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bp2qw6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.748ns (26.800%)  route 4.774ns (73.200%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 24.740 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.739    11.802    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bp2qw6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.441    24.740    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bp2qw6_reg/C
                         clock pessimism              0.434    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X56Y90         FDRE (Setup_fdre_C_CE)      -0.169    24.970    u_CORTEXM0INTEGRATION/u_logic/Bp2qw6_reg
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 13.167    

Slack (MET) :             13.167ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Drcbx6_reg/CE
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        6.522ns  (logic 1.748ns (26.800%)  route 4.774ns (73.200%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.740ns = ( 24.740 - 20.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.625     5.280    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y94         FDRE (Prop_fdre_C_Q)         0.518     5.798 f  u_CORTEXM0INTEGRATION/u_logic/Golpw6_reg/Q
                         net (fo=18, routed)          1.519     7.317    u_CORTEXM0INTEGRATION/u_logic/Golpw6
    SLICE_X63Y91         LUT5 (Prop_lut5_I2_O)        0.152     7.469 r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6/O
                         net (fo=2, routed)           0.465     7.934    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_6_n_0
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.332     8.266 f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4/O
                         net (fo=5, routed)           0.582     8.848    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_i_4_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.972 r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3/O
                         net (fo=4, routed)           0.363     9.335    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_i_3_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.459 f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2/O
                         net (fo=2, routed)           0.649    10.109    u_CORTEXM0INTEGRATION/u_logic/I0opw6_i_2_n_0
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.150    10.259 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2/O
                         net (fo=3, routed)           0.457    10.716    u_CORTEXM0INTEGRATION/u_logic/Utqpw6_i_2_n_0
    SLICE_X62Y90         LUT4 (Prop_lut4_I3_O)        0.348    11.064 r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_i_1/O
                         net (fo=37, routed)          0.739    11.802    u_CORTEXM0INTEGRATION/u_logic/Em1iu6
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Drcbx6_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.441    24.740    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Drcbx6_reg/C
                         clock pessimism              0.434    25.174    
                         clock uncertainty           -0.035    25.139    
    SLICE_X56Y90         FDRE (Setup_fdre_C_CE)      -0.169    24.970    u_CORTEXM0INTEGRATION/u_logic/Drcbx6_reg
  -------------------------------------------------------------------
                         required time                         24.970    
                         arrival time                         -11.802    
  -------------------------------------------------------------------
                         slack                                 13.167    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.767%)  route 0.142ns (50.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/Q
                         net (fo=5, routed)           0.142     2.020    u_CORTEXM0INTEGRATION/u_logic/D2opw6
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/C
                         clock pessimism             -0.558     1.772    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.078     1.850    u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/P93qw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.906%)  route 0.153ns (52.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/Q
                         net (fo=5, routed)           0.153     2.031    u_CORTEXM0INTEGRATION/u_logic/Z73qw6
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/P93qw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/P93qw6_reg/C
                         clock pessimism             -0.558     1.772    
    SLICE_X61Y88         FDRE (Hold_fdre_C_D)         0.076     1.848    u_CORTEXM0INTEGRATION/u_logic/P93qw6_reg
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/Q
                         net (fo=3, routed)           0.130     2.008    u_CORTEXM0INTEGRATION/u_logic/W6ipw6
    SLICE_X61Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/C
                         clock pessimism             -0.578     1.753    
    SLICE_X61Y90         FDRE (Hold_fdre_C_D)         0.066     1.819    u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Jfdbx6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.581ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.736    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Jfdbx6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.877 r  u_CORTEXM0INTEGRATION/u_logic/Jfdbx6_reg/Q
                         net (fo=3, routed)           0.133     2.010    u_CORTEXM0INTEGRATION/u_logic/Jfdbx6
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
                         clock pessimism             -0.581     1.749    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.070     1.819    u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bx2qw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.198%)  route 0.164ns (46.802%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/Z73qw6_reg/Q
                         net (fo=5, routed)           0.164     2.041    u_CORTEXM0INTEGRATION/u_logic/Z73qw6
    SLICE_X60Y90         LUT6 (Prop_lut6_I4_O)        0.045     2.086 r  u_CORTEXM0INTEGRATION/u_logic/Bx2qw6_i_1/O
                         net (fo=1, routed)           0.000     2.086    u_CORTEXM0INTEGRATION/u_logic/Bsxhu6
    SLICE_X60Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bx2qw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bx2qw6_reg/C
                         clock pessimism             -0.558     1.773    
    SLICE_X60Y90         FDRE (Hold_fdre_C_D)         0.121     1.894    u_CORTEXM0INTEGRATION/u_logic/Bx2qw6_reg
  -------------------------------------------------------------------
                         required time                         -1.894    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.891%)  route 0.115ns (38.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y90         FDCE (Prop_fdce_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/Q
                         net (fo=3, routed)           0.115     1.992    u_CORTEXM0INTEGRATION/u_logic/Kwlpw6
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_i_1/O
                         net (fo=1, routed)           0.000     2.037    u_CORTEXM0INTEGRATION/u_logic/Zqxhu6
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/C
                         clock pessimism             -0.578     1.753    
    SLICE_X61Y91         FDRE (Hold_fdre_C_D)         0.091     1.844    u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.580ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.711    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     1.852 r  u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/Q
                         net (fo=3, routed)           0.130     1.982    u_CORTEXM0INTEGRATION/u_logic/Bcdbx6
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.833     2.303    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/C
                         clock pessimism             -0.580     1.724    
    SLICE_X56Y90         FDRE (Hold_fdre_C_D)         0.063     1.787    u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Nfqpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/D2rpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.535%)  route 0.144ns (50.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.736ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.736    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nfqpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDRE (Prop_fdre_C_Q)         0.141     1.877 r  u_CORTEXM0INTEGRATION/u_logic/Nfqpw6_reg/Q
                         net (fo=5, routed)           0.144     2.020    u_CORTEXM0INTEGRATION/u_logic/Nfqpw6
    SLICE_X58Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D2rpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D2rpw6_reg/C
                         clock pessimism             -0.578     1.753    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.070     1.823    u_CORTEXM0INTEGRATION/u_logic/D2rpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Yzqpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.730%)  route 0.148ns (51.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/Q
                         net (fo=4, routed)           0.148     2.026    u_CORTEXM0INTEGRATION/u_logic/Zwnpw6
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Yzqpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Yzqpw6_reg/C
                         clock pessimism             -0.578     1.752    
    SLICE_X58Y89         FDRE (Hold_fdre_C_D)         0.076     1.828    u_CORTEXM0INTEGRATION/u_logic/Yzqpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nv3qw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             dbg_tck_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.961%)  route 0.147ns (51.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.578ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/Q
                         net (fo=4, routed)           0.147     2.025    u_CORTEXM0INTEGRATION/u_logic/Wt3qw6
    SLICE_X58Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nv3qw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nv3qw6_reg/C
                         clock pessimism             -0.578     1.753    
    SLICE_X58Y90         FDRE (Hold_fdre_C_D)         0.072     1.825    u_CORTEXM0INTEGRATION/u_logic/Nv3qw6_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_tck_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  TCK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X60Y91   u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X58Y89   u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X62Y94   u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X63Y92   u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X57Y90   u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X63Y93   u_CORTEXM0INTEGRATION/u_logic/Bclpw6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X61Y88   u_CORTEXM0INTEGRATION/u_logic/Bk7ax6_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/Bp2qw6_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y91   u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y91   u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y89   u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y89   u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X62Y94   u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X62Y94   u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y92   u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y92   u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y91   u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X60Y91   u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X56Y90   u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y89   u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X58Y89   u_CORTEXM0INTEGRATION/u_logic/Ahdbx6_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X62Y94   u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X62Y94   u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y92   u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X63Y92   u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.892ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.580ns (52.641%)  route 0.522ns (47.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.567     5.119    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  clk_div_reg/Q
                         net (fo=2, routed)           0.522     6.097    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.124     6.221 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     6.221    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.448    14.820    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.299    15.119    
                         clock uncertainty           -0.035    15.083    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.029    15.112    clk_div_reg
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  8.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.478    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  clk_div_reg/Q
                         net (fo=2, routed)           0.185     1.804    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.849 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.849    p_0_in__0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.834     1.992    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.569    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46    clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46    clk_div_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_tck_pin
  To Clock:  dbg_tck_pin

Setup :            0  Failing Endpoints,  Worst Slack       16.377ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.377ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 0.642ns (20.330%)  route 2.516ns (79.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.847     8.439    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y93         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509    24.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y93         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg/C
                         clock pessimism              0.448    25.256    
                         clock uncertainty           -0.035    25.221    
    SLICE_X62Y93         FDCE (Recov_fdce_C_CLR)     -0.405    24.816    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                 16.377    

Slack (MET) :             16.381ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bclpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.642ns (20.358%)  route 2.512ns (79.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.842     8.435    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X63Y93         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Bclpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509    24.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y93         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bclpw6_reg/C
                         clock pessimism              0.448    25.256    
                         clock uncertainty           -0.035    25.221    
    SLICE_X63Y93         FDCE (Recov_fdce_C_CLR)     -0.405    24.816    u_CORTEXM0INTEGRATION/u_logic/Bclpw6_reg
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 16.381    

Slack (MET) :             16.427ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Sdlpw6_reg/PRE
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.642ns (20.358%)  route 2.512ns (79.642%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.808ns = ( 24.808 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.842     8.435    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X63Y93         FDPE                                         f  u_CORTEXM0INTEGRATION/u_logic/Sdlpw6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509    24.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y93         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sdlpw6_reg/C
                         clock pessimism              0.448    25.256    
                         clock uncertainty           -0.035    25.221    
    SLICE_X63Y93         FDPE (Recov_fdpe_C_PRE)     -0.359    24.862    u_CORTEXM0INTEGRATION/u_logic/Sdlpw6_reg
  -------------------------------------------------------------------
                         required time                         24.862    
                         arrival time                          -8.435    
  -------------------------------------------------------------------
                         slack                                 16.427    

Slack (MET) :             16.511ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Yklpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.023ns  (logic 0.642ns (21.237%)  route 2.381ns (78.763%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.712     8.304    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y92         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Yklpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508    24.807    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Yklpw6_reg/C
                         clock pessimism              0.448    25.255    
                         clock uncertainty           -0.035    25.220    
    SLICE_X62Y92         FDCE (Recov_fdce_C_CLR)     -0.405    24.815    u_CORTEXM0INTEGRATION/u_logic/Yklpw6_reg
  -------------------------------------------------------------------
                         required time                         24.815    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                 16.511    

Slack (MET) :             16.515ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.642ns (21.268%)  route 2.377ns (78.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.708     8.300    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X63Y92         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508    24.807    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg/C
                         clock pessimism              0.448    25.255    
                         clock uncertainty           -0.035    25.220    
    SLICE_X63Y92         FDCE (Recov_fdce_C_CLR)     -0.405    24.815    u_CORTEXM0INTEGRATION/u_logic/B7lpw6_reg
  -------------------------------------------------------------------
                         required time                         24.815    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 16.515    

Slack (MET) :             16.515ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ryfax6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        3.019ns  (logic 0.642ns (21.268%)  route 2.377ns (78.732%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns = ( 24.807 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.448ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.708     8.300    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X63Y92         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Ryfax6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508    24.807    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ryfax6_reg/C
                         clock pessimism              0.448    25.255    
                         clock uncertainty           -0.035    25.220    
    SLICE_X63Y92         FDCE (Recov_fdce_C_CLR)     -0.405    24.815    u_CORTEXM0INTEGRATION/u_logic/Ryfax6_reg
  -------------------------------------------------------------------
                         required time                         24.815    
                         arrival time                          -8.300    
  -------------------------------------------------------------------
                         slack                                 16.515    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ehqpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.642ns (22.550%)  route 2.205ns (77.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.536     8.128    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X59Y90         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Ehqpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    24.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ehqpw6_reg/C
                         clock pessimism              0.434    25.239    
                         clock uncertainty           -0.035    25.204    
    SLICE_X59Y90         FDCE (Recov_fdce_C_CLR)     -0.405    24.799    u_CORTEXM0INTEGRATION/u_logic/Ehqpw6_reg
  -------------------------------------------------------------------
                         required time                         24.799    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 16.671    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Hpcbx6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.642ns (22.550%)  route 2.205ns (77.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.536     8.128    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X59Y90         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Hpcbx6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    24.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Hpcbx6_reg/C
                         clock pessimism              0.434    25.239    
                         clock uncertainty           -0.035    25.204    
    SLICE_X59Y90         FDCE (Recov_fdce_C_CLR)     -0.405    24.799    u_CORTEXM0INTEGRATION/u_logic/Hpcbx6_reg
  -------------------------------------------------------------------
                         required time                         24.799    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 16.671    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.642ns (22.550%)  route 2.205ns (77.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.536     8.128    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X59Y90         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    24.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg/C
                         clock pessimism              0.434    25.239    
                         clock uncertainty           -0.035    25.204    
    SLICE_X59Y90         FDCE (Recov_fdce_C_CLR)     -0.405    24.799    u_CORTEXM0INTEGRATION/u_logic/Kwlpw6_reg
  -------------------------------------------------------------------
                         required time                         24.799    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 16.671    

Slack (MET) :             16.671ns  (required time - arrival time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T82qw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (dbg_tck_pin rise@20.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        2.847ns  (logic 0.642ns (22.550%)  route 2.205ns (77.450%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 24.805 - 20.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.626     5.281    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.518     5.799 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.669     6.468    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.124     6.592 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          1.536     8.128    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X59Y90         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/T82qw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                     20.000    20.000 r  
    G3                                                0.000    20.000 r  TCK (IN)
                         net (fo=0)                   0.000    20.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416    21.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793    23.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506    24.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/T82qw6_reg/C
                         clock pessimism              0.434    25.239    
                         clock uncertainty           -0.035    25.204    
    SLICE_X59Y90         FDCE (Recov_fdce_C_CLR)     -0.405    24.799    u_CORTEXM0INTEGRATION/u_logic/T82qw6_reg
  -------------------------------------------------------------------
                         required time                         24.799    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 16.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Jflpw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.701%)  route 0.450ns (68.299%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.260     2.398    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X61Y94         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Jflpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.331    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Jflpw6_reg/C
                         clock pessimism             -0.558     1.774    
    SLICE_X61Y94         FDCE (Remov_fdce_C_CLR)     -0.092     1.682    u_CORTEXM0INTEGRATION/u_logic/Jflpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.398    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Dqkbx6_reg/PRE
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.209ns (28.766%)  route 0.518ns (71.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.327     2.465    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X60Y93         FDPE                                         f  u_CORTEXM0INTEGRATION/u_logic/Dqkbx6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.331    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y93         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Dqkbx6_reg/C
                         clock pessimism             -0.558     1.774    
    SLICE_X60Y93         FDPE (Remov_fdpe_C_PRE)     -0.071     1.703    u_CORTEXM0INTEGRATION/u_logic/Dqkbx6_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/PRE
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.209ns (30.187%)  route 0.483ns (69.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.293     2.431    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y94         FDPE                                         f  u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.863     2.333    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y94         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg/C
                         clock pessimism             -0.579     1.755    
    SLICE_X62Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.660    u_CORTEXM0INTEGRATION/u_logic/Ahlpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.431    
  -------------------------------------------------------------------
                         slack                                  0.771    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qynpw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.209ns (25.669%)  route 0.605ns (74.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.415     2.553    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X59Y92         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Qynpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y92         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qynpw6_reg/C
                         clock pessimism             -0.558     1.773    
    SLICE_X59Y92         FDCE (Remov_fdce_C_CLR)     -0.092     1.681    u_CORTEXM0INTEGRATION/u_logic/Qynpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.943%)  route 0.664ns (76.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.474     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X60Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg/C
                         clock pessimism             -0.558     1.773    
    SLICE_X60Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.706    u_CORTEXM0INTEGRATION/u_logic/A5ipw6_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/I0opw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.209ns (23.943%)  route 0.664ns (76.057%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.558ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.474     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X60Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/I0opw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X60Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/I0opw6_reg/C
                         clock pessimism             -0.558     1.773    
    SLICE_X60Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.706    u_CORTEXM0INTEGRATION/u_logic/I0opw6_reg
  -------------------------------------------------------------------
                         required time                         -1.706    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Nyhpw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.964%)  route 0.663ns (76.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.473     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Nyhpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.332    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nyhpw6_reg/C
                         clock pessimism             -0.579     1.754    
    SLICE_X62Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.662    u_CORTEXM0INTEGRATION/u_logic/Nyhpw6_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.964%)  route 0.663ns (76.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.473     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.332    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/C
                         clock pessimism             -0.579     1.754    
    SLICE_X62Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.662    u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qwfax6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.964%)  route 0.663ns (76.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.473     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Qwfax6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.332    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qwfax6_reg/C
                         clock pessimism             -0.579     1.754    
    SLICE_X62Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.662    u_CORTEXM0INTEGRATION/u_logic/Qwfax6_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_reg/CLR
                            (removal check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_tck_pin rise@0.000ns - dbg_tck_pin rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.209ns (23.964%)  route 0.663ns (76.036%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.739ns
    Clock Pessimism Removal (CPR):    0.579ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.593     1.739    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDCE (Prop_fdce_C_Q)         0.164     1.903 r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/Q
                         net (fo=1, routed)           0.190     2.093    u_CORTEXM0INTEGRATION/Kxhpw6
    SLICE_X64Y94         LUT1 (Prop_lut1_I0_O)        0.045     2.138 f  u_CORTEXM0INTEGRATION/Nyhpw6_i_1/O
                         net (fo=28, routed)          0.473     2.611    u_CORTEXM0INTEGRATION/u_logic/Pmlpw6_reg_0
    SLICE_X62Y91         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.862     2.332    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_reg/C
                         clock pessimism             -0.579     1.754    
    SLICE_X62Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.662    u_CORTEXM0INTEGRATION/u_logic/Ry2qw6_reg
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.949    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2660 Endpoints
Min Delay          2660 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.262ns  (logic 9.243ns (32.704%)  route 19.019ns (67.296%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.412    24.334    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.458 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7/O
                         net (fo=2, routed)           0.606    25.065    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7_n_0
    SLICE_X45Y73         LUT5 (Prop_lut5_I2_O)        0.150    25.215 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_26/O
                         net (fo=1, routed)           0.778    25.993    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_26_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I4_O)        0.326    26.319 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_12/O
                         net (fo=1, routed)           1.005    27.324    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_12_n_0
    SLICE_X35Y60         LUT6 (Prop_lut6_I2_O)        0.124    27.448 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.691    28.138    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X37Y64         LUT6 (Prop_lut6_I3_O)        0.124    28.262 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    28.262    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X37Y64         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.091ns  (logic 9.015ns (32.092%)  route 19.076ns (67.908%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.412    24.334    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.458 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7/O
                         net (fo=2, routed)           0.606    25.065    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    25.189 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.451    25.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124    25.764 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7/O
                         net (fo=1, routed)           0.984    26.748    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.872 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_2/O
                         net (fo=2, routed)           1.096    27.967    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.091 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    28.091    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X37Y60         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.090ns  (logic 9.015ns (32.093%)  route 19.075ns (67.907%))
  Logic Levels:           20  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.412    24.334    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.458 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7/O
                         net (fo=2, routed)           0.606    25.065    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    25.189 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           0.451    25.640    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X40Y73         LUT6 (Prop_lut6_I2_O)        0.124    25.764 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7/O
                         net (fo=1, routed)           0.984    26.748    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_7_n_0
    SLICE_X33Y62         LUT6 (Prop_lut6_I4_O)        0.124    26.872 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_2/O
                         net (fo=2, routed)           1.095    27.966    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_2_n_0
    SLICE_X37Y60         LUT6 (Prop_lut6_I0_O)        0.124    28.090 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1/O
                         net (fo=1, routed)           0.000    28.090    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_rep_i_1_n_0
    SLICE_X37Y60         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        27.253ns  (logic 8.891ns (32.623%)  route 18.362ns (67.377%))
  Logic Levels:           19  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=3 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 f  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.412    24.334    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y75         LUT6 (Prop_lut6_I1_O)        0.124    24.458 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7/O
                         net (fo=2, routed)           0.606    25.065    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_7_n_0
    SLICE_X45Y73         LUT4 (Prop_lut4_I2_O)        0.124    25.189 f  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4/O
                         net (fo=2, routed)           1.137    26.325    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_4_n_0
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.124    26.449 r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_i_2/O
                         net (fo=1, routed)           0.680    27.129    u_CORTEXM0INTEGRATION/u_logic_n_120
    SLICE_X46Y76         LUT6 (Prop_lut6_I3_O)        0.124    27.253 r  u_CORTEXM0INTEGRATION/Bfjpw6_i_1/O
                         net (fo=1, routed)           0.000    27.253    u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg_1
    SLICE_X46Y76         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bfjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.820ns  (logic 8.519ns (32.994%)  route 17.301ns (67.006%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.448    23.370    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.124    23.494 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.326    25.820    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X36Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kjoax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/B8uax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.814ns  (logic 8.519ns (33.002%)  route 17.295ns (66.998%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.448    23.370    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.124    23.494 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.320    25.814    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X37Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/B8uax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/W5ypw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.575ns  (logic 3.216ns (12.575%)  route 22.359ns (87.425%))
  Logic Levels:           17  (FDCE=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/C
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/Q
                         net (fo=56, routed)          3.841     4.359    u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.483 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_29/O
                         net (fo=4, routed)           1.149     5.631    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_29_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     5.755 f  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_26/O
                         net (fo=1, routed)           0.659     6.414    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_26_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_17/O
                         net (fo=1, routed)           0.801     7.339    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_17_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_11/O
                         net (fo=1, routed)           1.242     8.705    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_11_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I1_O)        0.124     8.829 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_8/O
                         net (fo=3, routed)           0.959     9.788    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_8_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.912 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_7/O
                         net (fo=5, routed)           1.258    11.170    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_7_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.294 f  u_CORTEXM0INTEGRATION/u_logic/T8kbx6_i_4/O
                         net (fo=2, routed)           0.990    12.284    u_CORTEXM0INTEGRATION/u_logic/T8kbx6_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.408 f  u_CORTEXM0INTEGRATION/u_logic/Nyhax6_i_6/O
                         net (fo=5, routed)           1.666    14.074    u_CORTEXM0INTEGRATION/u_logic/Nyhax6_i_6_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.198 r  u_CORTEXM0INTEGRATION/u_logic/Hgrpw6_i_8/O
                         net (fo=2, routed)           1.292    15.490    u_CORTEXM0INTEGRATION/u_logic/Hgrpw6_i_8_n_0
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.152    15.642 f  u_CORTEXM0INTEGRATION/u_logic/U8jax6_i_3/O
                         net (fo=7, routed)           1.301    16.943    u_CORTEXM0INTEGRATION/u_logic/U8jax6_i_3_n_0
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.377    17.320 f  u_CORTEXM0INTEGRATION/u_logic/Uofax6_i_4/O
                         net (fo=2, routed)           1.140    18.460    u_CORTEXM0INTEGRATION/u_logic/Jxgax6_reg_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.327    18.787 r  u_CORTEXM0INTEGRATION/u_logic/Wvgax6_i_2/O
                         net (fo=30, routed)          1.967    20.755    u_CORTEXM0INTEGRATION/u_logic/Xg6iu6
    SLICE_X59Y78         LUT3 (Prop_lut3_I1_O)        0.152    20.907 f  u_CORTEXM0INTEGRATION/u_logic/memory_reg_0_i_16/O
                         net (fo=9, routed)           1.884    22.790    u_CORTEXM0INTEGRATION/u_logic/Kl8ax6_reg_0[4]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.326    23.116 r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11/O
                         net (fo=1, routed)           0.665    23.781    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124    23.905 f  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5/O
                         net (fo=5, routed)           1.546    25.451    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.575 r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_1/O
                         net (fo=1, routed)           0.000    25.575    u_CORTEXM0INTEGRATION/u_logic/Yavhu6
    SLICE_X59Y75         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ztupw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.548ns  (logic 3.216ns (12.588%)  route 22.332ns (87.412%))
  Logic Levels:           17  (FDCE=1 LUT2=1 LUT3=4 LUT4=2 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDCE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/C
    SLICE_X54Y73         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/Q
                         net (fo=56, routed)          3.841     4.359    u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg_n_0
    SLICE_X58Y56         LUT4 (Prop_lut4_I2_O)        0.124     4.483 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_29/O
                         net (fo=4, routed)           1.149     5.631    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_29_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I1_O)        0.124     5.755 f  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_26/O
                         net (fo=1, routed)           0.659     6.414    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_26_n_0
    SLICE_X58Y60         LUT6 (Prop_lut6_I5_O)        0.124     6.538 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_17/O
                         net (fo=1, routed)           0.801     7.339    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_17_n_0
    SLICE_X58Y62         LUT6 (Prop_lut6_I0_O)        0.124     7.463 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_11/O
                         net (fo=1, routed)           1.242     8.705    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_11_n_0
    SLICE_X57Y58         LUT5 (Prop_lut5_I1_O)        0.124     8.829 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_8/O
                         net (fo=3, routed)           0.959     9.788    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_8_n_0
    SLICE_X57Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.912 r  u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_7/O
                         net (fo=5, routed)           1.258    11.170    u_CORTEXM0INTEGRATION/u_logic/F17ax6_i_7_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I1_O)        0.124    11.294 f  u_CORTEXM0INTEGRATION/u_logic/T8kbx6_i_4/O
                         net (fo=2, routed)           0.990    12.284    u_CORTEXM0INTEGRATION/u_logic/T8kbx6_i_4_n_0
    SLICE_X39Y67         LUT6 (Prop_lut6_I0_O)        0.124    12.408 f  u_CORTEXM0INTEGRATION/u_logic/Nyhax6_i_6/O
                         net (fo=5, routed)           1.666    14.074    u_CORTEXM0INTEGRATION/u_logic/Nyhax6_i_6_n_0
    SLICE_X48Y68         LUT4 (Prop_lut4_I3_O)        0.124    14.198 r  u_CORTEXM0INTEGRATION/u_logic/Hgrpw6_i_8/O
                         net (fo=2, routed)           1.292    15.490    u_CORTEXM0INTEGRATION/u_logic/Hgrpw6_i_8_n_0
    SLICE_X56Y71         LUT3 (Prop_lut3_I2_O)        0.152    15.642 f  u_CORTEXM0INTEGRATION/u_logic/U8jax6_i_3/O
                         net (fo=7, routed)           1.301    16.943    u_CORTEXM0INTEGRATION/u_logic/U8jax6_i_3_n_0
    SLICE_X59Y79         LUT3 (Prop_lut3_I0_O)        0.377    17.320 f  u_CORTEXM0INTEGRATION/u_logic/Uofax6_i_4/O
                         net (fo=2, routed)           1.140    18.460    u_CORTEXM0INTEGRATION/u_logic/Jxgax6_reg_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.327    18.787 r  u_CORTEXM0INTEGRATION/u_logic/Wvgax6_i_2/O
                         net (fo=30, routed)          1.967    20.755    u_CORTEXM0INTEGRATION/u_logic/Xg6iu6
    SLICE_X59Y78         LUT3 (Prop_lut3_I1_O)        0.152    20.907 f  u_CORTEXM0INTEGRATION/u_logic/memory_reg_0_i_16/O
                         net (fo=9, routed)           1.884    22.790    u_CORTEXM0INTEGRATION/u_logic/Kl8ax6_reg_0[4]
    SLICE_X53Y65         LUT2 (Prop_lut2_I0_O)        0.326    23.116 r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11/O
                         net (fo=1, routed)           0.665    23.781    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124    23.905 f  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5/O
                         net (fo=5, routed)           1.519    25.424    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    25.548 r  u_CORTEXM0INTEGRATION/u_logic/Ztupw6_i_1/O
                         net (fo=1, routed)           0.000    25.548    u_CORTEXM0INTEGRATION/u_logic/Fbvhu6
    SLICE_X59Y75         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ztupw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.525ns  (logic 8.519ns (33.375%)  route 17.006ns (66.625%))
  Logic Levels:           16  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           0.448    23.370    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X45Y78         LUT3 (Prop_lut3_I2_O)        0.124    23.494 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1/O
                         net (fo=16, routed)          2.031    25.525    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_1_n_0
    SLICE_X37Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rrvax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.499ns  (logic 8.643ns (33.896%)  route 16.856ns (66.104%))
  Logic Levels:           17  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X32Y69         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.197     5.653    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X33Y88         LUT4 (Prop_lut4_I3_O)        0.152     5.805 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70/O
                         net (fo=23, routed)          1.697     7.502    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_70_n_0
    SLICE_X32Y82         LUT5 (Prop_lut5_I1_O)        0.332     7.834 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93/O
                         net (fo=1, routed)           0.872     8.706    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_93_n_0
    SLICE_X33Y82         LUT6 (Prop_lut6_I5_O)        0.124     8.830 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           1.172    10.002    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X30Y73         LUT2 (Prop_lut2_I1_O)        0.150    10.152 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           1.173    11.325    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      4.055    15.380 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    15.436    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    16.954 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[1]
                         net (fo=2, routed)           1.059    18.013    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_104
    SLICE_X12Y75         LUT2 (Prop_lut2_I0_O)        0.124    18.137 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8/O
                         net (fo=1, routed)           0.000    18.137    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_8_n_0
    SLICE_X12Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.517 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    18.517    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X12Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.634 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.634    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_17_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.751 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17/CO[3]
                         net (fo=1, routed)           0.000    18.751    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_reg_i_17_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.066 r  u_CORTEXM0INTEGRATION/u_logic/Ovopw6_reg_i_4/O[3]
                         net (fo=1, routed)           1.325    20.391    u_CORTEXM0INTEGRATION/u_logic/p_0_in55_in
    SLICE_X45Y78         LUT6 (Prop_lut6_I2_O)        0.307    20.698 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15/O
                         net (fo=1, routed)           1.009    21.707    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_15_n_0
    SLICE_X45Y79         LUT3 (Prop_lut3_I2_O)        0.124    21.831 r  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9/O
                         net (fo=1, routed)           0.967    22.798    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_9_n_0
    SLICE_X45Y78         LUT6 (Prop_lut6_I5_O)        0.124    22.922 f  u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3/O
                         net (fo=4, routed)           1.606    24.528    u_CORTEXM0INTEGRATION/u_logic/Qnopw6_i_3_n_0
    SLICE_X46Y73         LUT6 (Prop_lut6_I2_O)        0.124    24.652 r  u_CORTEXM0INTEGRATION/u_logic/Arnpw6_i_2/O
                         net (fo=1, routed)           0.723    25.375    u_CORTEXM0INTEGRATION/u_logic_n_144
    SLICE_X46Y75         LUT6 (Prop_lut6_I3_O)        0.124    25.499 r  u_CORTEXM0INTEGRATION/Arnpw6_i_1/O
                         net (fo=1, routed)           0.000    25.499    u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg_1
    SLICE_X46Y75         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Arnpw6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y61         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/C
    SLICE_X55Y61         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Rq0qw6_reg/Q
                         net (fo=2, routed)           0.065     0.206    u_CORTEXM0INTEGRATION/u_logic/Rq0qw6
    SLICE_X54Y61         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_CORTEXM0INTEGRATION/u_logic/Tcuhu6
    SLICE_X54Y61         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ss0qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rfxax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/C
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Pdxax6_reg/Q
                         net (fo=3, routed)           0.068     0.209    u_CORTEXM0INTEGRATION/u_logic/Pdxax6
    SLICE_X54Y64         LUT6 (Prop_lut6_I1_O)        0.045     0.254 r  u_CORTEXM0INTEGRATION/u_logic/Rfxax6_i_1/O
                         net (fo=1, routed)           0.000     0.254    u_CORTEXM0INTEGRATION/u_logic/Dbuhu6
    SLICE_X54Y64         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rfxax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.226ns (76.846%)  route 0.068ns (23.154%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y66         FDCE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/C
    SLICE_X49Y66         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/Q
                         net (fo=2, routed)           0.068     0.209    u_CORTEXM0INTEGRATION/u_logic/Z9opw6
    SLICE_X49Y66         MUXF7 (Prop_muxf7_S_O)       0.085     0.294 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg_i_1/O
                         net (fo=1, routed)           0.000     0.294    u_CORTEXM0INTEGRATION/u_logic/J4xhu6
    SLICE_X49Y66         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Q4dbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/N0cbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.795%)  route 0.110ns (37.205%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Q4dbx6_reg/C
    SLICE_X57Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Q4dbx6_reg/Q
                         net (fo=3, routed)           0.110     0.251    u_CORTEXM0INTEGRATION/u_logic/Q4dbx6
    SLICE_X56Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.296 r  u_CORTEXM0INTEGRATION/u_logic/N0cbx6_i_1/O
                         net (fo=1, routed)           0.000     0.296    u_CORTEXM0INTEGRATION/u_logic/N7phu6
    SLICE_X56Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/N0cbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y61         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/C
    SLICE_X52Y61         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Imhbx6_reg/Q
                         net (fo=2, routed)           0.093     0.257    u_CORTEXM0INTEGRATION/u_logic/Imhbx6
    SLICE_X53Y61         LUT6 (Prop_lut6_I2_O)        0.045     0.302 r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_i_1/O
                         net (fo=1, routed)           0.000     0.302    u_CORTEXM0INTEGRATION/u_logic/Vduhu6
    SLICE_X53Y61         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Johbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Swjbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.930%)  route 0.094ns (31.070%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y74         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Swjbx6_reg/C
    SLICE_X60Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Swjbx6_reg/Q
                         net (fo=2, routed)           0.094     0.258    u_CORTEXM0INTEGRATION/u_logic/Swjbx6
    SLICE_X61Y74         LUT5 (Prop_lut5_I2_O)        0.045     0.303 r  u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_CORTEXM0INTEGRATION/u_logic/Gfvhu6
    SLICE_X61Y74         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Dxvpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/H4ypw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Gyxpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (61.055%)  route 0.119ns (38.945%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y84         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/H4ypw6_reg/C
    SLICE_X61Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/H4ypw6_reg/Q
                         net (fo=3, routed)           0.119     0.260    u_CORTEXM0INTEGRATION/u_logic/H4ypw6
    SLICE_X59Y84         LUT6 (Prop_lut6_I1_O)        0.045     0.305 r  u_CORTEXM0INTEGRATION/u_logic/Gyxpw6_i_1/O
                         net (fo=1, routed)           0.000     0.305    u_CORTEXM0INTEGRATION/u_logic/Ccphu6
    SLICE_X59Y84         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gyxpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Tujbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tujbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Tujbx6_reg/C
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Tujbx6_reg/Q
                         net (fo=2, routed)           0.122     0.263    u_CORTEXM0INTEGRATION/u_logic/Tujbx6
    SLICE_X59Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.308 r  u_CORTEXM0INTEGRATION/u_logic/Tujbx6_i_1/O
                         net (fo=1, routed)           0.000     0.308    u_CORTEXM0INTEGRATION/u_logic/Mbohu6
    SLICE_X59Y72         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tujbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.186ns (59.550%)  route 0.126ns (40.450%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDCE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg/C
    SLICE_X55Y67         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg/Q
                         net (fo=6, routed)           0.126     0.267    u_CORTEXM0INTEGRATION/Zszax6
    SLICE_X55Y67         LUT6 (Prop_lut6_I5_O)        0.045     0.312 r  u_CORTEXM0INTEGRATION/Zszax6_i_1/O
                         net (fo=1, routed)           0.000     0.312    u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg_0
    SLICE_X55Y67         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zszax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/T5mpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/S7mpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/T5mpw6_reg/C
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/T5mpw6_reg/Q
                         net (fo=5, routed)           0.131     0.272    u_CORTEXM0INTEGRATION/u_logic/T5mpw6
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.045     0.317 r  u_CORTEXM0INTEGRATION/u_logic/S7mpw6_i_1/O
                         net (fo=1, routed)           0.000     0.317    u_CORTEXM0INTEGRATION/u_logic/Nhthu6
    SLICE_X60Y70         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/S7mpw6_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dbg_tck_pin
  To Clock:  

Max Delay           594 Endpoints
Min Delay           594 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Pcrpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.547ns  (logic 2.190ns (18.966%)  route 9.357ns (81.034%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.862    15.180    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.157    15.337 r  u_CORTEXM0INTEGRATION/u_logic/Pcrpw6_i_2/O
                         net (fo=1, routed)           1.133    16.470    u_CORTEXM0INTEGRATION/u_logic/Pcrpw6_i_2_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.355    16.825 r  u_CORTEXM0INTEGRATION/u_logic/Pcrpw6_i_1/O
                         net (fo=1, routed)           0.000    16.825    u_CORTEXM0INTEGRATION/u_logic/S0vhu6
    SLICE_X54Y71         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Pcrpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.375ns  (logic 2.162ns (19.006%)  route 9.213ns (80.994%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.848    15.166    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.153    15.319 r  u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_i_2/O
                         net (fo=1, routed)           1.003    16.322    u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_i_2_n_0
    SLICE_X54Y72         LUT6 (Prop_lut6_I5_O)        0.331    16.653 r  u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_i_1/O
                         net (fo=1, routed)           0.000    16.653    u_CORTEXM0INTEGRATION/u_logic/C6vhu6
    SLICE_X54Y72         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vbkpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.959ns  (logic 2.156ns (19.674%)  route 8.803ns (80.326%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.487    14.805    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.150    14.955 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2/O
                         net (fo=1, routed)           0.953    15.909    u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_2_n_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.237 r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_i_1/O
                         net (fo=1, routed)           0.000    16.237    u_CORTEXM0INTEGRATION/u_logic/Mrthu6
    SLICE_X54Y74         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qhmpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 2.176ns (20.144%)  route 8.626ns (79.856%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.633    14.951    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.150    15.101 r  u_CORTEXM0INTEGRATION/u_logic/Aniax6_i_2/O
                         net (fo=1, routed)           0.631    15.732    u_CORTEXM0INTEGRATION/u_logic/Aniax6_i_2_n_0
    SLICE_X54Y73         LUT6 (Prop_lut6_I5_O)        0.348    16.080 r  u_CORTEXM0INTEGRATION/u_logic/Aniax6_i_1/O
                         net (fo=1, routed)           0.000    16.080    u_CORTEXM0INTEGRATION/u_logic/G1vhu6
    SLICE_X54Y73         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Aniax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Eliax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.704ns  (logic 1.926ns (17.993%)  route 8.778ns (82.007%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.845    15.163    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.124    15.287 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_3/O
                         net (fo=1, routed)           0.571    15.858    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_3_n_0
    SLICE_X54Y71         LUT6 (Prop_lut6_I5_O)        0.124    15.982 r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_1/O
                         net (fo=1, routed)           0.000    15.982    u_CORTEXM0INTEGRATION/u_logic/W2vhu6
    SLICE_X54Y71         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Eliax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.597ns  (logic 1.948ns (18.383%)  route 8.649ns (81.617%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.557     5.212    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.518     5.730 r  u_CORTEXM0INTEGRATION/u_logic/Ojebx6_reg/Q
                         net (fo=3, routed)           1.139     6.869    u_CORTEXM0INTEGRATION/u_logic/Ojebx6
    SLICE_X52Y91         LUT3 (Prop_lut3_I0_O)        0.146     7.015 r  u_CORTEXM0INTEGRATION/u_logic/Nnfbx6_i_1/O
                         net (fo=8, routed)           1.969     8.984    u_CORTEXM0INTEGRATION/u_logic/p_2561_in
    SLICE_X52Y77         LUT6 (Prop_lut6_I5_O)        0.328     9.312 r  u_CORTEXM0INTEGRATION/u_logic/D7gbx6_i_1/O
                         net (fo=14, routed)          1.800    11.112    u_CORTEXM0INTEGRATION/u_logic/hwdatas[19]
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    11.236 r  u_CORTEXM0INTEGRATION/u_logic/Y0gbx6_i_1/O
                         net (fo=2, routed)           0.800    12.037    u_CORTEXM0INTEGRATION/u_logic/p_1412_in
    SLICE_X51Y62         LUT5 (Prop_lut5_I2_O)        0.124    12.161 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_20/O
                         net (fo=1, routed)           0.394    12.555    u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_20_n_0
    SLICE_X53Y61         LUT6 (Prop_lut6_I5_O)        0.124    12.679 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_14/O
                         net (fo=1, routed)           0.947    13.626    u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_14_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I5_O)        0.124    13.750 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_10/O
                         net (fo=1, routed)           0.803    14.554    u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_10_n_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I5_O)        0.124    14.678 f  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_4/O
                         net (fo=1, routed)           0.795    15.473    u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_4_n_0
    SLICE_X49Y66         LUT6 (Prop_lut6_I0_O)        0.124    15.597 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_2/O
                         net (fo=1, routed)           0.000    15.597    u_CORTEXM0INTEGRATION/u_logic/Z9opw6_i_2_n_0
    SLICE_X49Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    15.809 r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg_i_1/O
                         net (fo=1, routed)           0.000    15.809    u_CORTEXM0INTEGRATION/u_logic/J4xhu6
    SLICE_X49Y66         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Z9opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 1.926ns (18.333%)  route 8.580ns (81.667%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 f  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 f  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 f  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 f  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.493    13.285    uAHBMUX/Ijiax6_reg
    SLICE_X52Y67         LUT5 (Prop_lut5_I3_O)        0.124    13.409 r  uAHBMUX/Eliax6_i_4/O
                         net (fo=7, routed)           0.785    14.195    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg_1
    SLICE_X54Y68         LUT6 (Prop_lut6_I5_O)        0.124    14.319 f  u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5/O
                         net (fo=6, routed)           0.206    14.524    u_CORTEXM0INTEGRATION/u_logic/Eliax6_i_5_n_0
    SLICE_X54Y68         LUT4 (Prop_lut4_I2_O)        0.124    14.648 r  u_CORTEXM0INTEGRATION/u_logic/Ijiax6_i_2/O
                         net (fo=1, routed)           1.012    15.660    u_CORTEXM0INTEGRATION/u_logic/Ijiax6_i_2_n_0
    SLICE_X53Y73         LUT6 (Prop_lut6_I5_O)        0.124    15.784 r  u_CORTEXM0INTEGRATION/u_logic/Ijiax6_i_1/O
                         net (fo=1, routed)           0.000    15.784    u_CORTEXM0INTEGRATION/u_logic/Ctthu6
    SLICE_X53Y73         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ijiax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Pdyax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.561ns  (logic 1.554ns (18.151%)  route 7.007ns (81.849%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 r  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 r  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 f  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.923    13.715    u_CORTEXM0INTEGRATION/u_logic/C1wpw6_reg_0
    SLICE_X52Y66         LUT6 (Prop_lut6_I1_O)        0.124    13.839 r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_1/O
                         net (fo=2, routed)           0.000    13.839    u_CORTEXM0INTEGRATION/u_logic/p_1475_in
    SLICE_X52Y66         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/T8kbx6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.421ns  (logic 1.554ns (18.453%)  route 6.867ns (81.547%))
  Logic Levels:           7  (LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.623     5.278    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y89         FDRE (Prop_fdre_C_Q)         0.456     5.734 r  u_CORTEXM0INTEGRATION/u_logic/Gwwpw6_reg/Q
                         net (fo=3, routed)           0.969     6.703    u_CORTEXM0INTEGRATION/u_logic/Gwwpw6
    SLICE_X58Y90         LUT3 (Prop_lut3_I0_O)        0.152     6.855 r  u_CORTEXM0INTEGRATION/u_logic/Yybax6_i_1/O
                         net (fo=8, routed)           2.262     9.118    u_CORTEXM0INTEGRATION/u_logic/p_2550_in
    SLICE_X51Y78         LUT6 (Prop_lut6_I1_O)        0.326     9.444 r  u_CORTEXM0INTEGRATION/u_logic/Lywpw6_i_1/O
                         net (fo=5, routed)           1.692    11.136    u_CORTEXM0INTEGRATION/u_logic/hwdatas[15]
    SLICE_X55Y68         LUT4 (Prop_lut4_I1_O)        0.124    11.260 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5/O
                         net (fo=1, routed)           0.263    11.523    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_5_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I0_O)        0.124    11.647 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3/O
                         net (fo=1, routed)           0.151    11.798    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_3_n_0
    SLICE_X55Y68         LUT5 (Prop_lut5_I3_O)        0.124    11.922 r  u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2/O
                         net (fo=2, routed)           0.746    12.669    u_CORTEXM0INTEGRATION/u_logic/Rekbx6_i_2_n_0
    SLICE_X54Y68         LUT5 (Prop_lut5_I4_O)        0.124    12.793 f  u_CORTEXM0INTEGRATION/u_logic/Pdyax6_i_2/O
                         net (fo=5, routed)           0.783    13.575    u_CORTEXM0INTEGRATION/u_logic/C1wpw6_reg_0
    SLICE_X52Y67         LUT5 (Prop_lut5_I4_O)        0.124    13.699 r  u_CORTEXM0INTEGRATION/u_logic/T8kbx6_i_1/O
                         net (fo=1, routed)           0.000    13.699    u_CORTEXM0INTEGRATION/u_logic/G8vhu6
    SLICE_X52Y67         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/T8kbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/W5ypw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.283ns  (logic 1.076ns (12.990%)  route 7.207ns (87.010%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           2.073     3.559    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.655 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.624     5.279    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.735 f  u_CORTEXM0INTEGRATION/u_logic/Nrqpw6_reg/Q
                         net (fo=9, routed)           1.493     7.228    u_CORTEXM0INTEGRATION/u_logic/Nrqpw6
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.124     7.352 f  u_CORTEXM0INTEGRATION/u_logic/Di3qw6_i_2/O
                         net (fo=7, routed)           1.508     8.859    u_CORTEXM0INTEGRATION/u_logic/Di3qw6_i_2_n_0
    SLICE_X60Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.983 f  u_CORTEXM0INTEGRATION/u_logic/memory_reg_0_i_17/O
                         net (fo=11, routed)          1.996    10.979    u_CORTEXM0INTEGRATION/u_logic/Kl8ax6_reg_0[3]
    SLICE_X53Y65         LUT2 (Prop_lut2_I1_O)        0.124    11.103 r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11/O
                         net (fo=1, routed)           0.665    11.768    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_11_n_0
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.124    11.892 f  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5/O
                         net (fo=5, routed)           1.546    13.438    u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_5_n_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.562 r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_i_1/O
                         net (fo=1, routed)           0.000    13.562    u_CORTEXM0INTEGRATION/u_logic/Yavhu6
    SLICE_X59Y75         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/W5ypw6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Utqpw6_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Xvqpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.001%)  route 0.153ns (51.999%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y90         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDCE (Prop_fdce_C_Q)         0.141     1.879 r  u_CORTEXM0INTEGRATION/u_logic/Utqpw6_reg/Q
                         net (fo=9, routed)           0.153     2.031    u_CORTEXM0INTEGRATION/u_logic/Utqpw6
    SLICE_X63Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Xvqpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Gr2qw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.096%)  route 0.193ns (50.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.879 r  u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/Q
                         net (fo=16, routed)          0.193     2.071    u_CORTEXM0INTEGRATION/I4rpw6
    SLICE_X62Y87         LUT5 (Prop_lut5_I0_O)        0.045     2.116 r  u_CORTEXM0INTEGRATION/Gr2qw6_i_1/O
                         net (fo=1, routed)           0.000     2.116    u_CORTEXM0INTEGRATION/u_logic/Gr2qw6_reg_0
    SLICE_X62Y87         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Gr2qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/C2ypw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Hdfax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.186ns (39.522%)  route 0.285ns (60.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.736    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/C2ypw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.877 r  u_CORTEXM0INTEGRATION/u_logic/C2ypw6_reg/Q
                         net (fo=4, routed)           0.285     2.161    u_CORTEXM0INTEGRATION/C2ypw6
    SLICE_X60Y80         LUT6 (Prop_lut6_I0_O)        0.045     2.206 r  u_CORTEXM0INTEGRATION/Hdfax6_i_1/O
                         net (fo=1, routed)           0.000     2.206    u_CORTEXM0INTEGRATION/u_logic/Hdfax6_reg_0
    SLICE_X60Y80         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Hdfax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Dugax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.444%)  route 0.286ns (60.556%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.878 r  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/Q
                         net (fo=8, routed)           0.286     2.163    u_CORTEXM0INTEGRATION/M8ipw6
    SLICE_X61Y86         LUT5 (Prop_lut5_I0_O)        0.045     2.208 r  u_CORTEXM0INTEGRATION/Dugax6_i_1/O
                         net (fo=1, routed)           0.000     2.208    u_CORTEXM0INTEGRATION/u_logic/Dugax6_reg_0
    SLICE_X61Y86         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Dugax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ksgax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.479ns  (logic 0.186ns (38.828%)  route 0.293ns (61.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.591     1.737    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     1.878 f  u_CORTEXM0INTEGRATION/u_logic/M8ipw6_reg/Q
                         net (fo=8, routed)           0.293     2.171    u_CORTEXM0INTEGRATION/M8ipw6
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.045     2.216 r  u_CORTEXM0INTEGRATION/Ksgax6_i_1/O
                         net (fo=1, routed)           0.000     2.216    u_CORTEXM0INTEGRATION/u_logic/Ksgax6_reg_0
    SLICE_X61Y86         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ksgax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Bk7ax6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Fm7ax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.196%)  route 0.314ns (62.804%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.736    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bk7ax6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.141     1.877 r  u_CORTEXM0INTEGRATION/u_logic/Bk7ax6_reg/Q
                         net (fo=5, routed)           0.314     2.191    u_CORTEXM0INTEGRATION/Bk7ax6
    SLICE_X58Y81         LUT5 (Prop_lut5_I0_O)        0.045     2.236 r  u_CORTEXM0INTEGRATION/Fm7ax6_i_1/O
                         net (fo=1, routed)           0.000     2.236    u_CORTEXM0INTEGRATION/u_logic/Fm7ax6_reg_0
    SLICE_X58Y81         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Fm7ax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Thcbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.212ns (36.765%)  route 0.365ns (63.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.565     1.711    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X56Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y90         FDRE (Prop_fdre_C_Q)         0.164     1.875 r  u_CORTEXM0INTEGRATION/u_logic/A6cbx6_reg/Q
                         net (fo=4, routed)           0.172     2.047    u_CORTEXM0INTEGRATION/u_logic/A6cbx6
    SLICE_X54Y90         LUT3 (Prop_lut3_I0_O)        0.048     2.095 r  u_CORTEXM0INTEGRATION/u_logic/Zdcbx6_i_1/O
                         net (fo=7, routed)           0.192     2.287    u_CORTEXM0INTEGRATION/u_logic/R84iu6
    SLICE_X53Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Thcbx6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bf3qw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.554ns  (logic 0.226ns (40.800%)  route 0.328ns (59.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.590     1.736    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.128     1.864 r  u_CORTEXM0INTEGRATION/u_logic/T3opw6_reg/Q
                         net (fo=3, routed)           0.328     2.191    u_CORTEXM0INTEGRATION/u_logic/T3opw6
    SLICE_X60Y83         LUT6 (Prop_lut6_I4_O)        0.098     2.289 r  u_CORTEXM0INTEGRATION/u_logic/Bf3qw6_i_1/O
                         net (fo=1, routed)           0.000     2.289    u_CORTEXM0INTEGRATION/u_logic/P7xhu6
    SLICE_X60Y83         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bf3qw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Efdax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.186ns (32.948%)  route 0.379ns (67.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.592     1.738    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.879 r  u_CORTEXM0INTEGRATION/u_logic/I4rpw6_reg/Q
                         net (fo=16, routed)          0.379     2.257    u_CORTEXM0INTEGRATION/u_logic/I4rpw6
    SLICE_X54Y89         LUT6 (Prop_lut6_I2_O)        0.045     2.302 r  u_CORTEXM0INTEGRATION/u_logic/Efdax6_i_1/O
                         net (fo=1, routed)           0.000     2.302    u_CORTEXM0INTEGRATION/u_logic/Efdax6_i_1_n_0
    SLICE_X54Y89         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Efdax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bwdax6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.614ns  (logic 0.189ns (30.798%)  route 0.425ns (69.202%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.866     1.120    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.146 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.563     1.709    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.850 r  u_CORTEXM0INTEGRATION/u_logic/Fj8ax6_reg/Q
                         net (fo=3, routed)           0.211     2.060    u_CORTEXM0INTEGRATION/u_logic/Fj8ax6
    SLICE_X57Y84         LUT3 (Prop_lut3_I0_O)        0.048     2.108 r  u_CORTEXM0INTEGRATION/u_logic/P4cax6_i_1/O
                         net (fo=7, routed)           0.214     2.322    u_CORTEXM0INTEGRATION/u_logic/p_2538_in
    SLICE_X55Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bwdax6_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  dbg_tck_pin

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 TMS
                            (input port)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Rilpw6_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.891ns  (logic 1.599ns (41.107%)  route 2.292ns (58.893%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  TMS (INOUT)
                         net (fo=1, unset)            0.000     0.000    TMS_IOBUF_inst/IO
    H4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  TMS_IOBUF_inst/IBUF/O
                         net (fo=1, routed)           1.958     3.434    u_CORTEXM0INTEGRATION/u_logic/TMS_IBUF
    SLICE_X62Y91         LUT3 (Prop_lut3_I2_O)        0.124     3.558 r  u_CORTEXM0INTEGRATION/u_logic/Rilpw6_i_1/O
                         net (fo=1, routed)           0.333     3.891    u_CORTEXM0INTEGRATION/u_logic/Rilpw6_i_1_n_0
    SLICE_X62Y91         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rilpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508     4.807    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDPE                                         r  u_CORTEXM0INTEGRATION/u_logic/Rilpw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Rr3qw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 0.704ns (30.222%)  route 1.625ns (69.778%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Rr3qw6_reg/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Rr3qw6_reg/Q
                         net (fo=2, routed)           0.958     1.414    u_CORTEXM0INTEGRATION/u_logic/Rr3qw6
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124     1.538 r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_i_2/O
                         net (fo=1, routed)           0.667     2.205    u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_i_2_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I5_O)        0.124     2.329 r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_i_1/O
                         net (fo=1, routed)           0.000     2.329    u_CORTEXM0INTEGRATION/u_logic/M1yhu6
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507     4.806    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wt3qw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/L9bbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.092ns  (logic 0.704ns (33.659%)  route 1.388ns (66.341%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/L9bbx6_reg/C
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/L9bbx6_reg/Q
                         net (fo=2, routed)           0.953     1.409    u_CORTEXM0INTEGRATION/u_logic/L9bbx6
    SLICE_X61Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_i_2/O
                         net (fo=1, routed)           0.434     1.968    u_CORTEXM0INTEGRATION/u_logic/W6ipw6_i_2_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     2.092 r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_i_1/O
                         net (fo=1, routed)           0.000     2.092    u_CORTEXM0INTEGRATION/u_logic/Grxhu6
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507     4.806    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/W6ipw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/H3lpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.067ns  (logic 0.704ns (34.062%)  route 1.363ns (65.938%))
  Logic Levels:           3  (FDRE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/H3lpw6_reg/C
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/H3lpw6_reg/Q
                         net (fo=2, routed)           0.961     1.417    u_CORTEXM0INTEGRATION/u_logic/H3lpw6
    SLICE_X61Y90         LUT4 (Prop_lut4_I3_O)        0.124     1.541 r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_i_5/O
                         net (fo=1, routed)           0.401     1.943    u_CORTEXM0INTEGRATION/u_logic/L5lpw6_i_5_n_0
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124     2.067 r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_i_1/O
                         net (fo=1, routed)           0.000     2.067    u_CORTEXM0INTEGRATION/u_logic/Zqxhu6
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.507     4.806    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X61Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/L5lpw6_reg/C

Slack:                    inf
  Source:                 reset_sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Evhpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.081%)  route 1.359ns (67.919%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE                         0.000     0.000 r  reset_sync_reg_reg[2]/C
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reset_sync_reg_reg[2]/Q
                         net (fo=3, routed)           0.667     1.185    u_CORTEXM0INTEGRATION/Q[0]
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.309 f  u_CORTEXM0INTEGRATION/Evhpw6_i_1/O
                         net (fo=3, routed)           0.692     2.001    u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg_0
    SLICE_X64Y94         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Evhpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509     4.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Evhpw6_reg/C

Slack:                    inf
  Source:                 reset_sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Hwhpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.081%)  route 1.359ns (67.919%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE                         0.000     0.000 r  reset_sync_reg_reg[2]/C
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reset_sync_reg_reg[2]/Q
                         net (fo=3, routed)           0.667     1.185    u_CORTEXM0INTEGRATION/Q[0]
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.309 f  u_CORTEXM0INTEGRATION/Evhpw6_i_1/O
                         net (fo=3, routed)           0.692     2.001    u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg_0
    SLICE_X64Y94         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Hwhpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509     4.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Hwhpw6_reg/C

Slack:                    inf
  Source:                 reset_sync_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/CLR
                            (recovery check against rising-edge clock dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.001ns  (logic 0.642ns (32.081%)  route 1.359ns (67.919%))
  Logic Levels:           2  (FDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE                         0.000     0.000 r  reset_sync_reg_reg[2]/C
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  reset_sync_reg_reg[2]/Q
                         net (fo=3, routed)           0.667     1.185    u_CORTEXM0INTEGRATION/Q[0]
    SLICE_X64Y91         LUT1 (Prop_lut1_I0_O)        0.124     1.309 f  u_CORTEXM0INTEGRATION/Evhpw6_i_1/O
                         net (fo=3, routed)           0.692     2.001    u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg_0
    SLICE_X64Y94         FDCE                                         f  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.509     4.808    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kxhpw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Gbvpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ldvpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.838ns  (logic 0.642ns (34.920%)  route 1.196ns (65.080%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Gbvpw6_reg/C
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Gbvpw6_reg/Q
                         net (fo=2, routed)           1.196     1.714    u_CORTEXM0INTEGRATION/u_logic/Gbvpw6
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124     1.838 r  u_CORTEXM0INTEGRATION/u_logic/Ldvpw6_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_CORTEXM0INTEGRATION/u_logic/Uyxhu6
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ldvpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506     4.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ldvpw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Qsfax6_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.815ns  (logic 0.456ns (25.119%)  route 1.359ns (74.881%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Qsfax6_reg/C
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_CORTEXM0INTEGRATION/u_logic/Qsfax6_reg/Q
                         net (fo=124, routed)         1.359     1.815    u_CORTEXM0INTEGRATION/u_logic/Qsfax6
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.508     4.807    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y91         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Qufax6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Kswpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Puwpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.724ns  (logic 0.642ns (37.234%)  route 1.082ns (62.766%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Kswpw6_reg/C
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_CORTEXM0INTEGRATION/u_logic/Kswpw6_reg/Q
                         net (fo=2, routed)           1.082     1.600    u_CORTEXM0INTEGRATION/u_logic/Kswpw6
    SLICE_X59Y89         LUT6 (Prop_lut6_I1_O)        0.124     1.724 r  u_CORTEXM0INTEGRATION/u_logic/Puwpw6_i_1/O
                         net (fo=1, routed)           0.000     1.724    u_CORTEXM0INTEGRATION/u_logic/Nyxhu6
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Puwpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         1.416     1.416 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           1.793     3.208    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.299 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.506     4.805    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Puwpw6_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Pdbbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ufbbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.557%)  route 0.115ns (35.443%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Pdbbx6_reg/C
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Pdbbx6_reg/Q
                         net (fo=2, routed)           0.115     0.279    u_CORTEXM0INTEGRATION/u_logic/Pdbbx6
    SLICE_X58Y88         LUT6 (Prop_lut6_I1_O)        0.045     0.324 r  u_CORTEXM0INTEGRATION/u_logic/Ufbbx6_i_1/O
                         net (fo=1, routed)           0.000     0.324    u_CORTEXM0INTEGRATION/u_logic/Gyxhu6
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ufbbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ufbbx6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Qwfbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.209ns (63.043%)  route 0.123ns (36.957%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Qwfbx6_reg/C
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Qwfbx6_reg/Q
                         net (fo=2, routed)           0.123     0.287    u_CORTEXM0INTEGRATION/u_logic/Qwfbx6
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.045     0.332 r  u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_CORTEXM0INTEGRATION/u_logic/Pzxhu6
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.833     2.303    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Bcdbx6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Cjwpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Hlwpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.621%)  route 0.174ns (48.379%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y84         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Cjwpw6_reg/C
    SLICE_X59Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Cjwpw6_reg/Q
                         net (fo=2, routed)           0.174     0.315    u_CORTEXM0INTEGRATION/u_logic/Cjwpw6
    SLICE_X59Y87         LUT6 (Prop_lut6_I4_O)        0.045     0.360 r  u_CORTEXM0INTEGRATION/u_logic/Hlwpw6_i_1/O
                         net (fo=1, routed)           0.000     0.360    u_CORTEXM0INTEGRATION/u_logic/Zxxhu6
    SLICE_X59Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Hlwpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.858     2.327    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Hlwpw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Uunpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.352%)  route 0.176ns (48.648%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Uunpw6_reg/C
    SLICE_X59Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Uunpw6_reg/Q
                         net (fo=2, routed)           0.176     0.317    u_CORTEXM0INTEGRATION/u_logic/Uunpw6
    SLICE_X59Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.362 r  u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_i_1/O
                         net (fo=1, routed)           0.000     0.362    u_CORTEXM0INTEGRATION/u_logic/A2yhu6
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.330    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zwnpw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Vefax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Zgfax6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.334%)  route 0.191ns (50.666%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Vefax6_reg/C
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Vefax6_reg/Q
                         net (fo=2, routed)           0.191     0.332    u_CORTEXM0INTEGRATION/u_logic/Vefax6
    SLICE_X62Y89         LUT6 (Prop_lut6_I0_O)        0.045     0.377 r  u_CORTEXM0INTEGRATION/u_logic/Zgfax6_i_1/O
                         net (fo=1, routed)           0.000     0.377    u_CORTEXM0INTEGRATION/u_logic/Dtxhu6
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zgfax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.331    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Zgfax6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ro8ax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wq8ax6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.326%)  route 0.169ns (44.674%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ro8ax6_reg/C
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/Ro8ax6_reg/Q
                         net (fo=2, routed)           0.169     0.333    u_CORTEXM0INTEGRATION/u_logic/Ro8ax6
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.378 r  u_CORTEXM0INTEGRATION/u_logic/Wq8ax6_i_1/O
                         net (fo=1, routed)           0.000     0.378    u_CORTEXM0INTEGRATION/u_logic/Xwxhu6
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wq8ax6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wq8ax6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Ceabx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.686%)  route 0.240ns (56.314%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Ceabx6_reg/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Ceabx6_reg/Q
                         net (fo=2, routed)           0.240     0.381    u_CORTEXM0INTEGRATION/u_logic/Ceabx6
    SLICE_X62Y89         LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  u_CORTEXM0INTEGRATION/u_logic/D2opw6_i_1/O
                         net (fo=1, routed)           0.000     0.426    u_CORTEXM0INTEGRATION/u_logic/Wsxhu6
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.861     2.331    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D2opw6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/F8dbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Kadbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.686%)  route 0.240ns (56.314%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/F8dbx6_reg/C
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/F8dbx6_reg/Q
                         net (fo=2, routed)           0.240     0.381    u_CORTEXM0INTEGRATION/u_logic/F8dbx6
    SLICE_X58Y88         LUT6 (Prop_lut6_I4_O)        0.045     0.426 r  u_CORTEXM0INTEGRATION/u_logic/Kadbx6_i_1/O
                         net (fo=1, routed)           0.000     0.426    u_CORTEXM0INTEGRATION/u_logic/Wzxhu6
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kadbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.860     2.329    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X58Y88         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Kadbx6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/N0cbx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/S2cbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.661%)  route 0.230ns (52.339%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y88         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/N0cbx6_reg/C
    SLICE_X56Y88         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  u_CORTEXM0INTEGRATION/u_logic/N0cbx6_reg/Q
                         net (fo=2, routed)           0.230     0.394    u_CORTEXM0INTEGRATION/u_logic/N0cbx6
    SLICE_X57Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.439 r  u_CORTEXM0INTEGRATION/u_logic/S2cbx6_i_1/O
                         net (fo=1, routed)           0.000     0.439    u_CORTEXM0INTEGRATION/u_logic/Y0yhu6
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/S2cbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.833     2.303    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/S2cbx6_reg/C

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Jhebx6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Sddbx6_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_tck_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.186ns (40.384%)  route 0.275ns (59.616%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Jhebx6_reg/C
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Jhebx6_reg/Q
                         net (fo=2, routed)           0.275     0.416    u_CORTEXM0INTEGRATION/u_logic/Jhebx6
    SLICE_X57Y90         LUT6 (Prop_lut6_I4_O)        0.045     0.461 r  u_CORTEXM0INTEGRATION/u_logic/Sddbx6_i_1/O
                         net (fo=1, routed)           0.000     0.461    u_CORTEXM0INTEGRATION/u_logic/Izxhu6
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sddbx6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_tck_pin rise edge)
                                                      0.000     0.000 r  
    G3                                                0.000     0.000 r  TCK (IN)
                         net (fo=0)                   0.000     0.000    TCK
    G3                   IBUF (Prop_ibuf_I_O)         0.442     0.442 r  TCK_IBUF_inst/O
                         net (fo=1, routed)           0.999     1.441    TCK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.470 r  TCK_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.833     2.303    u_CORTEXM0INTEGRATION/u_logic/TCK_IBUF_BUFG
    SLICE_X57Y90         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Sddbx6_reg/C





