Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Thu Feb 21 15:25:41 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a35tcpg236-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
|                     Instance                     |           Module           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                                              |                      (top) |       2226 |       2122 |     104 |    0 | 1868 |     11 |      3 |            3 |
|   (top)                                          |                      (top) |        393 |        377 |      16 |    0 |  535 |      9 |      0 |            0 |
|   AudVid                                         |                     AudVid |        326 |        286 |      40 |    0 |  219 |      0 |      1 |            0 |
|     (AudVid)                                     |                     AudVid |        115 |         75 |      40 |    0 |   34 |      0 |      1 |            0 |
|     audvid_clockmanager                          |        AudVid_ClockManager |          2 |          2 |       0 |    0 |   36 |      0 |      0 |            0 |
|       Reloj1                                     |                     reloj1 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|         MainClockWizard                          |         reloj1_clk_wiz_0_0 |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|           inst                                   | reloj1_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |   24 |      0 |      0 |            0 |
|       Reloj2                                     |                     reloj2 |          2 |          2 |       0 |    0 |   12 |      0 |      0 |            0 |
|         (Reloj2)                                 |                     reloj2 |          2 |          2 |       0 |    0 |    4 |      0 |      0 |            0 |
|         AudioClock                               |         reloj2_clk_wiz_0_0 |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|           inst                                   | reloj2_clk_wiz_0_0_clk_wiz |          0 |          0 |       0 |    0 |    8 |      0 |      0 |            0 |
|     i2s                                          |                        I2S |         14 |         14 |       0 |    0 |   29 |      0 |      0 |            0 |
|       (i2s)                                      |                        I2S |          7 |          7 |       0 |    0 |    9 |      0 |      0 |            0 |
|       squaregenerator                            |            SquareGenerator |          7 |          7 |       0 |    0 |   20 |      0 |      0 |            0 |
|     sd_spi                                       |                     SD_SPI |         74 |         74 |       0 |    0 |   81 |      0 |      0 |            0 |
|       (sd_spi)                                   |                     SD_SPI |         35 |         35 |       0 |    0 |   54 |      0 |      0 |            0 |
|       spi                                        |                    FullSPI |         29 |         29 |       0 |    0 |   20 |      0 |      0 |            0 |
|       spiInitClock                               |         FrequencyGenerator |         10 |         10 |       0 |    0 |    7 |      0 |      0 |            0 |
|     tft_spi                                      |                    TFT_SPI |        121 |        121 |       0 |    0 |   39 |      0 |      0 |            0 |
|       counter                                    |                    Counter |         90 |         90 |       0 |    0 |   26 |      0 |      0 |            0 |
|       initializationRegister                     |     InitializationRegister |         27 |         27 |       0 |    0 |    8 |      0 |      0 |            0 |
|       spi                                        |                        SPI |          4 |          4 |       0 |    0 |    5 |      0 |      0 |            0 |
|   lm32_cpu                                       |                   lm32_cpu |       1507 |       1459 |      48 |    0 | 1114 |      2 |      2 |            3 |
|     (lm32_cpu)                                   |                   lm32_cpu |        114 |         66 |      48 |    0 |  340 |      0 |      0 |            0 |
|     instruction_unit                             |      lm32_instruction_unit |        461 |        461 |       0 |    0 |  310 |      1 |      1 |            0 |
|       (instruction_unit)                         |      lm32_instruction_unit |        302 |        302 |       0 |    0 |  264 |      0 |      0 |            0 |
|       icache                                     |                lm32_icache |        159 |        159 |       0 |    0 |   46 |      1 |      1 |            0 |
|         (icache)                                 |                lm32_icache |         90 |         90 |       0 |    0 |   46 |      0 |      0 |            0 |
|         memories[0].way_0_data_ram               |                 lm32_ram_0 |         20 |         20 |       0 |    0 |    0 |      1 |      0 |            0 |
|         memories[0].way_0_tag_ram                | lm32_ram__parameterized0_1 |         49 |         49 |       0 |    0 |    0 |      0 |      1 |            0 |
|     interrupt_unit                               |             lm32_interrupt |        103 |        103 |       0 |    0 |   34 |      0 |      0 |            0 |
|     load_store_unit                              |       lm32_load_store_unit |        330 |        330 |       0 |    0 |  211 |      1 |      1 |            0 |
|       (load_store_unit)                          |       lm32_load_store_unit |        161 |        161 |       0 |    0 |  167 |      0 |      0 |            0 |
|       dcache                                     |                lm32_dcache |        169 |        169 |       0 |    0 |   44 |      1 |      1 |            0 |
|         (dcache)                                 |                lm32_dcache |         74 |         74 |       0 |    0 |   44 |      0 |      0 |            0 |
|         memories[0].data_memories.way_0_data_ram |                   lm32_ram |         78 |         78 |       0 |    0 |    0 |      1 |      0 |            0 |
|         memories[0].way_0_tag_ram                |   lm32_ram__parameterized0 |         18 |         18 |       0 |    0 |    0 |      0 |      1 |            0 |
|     mc_arithmetic                                |         lm32_mc_arithmetic |        297 |        297 |       0 |    0 |  137 |      0 |      0 |            0 |
|     multiplier                                   |            lm32_multiplier |         66 |         66 |       0 |    0 |   49 |      0 |      0 |            3 |
|     shifter                                      |               lm32_shifter |        137 |        137 |       0 |    0 |   33 |      0 |      0 |            0 |
+--------------------------------------------------+----------------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


