package nvdla

import chisel3._
import chisel3.experimental._
import chisel3.util._


class SOMNIA_cmac(implicit val conf: somniaConfig) extends Module {
    val io = IO(new Bundle {
        //general clock
        val somnia_clock = Flipped(new somnia_clock_if)
        val somnia_core_rstn = Input(Bool())
        //csb
        val csb2cmac_a = new csb2dp_if
        //odif
        val mac2accu = ValidIO(new cmac2cacc_if) /* data valid */
        val sc2mac_dat = Flipped(ValidIO(new csc2cmac_data_if))  /* data valid */
        val sc2mac_wt = Flipped(ValidIO(new csc2cmac_wt_if))    /* data valid */
        
    })
//     
//          ┌─┐       ┌─┐
//       ┌──┘ ┴───────┘ ┴──┐
//       │                 │
//       │       ───       │
//       │  ─┬┘       └┬─  │
//       │                 │
//       │       ─┴─       │
//       │                 │
//       └───┐         ┌───┘
//           │         │
//           │         │
//           │         │
//           │         └──────────────┐
//           │                        │
//           │                        ├─┐
//           │                        ┌─┘    
//           │                        │
//           └─┐  ┐  ┌───────┬──┐  ┌──┘         
//             │ ─┤ ─┤       │ ─┤ ─┤         
//             └──┴──┘       └──┴──┘ 

withReset(!io.somnia_core_rstn){
    
    //==========================================================
    // core
    //==========================================================
    //==========================================================
    // reg
    //==========================================================
    val u_core = Module(new SOMNIA_CMAC_core)
    val u_reg = Module(new SOMNIA_CMAC_reg)
    //clk
    u_core.io.somnia_clock <> io.somnia_clock         //|< b
    //u_reg.io.somnia_core_clk := io.somnia_clock.somnia_core_clk        //|< i
    //u_core.io.slcg_op_en := u_reg.io.slcg_op_en           
    
    //u_core.io.sc2mac_dat <> io.sc2mac_dat               //|< b
    //u_core.io.sc2mac_wt <> io.sc2mac_wt         //|< b
    //io.mac2accu <> u_core.io.mac2accu                 //|> b
      
    //u_reg.io.dp2reg_done := u_core.io.dp2reg_done       //|< i
    //u_reg.io.csb2cmac_a <> io.csb2cmac_a        //|< b


    //u_core.io.somnia_clock.somnia_core_clk := clock
    //u_core.io.somnia_clock.dla_clk_ovr_on_sync := clock
    //u_core.io.somnia_clock.global_clk_ovr_on_sync := clock
    //u_core.io.somnia_clock.tmc2slcg_disable_clock_gating := io.somnia_clock.tmc2slcg_disable_clock_gating
    u_reg.io.somnia_core_clk := clock
    u_core.io.slcg_op_en := u_reg.io.slcg_op_en
    
    u_core.io.sc2mac_dat <> io.sc2mac_dat
    u_core.io.sc2mac_wt <> io.sc2mac_wt
    io.mac2accu <> u_core.io.mac2accu
    u_reg.io.dp2reg_done := u_core.io.dp2reg_done
    u_reg.io.csb2cmac_a <> io.csb2cmac_a
}}


object SOMNIA_cmacDriver extends App {
  implicit val conf: somniaConfig = new somniaConfig
  chisel3.Driver.execute(args, () => new SOMNIA_cmac())
}
