Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Wed Dec  3 23:14:23 2025
| Host         : Srich-AsusTUF15 running 64-bit major release  (build 9200)
| Command      : report_methodology -file cla5_registered_methodology_drc_routed.rpt -pb cla5_registered_methodology_drc_routed.pb -rpx cla5_registered_methodology_drc_routed.rpx
| Design       : cla5_registered
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 17
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 17     |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a_in[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a_in[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a_in[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a_in[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a_in[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on b_in[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on b_in[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on b_in[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b_in[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b_in[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on c0_in relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on cout_out relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sum_out[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sum_out[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on sum_out[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sum_out[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sum_out[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>


