# This Month in PLCT: Issue 39 (November 1, 2022)

## Preface

In the past month, we witnessed exciting developments in the RISC-V ecosystem. Top SoC players like Qualcomm and Samsung announced plans to evaluate and integrate RISC-V cores into their products, various manufacturers are also designing their revised RISC-V-based netbooks and tablets, with delivery projected for Q1 2023 (barring possible supply chain issues due to the COVID-19 pandemic).

In China, the TARSIER team at the Software Institute of the Chinese Academy fo Science announed their first [RISC-V Operating Systems Monthly](https://github.com/isrc-cas/tarsier-monthly), complementing our PLCT monthly reports, which focuses on compilers and lower level software. The two monthly newsletters will provide enhanced coverage for RISC-V's hardware and software communities in China.

## Featured Items

- The inaugural issue of [RISC-V Operating Systems Monthly](https://github.com/isrc-cas/tarsier-monthly).
- Imminent announcement for our [2023 Open Wishlist](https://github.com/plctlab/PLCT-Weekly/blob/master/Open-Wishlist-2023.md).

## V8 for RISC-V

- Added support for new Opcodes.
  - 3940601: [riscv64] support 64bit mul high and Int64MulWithOverflow | https://chromium-review.googlesource.com/c/v8/v8/+/3940601
- Upstream changes.
  - 3971517: [riscv][wasm] Allocate feedback vectors on demand | https://chromium-review.googlesource.com/c/v8/v8/+/3971517

## OpenJDK for RV32GC (Shi Ningning \[史宁宁\])

### Patch Submissions

1. Remove the error comment https://github.com/openjdk-riscv/jdk11u/pull/539
2. Update the java_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/541
3. Update the c_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/542
4. Fix the int_args and stk_args in x_calling_convention https://github.com/openjdk-riscv/jdk11u/pull/543
5. Fix the offset error in unsafe.cpp https://github.com/openjdk-riscv/jdk11u/pull/544
6. Fix the insns errors in save_native_result https://github.com/openjdk-riscv/jdk11u/pull/546
7. Fix the comments of string_equals https://github.com/openjdk-riscv/jdk11u/pull/547
8. Fix the value of int_in_long https://github.com/openjdk-riscv/jdk11u/pull/548
9. Fix the comment of arrays_equals https://github.com/openjdk-riscv/jdk11u/pull/549
10. Fix the int_args in SharedRuntime::generate_native_wrapper https://github.com/openjdk-riscv/jdk11u/pull/550
11. Fix the lwu in SharedRuntime::generate_handler_blob https://github.com/openjdk-riscv/jdk11u/pull/551
12. Fix the cmovI_cmpL https://github.com/openjdk-riscv/jdk11u/pull/552
13. Fix the cmpUEqNeLeGt_imm0_XXX instructs in riscv32.ad https://github.com/openjdk-riscv/jdk11u/pull/553
14. Fix the loadB2L/loadUB2L https://github.com/openjdk-riscv/jdk11u/pull/554
15. Update the loadUI2L in riscv32.ad https://github.com/openjdk-riscv/jdk11u/pull/555

### Published References

1. 一篇适合新手阅读的 HotSpot C2 论文, https://zhuanlan.zhihu.com/p/573943524
2. 一篇经典的 Java HotSpot C2 论文, https://zhuanlan.zhihu.com/p/576435738
3. 论文阅读："A Simple Graph-Based Intermediate Representation," https://zhuanlan.zhihu.com/p/578785347

## OpenJDK Upstreaming (Mostly RV64-related)

1. Pull requests merged into jdk-mainline:

- https://git.openjdk.org/jdk/pull/10512 (8294679: RISC-V: Misc crash dump improvements)
- https://github.com/openjdk/jdk/pull/10697 (8295270: RISC-V: Clean up and refactoring for assembler functions)
- https://github.com/openjdk/jdk/pull/10778 (8295703: RISC-V: Remove implicit noreg temp register arguments in MacroAssembler)
- https://github.com/openjdk/jdk/pull/10783 (8295711: Rename ZBarrierSetAssembler::load_at parameter name from "tmp_thread" to "tmp2")

2. Pull requests reviewed on jdk-mainline:

- https://github.com/openjdk/jdk/pull/10421 (8294366: RISC-V: Partially mark out incompressible regions)
- https://github.com/openjdk/jdk/pull/10643 (8295110: RISC-V: Mark out relocations as incompressible)
- https://github.com/openjdk/jdk/pull/10620 (8295016: Make the arraycopy_epilogue signature consistent with its usage)
- https://github.com/openjdk/jdk/pull/10698 (8295273: Remove unused argument in [load/store]_sized_value on aarch64 and riscv)
- https://github.com/openjdk/jdk/pull/10709 (8295009: RISC-V: Interpreter intrinsify Thread.currentThread())
- https://github.com/openjdk/jdk/pull/10590 (8291555: Replace stack-locking with fast-locking)
- https://github.com/openjdk/jdk/pull/10722 (8295396: RISC-V: Cleanup useless CompressibleRegions)
- https://github.com/openjdk/jdk/pull/10690 (8295264: Fix PaX check on RISC-V)
- https://github.com/openjdk/jdk/pull/10742 (8295468: RISC-V: Minimal builds are broken)
- https://github.com/openjdk/jdk/pull/10718 (8295282: Use Zicboz/cbo.zero to zero-out memory on RISC-V)

3. Reported a new issue in JBS:

- https://bugs.openjdk.org/browse/JDK-8294881 (test/hotspot/jtreg/vmTestbase/nsk/jdi/VirtualMachine/dispose/dispose003/TestDescription.java fails)

4. Java GUI Testing

- Set up X11/Xming on a HiFive Unmatched board.
- Tested Apache Netbeans & Lucene using X11 on a HiFive Unmatched board.
- Mailing list summary: https://mail.openjdk.org/pipermail/riscv-port-dev/2022-October/000665.html

5. RISC-V port for Loom:

- New branch at: https://github.com/RealFYang/jdk/tree/JDK-8286301
- Performed full jtreg regression test (Tier 1-4).
- Upstreaming in progress: https://github.com/openjdk/jdk/pull/10917

## OpenJDK Upstreaming (Zhang Dingli \[张定立\])

- Upstreamed Changes.

  - [8295033: hsdis configure error when cross-compiling with --with-binutils-src](https://github.com/openjdk/jdk/pull/10628)
  - [8295968: RISC-V: Rename some assembler intrinsic functions for RVV 1.0.](https://github.com/openjdk/jdk/pull/10878)
  - [8295967: RISC-V: Support negVI/negVL instructions for Vector API](https://github.com/openjdk/jdk/pull/10880)
  - [RISC-V: RISC-V: Add VectorStoreMask node for Vector API](https://github.com/DingliZhang/jdk/commit/f7eaf9fbcb47ef14e970552c523987ea97642bea)
  - [RISC-V: Update VectorLoadConst with reference to JDK-8293409](https://github.com/DingliZhang/jdk/commit/da1dcb8b32f3a03cece40b78f3aa96ec0827b23a)
  - [RISC-V: Add CompressV node for Vector API](https://github.com/DingliZhang/jdk/commit/ba429485b5f8af1b15a77ef8f8aca1f1f3eec106)
  - [RISC-V: Add ExpandV node for Vector API](https://github.com/DingliZhang/jdk/commit/f2452d1f2d5b5c31aa6de6f3c8a132768e1210ee)

## OpenJDK Upstreaming (Cao Gui \[曹贵\])

1. Upstreamed changes.

-  [8295261: RISC-V: Support ReductionV instructions for Vector API](https://github.com/openjdk/jdk/pull/10691)
-  [RISC-V: Add VectorMaskCmp node for Vector API](https://github.com/zifeihan/jdk/commit/7eaab26b874a1c4f777b49baed8c9717773f5c86)
-  [RISC-V: Add VectorUCastB2X/VectorUCastS2X/VectorUCastI2X node for Vector AP](https://github.com/zifeihan/jdk/commit/0193ba67954232a7dca8ca741dbec9826398ee4a)

2. Vector API testing.

-  [Vector API impact on the number of instructions](https://github.com/zifeihan/vector-api-test-rvv/blob/master/vector-api-rvv-performance.md)
-  [Vector API impact on the number of instructions](https://github.com/zifeihan/vector-api-test-rvv/blob/master/vector-api-sve-performance.md)

## OpenJDK8 Backporting (Zhang Xiang \[章翔\])

- Upstreamed changes.
  - [Fix_uint_at_by_initializing_last_insn](https://github.com/zhangxiang-plct/jdk8u/pull/105)
  - [Fix barrierSet]:
    (https://github.com/zhangxiang-plct/jdk8u/pull/107)
    (https://github.com/zhangxiang-plct/jdk8u/pull/108)
    (https://github.com/zhangxiang-plct/jdk8u/pull/109)
    (https://github.com/zhangxiang-plct/jdk8u/pull/110)
  - [Fix stack_shadow_zone_size](https://github.com/zhangxiang-plct/jdk8u/pull/111)

## Clang/LLVM for RISC-V

- Upstreamed patches.
  - [RISCV] Add RV64C instruction support for EmulateInstructionRISCV, https://reviews.llvm.org/D136362
  - [LLDB] Fix RISCV build, https://reviews.llvm.org/D136674
  - [RISCV] Use hasAllWUsers to recover XORI/ORI, https://reviews.llvm.org/D135538
  - [RISCV] Optimize SELECT_CC when the true value of select is Constant, https://reviews.llvm.org/D129757
  - [RISCV] Enable the LocalStackSlotAllocation pass support. https://reviews.llvm.org/D98101
  - [DSE] Relax constraint on isGuaranteedLoopInvariant. https://reviews.llvm.org/D135369

- New patches under review.
  - [flang] Add RISCV-64 support to Optimizer/CodeGen/Target.cpphttps://reviews.llvm.org/D136547
  - [DSE] Sink a memory access if it is only alive in one successor. https://reviews.llvm.org/D136218
  - [SCEV] Make isKnownOnEveryIteration return false if LHS's start value is not available at loop entry
 https://reviews.llvm.org/D137060

## gollvm

- Updated several patches.

## mold 相关工作

Two small patches were submitted in October.

- [Fix a bug in find_null](https://github.com/rui314/mold/pull/799).
- [Simplify](https://github.com/rui314/mold/pull/791).

## GNU Toolchain for RISC-V

- Rebased the zfinx extension, added support for zhinx/zhixmin. Both changes are now upstreamed.
  - https://gcc.gnu.org/git/?p=gcc.git&a=search&h=HEAD&st=commit&s=inx

- Upstreamed the `-m[no]-csr-check` switches after revision.
  - https://gcc.gnu.org/git/?p=gcc.git;a=commit;h=32f86f2b54dc97cb6a40edef421b6a30c3bd1c04

- Fixed various issues found in regression tested and submitted patches to address them. These patches are currently under review.
  - https://gcc.gnu.org/pipermail/gcc-patches/2022-October/603469.html
  - https://gcc.gnu.org/bugzilla/show_bug.cgi?id=107357

- Patches for the Zc extension are now merged into the corev repository, further work to update implementation pending.
  - GCC: https://github.com/openhwgroup/corev-gcc
  - Binutils: https://github.com/openhwgroup/corev-binutils-gdb
  - Discussion thread on psabi documentation: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/pull/349

- Initial support for GCC profiling. Fixes are underway for various known issues.
  - GCC: https://github.com/pz9115/riscv-gcc/tree/riscv-gcc-profile
  - Specifications: https://github.com/riscv/riscv-profiles/blob/main/profiles.adoc#rva20u64-mandatory-base
  - Tracking issue: https://github.com/riscv-non-isa/riscv-elf-psabi-doc/issues/348

- Slide decks from the last RISC-V GNU Toolchain biweekly meeting.
  - October 6th: https://docs.google.com/presentation/d/1mtetMlzfYtf9JQ4pwn9BjDlnzE-IadqxQ9C6ypReg3s/edit?usp=sharing
  - October 20th: https://docs.google.com/presentation/d/1Qc8oR1hXpxpvi0cxauuRWaQuqJLWN6AnJCQs7Z41qU8/edit?usp=sharing, https://docs.google.com/presentation/d/1djgRDht0DuAq21KH9njKSczED0EYNiMYSBx5D7EDREk/edit?usp=sharing

## AOSP for RISC-V

- Google AOSP upstream began accepting pull requests for RISC-V support starting on October 1st. We now have an online tracker for upstreaming progress, which will be updated biweekly.
  - \[Chinese\] Android (RISC-V) Review Biweekly (20221013): https://zhuanlan.zhihu.com/p/573209602
  - \[Chinese\] Android (RISC-V) Review Biweekly (20221027): https://zhuanlan.zhihu.com/p/577758988

- Contributions to the RVI repository.
  - Add step to apply patch for emulator: https://github.com/riscv-android-src/riscv-android/pull/7
  - Add changelog for 10/1 release: https://github.com/riscv-android-src/riscv-android/pull/8
  - Upgrade repo branch for emulator: https://github.com/riscv-android-src/riscv-android/pull/10
  - Porting Chrome using AOSP's Compatibility Test Suite (CTS).
    - Successfully generated an APK package for Chromium 106.
    - Discussion on review and testing procedures underway with the Android SIG.
    - Opened a development repository at https://github.com/aosp-riscv/chromium and tracking the `riscv64-android-12.0.0_dev` branch.

- Published references.
  - Symbol Versioning 基本使用: https://zhuanlan.zhihu.com/p/571729654
  - Linux 设备模型之 kobject 和 kset: https://zhuanlan.zhihu.com/p/578581653

## Arch Linux for RISC-V

- Arch Linux RISC-V Porting Status available at the [Arch Linux RISC-V](https://archriscv.felixc.at/) page.
  - [core] 252 / 260 (96.92%)
  - [extra] 2686 / 3062 (87.72%)
  - [community] 8631 / 9725 (88.75%)
- Git Repository for Arch Linux RISC-V package patches, [archriscv-packages](https://github.com/felixonmars/archriscv-packages). A total of [103 Pull Requests](https://github.com/felixonmars/archriscv-packages/pulls?q=is%3Apr+is%3Amerged+merged%3A2022-10-01T00%3A00%3A00%2B08%3A00..2022-10-31T23%3A59%3A59%2B08%3A00+is%3Aclosed+) were submitted or merged for archriscv.
  - [rust](https://github.com/felixonmars/archriscv-packages/pull/1831)
  - [clang](https://github.com/felixonmars/archriscv-packages/pull/1870)
  - [linux](https://github.com/felixonmars/archriscv-packages/pull/1868)
  - [qt6-webengine](https://github.com/felixonmars/archriscv-packages/pull/1856)    
- Upstream:
  - [rfc](https://bugs.archlinux.org/task/76226)
  - [cc-rs](https://github.com/rust-lang/cc-rs/pull/676)
  - [cmake](https://gitlab.kitware.com/cmake/cmake/-/merge_requests/7849)
  - [raptor](https://bugs.archlinux.org/task/76272)
  - [gnuefi](https://sourceforge.net/p/gnu-efi/code/merge-requests/31/)
  - [systemd](https://github.com/systemd/systemd/pull/25018)
  - [rocksdb](https://github.com/facebook/rocksdb/pull/10901)
  - [tracker3](https://gitlab.gnome.org/GNOME/tracker/-/merge_requests/543)
  - [thunderbird](https://bugs.archlinux.org/task/76336)
  - [rdiff-backup](https://bugs.archlinux.org/task/76043)
  - [java-openjdk](https://bugs.archlinux.org/task/76309)
  - [devtools(Arch)](https://gitlab.archlinux.org/archlinux/devtools/-/merge_requests/119)
  - [gtksourceview5](https://gitlab.gnome.org/GNOME/gtksourceview/-/merge_requests/289)
  - [stdx-allocator](https://github.com/dlang-community/stdx-allocator/pull/35)
  - [jupyter_console](https://bugs.archlinux.org/task/76288)
  - gcc: RISC-V: Libitm add RISC-V support. [604477](https://gcc.gnu.org/pipermail/gcc-patches/2022-October/604477.html),[604554](https://gcc.gnu.org/pipermail/gcc-patches/2022-October/604554.html)
  - glibc: stdlib/strfrom: Add copysign to fix NAN issue on riscv. [142505](https://sourceware.org/pipermail/libc-alpha/2022-October/142505.html),
[142541](https://sourceware.org/pipermail/libc-alpha/2022-October/142541.html),[142544](https://sourceware.org/pipermail/libc-alpha/2022-October/142544.html), [142870](https://sourceware.org/pipermail/libc-alpha/2022-October/142870.html)
- Issues:
  - [rust](https://github.com/rust-lang/rust/issues/102155)
  - [cc-rs](https://github.com/rust-lang/cc-rs/issues/675)
  - [systemd](https://github.com/systemd/systemd/issues/24991)
  - [m17n-lib](https://savannah.nongnu.org/bugs/index.php?63276)
- Published blog posts:
  - [\[Chinese\] LLVM Regression 的设计](https://blog.coelacanthus.moe/posts/tech/llvm-regression-design/)

## Gentoo for RISC-V

Porting [status](https://whale.plctlab.org/riscv/support-statistics/): `7888/19598, 40.25%`.

- A total of 597 keywording commits (include non-PLCT team members): https://whale.plctlab.org/riscv/stats/2022_10.txt
  - dev-lang/ghc: keyword 9.0.2 for ~riscv
    - A total of 481 commits by matoro
    - PR: https://github.com/gentoo/gentoo/pull/27397
    - Keyword: https://github.com/gentoo/gentoo/commit/66f37906bdd17371f56db2c6426c1d3846bdfdf7
  - dev-go/gox: Keyword 1.0.1 riscv [gentoo/gentoo@f3a1611](https://github.com/gentoo/gentoo/commit/f3a16113722f7cf8df1c5ff581cdf98fe7112224)
    - PR: https://github.com/gentoo/gentoo/pull/27660
    - Patch: https://dev.gentoo.org/~jsmolic/gox-riscv.patch
  - app-admin/terraform: Keyword 1.2.7 riscv [gentoo/gentoo@879116e](https://github.com/gentoo/gentoo/commit/81828372de422b98375cd467752871e5b5853532)
  - app-admin/vault: Keyword 1.12.0 riscv [gentoo/gentoo@085a8b3](https://github.com/gentoo/gentoo/commit/085a8b3200e3da044e1f1556053b2daae4ba242f)
  - app-benchmarks/iozone: keyword 3.488 riscv [gentoo/gentoo@4dc83e4](https://github.com/gentoo/gentoo/commit/4dc83e415c6b28452fcfeaa3c0ef6ff965720c19)
  - app-emulation/libspectrum: keyword 1.5.0 for ~riscv [gentoo/gentoo@e92402b](https://github.com/gentoo/gentoo/commit/e92402bf378fd22422ac2eb810de72d607c58aa0)
  - app-emulation/fuse: keyword 1.6.0 for ~riscv [gentoo/gentoo@fbdb4e1](https://github.com/gentoo/gentoo/commit/fbdb4e1296747d5abccf872ffb9b3d84daa9fc32)
  - app-i18n/fcitx-rime: keyword fcitx-rime-0.3.2 riscv [gentoo/gentoo@3fa4a1b](https://github.com/gentoo/gentoo/commit/3fa4a1b72ec4967742606ecc1ff44664741a2b3a)
  - dev-vcs/git-lfs: keyword git-lfs-3.2.0 riscv [gentoo/gentoo@b55e195](https://github.com/gentoo/gentoo/commit/b55e19567a09fadcb40203fa9cd3193ba5dec061)
  - sys-apps/apparmor: keyword 3.0.4 riscv [gentoo/gentoo@0a614a9](https://github.com/gentoo/gentoo/commit/0a614a93a0a3620cbb415f5e0aa9311e29f059e1)
  - www-apps/cgit: Keyword 1.2.3-r201 riscv [gentoo/gentoo@d270ab9](https://github.com/gentoo/gentoo/commit/d270ab9e9b9747c62a9cb4085ad361b0716c7324)
  - www-apps/wordpress: Keyword 6.0.3 riscv [gentoo/gentoo@5f81dc8](https://github.com/gentoo/gentoo/commit/5f81dc8408b96186a58eeebe3406ad0d8f48b06f)
  - www-apps/dokuwiki: Keyword 20200729 riscv (PR) [gentoo/gentoo#28039](https://github.com/gentoo/gentoo/pull/28039)
- riscv overlay
  - libreoffice-7.3.6.2 works [gentoo/riscv@85f2168](https://github.com/gentoo/riscv/commit/85f216842196ad85d1efbb0e9b782fb10e03081e)
  - Add chromium 104.0.5112.101, limit usable, crashed when trying play videos (PR) [gentoo/riscv#9](https://github.com/gentoo/riscv/pull/9)
- Downgrade Rust to 1.63.0 [gentoo/gentoo@ff2e00c](https://github.com/gentoo/gentoo/commit/ff2e00c46b3381e09b540905f8f1ccc76d8f4454)
  - Due to rustc 1.64.0 crashes on riscv64gc, issue: https://github.com/rust-lang/rust/issues/102155
- unmask radeonsi driver for testing [gentoo/gentoo@b1f4f99](https://github.com/gentoo/gentoo/commit/b1f4f990a629fea32875e35c14a103db24fb0349)

## Nixpkgs for RISC-V

### Hydra Build Report

https://nickcao.github.io/nix-review-tools-reports/

### Nix Release Tarballs

https://github.com/NickCao/nix/releases

### Other Fixes

- genimage: add autoreconfHook, fixes cross compilation https://github.com/NixOS/nixpkgs/pull/195922
- tinywm: fix cross compilation https://github.com/NixOS/nixpkgs/pull/195923
- apfsprogs: treewide: do not hardcode CC and AR, instead rely on implicit variables: https://github.com/linux-apfs/apfsprogs/pull/9
- apfsprogs: unstable-2022-07-21 -> unstable-2022-10-15 https://github.com/NixOS/nixpkgs/pull/197495
- openmp: fix cross compile https://github.com/NixOS/nixpkgs/pull/197674
- waybox: fix cross compilation by adding wayland-scanner https://github.com/NixOS/nixpkgs/pull/198015
- buildah-unwrapped: fix cross compilation https://github.com/NixOS/nixpkgs/pull/198014

## Firefox (Spidermonkey) on RV64GCV

Performed further work on fixing test failures in `jitest`. Development repository available at
https://github.com/plctlab/gecko-dev-riscv.

Fixed various `regmask`-related issues in `gc`, lowering failure counts from over 200 to 97. We are getting closer to a working port!

### Test status

- Jit-test  **Pass Rate: 98.86%**  99714 Pass   97  Failure 0 timeout
- Jstests   **Pass Rate: 99.6%**    44198 Pass   64  Failure  0 timeout

### Patches

- d7764721279e9  Fix gc segmentation fault (#58)
- f04dfd3ea5f6c Implement byteswap16 (#56)
- bc89c4208087a Add tramploline check in visitOutOfLineTableSwitch (#53)
- 7b126a1ecc3e Implement func (#52)
- 78ce02b344973 Fix jump long (#51)
- ab7ee829337b8 Implement riscv branchandlink (#50)
- 6d2729dd14fbf Fix compareD (#49)
- 0c86149c7827c Implement copy sign bit (#48)
- 64d6cd88b4191 Fix wasm load/store error (#47)
- 356638fcddeff fix wasm conversion error (#46)
- 70e8c5de2e18c fix cmp set (#45)
- ba48fda2d4b2e Fix NotSigned (#44)

## Enable DynamoRIO running on RV64GC

Preliminary support for RV64GC is now implemented in DynamoRIO, which will now build on RV64GC (basic decoding is now supported).

Current five-stage road map for DyanmoRIO's RV64GC support:

1. Introduce RISC-V platform-specific functions, frameworks, definitions, etc., allowing DynamoRIO to build on RISC-V. **(Done)**
2. Setup RISC-V CI for automated compilation and testing. _**(In Progress)**_
3. Refine RISC-V platform-specific functions and definitions, make DynamoRIO's built-in example tools functional. _**(In Progress)**_
4. Refine RISC-V unit- and feature-tests, setup CI for automated testing and instruments for long-term maintenance.
5. Continue RISC-V feature enablement for more complex programs, prepare for long-term maintenance.

See https://gist.github.com/bekcpear/7c9e710ee5b674888fcf5e5d8445dc16 for a more detailed to-do list.

## OpenCV for RV64GCV

This month, we turned our attention to maintaining the RVV backend and migrating the old Universal Intrinsic code base.

- Merged: [PR #22463](https://github.com/opencv/opencv/pull/22463), refactoring and improving the SIMD macro.
- Under Review: [PR #22520](https://github.com/opencv/opencv/pull/22520), migrating the `color_hsv` code base.

## Experimental/simd in LIBCXX

### libcxx-simd Implementation

- Added `SFINAE` check for all visible external user interfaces.
- Linted code formatting using on `clang-format` and `clang-tidy`.
- Fixed implicit type conversion constructors for the `simd` and `simd_mask` classes.
- Fixed alignment for vector aligned tags.
- Fixed broadcasting constructors and bitmasks for the scalar ABI.
- Fixed `split_by` and `concat` functions which utilizes `resize_simd`.

### Testing Framework

As part of his OSPP project, Shi Haohang (史皓航) implemented a new testing framework for `experimental/simd` library. A preliminary patch has been submitted:

- [OSPP] Add a new test flamework for libcxx-simd. - https://github.com/plctlab/llvm-project/pull/46


## LuaJIT RV64G porting

Interpreter mode REPL now runs with temporary workarounds. Multiple comparison ops returns incorrect results or segfaults. First test still failing on [LuaJIT/LuaJIT-test-cleanup master](https://github.com/LuaJIT/LuaJIT-test-cleanup/blob/master/test/test.lua).

- Revised DynASM for RISC-V.
  - Fix instrution template and immediate parsing [riscv-dynasm a10d27e](https://github.com/infiWang/LuaJIT/commit/a10d27e9e7e0fd7496b577af29681f6de61f46d0).
- Initial bring-up for the interpreter backend.
  - Subroutines init [riscv 9f657a7](https://github.com/infiWang/LuaJIT/commit/9f657a797cdd55e2ed4c62367a1f140482d8db0f).
  - Instructions init [riscv e852af5](https://github.com/infiWang/LuaJIT/commit/e852af5ccfe009d06d07d5ff5e032cf06df0c16a).
  - Misc. fix on the [riscv branch](https://github.com/infiWang/LuaJIT/commits/riscv).

## gem5

- Worked on the V(ector) extensions.
  - Implemented various instructions.
    - Vectorized index access and store instructions.
    - vfirst.m and other `mask` operation instructions.
  - Bug fixes.
    - Fixed decoding errors in `vfmv`, `vmv`, and other instructions.
  - Code refactoring.
    - Adjusted opclass for vector instructions, making it easier to introduce checks for illegal instructions and to profile instruction latency.

## Spike

- Introduced support for `rv32u/s/vu/vs` (variable `*XLEN`).
  - https://github.com/plctlab/plct-spike/tree/plct-rv32u-dev
- Fixed a bug in MMU and compiler warnings.
  - https://github.com/riscv-software-src/riscv-isa-sim/pull/1123

## QEMU

- Merged `Zc*` extension support into `core-v-mcu`.
  - https://github.com/plctlab/plct-qemu/tree/plct-corev-upstream-sync-dma

## Other Support for RISC-V International

### SAIL/ACT

Please stay tuned for more updates on `CMO` extension support.

## 在方舟开源编译器社区的工作

Shi Ninging (史宁宁) continues to work on compiling the _OpenArkCompiler Weekly_, which just published its 136th issue.

You may find new weekly issues of the _OpenArkCompiler Weekly_ on Sundays on...

  - GitHub: https://github.com/isrc-cas/arkcompiler-materials
  - Zhihu: https://zhuanlan.zhihu.com/openarkcompiler
  - Bilibili: https://www.bilibili.com/read/readlist/rl199373
  - Mailing list and other channels: https://gitee.com/openarkcompiler/OpenArkCompiler/issues/I1EWAX

## MLIR

### Upstream RVV Dialect Proposal

- The patch for Mask Representing from Google IREE was accepted by upstream: https://reviews.llvm.org/D134939
- WIP: MLIR Vector Dialect Dynamic Vector Length Support Proposal. This is meant to add Vector length support into Vector Dialect.
- Implemented a CI routine for the VP Intrinsic RVV backend, which analyzes error causes for possible fixes (Long Yingchi \[龙英池\] and Zhang Hongbing \[张洪滨\]): https://buddycompiler.notion.site/buddycompiler/MLIR-VP-Op-RVV-Integration-Test-df0b5470a4824b2cb101df4dd4205ea2

### OSPP Mentorship

The Buddy Compiler project at OSPP 2022 concluded successfully.

- \[OSPP\] Add MatMul and Conv2d optimization pass. - https://github.com/buddy-compiler/buddy-mlir/pull/78 (Wang Yanwei \[王彦伟\])
- \[OSPP\] MatMul and Conv2d optimization benchmark. - https://github.com/buddy-compiler/buddy-benchmark/pull/47 (Wang Yanwei \[王彦伟\])
- \[OSPP\] Frontend Generator. -  https://github.com/buddy-compiler/buddy-mlir/pull/75 (Yang Sen \[杨森\])
- \[OSPP\] Add function support to ToyDSL. - https://github.com/buddy-compiler/buddy-mlir/pull/61 (Yang Sen \[杨森\])
- \[OSPP\] Add struct support to ToyDSL. - https://github.com/buddy-compiler/buddy-mlir/pull/65 (Yang Sen \[杨森\])
- \[OSPP\] Added IIR Lowering pass(DAP dialect), with C++ wrapper along with end to end example. - https://github.com/buddy-compiler/buddy-mlir/pull/71 (Aman Chhaparia)
- \[OSPP\] Add Biquad Lowering pass(DAP Dialect), with c++ wrapper along with end to end example. - https://github.com/buddy-compiler/buddy-mlir/pull/69 (Aman Chhaparia)
- \[OSPP\] Add Biquad IIR Benchmark. - https://github.com/buddy-compiler/buddy-benchmark/pull/41 (Aman Chhaparia)
- \[OSPP\] Added IIR (DAP dialect) Benchmark - https://github.com/buddy-compiler/buddy-benchmark/pull/44 (Aman Chhaparia)
- \[OSPP\] Morphological Transformations. - https://github.com/buddy-compiler/buddy-mlir/pull/82 (Rishabh Bali)
- \[OSPP\] Benchmarks for Morphological operations. - https://github.com/buddy-compiler/buddy-benchmark/pull/45 (Rishabh Bali)
- \[OSPP\] Add a new test flamework for libcxx-simd. - https://github.com/plctlab/llvm-project/pull/46 (Shi Haohang \[史皓航\])

### Buddy Compiler

**Website**

- Homepage, https://buddy-compiler.github.io/

**buddy-mlir**

https://github.com/buddy-compiler/buddy-mlir

New features:

- [example] Add scf parallel translate and AOT examples.
- [example] Add more GPU and Vector examples.
- [RVV] Add RVV VP intrinsic scalable type integration tests.
- [RVV] Initial Vector Experiment Dialect.
- [DIP] Add type check mechanism in all operations of DIP dialect.
- [DIP] Add support for neglecting kernel element with zero value.

## Chisel / FIRRTL （CAAT小队）

## coreboot for riscv

Please stay tuned.

## openocd

- Updated enumeration method for `trigger` and added support for multi-type `trigger` using `tinfo`. [link](https://github.com/riscv/riscv-openocd/pull/725)

## opensbi

- Kconfig: Added a switch for SBI extensions. [link](https://lists.infradead.org/pipermail/opensbi/2022-October/003420.html)
- Makefile: Added support for `cscope`. [link](https://lists.infradead.org/pipermail/opensbi/2022-October/003435.html)
- Updated FDT driver for AE350, fixing a few typos and moved `plmt` and `plicsw` code under the `platform` directory. [link](https://lists.infradead.org/pipermail/opensbi/2022-October/003471.html)
- Added support for RZ/Five. [link](https://lists.infradead.org/pipermail/opensbi/2022-October/003511.html)
- Simplified direct function calls to `fdt_parse_xxx_uart_node` in `fdt_parse_uart_node_common`. [link](https://lists.infradead.org/pipermail/opensbi/2022-October/003525.html)
- Dropped extraneous code in `uart->reg_shift` and `uart->reg_io_width`, which are only used by the 8520 UART. [1](https://lists.infradead.org/pipermail/opensbi/2022-October/003525.html)
- Updated documentations. [2](https://lists.infradead.org/pipermail/opensbi/2022-October/003485.html), [3](https://lists.infradead.org/pipermail/opensbi/2022-October/003457.html), [4](https://lists.infradead.org/pipermail/opensbi/2022-October/003458.html), [5](https://lists.infradead.org/pipermail/opensbi/2022-October/003507.html), [6](https://lists.infradead.org/pipermail/opensbi/2022-October/003491.html)

## u-boot

Please stay tuned.

## Aya Theorem Prover

Please stay tuned.

## RISC-V Platform Evaluation

Please stay tuned.

## RVLab

1. Linux Kernel CI
  - \[WIP\] Created an Linaro's Automated Validation Architecture (LAVA) Docker instance for testing kernels for Qemu virtual machines. This was done using [lava-docker](https://github.com/kernelci/lava-docker) and `docker-compose`.
    - Created a job for testing Qemu images for openEuler x86. Tests ran successfully.
    - Created a job for testing Qemu images for openEuler RISC-V (riscv64). Jobs did not complete sucessfully due to the login prompt displaying twice.
    - Created a job for testing Qemu images for Fedora RISC-V (riscv64). Tests ran successfully.
    - Modified `lava-docker` for various features.
      - Mapped directories support for `lava-slave` containers.
      - Autostart support for `lava-master` and `lava-slave` containers.
      - Fixed an issue where LAVA's Web interface could only be accessed via `http://localhost:port` on hosts where the containers were deployed.
  - Examined the test suites provided by Linux Test Project. Ran test suites using a Ubuntu RISC-V (riscv64) Docker container, noted commands, and assembled a guide (in Chinese): https://zhuanlan.zhihu.com/p/579009831.

2. RVLab infrastructure provisioning.
  - Reinstalled operating system on a HiFive Unmatched, due to Debian startup failures.
  - Fixed an issue with Yu Bo (于波) where after Debian updates, SSH was no longer inaccessible (this was a bug in Debian's Bash package update).

## Useful Links

- PLCT's 2022 Roadmap, https://github.com/plctlab/PLCT-Weekly/blob/master/PLCT-Roadmap-2022.md
- Open job positions at the PLCT Lab, https://github.com/plctlab/PLCT-Weekly/blob/master/Jobs.md
- Open intern positions at the PLCT Lab, https://github.com/plctlab/weloveinterns/blob/master/open-internships.md
- PLCT Weekly Reports, https://github.com/isrc-cas/PLCT-Weekly
- PLCT Open Reports (incomplete), https://github.com/isrc-cas/PLCT-Open-Reports

