{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700911406625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700911406625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 25 14:23:26 2023 " "Processing started: Sat Nov 25 14:23:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700911406625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1700911406625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hazard_Unit -c Hazard_Unit --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hazard_Unit -c Hazard_Unit --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1700911406626 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1700911407028 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1700911407028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit " "Found entity 1: Hazard_Unit" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700911414717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700911414717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Unit_tb " "Found entity 1: Hazard_Unit_tb" {  } { { "Hazard_Unit_tb.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700911414718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1700911414718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hazard_Unit_tb " "Elaborating entity \"Hazard_Unit_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1700911414742 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "Hazard_Unit_tb.v(58) " "Verilog HDL warning at Hazard_Unit_tb.v(58): ignoring unsupported system task" {  } { { "Hazard_Unit_tb.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit_tb.v" 58 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1700911414743 "|Hazard_Unit_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard_Unit Hazard_Unit:uut " "Elaborating entity \"Hazard_Unit\" for hierarchy \"Hazard_Unit:uut\"" {  } { { "Hazard_Unit_tb.v" "uut" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit_tb.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1700911414748 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_ID_EX_FLUSH Hazard_Unit.v(25) " "Verilog HDL Always Construct warning at Hazard_Unit.v(25): inferring latch(es) for variable \"reg_ID_EX_FLUSH\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700911414748 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_IF_ID_write Hazard_Unit.v(25) " "Verilog HDL Always Construct warning at Hazard_Unit.v(25): inferring latch(es) for variable \"reg_IF_ID_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700911414748 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_PC_write Hazard_Unit.v(25) " "Verilog HDL Always Construct warning at Hazard_Unit.v(25): inferring latch(es) for variable \"reg_PC_write\", which holds its previous value in one or more paths through the always construct" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1700911414749 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_PC_write Hazard_Unit.v(25) " "Inferred latch for \"reg_PC_write\" at Hazard_Unit.v(25)" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700911414749 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_IF_ID_write Hazard_Unit.v(25) " "Inferred latch for \"reg_IF_ID_write\" at Hazard_Unit.v(25)" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700911414749 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_ID_EX_FLUSH Hazard_Unit.v(25) " "Inferred latch for \"reg_ID_EX_FLUSH\" at Hazard_Unit.v(25)" {  } { { "Hazard_Unit.v" "" { Text "E:/Omar/CPU Design/Hazard Detection Unit/Hazard_Unit.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1700911414749 "|Hazard_Unit_tb|Hazard_Unit:uut"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700911414822 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 25 14:23:34 2023 " "Processing ended: Sat Nov 25 14:23:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700911414822 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700911414822 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700911414822 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1700911414822 ""}
