package LABS
import chisel3._
class AND extends Module{
     val io=IO(new Bundle{
         val a= Input(UInt(4.W))
         val b= Input(UInt(4.W))
         val c= Output(UInt(4.W))
         
    })
    io.c :=io.a.asUInt & io.b
}