# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel2_clk_0/sim/pfm_dynamic_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_kernel_clk_0/sim/pfm_dynamic_kernel_clk_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xtlm_simple_intercon_0_0/sim/pfm_dynamic_xtlm_simple_intercon_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0/sim/pfm_dynamic_xlconcat_interrupt_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_0_0/sim/pfm_dynamic_xlconcat_interrupt_0_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_1_0/sim/pfm_dynamic_xlconcat_interrupt_1_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_2_0/sim/pfm_dynamic_xlconcat_interrupt_2_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconcat_interrupt_3_0/sim/pfm_dynamic_xlconcat_interrupt_3_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xlconstant_gnd_0/sim/pfm_dynamic_xlconstant_gnd_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_0/sim/bd_d216_xtlm_simple_intercon_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_1/sim/bd_d216_plram_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_2/sim/bd_d216_plram_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/bd_0/ip/ip_3/sim/bd_d216_plram_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_memory_subsystem_0/sim/pfm_dynamic_memory_subsystem_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_0_0/sim/pfm_dynamic_sim_ddr_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_2_0/sim/pfm_dynamic_sim_ddr_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_sim_ddr_3_0/sim/pfm_dynamic_sim_ddr_3_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_0_0/sim/pfm_dynamic_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_1_0/sim/pfm_dynamic_icn_pass_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_2_0/sim/pfm_dynamic_icn_pass_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_icn_pass_3_0/sim/pfm_dynamic_icn_pass_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_addrbound.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_addrbound_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Array2xfMat_128_0_2160_3840_1_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Axi2AxiStream.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Axi2AxiStream_Pipeline_MMIterInLoop1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Axi2Mat.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Axi2Mat_Block_split35_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_AxiStream2Axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_AxiStream2Axi_Pipeline_MMIterOutLoop2.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_AxiStream2Mat.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_AxiStream2MatStream_2_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Block_ZN2xf2cv3MatILi0ELi2160ELi3840ELi1ELi2EEC2Eii_exit1_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_entry_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_entry_proc6.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_entry_proc7.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w4_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w4_d2_S_x.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w8_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w18_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w20_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w32_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w32_d3_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w32_d4_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w64_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w64_d3_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w64_d3_S_x.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w64_d4_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w128_d2_S.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_fifo_w128_d2_S_x.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_flow_control_loop_pipe_sequential_init.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_gmem1_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_gmem2_m_axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_hls_deadlock_detection_unit.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_last_blk_pxl_width.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_last_blk_pxl_width_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mac_muladd_12ns_9s_21s_22_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mac_muladd_12ns_10s_22s_23_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Mat2Axi.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Mat2Axi_Block_split24_proc.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_Mat2AxiStream.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_MatStream2AxiStream_2_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_32s_32s_32_2_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_48ns_42s_74_3_0.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_mul_12ns_9s_21_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_mul_12ns_12ns_24_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_mul_16ns_16ns_22_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_mul_16ns_16ns_24_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_mul_mul_16ns_16ns_32_4_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_resize_1_0_2160_3840_1080_1920_1_2_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_332_1_VITIS_LOOP_337_2.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_Pipeline_VITIS_LOOP_389_5_line_bbkb.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_resizeNNBilinear_0_2160_3840_1_1080_1920_1_2_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_scaleCompute_17_42_20_48_16_1_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_start_for_AxiStream2Mat_U0.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_udiv_64ns_16ns_64_68_seq_1.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_xfMat2Array_128_0_1080_1920_1_1_s.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel_xfUDivResize.v" \
"../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog/resize_accel.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_resize_accel_1_0/sim/pfm_dynamic_resize_accel_1_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_hub_0/sim/pfm_dynamic_dpa_hub_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon0_0/sim/pfm_dynamic_dpa_mon0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon1_0/sim/pfm_dynamic_dpa_mon1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_dpa_mon2_0/sim/pfm_dynamic_dpa_mon2_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_4/sim/pfm_dynamic_xbar_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_6/sim/pfm_dynamic_xbar_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_xbar_5/sim/pfm_dynamic_xbar_5.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_6/sim/pfm_dynamic_m01_regslice_6.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_0/sim/pfm_dynamic_auto_cc_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_s00_regslice_0/sim/pfm_dynamic_s00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m00_regslice_0/sim/pfm_dynamic_m00_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_1/sim/pfm_dynamic_auto_cc_1.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m01_regslice_7/sim/pfm_dynamic_m01_regslice_7.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_2/sim/pfm_dynamic_auto_cc_2.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m02_regslice_0/sim/pfm_dynamic_m02_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_3/sim/pfm_dynamic_auto_cc_3.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m03_regslice_0/sim/pfm_dynamic_m03_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_4/sim/pfm_dynamic_auto_cc_4.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_m04_regslice_0/sim/pfm_dynamic_m04_regslice_0.v" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/ip/pfm_dynamic_auto_cc_5/sim/pfm_dynamic_auto_cc_5.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/pfm_dynamic/sim/pfm_dynamic.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_ddr0_ui_clk_0/sim/emu_ddr0_ui_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel2_clk_0/sim/emu_kernel2_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_kernel_clk_0/sim/emu_kernel_clk_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_dma_pcie_clk_0/sim/emu_dma_pcie_clk_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller_CQDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller_CUDma_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/f1dc/hdl/verilog/shell_utils_cudma_controller.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_CuDmaController_0_0/sim/emu_CuDmaController_0_0.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/5f67/hdl/verilog/shell_utils_cuisr_a_m_axi.v" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/5f67/hdl/verilog/shell_utils_cuisr.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_cuisr_0_0/sim/emu_cuisr_0_0.v" \

verilog shell_utils_embedded_scheduler_hw_v1_0_0  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.gen/sources_1/bd/emu/ipshared/a5f1/hdl/shell_utils_embedded_scheduler_hw_v1_0_vl_rfs.v" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_embedded_scheduler_hw_0_0/sim/emu_embedded_scheduler_hw_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_embedded_scheduler_sw_0_0/sim/emu_sim_embedded_scheduler_sw_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconcat_0_0/sim/emu_xlconcat_0_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xlconstant_0_0/sim/emu_xlconstant_0_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_ddr_1_0/sim/emu_sim_ddr_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_icn_pass_0_0/sim/emu_icn_pass_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_xdma_0_0/sim/emu_sim_xdma_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_0_0/sim/emu_sim_copy_kernel_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_1_0/sim/emu_sim_copy_kernel_1_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_2_0/sim/emu_sim_copy_kernel_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_sim_copy_kernel_3_0/sim/emu_sim_copy_kernel_3_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_2/sim/emu_xbar_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_xbar_3/sim/emu_xbar_3.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_0/sim/emu_auto_pc_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_mmu_0/sim/emu_s01_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_1/sim/emu_auto_pc_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_auto_pc_2/sim/emu_auto_pc_2.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s00_mmu_0/sim/emu_s00_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s01_mmu_1/sim/emu_s01_mmu_1.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s02_mmu_0/sim/emu_s02_mmu_0.v" \
"../../../../prj.ip_user_files/bd/emu/ip/emu_s03_mmu_0/sim/emu_s03_mmu_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ebd6/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/pfm_dynamic/ipshared/ec67/hdl" --include "../../../../prj.gen/sources_1/bd/emu/ipshared/ec67/hdl" \
"../../../../prj.ip_user_files/bd/emu/sim/emu.v" \
"../../../../prj.gen/sources_1/bd/emu/hdl/emu_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
