{
  "name": "core::slice::<impl [T]>::as_simd",
  "span": "$library/core/src/slice/mod.rs:4225:5: 4229:58",
  "mir": "fn core::slice::<impl [T]>::as_simd(_1: &[T]) -> (&[T], &[core_simd::vector::Simd<T, LANES>], &[T]) {\n    let mut _0: (&[T], &[core_simd::vector::Simd<T, LANES>], &[T]);\n    let mut _2: (&usize, &usize);\n    let mut _3: &usize;\n    let mut _4: &usize;\n    let  _5: &usize;\n    let  _6: &usize;\n    let mut _7: bool;\n    let mut _8: usize;\n    let mut _9: usize;\n    let  _10: panicking::AssertKind;\n    let  _11: !;\n    let mut _12: option::Option<fmt::Arguments<'_>>;\n    debug self => _1;\n    debug left_val => _5;\n    debug right_val => _6;\n    debug kind => _10;\n    bb0: {\n        StorageLive(_2);\n        StorageLive(_3);\n        _3 = slice::<impl [T]>::as_simd::<LANES>::promoted[1];\n        StorageLive(_4);\n        _4 = slice::<impl [T]>::as_simd::<LANES>::promoted[0];\n        _2 = (move _3, move _4);\n        StorageDead(_4);\n        StorageDead(_3);\n        _5 = (_2.0: &usize);\n        _6 = (_2.1: &usize);\n        StorageLive(_7);\n        StorageLive(_8);\n        _8 = (*_5);\n        StorageLive(_9);\n        _9 = (*_6);\n        _7 = Eq(move _8, move _9);\n        switchInt(move _7) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        StorageDead(_9);\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageDead(_2);\n        _0 = slice::<impl [T]>::align_to::<core_simd::vector::Simd<T, LANES>>(_1) -> [return: bb3, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_9);\n        StorageDead(_8);\n        _10 = panicking::AssertKind::Eq;\n        StorageLive(_12);\n        _12 = option::Option::None;\n        _11 = panicking::assert_failed::<usize, usize>(_10, _5, _6, move _12) -> unwind unreachable;\n    }\n    bb3: {\n        return;\n    }\n}\n"
}