$date
	Sat Jul 15 09:36:43 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Full $end
$var wire 1 " Empty $end
$var wire 4 # Data_Out [3:0] $end
$var reg 1 $ Clk $end
$var reg 4 % Data_In [3:0] $end
$var reg 1 & Pop $end
$var reg 1 ' Push $end
$var reg 1 ( RstN $end
$var reg 4 ) temp [3:0] $end
$var integer 32 * i [31:0] $end
$scope module stackTest $end
$var wire 1 $ Clk $end
$var wire 4 + Data_In [3:0] $end
$var wire 1 & Pop $end
$var wire 1 ' Push $end
$var wire 1 ( RstN $end
$var wire 1 ! Full $end
$var wire 1 " Empty $end
$var reg 4 , Data_Out [3:0] $end
$var reg 8 - count [7:0] $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 .
b0 -
bx ,
bx +
bx *
b0 )
0(
0'
0&
bx %
0$
bx #
1"
0!
$end
#5
0"
b1 -
1'
b0 %
b0 +
b0 *
1(
1$
#10
0$
#15
b10 -
1$
b1 %
b1 +
b1 *
b1 )
#20
0$
#25
b11 -
1$
b10 %
b10 +
b10 *
b10 )
#30
0$
#35
b100 -
1$
b11 %
b11 +
b11 *
b11 )
#40
0$
#45
b101 -
1$
b100 %
b100 +
b100 *
b100 )
#50
0$
#55
b110 -
1$
b101 %
b101 +
b101 *
b101 )
#60
0$
#65
b111 -
1$
b110 %
b110 +
b110 *
b110 )
#70
0$
#75
1!
b1000 -
1$
b111 %
b111 +
b111 *
b111 )
#80
0$
#85
0!
b111 -
b111 #
b111 ,
1$
1&
0'
b1000 *
b1000 )
#90
0$
#95
b110 -
b110 #
b110 ,
1$
#100
0$
#105
b101 -
b101 #
b101 ,
1$
#110
0$
#115
b100 -
b100 #
b100 ,
1$
#120
0$
#125
b101 -
1$
0&
1'
b1011 %
b1011 +
#130
0$
#135
b110 -
1$
b1100 %
b1100 +
#140
0$
#145
b101 -
b1100 #
b1100 ,
1$
1&
0'
#150
0$
#155
b100 -
b1011 #
b1011 ,
1$
