# vsim "+addr_trace_file_name=..//verification//mem.addr" -c mem_system_perfbench -lib __work -voptargs="+acc" -wlf dump.wlf -do "log -howmany -rec /* ; run -all" 
# Start time: 03:05:28 on Dec 05,2024
# ** Warning: License feature 'msimpevsimvlog' will expire today.
# Loading __work.mem_system_perfbench
# Loading __work.mem_system_hier
# Loading __work.clkrst
# Loading __work.mem_system
# Loading __work.cache
# Loading __work.memc
# Loading __work.memv
# Loading __work.four_bank_mem
# Loading __work.final_memory
# Loading __work.dff
# Loading __work.cache_controller
# Loading __work.mem_system_ref
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'cache_controller'.  Expected 28, found 24.
#    Time: 0 ns  Iteration: 0  Instance: /mem_system_perfbench/DUT/m0/cache_controller File: mem_system.v Line: 79
# log -howmany -rec /* 
# 1458
#  run -all
# Using trace file                                                                                                                                                                                                                                       ..//verification//mem.addr
# LOG: ReQNum    1 Cycle       11 ReqCycle        3 Wr Addr 0x015c Value 0x0018 ValueRef 0x0018 HIT 0
# 
# LOG: ReqNum    2 Cycle       13 ReqCycle       12 Rd Addr 0x015c Value 0x0018 ValueRef 0x0018 HIT 1
# 
# LOG: Done all Requests:          2 Replies:          2 Cycles:         13 Hits:          1
# Test status: SUCCESS
# ** Note: $stop    : mem_system_perfbench.v(202)
#    Time: 1287 ns  Iteration: 0  Instance: /mem_system_perfbench
# Break in Task end_simulation at mem_system_perfbench.v line 202
# Stopped at mem_system_perfbench.v line 202
# End time: 03:42:48 on Dec 05,2024, Elapsed time: 0:37:20
# Errors: 0, Warnings: 1
