#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Mar 28 15:11:56 2023
# Process ID: 544117
# Current directory: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1
# Command line: vivado -log bd_0_hls_inst_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl
# Log file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.vds
# Journal file: /home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/vivado.jou
# Running On: yavin, OS: Linux, CPU Frequency: 4600.021 MHz, CPU Physical cores: 8, Host memory: 67273 MB
#-----------------------------------------------------------
source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 43887
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
Command: synth_design -top bd_0_hls_inst_0 -part xc7z020clg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 545029
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2448.082 ; gain = 361.797 ; free physical = 31245 ; free virtual = 46201
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 139.547
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3453.836; parent = 2454.023; children = 999.812
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mul_float_top' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f8bf/hdl/verilog/mul_float_top.v:10]
INFO: [Synth 8-6157] synthesizing module 'mul_float_top_mul_25s_25s_50_1_1' [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f8bf/hdl/verilog/mul_float_top_mul_25s_25s_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_float_top_mul_25s_25s_50_1_1' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f8bf/hdl/verilog/mul_float_top_mul_25s_25s_50_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mul_float_top' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/f8bf/hdl/verilog/mul_float_top.v:10]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-7129] Port a[127] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[126] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[125] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[124] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[123] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[122] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[121] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[120] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[119] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[118] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[117] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[116] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[115] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[114] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[113] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[112] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[111] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[110] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[109] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[108] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[107] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[106] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[105] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[104] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[103] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[102] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[101] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[100] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[99] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[98] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[97] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[96] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[95] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[94] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[93] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[92] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[91] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[90] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[89] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[88] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[87] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[86] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[85] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[84] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[83] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[82] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[81] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[80] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[79] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[78] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[77] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[76] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[75] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[74] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[73] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[72] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[63] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[62] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[61] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[60] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[59] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[58] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[57] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[56] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[55] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[54] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[53] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[52] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[51] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[50] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[49] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[48] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[47] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[46] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[45] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[44] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[43] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[42] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[41] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[40] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[39] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[38] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[37] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[36] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[35] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[34] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[33] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[32] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[127] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[126] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[125] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[124] in module mul_float_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[123] in module mul_float_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2522.988 ; gain = 436.703 ; free physical = 31141 ; free virtual = 46248
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 139.547
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3522.805; parent = 2522.992; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2540.801 ; gain = 454.516 ; free physical = 31152 ; free virtual = 46215
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 139.547
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3540.617; parent = 2540.805; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2540.801 ; gain = 454.516 ; free physical = 31213 ; free virtual = 46234
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 139.547
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3540.617; parent = 2540.805; children = 999.812
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2540.801 ; gain = 0.000 ; free physical = 31258 ; free virtual = 46214
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mul_float_top_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/mul_float_top_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.582 ; gain = 0.000 ; free physical = 30786 ; free virtual = 45742
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2689.582 ; gain = 0.000 ; free physical = 30786 ; free virtual = 45742
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30888 ; free virtual = 45838
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30914 ; free virtual = 45864
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30914 ; free virtual = 45864
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30890 ; free virtual = 45841
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   31 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   2 Input   25 Bit        Muxes := 1     
	   3 Input   25 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP mul_25s_25s_50_1_1_U1/dout, operation Mode is: A*B.
DSP Report: operator mul_25s_25s_50_1_1_U1/dout is absorbed into DSP mul_25s_25s_50_1_1_U1/dout.
DSP Report: operator mul_25s_25s_50_1_1_U1/dout is absorbed into DSP mul_25s_25s_50_1_1_U1/dout.
DSP Report: Generating DSP mul_25s_25s_50_1_1_U1/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_25s_25s_50_1_1_U1/dout is absorbed into DSP mul_25s_25s_50_1_1_U1/dout.
DSP Report: operator mul_25s_25s_50_1_1_U1/dout is absorbed into DSP mul_25s_25s_50_1_1_U1/dout.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30827 ; free virtual = 45778
Synthesis current peak Physical Memory [PSS] (MB): peak = 1683.816; parent = 1544.270; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_float_top_mul_25s_25s_50_1_1 | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_float_top_mul_25s_25s_50_1_1 | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30531 ; free virtual = 45482
Synthesis current peak Physical Memory [PSS] (MB): peak = 1803.729; parent = 1661.815; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30509 ; free virtual = 45460
Synthesis current peak Physical Memory [PSS] (MB): peak = 1803.909; parent = 1661.996; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 30503 ; free virtual = 45455
Synthesis current peak Physical Memory [PSS] (MB): peak = 1804.966; parent = 1663.051; children = 141.975
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31685 ; free virtual = 46637
Synthesis current peak Physical Memory [PSS] (MB): peak = 1816.770; parent = 1671.578; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31683 ; free virtual = 46635
Synthesis current peak Physical Memory [PSS] (MB): peak = 1816.816; parent = 1671.625; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31680 ; free virtual = 46633
Synthesis current peak Physical Memory [PSS] (MB): peak = 1817.272; parent = 1672.082; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31679 ; free virtual = 46632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1817.300; parent = 1672.109; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31679 ; free virtual = 46632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1817.300; parent = 1672.109; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31680 ; free virtual = 46632
Synthesis current peak Physical Memory [PSS] (MB): peak = 1817.300; parent = 1672.109; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                      | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mul_float_top_mul_25s_25s_50_1_1 | A*B          | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mul_float_top_mul_25s_25s_50_1_1 | PCIN>>17+A*B | 30     | 18     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+---------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |     3|
|2     |DSP48E1 |     2|
|3     |LUT1    |     1|
|4     |LUT2    |     8|
|5     |LUT3    |     2|
|6     |LUT4    |     5|
|7     |LUT5    |    39|
|8     |LUT6    |   160|
|9     |MUXF7   |    43|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31688 ; free virtual = 46640
Synthesis current peak Physical Memory [PSS] (MB): peak = 1817.350; parent = 1672.159; children = 145.191
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3657.383; parent = 2657.570; children = 999.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2689.582 ; gain = 454.516 ; free physical = 31733 ; free virtual = 46686
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2689.582 ; gain = 603.297 ; free physical = 31733 ; free virtual = 46686
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2689.582 ; gain = 0.000 ; free physical = 31838 ; free virtual = 46790
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2689.582 ; gain = 0.000 ; free physical = 31621 ; free virtual = 46574
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: fa2c6205
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:27 . Memory (MB): peak = 2689.582 ; gain = 932.922 ; free physical = 31833 ; free virtual = 46785
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = 0e5bfc26432b8497
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nghielme/PycharmProjects/thesis-project/addmul/mul_float/mul_float_xilinx/mul_float_xilinx_solution/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 28 15:12:32 2023...
