

================================================================
== Vitis HLS Report for 'axil_conv2D'
================================================================
* Date:           Tue May 13 16:16:32 2025

* Version:        2024.1.2 (Build 5096458 on Sep  5 2024)
* Project:        axil_conv2D
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.270 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    66574|    66574|  0.666 ms|  0.666 ms|  66564|  66564|  loop auto-rewind stp(delay=9 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_i_loop_j_loop_k  |    66572|    66572|        12|          3|          1|  22188|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 3, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten1316 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten1316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i17 = alloca i32 1"   --->   Operation 16 'alloca' 'i17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten18 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j19 = alloca i32 1"   --->   Operation 18 'alloca' 'j19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%k20 = alloca i32 1"   --->   Operation 19 'alloca' 'k20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%acc_121 = alloca i32 1"   --->   Operation 20 'alloca' 'acc_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_124 = alloca i32 1"   --->   Operation 21 'alloca' 'i_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../../lab1_files/hls/axil_conv2D.cpp:12]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_in, i64 666, i64 207, i64 1"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_in"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %image_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %image_out, i64 666, i64 207, i64 1"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %image_out"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weights, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %weights, i64 666, i64 207, i64 1"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weights"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %bias"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty, i32 4294967295, i32 4294967295, void @empty_6, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bias, void @empty_8, i32 4294967295, i32 4294967295, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.00ns)   --->   "%bias_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %bias" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 39 'read' 'bias_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%acc = trunc i32 %bias_read" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 40 'trunc' 'acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 1, i7 %i_124"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln15 = store i21 %acc, i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:15]   --->   Operation 42 'store' 'store_ln15' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %k20"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %j19"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten18"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i17"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten1316"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc44"   --->   Operation 48 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%icmp_ln2623 = phi i1 0, void %entry, i1 %icmp_ln26, void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 49 'phi' 'icmp_ln2623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%icmp_ln3122 = phi i1 0, void %entry, i1 %icmp_ln31, void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 50 'phi' 'icmp_ln3122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i17_load = load i7 %i17" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 51 'load' 'i17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%k20_load = load i2 %k20"   --->   Operation 52 'load' 'k20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%i_124_load = load i7 %i_124" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 53 'load' 'i_124_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln24)   --->   "%xor_ln24 = xor i1 %icmp_ln2623, i1 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 54 'xor' 'xor_ln24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln24 = and i1 %icmp_ln3122, i1 %xor_ln24" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 55 'and' 'and_ln24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.99ns)   --->   "%i_2 = select i1 %icmp_ln2623, i7 %i_124_load, i7 %i17_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 56 'select' 'i_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node k_mid2)   --->   "%empty = or i1 %and_ln24, i1 %icmp_ln2623" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 57 'or' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.99ns) (out node of the LUT)   --->   "%k_mid2 = select i1 %empty, i2 0, i2 %k20_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 58 'select' 'k_mid2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i2 %k_mid2" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 59 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.65ns) (grouped into DSP with root node image_1d_idx)   --->   "%add_ln36 = add i7 %zext_ln36_1, i7 %i_2" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 60 'add' 'add_ln36' <Predicate = true> <Delay = 1.65> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%zext_ln36_2 = zext i7 %add_ln36" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 61 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [3/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 62 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i7 %i_2" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 63 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [3/3] (1.05ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 64 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [2/3] (1.05ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 65 'mul' 'mul_ln36' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (1.87ns)   --->   "%i = add i7 %i_2, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 66 'add' 'i' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %i, i7 %i_124" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 67 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln24 = store i7 %i_2, i7 %i17" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 68 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>

State 3 <SV = 2> <Delay = 5.95>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%indvar_flatten1316_load = load i15 %indvar_flatten1316" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 69 'load' 'indvar_flatten1316_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%indvar_flatten18_load = load i9 %indvar_flatten18" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 70 'load' 'indvar_flatten18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%j19_load = load i7 %j19" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 71 'load' 'j19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.99ns)   --->   "%select_ln24 = select i1 %icmp_ln2623, i7 0, i7 %j19_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 72 'select' 'select_ln24' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (1.87ns)   --->   "%j_2 = add i7 %select_ln24, i7 1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 73 'add' 'j_2' <Predicate = (and_ln24)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.99ns)   --->   "%j = select i1 %and_ln24, i7 %j_2, i7 %select_ln24" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 74 'select' 'j' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [2/3] (1.05ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 75 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i7 %j" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/3] (0.00ns) (grouped into DSP with root node image_1d_idx)   --->   "%mul_ln36 = mul i13 %zext_ln36_2, i13 88" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 77 'mul' 'mul_ln36' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 78 [2/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln36, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 78 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (1.56ns)   --->   "%k = add i2 %k_mid2, i2 1" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 79 'add' 'k' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.56ns)   --->   "%icmp_ln31 = icmp_eq  i2 %k, i2 3" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 80 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln24 = add i15 %indvar_flatten1316_load, i15 1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 81 'add' 'add_ln24' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %new.latch.loop_x.split, void %last.iter.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 82 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.82ns)   --->   "%add_ln26_1 = add i9 %indvar_flatten18_load, i9 1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 83 'add' 'add_ln26_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.96ns)   --->   "%select_ln26_1 = select i1 %icmp_ln2623, i9 1, i9 %add_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 84 'select' 'select_ln26_1' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.82ns)   --->   "%icmp_ln26 = icmp_eq  i9 %select_ln26_1, i9 258" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 85 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (1.94ns)   --->   "%icmp_ln24 = icmp_eq  i15 %indvar_flatten1316_load, i15 22187" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 86 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln31 = store i2 %k, i2 %k20" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 87 'store' 'store_ln31' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln26 = store i7 %j, i7 %j19" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 88 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln26 = store i9 %select_ln26_1, i9 %indvar_flatten18" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 89 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln24 = store i15 %add_ln24, i15 %indvar_flatten1316" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 90 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc44, void %for.end46" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 91 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 92 [1/3] (0.00ns) (grouped into DSP with root node add_ln51)   --->   "%mul_ln26 = mul i13 %zext_ln26, i13 86" [../../lab1_files/hls/axil_conv2D.cpp:26]   --->   Operation 92 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i2 %k_mid2" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 93 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %k_mid2, i2 0" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 94 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (1.73ns)   --->   "%sub_ln35 = sub i4 %p_shl, i4 %zext_ln31" [../../lab1_files/hls/axil_conv2D.cpp:35]   --->   Operation 95 'sub' 'sub_ln35' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %sub_ln35" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 96 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/2] (2.10ns) (root node of the DSP)   --->   "%image_1d_idx = add i13 %mul_ln36, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 97 'add' 'image_1d_idx' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i13 %image_1d_idx" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 98 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%image_in_addr = getelementptr i8 %image_in, i64 0, i64 %zext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 99 'getelementptr' 'image_in_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 100 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_4 : Operation 101 [1/1] (1.65ns)   --->   "%add_ln38 = add i3 %trunc_ln36, i3 1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 101 'add' 'add_ln38' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i3 %add_ln38" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 102 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%weights_addr_1 = getelementptr i8 %weights, i64 0, i64 %zext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 103 'getelementptr' 'weights_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 104 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 105 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51 = add i13 %mul_ln26, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 105 'add' 'add_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.93>
ST_5 : Operation 106 [1/2] (3.25ns)   --->   "%image_in_load = load i13 %image_in_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 106 'load' 'image_in_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 107 [1/2] (2.32ns)   --->   "%weights_load_1 = load i4 %weights_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 107 'load' 'weights_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 108 [1/1] (1.73ns)   --->   "%add_ln38_2 = add i4 %sub_ln35, i4 2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 108 'add' 'add_ln38_2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 109 'zext' 'zext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (1.67ns)   --->   "%image_1d_idx_2 = add i13 %image_1d_idx, i13 2" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 110 'add' 'image_1d_idx_2' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i13 %image_1d_idx_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 111 'zext' 'zext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%weights_addr_2 = getelementptr i8 %weights, i64 0, i64 %zext_ln38_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 112 'getelementptr' 'weights_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 113 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%image_in_addr_2 = getelementptr i8 %image_in, i64 0, i64 %zext_ln39_4" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 114 'getelementptr' 'image_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [2/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 115 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_5 : Operation 116 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln51 = add i13 %mul_ln26, i13 %zext_ln26_1" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 116 'add' 'add_ln51' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i13 %add_ln51" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 117 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%image_out_addr = getelementptr i8 %image_out, i64 0, i64 %zext_ln51" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 118 'getelementptr' 'image_out_addr' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.93>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i4 %sub_ln35" [../../lab1_files/hls/axil_conv2D.cpp:36]   --->   Operation 119 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i8 %weights, i64 0, i64 %zext_ln36" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 120 'getelementptr' 'weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [2/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 121 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 122 [1/1] (1.67ns)   --->   "%image_1d_idx_1 = add i13 %image_1d_idx, i13 1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 122 'add' 'image_1d_idx_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i13 %image_1d_idx_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 123 'zext' 'zext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%image_in_addr_1 = getelementptr i8 %image_in, i64 0, i64 %zext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 124 'getelementptr' 'image_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [2/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 125 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 126 [1/2] (2.32ns)   --->   "%weights_load_2 = load i4 %weights_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 126 'load' 'weights_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln39_2 = sext i8 %weights_load_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 127 'sext' 'sext_ln39_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/2] (3.25ns)   --->   "%image_in_load_2 = load i13 %image_in_addr_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 128 'load' 'image_in_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln39_5 = zext i8 %image_in_load_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 129 'zext' 'zext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [3/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 130 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.37>
ST_7 : Operation 131 [1/2] (2.32ns)   --->   "%weights_load = load i4 %weights_addr" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 131 'load' 'weights_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i8 %weights_load" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 132 'sext' 'sext_ln39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i8 %image_in_load" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 133 'zext' 'zext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 134 [3/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 134 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 135 [1/2] (3.25ns)   --->   "%image_in_load_1 = load i13 %image_in_addr_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 135 'load' 'image_in_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7744> <RAM>
ST_7 : Operation 136 [2/3] (1.05ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 136 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 6.27>
ST_8 : Operation 137 [2/3] (1.05ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 137 'mul' 'mul_ln39' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln39_1 = sext i8 %weights_load_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 138 'sext' 'sext_ln39_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i8 %image_in_load_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 139 'zext' 'zext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (4.17ns)   --->   "%mul_ln39_1 = mul i16 %zext_ln39_3, i16 %sext_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 140 'mul' 'mul_ln39_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i16 %mul_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 141 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 142 [1/3] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%mul_ln39_2 = mul i16 %zext_ln39_5, i16 %sext_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 142 'mul' 'mul_ln39_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (0.00ns) (grouped into DSP with root node add_ln39)   --->   "%sext_ln39_3 = sext i16 %mul_ln39_2" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 143 'sext' 'sext_ln39_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 144 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i17 %sext_ln38_1, i17 %sext_ln39_3" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 144 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.20>
ST_9 : Operation 145 [1/3] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%mul_ln39 = mul i16 %zext_ln39_1, i16 %sext_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 145 'mul' 'mul_ln39' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into DSP with root node add_ln39_1)   --->   "%sext_ln38 = sext i16 %mul_ln39" [../../lab1_files/hls/axil_conv2D.cpp:38]   --->   Operation 146 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 147 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39 = add i17 %sext_ln38_1, i17 %sext_ln39_3" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 147 'add' 'add_ln39' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln39_4 = sext i17 %add_ln39" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 148 'sext' 'sext_ln39_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 149 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i18 %sext_ln39_4, i18 %sext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 149 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 6.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%acc_121_load = load i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 150 'load' 'acc_121_load' <Predicate = (!and_ln24)> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%select_ln24_1 = select i1 %icmp_ln2623, i21 %acc, i21 %acc_121_load" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 151 'select' 'select_ln24_1' <Predicate = (!and_ln24)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%acc_1_mid2 = select i1 %and_ln24, i21 %acc, i21 %select_ln24_1" [../../lab1_files/hls/axil_conv2D.cpp:24]   --->   Operation 152 'select' 'acc_1_mid2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 153 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln39_1 = add i18 %sext_ln39_4, i18 %sext_ln38" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 153 'add' 'add_ln39_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 116 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node acc_2)   --->   "%sext_ln39_5 = sext i18 %add_ln39_1" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 154 'sext' 'sext_ln39_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (2.22ns) (out node of the LUT)   --->   "%acc_2 = add i21 %acc_1_mid2, i21 %sext_ln39_5" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 155 'add' 'acc_2' <Predicate = true> <Delay = 2.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i21.i32.i32, i21 %acc_2, i32 8, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 156 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (1.67ns)   --->   "%icmp_ln44 = icmp_sgt  i13 %tmp, i13 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 157 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 158 [1/1] (1.58ns)   --->   "%store_ln39 = store i21 %acc_2, i21 %acc_121" [../../lab1_files/hls/axil_conv2D.cpp:39]   --->   Operation 158 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 4.50>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_i_loop_j_loop_k_str"   --->   Operation 159 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 22188, i64 22188, i64 22188"   --->   Operation 160 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../../lab1_files/hls/axil_conv2D.cpp:32]   --->   Operation 161 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i21.i32, i21 %acc_2, i32 20" [../../lab1_files/hls/axil_conv2D.cpp:46]   --->   Operation 162 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%trunc_ln49 = trunc i21 %acc_2" [../../lab1_files/hls/axil_conv2D.cpp:49]   --->   Operation 163 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%acc_sat = select i1 %icmp_ln44, i8 255, i8 0" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 164 'select' 'acc_sat' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node acc_sat_1)   --->   "%empty_14 = or i1 %icmp_ln44, i1 %tmp_1" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 165 'or' 'empty_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 166 [1/1] (1.24ns) (out node of the LUT)   --->   "%acc_sat_1 = select i1 %empty_14, i8 %acc_sat, i8 %trunc_ln49" [../../lab1_files/hls/axil_conv2D.cpp:44]   --->   Operation 166 'select' 'acc_sat_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 167 [2/2] (3.25ns)   --->   "%store_ln51 = store i8 %acc_sat_1, i13 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 167 'store' 'store_ln51' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 168 [1/2] (3.25ns)   --->   "%store_ln51 = store i8 %acc_sat_1, i13 %image_out_addr" [../../lab1_files/hls/axil_conv2D.cpp:51]   --->   Operation 168 'store' 'store_ln51' <Predicate = (icmp_ln31)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 85 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 7396> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln31 = br void %new.latch.loop_x.split" [../../lab1_files/hls/axil_conv2D.cpp:31]   --->   Operation 169 'br' 'br_ln31' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (1.58ns)   --->   "%ret_ln54 = ret" [../../lab1_files/hls/axil_conv2D.cpp:54]   --->   Operation 170 'ret' 'ret_ln54' <Predicate = (icmp_ln24)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.259ns
The critical path consists of the following:
	multiplexor before 'phi' operation 1 bit ('icmp_ln3122', ../../lab1_files/hls/axil_conv2D.cpp:31) with incoming values : ('icmp_ln31', ../../lab1_files/hls/axil_conv2D.cpp:31) [41]  (1.588 ns)
	'phi' operation 1 bit ('icmp_ln3122', ../../lab1_files/hls/axil_conv2D.cpp:31) with incoming values : ('icmp_ln31', ../../lab1_files/hls/axil_conv2D.cpp:31) [41]  (0.000 ns)
	'and' operation 1 bit ('and_ln24', ../../lab1_files/hls/axil_conv2D.cpp:24) [54]  (0.978 ns)
	'or' operation 1 bit ('empty', ../../lab1_files/hls/axil_conv2D.cpp:24) [57]  (0.000 ns)
	'select' operation 2 bit ('k_mid2', ../../lab1_files/hls/axil_conv2D.cpp:24) [58]  (0.993 ns)
	'add' operation 7 bit of DSP[74] ('add_ln36', ../../lab1_files/hls/axil_conv2D.cpp:36) [71]  (1.650 ns)
	'mul' operation 13 bit of DSP[74] ('mul_ln36', ../../lab1_files/hls/axil_conv2D.cpp:36) [73]  (1.050 ns)

 <State 2>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('i', ../../lab1_files/hls/axil_conv2D.cpp:24) [134]  (1.870 ns)
	'store' operation 0 bit ('store_ln24', ../../lab1_files/hls/axil_conv2D.cpp:24) of variable 'i', ../../lab1_files/hls/axil_conv2D.cpp:24 on local variable 'i_124' [136]  (1.588 ns)

 <State 3>: 5.956ns
The critical path consists of the following:
	'load' operation 7 bit ('j19_load', ../../lab1_files/hls/axil_conv2D.cpp:24) on local variable 'j19' [45]  (0.000 ns)
	'select' operation 7 bit ('select_ln24', ../../lab1_files/hls/axil_conv2D.cpp:24) [51]  (0.993 ns)
	'add' operation 7 bit ('j', ../../lab1_files/hls/axil_conv2D.cpp:26) [56]  (1.870 ns)
	'select' operation 7 bit ('j', ../../lab1_files/hls/axil_conv2D.cpp:26) [60]  (0.993 ns)
	'add' operation 13 bit of DSP[74] ('image_1d_idx', ../../lab1_files/hls/axil_conv2D.cpp:36) [74]  (2.100 ns)

 <State 4>: 5.707ns
The critical path consists of the following:
	'sub' operation 4 bit ('sub_ln35', ../../lab1_files/hls/axil_conv2D.cpp:35) [67]  (1.735 ns)
	'add' operation 3 bit ('add_ln38', ../../lab1_files/hls/axil_conv2D.cpp:38) [84]  (1.650 ns)
	'getelementptr' operation 4 bit ('weights_addr_1', ../../lab1_files/hls/axil_conv2D.cpp:39) [88]  (0.000 ns)
	'load' operation 8 bit ('weights_load_1', ../../lab1_files/hls/axil_conv2D.cpp:39) on array 'weights' [89]  (2.322 ns)

 <State 5>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../../lab1_files/hls/axil_conv2D.cpp:38) [98]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_2', ../../lab1_files/hls/axil_conv2D.cpp:39) [103]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_2', ../../lab1_files/hls/axil_conv2D.cpp:39) on array 'image_in' [104]  (3.254 ns)

 <State 6>: 4.934ns
The critical path consists of the following:
	'add' operation 13 bit ('image_1d_idx', ../../lab1_files/hls/axil_conv2D.cpp:38) [86]  (1.679 ns)
	'getelementptr' operation 13 bit ('image_in_addr_1', ../../lab1_files/hls/axil_conv2D.cpp:39) [91]  (0.000 ns)
	'load' operation 8 bit ('image_in_load_1', ../../lab1_files/hls/axil_conv2D.cpp:39) on array 'image_in' [92]  (3.254 ns)

 <State 7>: 3.372ns
The critical path consists of the following:
	'load' operation 8 bit ('weights_load', ../../lab1_files/hls/axil_conv2D.cpp:39) on array 'weights' [77]  (2.322 ns)
	'mul' operation 16 bit of DSP[110] ('mul_ln39', ../../lab1_files/hls/axil_conv2D.cpp:39) [82]  (1.050 ns)

 <State 8>: 6.270ns
The critical path consists of the following:
	'mul' operation 16 bit ('mul_ln39_1', ../../lab1_files/hls/axil_conv2D.cpp:39) [94]  (4.170 ns)
	'add' operation 17 bit of DSP[108] ('add_ln39', ../../lab1_files/hls/axil_conv2D.cpp:39) [108]  (2.100 ns)

 <State 9>: 4.200ns
The critical path consists of the following:
	'add' operation 17 bit of DSP[108] ('add_ln39', ../../lab1_files/hls/axil_conv2D.cpp:39) [108]  (2.100 ns)
	'add' operation 18 bit of DSP[110] ('add_ln39_1', ../../lab1_files/hls/axil_conv2D.cpp:39) [110]  (2.100 ns)

 <State 10>: 6.005ns
The critical path consists of the following:
	'add' operation 18 bit of DSP[110] ('add_ln39_1', ../../lab1_files/hls/axil_conv2D.cpp:39) [110]  (2.100 ns)
	'add' operation 21 bit ('acc_2', ../../lab1_files/hls/axil_conv2D.cpp:39) [112]  (2.225 ns)
	'icmp' operation 1 bit ('icmp_ln44', ../../lab1_files/hls/axil_conv2D.cpp:44) [116]  (1.679 ns)

 <State 11>: 4.502ns
The critical path consists of the following:
	'or' operation 1 bit ('empty_14', ../../lab1_files/hls/axil_conv2D.cpp:44) [120]  (0.000 ns)
	'select' operation 8 bit ('acc_sat', ../../lab1_files/hls/axil_conv2D.cpp:44) [121]  (1.248 ns)
	'store' operation 0 bit ('store_ln51', ../../lab1_files/hls/axil_conv2D.cpp:51) of variable 'acc_sat', ../../lab1_files/hls/axil_conv2D.cpp:44 on array 'image_out' [128]  (3.254 ns)

 <State 12>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln51', ../../lab1_files/hls/axil_conv2D.cpp:51) of variable 'acc_sat', ../../lab1_files/hls/axil_conv2D.cpp:44 on array 'image_out' [128]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
