<profile>
    <ReportVersion>
        <Version>2022.2.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu55c-fsvh2892-2L-e</Part>
        <TopModelName>block_mm</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.891</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>43</Best-caseLatency>
            <Average-caseLatency>49</Average-caseLatency>
            <Worst-caseLatency>54</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.215 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.245 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
            <Interval-min>44</Interval-min>
            <Interval-max>55</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>48</DSP>
            <FF>2519</FF>
            <LUT>24613</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>block_mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>Arows_dout</name>
            <Object>Arows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Arows_empty_n</name>
            <Object>Arows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Arows_read</name>
            <Object>Arows</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Bcols_dout</name>
            <Object>Bcols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>128</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Bcols_empty_n</name>
            <Object>Bcols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Bcols_read</name>
            <Object>Bcols</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_fifo</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ABpartial_i</name>
            <Object>ABpartial</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ABpartial_o</name>
            <Object>ABpartial</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ABpartial_o_ap_vld</name>
            <Object>ABpartial</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_ovld</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>it</name>
            <Object>it</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>block_mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_block_mm_Pipeline_loadA_fu_203</InstName>
                    <ModuleName>block_mm_Pipeline_loadA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>203</ID>
                    <BindInstances>add_ln28_fu_132_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_block_mm_Pipeline_2_fu_217</InstName>
                    <ModuleName>block_mm_Pipeline_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>217</ID>
                    <BindInstances>empty_17_fu_260_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_block_mm_Pipeline_partialsum_fu_237</InstName>
                    <ModuleName>block_mm_Pipeline_partialsum</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>237</ID>
                    <BindInstances>add_ln43_fu_552_p2 mul_32s_32s_32_1_1_U22 add_ln48_fu_717_p2 mul_32s_32s_32_1_1_U23 add_ln48_1_fu_722_p2 mul_32s_32s_32_1_1_U24 add_ln48_2_fu_727_p2 mul_32s_32s_32_1_1_U25 add_ln48_3_fu_732_p2 mul_32s_32s_32_1_1_U26 add_ln48_4_fu_737_p2 mul_32s_32s_32_1_1_U27 add_ln48_5_fu_742_p2 mul_32s_32s_32_1_1_U28 add_ln48_6_fu_747_p2 mul_32s_32s_32_1_1_U29 add_ln48_7_fu_752_p2 mul_32s_32s_32_1_1_U30 add_ln48_8_fu_757_p2 mul_32s_32s_32_1_1_U31 add_ln48_9_fu_762_p2 mul_32s_32s_32_1_1_U32 add_ln48_10_fu_767_p2 mul_32s_32s_32_1_1_U33 add_ln48_11_fu_772_p2 mul_32s_32s_32_1_1_U34 add_ln48_12_fu_777_p2 mul_32s_32s_32_1_1_U35 add_ln48_13_fu_782_p2 mul_32s_32s_32_1_1_U36 add_ln48_14_fu_787_p2 mul_32s_32s_32_1_1_U37 add_ln48_15_fu_792_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_block_mm_Pipeline_writeoutput_fu_283</InstName>
                    <ModuleName>block_mm_Pipeline_writeoutput</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>283</ID>
                    <BindInstances>add_ln54_fu_228_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>block_mm_Pipeline_loadA</Name>
            <Loops>
                <loadA/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>2.127</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <loadA>
                        <Name>loadA</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </loadA>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_132_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:28" URAM="0" VARIABLE="add_ln28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>block_mm_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>3.65</Slack>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_17_fu_260_p2" SOURCE="" URAM="0" VARIABLE="empty_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>block_mm_Pipeline_partialsum</Name>
            <Loops>
                <partialsum/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.170</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>60.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>60.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <partialsum>
                        <Name>partialsum</Name>
                        <Slack>3.65</Slack>
                        <TripCount>8</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>50.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </partialsum>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>48</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1293</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1158</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_552_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U22" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_717_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U23" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_1_fu_722_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U24" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_2_fu_727_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_3_fu_732_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U26" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_4_fu_737_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U27" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_5_fu_742_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U28" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_6_fu_747_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U29" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_7_fu_752_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U30" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_8_fu_757_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U31" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_9_fu_762_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U32" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_10_fu_767_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U33" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_11_fu_772_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_12_fu_777_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U35" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_13_fu_782_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_14_fu_787_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="partialsum" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U37" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="mul_ln48_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="partialsum" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_15_fu_792_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:48" URAM="0" VARIABLE="add_ln48_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>block_mm_Pipeline_writeoutput</Name>
            <Loops>
                <writeoutput/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.891</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>30.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>30.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>30.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeoutput>
                        <Name>writeoutput</Name>
                        <Slack>3.65</Slack>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </writeoutput>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1067</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>22984</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeoutput" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_228_p2" SOURCE="/home/zqy/LLM4CHIP/C2HLS/eval_models/test_cases/block_mm/block_mm_fast.cpp:54" URAM="0" VARIABLE="add_ln54"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>block_mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.891</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>54</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.215 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.245 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.270 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44 ~ 55</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2519</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>24613</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_U" SOURCE="" URAM="0" VARIABLE="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1_U" SOURCE="" URAM="0" VARIABLE="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2_U" SOURCE="" URAM="0" VARIABLE="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3_U" SOURCE="" URAM="0" VARIABLE="block_mm_stream_blockvec_0_stream_blockvec_0_blockmat_int_A_3"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="Arows" index="0" direction="in" srcType="stream&lt;blockvec, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="Arows" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Bcols" index="1" direction="in" srcType="stream&lt;blockvec, 0&gt;&amp;" srcSize="128">
            <hwRefs>
                <hwRef type="interface" interface="Bcols" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ABpartial" index="2" direction="inout" srcType="&amp;" srcSize="512">
            <hwRefs>
                <hwRef type="port" interface="ABpartial_i" name="ABpartial_i" usage="data" direction="in"/>
                <hwRef type="port" interface="ABpartial_o" name="ABpartial_o" usage="data" direction="out"/>
                <hwRef type="port" interface="ABpartial_o_ap_vld" name="ABpartial_o_ap_vld" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="it" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="it" name="it" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="Arows" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="128" portPrefix="Arows_">
            <portMaps>
                <portMap portMapName="Arows_dout">RD_DATA</portMap>
                <portMap portMapName="Arows_empty_n">EMPTY_N</portMap>
                <portMap portMapName="Arows_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>Arows_dout</port>
                <port>Arows_empty_n</port>
                <port>Arows_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="Arows"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Bcols" type="ap_fifo" busTypeName="acc_fifo_read" mode="master" dataWidth="128" portPrefix="Bcols_">
            <portMaps>
                <portMap portMapName="Bcols_dout">RD_DATA</portMap>
                <portMap portMapName="Bcols_empty_n">EMPTY_N</portMap>
                <portMap portMapName="Bcols_read">RD_EN</portMap>
            </portMaps>
            <ports>
                <port>Bcols_dout</port>
                <port>Bcols_empty_n</port>
                <port>Bcols_read</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_fifo" register_option="0" argName="Bcols"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ABpartial_i" type="data" busTypeName="data" protocol="ap_ovld" mode="slave" dataWidth="512">
            <portMaps>
                <portMap portMapName="ABpartial_i">DATA</portMap>
            </portMaps>
            <ports>
                <port>ABpartial_i</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ABpartial"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ABpartial_o" type="data" busTypeName="data" protocol="ap_ovld" mode="master" dataWidth="512">
            <portMaps>
                <portMap portMapName="ABpartial_o">DATA</portMap>
            </portMaps>
            <ports>
                <port>ABpartial_o</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ABpartial"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="it" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="it">DATA</portMap>
            </portMaps>
            <ports>
                <port>it</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="it"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_FIFO">
                <table isCollapsed="0">
                    <keys size="2">Interface, Data Width</keys>
                    <column name="Arows">128, </column>
                    <column name="Bcols">128, </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="ABpartial_i">ap_ovld, 512, , </column>
                    <column name="ABpartial_o">ap_ovld, 512, , </column>
                    <column name="it">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Arows">in, stream&lt;blockvec 0&gt;&amp;</column>
                    <column name="Bcols">in, stream&lt;blockvec 0&gt;&amp;</column>
                    <column name="ABpartial">inout, &amp;</column>
                    <column name="it">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="Arows">Arows, interface, , </column>
                    <column name="Bcols">Bcols, interface, , </column>
                    <column name="ABpartial">ABpartial_i, port, , </column>
                    <column name="ABpartial">ABpartial_o, port, , </column>
                    <column name="ABpartial">ABpartial_o_ap_vld, port, , </column>
                    <column name="it">it, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings."/>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="loop_tripcount" location="block_mm_fast.cpp:27" status="invalid" parentFunction="block_mm" variable="" isDirective="0" options="min">
            <Msg msg_id="207-5571" msg_severity="WARNING" msg_body="'#pragma HLS loop_tripcount' can only be applied inside loop body"/>
        </Pragma>
        <Pragma type="pipeline" location="block_mm_fast.cpp:29" status="valid" parentFunction="block_mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="array_partition" location="block_mm_fast.cpp:40" status="valid" parentFunction="block_mm" variable="A" isDirective="0" options="variable=A complete dim=1"/>
        <Pragma type="array_partition" location="block_mm_fast.cpp:41" status="valid" parentFunction="block_mm" variable="AB" isDirective="0" options="variable=AB complete dim=1"/>
        <Pragma type="array_partition" location="block_mm_fast.cpp:42" status="valid" parentFunction="block_mm" variable="AB" isDirective="0" options="variable=AB complete dim=2"/>
        <Pragma type="pipeline" location="block_mm_fast.cpp:44" status="valid" parentFunction="block_mm" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="block_mm_fast.cpp:55" status="valid" parentFunction="block_mm" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

