
AVRASM ver. 2.1.42  D:\KubX\Dropbox\dev\AVR_Tetris\main.asm Sat Dec 31 13:40:13 2011

D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1): Including file 'd:\app\Atmel\AVR Tools\AvrAssembler2\Appnotes\m8def.inc'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(2): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\macros.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(21): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Video.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(22): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Initialization.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1098): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Random.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1099): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Pad.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1100): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\Uart.asm'
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1102): Including file 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm'
                 
                 
                 
                 ;***** Created: 2010-08-20 14:22 ******* Source: ATmega8.xml *************
                 ;*************************************************************************
                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                 ;* 
                 ;* Number            : AVR000
                 ;* File Name         : "m8def.inc"
                 ;* Title             : Register/Bit Definitions for the ATmega8
                 ;* Date              : 2010-08-20
                 ;* Version           : 2.35
                 ;* Support E-mail    : avr@atmel.com
                 ;* Target MCU        : ATmega8
                 ;* 
                 ;* DESCRIPTION
                 ;* When including this file in the assembly program file, all I/O register 
                 ;* names and I/O register bit names appearing in the data book can be used.
                 ;* In addition, the six registers forming the three data pointers X, Y and 
                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                 ;* SRAM is also defined 
                 ;* 
                 ;* The Register names are represented by their hexadecimal address.
                 ;* 
                 ;* The Register Bit names are represented by their bit number (0-7).
                 ;* 
                 ;* Please observe the difference in using the bit names with instructions
                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                 ;* (skip if bit in register set/cleared). The following example illustrates
                 ;* this:
                 ;* 
                 ;* in    r16,PORTB             ;read PORTB latch
                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                 ;* out   PORTB,r16             ;output to PORTB
                 ;* 
                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                 ;* rjmp  TOV0_is_set           ;jump if set
                 ;* ...                         ;otherwise do something else
                 ;*************************************************************************
                 
                 #ifndef _M8DEF_INC_
                 #define _M8DEF_INC_
                 
                 
                 #pragma partinc 0
                 
                 ; ***** SPECIFY DEVICE ***************************************************
                 .device ATmega8
                 #pragma AVRPART ADMIN PART_NAME ATmega8
                 .equ	SIGNATURE_000	= 0x1e
                 .equ	SIGNATURE_001	= 0x93
                 .equ	SIGNATURE_002	= 0x07
                 
                 #pragma AVRPART CORE CORE_VERSION V2E
                 
                 
                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                 ; NOTE:
                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                 ; and cannot be used with IN/OUT instructions
                 .equ	SREG	= 0x3f
                 .equ	SPL	= 0x3d
                 .equ	SPH	= 0x3e
                 .equ	GICR	= 0x3b
                 .equ	GIFR	= 0x3a
                 .equ	TIMSK	= 0x39
                 .equ	TIFR	= 0x38
                 .equ	SPMCR	= 0x37
                 .equ	TWCR	= 0x36
                 .equ	MCUCR	= 0x35
                 .equ	MCUCSR	= 0x34
                 .equ	TCCR0	= 0x33
                 .equ	TCNT0	= 0x32
                 .equ	OSCCAL	= 0x31
                 .equ	SFIOR	= 0x30
                 .equ	TCCR1A	= 0x2f
                 .equ	TCCR1B	= 0x2e
                 .equ	TCNT1L	= 0x2c
                 .equ	TCNT1H	= 0x2d
                 .equ	OCR1AL	= 0x2a
                 .equ	OCR1AH	= 0x2b
                 .equ	OCR1BL	= 0x28
                 .equ	OCR1BH	= 0x29
                 .equ	ICR1L	= 0x26
                 .equ	ICR1H	= 0x27
                 .equ	TCCR2	= 0x25
                 .equ	TCNT2	= 0x24
                 .equ	OCR2	= 0x23
                 .equ	ASSR	= 0x22
                 .equ	WDTCR	= 0x21
                 .equ	UBRRH	= 0x20
                 .equ	UCSRC	= 0x20
                 .equ	EEARL	= 0x1e
                 .equ	EEARH	= 0x1f
                 .equ	EEDR	= 0x1d
                 .equ	EECR	= 0x1c
                 .equ	PORTB	= 0x18
                 .equ	DDRB	= 0x17
                 .equ	PINB	= 0x16
                 .equ	PORTC	= 0x15
                 .equ	DDRC	= 0x14
                 .equ	PINC	= 0x13
                 .equ	PORTD	= 0x12
                 .equ	DDRD	= 0x11
                 .equ	PIND	= 0x10
                 .equ	SPDR	= 0x0f
                 .equ	SPSR	= 0x0e
                 .equ	SPCR	= 0x0d
                 .equ	UDR	= 0x0c
                 .equ	UCSRA	= 0x0b
                 .equ	UCSRB	= 0x0a
                 .equ	UBRRL	= 0x09
                 .equ	ACSR	= 0x08
                 .equ	ADMUX	= 0x07
                 .equ	ADCSRA	= 0x06
                 .equ	ADCL	= 0x04
                 .equ	ADCH	= 0x05
                 .equ	TWDR	= 0x03
                 .equ	TWAR	= 0x02
                 .equ	TWSR	= 0x01
                 .equ	TWBR	= 0x00
                 
                 
                 ; ***** BIT DEFINITIONS **************************************************
                 
                 ; ***** ANALOG_COMPARATOR ************
                 ; SFIOR - Special Function IO Register
                 .equ	ACME	= 3	; Analog Comparator Multiplexer Enable
                 
                 ; ACSR - Analog Comparator Control And Status Register
                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                 .equ	ACO	= 5	; Analog Compare Output
                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                 .equ	ACD	= 7	; Analog Comparator Disable
                 
                 
                 ; ***** SPI **************************
                 ; SPDR - SPI Data Register
                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                 
                 ; SPSR - SPI Status Register
                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                 .equ	WCOL	= 6	; Write Collision Flag
                 .equ	SPIF	= 7	; SPI Interrupt Flag
                 
                 ; SPCR - SPI Control Register
                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                 .equ	CPHA	= 2	; Clock Phase
                 .equ	CPOL	= 3	; Clock polarity
                 .equ	MSTR	= 4	; Master/Slave Select
                 .equ	DORD	= 5	; Data Order
                 .equ	SPE	= 6	; SPI Enable
                 .equ	SPIE	= 7	; SPI Interrupt Enable
                 
                 
                 ; ***** EXTERNAL_INTERRUPT ***********
                 ; GICR - General Interrupt Control Register
                 .equ	GIMSK	= GICR	; For compatibility
                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                 .equ	IVSEL	= 1	; Interrupt Vector Select
                 .equ	INT0	= 6	; External Interrupt Request 0 Enable
                 .equ	INT1	= 7	; External Interrupt Request 1 Enable
                 
                 ; GIFR - General Interrupt Flag Register
                 .equ	INTF0	= 6	; External Interrupt Flag 0
                 .equ	INTF1	= 7	; External Interrupt Flag 1
                 
                 ; MCUCR - MCU Control Register
                 .equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 .equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 .equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 .equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 
                 
                 ; ***** TIMER_COUNTER_0 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                 
                 ; TCCR0 - Timer/Counter0 Control Register
                 .equ	CS00	= 0	; Clock Select0 bit 0
                 .equ	CS01	= 1	; Clock Select0 bit 1
                 .equ	CS02	= 2	; Clock Select0 bit 2
                 
                 ; TCNT0 - Timer Counter 0
                 .equ	TCNT00	= 0	; Timer Counter 0 bit 0
                 .equ	TCNT01	= 1	; Timer Counter 0 bit 1
                 .equ	TCNT02	= 2	; Timer Counter 0 bit 2
                 .equ	TCNT03	= 3	; Timer Counter 0 bit 3
                 .equ	TCNT04	= 4	; Timer Counter 0 bit 4
                 .equ	TCNT05	= 5	; Timer Counter 0 bit 5
                 .equ	TCNT06	= 6	; Timer Counter 0 bit 6
                 .equ	TCNT07	= 7	; Timer Counter 0 bit 7
                 
                 
                 ; ***** TIMER_COUNTER_1 **************
                 ; TIMSK - Timer/Counter Interrupt Mask Register
                 .equ	TOIE1	= 2	; Timer/Counter1 Overflow Interrupt Enable
                 .equ	OCIE1B	= 3	; Timer/Counter1 Output CompareB Match Interrupt Enable
                 .equ	OCIE1A	= 4	; Timer/Counter1 Output CompareA Match Interrupt Enable
                 .equ	TICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag register
                 .equ	TOV1	= 2	; Timer/Counter1 Overflow Flag
                 .equ	OCF1B	= 3	; Output Compare Flag 1B
                 .equ	OCF1A	= 4	; Output Compare Flag 1A
                 .equ	ICF1	= 5	; Input Capture Flag 1
                 
                 ; TCCR1A - Timer/Counter1 Control Register A
                 .equ	WGM10	= 0	; Waveform Generation Mode
                 .equ	PWM10	= WGM10	; For compatibility
                 .equ	WGM11	= 1	; Waveform Generation Mode
                 .equ	PWM11	= WGM11	; For compatibility
                 .equ	FOC1B	= 2	; Force Output Compare 1B
                 .equ	FOC1A	= 3	; Force Output Compare 1A
                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                 .equ	COM1A0	= 6	; Compare Ouput Mode 1A, bit 0
                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                 
                 ; TCCR1B - Timer/Counter1 Control Register B
                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                 .equ	WGM12	= 3	; Waveform Generation Mode
                 .equ	CTC10	= WGM12	; For compatibility
                 .equ	CTC1	= WGM12	; For compatibility
                 .equ	WGM13	= 4	; Waveform Generation Mode
                 .equ	CTC11	= WGM13	; For compatibility
                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                 
                 
                 ; ***** TIMER_COUNTER_2 **************
                 ; TIMSK - Timer/Counter Interrupt Mask register
                 .equ	TOIE2	= 6	; Timer/Counter2 Overflow Interrupt Enable
                 .equ	OCIE2	= 7	; Timer/Counter2 Output Compare Match Interrupt Enable
                 
                 ; TIFR - Timer/Counter Interrupt Flag Register
                 .equ	TOV2	= 6	; Timer/Counter2 Overflow Flag
                 .equ	OCF2	= 7	; Output Compare Flag 2
                 
                 ; TCCR2 - Timer/Counter2 Control Register
                 .equ	CS20	= 0	; Clock Select bit 0
                 .equ	CS21	= 1	; Clock Select bit 1
                 .equ	CS22	= 2	; Clock Select bit 2
                 .equ	WGM21	= 3	; Waveform Generation Mode
                 .equ	CTC2	= WGM21	; For compatibility
                 .equ	COM20	= 4	; Compare Output Mode bit 0
                 .equ	COM21	= 5	; Compare Output Mode bit 1
                 .equ	WGM20	= 6	; Waveform Genration Mode
                 .equ	PWM2	= WGM20	; For compatibility
                 .equ	FOC2	= 7	; Force Output Compare
                 
                 ; TCNT2 - Timer/Counter2
                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                 
                 ; OCR2 - Timer/Counter2 Output Compare Register
                 .equ	OCR2_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                 .equ	OCR2_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                 .equ	OCR2_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                 .equ	OCR2_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                 .equ	OCR2_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                 .equ	OCR2_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                 .equ	OCR2_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                 .equ	OCR2_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                 
                 ; ASSR - Asynchronous Status Register
                 .equ	TCR2UB	= 0	; Timer/counter Control Register2 Update Busy
                 .equ	OCR2UB	= 1	; Output Compare Register2 Update Busy
                 .equ	TCN2UB	= 2	; Timer/Counter2 Update Busy
                 .equ	AS2	= 3	; Asynchronous Timer/counter2
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR2	= 1	; Prescaler Reset Timer/Counter2
                 
                 
                 ; ***** USART ************************
                 ; UDR - USART I/O Data Register
                 .equ	UDR0	= 0	; USART I/O Data Register bit 0
                 .equ	UDR1	= 1	; USART I/O Data Register bit 1
                 .equ	UDR2	= 2	; USART I/O Data Register bit 2
                 .equ	UDR3	= 3	; USART I/O Data Register bit 3
                 .equ	UDR4	= 4	; USART I/O Data Register bit 4
                 .equ	UDR5	= 5	; USART I/O Data Register bit 5
                 .equ	UDR6	= 6	; USART I/O Data Register bit 6
                 .equ	UDR7	= 7	; USART I/O Data Register bit 7
                 
                 ; UCSRA - USART Control and Status Register A
                 .equ	USR	= UCSRA	; For compatibility
                 .equ	MPCM	= 0	; Multi-processor Communication Mode
                 .equ	U2X	= 1	; Double the USART transmission speed
                 .equ	UPE	= 2	; Parity Error
                 .equ	PE	= UPE	; For compatibility
                 .equ	DOR	= 3	; Data overRun
                 .equ	FE	= 4	; Framing Error
                 .equ	UDRE	= 5	; USART Data Register Empty
                 .equ	TXC	= 6	; USART Transmitt Complete
                 .equ	RXC	= 7	; USART Receive Complete
                 
                 ; UCSRB - USART Control and Status Register B
                 .equ	UCR	= UCSRB	; For compatibility
                 .equ	TXB8	= 0	; Transmit Data Bit 8
                 .equ	RXB8	= 1	; Receive Data Bit 8
                 .equ	UCSZ2	= 2	; Character Size
                 .equ	CHR9	= UCSZ2	; For compatibility
                 .equ	TXEN	= 3	; Transmitter Enable
                 .equ	RXEN	= 4	; Receiver Enable
                 .equ	UDRIE	= 5	; USART Data register Empty Interrupt Enable
                 .equ	TXCIE	= 6	; TX Complete Interrupt Enable
                 .equ	RXCIE	= 7	; RX Complete Interrupt Enable
                 
                 ; UCSRC - USART Control and Status Register C
                 .equ	UCPOL	= 0	; Clock Polarity
                 .equ	UCSZ0	= 1	; Character Size
                 .equ	UCSZ1	= 2	; Character Size
                 .equ	USBS	= 3	; Stop Bit Select
                 .equ	UPM0	= 4	; Parity Mode Bit 0
                 .equ	UPM1	= 5	; Parity Mode Bit 1
                 .equ	UMSEL	= 6	; USART Mode Select
                 .equ	URSEL	= 7	; Register Select
                 
                 .equ	UBRRHI	= UBRRH	; For compatibility
                 
                 ; ***** TWI **************************
                 ; TWBR - TWI Bit Rate register
                 .equ	I2BR	= TWBR	; For compatibility
                 .equ	TWBR0	= 0	; 
                 .equ	TWBR1	= 1	; 
                 .equ	TWBR2	= 2	; 
                 .equ	TWBR3	= 3	; 
                 .equ	TWBR4	= 4	; 
                 .equ	TWBR5	= 5	; 
                 .equ	TWBR6	= 6	; 
                 .equ	TWBR7	= 7	; 
                 
                 ; TWCR - TWI Control Register
                 .equ	I2CR	= TWCR	; For compatibility
                 .equ	TWIE	= 0	; TWI Interrupt Enable
                 .equ	I2IE	= TWIE	; For compatibility
                 .equ	TWEN	= 2	; TWI Enable Bit
                 .equ	I2EN	= TWEN	; For compatibility
                 .equ	ENI2C	= TWEN	; For compatibility
                 .equ	TWWC	= 3	; TWI Write Collition Flag
                 .equ	I2WC	= TWWC	; For compatibility
                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                 .equ	I2STO	= TWSTO	; For compatibility
                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                 .equ	I2STA	= TWSTA	; For compatibility
                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                 .equ	I2EA	= TWEA	; For compatibility
                 .equ	TWINT	= 7	; TWI Interrupt Flag
                 .equ	I2INT	= TWINT	; For compatibility
                 
                 ; TWSR - TWI Status Register
                 .equ	I2SR	= TWSR	; For compatibility
                 .equ	TWPS0	= 0	; TWI Prescaler
                 .equ	TWS0	= TWPS0	; For compatibility
                 .equ	I2GCE	= TWPS0	; For compatibility
                 .equ	TWPS1	= 1	; TWI Prescaler
                 .equ	TWS1	= TWPS1	; For compatibility
                 .equ	TWS3	= 3	; TWI Status
                 .equ	I2S3	= TWS3	; For compatibility
                 .equ	TWS4	= 4	; TWI Status
                 .equ	I2S4	= TWS4	; For compatibility
                 .equ	TWS5	= 5	; TWI Status
                 .equ	I2S5	= TWS5	; For compatibility
                 .equ	TWS6	= 6	; TWI Status
                 .equ	I2S6	= TWS6	; For compatibility
                 .equ	TWS7	= 7	; TWI Status
                 .equ	I2S7	= TWS7	; For compatibility
                 
                 ; TWDR - TWI Data register
                 .equ	I2DR	= TWDR	; For compatibility
                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                 
                 ; TWAR - TWI (Slave) Address register
                 .equ	I2AR	= TWAR	; For compatibility
                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                 
                 
                 ; ***** WATCHDOG *********************
                 ; WDTCR - Watchdog Timer Control Register
                 .equ	WDTCSR	= WDTCR	; For compatibility
                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                 .equ	WDE	= 3	; Watch Dog Enable
                 .equ	WDCE	= 4	; Watchdog Change Enable
                 .equ	WDTOE	= WDCE	; For compatibility
                 
                 
                 ; ***** PORTB ************************
                 ; PORTB - Port B Data Register
                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                 .equ	PB0	= 0	; For compatibility
                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                 .equ	PB1	= 1	; For compatibility
                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                 .equ	PB2	= 2	; For compatibility
                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                 .equ	PB3	= 3	; For compatibility
                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                 .equ	PB4	= 4	; For compatibility
                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                 .equ	PB5	= 5	; For compatibility
                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                 .equ	PB6	= 6	; For compatibility
                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                 .equ	PB7	= 7	; For compatibility
                 
                 ; DDRB - Port B Data Direction Register
                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                 
                 ; PINB - Port B Input Pins
                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                 
                 
                 ; ***** PORTC ************************
                 ; PORTC - Port C Data Register
                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                 .equ	PC0	= 0	; For compatibility
                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                 .equ	PC1	= 1	; For compatibility
                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                 .equ	PC2	= 2	; For compatibility
                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                 .equ	PC3	= 3	; For compatibility
                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                 .equ	PC4	= 4	; For compatibility
                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                 .equ	PC5	= 5	; For compatibility
                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                 .equ	PC6	= 6	; For compatibility
                 
                 ; DDRC - Port C Data Direction Register
                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                 
                 ; PINC - Port C Input Pins
                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                 
                 
                 ; ***** PORTD ************************
                 ; PORTD - Port D Data Register
                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                 .equ	PD0	= 0	; For compatibility
                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                 .equ	PD1	= 1	; For compatibility
                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                 .equ	PD2	= 2	; For compatibility
                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                 .equ	PD3	= 3	; For compatibility
                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                 .equ	PD4	= 4	; For compatibility
                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                 .equ	PD5	= 5	; For compatibility
                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                 .equ	PD6	= 6	; For compatibility
                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                 .equ	PD7	= 7	; For compatibility
                 
                 ; DDRD - Port D Data Direction Register
                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                 
                 ; PIND - Port D Input Pins
                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                 
                 
                 ; ***** EEPROM ***********************
                 ; EEDR - EEPROM Data Register
                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                 
                 ; EECR - EEPROM Control Register
                 .equ	EERE	= 0	; EEPROM Read Enable
                 .equ	EEWE	= 1	; EEPROM Write Enable
                 .equ	EEMWE	= 2	; EEPROM Master Write Enable
                 .equ	EEWEE	= EEMWE	; For compatibility
                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                 
                 
                 ; ***** CPU **************************
                 ; SREG - Status Register
                 .equ	SREG_C	= 0	; Carry Flag
                 .equ	SREG_Z	= 1	; Zero Flag
                 .equ	SREG_N	= 2	; Negative Flag
                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                 .equ	SREG_S	= 4	; Sign Bit
                 .equ	SREG_H	= 5	; Half Carry Flag
                 .equ	SREG_T	= 6	; Bit Copy Storage
                 .equ	SREG_I	= 7	; Global Interrupt Enable
                 
                 ; MCUCR - MCU Control Register
                 ;.equ	ISC00	= 0	; Interrupt Sense Control 0 Bit 0
                 ;.equ	ISC01	= 1	; Interrupt Sense Control 0 Bit 1
                 ;.equ	ISC10	= 2	; Interrupt Sense Control 1 Bit 0
                 ;.equ	ISC11	= 3	; Interrupt Sense Control 1 Bit 1
                 .equ	SM0	= 4	; Sleep Mode Select
                 .equ	SM1	= 5	; Sleep Mode Select
                 .equ	SM2	= 6	; Sleep Mode Select
                 .equ	SE	= 7	; Sleep Enable
                 
                 ; MCUCSR - MCU Control And Status Register
                 .equ	MCUSR	= MCUCSR	; For compatibility
                 .equ	PORF	= 0	; Power-on reset flag
                 .equ	EXTRF	= 1	; External Reset Flag
                 .equ	BORF	= 2	; Brown-out Reset Flag
                 .equ	WDRF	= 3	; Watchdog Reset Flag
                 
                 ; OSCCAL - Oscillator Calibration Value
                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                 
                 ; SPMCR - Store Program Memory Control Register
                 .equ	SPMEN	= 0	; Store Program Memory Enable
                 .equ	PGERS	= 1	; Page Erase
                 .equ	PGWRT	= 2	; Page Write
                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                 .equ	RWWSRE	= 4	; Read-While-Write Section Read Enable
                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                 
                 ; SFIOR - Special Function IO Register
                 .equ	PSR10	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                 .equ	PUD	= 2	; Pull-up Disable
                 .equ	ADHSM	= 4	; ADC High Speed Mode
                 
                 
                 ; ***** AD_CONVERTER *****************
                 ; ADMUX - The ADC multiplexer Selection Register
                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                 .equ	ADLAR	= 5	; Left Adjust Result
                 .equ	REFS0	= 6	; Reference Selection Bit 0
                 .equ	REFS1	= 7	; Reference Selection Bit 1
                 
                 ; ADCSRA - The ADC Control and Status register
                 .equ	ADCSR	= ADCSRA	; For compatibility
                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                 .equ	ADIE	= 3	; ADC Interrupt Enable
                 .equ	ADIF	= 4	; ADC Interrupt Flag
                 .equ	ADFR	= 5	; ADC  Free Running Select
                 .equ	ADSC	= 6	; ADC Start Conversion
                 .equ	ADEN	= 7	; ADC Enable
                 
                 
                 
                 ; ***** LOCKSBITS ********************************************************
                 .equ	LB1	= 0	; Lock bit
                 .equ	LB2	= 1	; Lock bit
                 .equ	BLB01	= 2	; Boot Lock bit
                 .equ	BLB02	= 3	; Boot Lock bit
                 .equ	BLB11	= 4	; Boot lock bit
                 .equ	BLB12	= 5	; Boot lock bit
                 
                 
                 ; ***** FUSES ************************************************************
                 ; LOW fuse bits
                 .equ	CKSEL0	= 0	; Select Clock Source
                 .equ	CKSEL1	= 1	; Select Clock Source
                 .equ	CKSEL2	= 2	; Select Clock Source
                 .equ	CKSEL3	= 3	; Select Clock Source
                 .equ	SUT0	= 4	; Select start-up time
                 .equ	SUT1	= 5	; Select start-up time
                 .equ	BODEN	= 6	; Brown out detector enable
                 .equ	BODLEVEL	= 7	; Brown out detector trigger level
                 
                 ; HIGH fuse bits
                 .equ	BOOTRST	= 0	; Select Reset Vector
                 .equ	BOOTSZ0	= 1	; Select Boot Size
                 .equ	BOOTSZ1	= 2	; Select Boot Size
                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                 .equ	CKOPT	= 4	; Oscillator Options
                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                 .equ	WTDON	= 6	; Enable watchdog
                 .equ	RSTDISBL	= 7	; Disable reset
                 
                 
                 
                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                 .def	XH	= r27
                 .def	XL	= r26
                 .def	YH	= r29
                 .def	YL	= r28
                 .def	ZH	= r31
                 .def	ZL	= r30
                 
                 
                 
                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                 .equ	FLASHEND	= 0x0fff	; Note: Word address
                 .equ	IOEND	= 0x003f
                 .equ	SRAM_START	= 0x0060
                 .equ	SRAM_SIZE	= 1024
                 .equ	RAMEND	= 0x045f
                 .equ	XRAMEND	= 0x0000
                 .equ	E2END	= 0x01ff
                 .equ	EEPROMEND	= 0x01ff
                 .equ	EEADRBITS	= 9
                 #pragma AVRPART MEMORY PROG_FLASH 8192
                 #pragma AVRPART MEMORY EEPROM 512
                 #pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 
                 
                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                 .equ	NRWW_START_ADDR	= 0xc00
                 .equ	NRWW_STOP_ADDR	= 0xfff
                 .equ	RWW_START_ADDR	= 0x0
                 .equ	RWW_STOP_ADDR	= 0xbff
                 .equ	PAGESIZE	= 32
                 .equ	FIRSTBOOTSTART	= 0xf80
                 .equ	SECONDBOOTSTART	= 0xf00
                 .equ	THIRDBOOTSTART	= 0xe00
                 .equ	FOURTHBOOTSTART	= 0xc00
                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                 
                 
                 
                 ; ***** INTERRUPT VECTORS ************************************************
                 .equ	INT0addr	= 0x0001	; External Interrupt Request 0
                 .equ	INT1addr	= 0x0002	; External Interrupt Request 1
                 .equ	OC2addr	= 0x0003	; Timer/Counter2 Compare Match
                 .equ	OVF2addr	= 0x0004	; Timer/Counter2 Overflow
                 .equ	ICP1addr	= 0x0005	; Timer/Counter1 Capture Event
                 .equ	OC1Aaddr	= 0x0006	; Timer/Counter1 Compare Match A
                 .equ	OC1Baddr	= 0x0007	; Timer/Counter1 Compare Match B
                 .equ	OVF1addr	= 0x0008	; Timer/Counter1 Overflow
                 .equ	OVF0addr	= 0x0009	; Timer/Counter0 Overflow
                 .equ	SPIaddr	= 0x000a	; Serial Transfer Complete
                 .equ	URXCaddr	= 0x000b	; USART, Rx Complete
                 .equ	UDREaddr	= 0x000c	; USART Data Register Empty
                 .equ	UTXCaddr	= 0x000d	; USART, Tx Complete
                 .equ	ADCCaddr	= 0x000e	; ADC Conversion Complete
                 .equ	ERDYaddr	= 0x000f	; EEPROM Ready
                 .equ	ACIaddr	= 0x0010	; Analog Comparator
                 .equ	TWIaddr	= 0x0011	; 2-wire Serial Interface
                 .equ	SPMRaddr	= 0x0012	; Store Program Memory Ready
                 
                 .equ	INT_VECTORS_SIZE	= 19	; size in words
                 
                 #pragma AVRPART CORE INSTRUCTIONS_NOT_SUPPORTED break
                 
                 #endif  /* _M8DEF_INC_ */
                 
                 ; ***** END OF FILE ******************************************************
                 .include "macros.asm"
                 
                 .equ RESET=0x00
                 
                 .equ F_CPU=20000000
                 .equ F_UART=57600
                 
                 .equ PAD_LATCH=2
                 .equ PAD_DATA=3
                 .equ PAD_CLK=4
                 .equ PAD_PORT=PORTD
                 .equ PAD_PIN=PIND
                 .equ PAD_DDR=DDRD
                 
                 .equ VIDEO_SYNC_PORT = PORTD
                 .equ VIDEO_SYNC_DDR = DDRD
                 .equ VIDEO_HSYNC = 5
                 .equ VIDEO_VSYNC = 6
                 
                 .equ X_DELTA = 4
                 
                 .equ SCREEN_WIDTH = 26
                 .equ SCREEN_HEIGHT = 30
                 
                 .equ MAP_X = 5
                 
                 .def VSYNC=r23
                 .def LINEl=r24
                 .def LINEh=r25
                 
                 .MACRO NOP10
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 
                 	nop
                 	nop
                 .ENDMACRO
                 
                 ; 1st argument - x, x*200ns
                 ; x = 5 = 1us
                 ; Uses r16!
                 .MACRO delay200ns
                 	ldi r16, @0
                 
                 	delay_loop:
                 		dec r16
                 		breq end
                 		rjmp delay_loop
                 	end:
                 .ENDMACRO
                 
                 .dseg
                 .org SRAM_START+960
000420           block_y: .BYTE 1
000421           block_x: .BYTE 1
000422           block_color: .BYTE 1
000423           block_type: .BYTE 1
000424           block_rotation: .BYTE 1
000425           pause: .BYTE 1
                 ;score: .WORD 2
                 
                 .cseg
                 
                 .org RESET
000000 c1cb      	rjmp START
                 .org OC1Aaddr
000006 c00c      	rjmp VIDEO_isr
                 
                 .include "Video.asm"
                 
                 .MACRO DRAWTILE
                 
                 		ld Zl, Y+ ;2
                 
                 
                 		mul Zl, r7 ;2
                 		out PORTC, r20  ;1
                 		movw Z, r0 ;1
                 
                 		swap r20        ;1
                 
                 		add Zl, r22 ;1
                 		out PORTC, r20  ;1
                 		bld Zh, 4 ;1
                 
                 		lpm r21, Z+     ;3
                 		out PORTC, r21  ;1
                 		swap r21        ;1
                 
                 		lpm r20, Z+     ;3
                 		out PORTC, r21  ;1
                 
                 .ENDMACRO
                 /*
                  Main interrupt
                 
                  4 ticks - enter
                  4 ticks - reti
                  Leaves 636-8 = 628
                 
                  Registers used:
                 
                  r21 - Used internally by ISR
                  r22 - Used internally by ISR
                  r23 - VSYNC (tells if you can render graphics)
                  r24 - LINEl 
                  r25 - LINEh
                  r28 Yl - Graphics pointer
                  r29 Yh - Graphics pointer
                 */
                 VIDEO_isr:
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cykle policzone, dziala
                 	; HFP 12-4 = 8 cycles
                 
000013 b76f      	in r22, sreg ;1
000014 936f      	push r22     ;2
                 
                 
                 	; Timer siê waha o 1 jednostke, to powoduje zygzaki na ekranie
                 	; Trzeba to wykryæ i skorygowaæ
000015 306b      	cpi r22, 11   ;1
000016 f000      	brlo delay2     ;1/2
                 delay2:
000017 306c      	cpi r22, 12   ;1
000018 f000      	brlo delay3     ;1/2
                 delay3:
                 	
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; Cyke policzone, dziala
                 	; HSP, 76 cycles
000019 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00001a 9583      	inc LINEl  ;1
00001b f009      	breq inc_lineh  ;1/2   if overflow
                 
00001c c001      	rjmp _inc_lineh ;2
                 
                 inc_lineh:
00001d 9593      	inc LINEh ;1
                 _inc_lineh:
                 
                 	; if ( line>524 ) line = 0
00001e e062      	ldi r22, HIGH(524); ;1
00001f 308c      	cpi LINEl, LOW(524) ;1
000020 0796      	cpc LINEh, r22      ;1
000021 f011      	breq line_ovf       ;1/2
                 
000022 0000      	nop
000023 c002      	rjmp _line_ovf      ;2
                 
                 
                 line_ovf:
000024 2799      	clr LINEh  ;1
000025 2788      	clr LINEl  ;1
                 _line_ovf:
                 
000026 2f60      	mov r22, r16
000027 e00e
000028 950a
000029 f009
00002a cffd      	delay200ns 14
00002b 2f06      	mov r16, r22
                 
                 	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 	; HBP, 36 cycles
00002c 9a95      	sbi VIDEO_SYNC_PORT, VIDEO_HSYNC  ;2
                 
00002d e061      	ldi r22, HIGH( 480 )  ;1
00002e 3e80      	cpi LINEl, LOW( 480 ) ;1
00002f 0796      	cpc LINEh, r22        ;1
                 
000030 f408      	brsh DRAW_BLANK       ;1/2
                 
000031 c015      	rjmp DRAW_LINE        ;2
                 DRAW_BLANK: 
                 	; Reset data pointer
000032 27dd      	clr Yh
000033 e0c1      	ldi Yl, 1
                 
000034 e061      	ldi r22, HIGH( 491 )  ;1
000035 3e8b      	cpi LINEl, LOW( 491 ) ;1
000036 0796      	cpc LINEh, r22        ;1
                 
000037 f031      	breq SET_VSYNC        ;1/2
                 
000038 e061      	ldi r22, HIGH( 492 )  ;1
000039 3e8c      	cpi LINEl, LOW( 492 ) ;1
00003a 0796      	cpc LINEh, r22        ;1
                 
00003b f029      	breq CLEAR_VSYNC      ;1/2
00003c 0000      	nop
                 
00003d c006      	rjmp _VSYNC           ;2
                 
                 SET_VSYNC:
00003e 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2   
00003f ef7f      	ser VSYNC 
000040 c003      	rjmp _VSYNC           ;2
                 
                 CLEAR_VSYNC:	
000041 9a96      	sbi VIDEO_SYNC_PORT, VIDEO_VSYNC          ;2 
000042 2777      	clr VSYNC 
000043 c000      	rjmp _VSYNC           ;2
                 
                 
                 _VSYNC:
000044 916f      	pop r22               ;2
000045 bf6f      	out sreg, r22         ;1
000046 9518      	reti                  ;4
                 
                 
                 DRAW_LINE:
                 
                 		; 28 cycles left
                 
000047 2f58      		mov r21, LINEl    ;1 ; wystarczy sprawdzic 0bxxxxx, to dowiemy sie x%32
000048 705f      		andi r21, 0b1111  ;1 
                 
000049 f011      		breq inc_pointer  ;1/2 ; jezeli zero to
                 
00004a 0000      		nop               ;1
00004b c001      		rjmp _inc_pointer ;2
                 
                 	inc_pointer:
00004c 966a      		adiw Y, SCREEN_WIDTH	  ;2
                 	_inc_pointer:
                 
00004d 93cf      		push Yl
00004e 93df      		push Yh
                 
                 		;; Begining of SRAM
00004f 96e0      		adiw Y, 0x30
000050 9665      		adiw Y, 15+6
                 		
000051 93ef      		push Zl
000052 93ff      		push Zh
                 
000053 934f      		push r20
                 
000054 2f68      		mov r22, LINEl
000055 706c      		andi r22, 0b01100
000056 9566      		lsr r22
                 				
000057 e048      		ldi r20, 8
000058 2e74      		mov r7, r20
                 		
000059 9468      		SET
                 
                 		; Fix sharping
00005a 0000      		nop
00005b 0000      		nop
                 ;;;;;;;;;;;;;;;;;
00005c 91e9
00005d 9de7
00005e bb45
00005f 01f0
000060 9542
000061 0fe6
000062 bb45
000063 f9f4
000064 9155
000065 bb55
000066 9552
000067 9145
000068 bb55      	DRAWTILE
000069 91e9
00006a 9de7
00006b bb45
00006c 01f0
00006d 9542
00006e 0fe6
00006f bb45
000070 f9f4
000071 9155
000072 bb55
000073 9552
000074 9145
000075 bb55      	DRAWTILE
000076 91e9
000077 9de7
000078 bb45
000079 01f0
00007a 9542
00007b 0fe6
00007c bb45
00007d f9f4
00007e 9155
00007f bb55
000080 9552
000081 9145
000082 bb55      	DRAWTILE
000083 91e9
000084 9de7
000085 bb45
000086 01f0
000087 9542
000088 0fe6
000089 bb45
00008a f9f4
00008b 9155
00008c bb55
00008d 9552
00008e 9145
00008f bb55      	DRAWTILE
                 	
000090 91e9
000091 9de7
000092 bb45
000093 01f0
000094 9542
000095 0fe6
000096 bb45
000097 f9f4
000098 9155
000099 bb55
00009a 9552
00009b 9145
00009c bb55      	DRAWTILE
00009d 91e9
00009e 9de7
00009f bb45
0000a0 01f0
0000a1 9542
0000a2 0fe6
0000a3 bb45
0000a4 f9f4
0000a5 9155
0000a6 bb55
0000a7 9552
0000a8 9145
0000a9 bb55      	DRAWTILE
0000aa 91e9
0000ab 9de7
0000ac bb45
0000ad 01f0
0000ae 9542
0000af 0fe6
0000b0 bb45
0000b1 f9f4
0000b2 9155
0000b3 bb55
0000b4 9552
0000b5 9145
0000b6 bb55      	DRAWTILE
0000b7 91e9
0000b8 9de7
0000b9 bb45
0000ba 01f0
0000bb 9542
0000bc 0fe6
0000bd bb45
0000be f9f4
0000bf 9155
0000c0 bb55
0000c1 9552
0000c2 9145
0000c3 bb55      	DRAWTILE
                 	
0000c4 91e9
0000c5 9de7
0000c6 bb45
0000c7 01f0
0000c8 9542
0000c9 0fe6
0000ca bb45
0000cb f9f4
0000cc 9155
0000cd bb55
0000ce 9552
0000cf 9145
0000d0 bb55      	DRAWTILE
0000d1 91e9
0000d2 9de7
0000d3 bb45
0000d4 01f0
0000d5 9542
0000d6 0fe6
0000d7 bb45
0000d8 f9f4
0000d9 9155
0000da bb55
0000db 9552
0000dc 9145
0000dd bb55      	DRAWTILE
0000de 91e9
0000df 9de7
0000e0 bb45
0000e1 01f0
0000e2 9542
0000e3 0fe6
0000e4 bb45
0000e5 f9f4
0000e6 9155
0000e7 bb55
0000e8 9552
0000e9 9145
0000ea bb55      	DRAWTILE
0000eb 91e9
0000ec 9de7
0000ed bb45
0000ee 01f0
0000ef 9542
0000f0 0fe6
0000f1 bb45
0000f2 f9f4
0000f3 9155
0000f4 bb55
0000f5 9552
0000f6 9145
0000f7 bb55      	DRAWTILE
                 	
0000f8 91e9
0000f9 9de7
0000fa bb45
0000fb 01f0
0000fc 9542
0000fd 0fe6
0000fe bb45
0000ff f9f4
000100 9155
000101 bb55
000102 9552
000103 9145
000104 bb55      	DRAWTILE
000105 91e9
000106 9de7
000107 bb45
000108 01f0
000109 9542
00010a 0fe6
00010b bb45
00010c f9f4
00010d 9155
00010e bb55
00010f 9552
000110 9145
000111 bb55      	DRAWTILE
000112 91e9
000113 9de7
000114 bb45
000115 01f0
000116 9542
000117 0fe6
000118 bb45
000119 f9f4
00011a 9155
00011b bb55
00011c 9552
00011d 9145
00011e bb55      	DRAWTILE
00011f 91e9
000120 9de7
000121 bb45
000122 01f0
000123 9542
000124 0fe6
000125 bb45
000126 f9f4
000127 9155
000128 bb55
000129 9552
00012a 9145
00012b bb55      	DRAWTILE
                 
00012c 91e9
00012d 9de7
00012e bb45
00012f 01f0
000130 9542
000131 0fe6
000132 bb45
000133 f9f4
000134 9155
000135 bb55
000136 9552
000137 9145
000138 bb55      	DRAWTILE
000139 91e9
00013a 9de7
00013b bb45
00013c 01f0
00013d 9542
00013e 0fe6
00013f bb45
000140 f9f4
000141 9155
000142 bb55
000143 9552
000144 9145
000145 bb55      	DRAWTILE
000146 91e9
000147 9de7
000148 bb45
000149 01f0
00014a 9542
00014b 0fe6
00014c bb45
00014d f9f4
00014e 9155
00014f bb55
000150 9552
000151 9145
000152 bb55      	DRAWTILE
000153 91e9
000154 9de7
000155 bb45
000156 01f0
000157 9542
000158 0fe6
000159 bb45
00015a f9f4
00015b 9155
00015c bb55
00015d 9552
00015e 9145
00015f bb55      	DRAWTILE
                 	
000160 91e9
000161 9de7
000162 bb45
000163 01f0
000164 9542
000165 0fe6
000166 bb45
000167 f9f4
000168 9155
000169 bb55
00016a 9552
00016b 9145
00016c bb55      	DRAWTILE
00016d 91e9
00016e 9de7
00016f bb45
000170 01f0
000171 9542
000172 0fe6
000173 bb45
000174 f9f4
000175 9155
000176 bb55
000177 9552
000178 9145
000179 bb55      	DRAWTILE
00017a 91e9
00017b 9de7
00017c bb45
00017d 01f0
00017e 9542
00017f 0fe6
000180 bb45
000181 f9f4
000182 9155
000183 bb55
000184 9552
000185 9145
000186 bb55      	DRAWTILE
000187 91e9
000188 9de7
000189 bb45
00018a 01f0
00018b 9542
00018c 0fe6
00018d bb45
00018e f9f4
00018f 9155
000190 bb55
000191 9552
000192 9145
000193 bb55      	DRAWTILE
                 	
000194 91e9
000195 9de7
000196 bb45
000197 01f0
000198 9542
000199 0fe6
00019a bb45
00019b f9f4
00019c 9155
00019d bb55
00019e 9552
00019f 9145
0001a0 bb55      	DRAWTILE
0001a1 91e9
0001a2 9de7
0001a3 bb45
0001a4 01f0
0001a5 9542
0001a6 0fe6
0001a7 bb45
0001a8 f9f4
0001a9 9155
0001aa bb55
0001ab 9552
0001ac 9145
0001ad bb55      	DRAWTILE
                 	
                 
                 
0001ae 914f      		pop r20
                 
0001af 91ff      		pop Zh
0001b0 91ef      		pop Zl
0001b1 ba25      		out PORTC, r2 ;1	
                 
0001b2 91df      		pop Yh ;2
0001b3 91cf      		pop Yl ;2
                 	
0001b4 916f      		pop r22 ;2
0001b5 bf6f      		out sreg, r22 ;1
0001b6 9518      reti
                 
                 ; Video
                 ; Uses PORTC for color data (whole!)
                 ; and PORTB for vsync and hsync  (only 2 pins)
                 VIDEO_init:
0001b7 27dd      	clr Yh
0001b8 27cc      	clr Yl
                 
                 	;RGB 
0001b9 e00f      	ldi r16, 0b001111
0001ba bb04      	out DDRC, r16
                 
                 	; VSYNC HSYNC
0001bb 9a8d      	sbi VIDEO_SYNC_DDR, VIDEO_HSYNC
0001bc 9a8e      	sbi VIDEO_SYNC_DDR, VIDEO_VSYNC
                 
                 	; RGB
0001bd e006      	ldi r16, 0b110
0001be bb05      	out PORTC, r16
                 
                 	; HIGH, HSYNC, VSYNC
0001bf 9895      	cbi VIDEO_SYNC_PORT, VIDEO_HSYNC
0001c0 9896      	cbi VIDEO_SYNC_PORT, VIDEO_VSYNC
                 
                 
                 	;;;;;;;;;;;;;;;;;
                 	; Timer1, HBLANK
                 	; CTC, clk/1
0001c1 e000      	ldi r16, 0
0001c2 bd0f      	out TCCR1A, r16
                 
0001c3 e009      	ldi r16, (1<<WGM12)|(1<<CS10)
0001c4 bd0e      	out TCCR1B, r16
                 
                 	; 636 ticks
0001c5 e002      	ldi r16, HIGH(HLINE_CLOCKS)
0001c6 bd0b      	out OCR1AH, r16
0001c7 e70c      	ldi r16, LOW(HLINE_CLOCKS)
0001c8 bd0a      	out OCR1AL, r16
                 
                 	; Enable CTC interrupt
0001c9 e100      	ldi r16, (1<<OCIE1A)
0001ca bf09      	out TIMSK, r16
                 
0001cb 9508      	ret
                 .include "Initialization.asm"
                 
                 ;Just to be sure
0001cc 94f8      cli
                 
                 ; Stack, MUST BE INITIALIZED
                 ; for interrupts, rcalls, etc
0001cd e004      ldi r16, high(RAMEND)
0001ce bf0e      out SPH, r16
0001cf e50f      ldi r16, low(RAMEND)
0001d0 bf0d      out SPL, r16
                 
                 ; Because r0:r1 is used in multiplication
                 
                 ; R2 is always 0
0001d1 2422      clr r2
                 
                 ; R3 is always 0xff
0001d2 ef0f      ser r16
0001d3 2e30      mov r3, r16
                 
                 
                 ; Init UART at 57600bps
0001d4 d2aa      rcall UART_init
                 
                 ; Initialize pad
0001d5 d280      rcall PAD_init
                 
0001d6 d274      rcall RANDOM_init
                 
                 ; Init Video
0001d7 dfdf      rcall VIDEO_init
                 
                 
                 ; Init sound
                 ; Timer2 as PWM
0001d8 e609      ldi r16, (1<<WGM21) | (1<<WGM20) | (1<<COM21) | (1<<CS20)
0001d9 bd05      out TCCR2, r16
                 
0001da e000      ldi r16, 0
0001db bd03      out OCR2, r16
                 
0001dc 9abb      sbi DDRB, 3
                 
                 ; Variables
0001dd e006      ldi r16, 6
0001de 9300 0420 sts block_y, r16
0001e0 e009      ldi r16, 5+X_DELTA
0001e1 9300 0421 sts block_x, r16
                 
0001e3 e001      ldi r16,0b1
0001e4 9300 0422 sts block_color, r16
0001e6 e001      ldi r16, 1
0001e7 9300 0423 sts block_type, r16
                 
0001e9 9220 0425 sts pause, r2
                 
0001eb 9478      sei
                 
                 /* Main program  */
                 
0001ec d1b5      	rcall ClearScreen
0001ed d1a3      	rcall DebugDrawCorners
0001ee d17e      	rcall DrawMap
                 
                 InfinityLoop:
0001ef 3f7f      	cpi VSYNC, 0xff
0001f0 f7f1      	brne InfinityLoop
0001f1 2777      	clr VSYNC
                 
0001f2 b503      	in r16, OCR2
0001f3 3f0f      	cpi r16, 0xff
0001f4 f019      	breq changeto0
                 
0001f5 ef0f      	ldi r16, 0xff
0001f6 bd03      	out OCR2, r16
                 
0001f7 c002      	rjmp asdasdasDAS
                 
                 	changeto0:
0001f8 e000      	ldi r16, 0
0001f9 bd03      	out OCR2, r16
                 
                 
                 asdasdasDAS:
                 	; Input
                 
0001fa d262      	rcall PAD_GetState
                 
                 
0001fb fca4      	sbrc r10, 4 ; Start
0001fc d1b0      	rcall ClearMap
                 	;sbrc r10, 5 ; Select
                 	;rcall RandomBlock
0001fd fca0      	sbrc r10, 0 ; Right
0001fe d11d      	rcall MoveRight
0001ff fca1      	sbrc r10, 1 ; Left
000200 d135      	rcall MoveLeft
000201 fca2      	sbrc r10, 2 ; Down
000202 d14f      	rcall MoveDown
000203 fca7      	sbrc r10, 7 ; B
000204 d0dd      	rcall RotateRight
000205 fca6      	sbrc r10, 6 ; A
000206 d0f8      	rcall RotateLeft
                 
000207 2cba      	mov r11, r10
                 
000208 9100 0425 	lds r16, pause
00020a 3f0f      	cpi r16, 0xff
00020b f319      	breq InfinityLoop
                 
00020c 2466       	clr r6 ;  No new frame
                 	; 500ms between block moves
00020d 2d05      	mov r16, r5
00020e 9503      	inc r16
00020f 310e      	cpi r16, 30
000210 2e50      	mov r5, r16
000211 f009      	breq update_block
                 
000212 cfdc      	rjmp InfinityLoop
                 
                 	update_block:
000213 2c63      		mov r6, r3 ;  New frame
000214 2c52      		mov r5, r2 ; reset counter
                 
                 		;; Check for collision below
                 
000215 e000      		ldi r16, 0
000216 d093      		rcall ClearBlock
                 
000217 9100 0421 		lds r16, block_x
000219 9110 0420 		lds r17, block_y
00021b 9513      		inc r17
                 
00021c d1a8      		rcall check_collision
                 
00021d 3000      		cpi r16, 0
                 
00021e f009      		breq block_clear_tramp; We can go further
00021f c001      		rjmp block_clear_tramp_
                 
                 block_clear_tramp:
000220 c041      	rjmp block_clear
                 
                 block_clear_tramp_:
                 
000221 9100 0422 		lds r16, block_color
000223 d04e      		rcall SetBlock
                 
                 	; Collision
                 
                 	; Check for full lines
                 
                 	;for (int y=0; y<20; y++)
                 
000224 e010      		ldi r17, 0
                 
                 		loop_check_map:
000225 931f      			push r17
000226 d1d5      			rcall check_line
000227 911f      			pop r17
                 
000228 3f0f      			cpi r16, 0xff
000229 f021      			breq check_map_linefull
                 
                 		loop_check_map_continue:
                 
00022a 9513      			inc r17
00022b 3115      			cpi r17, 21
00022c f061      			breq loop_check_map_end
00022d cff7      			rjmp loop_check_map
                 
                 	check_map_linefull:
00022e 931f      	push r17
                 
00022f 2f01      	mov r16, r17
                 
                 linefull_loop:
000230 2f10      	mov r17, r16
000231 930f      	push r16
000232 d1f2      	rcall MoveLine
000233 910f      	pop r16
                 
000234 950a      	dec r16
000235 f009      	breq linefull_end
000236 cff9      	rjmp linefull_loop
                 linefull_end:
000237 911f      	pop r17
000238 cff1      	rjmp loop_check_map_continue
                 	
                 
                 
                 	loop_check_map_end:
                 
                 	; We just reset position
                 
000239 9220 0420 	sts block_y, r2
                 
00023b e009      	ldi r16, 5+X_DELTA
00023c 9300 0421 	sts block_x, r16
                 
00023e 9220 0424 	sts block_rotation, r2
                 
                 	; And random new color
000240 d210      	rcall RANDOM_get
                 
000241 3007      	cpi r16, 7
000242 f4b0      	brsh LimitBlock
                 
                 	LimitBlock_:
000243 9300 0423 	sts block_type, r16
                 
000245 eeec      	ldi Zl, LOW(2*COLORS)
000246 e0fa      	ldi Zh, HIGH(2*COLORS)
                 
000247 0fe0      	add Zl, r16
000248 1df2      	adc Zh, r2
                 
000249 9104      	lpm r16, Z
                 
00024a 9300 0422 	sts block_color, r16
                 
                 	; if collision, end of game
00024c 9100 0421 	lds r16, block_x
00024e 9110 0420 	lds r17, block_y
000250 9513      	inc r17
000251 9513      	inc r17
000252 d172      	rcall check_collision
000253 3f0f      	cpi r16, 0xff
000254 f009      	breq GameOver
                 
000255 c018      	rjmp MainLoop_Redraw
                 
                 
                 GameOver:
                 ;rcall ClearScreen
000256 9230 0425 sts pause, r3
000258 cf96      rjmp InfinityLoop
                 
                 LimitBlock:
000259 2f10      mov r17, r16
00025a 1f11      rol r17
00025b 2701      eor r16, r17
00025c 7007      andi r16, 0b111
00025d 3007      cpi r16, 7
00025e f009      breq LimitBlock_dec
00025f cfe3      rjmp LimitBlock_
                 
                 LimitBlock_dec:
000260 950a      dec r16
000261 cfe1      rjmp LimitBlock_
                 
                 block_clear:
                 
000262 9100 0420 	lds r16, block_y
000264 9503      	inc r16
                 
000265 3105      	cpi r16, 21
000266 f418      	brsh LimitBlockY
000267 9300 0420 	sts block_y, r16
000269 c004      	rjmp MainLoop_Redraw
                 
                 LimitBlockY:
00026a e000      	ldi r16, 0
00026b 9300 0420 	sts block_y, r16
00026d c000      	rjmp MainLoop_Redraw
                 	
                 MainLoop_Redraw:
00026e 9100 0422 	lds r16, block_color
000270 d001      	rcall SetBlock
                 
000271 cf7d      rjmp InfinityLoop
                 
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - color
                 SetBlock:
                 
000272 930f      	push r16
000273 9100 0420 	lds r16, block_y
000275 eea4      		ldi Xl, LOW( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA)
000276 e0b0      		ldi Xh, HIGH( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA )
                 
000277 3000      	cpi r16, 0
000278 f021      	breq loop_SetBlock_
                 	
                 	loop_SetBlock:
                 
000279 965a      		adiw X, SCREEN_WIDTH
                 
00027a 950a      		dec r16            ; 1 clk
00027b f009      		breq loop_SetBlock_    ; 1/2 clk
00027c cffc      		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 
                 
00027d 9100 0421 		lds r16, block_x
00027f 0fa0      		add Xl, r16
000280 e000      		ldi r16, 0
000281 1fb0      		adc Xh, r16
000282 910f      		pop r16
                 		
                 
000283 e2ec      		ldi Zl, LOW(2*BLOCK_START)
000284 e0f9      		ldi Zh, HIGH(2*BLOCK_START)
                 
000285 e420      		ldi r18, 64
000286 9110 0423 		lds r17, block_type
                 		; block type * 16
                 		; 4x line
000288 9f12      		mul r17, r18
                 
                 		
000289 9120 0424 		lds r18, block_rotation
00028b 0f22      		lsl r18
00028c 0f22      		lsl r18
00028d 0f22      		lsl r18
00028e 0f22      		lsl r18
00028f 0e02      		add r0, r18
000290 1c12      		adc r1, r2
                 
000291 0de0      		add Zl, r0
000292 1df1      		adc Zh, r1
                 
                 
                 
000293 e014      		ldi r17, 4
                 	loop_DrawBlock:
000294 9125      		lpm r18, Z+
                 		
000295 1122      		cpse r18, r2
000296 d011      		rcall SetPixel
000297 9611      		adiw X, 1
                 
000298 9125      		lpm r18, Z+
000299 1122      		cpse r18, r2
00029a d00d      		rcall SetPixel
00029b 9611      		adiw X, 1
                 
00029c 9125      		lpm r18, Z+
00029d 1122      		cpse r18, r2
00029e d009      		rcall SetPixel
00029f 9611      		adiw X, 1
                 
0002a0 9125      		lpm r18, Z+
0002a1 1122      		cpse r18, r2
0002a2 d005      		rcall SetPixel
                 		
0002a3 9657      		adiw X, SCREEN_WIDTH-3
                 
0002a4 951a      		dec r17
0002a5 f009      		breq SetBlock_End
0002a6 cfed      		rjmp loop_DrawBlock
                 
                 		SetBlock_End:
0002a7 9508      		ret
                 
                 
                 SetPixel:
0002a8 932c      	st X, r18
0002a9 9508      	ret
                 
                 	
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - color
                 ClearBlock:
                 
0002aa 930f      	push r16
0002ab 9100 0420 	lds r16, block_y
0002ad eea4      		ldi Xl, LOW( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA)
0002ae e0b0      		ldi Xh, HIGH( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA )
                 
0002af 3000      	cpi r16, 0
0002b0 f021      	breq loop_ClearBlock_
                 	
                 	loop_ClearBlock:
                 
0002b1 965a      		adiw X, SCREEN_WIDTH
                 
0002b2 950a      		dec r16            ; 1 clk
0002b3 f009      		breq loop_ClearBlock_    ; 1/2 clk
0002b4 cffc      		rjmp loop_ClearBlock     ; 2 clk
                 
                 	loop_ClearBlock_:
                 
                 
0002b5 9100 0421 		lds r16, block_x
0002b7 0fa0      		add Xl, r16
0002b8 e000      		ldi r16, 0
0002b9 1fb0      		adc Xh, r16
0002ba 910f      		pop r16
                 		
                 
0002bb e2ec      		ldi Zl, LOW(2*BLOCK_START)
0002bc e0f9      		ldi Zh, HIGH(2*BLOCK_START)
                 
0002bd e420      		ldi r18, 64
0002be 9110 0423 		lds r17, block_type
                 		; block type * 16
                 		; 4x line
0002c0 9f12      		mul r17, r18
                 
                 		
0002c1 9120 0424 		lds r18, block_rotation
0002c3 0f22      		lsl r18
0002c4 0f22      		lsl r18
0002c5 0f22      		lsl r18
0002c6 0f22      		lsl r18
0002c7 0e02      		add r0, r18
0002c8 1c12      		adc r1, r2
                 
0002c9 0de0      		add Zl, r0
0002ca 1df1      		adc Zh, r1
                 
                 
                 
0002cb e014      		ldi r17, 4
                 	loop_Draw_ClearBlock:
0002cc 9125      		lpm r18, Z+
                 		
0002cd 1122      		cpse r18, r2
0002ce d011      		rcall SetPixel2
0002cf 9611      		adiw X, 1
                 
0002d0 9125      		lpm r18, Z+
0002d1 1122      		cpse r18, r2
0002d2 d00d      		rcall SetPixel2
0002d3 9611      		adiw X, 1
                 
0002d4 9125      		lpm r18, Z+
0002d5 1122      		cpse r18, r2
0002d6 d009      		rcall SetPixel2
0002d7 9611      		adiw X, 1
                 
0002d8 9125      		lpm r18, Z+
0002d9 1122      		cpse r18, r2
0002da d005      		rcall SetPixel2
                 		
0002db 9657      		adiw X, SCREEN_WIDTH-3
                 
0002dc 951a      		dec r17
0002dd f009      		breq ClearBlock_End
0002de cfed      		rjmp loop_Draw_ClearBlock
                 
                 		ClearBlock_End:
0002df 9508      		ret
                 
                 
                 SetPixel2:
0002e0 922c      	st X, r2
0002e1 9508      	ret
                 /*
                 SetBlock:
                 
                 	push r16
                 	lds r16, block_y
                 		ldi Xl, LOW( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA)
                 		ldi Xh, HIGH( 96+MAP_X+1 + (SCREEN_WIDTH*5) - X_DELTA )
                 
                 	cpi r16, 0
                 	breq loop_SetBlock_
                 	
                 	loop_SetBlock:
                 
                 		adiw X, SCREEN_WIDTH
                 
                 		dec r16            ; 1 clk
                 		breq loop_SetBlock_    ; 1/2 clk
                 		rjmp loop_SetBlock     ; 2 clk
                 
                 	loop_SetBlock_:
                 
                 
                 		lds r16, block_x
                 		add Xl, r16
                 		ldi r16, 0
                 		adc Xh, r16
                 		pop r16
                 		
                 
                 		ldi Zl, LOW(2*BLOCK_START)
                 		ldi Zh, HIGH(2*BLOCK_START)
                 
                 		lds r17, block_type
                 		; block type * 16
                 		; 4x line
                 		lsl r17
                 		lsl r17
                 		lsl r17
                 		lsl r17
                 
                 		
                 		lds r18, block_rotation
                 		lsl r18
                 		lsl r18
                 		add r17, r18
                 
                 		add Zl, r17
                 		adc Zh, r2
                 
                 
                 
                 		ldi r17, 4
                 	loop_DrawBlock:
                 		lpm r18, Z+
                 
                 		sbrc r18, 3
                 		rcall SetPixel
                 		adiw X, 1
                 
                 		sbrc r18, 2
                 		rcall SetPixel
                 		adiw X, 1
                 
                 		sbrc r18, 1
                 		rcall SetPixel
                 		adiw X, 1
                 
                 		sbrc r18, 0
                 		rcall SetPixel
                 		
                 		adiw X, SCREEN_WIDTH-3
                 
                 		dec r17
                 		breq SetBlock_End
                 		rjmp loop_DrawBlock
                 
                 		SetBlock_End:
                 		ret
                 
                 
                 SetPixel:
                 	st X, r16
                 	ret*/
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateRight:
0002e2 feb7      		sbrs r11, 7
0002e3 c001      		rjmp RotateRight_Begin
0002e4 9508      		ret
                 
                 RotateRight_Begin:
                 
0002e5 e000      	ldi r16, 0
0002e6 dfc3      	rcall ClearBlock
                 
0002e7 9100 0424 	lds r16, block_rotation
0002e9 930f      	push r16
0002ea 9503      	inc r16
0002eb 3004      	cpi r16, 4
0002ec f480      	brsh RotateRight_Reset
                 
                 RotateRight_Continue:
                 
0002ed 9300 0424 	sts block_rotation, r16
                 
                 	
0002ef 9100 0421 	lds r16, block_x
0002f1 9110 0420 	lds r17, block_y
0002f3 d0d1      	rcall check_collision
                 
0002f4 3000      	cpi r16, 0
0002f5 910f      	pop r16
                     
0002f6 f011      	breq RotateRight_End 
                 
0002f7 9300 0424 	sts block_rotation, r16 ;prev rotation
                 
                 RotateRight_End:
0002f9 9100 0422 	lds r16, block_color
0002fb df76      	rcall SetBlock
0002fc 9508      	ret
                 
                 RotateRight_Reset:
0002fd e000      	ldi r16, 0
0002fe cfee      	rjmp RotateRight_Continue
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 RotateLeft:
0002ff feb6      		sbrs r11, 6
000300 c001      		rjmp RotateLeft_Begin
000301 9508      		ret
                 
                 RotateLeft_Begin:
                 
000302 e000      	ldi r16, 0
000303 dfa6      	rcall ClearBlock
                 	
000304 9100 0424 	lds r16, block_rotation
000306 930f      	push r16
000307 950a      	dec r16
000308 3f0f      	cpi r16, 255
000309 f480      	brsh RotateLeft_Reset
                 
                 RotateLeft_Continue:
                 
00030a 9300 0424 	sts block_rotation, r16
                 
                 	
00030c 9100 0421 	lds r16, block_x
00030e 9110 0420 	lds r17, block_y
000310 d0b4      	rcall check_collision
                 
000311 3000      	cpi r16, 0
000312 910f      	pop r16
000313 f011      	breq RotateLeft_End
                 
000314 9300 0424 	sts block_rotation, r16 ;prev rotation
                 
                 RotateLeft_End:
000316 9100 0422 	lds r16, block_color
000318 df59      	rcall SetBlock
000319 9508      	ret
                 
                 RotateLeft_Reset:
00031a e003      	ldi r16, 3
00031b cfd1      	rjmp RotateRight_Continue
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveRight:
00031c feb0      		sbrs r11, 0 
00031d c001      		rjmp MoveRight_Begin
00031e 9508      		ret
                 
                 MoveRight_Begin:
                 
00031f e000      	ldi r16, 0
000320 df89      	rcall ClearBlock
                 
000321 9100 0421 	lds r16, block_x
000323 9110 0420 	lds r17, block_y
000325 9503      	inc r16
                 
000326 d09e      	rcall check_collision
                 
                 
000327 3000      	cpi r16, 0
000328 f021      	breq MoveRightContinue
                 
                 
000329 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
00032b df46      	rcall SetBlock
                 
00032c 9508      	ret
                 
                 MoveRightContinue:
                 
00032d 9100 0421 	lds r16, block_x
00032f 9503      	inc r16
000330 9300 0421 	sts block_x, r16
                 
000332 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000334 df3d      	rcall SetBlock
                 
000335 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveLeft:
000336 feb1      		sbrs r11, 1 ; A
000337 c001      		rjmp MoveLeft_Begin
000338 9508      		ret
                 
                 MoveLeft_Begin:
                 
000339 e000      	ldi r16, 0
00033a df6f      	rcall ClearBlock
                 
00033b 9100 0421 	lds r16, block_x
00033d 9110 0420 	lds r17, block_y
00033f 950a      	dec r16
                 
000340 d084      	rcall check_collision
                 
                 
000341 3000      	cpi r16, 0
000342 f021      	breq MoveLeftContinue
                 
                 
000343 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000345 df2c      	rcall SetBlock
                 
000346 9508      	ret
                 	
                 MoveLeftContinue:
                 	
000347 e000      	ldi r16, 0  ; Delete prev block
000348 df61      	rcall ClearBlock
                 
000349 9100 0421 	lds r16, block_x
00034b 950a      	dec r16
00034c 9300 0421 	sts block_x, r16
                 
00034e 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000350 df21      	rcall SetBlock
                 
000351 9508      	ret
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 MoveDown:
                 		;sbrs r11, 2 
000352 c001      		rjmp MoveDown_Begin
000353 9508      		ret
                 
                 
                 MoveDown_Begin:
                 
000354 e000      	ldi r16, 0
000355 df54      	rcall ClearBlock
                 
000356 9100 0421 	lds r16, block_x
000358 9110 0420 	lds r17, block_y
00035a 9513      	inc r17
                 
00035b d069      	rcall check_collision
                 
                 
00035c 3000      	cpi r16, 0
00035d f031      	breq MoveDownContinue
                 
                 
00035e 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
000360 df11      	rcall SetBlock
                 
000361 e10d      	ldi r16, 29
000362 2e50      	mov r5, r16
                 
000363 9508      	ret
                 
                 MoveDownContinue:
                 
000364 9100 0420 	lds r16, block_y
000366 9503      	inc r16
000367 9300 0420 	sts block_y, r16
                 
000369 9100 0422 	lds r16, BLOCK_COLOR ; Set curr block
00036b df06      	rcall SetBlock
                 
00036c 9508      	ret
                 
                 /*
                 		DrawMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DrawMap:
00036d e00d      		ldi r16, 13
00036e ecad      		ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*4 )
00036f e0b0      		ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*4 )
000370 e312      		ldi r17, 50
000371 931d      		st X+, r17
000372 e313      		ldi r17, 51
                 	hor_loop_1:
                 
000373 931d      		st X+, r17
000374 950a      		dec r16            ; 1 clk
000375 f009      		breq hor_loop_1_end    ; 1/2 clk
000376 cffc      		rjmp hor_loop_1     ; 2 clk
                 
                 	hor_loop_1_end:
000377 e314      		ldi r17, 52
000378 931d      		st X+, r17
                 
000379 e105      		ldi r16, 21
00037a eea7      		ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 )
00037b e0b0      		ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 )
                 
                 	ver_loop:
                 
                 
00037c e315      		ldi r17, 53
00037d 931c      		st X, r17
00037e 961e      		adiw X, 14
00037f 931c      		st X, r17
000380 961c      		adiw X, SCREEN_WIDTH-14
                 
                 
000381 950a      		dec r16            ; 1 clk
000382 f009      		breq ver_loop_end    ; 1/2 clk
000383 cff8      		rjmp ver_loop     ; 2 clk
                 
                 	ver_loop_end:
                 
000384 e00d      		ldi r16, 13
000385 e0a9      		ldi Xl, LOW( 96+MAP_X + (SCREEN_WIDTH*26) )
000386 e0b3      		ldi Xh, HIGH( 96+MAP_X + (SCREEN_WIDTH*26) )
000387 e316      		ldi r17, 54
000388 931d      		st X+, r17
000389 e313      		ldi r17, 51
                 	hor_loop_2:
                 
00038a 931d      		st X+, r17
                 
00038b 950a      		dec r16            ; 1 clk
00038c f009      		breq DrawMap_    ; 1/2 clk
00038d cffc      		rjmp hor_loop_2     ; 2 clk
                 
                 DrawMap_:
00038e e317      	ldi r17, 55
00038f 931d      	st X+, r17
000390 9508      	ret
                 
                 
                 /*
                 		DebugDrawCorners
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 DebugDrawCorners:
000391 e001      	ldi r16, 0b1
                 
000392 e6a0      	ldi Xl, LOW( 96 )
000393 e0b0      	ldi Xh, HIGH( 96 )
000394 930c      	st X, r16
                 
                 
000395 e002      	ldi r16, 0b10
000396 e7a9      	ldi Xl, LOW( 96+SCREEN_WIDTH-1)
000397 e0b0      	ldi Xh, HIGH( 96+SCREEN_WIDTH-1)
000398 930c      	st X, r16
                 
                 
000399 e001      	ldi r16, 0b1
00039a e5a2      	ldi Xl, LOW( 96 +(SCREEN_WIDTH*29) )
00039b e0b3      	ldi Xh, HIGH( 96 +(SCREEN_WIDTH*29))
00039c 930c      	st X, r16
                 
00039d e002      	ldi r16, 0b10
00039e e6ab      	ldi Xl, LOW( 96 +(SCREEN_WIDTH*29) +SCREEN_WIDTH-1)
00039f e0b3      	ldi Xh, HIGH( 96 +(SCREEN_WIDTH*29)+SCREEN_WIDTH-1)
0003a0 930c      	st X, r16
                 
0003a1 9508      	ret
                 
                 /*
                 		ClearScreen
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearScreen:
0003a2 ef00      	ldi r16, 240
0003a3 27bb      	clr Xh
0003a4 e6a0      	ldi Xl, 0x60
                 
                 	ClearLoop:
0003a5 922d      	st X+, r2
0003a6 922d      	st X+, r2
0003a7 922d      	st X+, r2
0003a8 922d      	st X+, r2
0003a9 950a      	dec r16            ; 1 clk
0003aa f009      	breq ClearLoop_    ; 1/2 clk
0003ab cff9      	rjmp ClearLoop     ; 2 clk
                 
                 ClearLoop_:
0003ac 9508      	ret
                 
                 
                 /*
                 		ClearMap
                 */
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ClearMap:
0003ad e105      	ldi r16, 21
0003ae eea8      	ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 +1)
0003af e0b0      	ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 +1)
                 
0003b0 e010      	ldi r17, 0b0000
                 	ClearMapLoop:
0003b1 931d      	st X+, r17
0003b2 931d      	st X+, r17
0003b3 931d      	st X+, r17
0003b4 931d      	st X+, r17
0003b5 931d      	st X+, r17
0003b6 931d      	st X+, r17
0003b7 931d      	st X+, r17
0003b8 931d      	st X+, r17
0003b9 931d      	st X+, r17
0003ba 931d      	st X+, r17
0003bb 931d      	st X+, r17
0003bc 931d      	st X+, r17
0003bd 931c      	st X, r17
                 
0003be 961e      	adiw X, SCREEN_WIDTH-12
                 
0003bf 950a      	dec r16            ; 1 clk
0003c0 f009      	breq ClearMapLoop_    ; 1/2 clk
0003c1 cfef      	rjmp ClearMapLoop     ; 2 clk
                 
                 ClearMapLoop_:
0003c2 9220 0420 	sts block_y, r2
                 
0003c4 9508      	ret
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r16 - x, r17 - y
                 check_collision:
0003c5 e12a      	ldi r18, SCREEN_WIDTH
0003c6 9f21      	mul r18, r17
                 	
0003c7 eea4      	ldi Xl, LOW( 96 + MAP_X+ (5*SCREEN_WIDTH)+1  - X_DELTA)
0003c8 e0b0      	ldi Xh, HIGH( 96 + MAP_X+ (5*SCREEN_WIDTH)+1  - X_DELTA)
                 
0003c9 0e0a      	add r0, Xl
0003ca 1e1b      	adc r1, Xh
                 
0003cb 0e00      	add r0, r16
0003cc 1c12      	adc r1, r2
                 
                 
0003cd 2da0      	mov Xl, r0
0003ce 2db1      	mov Xh, r1
                 
                 	;; Flash pointer of block
                 
                 
0003cf e2ec      	ldi Zl, LOW(2*BLOCK_START)
0003d0 e0f9      	ldi Zh, HIGH(2*BLOCK_START)
                 
                 
                 
0003d1 e420      	ldi r18, 64
0003d2 9110 0423 	lds r17, block_type
                 	; block type * 16
                 	; 4x line
0003d4 9f12      	mul r17, r18
                 
                 	
0003d5 9120 0424 	lds r18, block_rotation
0003d7 0f22      	lsl r18
0003d8 0f22      	lsl r18
0003d9 0f22      	lsl r18
0003da 0f22      	lsl r18
0003db 0e02      	add r0, r18
0003dc 1c12      	adc r1, r2
                 
0003dd 0de0      	add Zl, r0
0003de 1df1      	adc Zh, r1
                 
0003df 2733      	clr r19
                 
                 	; for (y;y<4;y++)
                 	; for (x;x<4;x++)
                 
0003e0 e014      		ldi r17, 4
                 	loop_CheckBlock:
0003e1 9125      		lpm r18, Z+
                 
0003e2 1122      		cpse r18, r2
0003e3 d012      		rcall CheckPixel
0003e4 9611      		adiw X, 1
                 
0003e5 9125      		lpm r18, Z+
0003e6 1122      		cpse r18, r2
0003e7 d00e      		rcall CheckPixel
0003e8 9611      		adiw X, 1
                 
0003e9 9125      		lpm r18, Z+
0003ea 1122      		cpse r18, r2
0003eb d00a      		rcall CheckPixel
0003ec 9611      		adiw X, 1
                 
0003ed 9125      		lpm r18, Z+
0003ee 1122      		cpse r18, r2
0003ef d006      		rcall CheckPixel
                 		
0003f0 9657      		adiw X, SCREEN_WIDTH-3
                 
0003f1 951a      		dec r17
0003f2 f009      		breq CheckBlock_End
0003f3 cfed      		rjmp loop_CheckBlock
                 
                 		CheckBlock_End:
0003f4 2f03      		mov r16, r19
0003f5 9508      		ret
                 
                 
                 CheckPixel:
0003f6 910c      	ld r16, X
0003f7 3000      	cpi r16, 0x00
                 
0003f8 f011      	breq CheckPixel_no; no collision
                 
                 	; Collision
0003f9 ef3f      	ldi r19, 0xff
                 
0003fa 9508      	ret
                 
                 CheckPixel_no:
0003fb 9508      	ret
                 
                 
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
                 ; r17 - y
                 ; ret - 0 - holes, 0xff - full
                 check_line:
0003fc e12a      	ldi r18, SCREEN_WIDTH
0003fd 9f21      	mul r18, r17
                 	
0003fe eea8      	ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 +1)
0003ff e0b0      	ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 +1)
                 
000400 0e0a      	add r0, Xl
000401 1e1b      	adc r1, Xh
                 
000402 2da0      	mov Xl, r0
000403 2db1      	mov Xh, r1
                 
000404 ef3f      	ser r19
                 
                 	; for (x;x<12;x++)
                 
000405 e01d      		ldi r17, 13
                 	loop_check_line:
000406 910d      		ld r16, X+
000407 3000      		cpi r16, 0
000408 f019      		breq CheckLine_false
                 
000409 951a      		dec r17
00040a f011      		breq CheckLine_end
00040b cffa      		rjmp loop_check_line
                 
                 		CheckLine_false:
00040c 2733      		clr r19
                 
                 		CheckLine_end:
00040d 2f03      		mov r16, r19
00040e 9508      		ret
                 
                 ; r17 - y	
                 ClearLine:
00040f e12a      	ldi r18, SCREEN_WIDTH
000410 9f21      	mul r18, r17
                 
000411 eea8      	ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 +1)
000412 e0b0      	ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 +1)
                 
000413 0e0a      	add r0, Xl
000414 1e1b      	adc r1, Xh
                 
000415 2da0      	mov Xl, r0
000416 2db1      	mov Xh, r1
                 
000417 922d      	st X+, r2
000418 922d      	st X+, r2
000419 922d      	st X+, r2
00041a 922d      	st X+, r2
00041b 922d      	st X+, r2
00041c 922d      	st X+, r2
00041d 922d      	st X+, r2
00041e 922d      	st X+, r2
00041f 922d      	st X+, r2
000420 922d      	st X+, r2
000421 922d      	st X+, r2
000422 922d      	st X+, r2
000423 922c      	st X, r2
                 
000424 9508      	ret
                 
                 ; r17 - line cleared
                 MoveLine:
000425 e12a      	ldi r18, SCREEN_WIDTH
000426 9f21      	mul r18, r17
                 
000427 eea8      	ldi Xl, LOW( 96+MAP_X + SCREEN_WIDTH*5 +1)
000428 e0b0      	ldi Xh, HIGH( 96+MAP_X + SCREEN_WIDTH*5 +1)
                 
000429 0e0a      	add r0, Xl
00042a 1e1b      	adc r1, Xh
                 
00042b 2da0      	mov Xl, r0
00042c 2db1      	mov Xh, r1
                 
00042d 2fea      	mov Zl, Xl
00042e 2ffb      	mov Zh, Xh
                 
00042f 977a      	sbiw Z, SCREEN_WIDTH
                 
000430 9101      	ld r16, Z+
000431 930d      	st X+, r16
                 
                 
000432 9101      	ld r16, Z+
000433 930d      	st X+, r16
                 
000434 9101      	ld r16, Z+
000435 930d      	st X+, r16
                 
000436 9101      	ld r16, Z+
000437 930d      	st X+, r16
                 
000438 9101      	ld r16, Z+
000439 930d      	st X+, r16
                 
00043a 9101      	ld r16, Z+
00043b 930d      	st X+, r16
                 
00043c 9101      	ld r16, Z+
00043d 930d      	st X+, r16
                 
00043e 9101      	ld r16, Z+
00043f 930d      	st X+, r16
                 
000440 9101      	ld r16, Z+
000441 930d      	st X+, r16
                 
000442 9101      	ld r16, Z+
000443 930d      	st X+, r16
                 
000444 9101      	ld r16, Z+
000445 930d      	st X+, r16
                 
000446 9101      	ld r16, Z+
000447 930d      	st X+, r16
                 
000448 9101      	ld r16, Z+
000449 930d      	st X+, r16
                 
00044a 9508      	ret
                 
                 
                 .include "Random.asm"
                 
                 ; No args.
                 RANDOM_init:
                 
                 	; Initialize ADC (for randomizing), PC5
00044b 98a5      	cbi DDRC, 5
                 
                 	; AREF, ADC5
00044c e005      	ldi r16, 5
00044d b907      	out ADMUX, r16
00044e ee05      	ldi r16, 0b11100101;(1<<ADEN)|(1<<ADSC)|(1<<ADIF)|(1<<ADPS0)
00044f b906      	out ADCSRA, r16
                 
000450 9508      	ret
                 
                 ; return r16 - 8bit random
                 RANDOM_get:
                 
000451 b104      	in r16, ADCL
000452 930f      	push r16
000453 b105      	in r16, ADCH
000454 910f      	pop r16
                 
000455 9508      	ret
                 .include "Pad.asm"
                 
                 
                 ; Information about buttons is stored in R10
                 PAD_init:
000456 9a8a      	sbi DDRD, PAD_LATCH
000457 988b      	cbi DDRD, PAD_DATA
000458 9a8c      	sbi DDRD, PAD_CLK
                 
000459 9892      	cbi PORTD, PAD_LATCH
00045a 9a94      	sbi PORTD, PAD_CLK
00045b 9a93      	sbi PORTD, PAD_DATA
00045c 9508      	ret
                 
                 ; Reads pad state
                 ; return r10 - pad1_byte
                 ; 0bB A S S U D L R
                 ;       e t p o e i
                 ;       l a   w f g
                 ;       e r   n t h
                 ;       c t       t
                 ;       t
                 PAD_GetState:
00045d 930f      		push r16
00045e 931f      		push r17
00045f 932f      		push r18
                 
000460 9a92      		sbi PAD_PORT, PAD_LATCH
000461 e30c
000462 950a
000463 f009
000464 cffd      		delay200ns 60 ;12us
000465 9892      		cbi PAD_PORT, PAD_LATCH
                 
000466 e028      		ldi r18, 8
000467 2711      		clr r17
                 	; 8bits
                 	GetPadState_loop:
                 
000468 e30c
000469 950a
00046a f009
00046b cffd      		delay200ns 60 ;6us
00046c 9894      		cbi PAD_PORT, PAD_CLK
                 	
00046d 9b83      		sbis PAD_PIN, PAD_DATA ; pominie, jezeli nienacisniety
00046e d00e      		rcall button_pressed
                 
00046f e30c
000470 950a
000471 f009
000472 cffd      		delay200ns 60 ;6us
000473 9a94      		sbi PAD_PORT, PAD_CLK
                 
                 	GetPadState_continue:
                 
000474 952a      		dec r18
000475 f011      		breq GetPadState_end
000476 0f11      		lsl r17 ; xxxxxxx1 -> xxxxxx1y
000477 cff0      		rjmp GetPadState_loop
                 
                 	GetPadState_end:
000478 2ea1      	mov r10, r17
                 
000479 912f      	pop r18
00047a 911f      	pop r17
00047b 910f      	pop r16
00047c 9508      	ret
                 
                 	button_pressed:
00047d 6011      		ori r17, 1
00047e 9508      		ret
                 .include "Uart.asm"
                 
                 .endif
                 .ifndef F_CPU
                 .endif
                 
                 
                 ; No args. F_CPU defined required
                 UART_init:
00047f e000      	ldi r16, high(F_CPU/16/F_UART-1 )
000480 bd00      	out UBRRH, r16
000481 e104      	ldi r16, low(F_CPU/16/F_UART-1)
000482 b909      	out UBRRL, r16
                 
000483 e108      	ldi r16, (1<<RXEN)|(1<<TXEN)
000484 b90a      	out UCSRB, r16
                 
                 	; 8N1
000485 e806      	ldi r16, (1<<URSEL)|(1<<UCSZ1)|(1<<UCSZ0); ;8bit
000486 bd00      	out UCSRC, r16
                 
000487 9508      	ret
                 
                 ; r16 - byte
                 UART_putc:
000488 9b5d      	sbis UCSRA, UDRE
000489 cffe      	rjmp UART_putc
                 
00048a b90c      	out UDR, r16
00048b 9508      	ret
                 
                 ; Z - String address
                 UART_puts:
                 	; Z -> r0
00048c 9105      	lpm r16, Z+
00048d 3000      	cpi r16, 0
00048e f011      	breq UART_puts_end
                 
00048f dff8      	rcall UART_putc
000490 cffb      	rjmp UART_puts
                 
                 UART_puts_end:
000491 9508      	ret
                 
                 ; r16 - byte
                 UART_getc:
000492 9b5f      	sbis UCSRA, RXC
000493 cffe      	rjmp UART_getc
                 
000494 b10c      	in r16, UDR
000495 9508      	ret
                 
                 .include "blocks.asm"
                 
                 BLOCK_START:
                 
                 ;XX
                 ;XX
000496 0100      .DB 0, 1, 2, 0, \
000497 0002
000498 0300          0, 3, 4, 0, \
000499 0004
00049a 0000          0, 0, 0, 0,\
00049b 0000
00049c 0000          0, 0, 0, 0,\
                 \
00049d 0000
00049e 0100          0, 1, 2, 0, \
00049f 0002
0004a0 0300          0, 3, 4, 0, \
0004a1 0004
0004a2 0000          0, 0, 0, 0,\
0004a3 0000
0004a4 0000          0, 0, 0, 0,\
                 \
0004a5 0000
0004a6 0100          0, 1, 2, 0, \
0004a7 0002
0004a8 0300          0, 3, 4, 0, \
0004a9 0004
0004aa 0000          0, 0, 0, 0,\
0004ab 0000
0004ac 0000          0, 0, 0, 0,\
                 \
0004ad 0000
0004ae 0100          0, 1, 2, 0, \
0004af 0002
0004b0 0300          0, 3, 4, 0, \
0004b1 0004
0004b2 0000          0, 0, 0, 0,\
0004b3 0000
0004b4 0000
0004b5 0000          0, 0, 0, 0
                 
                 ;X
                 ;X
                 ;X
                 ;X
                 .DB \
0004b6 0000       0, 0, 5, 0, \
0004b7 0005
0004b8 0000       0, 0, 6, 0, \
0004b9 0006
0004ba 0000       0, 0, 6, 0, \
0004bb 0006
0004bc 0000       0, 0, 7, 0, \
                 \
0004bd 0007
0004be 0908       8, 9, 9, 10, \
0004bf 0a09
0004c0 0000       0, 0, 0, 0, \
0004c1 0000
0004c2 0000       0, 0, 0, 0, \
0004c3 0000
0004c4 0000       0, 0, 0, 0, \
                 \
0004c5 0000
0004c6 0000       0, 0, 5, 0, \
0004c7 0005
0004c8 0000       0, 0, 6, 0, \
0004c9 0006
0004ca 0000       0, 0, 6, 0, \
0004cb 0006
0004cc 0000       0, 0, 7, 0, \
                 \
0004cd 0007
0004ce 0908       8, 9, 9, 10, \
0004cf 0a09
0004d0 0000       0, 0, 0, 0, \
0004d1 0000
0004d2 0000       0, 0, 0, 0, \
0004d3 0000
0004d4 0000
0004d5 0000       0, 0, 0, 0
                 
                 ; X
                 ;XXX
                 .DB \
0004d6 0000       0, 0, 11, 0, \
0004d7 000b
0004d8 0c00       0, 12, 13, 14, \
0004d9 0e0d
0004da 0000       0, 0, 0, 0, \
0004db 0000
0004dc 0000       0, 0, 0, 0, \
                 \
0004dd 0000
0004de 0000       0, 0, 11, 0, \
0004df 000b
0004e0 0000       0, 0, 15, 14, \
0004e1 0e0f
0004e2 0000       0, 0, 16, 0, \
0004e3 0010
0004e4 0000       0, 0, 0, 0, \
                 \
0004e5 0000
0004e6 0c00       0, 12, 17, 14, \
0004e7 0e11
0004e8 0000       0, 0, 16, 0, \
0004e9 0010
0004ea 0000       0, 0, 0, 0, \
0004eb 0000
0004ec 0000       0, 0, 0, 0, \
                 \
0004ed 0000
0004ee 0000       0, 0, 11, 0, \
0004ef 000b
0004f0 0c00       0, 12, 18, 0, \
0004f1 0012
0004f2 0000       0, 0, 16, 0, \
0004f3 0010
0004f4 0000
0004f5 0000       0, 0, 0, 0
                 
                 ;+2+1+1
                 
                 ;X
                 ;XX
                 ; X
                 .DB \
0004f6 1300       0, 19, 0, 0, \
0004f7 0000
0004f8 1400       0, 20, 21, 0, \
0004f9 0015
0004fa 0000       0, 0, 22, 0, \
0004fb 0016
0004fc 0000       0, 0, 0, 0, \
                 \
0004fd 0000
0004fe 0000       0, 0, 24, 23, \
0004ff 1718
000500 1a00       0, 26, 25, 0, \
000501 0019
000502 0000       0, 0, 0, 0, \
000503 0000
000504 0000       0, 0, 0, 0, \
                 \
000505 0000
000506 1300       0, 19, 0, 0, \
000507 0000
000508 1400       0, 20, 21, 0, \
000509 0015
00050a 0000       0, 0, 22, 0, \
00050b 0016
00050c 0000       0, 0, 0, 0, \
                 \
00050d 0000
00050e 0000       0, 0, 24, 23, \
00050f 1718
000510 1a00       0, 26, 25, 0, \
000511 0019
000512 0000       0, 0, 0, 0, \
000513 0000
000514 0000
000515 0000       0, 0, 0, 0
                  
                 ; X
                 ;XX
                 ;X
                 .DB \
000516 0000       0, 0, 27, 0, \
000517 001b
000518 1d00       0, 29, 28, 0, \
000519 001c
00051a 1e00       0, 30, 0, 0, \
00051b 0000
00051c 0000       0, 0, 0, 0, \
                 \
00051d 0000
00051e 1f00       0, 31, 32, 0, \
00051f 0020
000520 0000       0, 0, 33, 34, \
000521 2221
000522 0000       0, 0, 0, 0, \
000523 0000
000524 0000       0, 0, 0, 0, \
                 \
000525 0000
000526 0000       0, 0, 27, 0, \
000527 001b
000528 1d00       0, 29, 28, 0, \
000529 001c
00052a 1e00       0, 30, 0, 0, \
00052b 0000
00052c 0000       0, 0, 0, 0, \
                 \
00052d 0000
00052e 1f00       0, 31, 32, 0, \
00052f 0020
000530 0000       0, 0, 33, 34, \
000531 2221
000532 0000       0, 0, 0, 0, \
000533 0000
000534 0000
000535 0000       0, 0, 0, 0
                 
                  ;+4
                  
                 ;X 
                 ;X 
                 ;XX
                 .DB \
000536 0000       0, 0, 35, 0, \
000537 0023
000538 0000       0, 0, 36, 0, \
000539 0024
00053a 0000       0, 0, 37, 38, \
00053b 2625
00053c 0000       0, 0, 0, 0, \
                 \
00053d 0000
00053e 0000       0, 0, 0, 0, \
00053f 0000
000540 2900       0, 41, 40, 39, \
000541 2728
000542 2a00       0, 42, 0, 0, \
000543 0000
000544 0000       0, 0, 0, 0, \
                 \
000545 0000
000546 0000       0, 0, 43, 44, \
000547 2c2b
000548 0000       0, 0, 0, 36, \
000549 2400
00054a 0000       0, 0, 0, 42, \
00054b 2a00
00054c 0000       0, 0, 0, 0, \
                 \
00054d 0000
00054e 0000       0, 0, 0, 0, \
00054f 0000
000550 0000       0, 0, 0, 35, \
000551 2300
000552 2b00       0, 43, 40, 45, \
000553 2d28
000554 0000
000555 0000       0, 0, 0, 0
                  
                 
                  ;+7
                 
                 ; X
                 ; X
                 ;XX
                 
                 .DB \
000556 0000       0, 0, 0, 5, \
000557 0500
000558 0000       0, 0, 0, 6, \
000559 0600
00055a 0000       0, 0, 8, 46, \
00055b 2e08
00055c 0000       0, 0, 0, 0, \
                 \
00055d 0000
00055e 0000       0, 0, 0, 0, \
00055f 0000
000560 0500       0, 5, 0, 0, \
000561 0000
000562 2f00       0, 47, 9, 10, \
000563 0a09
000564 0000       0, 0, 0, 0, \
                 \
000565 0000
000566 0000       0, 0, 48, 10, \
000567 0a30
000568 0000       0, 0, 6, 0, \
000569 0006
00056a 0000       0, 0, 7, 0, \
00056b 0007
00056c 0000       0, 0, 0, 0, \
                 \
00056d 0000
00056e 0000       0, 0, 0, 0, \
00056f 0000
000570 0800       0, 8, 9, 49, \
000571 3109
000572 0000       0, 0, 0, 7, \
000573 0700
000574 0000
000575 0000       0, 0, 0, 0
                 
                 COLORS:
                 .DB \
                  0b0100, \
                  0b0001, \
000576 0104       0b0011, \
                  0b1010, \
000577 0a03       0b1101, \
                  0b1100, \
000578 0c0d
D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm(186): warning: .cseg .db misalignment - padding zero byte
D:\KubX\Dropbox\dev\AVR_Tetris\main.asm(1102): 'D:\KubX\Dropbox\dev\AVR_Tetris\blocks.asm' included form here
000579 0009       0b1001
                 
                 
                 
                 
                 ; BRUTE
                 .org 4096/2
                 TILES:
                 ; 0xAB
                 ; BABA
                 
                 .DB 0x00, 0x00,\
000800 0000          0x00, 0x00,\
000801 0000          0x00, 0x00,\
000802 0000
000803 0000          0x00, 0x00
                 
                 ;XX
                 ;XX
                 .DB 0xCC, 0xCC,\
000804 cccc          0x4C, 0x44,\
000805 444c          0x4C, 0x44,\
000806 444c
000807 444c          0x4C, 0x44
                 	
                 .DB 0xCC, 0x4C,\
000808 4ccc          0x44, 0x04,\
000809 0444          0x44, 0x04,\
00080a 0444
00080b 0444          0x44, 0x04
                 	
                 .DB 0x4C, 0x44,\
00080c 444c          0x4C, 0x44,\
00080d 444c          0x4C, 0x44,\
00080e 444c
00080f 0004          0x04, 0x00
                 	
                 .DB 0x44, 0x04,\
000810 0444          0x44, 0x04,\
000811 0444          0x44, 0x04,\
000812 0444
000813 0000          0x00, 0x00
                 
                 	
                 ;X
                 ;X
                 ;X
                 ;X
                 .DB 0x99, 0x19,\
000814 1999          0x19, 0x01,\
000815 0119          0x19, 0x01,\
000816 0119
000817 0119          0x19, 0x01
                 	
                 .DB 0x19, 0x01,\
000818 0119          0x19, 0x01,\
000819 0119          0x19, 0x01,\
00081a 0119
00081b 0119          0x19, 0x01
                 	
                 .DB 0x19, 0x01,\
00081c 0119          0x19, 0x01,\
00081d 0119          0x19, 0x01,\
00081e 0119
00081f 0001          0x01, 0x00
                 	
                 ;XXXX
                 ;UNDONE
                 ;;;;;;;;;;;;;;;;;;;;;;;;
                 .DB 0x99, 0x99,\
000820 9999          0x19, 0x11,\
000821 1119          0x19, 0x11,\
000822 1119
000823 0001          0x01, 0x00
                 	
                 .DB 0x99, 0x99,\
000824 9999          0x11, 0x11,\
000825 1111          0x11, 0x11,\
000826 1111
000827 0000          0x00, 0x00
                 	
                 .DB 0x99, 0x19,\
000828 1999          0x11, 0x01,\
000829 0111          0x11, 0x01,\
00082a 0111
00082b 0000          0x00, 0x00
                 ;UNDONE
                 ;;;;;;;;;;;;;;;;;;;;;;;;
                 	
                 
                 
                 ; X
                 ;XXX
                 
                 .DB 0xbb, 0x3b,\
00082c 3bbb          0x3b, 0x03,\
00082d 033b          0x3b, 0x03,\
00082e 033b
00082f 033b          0x3b, 0x03
                 	
                 .DB 0xbb, 0xbb,\
000830 bbbb          0x3b, 0x33,\
000831 333b          0x3b, 0x33,\
000832 333b
000833 0003          0x03, 0x00
                 	
                 .DB 0x3b, 0x33,\
000834 333b          0x33, 0x33,\
000835 3333          0x33, 0x33,\
000836 3333
000837 0000          0x00, 0x00
                 
                 .DB 0xbb, 0x3b,\
000838 3bbb          0x33, 0x03,\
000839 0333          0x33, 0x03,\
00083a 0333
00083b 0000          0x00, 0x00
                 
                 
                 ;X
                 ;XX  2,4
                 ;X
                 
                 .DB 0x3b, 0x33,\
00083c 333b          0x3b, 0x33,\
00083d 333b          0x3b, 0x33,\
00083e 333b
00083f 033b          0x3b, 0x03
                 
                 .DB 0x3b, 0x03,\
000840 033b          0x3b, 0x03,\
000841 033b          0x3b, 0x03,\
000842 033b
000843 0003          0x03, 0x00
                 
                 ;XXX
                 ; X  2
                 ;
                 
                 .DB 0xbb, 0xbb,\
000844 bbbb          0x33, 0x33,\
000845 3333          0x33, 0x33,\
000846 3333
000847 0333          0x33, 0x03
                 
                 
                 ; X 
                 ;XX  3
                 ; X
                 
                 .DB 0x3b, 0x03,\
000848 033b          0x33, 0x03,\
000849 0333          0x33, 0x03,\
00084a 0333
00084b 033b          0x3b, 0x03
                 
                 ;X
                 ;XX
                 ; X
                 
                 .DB 0xaa, 0x2a,\
00084c 2aaa          0x2a, 0x02,\
00084d 022a          0x2a, 0x02,\
00084e 022a
00084f 022a          0x2a, 0x02
                 	
                 .DB 0x2a, 0x22,\
000850 222a          0x2a, 0x22,\
000851 222a          0x2a, 0x22,\
000852 222a
000853 0002          0x02, 0x00
                 	
                 .DB 0xaa, 0x2a,\
000854 2aaa          0x22, 0x02,\
000855 0222          0x22, 0x02,\
000856 0222
000857 022a          0x2a, 0x02
                 	
                 .DB 0x2a, 0x02,\
000858 022a          0x2a, 0x02,\
000859 022a          0x2a, 0x02,\
00085a 022a
00085b 0002          0x02, 0x00
                 
                 ; XX
                 ;XX
                 ; 
                 
                 .DB 0xaa, 0x2a,\
00085c 2aaa          0x22, 0x02,\
00085d 0222          0x22, 0x02,\
00085e 0222
00085f 0000          0x00, 0x00
                 	
                 .DB 0xaa, 0xaa,\
000860 aaaa          0x2a, 0x22,\
000861 222a          0x2a, 0x22,\
000862 222a
000863 022a          0x2a, 0x02
                 	
                 .DB 0x2a, 0x02,\
000864 022a          0x22, 0x02,\
000865 0222          0x22, 0x02,\
000866 0222
000867 0000          0x00, 0x00
                 	
                 .DB 0xaa, 0xaa,\
000868 aaaa          0x2a, 0x22,\
000869 222a          0x2a, 0x22,\
00086a 222a
00086b 0002          0x02, 0x00
                 
                 ; X
                 ;XX
                 ;X
                 
                 .DB 0xdd, 0x5d,\
00086c 5ddd          0x5d, 0x05,\
00086d 055d          0x5d, 0x05,\
00086e 055d
00086f 055d          0x5d, 0x05
                 	
                 .DB 0x5d, 0x05,\
000870 055d          0x55, 0x05,\
000871 0555          0x55, 0x05,\
000872 0555
000873 0000          0x00, 0x00
                 	
                 .DB 0xdd, 0xdd,\
000874 dddd          0x5d, 0x55,\
000875 555d          0x5d, 0x55,\
000876 555d
000877 055d          0x5d, 0x05
                 	
                 .DB 0x5d, 0x05,\
000878 055d          0x5d, 0x05,\
000879 055d          0x5d, 0x05,\
00087a 055d
00087b 0005          0x05, 0x00
                 
                 
                 ;XX
                 ; XX
                 ;
                 
                 .DB 0xdd, 0xdd,\
00087c dddd          0x5d, 0x55,\
00087d 555d          0x5d, 0x55,\
00087e 555d
00087f 0005          0x05, 0x00
                 	
                 .DB 0xdd, 0x5d,\
000880 5ddd          0x55, 0x05,\
000881 0555          0x55, 0x05,\
000882 0555
000883 055d          0x5d, 0x05
                 	
                 .DB 0x5d, 0xd5,\
000884 d55d          0x5d, 0x55,\
000885 555d          0x5d, 0x55,\
000886 555d
000887 0005          0x05, 0x00
                 	
                 .DB 0xdd, 0x5d,\
000888 5ddd          0x55, 0x05,\
000889 0555          0x55, 0x05,\
00088a 0555
00088b 0000          0x00, 0x00
                 
                 
                 ;X
                 ;X
                 ;XX
                 
                 .DB 0xee, 0x6e,\
00088c 6eee          0x6e, 0x06,\
00088d 066e          0x6e, 0x06,\
00088e 066e
00088f 066e          0x6e, 0x06
                 	
                 .DB 0x6e, 0x06,\
000890 066e          0x6e, 0x06,\
000891 066e          0x6e, 0x06,\
000892 066e
000893 066e          0x6e, 0x06
                 	
                 .DB 0x6e, 0x66,\
000894 666e          0x6e, 0x66,\
000895 666e          0x6e, 0x66,\
000896 666e
000897 0006          0x06, 0x00
                 	
                 .DB 0xee, 0x0e,\
000898 0eee          0x66, 0x06,\
000899 0666          0x66, 0x06,\
00089a 0666
00089b 0000          0x00, 0x00
                 
                 
                 ;XXX
                 ;X
                 
                 .DB 0xee, 0x6e,\
00089c 6eee          0x66, 0x06,\
00089d 0666          0x66, 0x06,\
00089e 0666
00089f 0000          0x00, 0x00
                 	
                 .DB 0xee, 0xee,\
0008a0 eeee          0x66, 0x66,\
0008a1 6666          0x66, 0x66,\
0008a2 6666
0008a3 0000          0x00, 0x00
                 	
                 .DB 0xee, 0xee,\
0008a4 eeee          0x6e, 0x66,\
0008a5 666e          0x6e, 0x66,\
0008a6 666e
0008a7 066e          0x6e, 0x06
                 	
                 .DB 0x6e, 0x06,\
0008a8 066e          0x6e, 0x06,\
0008a9 066e          0x6e, 0x06,\
0008aa 066e
0008ab 0006          0x06, 0x00
                 
                 
                 ;XX  1 2
                 ; X
                 ; X
                 
                 .DB 0xee, 0xee,\
0008ac eeee          0x6e, 0x66,\
0008ad 666e          0x6e, 0x66,\
0008ae 666e
0008af 0006          0x06, 0x00
                 	
                 .DB 0xee, 0x6e,\
0008b0 6eee          0x66, 0x06,\
0008b1 0666          0x66, 0x06,\
0008b2 0666
0008b3 0660          0x60, 0x06
                 
                 ;  X
                 ;XXX  2
                 
                 .DB 0x6e, 0x06,\
0008b4 066e          0x66, 0x06,\
0008b5 0666          0x66, 0x06,\
0008b6 0666
0008b7 0000          0x00, 0x00
                 	
                 
                 
                 ; X
                 ; X
                 ;XX 3
                 	
                 .DB 0x19, 0x01,\
0008b8 0119          0x11, 0x01,\
0008b9 0111      	0x11, 0x01,\
0008ba 0111
0008bb 0000          0x00, 0x00
                 	
                 	
                 
                 
                 
                 ;X
                 ;XXX2
                 	
                 .DB 0x19, 0x91,\
0008bc 9119          0x19, 0x11,\
0008bd 1119      	0x19, 0x11,\
0008be 1119
0008bf 0001          0x01, 0x00
                 	
                 
                 ;XX
                 ;X 1
                 ;X
                 	
                 .DB 0x99, 0x99,\
0008c0 9999          0x19, 0x11,\
0008c1 1119      	0x19, 0x11,\
0008c2 1119
0008c3 0119          0x19, 0x01
                 	
                 
                 ;XXX 3
                 ;  X
                 ;
                 	
                 .DB 0x99, 0x19,\
0008c4 1999          0x11, 0x01,\
0008c5 0111      	0x11, 0x01,\
0008c6 0111
0008c7 0119          0x19, 0x01
                 	
                 
                 
                 ; RAMKA
                 
                 ;123
                 ;4 4
                 ;526
                 
                 
                 ; 50!!!
                 .DB 0xff, 0xff,\
0008c8 ffff      	0x7f, 0x77,\
0008c9 777f      	0x7f, 0x77,\
0008ca 777f
0008cb 077f      	0x7f, 0x07
                 
                 
                 .DB 0xff, 0xff,\
0008cc ffff      	0x77, 0x77,\
0008cd 7777      	0x77, 0x77,\
0008ce 7777
0008cf 0000      	0x00, 0x00
                 
                 
                 .DB 0xff, 0x7f,\
0008d0 7fff      	0x77, 0x07,\
0008d1 0777      	0x77, 0x07,\
0008d2 0777
0008d3 077f      	0x7f, 0x07
                 
                 	
                 
                 .DB 0x7f, 0x07,\
0008d4 077f      	0x7f, 0x07,\
0008d5 077f      	0x7f, 0x07,\
0008d6 077f
0008d7 077f      	0x7f, 0x07
                 
                 	
                 
                 .DB 0x7f, 0x77,\
0008d8 777f      	0x7f, 0x77,\
0008d9 777f      	0x7f, 0x77,\
0008da 777f
0008db 0007      	0x07, 0x00
                 	
                 
                 .DB 0x7f, 0x07,\
0008dc 077f      	0x77, 0x07,\
0008dd 0777      	0x77, 0x07,\
0008de 0777
0008df 0000      	0x00, 0x00
                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  41 r1 :  15 r2 :  42 r3 :   3 r4 :   0 r5 :   4 r6 :   2 r7 :  27 
r8 :   0 r9 :   0 r10:   8 r11:   5 r12:   0 r13:   0 r14:   0 r15:   0 
r16: 229 r17:  76 r18:  61 r19:   6 r20: 108 r21: 106 r22:  47 r23:   4 
r24:   8 r25:   6 r26:  26 r27:  26 r28:   4 r29:   4 r30:  89 r31:  37 
x  :  76 y  :  29 z  : 106 
Registers used: 28 out of 35 (80.0%)

ATmega8 instruction use summary:
.lds  :   0 .sts  :   0 adc   :  14 add   :  40 adiw  :  20 and   :   0 
andi  :   3 asr   :   0 bclr  :   0 bld   :  26 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 breq  :  40 brge  :   0 brhc  :   0 brhs  :   0 
brid  :   0 brie  :   0 brlo  :   2 brlt  :   0 brmi  :   0 brne  :   1 
brpl  :   0 brsh  :   5 brtc  :   0 brts  :   0 brvc  :   0 brvs  :   0 
bset  :   0 bst   :   0 cbi   :   9 cbr   :   0 clc   :   0 clh   :   0 
cli   :   1 cln   :   0 clr   :  13 cls   :   0 clt   :   0 clv   :   0 
clz   :   0 com   :   0 cp    :   0 cpc   :   4 cpi   :  29 cpse  :  12 
dec   :  21 eor   :   1 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 
ijmp  :   0 in    :   5 inc   :  13 ld    :  41 ldd   :   0 ldi   : 115 
lds   :  41 lpm   :  67 lsl   :  13 lsr   :   1 mov   :  28 movw  :  26 
mul   :  33 muls  :   0 mulsu :   0 neg   :   0 nop   :   5 or    :   0 
ori   :   1 out   : 127 pop   :  18 push  :  17 rcall :  55 ret   :  37 
reti  :   2 rjmp  :  49 rol   :   1 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :  11 sbic  :   0 sbis  :   3 sbiw  :   1 sbr   :   0 sbrc  :   6 
sbrs  :   4 sec   :   0 seh   :   0 sei   :   1 sen   :   0 ser   :   3 
ses   :   0 set   :   1 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  57 std   :   0 sts   :  21 sub   :   0 subi  :   0 swap  :  52 
tst   :   0 wdr   :   0 
Instructions used: 49 out of 110 (44.5%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0011c0   2314    904   3218    8192  39.3%
[.dseg] 0x000060 0x000426      0      6      6    1024   0.6%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 1 warnings
