#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000002942eaa60a0 .scope module, "Stimulus" "Stimulus" 2 39;
 .timescale 0 0;
v000002942eaf7da0_0 .var "clk", 0 0;
v000002942eaf7080_0 .net "q", 3 0, L_000002942eaf7e40;  1 drivers
v000002942eaf6c20_0 .var "reset", 0 0;
S_000002942eaa6230 .scope module, "r1" "ripple_carry_counter" 2 44, 2 3 0, S_000002942eaa60a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
v000002942eaf6720_0 .net "clk", 0 0, v000002942eaf7da0_0;  1 drivers
v000002942eaf74e0_0 .net "q", 3 0, L_000002942eaf7e40;  alias, 1 drivers
v000002942eaf6ae0_0 .net "reset", 0 0, v000002942eaf6c20_0;  1 drivers
L_000002942eaf6b80 .part L_000002942eaf7e40, 0, 1;
L_000002942eaf6680 .part L_000002942eaf7e40, 1, 1;
L_000002942eaf7e40 .concat8 [ 1 1 1 1], v000002942eaf6f40_0, v000002942ea9c4f0_0, v000002942ea9c270_0, v000002942ea9bcd0_0;
L_000002942eaf62c0 .part L_000002942eaf7e40, 2, 1;
S_000002942ea5daa0 .scope module, "tff1" "T_FF" 2 6, 2 12 0, S_000002942eaa6230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002942eaf8770 .functor NOT 1, v000002942ea9c4f0_0, C4<0>, C4<0>, C4<0>;
v000002942ea9c1d0_0 .net "clk", 0 0, L_000002942eaf6b80;  1 drivers
v000002942ea9ba50_0 .net "d", 0 0, L_000002942eaf8770;  1 drivers
v000002942ea9c310_0 .net "q", 0 0, v000002942ea9c4f0_0;  1 drivers
v000002942ea9c590_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
S_000002942ea5dc30 .scope module, "dffO" "D_FF" 2 16, 2 22 0, S_000002942ea5daa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002942ea9c130_0 .net "clk", 0 0, L_000002942eaf6b80;  alias, 1 drivers
v000002942ea9c450_0 .net "d", 0 0, L_000002942eaf8770;  alias, 1 drivers
v000002942ea9c4f0_0 .var "q", 0 0;
v000002942ea9bf50_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
E_000002942ea9a680/0 .event negedge, v000002942ea9c130_0;
E_000002942ea9a680/1 .event posedge, v000002942ea9bf50_0;
E_000002942ea9a680 .event/or E_000002942ea9a680/0, E_000002942ea9a680/1;
S_000002942eaa4c70 .scope module, "tff2" "T_FF" 2 7, 2 12 0, S_000002942eaa6230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002942eaf8310 .functor NOT 1, v000002942ea9c270_0, C4<0>, C4<0>, C4<0>;
v000002942ea9baf0_0 .net "clk", 0 0, L_000002942eaf6680;  1 drivers
v000002942ea9c630_0 .net "d", 0 0, L_000002942eaf8310;  1 drivers
v000002942ea9b730_0 .net "q", 0 0, v000002942ea9c270_0;  1 drivers
v000002942ea9b7d0_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
S_000002942eaa4e00 .scope module, "dffO" "D_FF" 2 16, 2 22 0, S_000002942eaa4c70;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002942ea9beb0_0 .net "clk", 0 0, L_000002942eaf6680;  alias, 1 drivers
v000002942ea9bc30_0 .net "d", 0 0, L_000002942eaf8310;  alias, 1 drivers
v000002942ea9c270_0 .var "q", 0 0;
v000002942ea9c3b0_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
E_000002942ea9ac80/0 .event negedge, v000002942ea9beb0_0;
E_000002942ea9ac80/1 .event posedge, v000002942ea9bf50_0;
E_000002942ea9ac80 .event/or E_000002942ea9ac80/0, E_000002942ea9ac80/1;
S_000002942ea72ce0 .scope module, "tff3" "T_FF" 2 8, 2 12 0, S_000002942eaa6230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002942eaf8230 .functor NOT 1, v000002942ea9bcd0_0, C4<0>, C4<0>, C4<0>;
v000002942ea9b9b0_0 .net "clk", 0 0, L_000002942eaf62c0;  1 drivers
v000002942ea9bd70_0 .net "d", 0 0, L_000002942eaf8230;  1 drivers
v000002942ea9bb90_0 .net "q", 0 0, v000002942ea9bcd0_0;  1 drivers
v000002942ea9be10_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
S_000002942ea72e70 .scope module, "dffO" "D_FF" 2 16, 2 22 0, S_000002942ea72ce0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002942ea9b870_0 .net "clk", 0 0, L_000002942eaf62c0;  alias, 1 drivers
v000002942ea9b910_0 .net "d", 0 0, L_000002942eaf8230;  alias, 1 drivers
v000002942ea9bcd0_0 .var "q", 0 0;
v000002942ea9bff0_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
E_000002942ea9a3c0/0 .event negedge, v000002942ea9b870_0;
E_000002942ea9a3c0/1 .event posedge, v000002942ea9bf50_0;
E_000002942ea9a3c0 .event/or E_000002942ea9a3c0/0, E_000002942ea9a3c0/1;
S_000002942ea73000 .scope module, "tffo" "T_FF" 2 5, 2 12 0, S_000002942eaa6230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
L_000002942eaf88c0 .functor NOT 1, v000002942eaf6f40_0, C4<0>, C4<0>, C4<0>;
v000002942eaf64a0_0 .net "clk", 0 0, v000002942eaf7da0_0;  alias, 1 drivers
v000002942eaf73a0_0 .net "d", 0 0, L_000002942eaf88c0;  1 drivers
v000002942eaf6360_0 .net "q", 0 0, v000002942eaf6f40_0;  1 drivers
v000002942eaf6fe0_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
S_000002942eaf6040 .scope module, "dffO" "D_FF" 2 16, 2 22 0, S_000002942ea73000;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
v000002942eaf69a0_0 .net "clk", 0 0, v000002942eaf7da0_0;  alias, 1 drivers
v000002942eaf7620_0 .net "d", 0 0, L_000002942eaf88c0;  alias, 1 drivers
v000002942eaf6f40_0 .var "q", 0 0;
v000002942eaf7a80_0 .net "reset", 0 0, v000002942eaf6c20_0;  alias, 1 drivers
E_000002942ea9a980/0 .event negedge, v000002942eaf69a0_0;
E_000002942ea9a980/1 .event posedge, v000002942ea9bf50_0;
E_000002942ea9a980 .event/or E_000002942ea9a980/0, E_000002942ea9a980/1;
    .scope S_000002942eaf6040;
T_0 ;
    %wait E_000002942ea9a980;
    %load/vec4 v000002942eaf7a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942eaf6f40_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002942eaf7620_0;
    %store/vec4 v000002942eaf6f40_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002942ea5dc30;
T_1 ;
    %wait E_000002942ea9a680;
    %load/vec4 v000002942ea9bf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942ea9c4f0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002942ea9c450_0;
    %store/vec4 v000002942ea9c4f0_0, 0, 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002942eaa4e00;
T_2 ;
    %wait E_000002942ea9ac80;
    %load/vec4 v000002942ea9c3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942ea9c270_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002942ea9bc30_0;
    %store/vec4 v000002942ea9c270_0, 0, 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002942ea72e70;
T_3 ;
    %wait E_000002942ea9a3c0;
    %load/vec4 v000002942ea9bff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942ea9bcd0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002942ea9b910_0;
    %store/vec4 v000002942ea9bcd0_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002942eaa60a0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942eaf7da0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000002942eaa60a0;
T_5 ;
    %delay 5, 0;
    %load/vec4 v000002942eaf7da0_0;
    %inv;
    %store/vec4 v000002942eaf7da0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000002942eaa60a0;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002942eaf6c20_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942eaf6c20_0, 0, 1;
    %delay 180, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002942eaf6c20_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002942eaf6c20_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 58 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000002942eaa60a0;
T_7 ;
    %vpi_call 2 62 "$monitor", $time, " Output q = %d", v000002942eaf7080_0 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rippleCarryCounter.v";
