<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cnt_epp.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cnt_epp.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="cnt_epp.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="cnt_epp.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="cnt_epp.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="cnt_epp.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="cnt_epp.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cnt_epp.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="cnt_epp.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="cnt_epp.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="cnt_epp.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="cnt_epp.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="cnt_epp.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="cnt_epp.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="cnt_epp.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="cnt_epp.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="cnt_epp.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="cnt_epp.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="cnt_epp.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="cnt_epp.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="cnt_epp.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="cnt_epp.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="cnt_epp.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="cnt_epp.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cnt_epp_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="cnt_epp_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cnt_epp_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="cnt_epp_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="cnt_epp_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="cnt_epp_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cnt_epp_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cnt_epp_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="cnt_epp_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="cnt_epp_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cnt_epp_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="cnt_epp_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="cnt_epp_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cnt_epp_tb.fdo"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="cnt_epp_tb.tdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="cnt_epp_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="cnt_epp_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="epp_device.fdo"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/cnt_epp_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/cnt_epp_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/cnt_epp_timesim.vhd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1415836316" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1415836316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416409019" xil_pn:in_ck="4752381853986064459" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1416409018">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cnt_epp.vhd"/>
      <outfile xil_pn:name="cnt_epp_tb.vhd"/>
      <outfile xil_pn:name="epp_device.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1416408707" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4618579075386768842" xil_pn:start_ts="1416408707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416408707" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1860543006142890676" xil_pn:start_ts="1416408707">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1415836316" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1493718179088916656" xil_pn:start_ts="1415836316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416409019" xil_pn:in_ck="4752381853986064459" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1416409019">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cnt_epp.vhd"/>
      <outfile xil_pn:name="cnt_epp_tb.vhd"/>
      <outfile xil_pn:name="epp_device.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417865432" xil_pn:in_ck="4752381853986064459" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="8735651313412144015" xil_pn:start_ts="1417865427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cnt_epp_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7014106909841128479" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1493718179088916656" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2354888957792114593" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416405414" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1021721733800026822" xil_pn:start_ts="1416405414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416408694" xil_pn:in_ck="156898909933231225" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-6813865705932584503" xil_pn:start_ts="1416408682">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.lso"/>
      <outfile xil_pn:name="cnt_epp.ngc"/>
      <outfile xil_pn:name="cnt_epp.ngr"/>
      <outfile xil_pn:name="cnt_epp.prj"/>
      <outfile xil_pn:name="cnt_epp.stx"/>
      <outfile xil_pn:name="cnt_epp.syr"/>
      <outfile xil_pn:name="cnt_epp.xst"/>
      <outfile xil_pn:name="cnt_epp_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1416175662" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8265055780947543222" xil_pn:start_ts="1416175662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1416941085" xil_pn:in_ck="156898909933222479" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-4435625571049212037" xil_pn:start_ts="1416941063">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.bld"/>
      <outfile xil_pn:name="cnt_epp.ngd"/>
      <outfile xil_pn:name="cnt_epp_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416941156" xil_pn:in_ck="156898909933222480" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4245753365082497697" xil_pn:start_ts="1416941085">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.pcf"/>
      <outfile xil_pn:name="cnt_epp_map.map"/>
      <outfile xil_pn:name="cnt_epp_map.mrp"/>
      <outfile xil_pn:name="cnt_epp_map.ncd"/>
      <outfile xil_pn:name="cnt_epp_map.ngm"/>
      <outfile xil_pn:name="cnt_epp_map.xrpt"/>
      <outfile xil_pn:name="cnt_epp_summary.xml"/>
      <outfile xil_pn:name="cnt_epp_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416941196" xil_pn:in_ck="-2595302504317013655" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1416941156">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.ncd"/>
      <outfile xil_pn:name="cnt_epp.pad"/>
      <outfile xil_pn:name="cnt_epp.par"/>
      <outfile xil_pn:name="cnt_epp.ptwx"/>
      <outfile xil_pn:name="cnt_epp.unroutes"/>
      <outfile xil_pn:name="cnt_epp.xpi"/>
      <outfile xil_pn:name="cnt_epp_pad.csv"/>
      <outfile xil_pn:name="cnt_epp_pad.txt"/>
      <outfile xil_pn:name="cnt_epp_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1416941454" xil_pn:in_ck="156898909933222348" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1416941402">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.bgn"/>
      <outfile xil_pn:name="cnt_epp.bit"/>
      <outfile xil_pn:name="cnt_epp.drc"/>
      <outfile xil_pn:name="cnt_epp.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1416941210" xil_pn:in_ck="156898909933222348" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-682862361275766957" xil_pn:start_ts="1416941196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/cnt_epp_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/cnt_epp_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/cnt_epp_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1416941210" xil_pn:in_ck="-2629724869774240591" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1416941210">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="cnt_epp_tb.vhd"/>
      <outfile xil_pn:name="epp_device.vhd"/>
      <outfile xil_pn:name="netgen/par/cnt_epp_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/cnt_epp_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1417867088" xil_pn:in_ck="-7183095196805653308" xil_pn:name="TRAN_MSimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-7979741090333268477" xil_pn:start_ts="1417867084">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="cnt_epp_tb.tdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1416941196" xil_pn:in_ck="156898909933222348" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1416941183">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="cnt_epp.twr"/>
      <outfile xil_pn:name="cnt_epp.twx"/>
    </transform>
  </transforms>

</generated_project>
