{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 17:57:48 2011 " "Info: Processing started: Tue Jan 18 17:57:48 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Space_Invaders_Ultimate -c Space_Invaders_Ultimate " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Space_Invaders_Ultimate -c Space_Invaders_Ultimate" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } } { "c:/dcse/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/dcse/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "reloj_botones " "Info: Detected ripple clock \"reloj_botones\" as buffer" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 61 -1 0 } } { "c:/dcse/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/dcse/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "reloj_botones" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register indice\[5\] register indice\[0\] 14.68 MHz 68.1 ns Internal " "Info: Clock \"clk\" has Internal fmax of 14.68 MHz between source register \"indice\[5\]\" and destination register \"indice\[0\]\" (period= 68.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "64.100 ns + Longest register register " "Info: + Longest register to register delay is 64.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns indice\[5\] 1 REG LC4_E33 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E33; Fanout = 14; REG Node = 'indice\[5\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { indice[5] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[3\]~27 2 COMB LC2_E33 6 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_E33; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_d9c:add_sub_3\|add_sub_cella\[3\]~27'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { indice[5] lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 } "NODE_NAME" } } { "db/add_sub_d9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_d9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 8.900 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[24\]~702 3 COMB LC8_E27 2 " "Info: 3: + IC(3.000 ns) + CELL(2.700 ns) = 8.900 ns; Loc. = LC8_E27; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[24\]~702'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 } "NODE_NAME" } } { "db/alt_u_div_kke.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/alt_u_div_kke.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 12.100 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~58 4 COMB LC1_E27 2 " "Info: 4: + IC(0.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC1_E27; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~58'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 17.600 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~74 5 COMB LC3_E30 9 " "Info: 5: + IC(2.800 ns) + CELL(2.700 ns) = 17.600 ns; Loc. = LC3_E30; Fanout = 9; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_e9c:add_sub_4\|add_sub_cella\[4\]~74'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 } "NODE_NAME" } } { "db/add_sub_e9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_e9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 23.400 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[31\]~696 6 COMB LC4_E29 3 " "Info: 6: + IC(3.100 ns) + CELL(2.700 ns) = 23.400 ns; Loc. = LC4_E29; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[31\]~696'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 } "NODE_NAME" } } { "db/alt_u_div_kke.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/alt_u_div_kke.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(1.400 ns) 27.700 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|add_sub_cella\[4\]~COUT 7 COMB LC6_E30 2 " "Info: 7: + IC(2.900 ns) + CELL(1.400 ns) = 27.700 ns; Loc. = LC6_E30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|add_sub_cella\[4\]~COUT'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.300 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_f9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_f9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 28.000 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|cout 8 COMB LC7_E30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 28.000 ns; Loc. = LC7_E30; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|cout'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout } "NODE_NAME" } } { "db/add_sub_f9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_f9c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 29.200 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|add_sub_cella\[5\]~140 9 COMB LC8_E30 8 " "Info: 9: + IC(0.000 ns) + CELL(1.200 ns) = 29.200 ns; Loc. = LC8_E30; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_f9c:add_sub_5\|add_sub_cella\[5\]~140'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 } "NODE_NAME" } } { "db/add_sub_f9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_f9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 34.900 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[37\]~706 10 COMB LC3_E31 3 " "Info: 10: + IC(3.000 ns) + CELL(2.700 ns) = 34.900 ns; Loc. = LC3_E31; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|StageOut\[37\]~706'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.700 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 } "NODE_NAME" } } { "db/alt_u_div_kke.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/alt_u_div_kke.tdf" 64 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 39.000 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[3\]~COUT 11 COMB LC2_E32 2 " "Info: 11: + IC(2.700 ns) + CELL(1.400 ns) = 39.000 ns; Loc. = LC2_E32; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[3\]~COUT'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.100 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_g9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_g9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 39.300 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[4\]~COUT 12 COMB LC3_E32 2 " "Info: 12: + IC(0.000 ns) + CELL(0.300 ns) = 39.300 ns; Loc. = LC3_E32; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[4\]~COUT'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_g9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_g9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 39.600 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[5\]~COUT 13 COMB LC4_E32 2 " "Info: 13: + IC(0.000 ns) + CELL(0.300 ns) = 39.600 ns; Loc. = LC4_E32; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[5\]~COUT'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_g9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_g9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 39.900 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|cout 14 COMB LC5_E32 1 " "Info: 14: + IC(0.000 ns) + CELL(0.300 ns) = 39.900 ns; Loc. = LC5_E32; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|cout'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout } "NODE_NAME" } } { "db/add_sub_g9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_g9c.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 41.100 ns lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[6\]~210 15 COMB LC6_E32 2 " "Info: 15: + IC(0.000 ns) + CELL(1.200 ns) = 41.100 ns; Loc. = LC6_E32; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_npl:auto_generated\|sign_div_unsign_9kh:divider\|alt_u_div_kke:divider\|add_sub_g9c:add_sub_6\|add_sub_cella\[6\]~210'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 } "NODE_NAME" } } { "db/add_sub_g9c.tdf" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/db/add_sub_g9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.000 ns) 45.900 ns Equal14~174 16 COMB LC2_E35 1 " "Info: 16: + IC(2.800 ns) + CELL(2.000 ns) = 45.900 ns; Loc. = LC2_E35; Fanout = 1; COMB Node = 'Equal14~174'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 Equal14~174 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 47.900 ns Equal14~164 17 COMB LC3_E35 1 " "Info: 17: + IC(0.000 ns) + CELL(2.000 ns) = 47.900 ns; Loc. = LC3_E35; Fanout = 1; COMB Node = 'Equal14~164'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal14~174 Equal14~164 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.100 ns Equal14~152 18 COMB LC1_E35 2 " "Info: 18: + IC(0.500 ns) + CELL(2.700 ns) = 51.100 ns; Loc. = LC1_E35; Fanout = 2; COMB Node = 'Equal14~152'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.200 ns" { Equal14~164 Equal14~152 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 227 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 56.300 ns indice~797 19 COMB LC1_E34 7 " "Info: 19: + IC(2.800 ns) + CELL(2.400 ns) = 56.300 ns; Loc. = LC1_E34; Fanout = 7; COMB Node = 'indice~797'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.200 ns" { Equal14~152 indice~797 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 61.900 ns indice\[0\]~818 20 COMB LC5_E35 1 " "Info: 20: + IC(2.900 ns) + CELL(2.700 ns) = 61.900 ns; Loc. = LC5_E35; Fanout = 1; COMB Node = 'indice\[0\]~818'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.600 ns" { indice~797 indice[0]~818 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 64.100 ns indice\[0\] 21 REG LC6_E35 20 " "Info: 21: + IC(0.500 ns) + CELL(1.700 ns) = 64.100 ns; Loc. = LC6_E35; Fanout = 20; REG Node = 'indice\[0\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.200 ns" { indice[0]~818 indice[0] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "36.100 ns ( 56.32 % ) " "Info: Total cell delay = 36.100 ns ( 56.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "28.000 ns ( 43.68 % ) " "Info: Total interconnect delay = 28.000 ns ( 43.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "64.100 ns" { indice[5] lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 Equal14~174 Equal14~164 Equal14~152 indice~797 indice[0]~818 indice[0] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "64.100 ns" { indice[5] lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 Equal14~174 Equal14~164 Equal14~152 indice~797 indice[0]~818 indice[0] } { 0.000ns 0.500ns 3.000ns 0.500ns 2.800ns 3.100ns 2.900ns 0.000ns 0.000ns 3.000ns 2.700ns 0.000ns 0.000ns 0.000ns 0.000ns 2.800ns 0.000ns 0.500ns 2.800ns 2.900ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 1.200ns 2.000ns 2.000ns 2.700ns 2.400ns 2.700ns 1.700ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 79 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns indice\[0\] 2 REG LC6_E35 20 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC6_E35; Fanout = 20; REG Node = 'indice\[0\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.100 ns" { clk indice[0] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[0] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 79 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns indice\[5\] 2 REG LC4_E33 14 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC4_E33; Fanout = 14; REG Node = 'indice\[5\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.100 ns" { clk indice[5] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[5] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[0] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[5] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "64.100 ns" { indice[5] lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 Equal14~174 Equal14~164 Equal14~152 indice~797 indice[0]~818 indice[0] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "64.100 ns" { indice[5] lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_d9c:add_sub_3|add_sub_cella[3]~27 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[24]~702 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~58 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_e9c:add_sub_4|add_sub_cella[4]~74 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[31]~696 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_f9c:add_sub_5|add_sub_cella[5]~140 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|StageOut[37]~706 lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[3]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[4]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[5]~COUT lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|cout lpm_divide:Mod0|lpm_divide_npl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_kke:divider|add_sub_g9c:add_sub_6|add_sub_cella[6]~210 Equal14~174 Equal14~164 Equal14~152 indice~797 indice[0]~818 indice[0] } { 0.000ns 0.500ns 3.000ns 0.500ns 2.800ns 3.100ns 2.900ns 0.000ns 0.000ns 3.000ns 2.700ns 0.000ns 0.000ns 0.000ns 0.000ns 2.800ns 0.000ns 0.500ns 2.800ns 2.900ns 0.500ns } { 0.000ns 2.700ns 2.700ns 2.700ns 2.700ns 2.700ns 1.400ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 1.200ns 2.000ns 2.000ns 2.700ns 2.400ns 2.700ns 1.700ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[0] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[0] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk indice[5] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out indice[5] } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memoria_video\[98\].nave botones\[0\] clk 36.500 ns register " "Info: tsu for register \"memoria_video\[98\].nave\" (data pin = \"botones\[0\]\", clock pin = \"clk\") is 36.500 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "47.800 ns + Longest pin register " "Info: + Longest pin to register delay is 47.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns botones\[0\] 1 PIN PIN_29 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_29; Fanout = 3; PIN Node = 'botones\[0\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { botones[0] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.700 ns) 22.500 ns process1~140 2 COMB LC1_B7 2 " "Info: 2: + IC(9.500 ns) + CELL(2.700 ns) = 22.500 ns; Loc. = LC1_B7; Fanout = 2; COMB Node = 'process1~140'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "12.200 ns" { botones[0] process1~140 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.400 ns) 26.600 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[0\] 3 COMB LC4_B6 2 " "Info: 3: + IC(2.700 ns) + CELL(1.400 ns) = 26.600 ns; Loc. = LC4_B6; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[0\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.100 ns" { process1~140 lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/dcse/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 26.900 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\] 4 COMB LC5_B6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.300 ns) = 26.900 ns; Loc. = LC5_B6; Fanout = 2; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[1\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/dcse/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 27.200 ns lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\] 5 COMB LC6_B6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.300 ns) = 27.200 ns; Loc. = LC6_B6; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|a_csnbuffer:result_node\|cout\[2\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/dcse/altera/quartus60/libraries/megafunctions/a_csnbuffer.tdf" 18 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 28.400 ns lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[3\] 6 COMB LC7_B6 1 " "Info: 6: + IC(0.000 ns) + CELL(1.200 ns) = 28.400 ns; Loc. = LC7_B6; Fanout = 1; COMB Node = 'lpm_add_sub:Add2\|addcore:adder\|unreg_res_node\[3\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/dcse/altera/quartus60/libraries/megafunctions/addcore.tdf" 95 16 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 33.600 ns aux~705 7 COMB LC4_B7 10 " "Info: 7: + IC(2.800 ns) + CELL(2.400 ns) = 33.600 ns; Loc. = LC4_B7; Fanout = 10; COMB Node = 'aux~705'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] aux~705 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 93 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 39.000 ns memoria_video~3755 8 COMB LC1_B6 8 " "Info: 8: + IC(2.700 ns) + CELL(2.700 ns) = 39.000 ns; Loc. = LC1_B6; Fanout = 8; COMB Node = 'memoria_video~3755'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.400 ns" { aux~705 memoria_video~3755 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.800 ns) + CELL(2.000 ns) 47.800 ns memoria_video\[98\].nave 9 REG LC3_C42 2 " "Info: 9: + IC(6.800 ns) + CELL(2.000 ns) = 47.800 ns; Loc. = LC3_C42; Fanout = 2; REG Node = 'memoria_video\[98\].nave'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "8.800 ns" { memoria_video~3755 memoria_video[98].nave } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "23.300 ns ( 48.74 % ) " "Info: Total cell delay = 23.300 ns ( 48.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "24.500 ns ( 51.26 % ) " "Info: Total interconnect delay = 24.500 ns ( 51.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "47.800 ns" { botones[0] process1~140 lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] aux~705 memoria_video~3755 memoria_video[98].nave } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "47.800 ns" { botones[0] botones[0]~out process1~140 lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] aux~705 memoria_video~3755 memoria_video[98].nave } { 0.000ns 0.000ns 9.500ns 2.700ns 0.000ns 0.000ns 0.000ns 2.800ns 2.700ns 6.800ns } { 0.000ns 10.300ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.700ns 2.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 79 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns reloj_botones 2 REG LC1_C12 30 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C12; Fanout = 30; REG Node = 'reloj_botones'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.500 ns" { clk reloj_botones } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 13.900 ns memoria_video\[98\].nave 3 REG LC3_C42 2 " "Info: 3: + IC(5.500 ns) + CELL(0.000 ns) = 13.900 ns; Loc. = LC3_C42; Fanout = 2; REG Node = 'memoria_video\[98\].nave'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.500 ns" { reloj_botones memoria_video[98].nave } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.94 % ) " "Info: Total cell delay = 4.300 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 69.06 % ) " "Info: Total interconnect delay = 9.600 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.900 ns" { clk reloj_botones memoria_video[98].nave } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "13.900 ns" { clk clk~out reloj_botones memoria_video[98].nave } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "47.800 ns" { botones[0] process1~140 lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] aux~705 memoria_video~3755 memoria_video[98].nave } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "47.800 ns" { botones[0] botones[0]~out process1~140 lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[0] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[1] lpm_add_sub:Add2|addcore:adder|a_csnbuffer:result_node|cout[2] lpm_add_sub:Add2|addcore:adder|unreg_res_node[3] aux~705 memoria_video~3755 memoria_video[98].nave } { 0.000ns 0.000ns 9.500ns 2.700ns 0.000ns 0.000ns 0.000ns 2.800ns 2.700ns 6.800ns } { 0.000ns 10.300ns 2.700ns 1.400ns 0.300ns 0.300ns 1.200ns 2.400ns 2.700ns 2.000ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.900 ns" { clk reloj_botones memoria_video[98].nave } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "13.900 ns" { clk clk~out reloj_botones memoria_video[98].nave } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk hsync hsync~reg0 15.900 ns register " "Info: tco from clock \"clk\" to destination pin \"hsync\" through register \"hsync~reg0\" is 15.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 79 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns hsync~reg0 2 REG LC1_F52 1 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC1_F52; Fanout = 1; REG Node = 'hsync~reg0'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.100 ns" { clk hsync~reg0 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk hsync~reg0 } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out hsync~reg0 } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.500 ns + Longest register pin " "Info: + Longest register to pin delay is 7.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hsync~reg0 1 REG LC1_F52 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_F52; Fanout = 1; REG Node = 'hsync~reg0'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { hsync~reg0 } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 305 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(5.000 ns) 7.500 ns hsync 2 PIN PIN_240 0 " "Info: 2: + IC(2.500 ns) + CELL(5.000 ns) = 7.500 ns; Loc. = PIN_240; Fanout = 0; PIN Node = 'hsync'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.500 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 66.67 % ) " "Info: Total cell delay = 5.000 ns ( 66.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 33.33 % ) " "Info: Total interconnect delay = 2.500 ns ( 33.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.500 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.500 ns" { hsync~reg0 hsync } { 0.000ns 2.500ns } { 0.000ns 5.000ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.000 ns" { clk hsync~reg0 } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.000 ns" { clk clk~out hsync~reg0 } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "7.500 ns" { hsync~reg0 hsync } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "7.500 ns" { hsync~reg0 hsync } { 0.000ns 2.500ns } { 0.000ns 5.000ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "pos_nave\[3\] botones\[1\] clk -6.900 ns register " "Info: th for register \"pos_nave\[3\]\" (data pin = \"botones\[1\]\", clock pin = \"clk\") is -6.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 13.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 13.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 79 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 79; CLK Node = 'clk'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns reloj_botones 2 REG LC1_C12 30 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C12; Fanout = 30; REG Node = 'reloj_botones'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.500 ns" { clk reloj_botones } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(0.000 ns) 13.900 ns pos_nave\[3\] 3 REG LC6_B7 2 " "Info: 3: + IC(5.500 ns) + CELL(0.000 ns) = 13.900 ns; Loc. = LC6_B7; Fanout = 2; REG Node = 'pos_nave\[3\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.500 ns" { reloj_botones pos_nave[3] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 30.94 % ) " "Info: Total cell delay = 4.300 ns ( 30.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 69.06 % ) " "Info: Total interconnect delay = 9.600 ns ( 69.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.900 ns" { clk reloj_botones pos_nave[3] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "13.900 ns" { clk clk~out reloj_botones pos_nave[3] } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.900 ns - Shortest pin register " "Info: - Shortest pin to register delay is 23.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns botones\[1\] 1 PIN PIN_28 3 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_28; Fanout = 3; PIN Node = 'botones\[1\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { botones[1] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(9.500 ns) + CELL(2.400 ns) 22.200 ns process1~138 2 COMB LC2_B7 28 " "Info: 2: + IC(9.500 ns) + CELL(2.400 ns) = 22.200 ns; Loc. = LC2_B7; Fanout = 28; COMB Node = 'process1~138'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "11.900 ns" { botones[1] process1~138 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.200 ns) 23.900 ns pos_nave\[3\] 3 REG LC6_B7 2 " "Info: 3: + IC(0.500 ns) + CELL(1.200 ns) = 23.900 ns; Loc. = LC6_B7; Fanout = 2; REG Node = 'pos_nave\[3\]'" {  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "1.700 ns" { process1~138 pos_nave[3] } "NODE_NAME" } } { "Space_Invaders_Ultimate.vhd" "" { Text "C:/Documents and Settings/julionl/Escritorio/Space_Invaders_Ultimate/Space_Invaders_Ultimate.vhd" 95 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.900 ns ( 58.16 % ) " "Info: Total cell delay = 13.900 ns ( 58.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.000 ns ( 41.84 % ) " "Info: Total interconnect delay = 10.000 ns ( 41.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "23.900 ns" { botones[1] process1~138 pos_nave[3] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "23.900 ns" { botones[1] botones[1]~out process1~138 pos_nave[3] } { 0.000ns 0.000ns 9.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 1.200ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "13.900 ns" { clk reloj_botones pos_nave[3] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "13.900 ns" { clk clk~out reloj_botones pos_nave[3] } { 0.000ns 0.000ns 4.100ns 5.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } } } { "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/dcse/altera/quartus60/win/TimingClosureFloorplan.fld" "" "23.900 ns" { botones[1] process1~138 pos_nave[3] } "NODE_NAME" } } { "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/dcse/altera/quartus60/win/Technology_Viewer.qrui" "23.900 ns" { botones[1] botones[1]~out process1~138 pos_nave[3] } { 0.000ns 0.000ns 9.500ns 0.500ns } { 0.000ns 10.300ns 2.400ns 1.200ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 17:57:49 2011 " "Info: Processing ended: Tue Jan 18 17:57:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
