
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/usergq/.synopsys_dv_prefs.tcl
set versionnum [clock format [clock seconds] -format %Y%m%d_%H%M%S]
20250606_115927
echo "Synthesis process begin at " $versionnum (YearMonthDate_HourMinuteSecond)
Synthesis process begin at  20250606_115927 (YearMonthDate_HourMinuteSecond)
#######################################################
# setup common project environment
#######################################################
source -echo -verbose ../ComEnvSetup.tcl
#######################################################
# FileName : ComEnvSetup.tcl                          #
# Project  : Project name                             #
# Tech Lib : lib name                                 #
# Syntax   : Tcl language                             #
# Author   : username                                 #
# Date     : date-moth-year                           #
# Description:                                        #
# set variables used in the whole design flow         #
#######################################################
#######################################################
# Define global path variables
#######################################################
set DesignTopName Top;#必改项
Top
set ProjPath /home/usergq/IC_prj/Frodo_DC;#必改项
/home/usergq/IC_prj/Frodo_DC
set StdPath /home/usergq/RFID_TSMC28_lib/STDCELL/tcbn28hpcplusbwp12t30p140ulvt_190a/tcbn28hpcplusbwp12t30p140ulvt_180a_ccs/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t30p140ulvt_180a 
/home/usergq/RFID_TSMC28_lib/STDCELL/tcbn28hpcplusbwp12t30p140ulvt_190a/tcbn28hpcplusbwp12t30p140ulvt_180a_ccs/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t30p140ulvt_180a
set IoPath /home/usergq/RFID_TSMC28_lib/IO 
/home/usergq/RFID_TSMC28_lib/IO
set MemPath /home/usergq/IC_prj/NOC/library/tong/lib_files
/home/usergq/IC_prj/NOC/library/tong/lib_files
set PllPath /home/usergq/IC_prj/NOC/library/tong/HL28HKPLL3200NS18A01P1/liberty
/home/usergq/IC_prj/NOC/library/tong/HL28HKPLL3200NS18A01P1/liberty
set LibTemp $ProjPath/syn/LibTemp	;#非必须项，仅作为搜索库文件时候的备选路径
/home/usergq/IC_prj/Frodo_DC/syn/LibTemp
#set HkPath  $ProjPath/../Library/HK
set SrcPath $ProjPath/src
/home/usergq/IC_prj/Frodo_DC/src
set SdcPath $ProjPath/sdc
/home/usergq/IC_prj/Frodo_DC/sdc
set PnrPath $ProjPath/pnr
/home/usergq/IC_prj/Frodo_DC/pnr
#######################################################
# DesignWare directory
#######################################################
#set DWPath /edatools/snps/syn10.03-SP5/libraries/syn
#set DWROOT /edatools/snps/syn10.03-SP5
set DWPath /opt/synopsys/syn_2018.06/syn/O-2018.06-SP1/libraries/syn
/opt/synopsys/syn_2018.06/syn/O-2018.06-SP1/libraries/syn
#set current_dc_shell_path [exec which dc_shell-t]
#set DWROOT [string range $current_dc_shell_path 0 [expr [string first "/${sh_arch}" $current_dc_shell_path] - 1]]
#set DWPath ${DWROOT}/libraries/syn
set search_path ".     $SrcPath     $StdPath     $IoPath      $LibTemp 		$DWPath     "
.     /home/usergq/IC_prj/Frodo_DC/src     /home/usergq/RFID_TSMC28_lib/STDCELL/tcbn28hpcplusbwp12t30p140ulvt_190a/tcbn28hpcplusbwp12t30p140ulvt_180a_ccs/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t30p140ulvt_180a     /home/usergq/RFID_TSMC28_lib/IO      /home/usergq/IC_prj/Frodo_DC/syn/LibTemp   /opt/synopsys/syn_2018.06/syn/O-2018.06-SP1/libraries/syn     
#######################################################
# Define library variables
#######################################################
# WLM declaration
#set WireLoadModelName ZeroWireload
#set WireLoadModeName segmented
#打开对应lib文件，检索operating_conditions，（）中即为此处所需--感觉变量可以删除
#set corner tt
#set corner ff
#set corner ffg
#set corner ss
set corner ssg
ssg
#set voltage v0p9
#set voltage v0p99
set voltage 0p81v
0p81v
#set temperature 0c
#set temperature 25c
#set temperature 85c
#set temperature -40c
set temperature 125c
125c
set wire_load_model basic
basic
#set wire_load_model ccs
#set wire_load_model ecsm
set OptCond ${corner}${voltage}${temperature}
ssg0p81v125c
set LibName  tcbn28hpcplusbwp12t30p140ulvt${OptCond}_ccs
tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs
set LibDbFile  ${LibName}.db
tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db
set LibList [list     $LibDbFile    ts1n28hpcphvtb320x36m4s_180a_tt1v25c.db     ts1n28hpcphvtb256x28m4s_180a_tt1v25c.db     tsdn28hpcpa4096x32m8m_130a_tt1v25c.db     ]    
tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db ts1n28hpcphvtb320x36m4s_180a_tt1v25c.db ts1n28hpcphvtb256x28m4s_180a_tt1v25c.db tsdn28hpcpa4096x32m8m_130a_tt1v25c.db
set DwLibList [list     dw_foundation.sldb     ]
dw_foundation.sldb
#######################################################
# Define design rule varialbes
#######################################################
set MaxArea 0;#与sdc文件重复？
0
set MaxCapacitance 1
1
set MaxTransition 0.5 ; # default 1.5 in library
0.5
set MaxFanout 10
10
#######################################################
# Define operating envirement variables
#######################################################
#set PortDriveCell PCI6BSW INV0_8TR40
#set PortDrivePin PAD
#set PortLoad PCI6BSW
set PortDriveCell BUFFD12
BUFFD12
set PortDrivePin I
I
set PortLoad BUFFD12
BUFFD12
#######################################################
# Clock gating varailbes define
#######################################################
set ClockGatingFanout 16
16
set ClockGatingSetup  0.1
0.1
set ClockGatingHold   0.1
0.1
set ClockGatingMinNum 4
4
#######################################################
# Variables about EDA tools
#######################################################
set sh_enable_page_mode true	;#分页显示
false
set designer {STLE:username}
STLE:username
set company "WXT"
WXT
alias h history
alias page_on {set sh_enable_page_mode true}
alias page_off {set sh_enable_page_mode false}
alias all_gone {remove_design -all}
history keep 100
100
set collection_result_display_limit 500
500
page_off
false
#######################################################
# File End
#######################################################
#######################################################
# setup the current project environment
#######################################################
source -echo -verbose ./scr/EnvsSetup.tcl
#######################################################
# define hdl source list file
#######################################################
set HDLFileList $SrcPath/${DesignTopName}_rtl.lst;#filelist\u547d\u540d\u8981\u5bf9\u5e94
/home/usergq/IC_prj/Frodo_DC/src/Top_rtl.lst
#######################################################
# define synthesis result store path
#######################################################
set ProjSynPath $ProjPath/syn
/home/usergq/IC_prj/Frodo_DC/syn
set RptFilePath $ProjSynPath/rpt
/home/usergq/IC_prj/Frodo_DC/syn/rpt
set OutputPath  $ProjSynPath/result
/home/usergq/IC_prj/Frodo_DC/syn/result
#######################################################
# define synthsis stratage variable
#######################################################
set ChipWorkMode SYN ; # FUN, TEST					#\u7ea6\u675f\u4e86sdc\u6587\u4ef6\u547d\u540d
SYN
set DesignFlowStage SYN ; # SYN PRE POST		#\u4e0d\u540c\u9636\u6bb5\u7684\u65f6\u949f\u3001rst\u7ea6\u675f\u4e0d\u540c
SYN
#set ClkMargin 1.2 ; # This number must larger than 1
set TestReadySyn false ; # true/false				#Test-ready compile\u662f\u5426\u5f00\u542f\u2014\u2014\u2014\u2014compile\u65f6\u6709\u65e0-scan\u9009\u9879
false
#[-scan]: Enables the examination of the impact of scan insertion on 
# mission-mode constraints during optimization, as in a normal compile.
# Use this option to replace all sequential elements during optimization.
set ClockGatingSyn false ; # true/false			#\u662f\u5426\u5f00\u542f\u95e8\u63a7\u65f6\u949f\u4f18\u5316
false
set SuppressWarning false ; # true/false		#Disables printing of one or more informational or warning messages.
false
#######################################################
# define library
#######################################################
set target_library "$LibDbFile"
tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db
set synthetic_library "$DwLibList"
dw_foundation.sldb
set link_library " *     $LibList     $synthetic_library     "
 *     tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db ts1n28hpcphvtb320x36m4s_180a_tt1v25c.db ts1n28hpcphvtb256x28m4s_180a_tt1v25c.db tsdn28hpcpa4096x32m8m_130a_tt1v25c.db     dw_foundation.sldb     
#remove synthetic_library from link_library
#set symbol_library ""			;#\u8fd0\u884cDesign Vision\u56fe\u5f62\u754c\u9762\u67e5\u770b\u95e8\u7ea7\u7f51\u8868\u65f6\u9700\u8981
#######################################################
# set don't use cell				#\u7efc\u5408\u65f6\u907f\u514d\u4f7f\u7528\u7684\u6807\u51c6\u5355\u5143\uff08\u57fa\u4e8e\u529f\u8017\u3001\u5de5\u827a\u7b49\u8003\u8651\uff09
#######################################################
#set_dont_use [list #     scs8lp_buscells_ss_1.55v_-40C/scs8lp_bus* #     scs8lp_diodes/scs8lp_diode* #     scs8lp_ss_1.55v_-40C/scs8lp_dly* #     scs8lp_ss_1.55v_-40C/scs8lp_clk* #     scs8lp_ss_1.55v_-40C/scs8lp_einv* #     scs8lp_ss_1.55v_-40C/scs8lp_ebufn* #     scs8lp_ss_1.55v_-40C/scs8lp_bufinv* #     scs8lp_ss_1.55v_-40C/scs8lp_bufbuf* #     scs8lp_ss_1.55v_-40C/scs8lp_lsbuf* #     scs8lp_ss_1.55v_-40C/scs8lp_buflp* #     scs8lp_ss_1.55v_-40C/scs8lp_bufkapwr* #     scs8lp_ss_1.55v_-40C/scs8lp_invkapwr* #     scs8lp_ss_1.55v_-40C/scs8lp_invlp* #     scs8lp_ss_1.55v_-40C/scs8lp_inputiso* #     scs8lp_ss_1.55v_-40C/scs8lp_iso* #     scs8lp_ss_1.55v_-40C/scs8lp_sleep* #     scs8lp_ss_1.55v_-40C/scs8lp_srdl* #     scs8lp_ss_1.55v_-40C/scs8lp_srsdf* #     scs8lp_ss_1.55v_-40C/scs8lp_sreg* #     scs8lp_ss_1.55v_-40C/scs8lp_dfbb* #     scs8lp_ss_1.55v_-40C/scs8lp_conb_*
#     ]
#set_dont_use fs90a_c_generic_core_ss2p25v125c/HA1
#set_dont_use fs90a_c_generic_core_ss2p25v125c/HA1P
#set_dont_use fs90a_c_generic_core_ss2p25v125c/HA1T
#set_dont_use fs90a_c_generic_core_ss2p25v125c/HA1S
# clock buffer, inverter, delay cells
#    set_dont_use "${MaxLibName}/*EDFF* ${MaxLibName}/*CLK* ${MaxLibName}/HOLD* ${MaxLibName}/DL* ${MaxLibName}/*XLM"
# tiehigh, tielow cells
#    set_dont_use ""
# other cells
#    set_dont_use ""
#remove_attribute "${MaxLibName}/TIE*" dont_touch
#remove_attribute "${MaxLibName}/TIE*" dont_use
#######################################################
# clock gating cell
#######################################################
if { $ClockGatingSyn == "true" } {
    set power_driven_clock_gating true;#\u9009\u9879\u4e3atrue\u65f6\uff0c\u914d\u5408\u7f16\u8bd1(compile)\u65f6-gate_clock\u9009\u9879\uff0c\u4f7f\u5bf9\u95e8\u63a7\u65f6\u949f\u7684\u4f18\u5316\u57fa\u4e8e switching activity and dynamic power of the register banks
#    set power_cg_all_registers true
#    set power_remove_redundant_clock_gates false
}
#######################################################
# Suppress Warnings message			#\u5982\u4f55\u627ewarning\u7f16\u53f7\uff1f
#######################################################
# OPT-1006 # (warning) Pad %s connected to port %s is donttouch. No optimization done.
# OPT-1022 # (warning) IO pad %s is unusable: unknown logic function.
# VER-130 # (warning) %s Intraassignment delays for nonblocking assignments are ignored.
# VER-173 # (warning) %s delays for continuous assignment are ignored.
# VER-311 # (warning) %s Parameter range specification is new feature of Verilog 2001. Synthesis and non-Verilog 2001 compatible simulation may have different results.
# VER-314 # (warning) %s Starting with the 2000.11-1 release, the Presto Verilog reader treats Verilog integer types as signed; synthesized result may not match earlier versions of HDL Compiler.
# VER-318 # (warning) %s %s to %s %s occurs.
# Implicitly converts an unsigned expression to a signed expression
# Implicitly converts a signed expression to an unsigned expression
# Assigns an unsigned right side to a signed left side
# Assigns a signed right side to an unsigned left side.
# VER-936 # (warning) %s the undeclared symbol %s assumed to have the default net type, which is %s.
# VER-1000 # (warning) The hdlin_enable_presto variable will be ignored in a future release.
# ELAB-311 # (warning) %s DEFAULT branch of CASE statement cannot be reached.
# UID-401 # (warning) Design rule attributes from the driving cell will be set on the port.
# TIM-128 # (warning) No controlling value could be found for the clock gating cell %s for the clock pin %s.
# TIM-141 # (warning) Gated clock latch is not created for cell %s on pin %s in design %s.
suppress_message VER-130
suppress_message ELAB-311
if { $SuppressWarning == "true" } {
    suppress_message OPT-1006
    suppress_message OPT-1022
    suppress_message VER-130
    suppress_message VER-173
    suppress_message VER-311
    suppress_message VER-314
    suppress_message VER-318
    suppress_message VER-936
    suppress_message VER-1000
    suppress_message ELAB-311
    suppress_message UID-401
    suppress_message TIM-128
    suppress_message TIM-141
}
#######################################################
# set SVF File
#######################################################
#svf\u6587\u4ef6\uff1a\u8bb0\u5f55\u7efc\u5408\u5de5\u5177\u5bf9\u8bbe\u8ba1\u8fdb\u884c\u4e86\u54ea\u4e9b\u4f18\u5316\uff0cfm\u5de5\u5177\u8bfb\u8fdb\u8fd9\u4e9b\u53d8\u5316\u624d\u80fd\u6bd4\u5bf9RTL\u5230\u7f51\u8868;
#set_svf\u6307\u5b9asvf\u6587\u4ef6\u540d\u5b57\u548c\u8f93\u51fa\u8def\u5f84
set_svf ${OutputPath}/${DesignTopName}_syn.svf
1
#######################################################
# Synopsys variables for Cadence compatibility
#######################################################
define_design_lib WORK -path ./temp;#\u5c06\u8bbe\u8ba1\u5e93WORK\u6620\u5c04\u5230\u6307\u5b9a\u76ee\u5f55\u3002\u8be5\u76ee\u5f55\u7528\u4e8e\u5b58\u50a8\u8bbe\u8ba1\u7684\u4e2d\u95f4\u8868\u793a\u3002\uff08\u8fd9\u91cc\u6ca1\u5565\u7528\u5427..\uff09
1
set cache_write ./temp;#\u7f13\u5b58\u76ee\u5f55
./temp
set cache_read ./temp
./temp
#set cache_write .
#set cache_read .
set compile_log_format {%elap_time %trials %mem %wns %max_delay %min_delay %tns %drc %area %group_path %endpoint}
%elap_time %trials %mem %wns %max_delay %min_delay %tns %drc %area %group_path %endpoint
set hdlin_enable_vpp           "true"
Information: Variable 'hdlin_enable_vpp' is obsolete and is being ignored. (INFO-100)
true
set hdlin_check_no_latch       "true"
true
set edifout_netlist_only       "true"
true
set enable_edif_netlist_writer "true"
true
set change_names_dont_change_bus_members "true"
true
set hdlin_infer_complex_set_reset     "true"
Information: Use of Variable 'hdlin_infer_complex_set_reset' is not recommended. This variable will be obsolete in a future release. (INFO-101)
true
set edifout_target_system     "cadence"
cadence
set edifout_top_level_symbol  "true"
true
set bus_extraction_style      "%s\[%d:%d\]"
%s[%d:%d]
set bus_inference_style       "%s\[%d\]"
%s[%d]
set bus_naming_style          "%s\[%d\]"
%s[%d]
set bus_range_separator_style ":"
:
set edifout_skip_port_implementations "false"
false
set edifout_translate_origin      "center"
center
set edifout_instantiate_ports     "true"
true
set edifout_external              "true"
true
set edifout_merge_libraries       "false"
false
set edifout_no_array              "false"
false
set edifout_netlist_only          "false"
false
set duplicate_ports               "false"
false
set write_name_nets_same_as_ports "true"
true
set single_group_per_sheet        "true"
true
set use_port_name_for_oscs        "false"
false
set gen_match_ripper_wire_widths  "true"
true
set sh_enable_line_editing true
true
set high_fanout_net_threshold 0
0
#*****************************
set bind_unused_hierarchical_pins FALSE
FALSE
# this is a hiden variable 
#set dont_bind_unused_pins_to_logic_constant true
#######################################################
# other variables
#######################################################
set verilogout_single_bit false
false
set verilogout_higher_designs_first true
true
set verilogout_equation false
false
set verilogout_no_tri true
true
set verilogout_single_bit false
false
#set verilogout_show_unconnected_pins true
set timing_enable_multiple_clocks_per_reg true
true
#set compile_automatic_clock_phase_inference none
#set access_internal_pins true
# Synopsys internal variables, used for formal verification debug
set extra_svf_gat_dp true
true
set synlib_dwgen_svf_updates true
true
printvar extra_svf_gat_dp
extra_svf_gat_dp     = "true"
printvar synlib_dwgen_svf_updates
synlib_dwgen_svf_updates = "true"
set compile_seqmap_identify_shift_registers false
false
set compile_seqmap_identify_shift_registers_with_synchronous_logic false
false
set enable_recovery_removal_arcs true
true
#######################################################
# define name rules ---\u53ef\u4ee5\u5ffd\u7565
#######################################################
define_name_rules cadence -type port     -equal_ports_nets     -allowed {a-z A-Z 0-9 _ []}     -first_restrict {0-9 _}     -last_restrict "_"
1
define_name_rules cadence -type cell     -allowed {a-z A-Z 0-9 _ }     -first_restrict {0-9 _}     -last_restrict "_"     -map {{{"*cell*","u"}, {"*-return","ret"},{"\[", "_"}, {"\]", ""},     {"tr0_en_reg_reg","tr0_en_reg_inst"},{"tr0_en_reg", "tr0_en_inst1"}}}
1
define_name_rules cadence -type net     -allowed "a-zA-Z0-9_"     -case_insensitive     -equal_ports_nets     -first_restricted "0-9_"     -last_restricted "_"     -max_length 256
1
define_name_rules slash -restricted {/} -replacement_char {.}
1
#######################################################
# multiple cores to run
#######################################################
set_host_options -max_cores 16
1
1
#######################################################
# read in hdl source code
#######################################################
source -echo -verbose ./scr/DesignReadin.tcl
#######################################################
# Readin design 
#######################################################
set RTLFileList [exec cat $HDLFileList];#execute：保证Linux指令cat可以运行成功
./adder_frodo.v
./AddrLUT.v
./AGU.v
./AGU_hash.v
./Bus.v
./chiiota.v
./Control.v
./Core.v
./Datapre.v
./Decode.v
./dpsram4096x64.v
./DRAM1.v
./DRAM2.v
./DRAM3.v
./DRAM4.v
./DRAM5.v
./DRAM6.v
./DRAM7.v
./DRAM8.v
./Encode.v
./full_adder.v
./half_adder.v
./hash_out_buffer.v
./keccak.v
./Macs.v
./no_carry_adder.v
./pre_theta.v
./sample.v
./spsram256x28.v
./spsram320x36.v
./sync_rom.v
./theta.v
./Top.v
./Transpose.v
./ucontrol.v
#依次取filelist中各行代码，读入RTL代码
foreach rtlfile $RTLFileList {
    if { [file exists $SrcPath/$rtlfile] == 1 } {
        if { [file extension $rtlfile ] == ".v" || [file extension $rtlfile ] == ".define" || [file extension $rtlfile] == ".inc" } {
            echo "\n\n\nPerform $rtlfile Reading ..........................\n\n\n"
            analyze -f verilog $SrcPath/$rtlfile >> $RptFilePath/analyze.rpt
            #read_verilog $SrcPath/$rtlfile >> $RptFilePath/analyze.rpt
        } elseif { [file extension $rtlfile] == ".vhdl" || [file extension $rtlfile] == ".vhd" } {
            echo "\n\n\nPerform $rtlfile Reading ..........................\n\n\n"
            analyze -f vhdl $SrcPath/$rtlfile
        } else {
            echo "\n\n\nFailed readin: File $rtlfile can not be recognized\n\n\n"
            quit
        }
    } else {
        echo "\n\nCan not find file $rtlfile! Please check it.\n\n"
        quit
    }
}



Perform ./adder_frodo.v Reading ..........................






Perform ./AddrLUT.v Reading ..........................






Perform ./AGU.v Reading ..........................






Perform ./AGU_hash.v Reading ..........................






Perform ./Bus.v Reading ..........................






Perform ./chiiota.v Reading ..........................






Perform ./Control.v Reading ..........................






Perform ./Core.v Reading ..........................






Perform ./Datapre.v Reading ..........................






Perform ./Decode.v Reading ..........................






Perform ./dpsram4096x64.v Reading ..........................






Perform ./DRAM1.v Reading ..........................






Perform ./DRAM2.v Reading ..........................






Perform ./DRAM3.v Reading ..........................






Perform ./DRAM4.v Reading ..........................






Perform ./DRAM5.v Reading ..........................






Perform ./DRAM6.v Reading ..........................






Perform ./DRAM7.v Reading ..........................






Perform ./DRAM8.v Reading ..........................






Perform ./Encode.v Reading ..........................






Perform ./full_adder.v Reading ..........................






Perform ./half_adder.v Reading ..........................






Perform ./hash_out_buffer.v Reading ..........................






Perform ./keccak.v Reading ..........................






Perform ./Macs.v Reading ..........................






Perform ./no_carry_adder.v Reading ..........................






Perform ./pre_theta.v Reading ..........................






Perform ./sample.v Reading ..........................






Perform ./spsram256x28.v Reading ..........................






Perform ./spsram320x36.v Reading ..........................






Perform ./sync_rom.v Reading ..........................






Perform ./theta.v Reading ..........................






Perform ./Top.v Reading ..........................






Perform ./Transpose.v Reading ..........................






Perform ./ucontrol.v Reading ..........................



elaborate $DesignTopName > $RptFilePath/elaborate.rpt
#for the way of analyze load rtlfiles, the list_design works only after elaborate
current_design $DesignTopName
Current design is 'Top'.
{Top}
change_name -rules verilog
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
change_name -rules cadence
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
change_name -rules slash
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
change_name -verbose -hier -rules cadence
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
Core            cell    state_reg[2]            state_reg_2
Core            cell    state_reg[1]            state_reg_1
Core            cell    state_reg[0]            state_reg_0
Core            cell    level_reg_reg[1]        level_reg_reg_1
Core            cell    level_reg_reg[0]        level_reg_reg_0
Core            cell    mode_reg_reg[1]         mode_reg_reg_1
Core            cell    mode_reg_reg[0]         mode_reg_reg_0
Core            cell    pc_reg[7]               pc_reg_7
Core            cell    pc_reg[6]               pc_reg_6
Core            cell    pc_reg[5]               pc_reg_5
Core            cell    pc_reg[4]               pc_reg_4
Core            cell    pc_reg[3]               pc_reg_3
Core            cell    pc_reg[2]               pc_reg_2
Core            cell    pc_reg[1]               pc_reg_1
Core            cell    pc_reg[0]               pc_reg_0
Core            net     *Logic1*                n_Logic1_
Core            net     *Logic0*                n_Logic0_
dpsram4096X64   net     *Logic1*                n_Logic1_
dpsram4096X64   net     *Logic0*                n_Logic0_
Control         cell    state_reg[1]            state_reg_1
Control         cell    state_reg[0]            state_reg_0
Control         cell    inst_reg_reg[27]        inst_reg_reg_27
Control         cell    inst_reg_reg[26]        inst_reg_reg_26
Control         cell    inst_reg_reg[25]        inst_reg_reg_25
Control         cell    inst_reg_reg[24]        inst_reg_reg_24
Control         cell    inst_reg_reg[23]        inst_reg_reg_23
Control         cell    inst_reg_reg[22]        inst_reg_reg_22
Control         cell    inst_reg_reg[21]        inst_reg_reg_21
Control         cell    inst_reg_reg[20]        inst_reg_reg_20
Control         cell    inst_reg_reg[19]        inst_reg_reg_19
Control         cell    inst_reg_reg[18]        inst_reg_reg_18
Control         cell    inst_reg_reg[17]        inst_reg_reg_17
Control         cell    inst_reg_reg[16]        inst_reg_reg_16
Control         cell    inst_reg_reg[15]        inst_reg_reg_15
Control         cell    inst_reg_reg[14]        inst_reg_reg_14
Control         cell    inst_reg_reg[13]        inst_reg_reg_13
Control         cell    inst_reg_reg[12]        inst_reg_reg_12
Control         cell    inst_reg_reg[11]        inst_reg_reg_11
Control         cell    inst_reg_reg[10]        inst_reg_reg_10
Control         cell    inst_reg_reg[9]         inst_reg_reg_9
Control         cell    inst_reg_reg[8]         inst_reg_reg_8
Control         cell    inst_reg_reg[7]         inst_reg_reg_7
Control         cell    inst_reg_reg[5]         inst_reg_reg_5
Control         cell    inst_reg_reg[3]         inst_reg_reg_3
Control         cell    inst_reg_reg[2]         inst_reg_reg_2
Control         cell    inst_reg_reg[1]         inst_reg_reg_1
Control         cell    inst_reg_reg[0]         inst_reg_reg_0
Control         cell    ID_cnt_reg[2]           ID_cnt_reg_2
Control         cell    ID_cnt_reg[1]           ID_cnt_reg_1
Control         cell    ID_cnt_reg[0]           ID_cnt_reg_0
Control         cell    A_addr_start_reg[13]    A_addr_start_reg_13
Control         cell    A_addr_start_reg[12]    A_addr_start_reg_12
Control         cell    A_addr_start_reg[11]    A_addr_start_reg_11
Control         cell    A_addr_start_reg[10]    A_addr_start_reg_10
Control         cell    A_addr_start_reg[9]     A_addr_start_reg_9
Control         cell    A_addr_start_reg[8]     A_addr_start_reg_8
Control         cell    A_addr_start_reg[7]     A_addr_start_reg_7
Control         cell    A_addr_start_reg[6]     A_addr_start_reg_6
Control         cell    A_addr_start_reg[5]     A_addr_start_reg_5
Control         cell    A_addr_start_reg[4]     A_addr_start_reg_4
Control         cell    A_addr_start_reg[3]     A_addr_start_reg_3
Control         cell    A_addr_start_reg[2]     A_addr_start_reg_2
Control         cell    A_addr_start_reg[1]     A_addr_start_reg_1
Control         cell    A_addr_start_reg[0]     A_addr_start_reg_0
Control         cell    C_addr_start_reg[13]    C_addr_start_reg_13
Control         cell    C_addr_start_reg[12]    C_addr_start_reg_12
Control         cell    C_addr_start_reg[11]    C_addr_start_reg_11
Control         cell    C_addr_start_reg[10]    C_addr_start_reg_10
Control         cell    C_addr_start_reg[9]     C_addr_start_reg_9
Control         cell    C_addr_start_reg[8]     C_addr_start_reg_8
Control         cell    C_addr_start_reg[7]     C_addr_start_reg_7
Control         cell    C_addr_start_reg[6]     C_addr_start_reg_6
Control         cell    C_addr_start_reg[5]     C_addr_start_reg_5
Control         cell    C_addr_start_reg[4]     C_addr_start_reg_4
Control         cell    C_addr_start_reg[3]     C_addr_start_reg_3
Control         cell    C_addr_start_reg[2]     C_addr_start_reg_2
Control         cell    C_addr_start_reg[1]     C_addr_start_reg_1
Control         cell    C_addr_start_reg[0]     C_addr_start_reg_0
Control         cell    D_addr_start_reg[13]    D_addr_start_reg_13
Control         cell    D_addr_start_reg[12]    D_addr_start_reg_12
Control         cell    D_addr_start_reg[11]    D_addr_start_reg_11
Control         cell    D_addr_start_reg[10]    D_addr_start_reg_10
Control         cell    D_addr_start_reg[9]     D_addr_start_reg_9
Control         cell    D_addr_start_reg[8]     D_addr_start_reg_8
Control         cell    D_addr_start_reg[7]     D_addr_start_reg_7
Control         cell    D_addr_start_reg[6]     D_addr_start_reg_6
Control         cell    D_addr_start_reg[5]     D_addr_start_reg_5
Control         cell    D_addr_start_reg[4]     D_addr_start_reg_4
Control         cell    D_addr_start_reg[3]     D_addr_start_reg_3
Control         cell    D_addr_start_reg[2]     D_addr_start_reg_2
Control         cell    D_addr_start_reg[1]     D_addr_start_reg_1
Control         cell    D_addr_start_reg[0]     D_addr_start_reg_0
Control         cell    control_addr_reg[11]    control_addr_reg_11
Control         cell    control_addr_reg[10]    control_addr_reg_10
Control         cell    control_addr_reg[9]     control_addr_reg_9
Control         cell    control_addr_reg[8]     control_addr_reg_8
Control         cell    control_addr_reg[7]     control_addr_reg_7
Control         cell    control_addr_reg[6]     control_addr_reg_6
Control         cell    control_addr_reg[5]     control_addr_reg_5
Control         cell    control_addr_reg[4]     control_addr_reg_4
Control         cell    control_addr_reg[3]     control_addr_reg_3
Control         cell    control_addr_reg[2]     control_addr_reg_2
Control         cell    control_addr_reg[1]     control_addr_reg_1
Control         cell    control_addr_reg[0]     control_addr_reg_0
Control         cell    B_addr_start_reg[13]    B_addr_start_reg_13
Control         cell    B_addr_start_reg[12]    B_addr_start_reg_12
Control         cell    B_addr_start_reg[11]    B_addr_start_reg_11
Control         cell    B_addr_start_reg[10]    B_addr_start_reg_10
Control         cell    B_addr_start_reg[9]     B_addr_start_reg_9
Control         cell    B_addr_start_reg[8]     B_addr_start_reg_8
Control         cell    B_addr_start_reg[7]     B_addr_start_reg_7
Control         cell    B_addr_start_reg[6]     B_addr_start_reg_6
Control         cell    B_addr_start_reg[5]     B_addr_start_reg_5
Control         cell    B_addr_start_reg[4]     B_addr_start_reg_4
Control         cell    B_addr_start_reg[3]     B_addr_start_reg_3
Control         cell    B_addr_start_reg[2]     B_addr_start_reg_2
Control         cell    B_addr_start_reg[1]     B_addr_start_reg_1
Control         cell    B_addr_start_reg[0]     B_addr_start_reg_0
Control         cell    mem_wen_reg_reg[0]      mem_wen_reg_reg_0
Control         cell    mem_wen_reg_reg[1]      mem_wen_reg_reg_1
Control         cell    mem_wen_reg_reg[2]      mem_wen_reg_reg_2
Control         cell    mem_wen_reg_reg[3]      mem_wen_reg_reg_3
Control         cell    wr_src_reg[2]           wr_src_reg_2
Control         cell    wr_src_reg[1]           wr_src_reg_1
Control         cell    wr_src_reg[0]           wr_src_reg_0
Control         cell    upc_start_reg[8]        upc_start_reg_8
Control         cell    upc_start_reg[7]        upc_start_reg_7
Control         cell    upc_start_reg[6]        upc_start_reg_6
Control         cell    upc_start_reg[5]        upc_start_reg_5
Control         cell    upc_start_reg[4]        upc_start_reg_4
Control         cell    upc_start_reg[3]        upc_start_reg_3
Control         cell    upc_start_reg[2]        upc_start_reg_2
Control         cell    upc_start_reg[1]        upc_start_reg_1
Control         cell    upc_start_reg[0]        upc_start_reg_0
Control         cell    uinst_addr_reg[11]      uinst_addr_reg_11
Control         cell    uinst_addr_reg[10]      uinst_addr_reg_10
Control         cell    uinst_addr_reg[9]       uinst_addr_reg_9
Control         cell    uinst_addr_reg[8]       uinst_addr_reg_8
Control         cell    uinst_addr_reg[7]       uinst_addr_reg_7
Control         cell    uinst_addr_reg[6]       uinst_addr_reg_6
Control         cell    uinst_addr_reg[5]       uinst_addr_reg_5
Control         cell    uinst_addr_reg[4]       uinst_addr_reg_4
Control         cell    uinst_addr_reg[3]       uinst_addr_reg_3
Control         cell    uinst_addr_reg[2]       uinst_addr_reg_2
Control         cell    uinst_addr_reg[1]       uinst_addr_reg_1
Control         cell    uinst_addr_reg[0]       uinst_addr_reg_0
Control         cell    loop_1_reg[10]          loop_1_reg_10
Control         cell    loop_1_reg[9]           loop_1_reg_9
Control         cell    loop_1_reg[8]           loop_1_reg_8
Control         cell    loop_1_reg[7]           loop_1_reg_7
Control         cell    loop_1_reg[6]           loop_1_reg_6
Control         cell    loop_1_reg[5]           loop_1_reg_5
Control         cell    loop_1_reg[4]           loop_1_reg_4
Control         cell    loop_1_reg[3]           loop_1_reg_3
Control         cell    loop_1_reg[2]           loop_1_reg_2
Control         cell    loop_1_reg[1]           loop_1_reg_1
Control         cell    loop_1_reg[0]           loop_1_reg_0
Control         cell    loop_0_reg[10]          loop_0_reg_10
Control         cell    loop_0_reg[9]           loop_0_reg_9
Control         cell    loop_0_reg[8]           loop_0_reg_8
Control         cell    loop_0_reg[7]           loop_0_reg_7
Control         cell    loop_0_reg[6]           loop_0_reg_6
Control         cell    loop_0_reg[5]           loop_0_reg_5
Control         cell    loop_0_reg[4]           loop_0_reg_4
Control         cell    loop_0_reg[3]           loop_0_reg_3
Control         cell    loop_0_reg[2]           loop_0_reg_2
Control         cell    loop_0_reg[1]           loop_0_reg_1
Control         cell    loop_0_reg[0]           loop_0_reg_0
Control         cell    loop_3_reg[10]          loop_3_reg_10
Control         cell    loop_3_reg[9]           loop_3_reg_9
Control         cell    loop_3_reg[8]           loop_3_reg_8
Control         cell    loop_3_reg[7]           loop_3_reg_7
Control         cell    loop_3_reg[6]           loop_3_reg_6
Control         cell    loop_3_reg[5]           loop_3_reg_5
Control         cell    loop_3_reg[4]           loop_3_reg_4
Control         cell    loop_3_reg[3]           loop_3_reg_3
Control         cell    loop_3_reg[2]           loop_3_reg_2
Control         cell    loop_3_reg[1]           loop_3_reg_1
Control         cell    loop_3_reg[0]           loop_3_reg_0
Control         cell    loop_2_reg[10]          loop_2_reg_10
Control         cell    loop_2_reg[9]           loop_2_reg_9
Control         cell    loop_2_reg[8]           loop_2_reg_8
Control         cell    loop_2_reg[7]           loop_2_reg_7
Control         cell    loop_2_reg[6]           loop_2_reg_6
Control         cell    loop_2_reg[5]           loop_2_reg_5
Control         cell    loop_2_reg[4]           loop_2_reg_4
Control         cell    loop_2_reg[3]           loop_2_reg_3
Control         cell    loop_2_reg[2]           loop_2_reg_2
Control         cell    loop_2_reg[1]           loop_2_reg_1
Control         cell    loop_2_reg[0]           loop_2_reg_0
Control         cell    loop_4_reg[10]          loop_4_reg_10
Control         cell    loop_4_reg[9]           loop_4_reg_9
Control         cell    loop_4_reg[8]           loop_4_reg_8
Control         cell    loop_4_reg[7]           loop_4_reg_7
Control         cell    loop_4_reg[6]           loop_4_reg_6
Control         cell    loop_4_reg[5]           loop_4_reg_5
Control         cell    loop_4_reg[4]           loop_4_reg_4
Control         cell    loop_4_reg[3]           loop_4_reg_3
Control         cell    loop_4_reg[2]           loop_4_reg_2
Control         cell    loop_4_reg[1]           loop_4_reg_1
Control         cell    loop_4_reg[0]           loop_4_reg_0
Control         cell    hash_di_len_reg[10]     hash_di_len_reg_10
Control         cell    hash_di_len_reg[9]      hash_di_len_reg_9
Control         cell    hash_di_len_reg[8]      hash_di_len_reg_8
Control         cell    hash_di_len_reg[7]      hash_di_len_reg_7
Control         cell    hash_di_len_reg[6]      hash_di_len_reg_6
Control         cell    hash_di_len_reg[5]      hash_di_len_reg_5
Control         cell    hash_di_len_reg[4]      hash_di_len_reg_4
Control         cell    hash_di_len_reg[3]      hash_di_len_reg_3
Control         cell    hash_di_len_reg[2]      hash_di_len_reg_2
Control         cell    hash_di_len_reg[1]      hash_di_len_reg_1
Control         cell    hash_di_len_reg[0]      hash_di_len_reg_0
Control         cell    hash_agu_mode_reg[2]    hash_agu_mode_reg_2
Control         cell    hash_agu_mode_reg[1]    hash_agu_mode_reg_1
Control         cell    hash_agu_mode_reg[0]    hash_agu_mode_reg_0
Control         cell    A_line_index_reg[15]    A_line_index_reg_15
Control         cell    A_line_index_reg[14]    A_line_index_reg_14
Control         cell    A_line_index_reg[13]    A_line_index_reg_13
Control         cell    A_line_index_reg[12]    A_line_index_reg_12
Control         cell    A_line_index_reg[11]    A_line_index_reg_11
Control         cell    A_line_index_reg[10]    A_line_index_reg_10
Control         cell    A_line_index_reg[9]     A_line_index_reg_9
Control         cell    A_line_index_reg[8]     A_line_index_reg_8
Control         cell    A_line_index_reg[7]     A_line_index_reg_7
Control         cell    A_line_index_reg[6]     A_line_index_reg_6
Control         cell    A_line_index_reg[5]     A_line_index_reg_5
Control         cell    A_line_index_reg[4]     A_line_index_reg_4
Control         cell    A_line_index_reg[3]     A_line_index_reg_3
Control         cell    A_line_index_reg[2]     A_line_index_reg_2
Control         cell    A_line_index_reg[1]     A_line_index_reg_1
Control         cell    A_line_index_reg[0]     A_line_index_reg_0
Control         net     inst_5                  inst[5]
Control         net     inst_3                  inst[3]
Control         net     inst_2                  inst[2]
Control         net     inst_1                  inst[1]
Control         net     inst_0                  inst[0]
Control         net     *Logic1*                n_Logic1_
Control         net     *Logic0*                n_Logic0_
Encode          net     *Logic0*                n_Logic0_
Decode          net     *Logic1*                n_Logic1_
Decode          net     *Logic0*                n_Logic0_
Macs            net     *Logic1*                n_Logic1_
sample          cell    sample_out_reg[7]       sample_out_reg_7
sample          cell    sample_out_reg[6]       sample_out_reg_6
sample          cell    sample_out_reg[5]       sample_out_reg_5
sample          cell    sample_out_reg[4]       sample_out_reg_4
sample          cell    sample_out_reg[3]       sample_out_reg_3
sample          cell    sample_out_reg[2]       sample_out_reg_2
sample          cell    sample_out_reg[1]       sample_out_reg_1
sample          cell    sample_out_reg[0]       sample_out_reg_0
sample          net     *Logic1*                n_Logic1_
sample          net     *Logic0*                n_Logic0_
Bus             net     *Logic1*                n_Logic1_
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[35] dout_reg_35
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[34] dout_reg_34
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[33] dout_reg_33
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[32] dout_reg_32
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[31] dout_reg_31
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[30] dout_reg_30
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[29] dout_reg_29
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[28] dout_reg_28
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[27] dout_reg_27
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[26] dout_reg_26
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[25] dout_reg_25
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[24] dout_reg_24
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[23] dout_reg_23
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[22] dout_reg_22
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[21] dout_reg_21
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[20] dout_reg_20
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[19] dout_reg_19
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[18] dout_reg_18
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[17] dout_reg_17
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[16] dout_reg_16
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[15] dout_reg_15
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[14] dout_reg_14
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[13] dout_reg_13
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[12] dout_reg_12
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[11] dout_reg_11
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[10] dout_reg_10
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[9] dout_reg_9
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[8] dout_reg_8
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[7] dout_reg_7
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[6] dout_reg_6
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[5] dout_reg_5
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[4] dout_reg_4
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[3] dout_reg_3
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[2] dout_reg_2
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[1] dout_reg_1
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 cell dout_reg[0] dout_reg_0
sync_rom_ADDR_WIDTH9_DATA_WIDTH36 net *Logic0*  n_Logic0_
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[8] upc_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[7] upc_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[6] upc_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[5] upc_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[4] upc_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[3] upc_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[2] upc_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[1] upc_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg[0] upc_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[8] upc_reg_4_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[7] upc_reg_4_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[6] upc_reg_4_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[5] upc_reg_4_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[4] upc_reg_4_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[3] upc_reg_4_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[2] upc_reg_4_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[1] upc_reg_4_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_4_reg[0] upc_reg_4_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[8] upc_reg_1_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[7] upc_reg_1_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[6] upc_reg_1_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[5] upc_reg_1_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[4] upc_reg_1_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[3] upc_reg_1_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[2] upc_reg_1_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[1] upc_reg_1_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_1_reg[0] upc_reg_1_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[8] upc_reg_3_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[7] upc_reg_3_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[6] upc_reg_3_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[5] upc_reg_3_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[4] upc_reg_3_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[3] upc_reg_3_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[2] upc_reg_3_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[1] upc_reg_3_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_3_reg[0] upc_reg_3_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[8] upc_reg_2_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[7] upc_reg_2_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[6] upc_reg_2_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[5] upc_reg_2_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[4] upc_reg_2_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[3] upc_reg_2_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[2] upc_reg_2_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[1] upc_reg_2_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_2_reg[0] upc_reg_2_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[8] upc_reg_0_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[7] upc_reg_0_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[6] upc_reg_0_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[5] upc_reg_0_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[4] upc_reg_0_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[3] upc_reg_0_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[2] upc_reg_0_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[1] upc_reg_0_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell upc_reg_0_reg[0] upc_reg_0_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[10] loop_4_cnt_reg_10
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[9] loop_4_cnt_reg_9
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[8] loop_4_cnt_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[7] loop_4_cnt_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[6] loop_4_cnt_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[5] loop_4_cnt_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[4] loop_4_cnt_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[3] loop_4_cnt_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[2] loop_4_cnt_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[1] loop_4_cnt_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_4_cnt_reg[0] loop_4_cnt_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[10] loop_0_cnt_reg_10
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[9] loop_0_cnt_reg_9
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[8] loop_0_cnt_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[7] loop_0_cnt_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[6] loop_0_cnt_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[5] loop_0_cnt_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[4] loop_0_cnt_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[3] loop_0_cnt_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[2] loop_0_cnt_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[1] loop_0_cnt_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_0_cnt_reg[0] loop_0_cnt_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[10] loop_3_cnt_reg_10
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[9] loop_3_cnt_reg_9
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[8] loop_3_cnt_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[7] loop_3_cnt_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[6] loop_3_cnt_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[5] loop_3_cnt_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[4] loop_3_cnt_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[3] loop_3_cnt_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[2] loop_3_cnt_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[1] loop_3_cnt_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_3_cnt_reg[0] loop_3_cnt_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[10] loop_1_cnt_reg_10
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[9] loop_1_cnt_reg_9
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[8] loop_1_cnt_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[7] loop_1_cnt_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[6] loop_1_cnt_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[5] loop_1_cnt_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[4] loop_1_cnt_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[3] loop_1_cnt_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[2] loop_1_cnt_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[1] loop_1_cnt_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_1_cnt_reg[0] loop_1_cnt_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[10] loop_2_cnt_reg_10
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[9] loop_2_cnt_reg_9
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[8] loop_2_cnt_reg_8
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[7] loop_2_cnt_reg_7
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[6] loop_2_cnt_reg_6
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[5] loop_2_cnt_reg_5
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[4] loop_2_cnt_reg_4
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[3] loop_2_cnt_reg_3
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[2] loop_2_cnt_reg_2
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[1] loop_2_cnt_reg_1
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 cell loop_2_cnt_reg[0] loop_2_cnt_reg_0
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 net *Logic1* n_Logic1_
ucontrol_UINST_ADDR_WIDTH9_UINST_WIDTH36 net *Logic0* n_Logic0_
Datapre         cell    short_bia_reg[2]        short_bia_reg_2
Datapre         cell    short_bia_reg[1]        short_bia_reg_1
Datapre         cell    short_bia_reg[0]        short_bia_reg_0
Datapre         cell    long_bia_reg[1]         long_bia_reg_1
Datapre         cell    long_bia_reg[0]         long_bia_reg_0
Datapre         net     *Logic1*                n_Logic1_
Datapre         net     *Logic0*                n_Logic0_
AGU_ADDR_WIDTH12 cell   A_addr_reg[13]          A_addr_reg_13
AGU_ADDR_WIDTH12 cell   A_addr_reg[12]          A_addr_reg_12
AGU_ADDR_WIDTH12 cell   A_addr_reg[11]          A_addr_reg_11
AGU_ADDR_WIDTH12 cell   A_addr_reg[10]          A_addr_reg_10
AGU_ADDR_WIDTH12 cell   A_addr_reg[9]           A_addr_reg_9
AGU_ADDR_WIDTH12 cell   A_addr_reg[8]           A_addr_reg_8
AGU_ADDR_WIDTH12 cell   A_addr_reg[7]           A_addr_reg_7
AGU_ADDR_WIDTH12 cell   A_addr_reg[6]           A_addr_reg_6
AGU_ADDR_WIDTH12 cell   A_addr_reg[5]           A_addr_reg_5
AGU_ADDR_WIDTH12 cell   A_addr_reg[4]           A_addr_reg_4
AGU_ADDR_WIDTH12 cell   A_addr_reg[3]           A_addr_reg_3
AGU_ADDR_WIDTH12 cell   A_addr_reg[2]           A_addr_reg_2
AGU_ADDR_WIDTH12 cell   A_addr_reg[1]           A_addr_reg_1
AGU_ADDR_WIDTH12 cell   A_addr_reg[0]           A_addr_reg_0
AGU_ADDR_WIDTH12 cell   B_addr_reg[13]          B_addr_reg_13
AGU_ADDR_WIDTH12 cell   B_addr_reg[12]          B_addr_reg_12
AGU_ADDR_WIDTH12 cell   B_addr_reg[11]          B_addr_reg_11
AGU_ADDR_WIDTH12 cell   B_addr_reg[10]          B_addr_reg_10
AGU_ADDR_WIDTH12 cell   B_addr_reg[9]           B_addr_reg_9
AGU_ADDR_WIDTH12 cell   B_addr_reg[8]           B_addr_reg_8
AGU_ADDR_WIDTH12 cell   B_addr_reg[7]           B_addr_reg_7
AGU_ADDR_WIDTH12 cell   B_addr_reg[6]           B_addr_reg_6
AGU_ADDR_WIDTH12 cell   B_addr_reg[5]           B_addr_reg_5
AGU_ADDR_WIDTH12 cell   B_addr_reg[4]           B_addr_reg_4
AGU_ADDR_WIDTH12 cell   B_addr_reg[3]           B_addr_reg_3
AGU_ADDR_WIDTH12 cell   B_addr_reg[2]           B_addr_reg_2
AGU_ADDR_WIDTH12 cell   B_addr_reg[1]           B_addr_reg_1
AGU_ADDR_WIDTH12 cell   B_addr_reg[0]           B_addr_reg_0
AGU_ADDR_WIDTH12 cell   C_addr_reg[13]          C_addr_reg_13
AGU_ADDR_WIDTH12 cell   C_addr_reg[12]          C_addr_reg_12
AGU_ADDR_WIDTH12 cell   C_addr_reg[11]          C_addr_reg_11
AGU_ADDR_WIDTH12 cell   C_addr_reg[10]          C_addr_reg_10
AGU_ADDR_WIDTH12 cell   C_addr_reg[9]           C_addr_reg_9
AGU_ADDR_WIDTH12 cell   C_addr_reg[8]           C_addr_reg_8
AGU_ADDR_WIDTH12 cell   C_addr_reg[7]           C_addr_reg_7
AGU_ADDR_WIDTH12 cell   C_addr_reg[6]           C_addr_reg_6
AGU_ADDR_WIDTH12 cell   C_addr_reg[5]           C_addr_reg_5
AGU_ADDR_WIDTH12 cell   C_addr_reg[4]           C_addr_reg_4
AGU_ADDR_WIDTH12 cell   C_addr_reg[3]           C_addr_reg_3
AGU_ADDR_WIDTH12 cell   C_addr_reg[2]           C_addr_reg_2
AGU_ADDR_WIDTH12 cell   C_addr_reg[1]           C_addr_reg_1
AGU_ADDR_WIDTH12 cell   C_addr_reg[0]           C_addr_reg_0
AGU_ADDR_WIDTH12 cell   D_addr_reg[13]          D_addr_reg_13
AGU_ADDR_WIDTH12 cell   D_addr_reg[12]          D_addr_reg_12
AGU_ADDR_WIDTH12 cell   D_addr_reg[11]          D_addr_reg_11
AGU_ADDR_WIDTH12 cell   D_addr_reg[10]          D_addr_reg_10
AGU_ADDR_WIDTH12 cell   D_addr_reg[9]           D_addr_reg_9
AGU_ADDR_WIDTH12 cell   D_addr_reg[8]           D_addr_reg_8
AGU_ADDR_WIDTH12 cell   D_addr_reg[7]           D_addr_reg_7
AGU_ADDR_WIDTH12 cell   D_addr_reg[6]           D_addr_reg_6
AGU_ADDR_WIDTH12 cell   D_addr_reg[5]           D_addr_reg_5
AGU_ADDR_WIDTH12 cell   D_addr_reg[4]           D_addr_reg_4
AGU_ADDR_WIDTH12 cell   D_addr_reg[3]           D_addr_reg_3
AGU_ADDR_WIDTH12 cell   D_addr_reg[2]           D_addr_reg_2
AGU_ADDR_WIDTH12 cell   D_addr_reg[1]           D_addr_reg_1
AGU_ADDR_WIDTH12 cell   D_addr_reg[0]           D_addr_reg_0
AGU_ADDR_WIDTH12 net    *Logic1*                n_Logic1_
AGU_ADDR_WIDTH12 net    *Logic0*                n_Logic0_
Transpose       cell    read_bias_reg[2]        read_bias_reg_2
Transpose       cell    read_bias_reg[1]        read_bias_reg_1
Transpose       cell    read_bias_reg[0]        read_bias_reg_0
Transpose       cell    write_bias_reg[2]       write_bias_reg_2
Transpose       cell    write_bias_reg[1]       write_bias_reg_1
Transpose       cell    write_bias_reg[0]       write_bias_reg_0
Transpose       net     *Logic1*                n_Logic1_
Transpose       net     *Logic0*                n_Logic0_
AGU_hash        cell    bias_reg[2]             bias_reg_2
AGU_hash        cell    bias_reg[1]             bias_reg_1
AGU_hash        cell    bias_reg[0]             bias_reg_0
AGU_hash        cell    addr_output_reg[11]     addr_output_reg_11
AGU_hash        cell    addr_output_reg[10]     addr_output_reg_10
AGU_hash        cell    addr_output_reg[9]      addr_output_reg_9
AGU_hash        cell    addr_output_reg[8]      addr_output_reg_8
AGU_hash        cell    addr_output_reg[7]      addr_output_reg_7
AGU_hash        cell    addr_output_reg[6]      addr_output_reg_6
AGU_hash        cell    addr_output_reg[5]      addr_output_reg_5
AGU_hash        cell    addr_output_reg[4]      addr_output_reg_4
AGU_hash        cell    addr_output_reg[3]      addr_output_reg_3
AGU_hash        cell    addr_output_reg[2]      addr_output_reg_2
AGU_hash        cell    addr_output_reg[1]      addr_output_reg_1
AGU_hash        cell    addr_output_reg[0]      addr_output_reg_0
AGU_hash        net     *Logic1*                n_Logic1_
AGU_hash        net     *Logic0*                n_Logic0_
ADDER_FRODO     cell    result_reg[15]          result_reg_15
ADDER_FRODO     cell    result_reg[14]          result_reg_14
ADDER_FRODO     cell    result_reg[13]          result_reg_13
ADDER_FRODO     cell    result_reg[12]          result_reg_12
ADDER_FRODO     cell    result_reg[11]          result_reg_11
ADDER_FRODO     cell    result_reg[10]          result_reg_10
ADDER_FRODO     cell    result_reg[9]           result_reg_9
ADDER_FRODO     cell    result_reg[8]           result_reg_8
ADDER_FRODO     cell    result_reg[7]           result_reg_7
ADDER_FRODO     cell    result_reg[6]           result_reg_6
ADDER_FRODO     cell    result_reg[5]           result_reg_5
ADDER_FRODO     cell    result_reg[4]           result_reg_4
ADDER_FRODO     cell    result_reg[3]           result_reg_3
ADDER_FRODO     cell    result_reg[2]           result_reg_2
ADDER_FRODO     cell    result_reg[1]           result_reg_1
ADDER_FRODO     cell    result_reg[0]           result_reg_0
ADDER_FRODO     cell    Cn1[1].U_FULL_ADDER_A   Cn1_1_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[2].U_FULL_ADDER_A   Cn1_2_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[3].U_FULL_ADDER_A   Cn1_3_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[4].U_FULL_ADDER_A   Cn1_4_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[5].U_FULL_ADDER_A   Cn1_5_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[6].U_FULL_ADDER_A   Cn1_6_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[7].U_FULL_ADDER_A   Cn1_7_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[8].U_FULL_ADDER_A   Cn1_8_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[9].U_FULL_ADDER_A   Cn1_9_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[10].U_FULL_ADDER_A  Cn1_10_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[11].U_FULL_ADDER_A  Cn1_11_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[12].U_FULL_ADDER_A  Cn1_12_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn1[13].U_FULL_ADDER_A  Cn1_13_U_FULL_ADDER_A
ADDER_FRODO     cell    Cn2[1].U_FULL_ADDER_B   Cn2_1_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[2].U_FULL_ADDER_B   Cn2_2_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[3].U_FULL_ADDER_B   Cn2_3_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[4].U_FULL_ADDER_B   Cn2_4_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[5].U_FULL_ADDER_B   Cn2_5_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[6].U_FULL_ADDER_B   Cn2_6_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[7].U_FULL_ADDER_B   Cn2_7_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[8].U_FULL_ADDER_B   Cn2_8_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[9].U_FULL_ADDER_B   Cn2_9_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[10].U_FULL_ADDER_B  Cn2_10_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[11].U_FULL_ADDER_B  Cn2_11_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn2[12].U_FULL_ADDER_B  Cn2_12_U_FULL_ADDER_B
ADDER_FRODO     cell    Cn3[1].U_FULL_ADDER_C   Cn3_1_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[2].U_FULL_ADDER_C   Cn3_2_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[3].U_FULL_ADDER_C   Cn3_3_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[4].U_FULL_ADDER_C   Cn3_4_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[5].U_FULL_ADDER_C   Cn3_5_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[6].U_FULL_ADDER_C   Cn3_6_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[7].U_FULL_ADDER_C   Cn3_7_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[8].U_FULL_ADDER_C   Cn3_8_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[9].U_FULL_ADDER_C   Cn3_9_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[10].U_FULL_ADDER_C  Cn3_10_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn3[11].U_FULL_ADDER_C  Cn3_11_U_FULL_ADDER_C
ADDER_FRODO     cell    Cn4[1].U_FULL_ADDER_D   Cn4_1_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[2].U_FULL_ADDER_D   Cn4_2_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[3].U_FULL_ADDER_D   Cn4_3_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[4].U_FULL_ADDER_D   Cn4_4_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[5].U_FULL_ADDER_D   Cn4_5_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[6].U_FULL_ADDER_D   Cn4_6_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[7].U_FULL_ADDER_D   Cn4_7_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[8].U_FULL_ADDER_D   Cn4_8_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[9].U_FULL_ADDER_D   Cn4_9_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn4[10].U_FULL_ADDER_D  Cn4_10_U_FULL_ADDER_D
ADDER_FRODO     cell    Cn5[1].U_FULL_ADDER_E   Cn5_1_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[2].U_FULL_ADDER_E   Cn5_2_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[3].U_FULL_ADDER_E   Cn5_3_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[4].U_FULL_ADDER_E   Cn5_4_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[5].U_FULL_ADDER_E   Cn5_5_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[6].U_FULL_ADDER_E   Cn5_6_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[7].U_FULL_ADDER_E   Cn5_7_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[8].U_FULL_ADDER_E   Cn5_8_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[9].U_FULL_ADDER_E   Cn5_9_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[10].U_FULL_ADDER_E  Cn5_10_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[11].U_FULL_ADDER_E  Cn5_11_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[12].U_FULL_ADDER_E  Cn5_12_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[13].U_FULL_ADDER_E  Cn5_13_U_FULL_ADDER_E
ADDER_FRODO     cell    Cn5[14].U_FULL_ADDER_E  Cn5_14_U_FULL_ADDER_E
ADDER_FRODO     net     *Logic1*                n_Logic1_
ADDER_FRODO     net     *Logic0*                n_Logic0_
1
#write -format ddc -hierarchy -output $OutputPath/$DesignTopName.gtech.ddc
#write -format verilog -hierarchy -output $OutputPath/$DesignTopName.gtech.v
current_design $DesignTopName
Current design is 'Top'.
{Top}
link

  Linking design 'Top'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (20 designs)              /home/usergq/IC_prj/Frodo_DC/syn/Top.db, etc
  tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs (library) /home/usergq/RFID_TSMC28_lib/STDCELL/tcbn28hpcplusbwp12t30p140ulvt_190a/tcbn28hpcplusbwp12t30p140ulvt_180a_ccs/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t30p140ulvt_180a/tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db
  ts1n28hpcphvtb320x36m4s_tt1v25c (library) /home/usergq/IC_prj/Frodo_DC/syn/LibTemp/ts1n28hpcphvtb320x36m4s_180a_tt1v25c.db
  ts1n28hpcphvtb256x28m4s_tt1v25c (library) /home/usergq/IC_prj/Frodo_DC/syn/LibTemp/ts1n28hpcphvtb256x28m4s_180a_tt1v25c.db
  tsdn28hpcpa4096x32m8m_tt1v25c (library) /home/usergq/IC_prj/Frodo_DC/syn/LibTemp/tsdn28hpcpa4096x32m8m_130a_tt1v25c.db
  dw_foundation.sldb (library) /opt/synopsys/syn_2018.06/syn/O-2018.06-SP1/libraries/syn/dw_foundation.sldb

Information: Building the design 'keccak'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
|            63            |    auto/auto     |
|            87            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Statistics for case statements in always block at line 715 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:742: Net ci_in connected to instance U_PRE_THETA is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:779: Net ci_in connected to instance u_chiiota is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1255: Net ci_in connected to instance lane00_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1265: Net ci_in connected to instance lane01_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1273: Net ci_in connected to instance lane01_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1283: Net ci_in connected to instance lane02_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1291: Net ci_in connected to instance lane02_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1301: Net ci_in connected to instance lane03_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1309: Net ci_in connected to instance lane03_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1319: Net ci_in connected to instance lane04_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1327: Net ci_in connected to instance lane04_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1339: Net ci_in connected to instance lane10_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1347: Net ci_in connected to instance lane10_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1357: Net ci_in connected to instance lane11_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1365: Net ci_in connected to instance lane11_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1376: Net ci_in connected to instance lane12_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1384: Net ci_in connected to instance lane12_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1394: Net ci_in connected to instance lane13_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1402: Net ci_in connected to instance lane13_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1415: Net ci_in connected to instance lane14_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1423: Net ci_in connected to instance lane14_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1433: Net ci_in connected to instance lane20_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1441: Net ci_in connected to instance lane20_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1451: Net ci_in connected to instance lane21_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1459: Net ci_in connected to instance lane21_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1469: Net ci_in connected to instance lane22_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1477: Net ci_in connected to instance lane22_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1487: Net ci_in connected to instance lane23_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1497: Net ci_in connected to instance lane24_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1505: Net ci_in connected to instance lane24_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1517: Net ci_in connected to instance lane30_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1525: Net ci_in connected to instance lane30_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1535: Net ci_in connected to instance lane31_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1543: Net ci_in connected to instance lane31_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1553: Net ci_in connected to instance lane32_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1561: Net ci_in connected to instance lane32_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1571: Net ci_in connected to instance lane33_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1579: Net ci_in connected to instance lane33_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1589: Net ci_in connected to instance lane34_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1601: Net ci_in connected to instance lane40_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1609: Net ci_in connected to instance lane40_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1619: Net ci_in connected to instance lane41_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1627: Net ci_in connected to instance lane41_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1637: Net ci_in connected to instance lane42_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1645: Net ci_in connected to instance lane42_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1655: Net ci_in connected to instance lane43_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1663: Net ci_in connected to instance lane43_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1673: Net ci_in connected to instance lane44_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1681: Net ci_in connected to instance lane44_1 is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine keccak line 44 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 127 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Hash_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 135 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   di_valid_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 156 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Rnd_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 178 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Rnd_cnt_reg2     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  Sub_Rnd_cnt__reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[4]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[3]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 5 errors. ***
Information: Building the design 'keccak'. (HDL-193)
Warning: Unable to resolve reference 'keccak' in 'Top'. (LINK-5)
0
#######################################################
#Check Design to find out undriven nets
#######################################################
set dont_bind_unused_pins_to_logic_constant true;#可能的用途：不将悬空信号自动设置为常数
true
check_design > $RptFilePath/check_design.rpt
uniquify
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 2 instances of design 'dpsram4096X64'. (OPT-1056)
Information: Uniquified 4 instances of design 'ADDER_FRODO'. (OPT-1056)
Information: Uniquified 20 instances of design 'HALF_ADDER'. (OPT-1056)
Information: Uniquified 240 instances of design 'FULL_ADDER'. (OPT-1056)
Information: Uniquified 20 instances of design 'NC_ADDER'. (OPT-1056)

Statistics for case statements in always block at line 52 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
|            63            |    auto/auto     |
|            87            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Statistics for case statements in always block at line 715 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:742: Net ci_in connected to instance U_PRE_THETA is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:779: Net ci_in connected to instance u_chiiota is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1255: Net ci_in connected to instance lane00_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1265: Net ci_in connected to instance lane01_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1273: Net ci_in connected to instance lane01_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1283: Net ci_in connected to instance lane02_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1291: Net ci_in connected to instance lane02_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1301: Net ci_in connected to instance lane03_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1309: Net ci_in connected to instance lane03_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1319: Net ci_in connected to instance lane04_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1327: Net ci_in connected to instance lane04_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1339: Net ci_in connected to instance lane10_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1347: Net ci_in connected to instance lane10_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1357: Net ci_in connected to instance lane11_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1365: Net ci_in connected to instance lane11_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1376: Net ci_in connected to instance lane12_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1384: Net ci_in connected to instance lane12_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1394: Net ci_in connected to instance lane13_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1402: Net ci_in connected to instance lane13_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1415: Net ci_in connected to instance lane14_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1423: Net ci_in connected to instance lane14_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1433: Net ci_in connected to instance lane20_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1441: Net ci_in connected to instance lane20_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1451: Net ci_in connected to instance lane21_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1459: Net ci_in connected to instance lane21_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1469: Net ci_in connected to instance lane22_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1477: Net ci_in connected to instance lane22_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1487: Net ci_in connected to instance lane23_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1497: Net ci_in connected to instance lane24_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1505: Net ci_in connected to instance lane24_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1517: Net ci_in connected to instance lane30_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1525: Net ci_in connected to instance lane30_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1535: Net ci_in connected to instance lane31_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1543: Net ci_in connected to instance lane31_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1553: Net ci_in connected to instance lane32_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1561: Net ci_in connected to instance lane32_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1571: Net ci_in connected to instance lane33_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1579: Net ci_in connected to instance lane33_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1589: Net ci_in connected to instance lane34_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1601: Net ci_in connected to instance lane40_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1609: Net ci_in connected to instance lane40_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1619: Net ci_in connected to instance lane41_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1627: Net ci_in connected to instance lane41_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1637: Net ci_in connected to instance lane42_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1645: Net ci_in connected to instance lane42_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1655: Net ci_in connected to instance lane43_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1663: Net ci_in connected to instance lane43_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1673: Net ci_in connected to instance lane44_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1681: Net ci_in connected to instance lane44_1 is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine keccak line 44 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 127 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Hash_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 135 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   di_valid_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 156 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Rnd_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 178 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Rnd_cnt_reg2     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  Sub_Rnd_cnt__reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[4]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[3]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 5 errors. ***
1
list_designs > $RptFilePath/design_list.rpt
#######################################################
# design ready
#######################################################
#######################################################
# set synthesis constraints
#######################################################
source -echo -verbose ./scr/ComConstraintSet.tcl
#######################################################
# save the case analysis log file
#######################################################
#set case_analysis_log_file "./rpt/$ChipWorkMode.case.log"
#######################################################
# compile constraint
#######################################################
#if { $DesignFlowStage == "SYN" } {
#    set_critical_range 2.0 [get_designs {pg4_rx_top_1x1_30_6_0000000a fft_128_64_top}]
#}
#######################################################
# milkyway library
#######################################################
#if { $DesignFlowStage == "SYN" || ${DesignFlowStage} == "PRE" } {
#source -echo -verbose ${ProjSynPath}/scr/physical_setup.tcl
#}
#####################################################
# source SDC files in different modes
#######################################################
#read_sdc -echo ${SdcPath}/${DesignTopName}_${ChipWorkMode}.sdc
source -echo -verbose ${SdcPath}/${DesignTopName}_${ChipWorkMode}.sdc
##############################################################################
# $Id: tfsdc_chiptop_FUN.sdc 3716 2012-11-19 06:24:44Z zhaofh $
# -------------------------------------------------------------------------
#        Copyright (C) 2010-2015 W.X.T Technology Co., Ltd.
#                              All Rights Reserved.
#
# This file contains proprietary and confidential information.
# The content or any derivative work can be used only by or distributed
# to licensed users or owners.
# ------------------------------------------------------------------------
# Project: TFSDC                         $Revision: 3716 $
# Creator: Zhao Zhenbo                  $LastChangedBy: zhaofh $
# Created: 2012-09-20                    $LastChangedDate: 2012-11-19 14:24:44 +0800 (盲赂, 19 11忙 2012) $
# ------------------------------------------------------------------------
# Description:
#   Functional Mode SDC file
#    1.  
#    2. 
# ------------------------------------------------------------------------
# Revision History:
#   - V0.01 2012-09-20: Zhao Zhenbo
#       Inital version
#
###############################################################################
#ㄧ害浠朵腑锛浼娑涓绉堕锛虫堕generated堕堕
#* 		虫堕--虫堕翠釜璁捐＄婧
#	create_clock -period -waveform { } -name get_ports
#* 		generated堕--generated堕锛辩虫堕缁杩棰╀骇
#	create_generated_clock戒护浜х
#* 		堕--堕ㄨ捐′腑娌℃婧锛涓昏ㄤ璁剧疆杈ャ杈哄欢杩锛input delay锛 output delayㄣ
#	create_clock -period 戒护浜х
set ClkMargin 1.00;#璁剧疆堕浣
1.00
####################################
# Global units
####################################
#set_units -time ns -capacitance pF
#########################################
# Set Case Analysis For Different Mode
#########################################
#DFT mode
#set_case_analysis 0 [get_pins u1_tfsdc_chipcore/u1_tfsdc_digital/u15_sd_test_top/u_testmode_seq_inst/u_scan_tm/X]
#MaxTransition澶ц浆㈡堕达绾浜涓淇″风0110杞㈡堕达搴涓澶ц浆㈡堕寸瑕姹锛浠ヨ剧疆翠弗笺
#ㄤ堕缁锛clockgroup锛绔ｏinput/outputports锛璁捐★design锛璁剧疆max_transition灞с跺浣卞伐哄锛technologylibrary锛瀹涔锛涓ns
#濡浣璁剧疆锛data1/3ㄦ锛clock1/6ㄦ锛濡foundary渚max transition灏辨胯涓や釜煎浠浠姣灏ｄ釜
#MaxFanout绾cell澶ф,鸿澶т浣cell delay
#set_max_fanout绾浜net涓椹卞ㄧcell涓扮诲锛杩net浠ョinput port椹卞
#娉锛1宸ヨ哄妫绱max_fanoutmax_transition      grep "max_*" xxx.lib
#		 2ユ惧伐哄涓绾锛vi缂杈ㄦ寮.lib浠讹浠跺澶村氨涓浜绾锛default_max_transition锛3锛default_max_fanout锛15锛绛绛
#MaxArea澶ч㈢Н涓璁句负0锛宠╃患㈢Н瓒灏瓒濂
set MaxTransition 0.5 
0.5
set MaxFanout 1 
1
set MaxArea 0
0
current_design $DesignTopName 
Current design is 'Top'.
{Top}
####################################
#clock Definition
####################################
# ext_sd_clk
set ClkName src_clk_1;#堕绉
src_clk_1
set ClkPoint clk 
clk
set ClkFrequency 100;#堕棰
100
create_clock -period [expr 1000.0/($ClkFrequency*($ClkMargin))] -name $ClkName [get_ports $ClkPoint]
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#period琛ㄧず堕ㄦ锛浣涓ns锛-name琛ㄧず堕绉扮ｅ锛-waveform浠ヨ缁杩版堕绌烘朵涓绉讳缃锛
#set ClkName src_clk_2;#堕绉
#set ClkPoint u_PLL/clk_out 
#set ClkFrequency 500;#堕棰
#create_clock -period [expr 1000.0/($ClkFrequency*($ClkMargin))] -name $ClkName [get_pins $ClkPoint]
#set ClkPoint com_clk 
#set ClkFrequency 500;#堕棰
#create_clock -period [expr 1000.0/($ClkFrequency*($ClkMargin))] -name $ClkName [get_ports $ClkPoint]
#set_clock_groups -asynchronous -group src_clk_1 -group src_clk_2
#set ClkName clk_192
#set ClkPoint clk_div/cnt_reg/Q ;#璺寰clk_div.v/reg cnt
#set SourcePoint clk 
#create_generated_clock -source [get_ports $SourcePoint] -name $ClkName -edges {1 3 5} [get_pins $ClkPoint]
#ㄦヨ存generated clock涓source clock镐锛杈规部锛崇郴锛 舵规source clock惧master clock浠ュsource clock master clock崇郴锛
#缁浼纭瀹generated clockmaster clock镐锛杈规部锛崇郴
# clk_blf
#set ClkName clk_blf
#set ClkPoint pwm/clk_blf_reg/Q
#set SourcePoint clk_div/cnt_reg/Q 
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 5 9} [get_pins $ClkPoint]
# clk_miller 
#set ClkName clk_miller
#set ClkPoint pwm/clk_miller_reg/Q
#set SourcePoint clk_div/cnt_reg/Q 
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 9 17} [get_pins $ClkPoint]
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 13 25} [get_pins $ClkPoint]
# clk_blf divided by 2
#set ClkName clk_blf_div2
#set ClkPoint clk_change/counter_reg_0/Q
#set SourcePoint pwm/clk_blf_reg/Q
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 3 5} [get_pins $ClkPoint]
# clk_blf divided by 4
#set ClkName Clk_blf_div4
#set ClkPoint clk_change/counter_reg_1/Q
#set SourcePoint pwm/clk_blf_reg/Q
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 5 9} [get_pins $ClkPoint]
# clk_blf divided by 8
#set ClkName Clk_blf_div8
#set ClkPoint clk_change/counter_reg_2/Q
#set SourcePoint pwm/clk_blf_reg/Q
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {1 9 17} [get_pins $ClkPoint]
# divided by 2
#set ClkName div2_clk
#set ClkPoint digit/clk_div/count_reg_0/Q
#set SourcePoint clkBuf2Inst/O
#create_generated_clock -source [get_pins $SourcePoint] -name $ClkName -edges {3 5 7} [get_pins $ClkPoint]
# divided by 32
#set ClkName div32_clk
#set ClkPoint top/clk_div/count_reg_4/Q
#set SourcePoint pad_clk
#create_generated_clock -source [get_ports $SourcePoint] -name $ClkName -edges {33 65 97} [get_pins $ClkPoint]
#set_dont_touch [get_cells -h clkBuf2Inst]
#set_dont_touch [get_cells -h rstBuf2Inst]
#set_dont_touch [get_cells -h dataBuf2Inst]
#set_dont_touch [get_cells -h xorBuf2Inst]
#set_dont_touch [get_cells -hier CMPOUTBuf2Inst]
####################################
#Design Drv 
###################################
set_max_fanout  $MaxFanout [current_design]
Current design is 'Top'.
1
set_max_transition $MaxTransition [current_design]
Current design is 'Top'.
1
#set_max_capacitance 0.2 [get_cells eeprom]
####################################
#Area Opt 
####################################
set_max_area $MaxArea 
1
set_load 0.3 [all_outputs]
1
###################################
#Driving Cell and Cap Load
###################################
#set_drive 0 [get_ports pad_clk]
#set_drive 0 [get_ports pad_rst_n]
#set_driving_cell -lib_cell BUFM5H -pin Z [remove_from_collection [all_inputs] [get_ports "clk rst_n"]]
#
#set_dont_touch [get_cells -hier rstBuf2Inst]
#set_dont_touch [get_cells -hier clkBuf2Inst]
#set_dont_touch [get_cells -hier dataBuf2Inst]
#set_driving_cell -lib_cell BUFM5H -pin Z [get_ports "clk_384 rst_n"] 
#set_load 0.3 [get_ports "trng_en"]
###################################
#Input Delay 
###################################
#set input_list_srcclk [list rst_n data_in_ana]
#set_input_delay -min 5  -clock src_clk $input_list_srcclk
#set_input_delay -max 30 -clock src_clk $input_list_srcclk 
#set input_list_div32clk [list trng_data]
#set_input_delay -max 900 -clock div32_clk $input_list_div32clk
#set_input_delay -min 15 -clock div32_clk $input_list_div32clk 
#set input_list_srcclk [remove_from_collection [all_inputs] [get_ports clk]]
#set input_list_clk192 [list data_ana DOUT WRITE_BUSY]
set_input_delay -min 0.1 -clock src_clk_1 [all_inputs]
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set_input_delay -max 0.3 -clock src_clk_1 [all_inputs] 
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_input_delay -min 0.1 -clock src_clk_2 [all_inputs]
#set_input_delay -max 0.3 -clock src_clk_2 [all_inputs] 
#set input_list_div32clk [list trngBuf2Inst/O pad_en pad_mode]
#set_input_delay -min 15 -clock div32_clk $input_list_div32clk
#set_input_delay -max 500 -clock div32_clk $input_list_div32clk
##################################
#Output Delay 
##################################
#set_output_delay -max 300 -clock clk_192 [get_ports ctr_cal]
#set_output_delay -max 240 -clock clk_192 [get_ports send_final_out]
#set_output_delay -max 900 -clock clk_blf [get_ports send_final_out]
#set output_list_clk192 [list send_final_out ctr_cal RESETB ADDR DIN ID_MOD CE AE OE WE HVSTR TME TMR EMODE]
set_output_delay -max 0.3 -clock src_clk_1 [all_outputs]
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_output_delay -max 0.3 -clock src_clk_2 [all_outputs]
#set_output_delay -max 60 -clock div2_clk [get_ports send_final_out]
#set_output_delay -max 900 -clock div32_clk [get_ports trng_en] 
#################################
#False Path
#################################
#set_false_path -from [get_clocks Clk_blf_div2] -to [get_clocks Clk_blf_div4]
#set_false_path -from [get_clocks Clk_blf_div2] -to [get_clocks Clk_blf_div8]
#set_false_path -from [get_clocks Clk_blf_div4] -to [get_clocks Clk_blf_div8]
#set_false_path -from [get_ports data_in_ana]
#set_false_path -from [get_ports rst_n] -to [get_clocks clk_miller]
#set_false_path -from [get_ports trng_data] -to [list src_clk  div2_clk]
################################
#set clock uncertainty 
###############################
set_clock_uncertainty -setup 0.4 [all_clocks]
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#set_false_path -from [get_ports pad_mode] -to [get_ports pad_seed_o]
#source -echo -verbose /project/tfa32f512/zhaofh/sdc/${DesignTopName}_${ChipWorkMode}.sdc
#source -echo -verbose /home/zhaozb/project/release_script/svn2149/zhaozhenbo/sdc/tfsdc_chiptop_FUN.sdc
#source -echo -verbose ${SdcPath}/../syn/result/tfsdc_chiptop_syn.sdc
#source -echo -verbose ${SdcPath}/../sdc/tfsdc_chiptop_SYN.sdc
#######################################################
# define ideal or dont touch network	
#######################################################
#if { $DesignTopName  ==  "RFISS_IN2_D" }  { 
#    if { $DesignFlowStage == "SYN" || $DesignFlowStage == "PRE" } {
# Set dont touch
#set_dont_touch_network [get_pins digit/clk_div/clk2]
#set_dont_touch_network [get_pins digit/clk_div/clk32]
#set_dont_touch_network [get_ports]
#set_ideal_network [get_pins digit/clk_div/count_reg_4/Q]
#set_ideal_network [get_ports clk]
#set_ideal_network [get_pins digit/clk_div/clk32_buf/O]
#set_ideal_network [get_pins digit/clk_div/clk2_buf/O]
#set_ideal_network -no_propagated [get_ports rst_n]
#set_ideal_network [get_pins digit/rst_n_syn/rst2_reg/Q]
#}
########################################################
#set dont touch cells io ip etc.
#######################################################
##dont_touch：使目标模块不进行任何优化。
##ideal_network：目标的电阻电容都是0，而且cell和net都会dont_touch，都是0延迟。
# 默认set_ideal_network具有传播性，传播直到遇上时序单元或者boundary cell。
if { $DesignFlowStage == "SYN" || $DesignFlowStage == "PRE" } {
      #clock network---顶层时钟clk
      set_ideal_network [get_ports clk]
     # set_ideal_network [get_pins clk_div/cnt_reg/Q ]
     # set_ideal_network [get_pins pwm/clk_miller_reg/Q]
     # set_ideal_network [get_pins pwm/clk_blf_reg/Q]

	    #set_ideal_network [get_pins digit/clk_div/count_reg_0/Q]
			#reset network---全局复位信号rstn
	    set_ideal_network -no_propagate [get_ports rstn]
	   # set_ideal_network [get_pins digit/rst_n_syn/rst2_reg/Q]

} elseif {$DesignFlowStage == "POST" } {
    set_propagated_clock [all_clocks]
    set_clock_uncertainty -hold 0.2 [all_clocks]
    set_clock_uncertainty -setup 0.3 [all_clocks]
#if {$ChipWorkMode != "CAPTURE" && $ChipWorkMode != "SHIFT"} {
#    set_clock_uncertainty -setup 0.5 [get_clocks PHYCLOCK]
#    set_clock_uncertainty -hold 0.2 [get_clocks PHYCLOCK]
#    set_clock_uncertainty -hold 0.5 [get_clocks PHYCLOCK]
#   }
}
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
#######################################################
# constraints for power analysis
#######################################################
#set_switching_activity -toggle_rate 2 -period 10 -static_probability 0.25 [all_inputs]
#set_switching_activity -toggle_rate 0.2 -static_probability 0.5 -clock "*" -select inputs
#######################################################
# File end
#######################################################
#set_annotated_delay  -incr -from [get_pin chipcore/U11/B] -to [get_pin chipcore/U11/Y] -cell 2
source -echo -verbose ./scr/SynConstraintSet.tcl
#######################################################
# Set Dont touch Pad
#######################################################
#sizeof_collection [get_cell u_tie*]
#set_dont_touch [get_cell u_tie*]
#set_dont_touch [get_cell u_*pad*]
#######################################################
# Set Dont touch subdesign
#######################################################
#set_dont_touch [get_cell  chipcore/u2_macro]
#set_dont_touch [get_cell  chipcore/u*_spcell]
#set_dont_touch [get_cell  u1_chipcore/u_c51ca36ae_analog]
#set_dont_touch [get_cell  u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_clk/u_clk_gen/u_*_buf]
#set_dont_touch [get_cell  u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_clk/u_clk_gen/u_*_mux]
#set_dont_touch [get_cell  u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_clk/u_clk_gen/u_*_gate]
#set_dont_touch [get_cell  u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_clk/u_clk_ctrl/u_scan_en]
#set_dont_touch [get_cell  control/tag_state_reg*]
#set_dont_touch [get_cell  control/info_lock_reg*]
#set_dont_touch [get_cell  control/code_lock_reg*]
#set_dont_touch [get_cell  control/security_lock_reg*]
#set_dont_touch [get_cell  control/user_lock_reg*]
#set_dont_touch [get_cell  control/se_mode_reg*]
#set_dont_touch [get_cell  control/fsm_state_reg*]
#set_dont_touch [get_cell  control/error_code_reg*]
#set_dont_touch [get_cell  data_pro/cnt1_reg* ]
#set_dont_touch [get_cell  tpp_decoder/state_reg* ]
#set_dont_touch [get_cell  mtp_ctr/main_array* ]
#######################################################
# Set dont touch network
#######################################################
#set_dont_touch_network [get_port [list vcc vgnd apad_la apad_lb apad_tp]]
#set_dont_touch_network [get_port [list vpwr vref vm vh vcc5_test vpwr18_test]]
#######################################################
# Set operating conditions
#######################################################
#set_operating_conditions -analysis_type bc_wc -min_library tcb018mmhdbwplt1d1 -max_library tcb018mmhdbwpwc0d9 #    -min LT1D1COM -max WC0D9COM
set_operating_conditions -analysis_type on_chip_variation -library $LibName $OptCond
Using operating conditions 'ssg0p81v125c' found in library 'tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs'.
1
#set_wire_load_model -name $WireLoadModelName
#set_wire_load_mode $WireLoadModeName
#set auto_wire_load_selection false
#######################################################
# remove assign statement
#######################################################
current_design  $DesignTopName
Current design is 'Top'.
{Top}
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs -constants 
1
#######################################################
# define clock gating
#######################################################
current_design $DesignTopName
Current design is 'Top'.
{Top}
#        -negative_edge_logic integrated #        -max_fanout $ClockGatingFanout #    insert_clock_gating
#-positive_edge_logic integrated:\u4f7f\u7528\u4e0a\u5347\u6cbf\u89e6\u53d1\u7684\u96c6\u6210\u95e8\u63a7\u65f6\u949f\u5355\u5143
#ICG\u4f7f\u7528-setup\u3001-hold\u9009\u9879\u4f1a\u63d0\u793a\uff1aWarning: The setup and hold values overrides the library values for the integrated cells. (PWR-206)
if { $ClockGatingSyn == "true" } {
    set_clock_gating_style         -sequential_cell latch         -positive_edge_logic integrated         -negative_edge_logic integrated         -setup $ClockGatingSetup         -hold $ClockGatingHold         -control_point before         -control_signal scan_enable         -minimum_bitwidth $ClockGatingMinNum

#set_clock_gating_registers -exclude_instances #{u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_test/*reg* #}

	#\u4f7f\u7528ICG\uff08\u96c6\u6210\u95e8\u63a7\u5355\u5143\uff09\u4e0d\u9700\u8981\u6b64\u52a0\u65f6\u5e8f\u7ea6\u675f\uff0c\u5982\u679c\u662f\u4e0d\u57fa\u4e8elatch\uff08\u4f7f\u7528or\u3001and\u7b49\u642d\u5efa\uff09\u7684\u95e8\u63a7\u65f6\u949f\u5c31\u9700\u8981
    set_clock_gating_check -setup $ClockGatingSetup -hold $ClockGatingHold [all_clocks]
}
#insert_clock_gating -global
#replace_clock_gates -global
#######################################################
# Set DFT false element
#######################################################
#set_scan_element false [list #         u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_test/rst_shift_reg* #         u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_test/io_shift_reg* #         u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_test/wafertest_md6_reg #         u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_eepif/u2_ee_sfr/ee_sfr_tctrim_reg* #         u1_chipcore/u_c51ca36ae_digital/u_c51ca36ae_eepif/u2_ee_sfr/ee_sfr_abstrim_reg* #         ]    
#
#current_design c51ca36ae_test
#set_scan_element false [list rst_shift_reg*]
#set_scan_element false [list io_shift_reg*]
#set_scan_element false [list wafertest_md6_reg]
#current_design c51ca36ae_eepif
#set_scan_element false [list u2_ee_sfr/ee_sfr_tctrim_reg*]
#set_scan_element false [list u2_ee_sfr/ee_sfr_abstrim_reg*]
#######################################################
# read def file for physical place setup
#######################################################
#set_preferred_routing_direction -layers {met1 met3} -direction horizontal
#set_preferred_routing_direction -layers {met2 met4} -direction vertical
#extract_physical_constraint ${ProjPath}/pnr/fp.def
#######################################################
# compile
#######################################################
current_design $DesignTopName
Current design is 'Top'.
{Top}
set_critical_range 3 [current_design]
Current design is 'Top'.
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
set compile_preserve_subdesign_interfaces true;#just for debug and remove this option for tape out
true
set compile_seqmap_propagate_constants false;#\u6d88\u9664OPT-1206\uff0c\u4fdd\u7559\u5e38\u6570\u5bc4\u5b58\u5668
false
set compile_seqmap_propagate_high_effort false;
false
#set_register_merging {control/error_code_reg* mtp_ctr/main_array*} false;#\u6d88\u9664OPT-1215
# Following command is optional. Use for global clock gating
set compile_clock_gating_through_hierarchy true
true
if { $TestReadySyn == "true" && $ClockGatingSyn == "true" } {
    compile_ultra -scan -gate_clock -no_autoungroup -area_high_effort_script -no_boundary_optimization
    #compile_ultra -scan -gate_clock -area_high_effort_script
    #compile_ultra -scan -gate_clock -no_autoungroup -area_high_effort_script -inc
    #compile -scan -gate_clock -boundary_optimization -map_effort high
} elseif {$TestReadySyn == "true" && $ClockGatingSyn == "false" } {
    compile_ultra -scan -no_autoungroup -area_high_effort_script
    #compile_ultra -scan -area_high_effort_script
    #compile -scan -boundary_optimization -map_effort high
} elseif {$TestReadySyn == "false" && $ClockGatingSyn == "true" } {
    compile_ultra -gate_clock -no_autoungroup -area_high_effort_script
    #compile_ultra -gate_clock -area_high_effort_script
    #-area_high_effort_script\u9009\u9879\u7528\u6307\u4ee4\u4ee3\u66ff\uff1aoptimize_netlist -area
#    compile -gate_clock -boundary_optimization -map_effort high
} else {
    #compile_ultra -gate_clock -no_autoungroup
	 	#compile_ultra -gate_clock -no_autoungroup -exact_map -no_seq_output_inversion -no_boundary_optimization	;#for debug
        compile_ultra -area_high_effort_script

		#compile_ultra -gate_clock -no_autoungroup -area_high_effort_script
#    compile -boundary_optimization -map_effort high
}
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: The -area_high_effort_script option is ignored. To enable further area optimization, use the optimize_netlist -area command. (OPT-1341)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 16 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.1 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 289 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'Top'

Information: Building the design 'keccak'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
|            63            |    auto/auto     |
|            87            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Statistics for case statements in always block at line 715 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:742: Net ci_in connected to instance U_PRE_THETA is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:779: Net ci_in connected to instance u_chiiota is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1255: Net ci_in connected to instance lane00_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1265: Net ci_in connected to instance lane01_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1273: Net ci_in connected to instance lane01_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1283: Net ci_in connected to instance lane02_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1291: Net ci_in connected to instance lane02_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1301: Net ci_in connected to instance lane03_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1309: Net ci_in connected to instance lane03_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1319: Net ci_in connected to instance lane04_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1327: Net ci_in connected to instance lane04_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1339: Net ci_in connected to instance lane10_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1347: Net ci_in connected to instance lane10_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1357: Net ci_in connected to instance lane11_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1365: Net ci_in connected to instance lane11_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1376: Net ci_in connected to instance lane12_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1384: Net ci_in connected to instance lane12_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1394: Net ci_in connected to instance lane13_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1402: Net ci_in connected to instance lane13_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1415: Net ci_in connected to instance lane14_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1423: Net ci_in connected to instance lane14_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1433: Net ci_in connected to instance lane20_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1441: Net ci_in connected to instance lane20_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1451: Net ci_in connected to instance lane21_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1459: Net ci_in connected to instance lane21_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1469: Net ci_in connected to instance lane22_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1477: Net ci_in connected to instance lane22_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1487: Net ci_in connected to instance lane23_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1497: Net ci_in connected to instance lane24_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1505: Net ci_in connected to instance lane24_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1517: Net ci_in connected to instance lane30_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1525: Net ci_in connected to instance lane30_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1535: Net ci_in connected to instance lane31_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1543: Net ci_in connected to instance lane31_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1553: Net ci_in connected to instance lane32_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1561: Net ci_in connected to instance lane32_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1571: Net ci_in connected to instance lane33_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1579: Net ci_in connected to instance lane33_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1589: Net ci_in connected to instance lane34_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1601: Net ci_in connected to instance lane40_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1609: Net ci_in connected to instance lane40_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1619: Net ci_in connected to instance lane41_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1627: Net ci_in connected to instance lane41_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1637: Net ci_in connected to instance lane42_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1645: Net ci_in connected to instance lane42_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1655: Net ci_in connected to instance lane43_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1663: Net ci_in connected to instance lane43_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1673: Net ci_in connected to instance lane44_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1681: Net ci_in connected to instance lane44_1 is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine keccak line 44 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 127 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Hash_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 135 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   di_valid_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 156 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Rnd_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 178 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Rnd_cnt_reg2     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  Sub_Rnd_cnt__reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[4]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[3]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 5 errors. ***
Information: Building the design 'keccak'. (HDL-193)
Warning: Unable to resolve reference 'keccak' in 'Top'. (LINK-5)
Loaded alib file './alib-52/tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy u_encode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_decode before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_bus before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/inst_rom before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_minicontrol before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_data_pre before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_agu before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_Transpose before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_control/u_agu_hash before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_HALF_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_1_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_NC_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_HALF_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_HALF_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_HALF_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_HALF_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_HALF_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_HALF_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_HALF_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_HALF_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_HALF_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_HALF_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_HALF_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_HALF_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_HALF_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_HALF_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_HALF_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_HALF_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_HALF_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_HALF_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_HALF_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_14_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_13_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_12_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_11_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_10_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_9_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_8_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_7_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_6_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_5_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_4_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_3_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_2_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn5_1_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_10_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_9_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_8_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_7_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_6_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_5_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_4_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_3_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_2_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn4_1_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_11_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_10_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_9_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_8_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_7_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_6_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_5_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_4_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_3_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_2_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn3_1_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_12_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_11_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_10_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_9_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_8_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_7_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_6_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_5_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_4_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_3_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_2_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn2_1_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_13_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_12_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_11_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_10_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_9_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_8_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_7_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_6_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_5_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_4_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_3_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_2_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/Cn1_1_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_14_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_13_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_12_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_11_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_10_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_9_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_8_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_7_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_6_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_5_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_4_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_3_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_2_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn5_1_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_10_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_9_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_8_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_7_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_6_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_5_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_4_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_3_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_2_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn4_1_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_11_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_10_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_9_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_8_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_7_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_6_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_5_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_4_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_3_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_2_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn3_1_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_12_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_11_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_10_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_9_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_8_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_7_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_6_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_5_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_4_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_3_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_2_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn2_1_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_13_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_12_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_11_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_10_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_9_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_8_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_7_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_6_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_5_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_4_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_3_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_2_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/Cn1_1_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_14_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_13_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_12_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_11_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_10_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_9_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_8_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_7_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_6_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_5_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_4_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_3_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_2_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn5_1_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_10_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_9_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_8_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_7_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_6_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_5_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_4_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_3_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_2_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn4_1_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_11_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_10_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_9_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_8_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_7_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_6_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_5_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_4_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_3_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_2_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn3_1_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_12_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_11_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_10_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_9_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_8_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_7_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_6_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_5_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_4_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_3_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_2_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn2_1_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_13_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_12_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_11_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_10_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_9_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_8_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_7_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_6_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_5_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_4_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_3_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_2_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/Cn1_1_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_14_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_13_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_12_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_11_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_10_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_9_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_8_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_7_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_6_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_5_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_4_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_3_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_2_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn5_1_U_FULL_ADDER_E before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_10_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_9_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_8_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_7_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_6_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_5_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_4_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_3_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_2_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn4_1_U_FULL_ADDER_D before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_11_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_10_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_9_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_8_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_7_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_6_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_5_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_4_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_3_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_2_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn3_1_U_FULL_ADDER_C before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_12_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_11_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_10_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_9_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_8_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_7_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_6_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_5_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_4_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_3_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_2_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn2_1_U_FULL_ADDER_B before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_13_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_12_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_11_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_10_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_9_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_8_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_7_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_6_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_5_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_4_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_3_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/Cn1_2_U_FULL_ADDER_A before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_NC_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_NC_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_NC_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_NC_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_3/U_NC_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_NC_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_NC_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_NC_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_NC_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_2/U_NC_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_NC_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_NC_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_NC_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_NC_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_1/U_NC_ADDER_A0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_NC_ADDER_E0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_NC_ADDER_D0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_NC_ADDER_C0 before Pass 1 (OPT-776)
Information: Ungrouping hierarchy u_Macs/u_pe_0/U_NC_ADDER_B0 before Pass 1 (OPT-776)
Information: Ungrouping 293 of 301 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'Control'
Information: Added key list 'DesignWare' to design 'Control'. (DDB-72)
Information: In design 'Control', the register 'inst_rom/dout_reg_34' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_33' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_32' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_31' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_30' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_29' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_28' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_27' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_26' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_25' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_24' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_23' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_22' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_21' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_20' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_19' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_18' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_17' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_16' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_15' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_14' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_13' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_12' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_11' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_10' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_9' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_8' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_7' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'inst_rom/dout_reg_0' is removed because it is merged to 'inst_rom/dout_reg_35'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_5' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_6' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_7' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_8' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_9' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_10' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'control_addr_reg_11' is removed because it is merged to 'control_addr_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_10' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_9' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_8' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_6' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_5' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_3' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_2' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_1' is removed because it is merged to 'hash_di_len_reg_0'. (OPT-1215)
Information: In design 'Control', the register 'hash_di_len_reg_7' is removed because it is merged to 'hash_di_len_reg_4'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_10' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_9' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_8' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_7' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_6' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_5' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
Information: In design 'Control', the register 'uinst_addr_reg_4' is removed because it is merged to 'uinst_addr_reg_11'. (OPT-1215)
 Implement Synthetic for 'Control'.
Memory usage for J1 task 1874 Mbytes -- main task 1874 Mbytes.
  Processing 'Macs'
 Implement Synthetic for 'Macs'.
Information: Added key list 'DesignWare' to design 'Macs'. (DDB-72)
Memory usage for J2 task 1874 Mbytes -- main task 1874 Mbytes.
  Processing 'Top'
 Implement Synthetic for 'Top'.
  Processing 'sample'
 Implement Synthetic for 'sample'.
Information: Added key list 'DesignWare' to design 'sample'. (DDB-72)
  Processing 'Core'
 Implement Synthetic for 'Core'.
  Processing 'dpsram4096X64_0'
  Processing 'spsram256X28'
Memory usage for J3 task 1874 Mbytes -- main task 1874 Mbytes.
Information: Building the design 'keccak'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
|            63            |    auto/auto     |
|            87            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Statistics for case statements in always block at line 715 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:742: Net ci_in connected to instance U_PRE_THETA is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:779: Net ci_in connected to instance u_chiiota is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1255: Net ci_in connected to instance lane00_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1265: Net ci_in connected to instance lane01_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1273: Net ci_in connected to instance lane01_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1283: Net ci_in connected to instance lane02_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1291: Net ci_in connected to instance lane02_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1301: Net ci_in connected to instance lane03_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1309: Net ci_in connected to instance lane03_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1319: Net ci_in connected to instance lane04_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1327: Net ci_in connected to instance lane04_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1339: Net ci_in connected to instance lane10_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1347: Net ci_in connected to instance lane10_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1357: Net ci_in connected to instance lane11_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1365: Net ci_in connected to instance lane11_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1376: Net ci_in connected to instance lane12_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1384: Net ci_in connected to instance lane12_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1394: Net ci_in connected to instance lane13_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1402: Net ci_in connected to instance lane13_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1415: Net ci_in connected to instance lane14_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1423: Net ci_in connected to instance lane14_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1433: Net ci_in connected to instance lane20_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1441: Net ci_in connected to instance lane20_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1451: Net ci_in connected to instance lane21_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1459: Net ci_in connected to instance lane21_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1469: Net ci_in connected to instance lane22_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1477: Net ci_in connected to instance lane22_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1487: Net ci_in connected to instance lane23_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1497: Net ci_in connected to instance lane24_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1505: Net ci_in connected to instance lane24_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1517: Net ci_in connected to instance lane30_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1525: Net ci_in connected to instance lane30_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1535: Net ci_in connected to instance lane31_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1543: Net ci_in connected to instance lane31_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1553: Net ci_in connected to instance lane32_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1561: Net ci_in connected to instance lane32_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1571: Net ci_in connected to instance lane33_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1579: Net ci_in connected to instance lane33_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1589: Net ci_in connected to instance lane34_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1601: Net ci_in connected to instance lane40_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1609: Net ci_in connected to instance lane40_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1619: Net ci_in connected to instance lane41_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1627: Net ci_in connected to instance lane41_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1637: Net ci_in connected to instance lane42_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1645: Net ci_in connected to instance lane42_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1655: Net ci_in connected to instance lane43_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1663: Net ci_in connected to instance lane43_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1673: Net ci_in connected to instance lane44_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1681: Net ci_in connected to instance lane44_1 is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine keccak line 44 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 127 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Hash_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 135 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   di_valid_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 156 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Rnd_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 178 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Rnd_cnt_reg2     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  Sub_Rnd_cnt__reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[4]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[3]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 5 errors. ***
Information: Building the design 'keccak'. (HDL-193)
Warning: Unable to resolve reference 'keccak' in 'Top'. (LINK-5)

  Updating timing information
Information: The register 'u_control/u_agu/D_addr_reg_12' will be removed. (OPT-1207)
Information: The register 'u_control/u_agu/D_addr_reg_13' will be removed. (OPT-1207)
Information: Updating design information... (UID-85)
Information: The library cell 'TIELBWP12T30P140ULVT' in the library 'tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHBWP12T30P140ULVT' in the library 'tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: In design 'Top', the register 'u_sample/sample_out_reg_5' is removed because it is merged to 'u_sample/sample_out_reg_4'. (OPT-1215)
Information: In design 'Top', the register 'u_sample/sample_out_reg_6' is removed because it is merged to 'u_sample/sample_out_reg_4'. (OPT-1215)
Information: In design 'Top', the register 'u_sample/sample_out_reg_7' is removed because it is merged to 'u_sample/sample_out_reg_4'. (OPT-1215)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'Top'. (DDB-72)
Information: Added key list 'DesignWare' to design 'Core'. (DDB-72)
Memory usage for J4 task 1874 Mbytes -- main task 1874 Mbytes.
Information: There is no timing violation in design Top. Delay-based auto_ungroup will not be performed. (OPT-780)
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------
Warning: The pin u_control/absorb_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/dout_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/ram_reset is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/squeeze_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_valid is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[0] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[1] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[2] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[3] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[5] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[6] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[8] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[9] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[10] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[4] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[7] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)

  Beginning Delay Optimization
  ----------------------------

                                                          TOTAL                                                                     
 ELAPSED                WORST NEG MAX DELAY  MIN DELAY    SETUP    DESIGN                                                   LEAKAGE 
  TIME    TRIALS MBYTES   SLACK     COST       COST       COST    RULE COST   AREA    PATH GROUP         ENDPOINT            POWER  
--------- ------ ------ --------- --------- ----------- --------- --------- --------- ---------- ------------------------- ---------
  0:00:27      2 1874.8      0.00      0.00      0.00         0.0    8024.7  334093.3                                      3799641.7500
  0:00:27      1 1874.8      0.00      0.00      0.00         0.0    8024.7  334093.3                                      3799641.7500
  0:00:27      1 1874.8      0.00      0.00      0.00         0.0    8024.7  334093.3                                      3799641.7500
  0:00:28     56 1874.8      0.00      0.00      0.00         0.0    8024.7  334093.3                                      3799641.7500
Memory usage for J5 task 1874 Mbytes -- main task 1874 Mbytes.

  Beginning WLM Backend Optimization
  --------------------------------------
Memory usage for J6 task 1874 Mbytes -- main task 1874 Mbytes.
  0:00:32    918 1874.8      0.00      0.00      0.00         0.0    8006.6  334067.8                                      3736565.2500
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  0:00:33      1 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
               1
          ------
             938


  Beginning Design Rule Fixing  (min_capacitance)  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                                          TOTAL                                                                     
 ELAPSED                WORST NEG MAX DELAY  MIN DELAY    SETUP    DESIGN                                                   LEAKAGE 
  TIME    TRIALS MBYTES   SLACK     COST       COST       COST    RULE COST   AREA    PATH GROUP         ENDPOINT            POWER  
--------- ------ ------ --------- --------- ----------- --------- --------- --------- ---------- ------------------------- ---------
  0:00:33   5000 1874.8      0.00      0.00      0.00         0.0    8006.3  334001.1                                      3531581.5000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  0:00:39   5008 1874.8      0.00      0.00      0.00         0.0    7310.0  334848.8            u_control/net10207        4723356.0000
  0:00:40   5015 1874.8      0.00      0.00      0.00         0.0    7310.0  335033.6            u_control/net9692         4862865.5000
  0:00:42   5056 1874.8      0.00      0.00      0.00         0.0    7310.0  335222.4            u_control/net13794        5003931.0000
  0:00:44   7696 1874.8      0.00      0.00      0.00         0.0    7310.0  335340.9            u_core/net9034            5094545.0000
  0:00:45   5003 1874.8      0.00      0.00      0.00         0.0    7310.0  335505.9            u_control/net13637        5222362.5000
  0:00:47   5001 1874.8      0.00      0.00      0.00         0.0    7310.0  335648.5            u_control/net14776        5333588.0000
  0:00:49   5049 1874.8      0.00      0.00      0.00         0.0    7310.0  335878.5            u_Macs/net12450           5500579.0000
  0:00:50   5022 1874.8      0.00      0.00      0.00         0.0    7310.0  336015.9            u_control/net12508        5601178.0000
  0:00:51   5031 1874.8      0.00      0.00      0.00         0.0    7310.0  336132.0            u_control/net14386        5686393.5000
  0:00:52   5034 1874.8      0.00      0.00      0.00         0.0    7310.0  336217.2            u_control/net14956        5748980.5000
  0:00:54   5010 1874.8      0.00      0.00      0.00         0.0    7310.0  336306.2            u_control/net15534        5819800.0000
  0:00:55   5002 1874.8      0.00      0.00      0.00         0.0    7310.0  336588.3            u_control/net19640        6026052.0000
  0:00:57   5007 1874.8      0.00      0.00      0.00         0.0    7310.0  336829.9            u_control/net13265        6203038.5000
  0:00:58   5111 1874.8      0.00      0.00      0.00         0.0    7310.0  336815.4            u_core/net20704           6192863.5000
  0:00:59   5025 1874.8      0.00      0.00      0.00         0.0    7306.0  336804.5            u_sample/net20824         6185180.5000
  0:00:59   5067 1874.8      0.00      0.00      0.00         0.0    7306.0  336797.6            u_Macs/net12664           6180023.5000
  0:01:00   6054 1874.8      0.00      0.00      0.00         0.0    7306.0  336791.2            u_Macs/net16533           6175350.0000
  0:01:01   5608 1874.8      0.00      0.00      0.00         0.0    7306.0  336787.2            u_Macs/net17952           6172398.5000
  0:01:01   5561 1874.8      0.00      0.00      0.00         0.0    7306.0  336782.5            u_Macs/net18215           6168955.0000
  0:01:02   5003 1874.8      0.00      0.00      0.00         0.0    7306.0  336778.8            u_Macs/net20891           6166708.0000
  0:01:03   5010 1874.8      0.00      0.00      0.00         0.0    7306.0  336768.7            u_Macs/net21185           6159329.0000
  0:01:03   5061 1874.8      0.00      0.00      0.00         0.0    7306.0  336758.6            u_Macs/net25534           6151950.5000
  0:01:04   5007 1874.8      0.00      0.00      0.00         0.0    7306.0  336731.8            u_Macs/net26374           6132273.0000
  0:01:05   5305 1874.8      0.00      0.00      0.00         0.0    7306.0  336711.8            u_control/net9785         6117403.5000
  0:01:06   5138 1874.8      0.00      0.00      0.00         0.0    7306.0  336706.2            u_control/net12604        6113110.0000
  0:01:07   5023 1874.8      0.00      0.00      0.00         0.0    7306.0  336691.8            u_control/net13707        6094361.0000
  0:01:08   8714 1874.8      0.00      0.00      0.00         0.0    7306.0  336684.0            u_control/net14666        6085056.0000
  0:01:08   5462 1874.8      0.00      0.00      0.00         0.0    7306.0  336667.7            u_control/net15103        6054651.5000
  0:01:09   5026 1874.8      0.00      0.00      0.00         0.0    7306.0  336653.0            u_control/net15514        6029237.0000
  0:01:10   5225 1874.8      0.00      0.00      0.00         0.0    7306.0  336645.7            u_control/net15974        6023714.0000
  0:01:11   5077 1874.8      0.00      0.00      0.00         0.0    7306.0  336639.7            u_control/net16319        6022263.0000
  0:01:11   5126 1874.8      0.00      0.00      0.00         0.0    7306.0  336630.6            u_control/net16698        6015501.5000
  0:01:12   5020 1874.8      0.00      0.00      0.00         0.0    7306.0  336620.5            u_control/net16740        6000356.5000
  0:01:13   5031 1874.8      0.00      0.00      0.00         0.0    7306.0  336598.4            u_control/net17397        5984123.0000
  0:01:14   5304 1874.8      0.00      0.00      0.00         0.0    7306.0  336587.9            u_control/net18457        5976498.0000
  0:01:14   5137 1874.8      0.00      0.00      0.00         0.0    7306.0  336580.7            u_control/net18699        5970340.5000
  0:01:15   6041 1874.8      0.00      0.00      0.00         0.0    7306.0  336569.6            u_control/net18996        5943983.5000
  0:01:16   5231 1874.8      0.00      0.00      0.00         0.0    7306.0  336564.8            u_control/net19254        5940182.0000
  0:01:17   5226 1874.8      0.00      0.00      0.00         0.0    7306.0  336547.8            u_control/net19506        5927324.5000
  0:01:17   5092 1874.8      0.00      0.00      0.00         0.0    7306.0  336530.2            u_control/net19776        5896744.5000
  0:01:18   6984 1874.8      0.00      0.00      0.00         0.0    7306.0  336525.8            u_control/net20208        5895281.0000
  0:01:19   5083 1874.8      0.00      0.00      0.00         0.0    7306.0  336515.2            u_control/net21424        5888238.5000
  0:01:19   5251 1874.8      0.00      0.00      0.00         0.0    7306.0  336501.8            u_control/net21737        5878400.0000
  0:01:20   5102 1874.8      0.00      0.00      0.00         0.0    7306.0  336494.7            u_control/net22026        5873234.5000
  0:01:21   7943 1874.8      0.00      0.00      0.00         0.0    7306.0  336487.0            u_control/net22480        5863929.5000
  0:01:22   6150 1874.8      0.00      0.00      0.00         0.0    7306.0  336485.0            u_control/net22913        5858805.5000
  0:01:22   6655 1874.8      0.00      0.00      0.00         0.0    7306.0  336480.3            u_control/net23298        5851714.0000
  0:01:23   5528 1874.8      0.00      0.00      0.00         0.0    7306.0  336472.5            u_control/net23592        5846057.0000
  0:01:24   5529 1874.8      0.00      0.00      0.00         0.0    7306.0  336461.9            u_control/net23886        5838074.0000
  0:01:24   7379 1874.8      0.00      0.00      0.00         0.0    7306.0  336458.1            u_control/net24291        5835010.5000
  0:01:25   5688 1874.8      0.00      0.00      0.00         0.0    7306.0  336448.7            u_control/net24621        5828123.5000
  0:01:26   5158 1874.8      0.00      0.00      0.00         0.0    7306.0  336445.1            u_control/net24969        5825655.5000
  0:01:26   5035 1874.8      0.00      0.00      0.00         0.0    7306.0  336434.6            u_control/net17535        5818113.5000
  0:01:27   5524 1874.8      0.00      0.00      0.00         0.0    7306.0  336421.6            u_control/net26164        5808758.5000
  0:01:29  13062 1874.8      0.00      0.00      0.00         0.0    7306.0  336398.4            u_control/net10276        5792525.5000
  0:01:30   6600 1874.8      0.00      0.00      0.00         0.0    7306.0  336395.6            u_Macs/u_pe_3/state       5789234.0000
  0:01:31   6727 1874.8      0.00      0.00      0.00         0.0    7306.0  336393.1            u_control/state[0]        5787154.5000
  0:01:32   6331 1874.8      0.00      0.00      0.00         0.0    7306.0  336393.2            u_control/net10580        5787007.0000
  0:01:33   5022 1874.8      0.00      0.00      0.00         0.0    7294.0  336384.2            net13430                  5789161.5000
  0:01:34   5114 1874.8      0.00      0.00      0.00         0.0    7271.0  336376.1            net27567                  5772256.5000
  0:01:35   5114 1874.8      0.00      0.00      0.00         0.0    7271.0  336363.0            u_control/long_data[31]   5759016.0000
  0:01:36   5224 1874.8      0.00      0.00      0.00         0.0    7271.0  336342.5            u_control/net24430        5743542.5000
  0:01:38   5331 1874.8      0.00      0.00      0.00         0.0    7271.0  336323.5            u_control/net18670        5729396.5000
  0:01:40   5356 1874.8      0.00      0.00      0.00         0.0    7271.0  336308.2            u_control/net19362        5717970.0000
  0:01:41   6267 1874.8      0.00      0.00      0.00         0.0    7271.0  336304.9            u_control/net11650        5715510.5000
  0:01:42   5018 1874.8      0.00      0.00      0.00         0.0    7271.0  336256.3            u_control/net21930        5676783.5000
  0:01:43   5010 1874.8      0.00      0.00      0.00         0.0    7271.0  336194.0            u_control/inst_reg[15]    5629042.5000
  0:01:44   5145 1874.8      0.00      0.00      0.00         0.0    7271.0  336162.9            u_Macs/net17863           5606056.0000
  0:01:45   5142 1874.8      0.00      0.00      0.00         0.0    7271.0  336109.0            u_Macs/net21317           5564934.0000
  0:01:46   5022 1874.8      0.00      0.00      0.00         0.0    7271.0  336089.2            u_sample/net20860         5550422.0000
  0:01:47   5074 1874.8      0.00      0.00      0.00         0.0    7271.0  336064.5            u_control/net28025        5531804.5000
  0:01:48   5008 1874.8      0.00      0.00      0.00         0.0    7271.0  336027.3            u_control/net22660        5503923.0000
  0:01:49   5088 1874.8      0.00      0.00      0.00         0.0    7271.0  335947.0            u_control/B_addr_start[11] 5444211.0000
  0:01:51   5218 1874.8      0.00      0.00      0.00         0.0    7271.0  335924.2            u_control/net23054        5427485.5000
  0:01:51   5049 1874.8      0.00      0.00      0.00         0.0    7271.0  335896.0            u_control/hash_agu_addr_output[9] 5406824.5000
  0:01:52   5051 1874.8      0.00      0.00      0.00         0.0    7271.0  335849.2            u_control/net15694        5372635.5000
  0:01:54   5025 1874.8      0.00      0.00      0.00         0.0    7271.0  335823.0            u_control/trans_mode      5353450.5000
  0:01:55   5010 1874.8      0.00      0.00      0.00         0.0    7271.0  335796.8            u_Macs/net11105           5334265.0000
  0:01:56   5030 1874.8      0.00      0.00      0.00         0.0    7271.0  335741.1            u_core/net19951           5260950.5000
  0:01:57   5302 1874.8      0.00      0.00      0.00         0.0    7271.0  335712.7            u_control/net21406        5239822.5000
  0:01:58   5253 1874.8      0.00      0.00      0.00         0.0    7271.0  335697.2            u_control/net10276        5228135.0000
  0:01:59   5068 1874.8      0.00      0.00      0.00         0.0    7271.0  335667.5            u_control/net28065        5202922.5000
  0:02:00   5331 1874.8      0.00      0.00      0.00         0.0    7271.0  335621.4            u_control/net19105        5167688.0000
  0:02:01   5091 1874.8      0.00      0.00      0.00         0.0    7271.0  335594.2            u_control/net9059         5147512.0000
  0:02:02   5112 1874.8      0.00      0.00      0.00         0.0    7271.0  335564.2            u_control/net22800        5125263.0000
  0:02:03   5251 1874.8      0.00      0.00      0.00         0.0    7271.0  335508.7            u_control/net10655        5083739.0000
  0:02:04   5217 1874.8      0.00      0.00      0.00         0.0    7271.0  335420.5            u_control/net9152         5015649.0000
  0:02:05   5044 1874.8      0.00      0.00      0.00         0.0    7271.0  335312.5            u_control/net22396        4934730.5000
  0:02:06   5003 1874.8      0.00      0.00      0.00         0.0    7271.0  335293.0            u_control/net19193        4919994.5000
  0:02:07   5170 1874.8      0.00      0.00      0.00         0.0    7271.0  335228.7            u_control/net9512         4872187.5000
  0:02:08   5062 1874.8      0.00      0.00      0.00         0.0    7271.0  335157.3            u_control/net9276         4817805.5000
  0:02:09   5135 1874.8      0.00      0.00      0.00         0.0    7271.0  335123.5            u_control/net24765        4792381.0000
  0:02:10   5103 1874.8      0.00      0.00      0.00         0.0    7271.0  335080.0            u_Macs/net19729           4758895.5000
  0:02:11   5067 1874.8      0.00      0.00      0.00         0.0    7271.0  335033.6            u_Macs/net10993           4723072.5000
  0:02:12   5124 1874.8      0.00      0.00      0.00         0.0    7271.0  334981.0            u_sample/net25450         4683524.5000
  0:02:13   5015 1874.8      0.00      0.00      0.00         0.0    7271.0  334919.5            u_control/A_addr[13]      4638184.5000
  0:02:14   5305 1874.8      0.00      0.00      0.00         0.0    7271.0  334860.7            u_control/net22310        4593827.5000
  0:02:15   5042 1874.8      0.00      0.00      0.00         0.0    7271.0  334802.6            u_control/net25209        4550999.5000
  0:02:16   5281 1874.8      0.00      0.00      0.00         0.0    7271.0  334778.8            u_control/net15996        4533066.0000
  0:02:17   5008 1874.8      0.00      0.00      0.00         0.0    7271.0  334755.2            u_control/net16471        4515378.5000
  0:02:18   5052 1874.8      0.00      0.00      0.00         0.0    7271.0  334710.5            u_control/net23868        4482665.5000
  0:02:19   5154 1874.8      0.00      0.00      0.00         0.0    7271.0  334682.3            u_control/net21497        4462004.5000
  0:02:20   5039 1874.8      0.00      0.00      0.00         0.0    7271.0  334645.4            u_control/net9679         4434948.5000
  0:02:21   5002 1874.8      0.00      0.00      0.00         0.0    7271.0  334608.7            u_control/B_addr[13]      4408138.5000
  0:02:22   5082 1874.8      0.00      0.00      0.00         0.0    7271.0  334572.8            u_control/net16280        4381820.0000
  0:02:22   5085 1874.8      0.00      0.00      0.00         0.0    7271.0  334547.9            u_control/C_addr[7]       4363619.0000
  0:02:23   5078 1874.8      0.00      0.00      0.00         0.0    7271.0  334526.6            u_Macs/net21000           4347765.0000
  0:02:24   5023 1874.8      0.00      0.00      0.00         0.0    7271.0  334501.4            u_Macs/u_pe_3/state       4329318.0000
  0:02:25   5015 1874.8      0.00      0.00      0.00         0.0    7271.0  334475.2            u_Macs/net20330           4310132.5000
  0:02:26   5022 1874.8      0.00      0.00      0.00         0.0    7271.0  334436.9            u_Macs/net17702           4281778.5000
  0:02:27   5005 1874.8      0.00      0.00      0.00         0.0    7269.0  334408.0            u_sample/net12880         4258739.5000
  0:02:28   5503 1874.8      0.00      0.00      0.00         0.0    7268.0  334354.7            data_decode[44]           4218848.5000
  0:02:43  66168 1874.8      0.00      0.00      0.00         0.0    7268.0  334345.3            u_control/mem_wr_data[17] 4211977.0000
  0:03:14 137966 1874.8      0.00      0.00      0.00         0.0    7268.0  334332.7                                      4206508.5000
  0:03:14      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334332.7                                      4206508.5000
               0
          ------
          834371


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                                          TOTAL                                                                     
 ELAPSED                WORST NEG MAX DELAY  MIN DELAY    SETUP    DESIGN                                                   LEAKAGE 
  TIME    TRIALS MBYTES   SLACK     COST       COST       COST    RULE COST   AREA    PATH GROUP         ENDPOINT            POWER  
--------- ------ ------ --------- --------- ----------- --------- --------- --------- ---------- ------------------------- ---------
  0:03:14   5000 1874.8      0.00      0.00      0.00         0.0    7268.0  334332.7                                      4206508.5000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
  Global Optimization (Phase 95)
  Global Optimization (Phase 96)
  Global Optimization (Phase 97)
  Global Optimization (Phase 98)
  Global Optimization (Phase 99)
  Global Optimization (Phase 100)
  Global Optimization (Phase 101)
  Global Optimization (Phase 102)
  Global Optimization (Phase 103)
  Global Optimization (Phase 104)
  Global Optimization (Phase 105)
  Global Optimization (Phase 106)
  Global Optimization (Phase 107)
  Global Optimization (Phase 108)
  Global Optimization (Phase 109)
  Global Optimization (Phase 110)
  Global Optimization (Phase 111)
  Global Optimization (Phase 112)
  Global Optimization (Phase 113)
  Global Optimization (Phase 114)
  Global Optimization (Phase 115)
  Global Optimization (Phase 116)
  Global Optimization (Phase 117)
  Global Optimization (Phase 118)
  Global Optimization (Phase 119)
  Global Optimization (Phase 120)
  Global Optimization (Phase 121)
  Global Optimization (Phase 122)
  Global Optimization (Phase 123)
  Global Optimization (Phase 124)
  Global Optimization (Phase 125)
  Global Optimization (Phase 126)
  Global Optimization (Phase 127)
  Global Optimization (Phase 128)
  Global Optimization (Phase 129)
  Global Optimization (Phase 130)
  Global Optimization (Phase 131)
  Global Optimization (Phase 132)
  Global Optimization (Phase 133)
  Global Optimization (Phase 134)
  Global Optimization (Phase 135)
  Global Optimization (Phase 136)
  Global Optimization (Phase 137)
  Global Optimization (Phase 138)
  Global Optimization (Phase 139)
  Global Optimization (Phase 140)
  Global Optimization (Phase 141)
  Global Optimization (Phase 142)
  Global Optimization (Phase 143)
  Global Optimization (Phase 144)
  Global Optimization (Phase 145)
  Global Optimization (Phase 146)
  Global Optimization (Phase 147)
  Global Optimization (Phase 148)
  Global Optimization (Phase 149)
  Global Optimization (Phase 150)
  Global Optimization (Phase 151)
  Global Optimization (Phase 152)
  Global Optimization (Phase 153)
  Global Optimization (Phase 154)
  Global Optimization (Phase 155)
  Global Optimization (Phase 156)
  Global Optimization (Phase 157)
  Global Optimization (Phase 158)
  Global Optimization (Phase 159)
  Global Optimization (Phase 160)
  Global Optimization (Phase 161)
  Global Optimization (Phase 162)
  Global Optimization (Phase 163)
  Global Optimization (Phase 164)
  Global Optimization (Phase 165)
  Global Optimization (Phase 166)
  Global Optimization (Phase 167)
  Global Optimization (Phase 168)
  Global Optimization (Phase 169)
  Global Optimization (Phase 170)
  Global Optimization (Phase 171)
  Global Optimization (Phase 172)
  Global Optimization (Phase 173)
  Global Optimization (Phase 174)
  Global Optimization (Phase 175)
  Global Optimization (Phase 176)
  Global Optimization (Phase 177)
  Global Optimization (Phase 178)
  Global Optimization (Phase 179)
  Global Optimization (Phase 180)
  Global Optimization (Phase 181)
  Global Optimization (Phase 182)
  Global Optimization (Phase 183)
Information: Complementing port 'mem_wr_data[59]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[59]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[58]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[58]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[57]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[57]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[56]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[56]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[43]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[43]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[42]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[42]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[41]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[41]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[40]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[40]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[27]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[27]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[26]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[26]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[25]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[25]_BAR'. (OPT-319)
Information: Complementing port 'mem_wr_data[24]' in design 'Control'.
	 The new name of the port is 'mem_wr_data[24]_BAR'. (OPT-319)
  0:06:39      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.9                                      4176847.0000
  0:06:39      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.9                                      4176847.0000
  0:06:39      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.9                                      4176847.0000
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334315.6                                      4177314.7500
Warning: The pin u_control/hash_di_len[0] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[1] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[2] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[3] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[5] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[6] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[8] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[9] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[10] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[4] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[7] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/absorb_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/dout_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/ram_reset is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/squeeze_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_valid is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
               0
          ------
              22

                                                          TOTAL                                                                     
 ELAPSED                WORST NEG MAX DELAY  MIN DELAY    SETUP    DESIGN                                                   LEAKAGE 
  TIME    TRIALS MBYTES   SLACK     COST       COST       COST    RULE COST   AREA    PATH GROUP         ENDPOINT            POWER  
--------- ------ ------ --------- --------- ----------- --------- --------- --------- ---------- ------------------------- ---------
  0:06:40      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334306.2                                      4177314.0000
  0:06:41      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334306.2                                      4177314.0000
  0:06:41      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334306.2                                      4177314.0000
  0:06:41      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334306.2                                      4177314.0000
  0:06:42      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334306.2                                      4177314.0000
  0:06:44   5022 1874.8      0.00      0.00      0.00         0.0    7268.0  335476.8            u_Macs/net46611           7057287.0000
  0:06:46   5006 1874.8      0.00      0.00      0.00         0.0    7268.0  336646.1            u_control/net9544         9823813.0000
  0:06:48   5002 1874.8      0.00      0.00      0.00         0.0    7268.0  337811.5            u_control/A_line_index[0] 12683651.0000
  0:06:50   5016 1874.8      0.00      0.00      0.00         0.0    7268.0  338156.2            u_control/B_addr[11]      13186396.0000
  0:06:51   5036 1874.8      0.00      0.00      0.00         0.0    7268.0  338558.8            u_Macs/net53459           14097893.0000
  0:06:52   5048 1874.8      0.00      0.00      0.00         0.0    7268.0  339501.4            u_control/net53220        16363380.0000
  0:06:54   5016 1874.8      0.00      0.00      0.00         0.0    7268.0  340716.2            u_control/net10188        19276976.0000
  0:06:56   5000 1874.8      0.00      0.00      0.00         0.0    7268.0  341120.1            u_Macs/net53656           20056958.0000
  0:06:58   5027 1874.8      0.00      0.00      0.00         0.0    7268.0  341130.2            u_control/net53159        19771662.0000
  0:06:59   5022 1874.8      0.00      0.00      0.00         0.0    7268.0  341062.0            u_control/net53985        19456668.0000
  0:07:00   5008 1874.8      0.00      0.00      0.00         0.0    7268.0  340913.1            u_control/net54667        18822302.0000
  0:07:02   5024 1874.8      0.00      0.00      0.00         0.0    7268.0  340923.9            u_control/net55596        18614002.0000
  0:07:04   5013 1874.8      0.00      0.00      0.00         0.0    7268.0  341239.5            u_Macs/net11013           18821814.0000
  0:07:07   5790 1874.8      0.00      0.00      0.00         0.0    7268.0  341572.2            u_control/net57541        19169386.0000
  0:07:07   5038 1874.8      0.00      0.00      0.00         0.0    7268.0  341453.9            u_core/net56039           18861132.0000
  0:07:08   5004 1874.8      0.00      0.00      0.00         0.0    7268.0  341388.5            u_sample/net61156         18699298.0000
  0:07:09   5090 1874.8      0.00      0.00      0.00         0.0    7268.0  341365.9            u_Macs/net53257           18658832.0000
  0:07:10   5008 1874.8      0.00      0.00      0.00         0.0    7268.0  341047.7            u_Macs/net57680           17787700.0000
  0:07:11   5098 1874.8      0.00      0.00      0.00         0.0    7268.0  340829.9            u_Macs/net57979           17192854.0000
  0:07:12   5013 1874.8      0.00      0.00      0.00         0.0    7268.0  340504.5            u_Macs/net60498           16311305.0000
  0:07:14   5458 1874.8      0.00      0.00      0.00         0.0    7268.0  340408.4            u_Macs/net61453           16065828.0000
  0:07:14   5485 1874.8      0.00      0.00      0.00         0.0    7268.0  340356.5            u_Macs/net61801           15939859.0000
  0:07:15   5059 1874.8      0.00      0.00      0.00         0.0    7268.0  340330.0            u_Macs/net66884           15920428.0000
  0:07:17   5051 1874.8      0.00      0.00      0.00         0.0    7268.0  340294.5            u_Macs/net67848           15873697.0000
  0:07:19  10112 1874.8      0.00      0.00      0.00         0.0    7268.0  340251.4            u_Macs/net57738           15774202.0000
  0:07:20   5939 1874.8      0.00      0.00      0.00         0.0    7268.0  340243.8            u_Macs/net59920           15768783.0000
  0:07:20   5015 1874.8      0.00      0.00      0.00         0.0    7268.0  340231.2            u_control/net9095         15740970.0000
  0:07:22   5143 1874.8      0.00      0.00      0.00         0.0    7268.0  340004.2            u_control/net34710        15176728.0000
  0:07:23   5027 1874.8      0.00      0.00      0.00         0.0    7268.0  339743.7            u_control/net53560        14469402.0000
  0:07:24   5019 1874.8      0.00      0.00      0.00         0.0    7268.0  339598.7            u_control/net54047        14074932.0000
  0:07:25   6588 1874.8      0.00      0.00      0.00         0.0    7268.0  339280.0            u_control/net54780        13205302.0000
  0:07:26   5009 1874.8      0.00      0.00      0.00         0.0    7268.0  339114.8            u_control/net55261        12755274.0000
  0:07:27   5043 1874.8      0.00      0.00      0.00         0.0    7268.0  338854.9            u_control/net55759        12046449.0000
  0:07:28   5572 1874.8      0.00      0.00      0.00         0.0    7268.0  338600.9            u_control/net56355        11363506.0000
  0:07:29   5265 1874.8      0.00      0.00      0.00         0.0    7268.0  338479.6            u_control/net56734        11036362.0000
  0:07:30   5095 1874.8      0.00      0.00      0.00         0.0    7268.0  338463.3            u_control/net57110        11009283.0000
  0:07:31   5018 1874.8      0.00      0.00      0.00         0.0    7268.0  338405.2            u_control/net58283        10862599.0000
  0:07:32   5026 1874.8      0.00      0.00      0.00         0.0    7268.0  338069.0            u_control/net58614        9954040.0000
  0:07:33   5010 1874.8      0.00      0.00      0.00         0.0    7268.0  337789.8            u_control/net58922        9194269.0000
  0:07:34   5121 1874.8      0.00      0.00      0.00         0.0    7268.0  337634.9            u_control/net59229        8772429.0000
  0:07:35   5000 1874.8      0.00      0.00      0.00         0.0    7268.0  337457.0            u_control/net59562        8306522.0000
  0:07:36   5040 1874.8      0.00      0.00      0.00         0.0    7268.0  337161.0            u_control/net60054        7498064.0000
  0:07:37   5016 1874.8      0.00      0.00      0.00         0.0    7268.0  336876.1            u_control/net60588        6722869.0000
  0:07:38   5063 1874.8      0.00      0.00      0.00         0.0    7268.0  336736.3            u_control/net61885        6376000.0000
  0:07:39   5013 1874.8      0.00      0.00      0.00         0.0    7268.0  336714.4            u_control/net62220        6351237.0000
  0:07:40   5075 1874.8      0.00      0.00      0.00         0.0    7268.0  336697.5            u_control/net62585        6308441.0000
  0:07:40   5291 1874.8      0.00      0.00      0.00         0.0    7268.0  336686.1            u_control/net62950        6282721.5000
  0:07:41   6896 1874.8      0.00      0.00      0.00         0.0    7268.0  336639.0            u_control/net63483        6169972.0000
  0:07:42   5280 1874.8      0.00      0.00      0.00         0.0    7268.0  336637.7            u_control/net54834        6168988.0000
  0:07:43   5505 1874.8      0.00      0.00      0.00         0.0    7268.0  336623.6            u_control/net64224        6136567.5000
  0:07:44   5180 1874.8      0.00      0.00      0.00         0.0    7268.0  336566.4            u_control/net64617        5988247.0000
  0:07:44   5030 1874.8      0.00      0.00      0.00         0.0    7268.0  336555.9            u_control/net64912        5976160.0000
  0:07:45   5011 1874.8      0.00      0.00      0.00         0.0    7268.0  336543.8            u_control/net65221        5967097.5000
  0:07:46   5019 1874.8      0.00      0.00      0.00         0.0    7268.0  336524.8            u_control/net65588        5948861.5000
  0:07:47   5048 1874.8      0.00      0.00      0.00         0.0    7268.0  336504.4            u_control/net65880        5928853.5000
  0:07:47   5145 1874.8      0.00      0.00      0.00         0.0    7268.0  336498.1            u_control/net66182        5924180.0000
  0:07:48   5003 1874.8      0.00      0.00      0.00         0.0    7268.0  336479.8            u_control/net67254        5910381.0000
  0:07:49   5025 1874.8      0.00      0.00      0.00         0.0    7268.0  336457.1            u_control/net55916        5896506.5000
  0:07:50   5826 1874.8      0.00      0.00      0.00         0.0    7268.0  336450.7            u_control/net59378        5888296.0000
  0:07:51   5099 1874.8      0.00      0.00      0.00         0.0    7268.0  336448.0            u_control/net54285        5886328.5000
  0:07:51   5415 1874.8      0.00      0.00      0.00         0.0    7268.0  336446.7            u_control/net55261        5885241.0000
  0:07:52   7547 1874.8      0.00      0.00      0.00         0.0    7268.0  336444.5            u_control/net56046        5883248.0000
  0:07:53   5520 1874.8      0.00      0.00      0.00         0.0    7268.0  336441.1            u_control/net58371        5880788.5000
  0:07:54   5775 1874.8      0.00      0.00      0.00         0.0    7268.0  336438.4            u_control/net52956        5878821.0000
  0:07:54   5044 1874.8      0.00      0.00      0.00         0.0    7268.0  336436.1            u_control/net59229        5876207.0000
  0:07:55   5243 1874.8      0.00      0.00      0.00         0.0    7268.0  336430.4            u_control/net59854        5872026.0000
  0:07:56   6982 1874.8      0.00      0.00      0.00         0.0    7268.0  336427.0            u_control/net60623        5871171.0000
  0:07:57   5407 1874.8      0.00      0.00      0.00         0.0    7268.0  336420.4            u_control/net55268        5866256.0000
  0:07:58   5680 1874.8      0.00      0.00      0.00         0.0    7268.0  336413.1            u_Macs/net10863           5859498.0000
  0:07:58   5153 1874.8      0.00      0.00      0.00         0.0    7268.0  336409.5            u_control/net9132         5855454.0000
  0:08:00   8323 1874.8      0.00      0.00      0.00         0.0    7268.0  336407.5            u_control/wr_src[1]       5853190.0000
  0:08:01   8326 1874.8      0.00      0.00      0.00         0.0    7268.0  336405.5            u_control/intadd_0/SUM[3] 5851714.5000
  0:08:03   5007 1874.8      0.00      0.00      0.00         0.0    7268.0  337163.7            net71151                  7720382.5000
  0:08:04   5026 1874.8      0.00      0.00      0.00         0.0    7268.0  337006.6            net48771                  7159187.5000
  0:08:05   5385 1874.8      0.00      0.00      0.00         0.0    7268.0  336567.1            net71838                  6030541.5000
  0:08:06   7084 1874.8      0.00      0.00      0.00         0.0    7268.0  336536.2            net71169                  5951988.5000
  0:08:07   5000 1874.8      0.00      0.00      0.00         0.0    7268.0  336523.6            u_control/net52998        5940794.5000
  0:08:09   5052 1874.8      0.00      0.00      0.00         0.0    7268.0  336504.4            u_control/net54418        5923622.5000
  0:08:11   5049 1874.8      0.00      0.00      0.00         0.0    7268.0  336487.0            u_control/net56647        5910818.5000
  0:08:12   5001 1874.8      0.00      0.00      0.00         0.0    7268.0  336466.3            u_control/long_data[63]   5895298.0000
  0:08:13   5065 1874.8      0.00      0.00      0.00         0.0    7268.0  336449.2            u_control/net60881        5881639.0000
  0:08:15   5048 1874.8      0.00      0.00      0.00         0.0    7268.0  336390.7            u_control/net9544         5833227.0000
  0:08:16   5118 1874.8      0.00      0.00      0.00         0.0    7268.0  336336.4            u_control/inst_reg[19]    5789169.5000
  0:08:17   5000 1874.8      0.00      0.00      0.00         0.0    7268.0  336272.4            u_Macs/net10920           5737191.5000
  0:08:19   5630 1874.8      0.00      0.00      0.00         0.0    7268.0  336248.9            u_sample/net50859         5715246.0000
  0:08:20   5090 1874.8      0.00      0.00      0.00         0.0    7268.0  336175.0            u_control/net27206        5656127.5000
  0:08:21   5319 1874.8      0.00      0.00      0.00         0.0    7268.0  336145.1            u_control/net10616        5632660.5000
  0:08:23   5209 1874.8      0.00      0.00      0.00         0.0    7268.0  336063.3            u_control/net58758        5558179.5000
  0:08:24   5100 1874.8      0.00      0.00      0.00         0.0    7268.0  336037.4            u_control/B_addr_start[2] 5532931.0000
  0:08:25   5025 1874.8      0.00      0.00      0.00         0.0    7268.0  335998.4            u_control/A_addr[7]       5503611.5000
  0:08:26   5094 1874.8      0.00      0.00      0.00         0.0    7268.0  335960.3            u_control/short_data_mode 5475300.5000
  0:08:27   5221 1874.8      0.00      0.00      0.00         0.0    7268.0  335936.4            u_Macs/net11320           5456261.0000
  0:08:29   5127 1874.8      0.00      0.00      0.00         0.0    7268.0  335908.7            u_Macs/u_pe_0/state       5435575.0000
  0:08:30   5011 1874.8      0.00      0.00      0.00         0.0    7268.0  335886.4            u_core/net66786           5418521.0000
  0:08:31   5323 1874.8      0.00      0.00      0.00         0.0    7268.0  335861.3            u_control/net53515        5397209.5000
  0:08:32   5575 1874.8      0.00      0.00      0.00         0.0    7268.0  335837.7            u_control/net70823        5377590.5000
  0:08:33   5090 1874.8      0.00      0.00      0.00         0.0    7268.0  335807.8            u_control/net62300        5354324.0000
  0:08:34   5051 1874.8      0.00      0.00      0.00         0.0    7268.0  335751.6            u_control/net69563        5310037.5000
  0:08:36   5071 1874.8      0.00      0.00      0.00         0.0    7268.0  335661.9            u_control/net55617        5238533.5000
  0:08:37   5073 1874.8      0.00      0.00      0.00         0.0    7268.0  335615.2            u_control/net66762        5203755.0000
  0:08:38   5199 1874.8      0.00      0.00      0.00         0.0    7268.0  335594.4            u_control/net59056        5186929.0000
  0:08:39   5102 1874.8      0.00      0.00      0.00         0.0    7268.0  335568.4            u_control/net27020        5167569.5000
  0:08:40   5167 1874.8      0.00      0.00      0.00         0.0    7268.0  335526.4            u_control/net70429        5134460.0000
  0:08:41   5112 1874.8      0.00      0.00      0.00         0.0    7268.0  335502.5            u_control/net10698        5115420.5000
  0:08:42   5071 1874.8      0.00      0.00      0.00         0.0    7268.0  335448.1            u_control/net10620        5075574.5000
  0:08:44   5039 1874.8      0.00      0.00      0.00         0.0    7268.0  335336.0            u_control/net9150         4984483.0000
  0:08:45   5018 1874.8      0.00      0.00      0.00         0.0    7268.0  335237.2            u_control/net9530         4905865.5000
  0:08:46   5045 1874.8      0.00      0.00      0.00         0.0    7268.0  335110.0            u_Macs/net72984           4802459.5000
  0:08:47   5303 1874.8      0.00      0.00      0.00         0.0    7268.0  335056.6            u_Macs/net11372           4760987.0000
  0:08:48   5129 1874.8      0.00      0.00      0.00         0.0    7268.0  335022.5            u_sample/net61136         4735677.5000
  0:08:49   5197 1874.8      0.00      0.00      0.00         0.0    7268.0  334993.8            u_control/net55253        4712677.5000
  0:08:50   5279 1874.8      0.00      0.00      0.00         0.0    7268.0  334972.1            u_control/net59281        4694055.0000
  0:08:51   5206 1874.8      0.00      0.00      0.00         0.0    7268.0  334952.0            u_control/net65076        4678509.0000
  0:08:52   5008 1874.8      0.00      0.00      0.00         0.0    7268.0  334915.7            u_control/net60293        4651945.0000
  0:08:53   5020 1874.8      0.00      0.00      0.00         0.0    7268.0  334886.9            u_control/net58397        4630521.0000
  0:08:54   5010 1874.8      0.00      0.00      0.00         0.0    7268.0  334860.7            u_control/net9876         4611336.0000
  0:08:55   5129 1874.8      0.00      0.00      0.00         0.0    7268.0  334830.5            u_control/net64687        4589199.0000
  0:08:56   5077 1874.8      0.00      0.00      0.00         0.0    7268.0  334789.0            u_control/u_data_pre/long_bia[0] 4558428.5000
  0:08:57   5438 1874.8      0.00      0.00      0.00         0.0    7268.0  334736.9            u_control/net64652        4520304.0000
  0:08:57   5056 1874.8      0.00      0.00      0.00         0.0    7268.0  334704.8            u_control/net9199         4496420.5000
  0:08:58   5051 1874.8      0.00      0.00      0.00         0.0    7268.0  334676.3            u_control/net56330        4475513.5000
  0:08:59   5125 1874.8      0.00      0.00      0.00         0.0    7268.0  334655.8            u_Macs/intadd_16/SUM[8]   4460510.0000
  0:09:00   5224 1874.8      0.00      0.00      0.00         0.0    7268.0  334622.2            u_Macs/net53254           4435125.5000
  0:09:01   5074 1874.8      0.00      0.00      0.00         0.0    7268.0  334592.3            u_Macs/net61481           4413234.5000
  0:09:03   5031 1874.8      0.00      0.00      0.00         0.0    7268.0  334538.2            u_Macs/result[48]         4357602.5000
  0:09:04   6555 1874.8      0.00      0.00      0.00         0.0    7268.0  334489.5            u_sample/net72937         4317851.5000
  0:09:05   5037 1874.8      0.00      0.00      0.00         0.0    7268.0  334463.6            u_control/mem_wr_data[11] 4298912.0000
  0:09:06   5219 1874.8      0.00      0.00      0.00         0.0    7268.0  334431.2            net71926                  4274782.5000
  0:09:07   5023 1874.8      0.00      0.00      0.00         0.0    7268.0  334391.3            net72142                  4242864.0000
  0:09:17  32478 1874.8      0.00      0.00      0.00         0.0    7268.0  334384.0            u_control/hash_agu_addr_output[2] 4237453.0000
  0:09:54 171923 1874.8      0.00      0.00      0.00         0.0    7268.0  334383.6                                      4237207.0000
  0:09:54      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334383.6                                      4237207.0000
Warning: The pin u_control/hash_di_len[0] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[1] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[2] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[3] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[5] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[6] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[8] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[9] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[10] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[4] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_len[7] is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/absorb_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/dout_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/ram_reset is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/squeeze_en is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
Warning: The pin u_control/hash_di_valid is excluded from MPN fixing because
	it is driving a multi-driven net. (OPT-164)
  0:09:54      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334383.6                                      4237207.0000
  0:09:54      1 1874.8      0.00      0.00      0.00         0.0    7268.0  334383.6                                      4237207.0000
              93
          ------
          890606
Loading db file '/home/usergq/RFID_TSMC28_lib/STDCELL/tcbn28hpcplusbwp12t30p140ulvt_190a/tcbn28hpcplusbwp12t30p140ulvt_180a_ccs/TSMCHOME/digital/Front_End/timing_power_noise/CCS/tcbn28hpcplusbwp12t30p140ulvt_180a/tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs.db'
Loading db file '/home/usergq/IC_prj/Frodo_DC/syn/LibTemp/ts1n28hpcphvtb320x36m4s_180a_tt1v25c.db'
Loading db file '/home/usergq/IC_prj/Frodo_DC/syn/LibTemp/ts1n28hpcphvtb256x28m4s_180a_tt1v25c.db'
Loading db file '/home/usergq/IC_prj/Frodo_DC/syn/LibTemp/tsdn28hpcpa4096x32m8m_130a_tt1v25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: The trip points for the library named ts1n28hpcphvtb256x28m4s_tt1v25c differ from those in the library named tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs. (TIM-164)
Warning: The trip points for the library named tsdn28hpcpa4096x32m8m_tt1v25c differ from those in the library named tcbn28hpcplusbwp12t30p140ulvtssg0p81v125c_ccs. (TIM-164)
Information: Building the design 'keccak'. (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            54            |    auto/auto     |
|            63            |    auto/auto     |
|            87            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[4] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[3] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[2] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[1] or a directly connected net may be driven by more than one process or block. (ELAB-405)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net Rnd_cnt[0] or a directly connected net may be driven by more than one process or block. (ELAB-405)

Statistics for case statements in always block at line 715 in file
	'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           717            |    auto/auto     |
===============================================
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:742: Net ci_in connected to instance U_PRE_THETA is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:779: Net ci_in connected to instance u_chiiota is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1255: Net ci_in connected to instance lane00_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1265: Net ci_in connected to instance lane01_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1273: Net ci_in connected to instance lane01_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1283: Net ci_in connected to instance lane02_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1291: Net ci_in connected to instance lane02_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1301: Net ci_in connected to instance lane03_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1309: Net ci_in connected to instance lane03_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1319: Net ci_in connected to instance lane04_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1327: Net ci_in connected to instance lane04_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1339: Net ci_in connected to instance lane10_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1347: Net ci_in connected to instance lane10_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1357: Net ci_in connected to instance lane11_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1365: Net ci_in connected to instance lane11_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1376: Net ci_in connected to instance lane12_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1384: Net ci_in connected to instance lane12_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1394: Net ci_in connected to instance lane13_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1402: Net ci_in connected to instance lane13_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1415: Net ci_in connected to instance lane14_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1423: Net ci_in connected to instance lane14_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1433: Net ci_in connected to instance lane20_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1441: Net ci_in connected to instance lane20_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1451: Net ci_in connected to instance lane21_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1459: Net ci_in connected to instance lane21_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1469: Net ci_in connected to instance lane22_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1477: Net ci_in connected to instance lane22_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1487: Net ci_in connected to instance lane23_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1497: Net ci_in connected to instance lane24_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1505: Net ci_in connected to instance lane24_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1517: Net ci_in connected to instance lane30_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1525: Net ci_in connected to instance lane30_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1535: Net ci_in connected to instance lane31_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1543: Net ci_in connected to instance lane31_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1553: Net ci_in connected to instance lane32_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1561: Net ci_in connected to instance lane32_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1571: Net ci_in connected to instance lane33_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1579: Net ci_in connected to instance lane33_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1589: Net ci_in connected to instance lane34_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1601: Net ci_in connected to instance lane40_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1609: Net ci_in connected to instance lane40_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1619: Net ci_in connected to instance lane41_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1627: Net ci_in connected to instance lane41_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1637: Net ci_in connected to instance lane42_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1645: Net ci_in connected to instance lane42_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1655: Net ci_in connected to instance lane43_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1663: Net ci_in connected to instance lane43_1 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1673: Net ci_in connected to instance lane44_0 is declared as reg data type but is not driven by an always block. (VER-1004)
Warning:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:1681: Net ci_in connected to instance lane44_1 is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine keccak line 44 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 127 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Hash_in_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 135 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   di_valid_r_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 156 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Rnd_cnt_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine keccak line 178 in file
		'/home/usergq/IC_prj/Frodo_DC/src/./keccak.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    Rnd_cnt_reg2     | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|  Sub_Rnd_cnt__reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[4]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[3]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[2]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[1]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
Error:  /home/usergq/IC_prj/Frodo_DC/src/./keccak.v:178: Net 'Rnd_cnt[0]' or a directly connected net is driven by more than one source, and not all drivers are three-state. (ELAB-366)
*** Presto compilation terminated with 5 errors. ***
Information: Building the design 'keccak'. (HDL-193)
Warning: Unable to resolve reference 'keccak' in 'Top'. (LINK-5)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated black box outputs. (PWR-428)
1
current_design $DesignTopName
Current design is 'Top'.
{Top}
##############################################################################
#compile -scan -map_effort high
#compile -gate_clock -scan -map_effort high
#compile_ultra  -scan -gate_clock -no_autoungroup
#######################################################
# File end
#######################################################
#######################################################
# generate synthesis report and result 
#######################################################
source -echo -verbose ./scr/ResultOutput.tcl
#######################################################
# output report
#######################################################
# change names
#redirect指令在这里用于改变report文件名，{}中为执行指令;这里执行之前生成的命名规则
#change_names：Changes the names of ports, cells, and nets in a design
redirect -append $RptFilePath/${DesignTopName}.change_names { change_names -verbose -hier -rules slash }
redirect -append $RptFilePath/${DesignTopName}.change_names { change_names -verbose -hier -rules cadence }
redirect -append $RptFilePath/${DesignTopName}.change_names { change_names -verbose -hier -rules verilog }
#get_cells：Creates a collection of cells from the current design, relative to the current instance.
remove_unconnected_ports [get_cells -h *];#删除当前设计中存在的所有未连接端口----模块端口！！在debug时想要保留端口信号，注释掉这一句！！
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Removing port 'en' from design 'spsram256X28'
Removing port 'din[27]' from design 'spsram256X28'
Removing port 'din[26]' from design 'spsram256X28'
Removing port 'din[25]' from design 'spsram256X28'
Removing port 'din[24]' from design 'spsram256X28'
Removing port 'din[23]' from design 'spsram256X28'
Removing port 'din[22]' from design 'spsram256X28'
Removing port 'din[21]' from design 'spsram256X28'
Removing port 'din[20]' from design 'spsram256X28'
Removing port 'din[19]' from design 'spsram256X28'
Removing port 'din[18]' from design 'spsram256X28'
Removing port 'din[17]' from design 'spsram256X28'
Removing port 'din[16]' from design 'spsram256X28'
Removing port 'din[15]' from design 'spsram256X28'
Removing port 'din[14]' from design 'spsram256X28'
Removing port 'din[13]' from design 'spsram256X28'
Removing port 'din[12]' from design 'spsram256X28'
Removing port 'din[11]' from design 'spsram256X28'
Removing port 'din[10]' from design 'spsram256X28'
Removing port 'din[9]' from design 'spsram256X28'
Removing port 'din[8]' from design 'spsram256X28'
Removing port 'din[7]' from design 'spsram256X28'
Removing port 'din[6]' from design 'spsram256X28'
Removing port 'din[5]' from design 'spsram256X28'
Removing port 'din[4]' from design 'spsram256X28'
Removing port 'din[3]' from design 'spsram256X28'
Removing port 'din[2]' from design 'spsram256X28'
Removing port 'din[1]' from design 'spsram256X28'
Removing port 'din[0]' from design 'spsram256X28'
Removing port 'we' from design 'spsram256X28'
Removing port 'ena' from design 'dpsram4096X64_1'
Removing port 'enb' from design 'dpsram4096X64_1'
Removing port 'ena' from design 'dpsram4096X64_0'
Removing port 'enb' from design 'dpsram4096X64_0'
Removing port 'done' from design 'Macs'
Removing port 'valid' from design 'sample'
1
change_names -hier -rules verilog
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: In the design Control, net 'hash_di_len[0]' is connecting multiple ports. (UCN-1)
Warning: In the design Control, net 'hash_di_len[4]' is connecting multiple ports. (UCN-1)
Warning: In the design Control, net 'absorb_en' is connecting multiple ports. (UCN-1)
1
#重定位的命令redirect，意思是将后面{}中命令的执行结果保存到文件中
#类似于linux中  > 或  >> 操作
#tclsh中不支持redirect指令，这应该是dc自定义的
redirect $RptFilePath/${DesignTopName}.report_ideal_network { report_ideal_network }
redirect $RptFilePath/${DesignTopName}_syn.check_design { check_design }
current_design $DesignTopName
Current design is 'Top'.
{Top}
redirect -append [file join $RptFilePath/${DesignTopName}.report_power] { report_power -hier -analysis medium }
redirect -append [file join $RptFilePath/${DesignTopName}.report_area] { report_area -hier }
redirect -append $RptFilePath/${DesignTopName}.report_cell { report_cell }
redirect $RptFilePath/${DesignTopName}.report_reference { report_reference -hier }
redirect $RptFilePath/${DesignTopName}.report_timing_requirements { report_timing_requirements }
redirect $RptFilePath/${DesignTopName}.check_timing { check_timing }
redirect $RptFilePath/${DesignTopName}.report_timing_loops { report_timing -loops -max_paths 50 }
redirect $RptFilePath/${DesignTopName}.report_clock_attribute_skew { report_clock -attributes -skew }
redirect $RptFilePath/${DesignTopName}.report_design { report_design }
redirect $RptFilePath/${DesignTopName}.report_port { report_port -verbose }
#redirect $RptFilePath/${DesignTopName}.report_attribute { report_attribute -port -net -cell }
redirect $RptFilePath/${DesignTopName}.report_qor { report_qor }
redirect $RptFilePath/${DesignTopName}.report_disable_timing { report_disable_timing }
redirect $RptFilePath/${DesignTopName}.report_clock_gating { report_clock_gating -gated }
redirect $RptFilePath/${DesignTopName}.report_case_analysis { report_case_analysis }
redirect [file join $RptFilePath ${DesignTopName}.report_constraint] {
    echo "Info : report_constraint"
    report_constraint
    echo ""
    echo "Info : report_constraint -all_violators"
    report_constraint -all_violators
    echo ""
    echo "Info : report_constraint -all_violators -verboes"
    report_constraint -all_violators -verbose
    echo ""
    echo "Info : report_constraint -max_fanout -verboes"
    report_constraint -max_fanout -verbose
    echo ""
    echo "Info : report_constraint -max_transition -verboes"
    report_constraint -max_transition -verbose
}
redirect $RptFilePath/${DesignTopName}.report_timing_max {
    report_timing -nets          -transition_time         -input_pins              -capacitance             -path full_clock_expanded         -sort_by slack         -delay max             -nworst 20             -max_paths 50  }
redirect $RptFilePath/${DesignTopName}.report_timing_min {
    report_timing -nets          -transition_time         -input_pins              -capacitance             -path full_clock_expanded         -sort_by slack         -delay     min         -nworst    20          -max_paths 50      }
#######################################################
# synthsis result
#######################################################
write -format ddc -hierarchy -output $OutputPath/${DesignTopName}_syn.ddc
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '/home/usergq/IC_prj/Frodo_DC/syn/result/Top_syn.ddc'.
1
write -format verilog -hier -output $OutputPath/${DesignTopName}_syn.v
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing verilog file '/home/usergq/IC_prj/Frodo_DC/syn/result/Top_syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc -nosplit $OutputPath/${DesignTopName}_syn.sdc
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
write_sdf $OutputPath/${DesignTopName}_syn.sdf
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/usergq/IC_prj/Frodo_DC/syn/result/Top_syn.sdf'. (WT-3)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
write_parasitics -format reduced -output $OutputPath/${DesignTopName}_syn.spef
Warning: Design 'Top' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Writing parasitics to file '/home/usergq/IC_prj/Frodo_DC/syn/result/Top_syn.spef'. (WP-3)
1
#######################################################
# report all using reference
#######################################################
redirect [file join $RptFilePath usingCell] {
    echo "       cell name          count  "
    echo "-----------------------------------"
}
redirect [file join $RptFilePath unusingCell] {
    echo "       cell name          count  "
    echo "-----------------------------------"
}
#set CellList [exec cat $StdPath/cell.list]
set SNusing 0
0
set SumUsingCell 0
0
set SNunusing 0
0
#foreach StdCell $CellList {
#    set CellNum [sizeof [get_cells -filter "@ref_name == $StdCell" -h]]
#    if { $CellNum > 0} {
#        set SNusing [expr $SNusing + 1]
#        set SumUsingCell [expr $SumUsingCell + $CellNum]
#        redirect -append [file join $RptFilePath usingCell] {
#            echo " $SNusing    $StdCell    $CellNum"
#        }
#    } else {
#        set SNunusing [expr $SNunusing + 1]
#        redirect -append [file join $RptFilePath unusingCell] {
#            echo " $SNunusing    $StdCell    $CellNum"
#        }
#    }
#}
redirect -append [file join $RptFilePath usingCell] {
    echo "-----------------------------------"
    echo "Summarry               $SumUsingCell"
}
set_svf -off
1
1
#######################################################
# end 
#######################################################
#exit	
dc_shell> Lint-6
Error: unknown command 'Lint-6' (CMD-005)
dc_shell> han lint-6
Error: unknown command 'han' (CMD-005)
dc_shell> 