Archive member included to satisfy reference by file (symbol)

.\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                              .\CortexM3\ARM_GCC_541\Release\Cm3Start.o (CyHalt)
.\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o) (CyPmReadStatus)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Clock_1_Start)
.\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (I2C_1_Start)
.\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o) (I2C_1_ISR)
.\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o) (I2C_1_mstrStatus)
.\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (SPIM_1_ReadTxStatus)
.\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o) (SPIM_1_IntClock_Start)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Status_Reg_1_Read)
.\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (EnableBattery_Write)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Comp_1_Start)
.\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (RpiInterrupts_Write)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Control_Reg_SS_Write)
.\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (SPIS_ReadRxStatus)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Control_Reg_LED_Write)
.\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (SPIM_SigGen_WriteTxData)
.\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (Control_Reg_SS_SigGen_Write)
.\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o) (SPIM_SigGen_IntClock_Start)
.\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (isr_SS_Rise_StartEx)
.\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
                              .\CortexM3\ARM_GCC_541\Release\main.o (isr_SS_Fall_StartEx)
.\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
                              .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o (CyDelayCycles)
.\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o) (CyFlash_SetWaitCycles)
.\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
                              .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o) (CySpcStart)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM3\ARM_GCC_541\Release\Cm3Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

SPIM_1_swStatusTx   0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
SPIM_SigGen_swStatusRx
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
temp2               0x1               .\CortexM3\ARM_GCC_541\Release\main.o
I2C_1_mstrWrBufIndex
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
I2C_1_mstrControl   0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
shutdown_count      0x2               .\CortexM3\ARM_GCC_541\Release\main.o
PSOC_state          0x1               .\CortexM3\ARM_GCC_541\Release\main.o
enc_b_Position      0x2               .\CortexM3\ARM_GCC_541\Release\main.o
temp1               0x1               .\CortexM3\ARM_GCC_541\Release\main.o
i                   0x1               .\CortexM3\ARM_GCC_541\Release\main.o
enc_a_Position      0x2               .\CortexM3\ARM_GCC_541\Release\main.o
I2C_1_mstrStatus    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
I2C_1_mstrWrBufSize
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
SPIS_swStatusTx     0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
i2cData             0x1               .\CortexM3\ARM_GCC_541\Release\main.o
rxBuffer            0x8               .\CortexM3\ARM_GCC_541\Release\main.o
SPIM_1_swStatusRx   0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
SPIM_SigGen_swStatusTx
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
I2C_1_mstrRdBufIndex
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
RPi_Data            0x2               .\CortexM3\ARM_GCC_541\Release\main.o
enc_c_Position      0x2               .\CortexM3\ARM_GCC_541\Release\main.o
I2C_1_state         0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
I2C_1_mstrWrBufPtr  0x4               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
dieTemperature      0x2               .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
read_counter        0x1               .\CortexM3\ARM_GCC_541\Release\main.o
I2C_1_mstrRdBufPtr  0x4               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
RPi_Command         0x2               .\CortexM3\ARM_GCC_541\Release\main.o
I2C_1_mstrRdBufSize
                    0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
i2cAddress          0x1               .\CortexM3\ARM_GCC_541\Release\main.o
SPIS_swStatusRx     0x1               .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text          0x00000000       0x74 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\main.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\main.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\main.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .data          0x00000000        0x4 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .text._exit    0x00000000        0xa .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .text._sbrk    0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .bss           0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_SetTrimValue
                0x00000000       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyBusClk_Internal_SetDivider
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyPLL_OUT_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyPLL_OUT_SetPQ
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyPLL_OUT_SetSource
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_SetSource
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_EnableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_DisableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_SetFreq
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyMasterClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyMasterClk_SetDivider
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyBusClk_SetDivider
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyUsbClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Start1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Stop1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Start100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Stop100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyPLL_OUT_Start
                0x00000000       0x74 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIMO_Start
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Enable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_Disable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_SetSource
                0x00000000       0x16 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyILO_SetPowerMode
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_32KHZ_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_32KHZ_ReadStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_Start
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_EnableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_DisableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_ReadStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_EnableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_DisableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_SetStartup
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_SetFbVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_SetWdVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyHalt   0x00000000        0x4 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_32KHZ_SetPowerMode
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyXTAL_32KHZ_Start
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyWdtStart
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyWdtClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdStickyStatus
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdLvDigitEnable
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdLvAnalogEnable
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdLvDigitDisable
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdLvAnalogDisable
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdHvAnalogEnable
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdHvAnalogDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyVdRealTimeStatus
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyFlushCache
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x12 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text.CyGetUniqueId
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .bss           0x00000000       0x43 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmHibSlpSaveSet
                0x00000000      0x1c4 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmHibSlpRestore
                0x00000000       0xc0 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmSaveClocks
                0x00000000      0x1e0 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmRestoreClocks
                0x00000000      0x214 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmAltAct
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmSleep
                0x00000000       0xe4 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmHibernateEx
                0x00000000      0x290 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmHibernate
                0x00000000        0x6 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmReadStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmCtwSetInterval
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmOppsSet
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text.CyPmFtwSetInterval
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .rodata        0x00000000        0xe .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_StandbyPower
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_SetDividerRegister
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_ClearModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_SetSourceRegister
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text.Clock_1_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .text.I2C_1_Stop
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterWriteBuf
                0x00000000       0xbc .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterReadBuf
                0x00000000       0xc0 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterSendRestart
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterReadByte
                0x00000000       0x7c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterClearStatus
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterGetReadBufSize
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterGetWriteBufSize
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterClearReadBuf
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text.I2C_1_MasterClearWriteBuf
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_Stop
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_EnableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_EnableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_DisableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_DisableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_ReadRxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_GetRxBufferSize
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_GetTxBufferSize
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_PutArray
                0x00000000       0x16 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_EnableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_DisableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_SetInterruptMode
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text.SPIM_1_ReadStatus
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_StandbyPower
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetDividerRegister
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_ClearModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_SetSourceRegister
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text.SPIM_1_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .text.Status_Reg_1_InterruptEnable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .text.Status_Reg_1_InterruptDisable
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .text.Status_Reg_1_WriteMask
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .text.Status_Reg_1_ReadMask
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .text.EnableBattery_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_trimAdjust
                0x00000000       0x88 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_GetCompare
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_ZeroCal
                0x00000000       0xa4 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_LoadTrim
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_PwrDwnOverrideEnable
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text.Comp_1_PwrDwnOverrideDisable
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .text.RpiInterrupts_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .text.Control_Reg_SS_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_Stop
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_EnableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_EnableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_DisableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_DisableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_ReadTxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_GetRxBufferSize
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_GetTxBufferSize
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_ClearTxBuffer
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_PutArray
                0x00000000       0x16 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_EnableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_DisableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_SetInterruptMode
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text.SPIS_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .text.Control_Reg_LED_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_Stop
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_EnableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_EnableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_DisableTxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_DisableRxInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_SetTxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_SetRxInterruptMode
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_ReadTxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_ReadRxStatus
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_ReadRxData
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_GetRxBufferSize
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_GetTxBufferSize
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_PutArray
                0x00000000       0x16 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_EnableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_DisableInt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_SetInterruptMode
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text.SPIM_SigGen_ReadStatus
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .text.Control_Reg_SS_SigGen_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_StopBlock
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_StandbyPower
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_SetDividerRegister
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_GetDividerRegister
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_SetModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_ClearModeRegister
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_GetModeRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_SetSourceRegister
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text.SPIM_SigGen_IntClock_GetSourceRegister
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_Interrupt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_Start
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_SetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_SetPriority
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_Enable
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_GetState
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_Disable
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text.isr_SS_Rise_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_Interrupt
                0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_Start
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_SetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_GetVector
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_SetPriority
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_Enable
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_GetState
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_Disable
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .text.isr_SS_Fall_SetPending
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyFlash_Start
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyFlash_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyFlash_EraseRow
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyFlashGetSpcAlgorithm
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CySetTemp
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CySetFlashEEBuffer
                0x00000000       0x22 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyWriteRowFull
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyWriteRowData
                0x00000000        0xe .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyFlash_SetWaitCycles
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyEEPROM_Start
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyEEPROM_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyEEPROM_ReadReserve
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text.CyEEPROM_ReadRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .bss           0x00000000        0x8 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcStart
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcStop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcReadData
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcLoadMultiByte
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcLoadRow
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcLoadRowFull
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcWriteRow
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcEraseSector
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcEraseRow
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcGetTemp
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcLock
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcUnlock
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text.CySpcGetAlgorithm
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .text.memset   0x00000000       0x10 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x1fff8000         0x00010000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
START GROUP
LOAD .\CortexM3\ARM_GCC_541\Release\main.o
LOAD .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
LOAD .\CortexM3\ARM_GCC_541\Release\cymetadata.o
LOAD .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
LOAD .\CortexM3\ARM_GCC_541\Release\Number2.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Release\CyComponentLibrary.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000020                CY_ECC_ROW_SIZE = 0x20
                0x00000000                CY_EE_IN_BTLDR = 0x0
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000800                CY_EE_SIZE = 0x800
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000000                ecc_offset = ((appl_start / CY_FLASH_ROW_SIZE) * CY_ECC_ROW_SIZE)
                0x00000000                ee_offset = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?((CY_EE_SIZE / CY_APPL_MAX) * (CY_APPL_NUM - 0x1)):0x0
                0x00000800                ee_size = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?(CY_EE_SIZE / CY_APPL_MAX):CY_EE_SIZE
                [!provide]                PROVIDE (CY_ECC_OFFSET, ecc_offset)

.text           0x00000000     0x1468
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010       0x18 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.dma_init)
 .dma_init      0x00000028      0x2d5 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
                0x00000001                ASSERT ((((appl_start + .) <= 0x10000) || 0x0), DMA Init must be within the first 64k of flash)
 *(.text .text.* .gnu.linkonce.t.*)
 *fill*         0x000002fd        0x3 
 .text          0x00000300       0x5c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text.SS_Fall_Handler
                0x0000035c       0x34 .\CortexM3\ARM_GCC_541\Release\main.o
                0x0000035c                SS_Fall_Handler
 .text.WriteSignalGen
                0x00000390       0x16 .\CortexM3\ARM_GCC_541\Release\main.o
                0x00000390                WriteSignalGen
 *fill*         0x000003a6        0x2 
 .text.SS_Rise_Handler
                0x000003a8       0xf4 .\CortexM3\ARM_GCC_541\Release\main.o
                0x000003a8                SS_Rise_Handler
 .text.ReadEncoderValue
                0x0000049c       0x98 .\CortexM3\ARM_GCC_541\Release\main.o
                0x0000049c                ReadEncoderValue
 .text.startup.main
                0x00000534      0x108 .\CortexM3\ARM_GCC_541\Release\main.o
                0x00000534                main
 .text.cyfitter_cfg
                0x0000063c      0x2dc .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
                0x0000063c                cyfitter_cfg
 .text.IntDefaultHandler
                0x00000918       0x10 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x00000918                IntDefaultHandler
 .text.Start_c  0x00000928       0x50 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x00000928                Start_c
 .text.startup.initialize_psoc
                0x00000978       0x68 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x00000978                initialize_psoc
 .text.CyDelay  0x000009e0       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x000009e0                CyDelay
 .text.CyDelayUs
                0x00000a0c       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x00000a0c                CyDelayUs
 .text.CyIntSetVector
                0x00000a1c       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x00000a1c                CyIntSetVector
 .text.CyIntSetPriority
                0x00000a38       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x00000a38                CyIntSetPriority
 .text.Clock_1_Start
                0x00000a4c       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
                0x00000a4c                Clock_1_Start
 .text.I2C_1_Init
                0x00000a64       0x74 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                0x00000a64                I2C_1_Init
 .text.I2C_1_Enable
                0x00000ad8       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                0x00000ad8                I2C_1_Enable
 .text.I2C_1_Start
                0x00000ae8       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                0x00000ae8                I2C_1_Start
 .text.I2C_1_ISR
                0x00000b0c      0x294 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
                0x00000b0c                I2C_1_ISR
 .text.I2C_1_MasterSendStart
                0x00000da0       0x84 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                0x00000da0                I2C_1_MasterSendStart
 .text.I2C_1_MasterSendStop
                0x00000e24       0x48 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                0x00000e24                I2C_1_MasterSendStop
 .text.I2C_1_MasterWriteByte
                0x00000e6c       0x5c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                0x00000e6c                I2C_1_MasterWriteByte
 .text.SPIM_1_Enable
                0x00000ec8       0x38 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000ec8                SPIM_1_Enable
 .text.SPIM_1_ReadTxStatus
                0x00000f00        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f00                SPIM_1_ReadTxStatus
 .text.SPIM_1_WriteTxData
                0x00000f0c       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f0c                SPIM_1_WriteTxData
 .text.SPIM_1_ReadRxData
                0x00000f24        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f24                SPIM_1_ReadRxData
 .text.SPIM_1_ClearRxBuffer
                0x00000f30       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f30                SPIM_1_ClearRxBuffer
 .text.SPIM_1_ClearTxBuffer
                0x00000f48       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f48                SPIM_1_ClearTxBuffer
 .text.SPIM_1_ClearFIFO
                0x00000f6c       0x3c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000f6c                SPIM_1_ClearFIFO
 .text.SPIM_1_Init
                0x00000fa8       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000fa8                SPIM_1_Init
 .text.SPIM_1_Start
                0x00000fd8       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x00000fd8                SPIM_1_Start
 .text.SPIM_1_IntClock_Start
                0x00000ff4       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
                0x00000ff4                SPIM_1_IntClock_Start
 .text.Status_Reg_1_Read
                0x0000100c        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
                0x0000100c                Status_Reg_1_Read
 .text.EnableBattery_Write
                0x00001018        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
                0x00001018                EnableBattery_Write
 .text.Comp_1_Enable
                0x00001024       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                0x00001024                Comp_1_Enable
 .text.Comp_1_SetSpeed
                0x0000103c       0x58 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                0x0000103c                Comp_1_SetSpeed
 .text.Comp_1_Init
                0x00001094       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                0x00001094                Comp_1_Init
 .text.Comp_1_Start
                0x000010d4       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                0x000010d4                Comp_1_Start
 .text.RpiInterrupts_Write
                0x000010f0        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
                0x000010f0                RpiInterrupts_Write
 .text.Control_Reg_SS_Write
                0x000010fc        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
                0x000010fc                Control_Reg_SS_Write
 .text.SPIS_Enable
                0x00001108       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001108                SPIS_Enable
 .text.SPIS_ReadRxStatus
                0x0000113c        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x0000113c                SPIS_ReadRxStatus
 .text.SPIS_WriteTxData
                0x00001148       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001148                SPIS_WriteTxData
 .text.SPIS_WriteTxDataZero
                0x00001160        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001160                SPIS_WriteTxDataZero
 .text.SPIS_ReadRxData
                0x0000116c        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x0000116c                SPIS_ReadRxData
 .text.SPIS_ClearRxBuffer
                0x00001178       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001178                SPIS_ClearRxBuffer
 .text.SPIS_ClearFIFO
                0x00001190       0x4c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001190                SPIS_ClearFIFO
 .text.SPIS_Init
                0x000011dc       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x000011dc                SPIS_Init
 .text.SPIS_Start
                0x00001210       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x00001210                SPIS_Start
 .text.Control_Reg_LED_Write
                0x0000122c        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
                0x0000122c                Control_Reg_LED_Write
 .text.SPIM_SigGen_Enable
                0x00001238       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001238                SPIM_SigGen_Enable
 .text.SPIM_SigGen_WriteTxData
                0x00001268       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001268                SPIM_SigGen_WriteTxData
 .text.SPIM_SigGen_ClearRxBuffer
                0x00001280       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001280                SPIM_SigGen_ClearRxBuffer
 .text.SPIM_SigGen_ClearTxBuffer
                0x00001298       0x34 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001298                SPIM_SigGen_ClearTxBuffer
 .text.SPIM_SigGen_ClearFIFO
                0x000012cc       0x4c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x000012cc                SPIM_SigGen_ClearFIFO
 .text.SPIM_SigGen_Init
                0x00001318       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001318                SPIM_SigGen_Init
 .text.SPIM_SigGen_Start
                0x00001348       0x1c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x00001348                SPIM_SigGen_Start
 .text.Control_Reg_SS_SigGen_Write
                0x00001364        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
                0x00001364                Control_Reg_SS_SigGen_Write
 .text.SPIM_SigGen_IntClock_Start
                0x00001370       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
                0x00001370                SPIM_SigGen_IntClock_Start
 .text.isr_SS_Rise_StartEx
                0x00001388       0x24 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
                0x00001388                isr_SS_Rise_StartEx
 .text.isr_SS_Rise_ClearPending
                0x000013ac        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
                0x000013ac                isr_SS_Rise_ClearPending
 .text.isr_SS_Fall_StartEx
                0x000013b8       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
                0x000013b8                isr_SS_Fall_StartEx
 .text.isr_SS_Fall_ClearPending
                0x000013e0        0xc .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
                0x000013e0                isr_SS_Fall_ClearPending
 *fill*         0x000013ec        0x4 
 .text          0x000013f0       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
                0x000013f0                CyDelayCycles
                0x00001400                CyEnterCriticalSection
                0x00001408                CyExitCriticalSection
 .text.__errno  0x00001410        0xc c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                0x00001410                __errno
 .text.__libc_init_array
                0x0000141c       0x4c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                0x0000141c                __libc_init_array
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x00001468        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x00001468        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x00001468        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x00001468        0x0
 .v4_bx         0x00001468        0x0 linker stubs

.iplt           0x00001468        0x0
 .iplt          0x00001468        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x00001468        0x4
 *(.eh_frame)
 .eh_frame      0x00001468        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .eh_frame      0x00001468        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x0000146c                __exidx_end = .

.rodata         0x0000146c      0x194
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x0000146c      0x158 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .rodata.str1.1
                0x000015c4        0x2 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x000015c8                . = ALIGN (0x4)
 *fill*         0x000015c6        0x2 
 *(.init)
 .init          0x000015c8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000015c8                _init
 .init          0x000015cc        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000015d4                . = ALIGN (0x4)
                0x000015d4                __preinit_array_start = .
 *(.preinit_array)
                0x000015d4                __preinit_array_end = .
                0x000015d4                . = ALIGN (0x4)
                0x000015d4                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x000015d4        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .init_array    0x000015d8        0x4 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x000015dc                __init_array_end = .
                0x000015dc                . = ALIGN (0x4)
 *(.fini)
 .fini          0x000015dc        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x000015dc                _fini
 .fini          0x000015e0        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x000015e8                . = ALIGN (0x4)
                0x000015e8                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x000015e8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x000015ec                __fini_array_end = .
                0x000015ec                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x000015ec                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x000015ec                . = ALIGN (0x4)
                0x000015ec                __cy_regions = .
                0x000015ec        0x4 LONG 0x1600 __cy_region_init_ram
                0x000015f0        0x4 LONG 0x1fff80c8 __cy_region_start_data
                0x000015f4        0x4 LONG 0x78 __cy_region_init_size_ram
                0x000015f8        0x4 LONG 0x60 __cy_region_zero_size_ram
                0x000015fc                __cy_regions_end = .
                0x00001600                . = ALIGN (0x8)
 *fill*         0x000015fc        0x4 
                0x00001600                _etext = .

.cy_checksum_exclude
                0x00001600        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x1fff8000       0xc0
                0x1fff8000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x1fff8000       0xc0 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                0x1fff8000                CyRamVectors

.noinit         0x1fff80c0        0x1
 *(.noinit)
 .noinit        0x1fff80c0        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x1fff80c0                CyResetStatus

.data           0x1fff80c8       0x78 load address 0x00001600
                0x1fff80c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x1fff80c8        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .jcr           0x1fff80c8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x1fff80cc       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                0x1fff80cc                cydelay_32k_ms
                0x1fff80d0                cydelay_freq_khz
                0x1fff80d4                cydelay_freq_mhz
                0x1fff80d8                cydelay_freq_hz
 .data.impure_data
                0x1fff80dc       0x60 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x1fff813c        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x1fff813c                _impure_ptr
                0x1fff8140                . = ALIGN (0x8)
 *(.ram)
                0x1fff8140                _edata = .

.igot.plt       0x1fff8140        0x0 load address 0x00001678
 .igot.plt      0x1fff8140        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.bss            0x1fff8140       0x60 load address 0x00001678
                0x1fff8140                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x1fff8140       0x1c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *fill*         0x1fff815c        0x4 
 .bss           0x1fff8160        0x4 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .bss           0x1fff8164        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                0x1fff8164                I2C_1_initVar
 .bss           0x1fff8165        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                0x1fff8165                SPIM_1_initVar
 .bss           0x1fff8166        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                0x1fff8166                Comp_1_initVar
 .bss           0x1fff8167        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                0x1fff8167                SPIS_initVar
 .bss           0x1fff8168        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                0x1fff8168                SPIM_SigGen_initVar
 *(COMMON)
 *fill*         0x1fff8169        0x1 
 COMMON         0x1fff816a       0x1f .\CortexM3\ARM_GCC_541\Release\main.o
                0x1fff816a                temp2
                0x1fff816c                shutdown_count
                0x1fff816e                PSOC_state
                0x1fff8170                enc_b_Position
                0x1fff8172                temp1
                0x1fff8173                i
                0x1fff8174                enc_a_Position
                0x1fff8176                i2cData
                0x1fff8178                rxBuffer
                0x1fff8180                RPi_Data
                0x1fff8182                enc_c_Position
                0x1fff8184                read_counter
                0x1fff8186                RPi_Command
                0x1fff8188                i2cAddress
 COMMON         0x1fff8189        0x1 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                0x1fff8189                I2C_1_state
 *fill*         0x1fff818a        0x2 
 COMMON         0x1fff818c       0x11 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                0x1fff818c                I2C_1_mstrWrBufIndex
                0x1fff818d                I2C_1_mstrControl
                0x1fff818e                I2C_1_mstrStatus
                0x1fff818f                I2C_1_mstrWrBufSize
                0x1fff8190                I2C_1_mstrRdBufIndex
                0x1fff8194                I2C_1_mstrWrBufPtr
                0x1fff8198                I2C_1_mstrRdBufPtr
                0x1fff819c                I2C_1_mstrRdBufSize
                0x1fff81a0                . = ALIGN (0x8)
 *fill*         0x1fff819d        0x3 
 *(.ram.b)
                0x1fff81a0                _end = .
                0x1fff81a0                __end = .
                0x1fff81a0                PROVIDE (end, .)
                0x1fff81a0                PROVIDE (__bss_end__, .)
                0x00001600                __cy_region_init_ram = LOADADDR (.data)
                0x00000078                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000060                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x1fff81a0       0x80 load address 0x00001678
                0x1fff81a0                . = _end
                0x1fff8220                . = (. + 0x80)
 *fill*         0x1fff81a0       0x80 
                0x1fff8220                __cy_heap_limit = .

.stack          0x20007800      0x800
                0x20007800                __cy_stack_limit = .
                0x20008000                . = (. + 0x800)
 *fill*         0x20007800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyconfigecc    0x80000000     0x1dd8
 *(.cyconfigecc)
 .cyconfigecc   0x80000000     0x1dd8 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                0x80000000                cy_meta_configecc

.cycustnvl      0x90000000        0x4
 *(.cycustnvl)
 .cycustnvl     0x90000000        0x4 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                0x90000000                cy_meta_custnvl

.cywolatch      0x90100000        0x4
 *(.cywolatch)
 .cywolatch     0x90100000        0x4 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                0x90100000                cy_meta_wonvl

.cyeeprom       0x90200000        0x0
 *(.cyeeprom)
                0x00000001                ASSERT ((. <= ((0x90200000 + ee_offset) + ee_size)), .cyeeprom data will not fit in EEPROM)

.cyflashprotect
                0x90400000      0x100
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000      0x100 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                0x90500000                cy_metadata

.rel.dyn        0x00001678        0x0 load address 0x9050000c
 .rel.iplt      0x00001678        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0xbb0
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_aranges
                0x00000040       0x28 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_aranges
                0x00000068       0x18 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .debug_aranges
                0x00000080       0x48 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_aranges
                0x000000c8      0x298 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_aranges
                0x00000360       0x78 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_aranges
                0x000003d8       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_aranges
                0x00000448       0x38 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_aranges
                0x00000480       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_aranges
                0x000004a0       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_aranges
                0x00000520       0xb0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_aranges
                0x000005d0       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_aranges
                0x00000640       0x40 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_aranges
                0x00000680       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_aranges
                0x000006a8       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_aranges
                0x00000718       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_aranges
                0x00000740       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_aranges
                0x00000768       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_aranges
                0x00000820       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_aranges
                0x00000848       0xb0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_aranges
                0x000008f8       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_aranges
                0x00000920       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_aranges
                0x00000990       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_aranges
                0x00000a10       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_aranges
                0x00000a90       0x20 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .debug_aranges
                0x00000ab0       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_aranges
                0x00000b30       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x6b73
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x7d7 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_info    0x000007d7      0x811 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_info    0x00000fe8      0x139 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .debug_info    0x00001121      0x3b7 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_info    0x000014d8     0x1343 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_info    0x0000281b      0x97e .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_info    0x00003199      0x29d .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_info    0x00003436      0x1e2 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_info    0x00003618      0x157 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_info    0x0000376f      0x40b .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_info    0x00003b7a      0x4dd .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_info    0x00004057      0x29d .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_info    0x000042f4      0x17f .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_info    0x00004473       0xd6 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_info    0x00004549      0x2d2 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_info    0x0000481b       0xd6 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_info    0x000048f1       0xd6 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_info    0x000049c7      0x4d1 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_info    0x00004e98       0xd6 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_info    0x00004f6e      0x4fa .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_info    0x00005468       0xd6 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_info    0x0000553e      0x29d .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_info    0x000057db      0x385 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_info    0x00005b60      0x385 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_info    0x00005ee5       0x7e .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .debug_info    0x00005f63      0x6c0 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_info    0x00006623      0x550 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_abbrev   0x00000000     0x2462
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x1d1 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_abbrev  0x000001d1      0x1dd .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_abbrev  0x000003ae       0x77 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .debug_abbrev  0x00000425      0x1f4 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_abbrev  0x00000619      0x390 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_abbrev  0x000009a9      0x1d5 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_abbrev  0x00000b7e      0x144 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_abbrev  0x00000cc2       0xe1 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_abbrev  0x00000da3       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_abbrev  0x00000e24      0x12d .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_abbrev  0x00000f51      0x1e4 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_abbrev  0x00001135      0x144 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_abbrev  0x00001279       0xba .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_abbrev  0x00001333       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_abbrev  0x000013b4      0x1ba .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_abbrev  0x0000156e       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_abbrev  0x000015ef       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_abbrev  0x00001670      0x1b9 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_abbrev  0x00001829       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_abbrev  0x000018aa      0x1e4 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_abbrev  0x00001a8e       0x81 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_abbrev  0x00001b0f      0x144 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_abbrev  0x00001c53      0x212 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_abbrev  0x00001e65      0x212 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_abbrev  0x00002077       0x14 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .debug_abbrev  0x0000208b      0x235 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_abbrev  0x000022c0      0x1a2 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_line     0x00000000     0x2f4e
 *(.debug_line)
 .debug_line    0x00000000      0x320 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_line    0x00000320      0x1a0 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_line    0x000004c0      0x141 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .debug_line    0x00000601      0x21f .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_line    0x00000820      0x7fc .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_line    0x0000101c      0x3be .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_line    0x000013da      0x1ae .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_line    0x00001588       0xd7 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_line    0x0000165f       0xc7 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_line    0x00001726      0x249 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_line    0x0000196f      0x213 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_line    0x00001b82      0x1b6 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_line    0x00001d38       0xbb .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_line    0x00001df3       0x75 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_line    0x00001e68      0x197 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_line    0x00001fff       0x75 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_line    0x00002074       0x76 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_line    0x000020ea      0x228 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_line    0x00002312       0x77 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_line    0x00002389      0x221 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_line    0x000025aa       0x7d .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_line    0x00002627      0x1bb .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_line    0x000027e2      0x15b .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_line    0x0000293d      0x15b .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_line    0x00002a98       0x66 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .debug_line    0x00002afe      0x204 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_line    0x00002d02      0x24c .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_frame    0x00000000     0x1cb8
 *(.debug_frame)
 .debug_frame   0x00000000       0xb8 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_frame   0x000000b8       0x40 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_frame   0x000000f8       0xb8 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_frame   0x000001b0      0x6f8 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_frame   0x000008a8      0x1c8 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_frame   0x00000a70       0xe0 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_frame   0x00000b50       0x6c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_frame   0x00000bbc       0x2c .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_frame   0x00000be8      0x124 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_frame   0x00000d0c      0x1f8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_frame   0x00000f04       0xe0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_frame   0x00000fe4       0x80 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_frame   0x00001064       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_frame   0x00001094      0x11c .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_frame   0x000011b0       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_frame   0x000011e0       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_frame   0x00001210      0x208 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_frame   0x00001418       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_frame   0x00001448      0x1f8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_frame   0x00001640       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_frame   0x00001670       0xe0 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_frame   0x00001750       0xe0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_frame   0x00001830       0xe0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_frame   0x00001910      0x184 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_frame   0x00001a94      0x190 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .debug_frame   0x00001c24       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x00001c44       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x00001c6c       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x00001c98       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x2792
 *(.debug_str)
 .debug_str     0x00000000      0x509 .\CortexM3\ARM_GCC_541\Release\main.o
                                0x551 (size before relaxing)
 .debug_str     0x00000509      0x18c .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
                                0x307 (size before relaxing)
 .debug_str     0x00000695       0x7f .\CortexM3\ARM_GCC_541\Release\cymetadata.o
                                0x1d2 (size before relaxing)
 .debug_str     0x00000714      0x139 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
                                0x2f8 (size before relaxing)
 .debug_str     0x0000084d      0x842 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
                                0xa35 (size before relaxing)
 .debug_str     0x0000108f      0x365 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
                                0x71a (size before relaxing)
 .debug_str     0x000013f4      0x154 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
                                0x2dc (size before relaxing)
 .debug_str     0x00001548       0x97 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
                                0x27a (size before relaxing)
 .debug_str     0x000015df       0x94 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
                                0x25c (size before relaxing)
 .debug_str     0x00001673      0x14b .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
                                0x3c0 (size before relaxing)
 .debug_str     0x000017be      0x1f4 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
                                0x425 (size before relaxing)
 .debug_str     0x000019b2      0x14c .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
                                0x33c (size before relaxing)
 .debug_str     0x00001afe       0x8e .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
                                0x255 (size before relaxing)
 .debug_str     0x00001b8c       0x42 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
                                0x1b5 (size before relaxing)
 .debug_str     0x00001bce      0x12d .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
                                0x2c6 (size before relaxing)
 .debug_str     0x00001cfb       0x3a .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
                                0x1b5 (size before relaxing)
 .debug_str     0x00001d35       0x3c .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
                                0x1b8 (size before relaxing)
 .debug_str     0x00001d71      0x148 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
                                0x3ab (size before relaxing)
 .debug_str     0x00001eb9       0x3e .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
                                0x1bb (size before relaxing)
 .debug_str     0x00001ef7      0x252 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
                                0x4c3 (size before relaxing)
 .debug_str     0x00002149       0x4a .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
                                0x1cd (size before relaxing)
 .debug_str     0x00002193      0x17e .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
                                0x378 (size before relaxing)
 .debug_str     0x00002311      0x10d .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
                                0x2e8 (size before relaxing)
 .debug_str     0x0000241e      0x10d .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
                                0x2e8 (size before relaxing)
 .debug_str     0x0000252b      0x1b4 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
                                0x3a7 (size before relaxing)
 .debug_str     0x000026df       0xb3 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
                                0x326 (size before relaxing)

.debug_loc      0x00000000     0x29cb
 *(.debug_loc)
 .debug_loc     0x00000000       0xdb .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_loc     0x000000db      0x250 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_loc     0x0000032b      0x1af .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_loc     0x000004da      0xa20 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_loc     0x00000efa      0x1d6 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_loc     0x000010d0       0xa6 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_loc     0x00001176       0x13 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_loc     0x00001189       0x4a .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_loc     0x000011d3      0x4ce .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_loc     0x000016a1      0x122 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_loc     0x000017c3       0xa6 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_loc     0x00001869       0x44 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_loc     0x000018ad      0x123 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_loc     0x000019d0      0x10b .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_loc     0x00001adb      0x114 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_loc     0x00001bef       0xa6 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_loc     0x00001c95       0xf3 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_loc     0x00001d88       0xf3 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_loc     0x00001e7b      0x4b7 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_loc     0x00002332      0x699 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0xcc0
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x30 .\CortexM3\ARM_GCC_541\Release\main.o
 .debug_ranges  0x00000030       0xa0 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .debug_ranges  0x000000d0       0x50 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .debug_ranges  0x00000120      0x2b8 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .debug_ranges  0x000003d8       0x90 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .debug_ranges  0x00000468       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .debug_ranges  0x00000520       0x28 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .debug_ranges  0x00000548       0x10 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .debug_ranges  0x00000558       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .debug_ranges  0x000005c8       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .debug_ranges  0x00000680       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .debug_ranges  0x00000738       0x30 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .debug_ranges  0x00000768       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .debug_ranges  0x00000780       0x60 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .debug_ranges  0x000007e0       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .debug_ranges  0x000007f8       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .debug_ranges  0x00000810       0xd8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .debug_ranges  0x000008e8       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .debug_ranges  0x00000900       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .debug_ranges  0x000009b8       0x18 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .debug_ranges  0x000009d0       0xb8 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .debug_ranges  0x00000a88       0xa0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .debug_ranges  0x00000b28       0xa0 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .debug_ranges  0x00000bc8       0x88 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .debug_ranges  0x00000c50       0x70 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM3\ARM_GCC_541\Release\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.attributes
                0x00000065       0x33 .\CortexM3\ARM_GCC_541\Release\main.o
 .ARM.attributes
                0x00000098       0x33 .\CortexM3\ARM_GCC_541\Release\cyfitter_cfg.o
 .ARM.attributes
                0x000000cb       0x33 .\CortexM3\ARM_GCC_541\Release\cymetadata.o
 .ARM.attributes
                0x000000fe       0x33 .\CortexM3\ARM_GCC_541\Release\Cm3Start.o
 .ARM.attributes
                0x00000131       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyLib.o)
 .ARM.attributes
                0x00000164       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(cyPm.o)
 .ARM.attributes
                0x00000197       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Clock_1.o)
 .ARM.attributes
                0x000001ca       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1.o)
 .ARM.attributes
                0x000001fd       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_INT.o)
 .ARM.attributes
                0x00000230       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(I2C_1_MASTER.o)
 .ARM.attributes
                0x00000263       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1.o)
 .ARM.attributes
                0x00000296       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_1_IntClock.o)
 .ARM.attributes
                0x000002c9       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Status_Reg_1.o)
 .ARM.attributes
                0x000002fc       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(EnableBattery.o)
 .ARM.attributes
                0x0000032f       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Comp_1.o)
 .ARM.attributes
                0x00000362       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(RpiInterrupts.o)
 .ARM.attributes
                0x00000395       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS.o)
 .ARM.attributes
                0x000003c8       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIS.o)
 .ARM.attributes
                0x000003fb       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_LED.o)
 .ARM.attributes
                0x0000042e       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen.o)
 .ARM.attributes
                0x00000461       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(Control_Reg_SS_SigGen.o)
 .ARM.attributes
                0x00000494       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(SPIM_SigGen_IntClock.o)
 .ARM.attributes
                0x000004c7       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Rise.o)
 .ARM.attributes
                0x000004fa       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(isr_SS_Fall.o)
 .ARM.attributes
                0x0000052d       0x21 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x0000054e       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(CyFlash.o)
 .ARM.attributes
                0x00000581       0x33 .\CortexM3\ARM_GCC_541\Release\Number2.a(CySpc.o)
 .ARM.attributes
                0x000005b4       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x000005e1       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x0000060e       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x0000063b       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x00000668       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x00000695       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .ARM.attributes
                0x000006c2       0x1d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(D:\Documents\DPEA_Projects\RpiMIB\Number2.cydsn\CortexM3\ARM_GCC_541\Release\Number2.elf elf32-littlearm)
