\documentclass[../main.tex]{subfiles}

\begin{document}
%
\noindent\textbf{{\fontsize{\textFontSize}{\textFontBox}\selectfont Tenstorrent \hfill January 2022 – May 2022}}
\vspace{1mm}\newline
%
% Helped script bazel workflow updates
% Helped create our bazel validation infrastructure to compile our verilog source
%
{\fontsize{\textFontSize}{\textFontBox}\selectfont\emph{Design Verification Intern – RISC-V CPU Team (Full-time) \hfill Austin, TX \hspace{0 cm}}}\vspace{0mm}\newline
%
%
{\fontsize{\textFontSize}{\textFontBox}\selectfont • \hspace{1mm} Compiled and modified Google’s open-source System Verilog \emph{riscv-dv} random instruction generator to create tests }\newline
{\fontsize{\textFontSize}{\textFontBox}\selectfont • \hspace{1mm} Constrained tests to help build testbenches for different blocks and ran this stimuli on VCS and Whisper to ensure functionality }\newline
{\fontsize{\textFontSize}{\textFontBox}\selectfont • \hspace{1mm} Migrated Tenstorrent’s enhancements of the vector, floating point, load/store units - and more - to Google’s head commit }\newline
{\fontsize{\textFontSize}{\textFontBox}\selectfont • \hspace{1mm} Generated diagrams in React using Python and data from SQL to visualize the RTL interfaces; streamlining testbench generation }\newline
%
%
\end{document}
