Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Mon Dec 26 04:48:49 2016
| Host         : TheGreatOne running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MarbleMazeGame_control_sets_placed.rpt
| Design       : MarbleMazeGame
| Device       : xc7a35t
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             205 |          120 |
| No           | No                    | Yes                    |              11 |            4 |
| No           | Yes                   | No                     |              79 |           24 |
| Yes          | No                    | No                     |              14 |            7 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------+--------------------+--------------------------------+------------------+----------------+
|            Clock Signal           |    Enable Signal   |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------------------+--------------------+--------------------------------+------------------+----------------+
|  asd/finish_reg_i_2_n_0           |                    |                                |                1 |              1 |
|  asd/finish                       |                    |                                |                1 |              2 |
|  clk_IBUF_BUFG                    |                    |                                |                3 |              3 |
|  timer_clk_reg_n_0                | timer              | clear                          |                1 |              4 |
|  clk_en_reg_n_0_BUFG              | shift[3]_i_1_n_0   |                                |                2 |              4 |
|  clk_en_reg_n_0_BUFG              | loading[3]_i_1_n_0 |                                |                1 |              4 |
|  clk_en_reg_n_0_BUFG              |                    | count1[4]_i_1_n_0              |                1 |              5 |
|  asd/DLSM/FSM_sequential_s_reg[4] |                    | asd/DLSM/FSM_onehot_s_reg[1]_0 |                2 |              5 |
|  clk_IBUF_BUFG                    |                    | asd/count[5]_i_1__0_n_0        |                2 |              6 |
|  clk_en_reg_n_0_BUFG              | nextS              |                                |                4 |              6 |
| ~clk_en_reg_n_0_BUFG              |                    | asd/DLSM/FSM_onehot_s_reg[1]_0 |                2 |              6 |
|  asd/finish                       |                    | count[8]_i_1_n_0               |                3 |              8 |
|  asd/address2                     |                    |                                |               12 |             25 |
|  clk_IBUF_BUFG                    |                    | count2[26]_i_1_n_0             |                7 |             26 |
| ~spi_clk_OBUF_BUFG                |                    | asd/DLSM/FSM_onehot_s_reg[1]_0 |               11 |             34 |
|  DLSM/nextS                       |                    |                                |               14 |             36 |
|  clk_en_reg_n_0_BUFG              |                    |                                |               89 |            138 |
+-----------------------------------+--------------------+--------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     3 |
| 5      |                     2 |
| 6      |                     3 |
| 8      |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


