#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Nov 17 11:15:19 2017
# Process ID: 2040
# Current directory: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5164 C:\Users\hamze\Dropbox\Academic\Courses\Bilkent_TA_Digital_Design_CS223\2017 Fall\Labs\Project_ready_Modules\Project_keypad_7seg\keypad_7seg\keyboard_matrix.xpr
# Log file: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/vivado.log
# Journal file: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg'
INFO: [Project 1-313] Project file moved from 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/Tutorial_Projects_Vivado_Basys3/keypad_netlist_modules' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 800.176 ; gain = 66.094
update_compile_order -fileset sources_1
reset_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
WARNING: [VRFC 10-756] identifier valid_col_reg is used before its declaration [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 -notrace
couldn't read file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 11:16:42 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 819.699 ; gain = 19.523
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 819.699 ; gain = 19.523
run 100 ms
run: Time (s): cpu = 00:01:09 ; elapsed = 00:01:12 . Memory (MB): peak = 819.699 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 819.699 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 819.699 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 11:20:07 2017] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.runs/synth_1/runme.log
[Fri Nov 17 11:20:07 2017] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.runs/impl_1/runme.log
reset_run synth_1
reset_project
launch_runs synth_1 -jobs 2
[Fri Nov 17 11:26:02 2017] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/constrs_1/new/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 1151.160 ; gain = 331.461
write_verilog  -keep_vcc_gnd  {C:\Users\hamze\Dropbox\Academic\Courses\Bilkent_TA_Digital_Design_CS223\2017 Fall\Labs\Project_ready_Modules\Project_keypad_7seg\keypad_7seg\keyboard_matrix.srcs\sources_1\new\x.sv}
C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/x.sv
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_design
reset_project
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 11:38:15 2017] Launched synth_1...
Run output will be captured here: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.runs/synth_1/runme.log
[Fri Nov 17 11:38:15 2017] Launched impl_1...
Run output will be captured here: C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:523]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CO [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:314]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1543.340 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:01:35 ; elapsed = 00:05:38 . Memory (MB): peak = 1543.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:523]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CO [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:314]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1543.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:523]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CO [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:314]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1543.340 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:01:44 ; elapsed = 00:09:18 . Memory (MB): peak = 1543.340 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:523]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CO [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:314]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2017.3
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1543.340 ; gain = 0.000
run 160 ms
run: Time (s): cpu = 00:02:29 ; elapsed = 00:15:01 . Memory (MB): peak = 1543.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.340 ; gain = 0.000
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_project
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L xil_defaultlib -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SevSeg_4digit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keypad4X4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol key_valid, assumed default net type wire [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/top.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5a6f6ed9458d447d9b19c7722e16089d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/keypad4X4.sv:523]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port CO [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:314]
WARNING: [VRFC 10-278] actual bit length 2 differs from formal bit length 4 for port O [C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.srcs/sources_1/new/SevSeg_4digit.sv:317]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.GND
Compiling module unisims_ver.VCC
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.keypad4X4
Compiling module xil_defaultlib.SevSeg_4digit
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 -notrace
couldn't read file "C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 12:27:11 2017...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1543.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hamze/Dropbox/Academic/Courses/Bilkent_TA_Digital_Design_CS223/2017 Fall/Labs/Project_ready_Modules/Project_keypad_7seg/keypad_7seg/keyboard_matrix.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1543.340 ; gain = 0.000
run 100 ms
run: Time (s): cpu = 00:02:41 ; elapsed = 00:09:22 . Memory (MB): peak = 1543.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1543.340 ; gain = 0.000
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
reset_project
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 13:43:56 2017...
