0.6
2019.1
May 24 2019
15:06:07
C:/Users/OmarMahdy/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sim_1/imports/project/Risv_tb.v,1589227125,verilog,,,,Risv_tb,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/ALU_Control_unit.v,1589035205,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Clk_divider.v,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/defines.v,ALU_Control_unit,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Clk_divider.v,1588766866,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/DFlipFlop.v,,Clk_divider,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/DFlipFlop.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Full_Datapath.v,,DFlipFlop,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Full_Datapath.v,1589128274,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/HazardDetectionUnit.v,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/defines.v,Full_datapath,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/HazardDetectionUnit.v,1588766866,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/ImmGen.v,,HazardDetectionUnit,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/ImmGen.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Memory.v,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/defines.v,rv32_ImmGen,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Memory.v,1589227369,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/RegFile.v,,Memory,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/RegFile.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Register.v,,RegFile,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Register.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Shift_Left.v,,Register,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/Shift_Left.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/controlunit.v,,Shift_Left,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/controlunit.v,1589035205,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/forwarding_unit.v,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/defines.v,controlunit,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/defines.v,1588766864,verilog,,,,,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/forwarding_unit.v,1588953543,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_2x1Mux.v,,forwarding_unit,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_2x1Mux.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_4x1Mux.v,,n_bit_2x1Mux,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/n_bit_4x1Mux.v,1588766864,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/prv32_ALU.v,,n_bit_4x1Mux,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/prv32_ALU.v,1589227568,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/shifter.v,,prv32_ALU,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/shifter.v,1588766866,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sim_1/imports/project/Risv_tb.v,,shifter,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/new/Comparator.v,1589166286,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/DFlipFlop.v,,Comparator,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/new/ForwardingUnit_BranchDecode.v,1589176542,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/new/FullDatapath_BONUS.v,,ForwardingUnit_BranchDecode,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/new/FullDatapath_BONUS.v,1589226836,verilog,,C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/imports/project/HazardDetectionUnit.v,,FullDatapath_BONUS,,,,,,,,
C:/Users/OmarMahdy/project_1/project_1.srcs/sources_1/new/n_bit_4x1Mux_Forward.v,1588952209,verilog,,E:/project/prv32_ALU.v,,n_bit_4x1Mux_Forward,,,,,,,,
E:/project/defines.v,1588766864,verilog,,,,,,,,,,,,
