// candy_avb_test_qsys_mm_interconnect_1.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module candy_avb_test_qsys_mm_interconnect_1 (
		input  wire        altpll_0_c0_clk,                                      //                             altpll_0_c0.clk
		input  wire        msgdma_tx_reset_n_reset_bridge_in_reset_reset,        // msgdma_tx_reset_n_reset_bridge_in_reset.reset
		input  wire [12:0] msgdma_rx_descriptor_read_master_address,             //        msgdma_rx_descriptor_read_master.address
		output wire        msgdma_rx_descriptor_read_master_waitrequest,         //                                        .waitrequest
		input  wire        msgdma_rx_descriptor_read_master_read,                //                                        .read
		output wire [31:0] msgdma_rx_descriptor_read_master_readdata,            //                                        .readdata
		output wire        msgdma_rx_descriptor_read_master_readdatavalid,       //                                        .readdatavalid
		input  wire [12:0] msgdma_rx_descriptor_write_master_address,            //       msgdma_rx_descriptor_write_master.address
		output wire        msgdma_rx_descriptor_write_master_waitrequest,        //                                        .waitrequest
		input  wire [3:0]  msgdma_rx_descriptor_write_master_byteenable,         //                                        .byteenable
		input  wire        msgdma_rx_descriptor_write_master_write,              //                                        .write
		input  wire [31:0] msgdma_rx_descriptor_write_master_writedata,          //                                        .writedata
		output wire [1:0]  msgdma_rx_descriptor_write_master_response,           //                                        .response
		output wire        msgdma_rx_descriptor_write_master_writeresponsevalid, //                                        .writeresponsevalid
		input  wire [12:0] msgdma_tx_descriptor_read_master_address,             //        msgdma_tx_descriptor_read_master.address
		output wire        msgdma_tx_descriptor_read_master_waitrequest,         //                                        .waitrequest
		input  wire        msgdma_tx_descriptor_read_master_read,                //                                        .read
		output wire [31:0] msgdma_tx_descriptor_read_master_readdata,            //                                        .readdata
		output wire        msgdma_tx_descriptor_read_master_readdatavalid,       //                                        .readdatavalid
		input  wire [12:0] msgdma_tx_descriptor_write_master_address,            //       msgdma_tx_descriptor_write_master.address
		output wire        msgdma_tx_descriptor_write_master_waitrequest,        //                                        .waitrequest
		input  wire [3:0]  msgdma_tx_descriptor_write_master_byteenable,         //                                        .byteenable
		input  wire        msgdma_tx_descriptor_write_master_write,              //                                        .write
		input  wire [31:0] msgdma_tx_descriptor_write_master_writedata,          //                                        .writedata
		output wire [1:0]  msgdma_tx_descriptor_write_master_response,           //                                        .response
		output wire        msgdma_tx_descriptor_write_master_writeresponsevalid, //                                        .writeresponsevalid
		output wire [10:0] descriptor_memory_s1_address,                         //                    descriptor_memory_s1.address
		output wire        descriptor_memory_s1_write,                           //                                        .write
		input  wire [31:0] descriptor_memory_s1_readdata,                        //                                        .readdata
		output wire [31:0] descriptor_memory_s1_writedata,                       //                                        .writedata
		output wire [3:0]  descriptor_memory_s1_byteenable,                      //                                        .byteenable
		output wire        descriptor_memory_s1_chipselect,                      //                                        .chipselect
		output wire        descriptor_memory_s1_clken                            //                                        .clken
	);

	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest;         // msgdma_tx_descriptor_read_master_agent:av_waitrequest -> msgdma_tx_descriptor_read_master_translator:uav_waitrequest
	wire  [31:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata;            // msgdma_tx_descriptor_read_master_agent:av_readdata -> msgdma_tx_descriptor_read_master_translator:uav_readdata
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess;         // msgdma_tx_descriptor_read_master_translator:uav_debugaccess -> msgdma_tx_descriptor_read_master_agent:av_debugaccess
	wire  [12:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address;             // msgdma_tx_descriptor_read_master_translator:uav_address -> msgdma_tx_descriptor_read_master_agent:av_address
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read;                // msgdma_tx_descriptor_read_master_translator:uav_read -> msgdma_tx_descriptor_read_master_agent:av_read
	wire   [3:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable;          // msgdma_tx_descriptor_read_master_translator:uav_byteenable -> msgdma_tx_descriptor_read_master_agent:av_byteenable
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid;       // msgdma_tx_descriptor_read_master_agent:av_readdatavalid -> msgdma_tx_descriptor_read_master_translator:uav_readdatavalid
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock;                // msgdma_tx_descriptor_read_master_translator:uav_lock -> msgdma_tx_descriptor_read_master_agent:av_lock
	wire         msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write;               // msgdma_tx_descriptor_read_master_translator:uav_write -> msgdma_tx_descriptor_read_master_agent:av_write
	wire  [31:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata;           // msgdma_tx_descriptor_read_master_translator:uav_writedata -> msgdma_tx_descriptor_read_master_agent:av_writedata
	wire   [2:0] msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount;          // msgdma_tx_descriptor_read_master_translator:uav_burstcount -> msgdma_tx_descriptor_read_master_agent:av_burstcount
	wire         rsp_mux_src_valid;                                                                         // rsp_mux:src_valid -> msgdma_tx_descriptor_read_master_agent:rp_valid
	wire  [84:0] rsp_mux_src_data;                                                                          // rsp_mux:src_data -> msgdma_tx_descriptor_read_master_agent:rp_data
	wire         rsp_mux_src_ready;                                                                         // msgdma_tx_descriptor_read_master_agent:rp_ready -> rsp_mux:src_ready
	wire   [3:0] rsp_mux_src_channel;                                                                       // rsp_mux:src_channel -> msgdma_tx_descriptor_read_master_agent:rp_channel
	wire         rsp_mux_src_startofpacket;                                                                 // rsp_mux:src_startofpacket -> msgdma_tx_descriptor_read_master_agent:rp_startofpacket
	wire         rsp_mux_src_endofpacket;                                                                   // rsp_mux:src_endofpacket -> msgdma_tx_descriptor_read_master_agent:rp_endofpacket
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest;         // msgdma_rx_descriptor_read_master_agent:av_waitrequest -> msgdma_rx_descriptor_read_master_translator:uav_waitrequest
	wire  [31:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata;            // msgdma_rx_descriptor_read_master_agent:av_readdata -> msgdma_rx_descriptor_read_master_translator:uav_readdata
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess;         // msgdma_rx_descriptor_read_master_translator:uav_debugaccess -> msgdma_rx_descriptor_read_master_agent:av_debugaccess
	wire  [12:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address;             // msgdma_rx_descriptor_read_master_translator:uav_address -> msgdma_rx_descriptor_read_master_agent:av_address
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read;                // msgdma_rx_descriptor_read_master_translator:uav_read -> msgdma_rx_descriptor_read_master_agent:av_read
	wire   [3:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable;          // msgdma_rx_descriptor_read_master_translator:uav_byteenable -> msgdma_rx_descriptor_read_master_agent:av_byteenable
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid;       // msgdma_rx_descriptor_read_master_agent:av_readdatavalid -> msgdma_rx_descriptor_read_master_translator:uav_readdatavalid
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock;                // msgdma_rx_descriptor_read_master_translator:uav_lock -> msgdma_rx_descriptor_read_master_agent:av_lock
	wire         msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write;               // msgdma_rx_descriptor_read_master_translator:uav_write -> msgdma_rx_descriptor_read_master_agent:av_write
	wire  [31:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata;           // msgdma_rx_descriptor_read_master_translator:uav_writedata -> msgdma_rx_descriptor_read_master_agent:av_writedata
	wire   [2:0] msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount;          // msgdma_rx_descriptor_read_master_translator:uav_burstcount -> msgdma_rx_descriptor_read_master_agent:av_burstcount
	wire         rsp_mux_001_src_valid;                                                                     // rsp_mux_001:src_valid -> msgdma_rx_descriptor_read_master_agent:rp_valid
	wire  [84:0] rsp_mux_001_src_data;                                                                      // rsp_mux_001:src_data -> msgdma_rx_descriptor_read_master_agent:rp_data
	wire         rsp_mux_001_src_ready;                                                                     // msgdma_rx_descriptor_read_master_agent:rp_ready -> rsp_mux_001:src_ready
	wire   [3:0] rsp_mux_001_src_channel;                                                                   // rsp_mux_001:src_channel -> msgdma_rx_descriptor_read_master_agent:rp_channel
	wire         rsp_mux_001_src_startofpacket;                                                             // rsp_mux_001:src_startofpacket -> msgdma_rx_descriptor_read_master_agent:rp_startofpacket
	wire         rsp_mux_001_src_endofpacket;                                                               // rsp_mux_001:src_endofpacket -> msgdma_rx_descriptor_read_master_agent:rp_endofpacket
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess;        // msgdma_tx_descriptor_write_master_translator:uav_debugaccess -> msgdma_tx_descriptor_write_master_agent:av_debugaccess
	wire  [12:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address;            // msgdma_tx_descriptor_write_master_translator:uav_address -> msgdma_tx_descriptor_write_master_agent:av_address
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read;               // msgdma_tx_descriptor_write_master_translator:uav_read -> msgdma_tx_descriptor_write_master_agent:av_read
	wire   [3:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable;         // msgdma_tx_descriptor_write_master_translator:uav_byteenable -> msgdma_tx_descriptor_write_master_agent:av_byteenable
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid;      // msgdma_tx_descriptor_write_master_agent:av_readdatavalid -> msgdma_tx_descriptor_write_master_translator:uav_readdatavalid
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest;        // msgdma_tx_descriptor_write_master_agent:av_waitrequest -> msgdma_tx_descriptor_write_master_translator:uav_waitrequest
	wire  [31:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata;           // msgdma_tx_descriptor_write_master_agent:av_readdata -> msgdma_tx_descriptor_write_master_translator:uav_readdata
	wire   [1:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response;           // msgdma_tx_descriptor_write_master_agent:av_response -> msgdma_tx_descriptor_write_master_translator:uav_response
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock;               // msgdma_tx_descriptor_write_master_translator:uav_lock -> msgdma_tx_descriptor_write_master_agent:av_lock
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write;              // msgdma_tx_descriptor_write_master_translator:uav_write -> msgdma_tx_descriptor_write_master_agent:av_write
	wire  [31:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata;          // msgdma_tx_descriptor_write_master_translator:uav_writedata -> msgdma_tx_descriptor_write_master_agent:av_writedata
	wire         msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid; // msgdma_tx_descriptor_write_master_agent:av_writeresponsevalid -> msgdma_tx_descriptor_write_master_translator:uav_writeresponsevalid
	wire   [2:0] msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount;         // msgdma_tx_descriptor_write_master_translator:uav_burstcount -> msgdma_tx_descriptor_write_master_agent:av_burstcount
	wire         rsp_mux_002_src_valid;                                                                     // rsp_mux_002:src_valid -> msgdma_tx_descriptor_write_master_agent:rp_valid
	wire  [84:0] rsp_mux_002_src_data;                                                                      // rsp_mux_002:src_data -> msgdma_tx_descriptor_write_master_agent:rp_data
	wire         rsp_mux_002_src_ready;                                                                     // msgdma_tx_descriptor_write_master_agent:rp_ready -> rsp_mux_002:src_ready
	wire   [3:0] rsp_mux_002_src_channel;                                                                   // rsp_mux_002:src_channel -> msgdma_tx_descriptor_write_master_agent:rp_channel
	wire         rsp_mux_002_src_startofpacket;                                                             // rsp_mux_002:src_startofpacket -> msgdma_tx_descriptor_write_master_agent:rp_startofpacket
	wire         rsp_mux_002_src_endofpacket;                                                               // rsp_mux_002:src_endofpacket -> msgdma_tx_descriptor_write_master_agent:rp_endofpacket
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess;        // msgdma_rx_descriptor_write_master_translator:uav_debugaccess -> msgdma_rx_descriptor_write_master_agent:av_debugaccess
	wire  [12:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address;            // msgdma_rx_descriptor_write_master_translator:uav_address -> msgdma_rx_descriptor_write_master_agent:av_address
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read;               // msgdma_rx_descriptor_write_master_translator:uav_read -> msgdma_rx_descriptor_write_master_agent:av_read
	wire   [3:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable;         // msgdma_rx_descriptor_write_master_translator:uav_byteenable -> msgdma_rx_descriptor_write_master_agent:av_byteenable
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid;      // msgdma_rx_descriptor_write_master_agent:av_readdatavalid -> msgdma_rx_descriptor_write_master_translator:uav_readdatavalid
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest;        // msgdma_rx_descriptor_write_master_agent:av_waitrequest -> msgdma_rx_descriptor_write_master_translator:uav_waitrequest
	wire  [31:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata;           // msgdma_rx_descriptor_write_master_agent:av_readdata -> msgdma_rx_descriptor_write_master_translator:uav_readdata
	wire   [1:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response;           // msgdma_rx_descriptor_write_master_agent:av_response -> msgdma_rx_descriptor_write_master_translator:uav_response
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock;               // msgdma_rx_descriptor_write_master_translator:uav_lock -> msgdma_rx_descriptor_write_master_agent:av_lock
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write;              // msgdma_rx_descriptor_write_master_translator:uav_write -> msgdma_rx_descriptor_write_master_agent:av_write
	wire  [31:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata;          // msgdma_rx_descriptor_write_master_translator:uav_writedata -> msgdma_rx_descriptor_write_master_agent:av_writedata
	wire         msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid; // msgdma_rx_descriptor_write_master_agent:av_writeresponsevalid -> msgdma_rx_descriptor_write_master_translator:uav_writeresponsevalid
	wire   [2:0] msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount;         // msgdma_rx_descriptor_write_master_translator:uav_burstcount -> msgdma_rx_descriptor_write_master_agent:av_burstcount
	wire         rsp_mux_003_src_valid;                                                                     // rsp_mux_003:src_valid -> msgdma_rx_descriptor_write_master_agent:rp_valid
	wire  [84:0] rsp_mux_003_src_data;                                                                      // rsp_mux_003:src_data -> msgdma_rx_descriptor_write_master_agent:rp_data
	wire         rsp_mux_003_src_ready;                                                                     // msgdma_rx_descriptor_write_master_agent:rp_ready -> rsp_mux_003:src_ready
	wire   [3:0] rsp_mux_003_src_channel;                                                                   // rsp_mux_003:src_channel -> msgdma_rx_descriptor_write_master_agent:rp_channel
	wire         rsp_mux_003_src_startofpacket;                                                             // rsp_mux_003:src_startofpacket -> msgdma_rx_descriptor_write_master_agent:rp_startofpacket
	wire         rsp_mux_003_src_endofpacket;                                                               // rsp_mux_003:src_endofpacket -> msgdma_rx_descriptor_write_master_agent:rp_endofpacket
	wire  [31:0] descriptor_memory_s1_agent_m0_readdata;                                                    // descriptor_memory_s1_translator:uav_readdata -> descriptor_memory_s1_agent:m0_readdata
	wire         descriptor_memory_s1_agent_m0_waitrequest;                                                 // descriptor_memory_s1_translator:uav_waitrequest -> descriptor_memory_s1_agent:m0_waitrequest
	wire         descriptor_memory_s1_agent_m0_debugaccess;                                                 // descriptor_memory_s1_agent:m0_debugaccess -> descriptor_memory_s1_translator:uav_debugaccess
	wire  [12:0] descriptor_memory_s1_agent_m0_address;                                                     // descriptor_memory_s1_agent:m0_address -> descriptor_memory_s1_translator:uav_address
	wire   [3:0] descriptor_memory_s1_agent_m0_byteenable;                                                  // descriptor_memory_s1_agent:m0_byteenable -> descriptor_memory_s1_translator:uav_byteenable
	wire         descriptor_memory_s1_agent_m0_read;                                                        // descriptor_memory_s1_agent:m0_read -> descriptor_memory_s1_translator:uav_read
	wire         descriptor_memory_s1_agent_m0_readdatavalid;                                               // descriptor_memory_s1_translator:uav_readdatavalid -> descriptor_memory_s1_agent:m0_readdatavalid
	wire         descriptor_memory_s1_agent_m0_lock;                                                        // descriptor_memory_s1_agent:m0_lock -> descriptor_memory_s1_translator:uav_lock
	wire  [31:0] descriptor_memory_s1_agent_m0_writedata;                                                   // descriptor_memory_s1_agent:m0_writedata -> descriptor_memory_s1_translator:uav_writedata
	wire         descriptor_memory_s1_agent_m0_write;                                                       // descriptor_memory_s1_agent:m0_write -> descriptor_memory_s1_translator:uav_write
	wire   [2:0] descriptor_memory_s1_agent_m0_burstcount;                                                  // descriptor_memory_s1_agent:m0_burstcount -> descriptor_memory_s1_translator:uav_burstcount
	wire         descriptor_memory_s1_agent_rf_source_valid;                                                // descriptor_memory_s1_agent:rf_source_valid -> descriptor_memory_s1_agent_rsp_fifo:in_valid
	wire  [85:0] descriptor_memory_s1_agent_rf_source_data;                                                 // descriptor_memory_s1_agent:rf_source_data -> descriptor_memory_s1_agent_rsp_fifo:in_data
	wire         descriptor_memory_s1_agent_rf_source_ready;                                                // descriptor_memory_s1_agent_rsp_fifo:in_ready -> descriptor_memory_s1_agent:rf_source_ready
	wire         descriptor_memory_s1_agent_rf_source_startofpacket;                                        // descriptor_memory_s1_agent:rf_source_startofpacket -> descriptor_memory_s1_agent_rsp_fifo:in_startofpacket
	wire         descriptor_memory_s1_agent_rf_source_endofpacket;                                          // descriptor_memory_s1_agent:rf_source_endofpacket -> descriptor_memory_s1_agent_rsp_fifo:in_endofpacket
	wire         descriptor_memory_s1_agent_rsp_fifo_out_valid;                                             // descriptor_memory_s1_agent_rsp_fifo:out_valid -> descriptor_memory_s1_agent:rf_sink_valid
	wire  [85:0] descriptor_memory_s1_agent_rsp_fifo_out_data;                                              // descriptor_memory_s1_agent_rsp_fifo:out_data -> descriptor_memory_s1_agent:rf_sink_data
	wire         descriptor_memory_s1_agent_rsp_fifo_out_ready;                                             // descriptor_memory_s1_agent:rf_sink_ready -> descriptor_memory_s1_agent_rsp_fifo:out_ready
	wire         descriptor_memory_s1_agent_rsp_fifo_out_startofpacket;                                     // descriptor_memory_s1_agent_rsp_fifo:out_startofpacket -> descriptor_memory_s1_agent:rf_sink_startofpacket
	wire         descriptor_memory_s1_agent_rsp_fifo_out_endofpacket;                                       // descriptor_memory_s1_agent_rsp_fifo:out_endofpacket -> descriptor_memory_s1_agent:rf_sink_endofpacket
	wire         cmd_mux_src_valid;                                                                         // cmd_mux:src_valid -> descriptor_memory_s1_agent:cp_valid
	wire  [84:0] cmd_mux_src_data;                                                                          // cmd_mux:src_data -> descriptor_memory_s1_agent:cp_data
	wire         cmd_mux_src_ready;                                                                         // descriptor_memory_s1_agent:cp_ready -> cmd_mux:src_ready
	wire   [3:0] cmd_mux_src_channel;                                                                       // cmd_mux:src_channel -> descriptor_memory_s1_agent:cp_channel
	wire         cmd_mux_src_startofpacket;                                                                 // cmd_mux:src_startofpacket -> descriptor_memory_s1_agent:cp_startofpacket
	wire         cmd_mux_src_endofpacket;                                                                   // cmd_mux:src_endofpacket -> descriptor_memory_s1_agent:cp_endofpacket
	wire         msgdma_tx_descriptor_read_master_agent_cp_valid;                                           // msgdma_tx_descriptor_read_master_agent:cp_valid -> router:sink_valid
	wire  [84:0] msgdma_tx_descriptor_read_master_agent_cp_data;                                            // msgdma_tx_descriptor_read_master_agent:cp_data -> router:sink_data
	wire         msgdma_tx_descriptor_read_master_agent_cp_ready;                                           // router:sink_ready -> msgdma_tx_descriptor_read_master_agent:cp_ready
	wire         msgdma_tx_descriptor_read_master_agent_cp_startofpacket;                                   // msgdma_tx_descriptor_read_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire         msgdma_tx_descriptor_read_master_agent_cp_endofpacket;                                     // msgdma_tx_descriptor_read_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire         router_src_valid;                                                                          // router:src_valid -> cmd_demux:sink_valid
	wire  [84:0] router_src_data;                                                                           // router:src_data -> cmd_demux:sink_data
	wire         router_src_ready;                                                                          // cmd_demux:sink_ready -> router:src_ready
	wire   [3:0] router_src_channel;                                                                        // router:src_channel -> cmd_demux:sink_channel
	wire         router_src_startofpacket;                                                                  // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire         router_src_endofpacket;                                                                    // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire         msgdma_rx_descriptor_read_master_agent_cp_valid;                                           // msgdma_rx_descriptor_read_master_agent:cp_valid -> router_001:sink_valid
	wire  [84:0] msgdma_rx_descriptor_read_master_agent_cp_data;                                            // msgdma_rx_descriptor_read_master_agent:cp_data -> router_001:sink_data
	wire         msgdma_rx_descriptor_read_master_agent_cp_ready;                                           // router_001:sink_ready -> msgdma_rx_descriptor_read_master_agent:cp_ready
	wire         msgdma_rx_descriptor_read_master_agent_cp_startofpacket;                                   // msgdma_rx_descriptor_read_master_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire         msgdma_rx_descriptor_read_master_agent_cp_endofpacket;                                     // msgdma_rx_descriptor_read_master_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire         router_001_src_valid;                                                                      // router_001:src_valid -> cmd_demux_001:sink_valid
	wire  [84:0] router_001_src_data;                                                                       // router_001:src_data -> cmd_demux_001:sink_data
	wire         router_001_src_ready;                                                                      // cmd_demux_001:sink_ready -> router_001:src_ready
	wire   [3:0] router_001_src_channel;                                                                    // router_001:src_channel -> cmd_demux_001:sink_channel
	wire         router_001_src_startofpacket;                                                              // router_001:src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire         router_001_src_endofpacket;                                                                // router_001:src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire         msgdma_tx_descriptor_write_master_agent_cp_valid;                                          // msgdma_tx_descriptor_write_master_agent:cp_valid -> router_002:sink_valid
	wire  [84:0] msgdma_tx_descriptor_write_master_agent_cp_data;                                           // msgdma_tx_descriptor_write_master_agent:cp_data -> router_002:sink_data
	wire         msgdma_tx_descriptor_write_master_agent_cp_ready;                                          // router_002:sink_ready -> msgdma_tx_descriptor_write_master_agent:cp_ready
	wire         msgdma_tx_descriptor_write_master_agent_cp_startofpacket;                                  // msgdma_tx_descriptor_write_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire         msgdma_tx_descriptor_write_master_agent_cp_endofpacket;                                    // msgdma_tx_descriptor_write_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire         router_002_src_valid;                                                                      // router_002:src_valid -> cmd_demux_002:sink_valid
	wire  [84:0] router_002_src_data;                                                                       // router_002:src_data -> cmd_demux_002:sink_data
	wire         router_002_src_ready;                                                                      // cmd_demux_002:sink_ready -> router_002:src_ready
	wire   [3:0] router_002_src_channel;                                                                    // router_002:src_channel -> cmd_demux_002:sink_channel
	wire         router_002_src_startofpacket;                                                              // router_002:src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire         router_002_src_endofpacket;                                                                // router_002:src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire         msgdma_rx_descriptor_write_master_agent_cp_valid;                                          // msgdma_rx_descriptor_write_master_agent:cp_valid -> router_003:sink_valid
	wire  [84:0] msgdma_rx_descriptor_write_master_agent_cp_data;                                           // msgdma_rx_descriptor_write_master_agent:cp_data -> router_003:sink_data
	wire         msgdma_rx_descriptor_write_master_agent_cp_ready;                                          // router_003:sink_ready -> msgdma_rx_descriptor_write_master_agent:cp_ready
	wire         msgdma_rx_descriptor_write_master_agent_cp_startofpacket;                                  // msgdma_rx_descriptor_write_master_agent:cp_startofpacket -> router_003:sink_startofpacket
	wire         msgdma_rx_descriptor_write_master_agent_cp_endofpacket;                                    // msgdma_rx_descriptor_write_master_agent:cp_endofpacket -> router_003:sink_endofpacket
	wire         router_003_src_valid;                                                                      // router_003:src_valid -> cmd_demux_003:sink_valid
	wire  [84:0] router_003_src_data;                                                                       // router_003:src_data -> cmd_demux_003:sink_data
	wire         router_003_src_ready;                                                                      // cmd_demux_003:sink_ready -> router_003:src_ready
	wire   [3:0] router_003_src_channel;                                                                    // router_003:src_channel -> cmd_demux_003:sink_channel
	wire         router_003_src_startofpacket;                                                              // router_003:src_startofpacket -> cmd_demux_003:sink_startofpacket
	wire         router_003_src_endofpacket;                                                                // router_003:src_endofpacket -> cmd_demux_003:sink_endofpacket
	wire         descriptor_memory_s1_agent_rp_valid;                                                       // descriptor_memory_s1_agent:rp_valid -> router_004:sink_valid
	wire  [84:0] descriptor_memory_s1_agent_rp_data;                                                        // descriptor_memory_s1_agent:rp_data -> router_004:sink_data
	wire         descriptor_memory_s1_agent_rp_ready;                                                       // router_004:sink_ready -> descriptor_memory_s1_agent:rp_ready
	wire         descriptor_memory_s1_agent_rp_startofpacket;                                               // descriptor_memory_s1_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire         descriptor_memory_s1_agent_rp_endofpacket;                                                 // descriptor_memory_s1_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire         router_004_src_valid;                                                                      // router_004:src_valid -> rsp_demux:sink_valid
	wire  [84:0] router_004_src_data;                                                                       // router_004:src_data -> rsp_demux:sink_data
	wire         router_004_src_ready;                                                                      // rsp_demux:sink_ready -> router_004:src_ready
	wire   [3:0] router_004_src_channel;                                                                    // router_004:src_channel -> rsp_demux:sink_channel
	wire         router_004_src_startofpacket;                                                              // router_004:src_startofpacket -> rsp_demux:sink_startofpacket
	wire         router_004_src_endofpacket;                                                                // router_004:src_endofpacket -> rsp_demux:sink_endofpacket
	wire         cmd_demux_src0_valid;                                                                      // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [84:0] cmd_demux_src0_data;                                                                       // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire         cmd_demux_src0_ready;                                                                      // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire   [3:0] cmd_demux_src0_channel;                                                                    // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire         cmd_demux_src0_startofpacket;                                                              // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire         cmd_demux_src0_endofpacket;                                                                // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire         cmd_demux_001_src0_valid;                                                                  // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [84:0] cmd_demux_001_src0_data;                                                                   // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire         cmd_demux_001_src0_ready;                                                                  // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire   [3:0] cmd_demux_001_src0_channel;                                                                // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire         cmd_demux_001_src0_startofpacket;                                                          // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire         cmd_demux_001_src0_endofpacket;                                                            // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire         cmd_demux_002_src0_valid;                                                                  // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [84:0] cmd_demux_002_src0_data;                                                                   // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire         cmd_demux_002_src0_ready;                                                                  // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire   [3:0] cmd_demux_002_src0_channel;                                                                // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire         cmd_demux_002_src0_startofpacket;                                                          // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire         cmd_demux_002_src0_endofpacket;                                                            // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire         cmd_demux_003_src0_valid;                                                                  // cmd_demux_003:src0_valid -> cmd_mux:sink3_valid
	wire  [84:0] cmd_demux_003_src0_data;                                                                   // cmd_demux_003:src0_data -> cmd_mux:sink3_data
	wire         cmd_demux_003_src0_ready;                                                                  // cmd_mux:sink3_ready -> cmd_demux_003:src0_ready
	wire   [3:0] cmd_demux_003_src0_channel;                                                                // cmd_demux_003:src0_channel -> cmd_mux:sink3_channel
	wire         cmd_demux_003_src0_startofpacket;                                                          // cmd_demux_003:src0_startofpacket -> cmd_mux:sink3_startofpacket
	wire         cmd_demux_003_src0_endofpacket;                                                            // cmd_demux_003:src0_endofpacket -> cmd_mux:sink3_endofpacket
	wire         rsp_demux_src0_valid;                                                                      // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [84:0] rsp_demux_src0_data;                                                                       // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire         rsp_demux_src0_ready;                                                                      // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire   [3:0] rsp_demux_src0_channel;                                                                    // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire         rsp_demux_src0_startofpacket;                                                              // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire         rsp_demux_src0_endofpacket;                                                                // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire         rsp_demux_src1_valid;                                                                      // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [84:0] rsp_demux_src1_data;                                                                       // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire         rsp_demux_src1_ready;                                                                      // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire   [3:0] rsp_demux_src1_channel;                                                                    // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire         rsp_demux_src1_startofpacket;                                                              // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire         rsp_demux_src1_endofpacket;                                                                // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire         rsp_demux_src2_valid;                                                                      // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [84:0] rsp_demux_src2_data;                                                                       // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire         rsp_demux_src2_ready;                                                                      // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire   [3:0] rsp_demux_src2_channel;                                                                    // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire         rsp_demux_src2_startofpacket;                                                              // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire         rsp_demux_src2_endofpacket;                                                                // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire         rsp_demux_src3_valid;                                                                      // rsp_demux:src3_valid -> rsp_mux_003:sink0_valid
	wire  [84:0] rsp_demux_src3_data;                                                                       // rsp_demux:src3_data -> rsp_mux_003:sink0_data
	wire         rsp_demux_src3_ready;                                                                      // rsp_mux_003:sink0_ready -> rsp_demux:src3_ready
	wire   [3:0] rsp_demux_src3_channel;                                                                    // rsp_demux:src3_channel -> rsp_mux_003:sink0_channel
	wire         rsp_demux_src3_startofpacket;                                                              // rsp_demux:src3_startofpacket -> rsp_mux_003:sink0_startofpacket
	wire         rsp_demux_src3_endofpacket;                                                                // rsp_demux:src3_endofpacket -> rsp_mux_003:sink0_endofpacket
	wire         descriptor_memory_s1_agent_rdata_fifo_src_valid;                                           // descriptor_memory_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter:in_0_valid
	wire  [33:0] descriptor_memory_s1_agent_rdata_fifo_src_data;                                            // descriptor_memory_s1_agent:rdata_fifo_src_data -> avalon_st_adapter:in_0_data
	wire         descriptor_memory_s1_agent_rdata_fifo_src_ready;                                           // avalon_st_adapter:in_0_ready -> descriptor_memory_s1_agent:rdata_fifo_src_ready
	wire         avalon_st_adapter_out_0_valid;                                                             // avalon_st_adapter:out_0_valid -> descriptor_memory_s1_agent:rdata_fifo_sink_valid
	wire  [33:0] avalon_st_adapter_out_0_data;                                                              // avalon_st_adapter:out_0_data -> descriptor_memory_s1_agent:rdata_fifo_sink_data
	wire         avalon_st_adapter_out_0_ready;                                                             // descriptor_memory_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire   [0:0] avalon_st_adapter_out_0_error;                                                             // avalon_st_adapter:out_0_error -> descriptor_memory_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (13),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (13),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_tx_descriptor_read_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                     //                       clk.clk
		.reset                  (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                       //                     reset.reset
		.uav_address            (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (msgdma_tx_descriptor_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_tx_descriptor_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (msgdma_tx_descriptor_read_master_read),                                               //                          .read
		.av_readdata            (msgdma_tx_descriptor_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (msgdma_tx_descriptor_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                                //               (terminated)
		.av_byteenable          (4'b1111),                                                                             //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                                //               (terminated)
		.av_write               (1'b0),                                                                                //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                //               (terminated)
		.av_lock                (1'b0),                                                                                //               (terminated)
		.av_debugaccess         (1'b0),                                                                                //               (terminated)
		.uav_clken              (),                                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                                //               (terminated)
		.uav_response           (2'b00),                                                                               //               (terminated)
		.av_response            (),                                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (13),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (13),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_rx_descriptor_read_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                     //                       clk.clk
		.reset                  (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                       //                     reset.reset
		.uav_address            (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (msgdma_rx_descriptor_read_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_rx_descriptor_read_master_waitrequest),                                        //                          .waitrequest
		.av_read                (msgdma_rx_descriptor_read_master_read),                                               //                          .read
		.av_readdata            (msgdma_rx_descriptor_read_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (msgdma_rx_descriptor_read_master_readdatavalid),                                      //                          .readdatavalid
		.av_burstcount          (1'b1),                                                                                //               (terminated)
		.av_byteenable          (4'b1111),                                                                             //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                //               (terminated)
		.av_begintransfer       (1'b0),                                                                                //               (terminated)
		.av_chipselect          (1'b0),                                                                                //               (terminated)
		.av_write               (1'b0),                                                                                //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                                //               (terminated)
		.av_lock                (1'b0),                                                                                //               (terminated)
		.av_debugaccess         (1'b0),                                                                                //               (terminated)
		.uav_clken              (),                                                                                    //               (terminated)
		.av_clken               (1'b1),                                                                                //               (terminated)
		.uav_response           (2'b00),                                                                               //               (terminated)
		.av_response            (),                                                                                    //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                                //               (terminated)
		.av_writeresponsevalid  ()                                                                                     //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (13),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (13),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_tx_descriptor_write_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                           //                       clk.clk
		.reset                  (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                             //                     reset.reset
		.uav_address            (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address),            // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //                          .burstcount
		.uav_read               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read),               //                          .read
		.uav_write              (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write),              //                          .write
		.uav_waitrequest        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //                          .waitrequest
		.uav_readdatavalid      (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //                          .readdatavalid
		.uav_byteenable         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //                          .byteenable
		.uav_readdata           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //                          .readdata
		.uav_writedata          (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //                          .writedata
		.uav_lock               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //                          .lock
		.uav_debugaccess        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //                          .debugaccess
		.uav_response           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response),           //                          .response
		.uav_writeresponsevalid (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //                          .writeresponsevalid
		.av_address             (msgdma_tx_descriptor_write_master_address),                                                 //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_tx_descriptor_write_master_waitrequest),                                             //                          .waitrequest
		.av_byteenable          (msgdma_tx_descriptor_write_master_byteenable),                                              //                          .byteenable
		.av_write               (msgdma_tx_descriptor_write_master_write),                                                   //                          .write
		.av_writedata           (msgdma_tx_descriptor_write_master_writedata),                                               //                          .writedata
		.av_response            (msgdma_tx_descriptor_write_master_response),                                                //                          .response
		.av_writeresponsevalid  (msgdma_tx_descriptor_write_master_writeresponsevalid),                                      //                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                                      //               (terminated)
		.av_read                (1'b0),                                                                                      //               (terminated)
		.av_readdata            (),                                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                                      //               (terminated)
		.uav_clken              (),                                                                                          //               (terminated)
		.av_clken               (1'b1)                                                                                       //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (13),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (13),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (0),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (0),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (1),
		.USE_WRITERESPONSE           (1),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) msgdma_rx_descriptor_write_master_translator (
		.clk                    (altpll_0_c0_clk),                                                                           //                       clk.clk
		.reset                  (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                             //                     reset.reset
		.uav_address            (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address),            // avalon_universal_master_0.address
		.uav_burstcount         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //                          .burstcount
		.uav_read               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read),               //                          .read
		.uav_write              (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write),              //                          .write
		.uav_waitrequest        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //                          .waitrequest
		.uav_readdatavalid      (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //                          .readdatavalid
		.uav_byteenable         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //                          .byteenable
		.uav_readdata           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //                          .readdata
		.uav_writedata          (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //                          .writedata
		.uav_lock               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //                          .lock
		.uav_debugaccess        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //                          .debugaccess
		.uav_response           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response),           //                          .response
		.uav_writeresponsevalid (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //                          .writeresponsevalid
		.av_address             (msgdma_rx_descriptor_write_master_address),                                                 //      avalon_anti_master_0.address
		.av_waitrequest         (msgdma_rx_descriptor_write_master_waitrequest),                                             //                          .waitrequest
		.av_byteenable          (msgdma_rx_descriptor_write_master_byteenable),                                              //                          .byteenable
		.av_write               (msgdma_rx_descriptor_write_master_write),                                                   //                          .write
		.av_writedata           (msgdma_rx_descriptor_write_master_writedata),                                               //                          .writedata
		.av_response            (msgdma_rx_descriptor_write_master_response),                                                //                          .response
		.av_writeresponsevalid  (msgdma_rx_descriptor_write_master_writeresponsevalid),                                      //                          .writeresponsevalid
		.av_burstcount          (1'b1),                                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                                      //               (terminated)
		.av_begintransfer       (1'b0),                                                                                      //               (terminated)
		.av_chipselect          (1'b0),                                                                                      //               (terminated)
		.av_read                (1'b0),                                                                                      //               (terminated)
		.av_readdata            (),                                                                                          //               (terminated)
		.av_readdatavalid       (),                                                                                          //               (terminated)
		.av_lock                (1'b0),                                                                                      //               (terminated)
		.av_debugaccess         (1'b0),                                                                                      //               (terminated)
		.uav_clken              (),                                                                                          //               (terminated)
		.av_clken               (1'b1)                                                                                       //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (11),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (13),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) descriptor_memory_s1_translator (
		.clk                    (altpll_0_c0_clk),                               //                      clk.clk
		.reset                  (msgdma_tx_reset_n_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (descriptor_memory_s1_agent_m0_address),         // avalon_universal_slave_0.address
		.uav_burstcount         (descriptor_memory_s1_agent_m0_burstcount),      //                         .burstcount
		.uav_read               (descriptor_memory_s1_agent_m0_read),            //                         .read
		.uav_write              (descriptor_memory_s1_agent_m0_write),           //                         .write
		.uav_waitrequest        (descriptor_memory_s1_agent_m0_waitrequest),     //                         .waitrequest
		.uav_readdatavalid      (descriptor_memory_s1_agent_m0_readdatavalid),   //                         .readdatavalid
		.uav_byteenable         (descriptor_memory_s1_agent_m0_byteenable),      //                         .byteenable
		.uav_readdata           (descriptor_memory_s1_agent_m0_readdata),        //                         .readdata
		.uav_writedata          (descriptor_memory_s1_agent_m0_writedata),       //                         .writedata
		.uav_lock               (descriptor_memory_s1_agent_m0_lock),            //                         .lock
		.uav_debugaccess        (descriptor_memory_s1_agent_m0_debugaccess),     //                         .debugaccess
		.av_address             (descriptor_memory_s1_address),                  //      avalon_anti_slave_0.address
		.av_write               (descriptor_memory_s1_write),                    //                         .write
		.av_readdata            (descriptor_memory_s1_readdata),                 //                         .readdata
		.av_writedata           (descriptor_memory_s1_writedata),                //                         .writedata
		.av_byteenable          (descriptor_memory_s1_byteenable),               //                         .byteenable
		.av_chipselect          (descriptor_memory_s1_chipselect),               //                         .chipselect
		.av_clken               (descriptor_memory_s1_clken),                    //                         .clken
		.av_read                (),                                              //              (terminated)
		.av_begintransfer       (),                                              //              (terminated)
		.av_beginbursttransfer  (),                                              //              (terminated)
		.av_burstcount          (),                                              //              (terminated)
		.av_readdatavalid       (1'b0),                                          //              (terminated)
		.av_waitrequest         (1'b0),                                          //              (terminated)
		.av_writebyteenable     (),                                              //              (terminated)
		.av_lock                (),                                              //              (terminated)
		.uav_clken              (1'b0),                                          //              (terminated)
		.av_debugaccess         (),                                              //              (terminated)
		.av_outputenable        (),                                              //              (terminated)
		.uav_response           (),                                              //              (terminated)
		.av_response            (2'b00),                                         //              (terminated)
		.uav_writeresponsevalid (),                                              //              (terminated)
		.av_writeresponsevalid  (1'b0)                                           //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_QOS_H                 (67),
		.PKT_QOS_L                 (67),
		.PKT_DATA_SIDEBAND_H       (65),
		.PKT_DATA_SIDEBAND_L       (65),
		.PKT_ADDR_SIDEBAND_H       (64),
		.PKT_ADDR_SIDEBAND_L       (64),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_CACHE_H               (79),
		.PKT_CACHE_L               (76),
		.PKT_THREAD_ID_H           (72),
		.PKT_THREAD_ID_L           (72),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_EXCLUSIVE       (54),
		.PKT_TRANS_LOCK            (53),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (58),
		.PKT_BYTE_CNT_H            (57),
		.PKT_BYTE_CNT_L            (55),
		.PKT_ADDR_H                (48),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (49),
		.PKT_TRANS_POSTED          (50),
		.PKT_TRANS_WRITE           (51),
		.PKT_TRANS_READ            (52),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (70),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) msgdma_tx_descriptor_read_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                     //       clk.clk
		.reset                 (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.av_address            (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (msgdma_tx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (msgdma_tx_descriptor_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (msgdma_tx_descriptor_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (msgdma_tx_descriptor_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (msgdma_tx_descriptor_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (msgdma_tx_descriptor_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                                   //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                                    //          .data
		.rp_channel            (rsp_mux_src_channel),                                                                 //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                           //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                             //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                                   //          .ready
		.av_response           (),                                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_QOS_H                 (67),
		.PKT_QOS_L                 (67),
		.PKT_DATA_SIDEBAND_H       (65),
		.PKT_DATA_SIDEBAND_L       (65),
		.PKT_ADDR_SIDEBAND_H       (64),
		.PKT_ADDR_SIDEBAND_L       (64),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_CACHE_H               (79),
		.PKT_CACHE_L               (76),
		.PKT_THREAD_ID_H           (72),
		.PKT_THREAD_ID_L           (72),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_EXCLUSIVE       (54),
		.PKT_TRANS_LOCK            (53),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (58),
		.PKT_BYTE_CNT_H            (57),
		.PKT_BYTE_CNT_L            (55),
		.PKT_ADDR_H                (48),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (49),
		.PKT_TRANS_POSTED          (50),
		.PKT_TRANS_WRITE           (51),
		.PKT_TRANS_READ            (52),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (70),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) msgdma_rx_descriptor_read_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                     //       clk.clk
		.reset                 (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                       // clk_reset.reset
		.av_address            (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (msgdma_rx_descriptor_read_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (msgdma_rx_descriptor_read_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (msgdma_rx_descriptor_read_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (msgdma_rx_descriptor_read_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (msgdma_rx_descriptor_read_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (msgdma_rx_descriptor_read_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_001_src_valid),                                                               //        rp.valid
		.rp_data               (rsp_mux_001_src_data),                                                                //          .data
		.rp_channel            (rsp_mux_001_src_channel),                                                             //          .channel
		.rp_startofpacket      (rsp_mux_001_src_startofpacket),                                                       //          .startofpacket
		.rp_endofpacket        (rsp_mux_001_src_endofpacket),                                                         //          .endofpacket
		.rp_ready              (rsp_mux_001_src_ready),                                                               //          .ready
		.av_response           (),                                                                                    // (terminated)
		.av_writeresponsevalid ()                                                                                     // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_QOS_H                 (67),
		.PKT_QOS_L                 (67),
		.PKT_DATA_SIDEBAND_H       (65),
		.PKT_DATA_SIDEBAND_L       (65),
		.PKT_ADDR_SIDEBAND_H       (64),
		.PKT_ADDR_SIDEBAND_L       (64),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_CACHE_H               (79),
		.PKT_CACHE_L               (76),
		.PKT_THREAD_ID_H           (72),
		.PKT_THREAD_ID_L           (72),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_EXCLUSIVE       (54),
		.PKT_TRANS_LOCK            (53),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (58),
		.PKT_BYTE_CNT_H            (57),
		.PKT_BYTE_CNT_L            (55),
		.PKT_ADDR_H                (48),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (49),
		.PKT_TRANS_POSTED          (50),
		.PKT_TRANS_WRITE           (51),
		.PKT_TRANS_READ            (52),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (70),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (3),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1)
	) msgdma_tx_descriptor_write_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                           //       clk.clk
		.reset                 (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                             // clk_reset.reset
		.av_address            (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_address),            //        av.address
		.av_write              (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_write),              //          .write
		.av_read               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_read),               //          .read
		.av_writedata          (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //          .writedata
		.av_readdata           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //          .readdata
		.av_waitrequest        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //          .waitrequest
		.av_readdatavalid      (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //          .readdatavalid
		.av_byteenable         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //          .byteenable
		.av_burstcount         (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //          .burstcount
		.av_debugaccess        (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //          .debugaccess
		.av_lock               (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //          .lock
		.av_response           (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_response),           //          .response
		.av_writeresponsevalid (msgdma_tx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //          .writeresponsevalid
		.cp_valid              (msgdma_tx_descriptor_write_master_agent_cp_valid),                                          //        cp.valid
		.cp_data               (msgdma_tx_descriptor_write_master_agent_cp_data),                                           //          .data
		.cp_startofpacket      (msgdma_tx_descriptor_write_master_agent_cp_startofpacket),                                  //          .startofpacket
		.cp_endofpacket        (msgdma_tx_descriptor_write_master_agent_cp_endofpacket),                                    //          .endofpacket
		.cp_ready              (msgdma_tx_descriptor_write_master_agent_cp_ready),                                          //          .ready
		.rp_valid              (rsp_mux_002_src_valid),                                                                     //        rp.valid
		.rp_data               (rsp_mux_002_src_data),                                                                      //          .data
		.rp_channel            (rsp_mux_002_src_channel),                                                                   //          .channel
		.rp_startofpacket      (rsp_mux_002_src_startofpacket),                                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_002_src_endofpacket),                                                               //          .endofpacket
		.rp_ready              (rsp_mux_002_src_ready)                                                                      //          .ready
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_QOS_H                 (67),
		.PKT_QOS_L                 (67),
		.PKT_DATA_SIDEBAND_H       (65),
		.PKT_DATA_SIDEBAND_L       (65),
		.PKT_ADDR_SIDEBAND_H       (64),
		.PKT_ADDR_SIDEBAND_L       (64),
		.PKT_BURST_TYPE_H          (63),
		.PKT_BURST_TYPE_L          (62),
		.PKT_CACHE_H               (79),
		.PKT_CACHE_L               (76),
		.PKT_THREAD_ID_H           (72),
		.PKT_THREAD_ID_L           (72),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_EXCLUSIVE       (54),
		.PKT_TRANS_LOCK            (53),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (58),
		.PKT_BYTE_CNT_H            (57),
		.PKT_BYTE_CNT_L            (55),
		.PKT_ADDR_H                (48),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (49),
		.PKT_TRANS_POSTED          (50),
		.PKT_TRANS_WRITE           (51),
		.PKT_TRANS_READ            (52),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (70),
		.ST_DATA_W                 (85),
		.ST_CHANNEL_W              (4),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (1),
		.USE_WRITERESPONSE         (1)
	) msgdma_rx_descriptor_write_master_agent (
		.clk                   (altpll_0_c0_clk),                                                                           //       clk.clk
		.reset                 (msgdma_tx_reset_n_reset_bridge_in_reset_reset),                                             // clk_reset.reset
		.av_address            (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_address),            //        av.address
		.av_write              (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_write),              //          .write
		.av_read               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_read),               //          .read
		.av_writedata          (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writedata),          //          .writedata
		.av_readdata           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdata),           //          .readdata
		.av_waitrequest        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_waitrequest),        //          .waitrequest
		.av_readdatavalid      (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_readdatavalid),      //          .readdatavalid
		.av_byteenable         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_byteenable),         //          .byteenable
		.av_burstcount         (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_burstcount),         //          .burstcount
		.av_debugaccess        (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_debugaccess),        //          .debugaccess
		.av_lock               (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_lock),               //          .lock
		.av_response           (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_response),           //          .response
		.av_writeresponsevalid (msgdma_rx_descriptor_write_master_translator_avalon_universal_master_0_writeresponsevalid), //          .writeresponsevalid
		.cp_valid              (msgdma_rx_descriptor_write_master_agent_cp_valid),                                          //        cp.valid
		.cp_data               (msgdma_rx_descriptor_write_master_agent_cp_data),                                           //          .data
		.cp_startofpacket      (msgdma_rx_descriptor_write_master_agent_cp_startofpacket),                                  //          .startofpacket
		.cp_endofpacket        (msgdma_rx_descriptor_write_master_agent_cp_endofpacket),                                    //          .endofpacket
		.cp_ready              (msgdma_rx_descriptor_write_master_agent_cp_ready),                                          //          .ready
		.rp_valid              (rsp_mux_003_src_valid),                                                                     //        rp.valid
		.rp_data               (rsp_mux_003_src_data),                                                                      //          .data
		.rp_channel            (rsp_mux_003_src_channel),                                                                   //          .channel
		.rp_startofpacket      (rsp_mux_003_src_startofpacket),                                                             //          .startofpacket
		.rp_endofpacket        (rsp_mux_003_src_endofpacket),                                                               //          .endofpacket
		.rp_ready              (rsp_mux_003_src_ready)                                                                      //          .ready
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (84),
		.PKT_ORI_BURST_SIZE_L      (82),
		.PKT_RESPONSE_STATUS_H     (81),
		.PKT_RESPONSE_STATUS_L     (80),
		.PKT_BURST_SIZE_H          (61),
		.PKT_BURST_SIZE_L          (59),
		.PKT_TRANS_LOCK            (53),
		.PKT_BEGIN_BURST           (66),
		.PKT_PROTECTION_H          (75),
		.PKT_PROTECTION_L          (73),
		.PKT_BURSTWRAP_H           (58),
		.PKT_BURSTWRAP_L           (58),
		.PKT_BYTE_CNT_H            (57),
		.PKT_BYTE_CNT_L            (55),
		.PKT_ADDR_H                (48),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (49),
		.PKT_TRANS_POSTED          (50),
		.PKT_TRANS_WRITE           (51),
		.PKT_TRANS_READ            (52),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (69),
		.PKT_SRC_ID_L              (68),
		.PKT_DEST_ID_H             (71),
		.PKT_DEST_ID_L             (70),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (4),
		.ST_DATA_W                 (85),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) descriptor_memory_s1_agent (
		.clk                     (altpll_0_c0_clk),                                       //             clk.clk
		.reset                   (msgdma_tx_reset_n_reset_bridge_in_reset_reset),         //       clk_reset.reset
		.m0_address              (descriptor_memory_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (descriptor_memory_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (descriptor_memory_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (descriptor_memory_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (descriptor_memory_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (descriptor_memory_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (descriptor_memory_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (descriptor_memory_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (descriptor_memory_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (descriptor_memory_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (descriptor_memory_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (descriptor_memory_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (descriptor_memory_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (descriptor_memory_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (descriptor_memory_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (descriptor_memory_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_src_ready),                                     //              cp.ready
		.cp_valid                (cmd_mux_src_valid),                                     //                .valid
		.cp_data                 (cmd_mux_src_data),                                      //                .data
		.cp_startofpacket        (cmd_mux_src_startofpacket),                             //                .startofpacket
		.cp_endofpacket          (cmd_mux_src_endofpacket),                               //                .endofpacket
		.cp_channel              (cmd_mux_src_channel),                                   //                .channel
		.rf_sink_ready           (descriptor_memory_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (descriptor_memory_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (descriptor_memory_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (descriptor_memory_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (descriptor_memory_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (descriptor_memory_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (descriptor_memory_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (descriptor_memory_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (descriptor_memory_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (descriptor_memory_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                         //                .error
		.rdata_fifo_src_ready    (descriptor_memory_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (descriptor_memory_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (descriptor_memory_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (86),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) descriptor_memory_s1_agent_rsp_fifo (
		.clk               (altpll_0_c0_clk),                                       //       clk.clk
		.reset             (msgdma_tx_reset_n_reset_bridge_in_reset_reset),         // clk_reset.reset
		.in_data           (descriptor_memory_s1_agent_rf_source_data),             //        in.data
		.in_valid          (descriptor_memory_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (descriptor_memory_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (descriptor_memory_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (descriptor_memory_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (descriptor_memory_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (descriptor_memory_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (descriptor_memory_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (descriptor_memory_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (descriptor_memory_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	candy_avb_test_qsys_mm_interconnect_1_router router (
		.sink_ready         (msgdma_tx_descriptor_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_tx_descriptor_read_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_tx_descriptor_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_tx_descriptor_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_tx_descriptor_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                         //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_src_ready),                                        //       src.ready
		.src_valid          (router_src_valid),                                        //          .valid
		.src_data           (router_src_data),                                         //          .data
		.src_channel        (router_src_channel),                                      //          .channel
		.src_startofpacket  (router_src_startofpacket),                                //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                                   //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_router router_001 (
		.sink_ready         (msgdma_rx_descriptor_read_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_rx_descriptor_read_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_rx_descriptor_read_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_rx_descriptor_read_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_rx_descriptor_read_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                         //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset),           // clk_reset.reset
		.src_ready          (router_001_src_ready),                                    //       src.ready
		.src_valid          (router_001_src_valid),                                    //          .valid
		.src_data           (router_001_src_data),                                     //          .data
		.src_channel        (router_001_src_channel),                                  //          .channel
		.src_startofpacket  (router_001_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                               //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_router router_002 (
		.sink_ready         (msgdma_tx_descriptor_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_tx_descriptor_write_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_tx_descriptor_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_tx_descriptor_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_tx_descriptor_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                          //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.src_ready          (router_002_src_ready),                                     //       src.ready
		.src_valid          (router_002_src_valid),                                     //          .valid
		.src_data           (router_002_src_data),                                      //          .data
		.src_channel        (router_002_src_channel),                                   //          .channel
		.src_startofpacket  (router_002_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                                //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_router router_003 (
		.sink_ready         (msgdma_rx_descriptor_write_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (msgdma_rx_descriptor_write_master_agent_cp_valid),         //          .valid
		.sink_data          (msgdma_rx_descriptor_write_master_agent_cp_data),          //          .data
		.sink_startofpacket (msgdma_rx_descriptor_write_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (msgdma_rx_descriptor_write_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (altpll_0_c0_clk),                                          //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset),            // clk_reset.reset
		.src_ready          (router_003_src_ready),                                     //       src.ready
		.src_valid          (router_003_src_valid),                                     //          .valid
		.src_data           (router_003_src_data),                                      //          .data
		.src_channel        (router_003_src_channel),                                   //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                             //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                                //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_router_004 router_004 (
		.sink_ready         (descriptor_memory_s1_agent_rp_ready),           //      sink.ready
		.sink_valid         (descriptor_memory_s1_agent_rp_valid),           //          .valid
		.sink_data          (descriptor_memory_s1_agent_rp_data),            //          .data
		.sink_startofpacket (descriptor_memory_s1_agent_rp_startofpacket),   //          .startofpacket
		.sink_endofpacket   (descriptor_memory_s1_agent_rp_endofpacket),     //          .endofpacket
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_004_src_ready),                          //       src.ready
		.src_valid          (router_004_src_valid),                          //          .valid
		.src_data           (router_004_src_data),                           //          .data
		.src_channel        (router_004_src_channel),                        //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                  //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_cmd_demux cmd_demux (
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                              //      sink.ready
		.sink_channel       (router_src_channel),                            //          .channel
		.sink_data          (router_src_data),                               //          .data
		.sink_startofpacket (router_src_startofpacket),                      //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                        //          .endofpacket
		.sink_valid         (router_src_valid),                              //          .valid
		.src0_ready         (cmd_demux_src0_ready),                          //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                          //          .valid
		.src0_data          (cmd_demux_src0_data),                           //          .data
		.src0_channel       (cmd_demux_src0_channel),                        //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_cmd_demux cmd_demux_001 (
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_001_src_ready),                          //      sink.ready
		.sink_channel       (router_001_src_channel),                        //          .channel
		.sink_data          (router_001_src_data),                           //          .data
		.sink_startofpacket (router_001_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_001_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_001_src_valid),                          //          .valid
		.src0_ready         (cmd_demux_001_src0_ready),                      //      src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                      //          .valid
		.src0_data          (cmd_demux_001_src0_data),                       //          .data
		.src0_channel       (cmd_demux_001_src0_channel),                    //          .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket)                 //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_cmd_demux cmd_demux_002 (
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_002_src_ready),                          //      sink.ready
		.sink_channel       (router_002_src_channel),                        //          .channel
		.sink_data          (router_002_src_data),                           //          .data
		.sink_startofpacket (router_002_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_002_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_002_src_valid),                          //          .valid
		.src0_ready         (cmd_demux_002_src0_ready),                      //      src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                      //          .valid
		.src0_data          (cmd_demux_002_src0_data),                       //          .data
		.src0_channel       (cmd_demux_002_src0_channel),                    //          .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket)                 //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_cmd_demux cmd_demux_003 (
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_003_src_ready),                          //      sink.ready
		.sink_channel       (router_003_src_channel),                        //          .channel
		.sink_data          (router_003_src_data),                           //          .data
		.sink_startofpacket (router_003_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_003_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_003_src_valid),                          //          .valid
		.src0_ready         (cmd_demux_003_src0_ready),                      //      src0.ready
		.src0_valid         (cmd_demux_003_src0_valid),                      //          .valid
		.src0_data          (cmd_demux_003_src0_data),                       //          .data
		.src0_channel       (cmd_demux_003_src0_channel),                    //          .channel
		.src0_startofpacket (cmd_demux_003_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (cmd_demux_003_src0_endofpacket)                 //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_cmd_mux cmd_mux (
		.clk                 (altpll_0_c0_clk),                               //       clk.clk
		.reset               (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                             //       src.ready
		.src_valid           (cmd_mux_src_valid),                             //          .valid
		.src_data            (cmd_mux_src_data),                              //          .data
		.src_channel         (cmd_mux_src_channel),                           //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                          //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                          //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                        //          .channel
		.sink0_data          (cmd_demux_src0_data),                           //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                    //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                      //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                      //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                    //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                       //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),              //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),                //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                      //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                      //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                    //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                       //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),              //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket),                //          .endofpacket
		.sink3_ready         (cmd_demux_003_src0_ready),                      //     sink3.ready
		.sink3_valid         (cmd_demux_003_src0_valid),                      //          .valid
		.sink3_channel       (cmd_demux_003_src0_channel),                    //          .channel
		.sink3_data          (cmd_demux_003_src0_data),                       //          .data
		.sink3_startofpacket (cmd_demux_003_src0_startofpacket),              //          .startofpacket
		.sink3_endofpacket   (cmd_demux_003_src0_endofpacket)                 //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_rsp_demux rsp_demux (
		.clk                (altpll_0_c0_clk),                               //       clk.clk
		.reset              (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                          //      sink.ready
		.sink_channel       (router_004_src_channel),                        //          .channel
		.sink_data          (router_004_src_data),                           //          .data
		.sink_startofpacket (router_004_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_004_src_valid),                          //          .valid
		.src0_ready         (rsp_demux_src0_ready),                          //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                          //          .valid
		.src0_data          (rsp_demux_src0_data),                           //          .data
		.src0_channel       (rsp_demux_src0_channel),                        //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                  //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                    //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                          //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                          //          .valid
		.src1_data          (rsp_demux_src1_data),                           //          .data
		.src1_channel       (rsp_demux_src1_channel),                        //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                  //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                    //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                          //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                          //          .valid
		.src2_data          (rsp_demux_src2_data),                           //          .data
		.src2_channel       (rsp_demux_src2_channel),                        //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                  //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket),                    //          .endofpacket
		.src3_ready         (rsp_demux_src3_ready),                          //      src3.ready
		.src3_valid         (rsp_demux_src3_valid),                          //          .valid
		.src3_data          (rsp_demux_src3_data),                           //          .data
		.src3_channel       (rsp_demux_src3_channel),                        //          .channel
		.src3_startofpacket (rsp_demux_src3_startofpacket),                  //          .startofpacket
		.src3_endofpacket   (rsp_demux_src3_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_rsp_mux rsp_mux (
		.clk                 (altpll_0_c0_clk),                               //       clk.clk
		.reset               (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                             //       src.ready
		.src_valid           (rsp_mux_src_valid),                             //          .valid
		.src_data            (rsp_mux_src_data),                              //          .data
		.src_channel         (rsp_mux_src_channel),                           //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                     //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                       //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                          //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                          //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                        //          .channel
		.sink0_data          (rsp_demux_src0_data),                           //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_rsp_mux rsp_mux_001 (
		.clk                 (altpll_0_c0_clk),                               //       clk.clk
		.reset               (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                         //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                         //          .valid
		.src_data            (rsp_mux_001_src_data),                          //          .data
		.src_channel         (rsp_mux_001_src_channel),                       //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                          //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                          //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                        //          .channel
		.sink0_data          (rsp_demux_src1_data),                           //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_rsp_mux rsp_mux_002 (
		.clk                 (altpll_0_c0_clk),                               //       clk.clk
		.reset               (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                         //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                         //          .valid
		.src_data            (rsp_mux_002_src_data),                          //          .data
		.src_channel         (rsp_mux_002_src_channel),                       //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                          //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                          //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                        //          .channel
		.sink0_data          (rsp_demux_src2_data),                           //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_1_rsp_mux rsp_mux_003 (
		.clk                 (altpll_0_c0_clk),                               //       clk.clk
		.reset               (msgdma_tx_reset_n_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_003_src_ready),                         //       src.ready
		.src_valid           (rsp_mux_003_src_valid),                         //          .valid
		.src_data            (rsp_mux_003_src_data),                          //          .data
		.src_channel         (rsp_mux_003_src_channel),                       //          .channel
		.src_startofpacket   (rsp_mux_003_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (rsp_mux_003_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (rsp_demux_src3_ready),                          //     sink0.ready
		.sink0_valid         (rsp_demux_src3_valid),                          //          .valid
		.sink0_channel       (rsp_demux_src3_channel),                        //          .channel
		.sink0_data          (rsp_demux_src3_data),                           //          .data
		.sink0_startofpacket (rsp_demux_src3_startofpacket),                  //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src3_endofpacket)                     //          .endofpacket
	);

	candy_avb_test_qsys_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (altpll_0_c0_clk),                                 // in_clk_0.clk
		.in_rst_0_reset (msgdma_tx_reset_n_reset_bridge_in_reset_reset),   // in_rst_0.reset
		.in_0_data      (descriptor_memory_s1_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (descriptor_memory_s1_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (descriptor_memory_s1_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                    //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                   //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                   //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                    //         .error
	);

endmodule
