// Seed: 2985264020
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  id_25(
      id_15, 1, id_20, 1, 1 || 1, id_13, 1'b0, id_8 - 1
  );
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    output wor id_3,
    output wor id_4,
    input uwire id_5,
    input wire id_6,
    input tri id_7,
    output tri id_8,
    input tri1 id_9,
    output supply1 id_10,
    input uwire id_11,
    output wor id_12,
    input wor id_13
);
  wire id_15, id_16;
  wire id_17;
  module_0(
      id_17,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15,
      id_16,
      id_15,
      id_17,
      id_16,
      id_17,
      id_15,
      id_16,
      id_16,
      id_15,
      id_17,
      id_16,
      id_16,
      id_16,
      id_17,
      id_15,
      id_17,
      id_16,
      id_15
  );
endmodule
