library ieee;
use ieee.std_logic_1164.all;

entity ControlBlock is 
   port(
    	Clock, Reset: in std_logic;
    	PCEscCond, PCEsc, IouD, LerMem, EscMem, MemParaReg, IREsc, RegDst, EscReg, ULAFonteA: out std_logic;
    	ULAFonteB, ULAOp, FontePC: out std_logic_vector(1 downto 0);
    	opcode: in std_logic_vector(5 downto 0)
   );
end entity;

architecture FSMBehavioral of ControlBlock is
	
	constant lw    : std_logic_vector(5 downto 0) := "100011";
	constant sw    : std_logic_vector(5 downto 0) := "101011";
	constant Rtype : std_logic_vector(5 downto 0) := "000000"; 
	constant beq   : std_logic_vector(5 downto 0) := "000100";
	constant jump  : std_logic_vector(5 downto 0) := "000010";

begin

-- Next state logic
	process(opcode,clock)
	begin
		NextState <= CurrentState;
		case CurrentState is
			when s0 => 
				NextState <= s1;
			when s1 =>
				if opcode = Rtype then
					NextState <= s6;
				elsif (opcode = lw) or (opcode = sw) then
					NextState <= s2;
				elsif opcode = beq then
					NextState <= s8;
				elsif opcode = jump then
					NextState <= s9;
				end if;
			when s2 =>
				if opcode = lw then
					NextState <= s3;
				else 
					NextState <= s5;
				end if;
			when s3 =>
				NextState <= s4;
			when s4 => 
				NextState <= s0;
			when s5 =>
				NextState <= s0;
			when s6 =>
				NextState <= s7;
			when s7 =>
				NextState <= s0;
			when s8 =>
				NextState <= s0;
			when s9 =>
				NextState <= s0;
		end case;
	end process;

-- State register
	process(Clock, Reset)
	begin
		if Reset = '1' then 
			CurrentState <= s0;
		elsif rising_edge(Clock) then
			CurrentState <= NextState;
		end if;
	end process;

-- output logic
	process(Clock, CurrentState)
	begin
		PCEscCond <= '0';
		PCEsc <= '0';
		IouD <= '0';
		LerMem <= '0';
		EscMem <= '0';
		MemParaReg <= '0';
		IREsc <= '0';
		RegDst <= '0';
		EscReg <= '0';
		ULAFonteA <= '0';
		ULAFonteB <= "00";
		ULAOp <= "00";
		FontePC <= "00";
		
		case CurrentState is
			when s0 => 
				LerMem <= '1';
	--			ULAFonteA <= '0';
	--			IouD <= '0';
				IREsc <= '1';
				ULAFonteB <= "01";
	--			ULAOp <= "00";
				PCEsc <= '1';
	--			FontePC <= "00";
			when s1 =>
	--			ULAFonteA <= '0';
				ULAFonteB <= "11";
	--			ULAOp <= "00";
			when s2 =>
				ULAFonteA <= '1';
				ULAFonteB <= "10";
	--			ULAOp <= "00";
			when s3 =>
				LerMem <= '1';
				IouD <= '1';
			when s4 =>
				EscReg <= '1';
				MemParaReg <= '1';
	--			RegDst <= '0';
			when s5 =>
				EscMem <= '1';
				IouD <= '1';
			when s6 =>
				ULAFonteA <= '1';
	--			ULAFonteB <= "00";
				ULAOp <= "10";
			when s7 =>
				RegDst <= '1';
				EscReg <= '1';
	--			MemParaReg <= '0';
			when s8 =>
				ULAFonteA <= '1';
	--			ULAFonteB <= "00";
				ULAOp <= "01";
				PCEscCond <= '1';
	--			PCEsc <= '0';
				FontePC <= "01";
			when s9 =>
				PCEsc <= '1';
				FontePC <= "10";
			end case;
	end process;
end architecture;