# MIPS-Single-Cycle-Microprocessor
This project is meant to describe Microprocessor without Interlocked Pipeline Stages (MIPS) in Verilog. My project uses only some of the R, J and I type instructions employed in MIPS single cycle.  
