
*** Running vivado
    with args -log riscv_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source riscv_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source riscv_top.tcl -notrace
Command: synth_design -top riscv_top -part xc7k480tlffv1156-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k480tl'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k480tl'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6956 
WARNING: [Synth 8-2611] redeclaration of ansi port lui is not allowed [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/main_control.v:51]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 423.004 ; gain = 110.168
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'riscv_top' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/riscv_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'inst_mem' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'instrument_binary.txt'; please make sure the file is added to project and has read permission, ignoring [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:32]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
WARNING: [Synth 8-3848] Net mem_rom in module/entity inst_mem does not have driver. [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:29]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'inst_mem' (1#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/inst_mem.v:23]
INFO: [Synth 8-6157] synthesizing module 'riscv' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/riscv.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_control' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/main_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main_control' (2#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/main_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu_control' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu_control.v:37]
INFO: [Synth 8-6155] done synthesizing module 'alu_control' (3#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu_control.v:23]
INFO: [Synth 8-6155] done synthesizing module 'control' (4#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_stage' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'pc' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pc' (5#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/pc.v:23]
INFO: [Synth 8-6157] synthesizing module 'cla_adder32' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/cla_adder32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cla_adder32' (6#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/cla_adder32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'if_stage' (7#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/if_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'if_id_reg' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/if_id_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'if_id_reg' (8#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/if_id_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'id_stage' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6155] done synthesizing module 'decode' (9#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'registers' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'registers' (10#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/registers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'id_stage' (11#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/id_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'id_ex_reg' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/id_ex_reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'id_ex_reg' (12#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/id_ex_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ex_stage' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'Shifter' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:121]
INFO: [Synth 8-6155] done synthesizing module 'Shifter' (13#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:121]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:143]
INFO: [Synth 8-6155] done synthesizing module 'Adder' (14#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:143]
INFO: [Synth 8-6155] done synthesizing module 'alu' (15#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'branch_judge' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/branch_judge.v:23]
INFO: [Synth 8-6155] done synthesizing module 'branch_judge' (16#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/branch_judge.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-226] default block is never used [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/mux.v:31]
INFO: [Synth 8-6155] done synthesizing module 'mux' (17#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/mux.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'data1' does not match port width (32) of module 'mux' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_stage.v:113]
INFO: [Synth 8-6155] done synthesizing module 'ex_stage' (18#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_stage.v:23]
INFO: [Synth 8-6157] synthesizing module 'ex_mem_reg' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem_reg' (19#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/ex_mem_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_wb_reg' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb_reg' (20#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/mem_wb_reg.v:23]
INFO: [Synth 8-6157] synthesizing module 'wb_stage' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'wb_stage' (21#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/wb_stage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (22#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv' (23#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/riscv.v:23]
INFO: [Synth 8-6157] synthesizing module 'data_mem' [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'data_mem' (24#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/data_mem.v:23]
INFO: [Synth 8-6155] done synthesizing module 'riscv_top' (25#1) [D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.srcs/sources_1/new/riscv_top.v:23]
WARNING: [Synth 8-3331] design data_mem has unconnected port r_en
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[31]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[30]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[29]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[28]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[27]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[26]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[25]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[24]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[23]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[22]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[21]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[20]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[19]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[18]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[17]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[16]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[15]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[14]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[13]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[12]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[11]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[10]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[9]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[8]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[7]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[6]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[5]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[4]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[3]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[2]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[1]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 509.598 ; gain = 196.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 509.598 ; gain = 196.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k480tlffv1156-2L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k480tlffv1156-2L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 509.598 ; gain = 196.762
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "load" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "R_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I_type" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "store" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jalr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "jal" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lui" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "auipc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regs_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[255]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[254]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[253]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[252]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[251]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[250]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[249]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[248]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[247]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[246]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[245]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[244]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[243]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[242]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[241]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[240]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[239]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[238]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[237]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[236]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[235]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[234]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[233]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[232]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[231]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[230]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[229]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[228]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[227]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[226]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[225]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[224]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[223]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[222]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[221]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[220]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[219]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[218]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[217]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[216]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[215]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[214]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[213]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[212]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[211]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[210]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[209]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[208]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[207]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[206]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[205]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[204]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[203]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[202]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[201]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[200]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[199]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[198]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_ram_reg[197]" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 587.844 ; gain = 275.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   3 Input     32 Bit         XORs := 2     
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 305   
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	  33 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 299   
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module inst_mem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module main_control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module alu_control 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
Module pc 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module cla_adder32 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input     32 Bit         XORs := 1     
Module if_id_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module registers 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	  33 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 32    
Module id_ex_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
Module Shifter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module alu 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module branch_judge 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      1 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ex_mem_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
Module mem_wb_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module data_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 256   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 256   
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1920 (col length:160)
BRAMs: 1910 (col length: RAMB18 160 RAMB36 80)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design data_mem has unconnected port r_en
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[31]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[30]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[29]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[28]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[27]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[26]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[25]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[24]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[23]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[22]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[21]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[20]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[19]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[18]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[17]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[16]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[15]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[14]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[13]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[12]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[11]
WARNING: [Synth 8-3331] design data_mem has unconnected port addr[10]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[31]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[30]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[29]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[28]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[27]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[26]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[25]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[24]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[23]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[22]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[21]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[20]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[19]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[18]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[17]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[16]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[15]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[14]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[13]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[12]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[11]
WARNING: [Synth 8-3331] design if_stage has unconnected port pc_ex_i[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[0]' (FDC) to 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[1]' (FDC) to 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/mem_wb_reg_inst/pc_order_mem_wb_o_reg[0]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/mem_wb_reg_inst/pc_order_mem_wb_o_reg[1]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[0] )
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[1]' (FDC) to 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[0]' (FDC) to 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[1]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[0]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_jump_ex_mem_o_reg[1]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_jump_ex_mem_o_reg[0]' (FDC) to 'riscv_inst/datapath_inst/id_ex_reg_inst/pc_id_ex_o_reg[0]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[2]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[2]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[3]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[3]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[4]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[4]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[5]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[5]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[6]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[6]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[7]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[7]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[8]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[8]'
INFO: [Synth 8-3886] merging instance 'riscv_inst/datapath_inst/ex_mem_reg_inst/pc_order_ex_mem_o_reg[9]' (FDC) to 'riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[9]'
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[31]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[30]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[29]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[28]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[27]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[26]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[25]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[24]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[23]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[22]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[21]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[20]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[19]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[18]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[17]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[16]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[15]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[14]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[13]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[12]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[11]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_stage_inst/pc_inst/pc_out_reg[10]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[31]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[30]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[29]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[28]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[27]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[26]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[25]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[24]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[23]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[22]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[21]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[20]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[19]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[18]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[17]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[16]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[15]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[14]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[13]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[12]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[11]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[10]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[9]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[8]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[7]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[6]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[5]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[4]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[3]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/pc_if_id_o_reg[2]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[31]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[30]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[29]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[28]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[27]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[26]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[25]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[24]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[23]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[22]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[21]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[20]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[19]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[18]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[17]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[16]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[15]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[14]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[13]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[12]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[11]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[10]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[9]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[8]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[7]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[6]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[5]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[4]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[3]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[2]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[1]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/if_id_reg_inst/inst_if_id_o_reg[0]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][31]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][30]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][29]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][28]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][27]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][26]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][25]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][24]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][23]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][22]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][21]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][20]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][19]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][18]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][17]) is unused and will be removed from module riscv_top.
WARNING: [Synth 8-3332] Sequential element (riscv_inst/datapath_inst/id_stage_inst/registers_inst/regs_reg[31][16]) is unused and will be removed from module riscv_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:38 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     2|
|4     |LUT3 |     2|
|5     |LUT4 |     1|
|6     |LUT5 |     1|
|7     |LUT6 |     2|
|8     |FDCE |     8|
|9     |IBUF |     2|
|10    |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         |    29|
|2     |  riscv_inst        |riscv    |    18|
|3     |    datapath_inst   |datapath |    18|
|4     |      if_stage_inst |if_stage |    18|
|5     |        pc_inst     |pc       |    18|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 10156 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 743.055 ; gain = 430.219
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
215 Infos, 302 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:44 . Memory (MB): peak = 813.398 ; gain = 513.605
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Vivado/2018.2/VivadoProjects/riscv/riscv.runs/synth_1/riscv_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file riscv_top_utilization_synth.rpt -pb riscv_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.242 . Memory (MB): peak = 813.398 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 11:44:20 2024...
