INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/param.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/DRAM/sim/DRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/IROM/sim/IROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ALU_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/BUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/CTRL_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CTRL_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/DightDriver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DightDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/HAVE_INST.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HAVE_INST
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/Hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LED.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/LOAD_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LOAD_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/NPC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PC_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/PipeLineCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipeLineCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/RegFile_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/SEXT_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEXT_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sources_1/new/STORE_PLUS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STORE_PLUS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hao/Desktop/code/verilog/cpu/cpu.srcs/sim_1/new/cpuclk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
