
Demo_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008478  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003ec  08008608  08008608  00018608  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080089f4  080089f4  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  080089f4  080089f4  000189f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080089fc  080089fc  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080089fc  080089fc  000189fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008a00  08008a00  00018a00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  08008a04  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e8  2**0
                  CONTENTS
 10 .bss          0000033c  200001e8  200001e8  000201e8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000524  20000524  000201e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000f40a  00000000  00000000  0002025b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000284d  00000000  00000000  0002f665  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f80  00000000  00000000  00031eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000bfc  00000000  00000000  00032e38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023f60  00000000  00000000  00033a34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000139b1  00000000  00000000  00057994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d9a6f  00000000  00000000  0006b345  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005204  00000000  00000000  00144db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005a  00000000  00000000  00149fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080085f0 	.word	0x080085f0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	080085f0 	.word	0x080085f0

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b970 	b.w	8000f40 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9e08      	ldr	r6, [sp, #32]
 8000c7e:	460d      	mov	r5, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	460f      	mov	r7, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4694      	mov	ip, r2
 8000c8c:	d965      	bls.n	8000d5a <__udivmoddi4+0xe2>
 8000c8e:	fab2 f382 	clz	r3, r2
 8000c92:	b143      	cbz	r3, 8000ca6 <__udivmoddi4+0x2e>
 8000c94:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c98:	f1c3 0220 	rsb	r2, r3, #32
 8000c9c:	409f      	lsls	r7, r3
 8000c9e:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca2:	4317      	orrs	r7, r2
 8000ca4:	409c      	lsls	r4, r3
 8000ca6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000caa:	fa1f f58c 	uxth.w	r5, ip
 8000cae:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cb2:	0c22      	lsrs	r2, r4, #16
 8000cb4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cb8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cbc:	fb01 f005 	mul.w	r0, r1, r5
 8000cc0:	4290      	cmp	r0, r2
 8000cc2:	d90a      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cc8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000ccc:	f080 811c 	bcs.w	8000f08 <__udivmoddi4+0x290>
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	f240 8119 	bls.w	8000f08 <__udivmoddi4+0x290>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	4462      	add	r2, ip
 8000cda:	1a12      	subs	r2, r2, r0
 8000cdc:	b2a4      	uxth	r4, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cea:	fb00 f505 	mul.w	r5, r0, r5
 8000cee:	42a5      	cmp	r5, r4
 8000cf0:	d90a      	bls.n	8000d08 <__udivmoddi4+0x90>
 8000cf2:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf6:	f100 32ff 	add.w	r2, r0, #4294967295
 8000cfa:	f080 8107 	bcs.w	8000f0c <__udivmoddi4+0x294>
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	f240 8104 	bls.w	8000f0c <__udivmoddi4+0x294>
 8000d04:	4464      	add	r4, ip
 8000d06:	3802      	subs	r0, #2
 8000d08:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0c:	1b64      	subs	r4, r4, r5
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11e      	cbz	r6, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40dc      	lsrs	r4, r3
 8000d14:	2300      	movs	r3, #0
 8000d16:	e9c6 4300 	strd	r4, r3, [r6]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0xbc>
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	f000 80ed 	beq.w	8000f02 <__udivmoddi4+0x28a>
 8000d28:	2100      	movs	r1, #0
 8000d2a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d2e:	4608      	mov	r0, r1
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	fab3 f183 	clz	r1, r3
 8000d38:	2900      	cmp	r1, #0
 8000d3a:	d149      	bne.n	8000dd0 <__udivmoddi4+0x158>
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d302      	bcc.n	8000d46 <__udivmoddi4+0xce>
 8000d40:	4282      	cmp	r2, r0
 8000d42:	f200 80f8 	bhi.w	8000f36 <__udivmoddi4+0x2be>
 8000d46:	1a84      	subs	r4, r0, r2
 8000d48:	eb65 0203 	sbc.w	r2, r5, r3
 8000d4c:	2001      	movs	r0, #1
 8000d4e:	4617      	mov	r7, r2
 8000d50:	2e00      	cmp	r6, #0
 8000d52:	d0e2      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	e9c6 4700 	strd	r4, r7, [r6]
 8000d58:	e7df      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d5a:	b902      	cbnz	r2, 8000d5e <__udivmoddi4+0xe6>
 8000d5c:	deff      	udf	#255	; 0xff
 8000d5e:	fab2 f382 	clz	r3, r2
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	f040 8090 	bne.w	8000e88 <__udivmoddi4+0x210>
 8000d68:	1a8a      	subs	r2, r1, r2
 8000d6a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d6e:	fa1f fe8c 	uxth.w	lr, ip
 8000d72:	2101      	movs	r1, #1
 8000d74:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d78:	fb07 2015 	mls	r0, r7, r5, r2
 8000d7c:	0c22      	lsrs	r2, r4, #16
 8000d7e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d82:	fb0e f005 	mul.w	r0, lr, r5
 8000d86:	4290      	cmp	r0, r2
 8000d88:	d908      	bls.n	8000d9c <__udivmoddi4+0x124>
 8000d8a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d8e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d92:	d202      	bcs.n	8000d9a <__udivmoddi4+0x122>
 8000d94:	4290      	cmp	r0, r2
 8000d96:	f200 80cb 	bhi.w	8000f30 <__udivmoddi4+0x2b8>
 8000d9a:	4645      	mov	r5, r8
 8000d9c:	1a12      	subs	r2, r2, r0
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000da4:	fb07 2210 	mls	r2, r7, r0, r2
 8000da8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dac:	fb0e fe00 	mul.w	lr, lr, r0
 8000db0:	45a6      	cmp	lr, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x14e>
 8000db4:	eb1c 0404 	adds.w	r4, ip, r4
 8000db8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dbc:	d202      	bcs.n	8000dc4 <__udivmoddi4+0x14c>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f200 80bb 	bhi.w	8000f3a <__udivmoddi4+0x2c2>
 8000dc4:	4610      	mov	r0, r2
 8000dc6:	eba4 040e 	sub.w	r4, r4, lr
 8000dca:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dce:	e79f      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dd0:	f1c1 0720 	rsb	r7, r1, #32
 8000dd4:	408b      	lsls	r3, r1
 8000dd6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dda:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dde:	fa05 f401 	lsl.w	r4, r5, r1
 8000de2:	fa20 f307 	lsr.w	r3, r0, r7
 8000de6:	40fd      	lsrs	r5, r7
 8000de8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dec:	4323      	orrs	r3, r4
 8000dee:	fbb5 f8f9 	udiv	r8, r5, r9
 8000df2:	fa1f fe8c 	uxth.w	lr, ip
 8000df6:	fb09 5518 	mls	r5, r9, r8, r5
 8000dfa:	0c1c      	lsrs	r4, r3, #16
 8000dfc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e00:	fb08 f50e 	mul.w	r5, r8, lr
 8000e04:	42a5      	cmp	r5, r4
 8000e06:	fa02 f201 	lsl.w	r2, r2, r1
 8000e0a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e0e:	d90b      	bls.n	8000e28 <__udivmoddi4+0x1b0>
 8000e10:	eb1c 0404 	adds.w	r4, ip, r4
 8000e14:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e18:	f080 8088 	bcs.w	8000f2c <__udivmoddi4+0x2b4>
 8000e1c:	42a5      	cmp	r5, r4
 8000e1e:	f240 8085 	bls.w	8000f2c <__udivmoddi4+0x2b4>
 8000e22:	f1a8 0802 	sub.w	r8, r8, #2
 8000e26:	4464      	add	r4, ip
 8000e28:	1b64      	subs	r4, r4, r5
 8000e2a:	b29d      	uxth	r5, r3
 8000e2c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e30:	fb09 4413 	mls	r4, r9, r3, r4
 8000e34:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e38:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e3c:	45a6      	cmp	lr, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x1da>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e48:	d26c      	bcs.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4a:	45a6      	cmp	lr, r4
 8000e4c:	d96a      	bls.n	8000f24 <__udivmoddi4+0x2ac>
 8000e4e:	3b02      	subs	r3, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e56:	fba3 9502 	umull	r9, r5, r3, r2
 8000e5a:	eba4 040e 	sub.w	r4, r4, lr
 8000e5e:	42ac      	cmp	r4, r5
 8000e60:	46c8      	mov	r8, r9
 8000e62:	46ae      	mov	lr, r5
 8000e64:	d356      	bcc.n	8000f14 <__udivmoddi4+0x29c>
 8000e66:	d053      	beq.n	8000f10 <__udivmoddi4+0x298>
 8000e68:	b156      	cbz	r6, 8000e80 <__udivmoddi4+0x208>
 8000e6a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e6e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e72:	fa04 f707 	lsl.w	r7, r4, r7
 8000e76:	40ca      	lsrs	r2, r1
 8000e78:	40cc      	lsrs	r4, r1
 8000e7a:	4317      	orrs	r7, r2
 8000e7c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e80:	4618      	mov	r0, r3
 8000e82:	2100      	movs	r1, #0
 8000e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e88:	f1c3 0120 	rsb	r1, r3, #32
 8000e8c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e90:	fa20 f201 	lsr.w	r2, r0, r1
 8000e94:	fa25 f101 	lsr.w	r1, r5, r1
 8000e98:	409d      	lsls	r5, r3
 8000e9a:	432a      	orrs	r2, r5
 8000e9c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea0:	fa1f fe8c 	uxth.w	lr, ip
 8000ea4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ea8:	fb07 1510 	mls	r5, r7, r0, r1
 8000eac:	0c11      	lsrs	r1, r2, #16
 8000eae:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000eb2:	fb00 f50e 	mul.w	r5, r0, lr
 8000eb6:	428d      	cmp	r5, r1
 8000eb8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ebc:	d908      	bls.n	8000ed0 <__udivmoddi4+0x258>
 8000ebe:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ec6:	d22f      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000ec8:	428d      	cmp	r5, r1
 8000eca:	d92d      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000ecc:	3802      	subs	r0, #2
 8000ece:	4461      	add	r1, ip
 8000ed0:	1b49      	subs	r1, r1, r5
 8000ed2:	b292      	uxth	r2, r2
 8000ed4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ed8:	fb07 1115 	mls	r1, r7, r5, r1
 8000edc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ee0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ee4:	4291      	cmp	r1, r2
 8000ee6:	d908      	bls.n	8000efa <__udivmoddi4+0x282>
 8000ee8:	eb1c 0202 	adds.w	r2, ip, r2
 8000eec:	f105 38ff 	add.w	r8, r5, #4294967295
 8000ef0:	d216      	bcs.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef2:	4291      	cmp	r1, r2
 8000ef4:	d914      	bls.n	8000f20 <__udivmoddi4+0x2a8>
 8000ef6:	3d02      	subs	r5, #2
 8000ef8:	4462      	add	r2, ip
 8000efa:	1a52      	subs	r2, r2, r1
 8000efc:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f00:	e738      	b.n	8000d74 <__udivmoddi4+0xfc>
 8000f02:	4631      	mov	r1, r6
 8000f04:	4630      	mov	r0, r6
 8000f06:	e708      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000f08:	4639      	mov	r1, r7
 8000f0a:	e6e6      	b.n	8000cda <__udivmoddi4+0x62>
 8000f0c:	4610      	mov	r0, r2
 8000f0e:	e6fb      	b.n	8000d08 <__udivmoddi4+0x90>
 8000f10:	4548      	cmp	r0, r9
 8000f12:	d2a9      	bcs.n	8000e68 <__udivmoddi4+0x1f0>
 8000f14:	ebb9 0802 	subs.w	r8, r9, r2
 8000f18:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f1c:	3b01      	subs	r3, #1
 8000f1e:	e7a3      	b.n	8000e68 <__udivmoddi4+0x1f0>
 8000f20:	4645      	mov	r5, r8
 8000f22:	e7ea      	b.n	8000efa <__udivmoddi4+0x282>
 8000f24:	462b      	mov	r3, r5
 8000f26:	e794      	b.n	8000e52 <__udivmoddi4+0x1da>
 8000f28:	4640      	mov	r0, r8
 8000f2a:	e7d1      	b.n	8000ed0 <__udivmoddi4+0x258>
 8000f2c:	46d0      	mov	r8, sl
 8000f2e:	e77b      	b.n	8000e28 <__udivmoddi4+0x1b0>
 8000f30:	3d02      	subs	r5, #2
 8000f32:	4462      	add	r2, ip
 8000f34:	e732      	b.n	8000d9c <__udivmoddi4+0x124>
 8000f36:	4608      	mov	r0, r1
 8000f38:	e70a      	b.n	8000d50 <__udivmoddi4+0xd8>
 8000f3a:	4464      	add	r4, ip
 8000f3c:	3802      	subs	r0, #2
 8000f3e:	e742      	b.n	8000dc6 <__udivmoddi4+0x14e>

08000f40 <__aeabi_idiv0>:
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop

08000f44 <display_Temp>:
uint32_t pMillis = 0, cMillis = 0;
float tCelsius = 0;
float tFahrenheit = 0;
float RH = 0;

void display_Temp(void) {
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b084      	sub	sp, #16
 8000f48:	af00      	add	r7, sp, #0
	char str[10];
	lcd_put_cur(0, 0);
 8000f4a:	2100      	movs	r1, #0
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f000 feb8 	bl	8001cc2 <lcd_put_cur>
	sprintf(str, "T:%.1f*C", tCelsius);
 8000f52:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <display_Temp+0x34>)
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff faf6 	bl	8000548 <__aeabi_f2d>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	1d38      	adds	r0, r7, #4
 8000f62:	4906      	ldr	r1, [pc, #24]	; (8000f7c <display_Temp+0x38>)
 8000f64:	f005 f9e8 	bl	8006338 <siprintf>
	lcd_send_string(str);
 8000f68:	1d3b      	adds	r3, r7, #4
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f000 ff02 	bl	8001d74 <lcd_send_string>
}
 8000f70:	bf00      	nop
 8000f72:	3710      	adds	r7, #16
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}
 8000f78:	20000214 	.word	0x20000214
 8000f7c:	08008608 	.word	0x08008608

08000f80 <display_Humid>:

void display_Humid(void) {
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b084      	sub	sp, #16
 8000f84:	af00      	add	r7, sp, #0
	char str[10];
	lcd_put_cur(0, 9);
 8000f86:	2109      	movs	r1, #9
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f000 fe9a 	bl	8001cc2 <lcd_put_cur>
	sprintf(str, "H:%.1f", RH);
 8000f8e:	4b09      	ldr	r3, [pc, #36]	; (8000fb4 <display_Humid+0x34>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	4618      	mov	r0, r3
 8000f94:	f7ff fad8 	bl	8000548 <__aeabi_f2d>
 8000f98:	4602      	mov	r2, r0
 8000f9a:	460b      	mov	r3, r1
 8000f9c:	1d38      	adds	r0, r7, #4
 8000f9e:	4906      	ldr	r1, [pc, #24]	; (8000fb8 <display_Humid+0x38>)
 8000fa0:	f005 f9ca 	bl	8006338 <siprintf>
	lcd_send_string(str);
 8000fa4:	1d3b      	adds	r3, r7, #4
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f000 fee4 	bl	8001d74 <lcd_send_string>
}
 8000fac:	bf00      	nop
 8000fae:	3710      	adds	r7, #16
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	2000021c 	.word	0x2000021c
 8000fb8:	08008614 	.word	0x08008614

08000fbc <microDelay>:

void microDelay (uint16_t delay)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b083      	sub	sp, #12
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim2, 0);
 8000fc6:	4b09      	ldr	r3, [pc, #36]	; (8000fec <microDelay+0x30>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	2200      	movs	r2, #0
 8000fcc:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim2) < delay);
 8000fce:	bf00      	nop
 8000fd0:	4b06      	ldr	r3, [pc, #24]	; (8000fec <microDelay+0x30>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000fd6:	88fb      	ldrh	r3, [r7, #6]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	d3f9      	bcc.n	8000fd0 <microDelay+0x14>
}
 8000fdc:	bf00      	nop
 8000fde:	bf00      	nop
 8000fe0:	370c      	adds	r7, #12
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	2000032c 	.word	0x2000032c

08000ff0 <DHT11_Start>:

uint8_t DHT11_Start (void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
  uint8_t Response = 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	75fb      	strb	r3, [r7, #23]
  GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8000ffa:	463b      	mov	r3, r7
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	601a      	str	r2, [r3, #0]
 8001000:	605a      	str	r2, [r3, #4]
 8001002:	609a      	str	r2, [r3, #8]
 8001004:	60da      	str	r2, [r3, #12]
 8001006:	611a      	str	r2, [r3, #16]
  GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001008:	2304      	movs	r3, #4
 800100a:	603b      	str	r3, [r7, #0]
  GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 800100c:	2301      	movs	r3, #1
 800100e:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 8001010:	2300      	movs	r3, #0
 8001012:	60fb      	str	r3, [r7, #12]
  GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001014:	2300      	movs	r3, #0
 8001016:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as output
 8001018:	463b      	mov	r3, r7
 800101a:	4619      	mov	r1, r3
 800101c:	482a      	ldr	r0, [pc, #168]	; (80010c8 <DHT11_Start+0xd8>)
 800101e:	f001 ff75 	bl	8002f0c <HAL_GPIO_Init>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 0);   // pull the pin low
 8001022:	2200      	movs	r2, #0
 8001024:	2104      	movs	r1, #4
 8001026:	4828      	ldr	r0, [pc, #160]	; (80010c8 <DHT11_Start+0xd8>)
 8001028:	f002 f924 	bl	8003274 <HAL_GPIO_WritePin>
  HAL_Delay(20);   // wait for 20ms
 800102c:	2014      	movs	r0, #20
 800102e:	f001 fbd5 	bl	80027dc <HAL_Delay>
  HAL_GPIO_WritePin (DHT11_PORT, DHT11_PIN, 1);   // pull the pin high
 8001032:	2201      	movs	r2, #1
 8001034:	2104      	movs	r1, #4
 8001036:	4824      	ldr	r0, [pc, #144]	; (80010c8 <DHT11_Start+0xd8>)
 8001038:	f002 f91c 	bl	8003274 <HAL_GPIO_WritePin>
  microDelay (30);   // wait for 30us
 800103c:	201e      	movs	r0, #30
 800103e:	f7ff ffbd 	bl	8000fbc <microDelay>
  GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001042:	2300      	movs	r3, #0
 8001044:	607b      	str	r3, [r7, #4]
  GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001046:	2301      	movs	r3, #1
 8001048:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 800104a:	463b      	mov	r3, r7
 800104c:	4619      	mov	r1, r3
 800104e:	481e      	ldr	r0, [pc, #120]	; (80010c8 <DHT11_Start+0xd8>)
 8001050:	f001 ff5c 	bl	8002f0c <HAL_GPIO_Init>
  microDelay (40);
 8001054:	2028      	movs	r0, #40	; 0x28
 8001056:	f7ff ffb1 	bl	8000fbc <microDelay>
  if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))
 800105a:	2104      	movs	r1, #4
 800105c:	481a      	ldr	r0, [pc, #104]	; (80010c8 <DHT11_Start+0xd8>)
 800105e:	f002 f8f1 	bl	8003244 <HAL_GPIO_ReadPin>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d10b      	bne.n	8001080 <DHT11_Start+0x90>
  {
    microDelay (80);
 8001068:	2050      	movs	r0, #80	; 0x50
 800106a:	f7ff ffa7 	bl	8000fbc <microDelay>
    if ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN))) Response = 1;
 800106e:	2104      	movs	r1, #4
 8001070:	4815      	ldr	r0, [pc, #84]	; (80010c8 <DHT11_Start+0xd8>)
 8001072:	f002 f8e7 	bl	8003244 <HAL_GPIO_ReadPin>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <DHT11_Start+0x90>
 800107c:	2301      	movs	r3, #1
 800107e:	75fb      	strb	r3, [r7, #23]
  }
  pMillis = HAL_GetTick();
 8001080:	f001 fba0 	bl	80027c4 <HAL_GetTick>
 8001084:	4603      	mov	r3, r0
 8001086:	4a11      	ldr	r2, [pc, #68]	; (80010cc <DHT11_Start+0xdc>)
 8001088:	6013      	str	r3, [r2, #0]
  cMillis = HAL_GetTick();
 800108a:	f001 fb9b 	bl	80027c4 <HAL_GetTick>
 800108e:	4603      	mov	r3, r0
 8001090:	4a0f      	ldr	r2, [pc, #60]	; (80010d0 <DHT11_Start+0xe0>)
 8001092:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001094:	e004      	b.n	80010a0 <DHT11_Start+0xb0>
  {
    cMillis = HAL_GetTick();
 8001096:	f001 fb95 	bl	80027c4 <HAL_GetTick>
 800109a:	4603      	mov	r3, r0
 800109c:	4a0c      	ldr	r2, [pc, #48]	; (80010d0 <DHT11_Start+0xe0>)
 800109e:	6013      	str	r3, [r2, #0]
  while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010a0:	2104      	movs	r1, #4
 80010a2:	4809      	ldr	r0, [pc, #36]	; (80010c8 <DHT11_Start+0xd8>)
 80010a4:	f002 f8ce 	bl	8003244 <HAL_GPIO_ReadPin>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d006      	beq.n	80010bc <DHT11_Start+0xcc>
 80010ae:	4b07      	ldr	r3, [pc, #28]	; (80010cc <DHT11_Start+0xdc>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	1c9a      	adds	r2, r3, #2
 80010b4:	4b06      	ldr	r3, [pc, #24]	; (80010d0 <DHT11_Start+0xe0>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d8ec      	bhi.n	8001096 <DHT11_Start+0xa6>
  }
  return Response;
 80010bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80010be:	4618      	mov	r0, r3
 80010c0:	3718      	adds	r7, #24
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}
 80010c6:	bf00      	nop
 80010c8:	40020000 	.word	0x40020000
 80010cc:	2000020c 	.word	0x2000020c
 80010d0:	20000210 	.word	0x20000210

080010d4 <DHT11_Read>:

uint8_t DHT11_Read (void)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b082      	sub	sp, #8
 80010d8:	af00      	add	r7, sp, #0
  uint8_t a,b;
  for (a=0;a<8;a++)
 80010da:	2300      	movs	r3, #0
 80010dc:	71fb      	strb	r3, [r7, #7]
 80010de:	e063      	b.n	80011a8 <DHT11_Read+0xd4>
  {
    pMillis = HAL_GetTick();
 80010e0:	f001 fb70 	bl	80027c4 <HAL_GetTick>
 80010e4:	4603      	mov	r3, r0
 80010e6:	4a34      	ldr	r2, [pc, #208]	; (80011b8 <DHT11_Read+0xe4>)
 80010e8:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 80010ea:	f001 fb6b 	bl	80027c4 <HAL_GetTick>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a32      	ldr	r2, [pc, #200]	; (80011bc <DHT11_Read+0xe8>)
 80010f2:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 80010f4:	e004      	b.n	8001100 <DHT11_Read+0x2c>
    {  // wait for the pin to go high
      cMillis = HAL_GetTick();
 80010f6:	f001 fb65 	bl	80027c4 <HAL_GetTick>
 80010fa:	4603      	mov	r3, r0
 80010fc:	4a2f      	ldr	r2, [pc, #188]	; (80011bc <DHT11_Read+0xe8>)
 80010fe:	6013      	str	r3, [r2, #0]
    while (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001100:	2104      	movs	r1, #4
 8001102:	482f      	ldr	r0, [pc, #188]	; (80011c0 <DHT11_Read+0xec>)
 8001104:	f002 f89e 	bl	8003244 <HAL_GPIO_ReadPin>
 8001108:	4603      	mov	r3, r0
 800110a:	2b00      	cmp	r3, #0
 800110c:	d106      	bne.n	800111c <DHT11_Read+0x48>
 800110e:	4b2a      	ldr	r3, [pc, #168]	; (80011b8 <DHT11_Read+0xe4>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	1c9a      	adds	r2, r3, #2
 8001114:	4b29      	ldr	r3, [pc, #164]	; (80011bc <DHT11_Read+0xe8>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	429a      	cmp	r2, r3
 800111a:	d8ec      	bhi.n	80010f6 <DHT11_Read+0x22>
    }
    microDelay (40);   // wait for 40 us
 800111c:	2028      	movs	r0, #40	; 0x28
 800111e:	f7ff ff4d 	bl	8000fbc <microDelay>
    if (!(HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)))   // if the pin is low
 8001122:	2104      	movs	r1, #4
 8001124:	4826      	ldr	r0, [pc, #152]	; (80011c0 <DHT11_Read+0xec>)
 8001126:	f002 f88d 	bl	8003244 <HAL_GPIO_ReadPin>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d10e      	bne.n	800114e <DHT11_Read+0x7a>
      b&= ~(1<<(7-a));
 8001130:	79fb      	ldrb	r3, [r7, #7]
 8001132:	f1c3 0307 	rsb	r3, r3, #7
 8001136:	2201      	movs	r2, #1
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	b25b      	sxtb	r3, r3
 800113e:	43db      	mvns	r3, r3
 8001140:	b25a      	sxtb	r2, r3
 8001142:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001146:	4013      	ands	r3, r2
 8001148:	b25b      	sxtb	r3, r3
 800114a:	71bb      	strb	r3, [r7, #6]
 800114c:	e00b      	b.n	8001166 <DHT11_Read+0x92>
    else
      b|= (1<<(7-a));
 800114e:	79fb      	ldrb	r3, [r7, #7]
 8001150:	f1c3 0307 	rsb	r3, r3, #7
 8001154:	2201      	movs	r2, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	b25a      	sxtb	r2, r3
 800115c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001160:	4313      	orrs	r3, r2
 8001162:	b25b      	sxtb	r3, r3
 8001164:	71bb      	strb	r3, [r7, #6]
    pMillis = HAL_GetTick();
 8001166:	f001 fb2d 	bl	80027c4 <HAL_GetTick>
 800116a:	4603      	mov	r3, r0
 800116c:	4a12      	ldr	r2, [pc, #72]	; (80011b8 <DHT11_Read+0xe4>)
 800116e:	6013      	str	r3, [r2, #0]
    cMillis = HAL_GetTick();
 8001170:	f001 fb28 	bl	80027c4 <HAL_GetTick>
 8001174:	4603      	mov	r3, r0
 8001176:	4a11      	ldr	r2, [pc, #68]	; (80011bc <DHT11_Read+0xe8>)
 8001178:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 800117a:	e004      	b.n	8001186 <DHT11_Read+0xb2>
    {  // wait for the pin to go low
      cMillis = HAL_GetTick();
 800117c:	f001 fb22 	bl	80027c4 <HAL_GetTick>
 8001180:	4603      	mov	r3, r0
 8001182:	4a0e      	ldr	r2, [pc, #56]	; (80011bc <DHT11_Read+0xe8>)
 8001184:	6013      	str	r3, [r2, #0]
    while ((HAL_GPIO_ReadPin (DHT11_PORT, DHT11_PIN)) && pMillis + 2 > cMillis)
 8001186:	2104      	movs	r1, #4
 8001188:	480d      	ldr	r0, [pc, #52]	; (80011c0 <DHT11_Read+0xec>)
 800118a:	f002 f85b 	bl	8003244 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d006      	beq.n	80011a2 <DHT11_Read+0xce>
 8001194:	4b08      	ldr	r3, [pc, #32]	; (80011b8 <DHT11_Read+0xe4>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	1c9a      	adds	r2, r3, #2
 800119a:	4b08      	ldr	r3, [pc, #32]	; (80011bc <DHT11_Read+0xe8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	429a      	cmp	r2, r3
 80011a0:	d8ec      	bhi.n	800117c <DHT11_Read+0xa8>
  for (a=0;a<8;a++)
 80011a2:	79fb      	ldrb	r3, [r7, #7]
 80011a4:	3301      	adds	r3, #1
 80011a6:	71fb      	strb	r3, [r7, #7]
 80011a8:	79fb      	ldrb	r3, [r7, #7]
 80011aa:	2b07      	cmp	r3, #7
 80011ac:	d998      	bls.n	80010e0 <DHT11_Read+0xc>
    }
  }
  return b;
 80011ae:	79bb      	ldrb	r3, [r7, #6]
}
 80011b0:	4618      	mov	r0, r3
 80011b2:	3708      	adds	r7, #8
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	2000020c 	.word	0x2000020c
 80011bc:	20000210 	.word	0x20000210
 80011c0:	40020000 	.word	0x40020000

080011c4 <activate_DHT11>:

void activate_DHT11(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	ed2d 8b02 	vpush	{d8}
 80011ca:	af00      	add	r7, sp, #0
	if(DHT11_Start()) {
 80011cc:	f7ff ff10 	bl	8000ff0 <DHT11_Start>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d07a      	beq.n	80012cc <activate_DHT11+0x108>
	  RHI = DHT11_Read(); // Relative humidity integral
 80011d6:	f7ff ff7d 	bl	80010d4 <DHT11_Read>
 80011da:	4603      	mov	r3, r0
 80011dc:	461a      	mov	r2, r3
 80011de:	4b3e      	ldr	r3, [pc, #248]	; (80012d8 <activate_DHT11+0x114>)
 80011e0:	701a      	strb	r2, [r3, #0]
	  RHD = DHT11_Read(); // Relative humidity decimal
 80011e2:	f7ff ff77 	bl	80010d4 <DHT11_Read>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b3c      	ldr	r3, [pc, #240]	; (80012dc <activate_DHT11+0x118>)
 80011ec:	701a      	strb	r2, [r3, #0]
	  TCI = DHT11_Read(); // Celsius integral
 80011ee:	f7ff ff71 	bl	80010d4 <DHT11_Read>
 80011f2:	4603      	mov	r3, r0
 80011f4:	461a      	mov	r2, r3
 80011f6:	4b3a      	ldr	r3, [pc, #232]	; (80012e0 <activate_DHT11+0x11c>)
 80011f8:	701a      	strb	r2, [r3, #0]
	  TCD = DHT11_Read(); // Celsius decimal
 80011fa:	f7ff ff6b 	bl	80010d4 <DHT11_Read>
 80011fe:	4603      	mov	r3, r0
 8001200:	461a      	mov	r2, r3
 8001202:	4b38      	ldr	r3, [pc, #224]	; (80012e4 <activate_DHT11+0x120>)
 8001204:	701a      	strb	r2, [r3, #0]
	  SUM = DHT11_Read(); // Check sum
 8001206:	f7ff ff65 	bl	80010d4 <DHT11_Read>
 800120a:	4603      	mov	r3, r0
 800120c:	461a      	mov	r2, r3
 800120e:	4b36      	ldr	r3, [pc, #216]	; (80012e8 <activate_DHT11+0x124>)
 8001210:	701a      	strb	r2, [r3, #0]

	  if(SUM == RHI + RHD + TCI + TCD) {
 8001212:	4b35      	ldr	r3, [pc, #212]	; (80012e8 <activate_DHT11+0x124>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	4619      	mov	r1, r3
 8001218:	4b2f      	ldr	r3, [pc, #188]	; (80012d8 <activate_DHT11+0x114>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	461a      	mov	r2, r3
 800121e:	4b2f      	ldr	r3, [pc, #188]	; (80012dc <activate_DHT11+0x118>)
 8001220:	781b      	ldrb	r3, [r3, #0]
 8001222:	4413      	add	r3, r2
 8001224:	4a2e      	ldr	r2, [pc, #184]	; (80012e0 <activate_DHT11+0x11c>)
 8001226:	7812      	ldrb	r2, [r2, #0]
 8001228:	4413      	add	r3, r2
 800122a:	4a2e      	ldr	r2, [pc, #184]	; (80012e4 <activate_DHT11+0x120>)
 800122c:	7812      	ldrb	r2, [r2, #0]
 800122e:	4413      	add	r3, r2
 8001230:	4299      	cmp	r1, r3
 8001232:	d14b      	bne.n	80012cc <activate_DHT11+0x108>
		  // Can use RHI and TCI for any purposes if whole number only needed
		  tCelsius = (float)TCI + (float)(TCD/10.0);
 8001234:	4b2a      	ldr	r3, [pc, #168]	; (80012e0 <activate_DHT11+0x11c>)
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	ee07 3a90 	vmov	s15, r3
 800123c:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 8001240:	4b28      	ldr	r3, [pc, #160]	; (80012e4 <activate_DHT11+0x120>)
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	4618      	mov	r0, r3
 8001246:	f7ff f96d 	bl	8000524 <__aeabi_i2d>
 800124a:	f04f 0200 	mov.w	r2, #0
 800124e:	4b27      	ldr	r3, [pc, #156]	; (80012ec <activate_DHT11+0x128>)
 8001250:	f7ff fafc 	bl	800084c <__aeabi_ddiv>
 8001254:	4602      	mov	r2, r0
 8001256:	460b      	mov	r3, r1
 8001258:	4610      	mov	r0, r2
 800125a:	4619      	mov	r1, r3
 800125c:	f7ff fca4 	bl	8000ba8 <__aeabi_d2f>
 8001260:	ee07 0a90 	vmov	s15, r0
 8001264:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001268:	4b21      	ldr	r3, [pc, #132]	; (80012f0 <activate_DHT11+0x12c>)
 800126a:	edc3 7a00 	vstr	s15, [r3]
		  tFahrenheit = tCelsius * 9/5 + 32;
 800126e:	4b20      	ldr	r3, [pc, #128]	; (80012f0 <activate_DHT11+0x12c>)
 8001270:	edd3 7a00 	vldr	s15, [r3]
 8001274:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8001278:	ee27 7a87 	vmul.f32	s14, s15, s14
 800127c:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001280:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001284:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80012f4 <activate_DHT11+0x130>
 8001288:	ee77 7a87 	vadd.f32	s15, s15, s14
 800128c:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <activate_DHT11+0x134>)
 800128e:	edc3 7a00 	vstr	s15, [r3]
		  RH = (float)RHI + (float)(RHD/10.0);
 8001292:	4b11      	ldr	r3, [pc, #68]	; (80012d8 <activate_DHT11+0x114>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	ee07 3a90 	vmov	s15, r3
 800129a:	eeb8 8a67 	vcvt.f32.u32	s16, s15
 800129e:	4b0f      	ldr	r3, [pc, #60]	; (80012dc <activate_DHT11+0x118>)
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff f93e 	bl	8000524 <__aeabi_i2d>
 80012a8:	f04f 0200 	mov.w	r2, #0
 80012ac:	4b0f      	ldr	r3, [pc, #60]	; (80012ec <activate_DHT11+0x128>)
 80012ae:	f7ff facd 	bl	800084c <__aeabi_ddiv>
 80012b2:	4602      	mov	r2, r0
 80012b4:	460b      	mov	r3, r1
 80012b6:	4610      	mov	r0, r2
 80012b8:	4619      	mov	r1, r3
 80012ba:	f7ff fc75 	bl	8000ba8 <__aeabi_d2f>
 80012be:	ee07 0a90 	vmov	s15, r0
 80012c2:	ee78 7a27 	vadd.f32	s15, s16, s15
 80012c6:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <activate_DHT11+0x138>)
 80012c8:	edc3 7a00 	vstr	s15, [r3]
		  // Can use tCelsius, tFahrenheit and RH for any purposes
	  }
	}
}
 80012cc:	bf00      	nop
 80012ce:	46bd      	mov	sp, r7
 80012d0:	ecbd 8b02 	vpop	{d8}
 80012d4:	bd80      	pop	{r7, pc}
 80012d6:	bf00      	nop
 80012d8:	20000204 	.word	0x20000204
 80012dc:	20000205 	.word	0x20000205
 80012e0:	20000206 	.word	0x20000206
 80012e4:	20000207 	.word	0x20000207
 80012e8:	20000208 	.word	0x20000208
 80012ec:	40240000 	.word	0x40240000
 80012f0:	20000214 	.word	0x20000214
 80012f4:	42000000 	.word	0x42000000
 80012f8:	20000218 	.word	0x20000218
 80012fc:	2000021c 	.word	0x2000021c

08001300 <dec_To_Bcd>:
extern I2C_HandleTypeDef hi2c1;
char time_buffer[30];

TIME time_def;

uint8_t dec_To_Bcd(int val) {
 8001300:	b480      	push	{r7}
 8001302:	b083      	sub	sp, #12
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	return (uint8_t)((val/10*16) + (val%10));
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4a0f      	ldr	r2, [pc, #60]	; (8001348 <dec_To_Bcd+0x48>)
 800130c:	fb82 1203 	smull	r1, r2, r2, r3
 8001310:	1092      	asrs	r2, r2, #2
 8001312:	17db      	asrs	r3, r3, #31
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	b2db      	uxtb	r3, r3
 8001318:	011b      	lsls	r3, r3, #4
 800131a:	b2d8      	uxtb	r0, r3
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	4b0a      	ldr	r3, [pc, #40]	; (8001348 <dec_To_Bcd+0x48>)
 8001320:	fb83 1302 	smull	r1, r3, r3, r2
 8001324:	1099      	asrs	r1, r3, #2
 8001326:	17d3      	asrs	r3, r2, #31
 8001328:	1ac9      	subs	r1, r1, r3
 800132a:	460b      	mov	r3, r1
 800132c:	009b      	lsls	r3, r3, #2
 800132e:	440b      	add	r3, r1
 8001330:	005b      	lsls	r3, r3, #1
 8001332:	1ad1      	subs	r1, r2, r3
 8001334:	b2cb      	uxtb	r3, r1
 8001336:	4403      	add	r3, r0
 8001338:	b2db      	uxtb	r3, r3
}
 800133a:	4618      	mov	r0, r3
 800133c:	370c      	adds	r7, #12
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	66666667 	.word	0x66666667

0800134c <bcd_To_Dec>:

int bcd_To_Dec(uint8_t val) {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	4603      	mov	r3, r0
 8001354:	71fb      	strb	r3, [r7, #7]
	return (int)((val/16*10) + (val%16));
 8001356:	79fb      	ldrb	r3, [r7, #7]
 8001358:	091b      	lsrs	r3, r3, #4
 800135a:	b2db      	uxtb	r3, r3
 800135c:	461a      	mov	r2, r3
 800135e:	4613      	mov	r3, r2
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	4413      	add	r3, r2
 8001364:	005b      	lsls	r3, r3, #1
 8001366:	461a      	mov	r2, r3
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	f003 030f 	and.w	r3, r3, #15
 800136e:	4413      	add	r3, r2
}
 8001370:	4618      	mov	r0, r3
 8001372:	370c      	adds	r7, #12
 8001374:	46bd      	mov	sp, r7
 8001376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137a:	4770      	bx	lr

0800137c <get_Time>:
	set_time_buffer[6] = dec_To_Bcd(year);

	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, set_time_buffer, 7, 1000);
}

void get_Time(void) {
 800137c:	b580      	push	{r7, lr}
 800137e:	b086      	sub	sp, #24
 8001380:	af04      	add	r7, sp, #16
	uint8_t get_time_buffer[7];
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, 1, get_time_buffer, 7, 1000);
 8001382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001386:	9302      	str	r3, [sp, #8]
 8001388:	2307      	movs	r3, #7
 800138a:	9301      	str	r3, [sp, #4]
 800138c:	463b      	mov	r3, r7
 800138e:	9300      	str	r3, [sp, #0]
 8001390:	2301      	movs	r3, #1
 8001392:	2200      	movs	r2, #0
 8001394:	21d0      	movs	r1, #208	; 0xd0
 8001396:	481f      	ldr	r0, [pc, #124]	; (8001414 <get_Time+0x98>)
 8001398:	f002 fadc 	bl	8003954 <HAL_I2C_Mem_Read>

	time_def.second 	= bcd_To_Dec(get_time_buffer[0]);
 800139c:	783b      	ldrb	r3, [r7, #0]
 800139e:	4618      	mov	r0, r3
 80013a0:	f7ff ffd4 	bl	800134c <bcd_To_Dec>
 80013a4:	4603      	mov	r3, r0
 80013a6:	b2da      	uxtb	r2, r3
 80013a8:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <get_Time+0x9c>)
 80013aa:	701a      	strb	r2, [r3, #0]
	time_def.minute 	= bcd_To_Dec(get_time_buffer[1]);
 80013ac:	787b      	ldrb	r3, [r7, #1]
 80013ae:	4618      	mov	r0, r3
 80013b0:	f7ff ffcc 	bl	800134c <bcd_To_Dec>
 80013b4:	4603      	mov	r3, r0
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b17      	ldr	r3, [pc, #92]	; (8001418 <get_Time+0x9c>)
 80013ba:	705a      	strb	r2, [r3, #1]
	time_def.hour 		= bcd_To_Dec(get_time_buffer[2]);
 80013bc:	78bb      	ldrb	r3, [r7, #2]
 80013be:	4618      	mov	r0, r3
 80013c0:	f7ff ffc4 	bl	800134c <bcd_To_Dec>
 80013c4:	4603      	mov	r3, r0
 80013c6:	b2da      	uxtb	r2, r3
 80013c8:	4b13      	ldr	r3, [pc, #76]	; (8001418 <get_Time+0x9c>)
 80013ca:	709a      	strb	r2, [r3, #2]
	time_def.dayOfWeek 	= bcd_To_Dec(get_time_buffer[3]);
 80013cc:	78fb      	ldrb	r3, [r7, #3]
 80013ce:	4618      	mov	r0, r3
 80013d0:	f7ff ffbc 	bl	800134c <bcd_To_Dec>
 80013d4:	4603      	mov	r3, r0
 80013d6:	b2da      	uxtb	r2, r3
 80013d8:	4b0f      	ldr	r3, [pc, #60]	; (8001418 <get_Time+0x9c>)
 80013da:	70da      	strb	r2, [r3, #3]
	time_def.dayOfMonth = bcd_To_Dec(get_time_buffer[4]);
 80013dc:	793b      	ldrb	r3, [r7, #4]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff ffb4 	bl	800134c <bcd_To_Dec>
 80013e4:	4603      	mov	r3, r0
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b0b      	ldr	r3, [pc, #44]	; (8001418 <get_Time+0x9c>)
 80013ea:	711a      	strb	r2, [r3, #4]
	time_def.month 		= bcd_To_Dec(get_time_buffer[5]);
 80013ec:	797b      	ldrb	r3, [r7, #5]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff ffac 	bl	800134c <bcd_To_Dec>
 80013f4:	4603      	mov	r3, r0
 80013f6:	b2da      	uxtb	r2, r3
 80013f8:	4b07      	ldr	r3, [pc, #28]	; (8001418 <get_Time+0x9c>)
 80013fa:	715a      	strb	r2, [r3, #5]
	time_def.year 		= bcd_To_Dec(get_time_buffer[6]);
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	4618      	mov	r0, r3
 8001400:	f7ff ffa4 	bl	800134c <bcd_To_Dec>
 8001404:	4603      	mov	r3, r0
 8001406:	b2da      	uxtb	r2, r3
 8001408:	4b03      	ldr	r3, [pc, #12]	; (8001418 <get_Time+0x9c>)
 800140a:	719a      	strb	r2, [r3, #6]
}
 800140c:	bf00      	nop
 800140e:	3708      	adds	r7, #8
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	200002d8 	.word	0x200002d8
 8001418:	20000240 	.word	0x20000240

0800141c <set_Second>:

void set_Second(uint8_t second) {
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af04      	add	r7, sp, #16
 8001422:	4603      	mov	r3, r0
 8001424:	71fb      	strb	r3, [r7, #7]
	uint8_t second_Temp = dec_To_Bcd(second);
 8001426:	79fb      	ldrb	r3, [r7, #7]
 8001428:	4618      	mov	r0, r3
 800142a:	f7ff ff69 	bl	8001300 <dec_To_Bcd>
 800142e:	4603      	mov	r3, r0
 8001430:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x00, 1, &second_Temp, 1, 1000);
 8001432:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001436:	9302      	str	r3, [sp, #8]
 8001438:	2301      	movs	r3, #1
 800143a:	9301      	str	r3, [sp, #4]
 800143c:	f107 030f 	add.w	r3, r7, #15
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2301      	movs	r3, #1
 8001444:	2200      	movs	r2, #0
 8001446:	21d0      	movs	r1, #208	; 0xd0
 8001448:	4803      	ldr	r0, [pc, #12]	; (8001458 <set_Second+0x3c>)
 800144a:	f002 f989 	bl	8003760 <HAL_I2C_Mem_Write>
}
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	200002d8 	.word	0x200002d8

0800145c <set_Minute>:

void set_Minute(uint8_t minute) {
 800145c:	b580      	push	{r7, lr}
 800145e:	b088      	sub	sp, #32
 8001460:	af04      	add	r7, sp, #16
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
	uint8_t minute_Temp = dec_To_Bcd(minute);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	4618      	mov	r0, r3
 800146a:	f7ff ff49 	bl	8001300 <dec_To_Bcd>
 800146e:	4603      	mov	r3, r0
 8001470:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x01, 1, &minute_Temp, 1, 1000);
 8001472:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001476:	9302      	str	r3, [sp, #8]
 8001478:	2301      	movs	r3, #1
 800147a:	9301      	str	r3, [sp, #4]
 800147c:	f107 030f 	add.w	r3, r7, #15
 8001480:	9300      	str	r3, [sp, #0]
 8001482:	2301      	movs	r3, #1
 8001484:	2201      	movs	r2, #1
 8001486:	21d0      	movs	r1, #208	; 0xd0
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <set_Minute+0x3c>)
 800148a:	f002 f969 	bl	8003760 <HAL_I2C_Mem_Write>
}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	200002d8 	.word	0x200002d8

0800149c <set_Hour>:

void set_Hour(uint8_t hour) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af04      	add	r7, sp, #16
 80014a2:	4603      	mov	r3, r0
 80014a4:	71fb      	strb	r3, [r7, #7]
	uint8_t hour_Temp = dec_To_Bcd(hour);
 80014a6:	79fb      	ldrb	r3, [r7, #7]
 80014a8:	4618      	mov	r0, r3
 80014aa:	f7ff ff29 	bl	8001300 <dec_To_Bcd>
 80014ae:	4603      	mov	r3, r0
 80014b0:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x02, 1, &hour_Temp, 1, 1000);
 80014b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014b6:	9302      	str	r3, [sp, #8]
 80014b8:	2301      	movs	r3, #1
 80014ba:	9301      	str	r3, [sp, #4]
 80014bc:	f107 030f 	add.w	r3, r7, #15
 80014c0:	9300      	str	r3, [sp, #0]
 80014c2:	2301      	movs	r3, #1
 80014c4:	2202      	movs	r2, #2
 80014c6:	21d0      	movs	r1, #208	; 0xd0
 80014c8:	4803      	ldr	r0, [pc, #12]	; (80014d8 <set_Hour+0x3c>)
 80014ca:	f002 f949 	bl	8003760 <HAL_I2C_Mem_Write>
}
 80014ce:	bf00      	nop
 80014d0:	3710      	adds	r7, #16
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200002d8 	.word	0x200002d8

080014dc <set_DayOfMonth>:

void set_DayOfMonth(uint8_t dayOfMonth) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b088      	sub	sp, #32
 80014e0:	af04      	add	r7, sp, #16
 80014e2:	4603      	mov	r3, r0
 80014e4:	71fb      	strb	r3, [r7, #7]
	uint8_t dayOfMonth_Temp = dec_To_Bcd(dayOfMonth);
 80014e6:	79fb      	ldrb	r3, [r7, #7]
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff09 	bl	8001300 <dec_To_Bcd>
 80014ee:	4603      	mov	r3, r0
 80014f0:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x04, 1, &dayOfMonth_Temp, 1, 1000);
 80014f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014f6:	9302      	str	r3, [sp, #8]
 80014f8:	2301      	movs	r3, #1
 80014fa:	9301      	str	r3, [sp, #4]
 80014fc:	f107 030f 	add.w	r3, r7, #15
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2301      	movs	r3, #1
 8001504:	2204      	movs	r2, #4
 8001506:	21d0      	movs	r1, #208	; 0xd0
 8001508:	4803      	ldr	r0, [pc, #12]	; (8001518 <set_DayOfMonth+0x3c>)
 800150a:	f002 f929 	bl	8003760 <HAL_I2C_Mem_Write>
}
 800150e:	bf00      	nop
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200002d8 	.word	0x200002d8

0800151c <set_Month>:

void set_Month(uint8_t month) {
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af04      	add	r7, sp, #16
 8001522:	4603      	mov	r3, r0
 8001524:	71fb      	strb	r3, [r7, #7]
	uint8_t month_Temp = dec_To_Bcd(month);
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fee9 	bl	8001300 <dec_To_Bcd>
 800152e:	4603      	mov	r3, r0
 8001530:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x05, 1, &month_Temp, 1, 1000);
 8001532:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001536:	9302      	str	r3, [sp, #8]
 8001538:	2301      	movs	r3, #1
 800153a:	9301      	str	r3, [sp, #4]
 800153c:	f107 030f 	add.w	r3, r7, #15
 8001540:	9300      	str	r3, [sp, #0]
 8001542:	2301      	movs	r3, #1
 8001544:	2205      	movs	r2, #5
 8001546:	21d0      	movs	r1, #208	; 0xd0
 8001548:	4803      	ldr	r0, [pc, #12]	; (8001558 <set_Month+0x3c>)
 800154a:	f002 f909 	bl	8003760 <HAL_I2C_Mem_Write>
}
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	200002d8 	.word	0x200002d8

0800155c <display_Time>:
void set_Year(uint8_t year) {
	uint8_t year_Temp = dec_To_Bcd(year);
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, 0x05, 1, &year_Temp, 1, 1000);
}

void display_Time(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af02      	add	r7, sp, #8
	get_Time();
 8001562:	f7ff ff0b 	bl	800137c <get_Time>
	sprintf(time_buffer, "%02d:%02d", time_def.hour, time_def.minute);
 8001566:	4b14      	ldr	r3, [pc, #80]	; (80015b8 <display_Time+0x5c>)
 8001568:	789b      	ldrb	r3, [r3, #2]
 800156a:	461a      	mov	r2, r3
 800156c:	4b12      	ldr	r3, [pc, #72]	; (80015b8 <display_Time+0x5c>)
 800156e:	785b      	ldrb	r3, [r3, #1]
 8001570:	4912      	ldr	r1, [pc, #72]	; (80015bc <display_Time+0x60>)
 8001572:	4813      	ldr	r0, [pc, #76]	; (80015c0 <display_Time+0x64>)
 8001574:	f004 fee0 	bl	8006338 <siprintf>
	lcd_put_cur(1, 0);
 8001578:	2100      	movs	r1, #0
 800157a:	2001      	movs	r0, #1
 800157c:	f000 fba1 	bl	8001cc2 <lcd_put_cur>
	lcd_send_string(time_buffer);
 8001580:	480f      	ldr	r0, [pc, #60]	; (80015c0 <display_Time+0x64>)
 8001582:	f000 fbf7 	bl	8001d74 <lcd_send_string>

	sprintf(time_buffer, "%02d-%02d-20%02d", time_def.dayOfMonth, time_def.month, time_def.year);
 8001586:	4b0c      	ldr	r3, [pc, #48]	; (80015b8 <display_Time+0x5c>)
 8001588:	791b      	ldrb	r3, [r3, #4]
 800158a:	461a      	mov	r2, r3
 800158c:	4b0a      	ldr	r3, [pc, #40]	; (80015b8 <display_Time+0x5c>)
 800158e:	795b      	ldrb	r3, [r3, #5]
 8001590:	4619      	mov	r1, r3
 8001592:	4b09      	ldr	r3, [pc, #36]	; (80015b8 <display_Time+0x5c>)
 8001594:	799b      	ldrb	r3, [r3, #6]
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	460b      	mov	r3, r1
 800159a:	490a      	ldr	r1, [pc, #40]	; (80015c4 <display_Time+0x68>)
 800159c:	4808      	ldr	r0, [pc, #32]	; (80015c0 <display_Time+0x64>)
 800159e:	f004 fecb 	bl	8006338 <siprintf>
	lcd_put_cur(1, 6);
 80015a2:	2106      	movs	r1, #6
 80015a4:	2001      	movs	r0, #1
 80015a6:	f000 fb8c 	bl	8001cc2 <lcd_put_cur>
	lcd_send_string(time_buffer);
 80015aa:	4805      	ldr	r0, [pc, #20]	; (80015c0 <display_Time+0x64>)
 80015ac:	f000 fbe2 	bl	8001d74 <lcd_send_string>
}
 80015b0:	bf00      	nop
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	20000240 	.word	0x20000240
 80015bc:	0800861c 	.word	0x0800861c
 80015c0:	20000220 	.word	0x20000220
 80015c4:	08008628 	.word	0x08008628

080015c8 <display_Adjustment>:
 *      Author: Asus
 */

#include "automatic_mode.h"

void display_Adjustment(int state, char* name_Adjust_Var, uint8_t adjust_Var) {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b088      	sub	sp, #32
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	60f8      	str	r0, [r7, #12]
 80015d0:	60b9      	str	r1, [r7, #8]
 80015d2:	4613      	mov	r3, r2
 80015d4:	71fb      	strb	r3, [r7, #7]
	char str[16];
	lcd_put_cur(0, 0);
 80015d6:	2100      	movs	r1, #0
 80015d8:	2000      	movs	r0, #0
 80015da:	f000 fb72 	bl	8001cc2 <lcd_put_cur>
	sprintf(str, "STATE: %d", state);
 80015de:	f107 0310 	add.w	r3, r7, #16
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	4911      	ldr	r1, [pc, #68]	; (800162c <display_Adjustment+0x64>)
 80015e6:	4618      	mov	r0, r3
 80015e8:	f004 fea6 	bl	8006338 <siprintf>
	lcd_send_string(str);
 80015ec:	f107 0310 	add.w	r3, r7, #16
 80015f0:	4618      	mov	r0, r3
 80015f2:	f000 fbbf 	bl	8001d74 <lcd_send_string>

	str[0] = '\0';
 80015f6:	2300      	movs	r3, #0
 80015f8:	743b      	strb	r3, [r7, #16]
	lcd_put_cur(1, 0);
 80015fa:	2100      	movs	r1, #0
 80015fc:	2001      	movs	r0, #1
 80015fe:	f000 fb60 	bl	8001cc2 <lcd_put_cur>
	lcd_send_string(str);
 8001602:	f107 0310 	add.w	r3, r7, #16
 8001606:	4618      	mov	r0, r3
 8001608:	f000 fbb4 	bl	8001d74 <lcd_send_string>
	sprintf(str, "%s: %d", name_Adjust_Var, adjust_Var);
 800160c:	79fb      	ldrb	r3, [r7, #7]
 800160e:	f107 0010 	add.w	r0, r7, #16
 8001612:	68ba      	ldr	r2, [r7, #8]
 8001614:	4906      	ldr	r1, [pc, #24]	; (8001630 <display_Adjustment+0x68>)
 8001616:	f004 fe8f 	bl	8006338 <siprintf>
	lcd_send_string(str);
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	4618      	mov	r0, r3
 8001620:	f000 fba8 	bl	8001d74 <lcd_send_string>
}
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	0800863c 	.word	0x0800863c
 8001630:	08008648 	.word	0x08008648

08001634 <automatic_run>:

uint8_t temp = 0;

void automatic_run() {
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
	switch(state) {
 800163a:	4ba9      	ldr	r3, [pc, #676]	; (80018e0 <automatic_run+0x2ac>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	2b05      	cmp	r3, #5
 8001640:	f200 81c3 	bhi.w	80019ca <automatic_run+0x396>
 8001644:	a201      	add	r2, pc, #4	; (adr r2, 800164c <automatic_run+0x18>)
 8001646:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800164a:	bf00      	nop
 800164c:	08001665 	.word	0x08001665
 8001650:	08001693 	.word	0x08001693
 8001654:	080016ed 	.word	0x080016ed
 8001658:	08001797 	.word	0x08001797
 800165c:	08001821 	.word	0x08001821
 8001660:	08001951 	.word	0x08001951
	case INIT:
		lcd_init();
 8001664:	f000 fb4c 	bl	8001d00 <lcd_init>
		initStateForButton();
 8001668:	f000 f9c6 	bl	80019f8 <initStateForButton>

		lcd_send_string("Hello world!");
 800166c:	489d      	ldr	r0, [pc, #628]	; (80018e4 <automatic_run+0x2b0>)
 800166e:	f000 fb81 	bl	8001d74 <lcd_send_string>
		HAL_Delay(2000);
 8001672:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001676:	f001 f8b1 	bl	80027dc <HAL_Delay>

		lcd_clear();
 800167a:	f000 fb1b 	bl	8001cb4 <lcd_clear>
		state = STATE1;
 800167e:	4b98      	ldr	r3, [pc, #608]	; (80018e0 <automatic_run+0x2ac>)
 8001680:	2201      	movs	r2, #1
 8001682:	601a      	str	r2, [r3, #0]
		setTimer1(100);
 8001684:	2064      	movs	r0, #100	; 0x64
 8001686:	f000 fdb9 	bl	80021fc <setTimer1>
		setTimer2(100);
 800168a:	2064      	movs	r0, #100	; 0x64
 800168c:	f000 fdca 	bl	8002224 <setTimer2>
		break;
 8001690:	e1a4      	b.n	80019dc <automatic_run+0x3a8>

	case STATE1:
		if(timer1_flag == 1) {
 8001692:	4b95      	ldr	r3, [pc, #596]	; (80018e8 <automatic_run+0x2b4>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	2b01      	cmp	r3, #1
 8001698:	d10b      	bne.n	80016b2 <automatic_run+0x7e>
			setTimer1(500);
 800169a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800169e:	f000 fdad 	bl	80021fc <setTimer1>

			display_Humid();
 80016a2:	f7ff fc6d 	bl	8000f80 <display_Humid>
			display_Temp();
 80016a6:	f7ff fc4d 	bl	8000f44 <display_Temp>
			display_Time();
 80016aa:	f7ff ff57 	bl	800155c <display_Time>
			activate_DHT11();
 80016ae:	f7ff fd89 	bl	80011c4 <activate_DHT11>
		}

		if(timer2_flag == 1) {
 80016b2:	4b8e      	ldr	r3, [pc, #568]	; (80018ec <automatic_run+0x2b8>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	2b01      	cmp	r3, #1
 80016b8:	d102      	bne.n	80016c0 <automatic_run+0x8c>
			setTimer2(100);
 80016ba:	2064      	movs	r0, #100	; 0x64
 80016bc:	f000 fdb2 	bl	8002224 <setTimer2>
//			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
		}

		if(isButtonPressed(0)) {
 80016c0:	2000      	movs	r0, #0
 80016c2:	f000 f9d7 	bl	8001a74 <isButtonPressed>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	f000 8180 	beq.w	80019ce <automatic_run+0x39a>
			state = STATE2;
 80016ce:	4b84      	ldr	r3, [pc, #528]	; (80018e0 <automatic_run+0x2ac>)
 80016d0:	2202      	movs	r2, #2
 80016d2:	601a      	str	r2, [r3, #0]
			setTimer2(100);
 80016d4:	2064      	movs	r0, #100	; 0x64
 80016d6:	f000 fda5 	bl	8002224 <setTimer2>
			lcd_clear();
 80016da:	f000 faeb 	bl	8001cb4 <lcd_clear>
			temp = time_def.hour;
 80016de:	4b84      	ldr	r3, [pc, #528]	; (80018f0 <automatic_run+0x2bc>)
 80016e0:	789a      	ldrb	r2, [r3, #2]
 80016e2:	4b84      	ldr	r3, [pc, #528]	; (80018f4 <automatic_run+0x2c0>)
 80016e4:	701a      	strb	r2, [r3, #0]
			lcd_clear();
 80016e6:	f000 fae5 	bl	8001cb4 <lcd_clear>
		}
		break;
 80016ea:	e170      	b.n	80019ce <automatic_run+0x39a>

	case STATE2:									//Adjust hour
		display_Adjustment(STATE2, "Hour", temp);
 80016ec:	4b81      	ldr	r3, [pc, #516]	; (80018f4 <automatic_run+0x2c0>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	461a      	mov	r2, r3
 80016f2:	4981      	ldr	r1, [pc, #516]	; (80018f8 <automatic_run+0x2c4>)
 80016f4:	2002      	movs	r0, #2
 80016f6:	f7ff ff67 	bl	80015c8 <display_Adjustment>

		if(timer2_flag == 1) {
 80016fa:	4b7c      	ldr	r3, [pc, #496]	; (80018ec <automatic_run+0x2b8>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	d107      	bne.n	8001712 <automatic_run+0xde>
			setTimer2(100);
 8001702:	2064      	movs	r0, #100	; 0x64
 8001704:	f000 fd8e 	bl	8002224 <setTimer2>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001708:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800170c:	487b      	ldr	r0, [pc, #492]	; (80018fc <automatic_run+0x2c8>)
 800170e:	f001 fdca 	bl	80032a6 <HAL_GPIO_TogglePin>
		}

		if(isButtonPressed(1)) {
 8001712:	2001      	movs	r0, #1
 8001714:	f000 f9ae 	bl	8001a74 <isButtonPressed>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d013      	beq.n	8001746 <automatic_run+0x112>
			temp += 1;
 800171e:	4b75      	ldr	r3, [pc, #468]	; (80018f4 <automatic_run+0x2c0>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b73      	ldr	r3, [pc, #460]	; (80018f4 <automatic_run+0x2c0>)
 8001728:	701a      	strb	r2, [r3, #0]
			if(temp > 23) temp = 0;
 800172a:	4b72      	ldr	r3, [pc, #456]	; (80018f4 <automatic_run+0x2c0>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b17      	cmp	r3, #23
 8001730:	d902      	bls.n	8001738 <automatic_run+0x104>
 8001732:	4b70      	ldr	r3, [pc, #448]	; (80018f4 <automatic_run+0x2c0>)
 8001734:	2200      	movs	r2, #0
 8001736:	701a      	strb	r2, [r3, #0]
			display_Adjustment(STATE2, "Hour", temp);
 8001738:	4b6e      	ldr	r3, [pc, #440]	; (80018f4 <automatic_run+0x2c0>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	461a      	mov	r2, r3
 800173e:	496e      	ldr	r1, [pc, #440]	; (80018f8 <automatic_run+0x2c4>)
 8001740:	2002      	movs	r0, #2
 8001742:	f7ff ff41 	bl	80015c8 <display_Adjustment>
		}

		if(isButtonPressed(2)) {
 8001746:	2002      	movs	r0, #2
 8001748:	f000 f994 	bl	8001a74 <isButtonPressed>
 800174c:	4603      	mov	r3, r0
 800174e:	2b00      	cmp	r3, #0
 8001750:	d00a      	beq.n	8001768 <automatic_run+0x134>
			set_Hour(temp);
 8001752:	4b68      	ldr	r3, [pc, #416]	; (80018f4 <automatic_run+0x2c0>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f7ff fea0 	bl	800149c <set_Hour>
			set_Second(0);
 800175c:	2000      	movs	r0, #0
 800175e:	f7ff fe5d 	bl	800141c <set_Second>
			state = STATE1;
 8001762:	4b5f      	ldr	r3, [pc, #380]	; (80018e0 <automatic_run+0x2ac>)
 8001764:	2201      	movs	r2, #1
 8001766:	601a      	str	r2, [r3, #0]
		}

		if(isButtonPressed(0)) {
 8001768:	2000      	movs	r0, #0
 800176a:	f000 f983 	bl	8001a74 <isButtonPressed>
 800176e:	4603      	mov	r3, r0
 8001770:	2b00      	cmp	r3, #0
 8001772:	f000 812e 	beq.w	80019d2 <automatic_run+0x39e>
			lcd_clear();
 8001776:	f000 fa9d 	bl	8001cb4 <lcd_clear>
			state = STATE1;
 800177a:	4b59      	ldr	r3, [pc, #356]	; (80018e0 <automatic_run+0x2ac>)
 800177c:	2201      	movs	r2, #1
 800177e:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 8001780:	2064      	movs	r0, #100	; 0x64
 8001782:	f000 fd3b 	bl	80021fc <setTimer1>
			setTimer2(100);
 8001786:	2064      	movs	r0, #100	; 0x64
 8001788:	f000 fd4c 	bl	8002224 <setTimer2>
			temp = time_def.minute;
 800178c:	4b58      	ldr	r3, [pc, #352]	; (80018f0 <automatic_run+0x2bc>)
 800178e:	785a      	ldrb	r2, [r3, #1]
 8001790:	4b58      	ldr	r3, [pc, #352]	; (80018f4 <automatic_run+0x2c0>)
 8001792:	701a      	strb	r2, [r3, #0]
		}

		break;
 8001794:	e11d      	b.n	80019d2 <automatic_run+0x39e>

	case STATE3:									//Adjust minute
		if(timer2_flag == 1) {
 8001796:	4b55      	ldr	r3, [pc, #340]	; (80018ec <automatic_run+0x2b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d107      	bne.n	80017ae <automatic_run+0x17a>
			setTimer2(100);
 800179e:	2064      	movs	r0, #100	; 0x64
 80017a0:	f000 fd40 	bl	8002224 <setTimer2>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 80017a4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017a8:	4854      	ldr	r0, [pc, #336]	; (80018fc <automatic_run+0x2c8>)
 80017aa:	f001 fd7c 	bl	80032a6 <HAL_GPIO_TogglePin>
		}

		if(isButtonPressed(1)) {
 80017ae:	2001      	movs	r0, #1
 80017b0:	f000 f960 	bl	8001a74 <isButtonPressed>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00c      	beq.n	80017d4 <automatic_run+0x1a0>
			temp += 1;
 80017ba:	4b4e      	ldr	r3, [pc, #312]	; (80018f4 <automatic_run+0x2c0>)
 80017bc:	781b      	ldrb	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	b2da      	uxtb	r2, r3
 80017c2:	4b4c      	ldr	r3, [pc, #304]	; (80018f4 <automatic_run+0x2c0>)
 80017c4:	701a      	strb	r2, [r3, #0]
			if(temp > 60) temp = 0;
 80017c6:	4b4b      	ldr	r3, [pc, #300]	; (80018f4 <automatic_run+0x2c0>)
 80017c8:	781b      	ldrb	r3, [r3, #0]
 80017ca:	2b3c      	cmp	r3, #60	; 0x3c
 80017cc:	d902      	bls.n	80017d4 <automatic_run+0x1a0>
 80017ce:	4b49      	ldr	r3, [pc, #292]	; (80018f4 <automatic_run+0x2c0>)
 80017d0:	2200      	movs	r2, #0
 80017d2:	701a      	strb	r2, [r3, #0]
		}

		if(isButtonPressed(2)) {
 80017d4:	2002      	movs	r0, #2
 80017d6:	f000 f94d 	bl	8001a74 <isButtonPressed>
 80017da:	4603      	mov	r3, r0
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d00a      	beq.n	80017f6 <automatic_run+0x1c2>
			set_Minute(temp);
 80017e0:	4b44      	ldr	r3, [pc, #272]	; (80018f4 <automatic_run+0x2c0>)
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	4618      	mov	r0, r3
 80017e6:	f7ff fe39 	bl	800145c <set_Minute>
			set_Second(0);
 80017ea:	2000      	movs	r0, #0
 80017ec:	f7ff fe16 	bl	800141c <set_Second>
			state = STATE1;
 80017f0:	4b3b      	ldr	r3, [pc, #236]	; (80018e0 <automatic_run+0x2ac>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	601a      	str	r2, [r3, #0]
		}

		if(isButtonPressed(0)) {
 80017f6:	2000      	movs	r0, #0
 80017f8:	f000 f93c 	bl	8001a74 <isButtonPressed>
 80017fc:	4603      	mov	r3, r0
 80017fe:	2b00      	cmp	r3, #0
 8001800:	f000 80e9 	beq.w	80019d6 <automatic_run+0x3a2>
			state = STATE4;
 8001804:	4b36      	ldr	r3, [pc, #216]	; (80018e0 <automatic_run+0x2ac>)
 8001806:	2204      	movs	r2, #4
 8001808:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 800180a:	2064      	movs	r0, #100	; 0x64
 800180c:	f000 fcf6 	bl	80021fc <setTimer1>
			setTimer2(100);
 8001810:	2064      	movs	r0, #100	; 0x64
 8001812:	f000 fd07 	bl	8002224 <setTimer2>
			temp = time_def.dayOfMonth;
 8001816:	4b36      	ldr	r3, [pc, #216]	; (80018f0 <automatic_run+0x2bc>)
 8001818:	791a      	ldrb	r2, [r3, #4]
 800181a:	4b36      	ldr	r3, [pc, #216]	; (80018f4 <automatic_run+0x2c0>)
 800181c:	701a      	strb	r2, [r3, #0]
		}

		break;
 800181e:	e0da      	b.n	80019d6 <automatic_run+0x3a2>

	case STATE4:									//Adjust day of month
		if(timer2_flag == 1) {
 8001820:	4b32      	ldr	r3, [pc, #200]	; (80018ec <automatic_run+0x2b8>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b01      	cmp	r3, #1
 8001826:	d107      	bne.n	8001838 <automatic_run+0x204>
			setTimer2(100);
 8001828:	2064      	movs	r0, #100	; 0x64
 800182a:	f000 fcfb 	bl	8002224 <setTimer2>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800182e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001832:	4832      	ldr	r0, [pc, #200]	; (80018fc <automatic_run+0x2c8>)
 8001834:	f001 fd37 	bl	80032a6 <HAL_GPIO_TogglePin>
		}

		if(isButtonPressed(1)) {
 8001838:	2001      	movs	r0, #1
 800183a:	f000 f91b 	bl	8001a74 <isButtonPressed>
 800183e:	4603      	mov	r3, r0
 8001840:	2b00      	cmp	r3, #0
 8001842:	d064      	beq.n	800190e <automatic_run+0x2da>
			temp += 1;
 8001844:	4b2b      	ldr	r3, [pc, #172]	; (80018f4 <automatic_run+0x2c0>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	3301      	adds	r3, #1
 800184a:	b2da      	uxtb	r2, r3
 800184c:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <automatic_run+0x2c0>)
 800184e:	701a      	strb	r2, [r3, #0]
			uint8_t month = time_def.month;
 8001850:	4b27      	ldr	r3, [pc, #156]	; (80018f0 <automatic_run+0x2bc>)
 8001852:	795b      	ldrb	r3, [r3, #5]
 8001854:	71fb      	strb	r3, [r7, #7]
			uint8_t year = time_def.year;
 8001856:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <automatic_run+0x2bc>)
 8001858:	799b      	ldrb	r3, [r3, #6]
 800185a:	71bb      	strb	r3, [r7, #6]
			if(month == 1 || month == 3 || month == 5 || month == 7 || month == 8 || month == 10 || month == 12) {
 800185c:	79fb      	ldrb	r3, [r7, #7]
 800185e:	2b01      	cmp	r3, #1
 8001860:	d011      	beq.n	8001886 <automatic_run+0x252>
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	2b03      	cmp	r3, #3
 8001866:	d00e      	beq.n	8001886 <automatic_run+0x252>
 8001868:	79fb      	ldrb	r3, [r7, #7]
 800186a:	2b05      	cmp	r3, #5
 800186c:	d00b      	beq.n	8001886 <automatic_run+0x252>
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	2b07      	cmp	r3, #7
 8001872:	d008      	beq.n	8001886 <automatic_run+0x252>
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	2b08      	cmp	r3, #8
 8001878:	d005      	beq.n	8001886 <automatic_run+0x252>
 800187a:	79fb      	ldrb	r3, [r7, #7]
 800187c:	2b0a      	cmp	r3, #10
 800187e:	d002      	beq.n	8001886 <automatic_run+0x252>
 8001880:	79fb      	ldrb	r3, [r7, #7]
 8001882:	2b0c      	cmp	r3, #12
 8001884:	d107      	bne.n	8001896 <automatic_run+0x262>
				if(temp > 31) temp = 1;
 8001886:	4b1b      	ldr	r3, [pc, #108]	; (80018f4 <automatic_run+0x2c0>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	2b1f      	cmp	r3, #31
 800188c:	d93f      	bls.n	800190e <automatic_run+0x2da>
 800188e:	4b19      	ldr	r3, [pc, #100]	; (80018f4 <automatic_run+0x2c0>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
 8001894:	e03b      	b.n	800190e <automatic_run+0x2da>
			}
			else if(month == 4 || month == 6 || month == 9|| month == 11) {
 8001896:	79fb      	ldrb	r3, [r7, #7]
 8001898:	2b04      	cmp	r3, #4
 800189a:	d008      	beq.n	80018ae <automatic_run+0x27a>
 800189c:	79fb      	ldrb	r3, [r7, #7]
 800189e:	2b06      	cmp	r3, #6
 80018a0:	d005      	beq.n	80018ae <automatic_run+0x27a>
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b09      	cmp	r3, #9
 80018a6:	d002      	beq.n	80018ae <automatic_run+0x27a>
 80018a8:	79fb      	ldrb	r3, [r7, #7]
 80018aa:	2b0b      	cmp	r3, #11
 80018ac:	d107      	bne.n	80018be <automatic_run+0x28a>
				if(temp > 30) temp = 1;
 80018ae:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <automatic_run+0x2c0>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b1e      	cmp	r3, #30
 80018b4:	d92b      	bls.n	800190e <automatic_run+0x2da>
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <automatic_run+0x2c0>)
 80018b8:	2201      	movs	r2, #1
 80018ba:	701a      	strb	r2, [r3, #0]
 80018bc:	e027      	b.n	800190e <automatic_run+0x2da>
			}
			else if(month == 2) {
 80018be:	79fb      	ldrb	r3, [r7, #7]
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d124      	bne.n	800190e <automatic_run+0x2da>
				if(year % 4 == 0) {
 80018c4:	79bb      	ldrb	r3, [r7, #6]
 80018c6:	f003 0303 	and.w	r3, r3, #3
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d117      	bne.n	8001900 <automatic_run+0x2cc>
					if(temp > 29) temp = 1;
 80018d0:	4b08      	ldr	r3, [pc, #32]	; (80018f4 <automatic_run+0x2c0>)
 80018d2:	781b      	ldrb	r3, [r3, #0]
 80018d4:	2b1d      	cmp	r3, #29
 80018d6:	d91a      	bls.n	800190e <automatic_run+0x2da>
 80018d8:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <automatic_run+0x2c0>)
 80018da:	2201      	movs	r2, #1
 80018dc:	701a      	strb	r2, [r3, #0]
 80018de:	e016      	b.n	800190e <automatic_run+0x2da>
 80018e0:	200003bc 	.word	0x200003bc
 80018e4:	08008650 	.word	0x08008650
 80018e8:	200003c0 	.word	0x200003c0
 80018ec:	200003c8 	.word	0x200003c8
 80018f0:	20000240 	.word	0x20000240
 80018f4:	20000247 	.word	0x20000247
 80018f8:	08008660 	.word	0x08008660
 80018fc:	40020c00 	.word	0x40020c00
				}
				else
					if(temp > 28) temp = 1;
 8001900:	4b38      	ldr	r3, [pc, #224]	; (80019e4 <automatic_run+0x3b0>)
 8001902:	781b      	ldrb	r3, [r3, #0]
 8001904:	2b1c      	cmp	r3, #28
 8001906:	d902      	bls.n	800190e <automatic_run+0x2da>
 8001908:	4b36      	ldr	r3, [pc, #216]	; (80019e4 <automatic_run+0x3b0>)
 800190a:	2201      	movs	r2, #1
 800190c:	701a      	strb	r2, [r3, #0]
			}
		}

		if(isButtonPressed(2)) {
 800190e:	2002      	movs	r0, #2
 8001910:	f000 f8b0 	bl	8001a74 <isButtonPressed>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d007      	beq.n	800192a <automatic_run+0x2f6>
			set_DayOfMonth(temp);
 800191a:	4b32      	ldr	r3, [pc, #200]	; (80019e4 <automatic_run+0x3b0>)
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff fddc 	bl	80014dc <set_DayOfMonth>
			state = STATE1;
 8001924:	4b30      	ldr	r3, [pc, #192]	; (80019e8 <automatic_run+0x3b4>)
 8001926:	2201      	movs	r2, #1
 8001928:	601a      	str	r2, [r3, #0]
		}

		if(isButtonPressed(0)) {
 800192a:	2000      	movs	r0, #0
 800192c:	f000 f8a2 	bl	8001a74 <isButtonPressed>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d00c      	beq.n	8001950 <automatic_run+0x31c>
			state = STATE5;
 8001936:	4b2c      	ldr	r3, [pc, #176]	; (80019e8 <automatic_run+0x3b4>)
 8001938:	2205      	movs	r2, #5
 800193a:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 800193c:	2064      	movs	r0, #100	; 0x64
 800193e:	f000 fc5d 	bl	80021fc <setTimer1>
			setTimer2(100);
 8001942:	2064      	movs	r0, #100	; 0x64
 8001944:	f000 fc6e 	bl	8002224 <setTimer2>
			temp = time_def.month;
 8001948:	4b28      	ldr	r3, [pc, #160]	; (80019ec <automatic_run+0x3b8>)
 800194a:	795a      	ldrb	r2, [r3, #5]
 800194c:	4b25      	ldr	r3, [pc, #148]	; (80019e4 <automatic_run+0x3b0>)
 800194e:	701a      	strb	r2, [r3, #0]
		}

	case STATE5:									//Adjust  month
		if(timer2_flag == 1) {
 8001950:	4b27      	ldr	r3, [pc, #156]	; (80019f0 <automatic_run+0x3bc>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b01      	cmp	r3, #1
 8001956:	d107      	bne.n	8001968 <automatic_run+0x334>
			setTimer2(100);
 8001958:	2064      	movs	r0, #100	; 0x64
 800195a:	f000 fc63 	bl	8002224 <setTimer2>
			HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 800195e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001962:	4824      	ldr	r0, [pc, #144]	; (80019f4 <automatic_run+0x3c0>)
 8001964:	f001 fc9f 	bl	80032a6 <HAL_GPIO_TogglePin>
		}

		if(isButtonPressed(1)) {
 8001968:	2001      	movs	r0, #1
 800196a:	f000 f883 	bl	8001a74 <isButtonPressed>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d00c      	beq.n	800198e <automatic_run+0x35a>
			temp += 1;
 8001974:	4b1b      	ldr	r3, [pc, #108]	; (80019e4 <automatic_run+0x3b0>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	3301      	adds	r3, #1
 800197a:	b2da      	uxtb	r2, r3
 800197c:	4b19      	ldr	r3, [pc, #100]	; (80019e4 <automatic_run+0x3b0>)
 800197e:	701a      	strb	r2, [r3, #0]
			if(temp >= 12) temp = 1;
 8001980:	4b18      	ldr	r3, [pc, #96]	; (80019e4 <automatic_run+0x3b0>)
 8001982:	781b      	ldrb	r3, [r3, #0]
 8001984:	2b0b      	cmp	r3, #11
 8001986:	d902      	bls.n	800198e <automatic_run+0x35a>
 8001988:	4b16      	ldr	r3, [pc, #88]	; (80019e4 <automatic_run+0x3b0>)
 800198a:	2201      	movs	r2, #1
 800198c:	701a      	strb	r2, [r3, #0]
		}

		if(isButtonPressed(2)) {
 800198e:	2002      	movs	r0, #2
 8001990:	f000 f870 	bl	8001a74 <isButtonPressed>
 8001994:	4603      	mov	r3, r0
 8001996:	2b00      	cmp	r3, #0
 8001998:	d007      	beq.n	80019aa <automatic_run+0x376>
			set_Month(temp);
 800199a:	4b12      	ldr	r3, [pc, #72]	; (80019e4 <automatic_run+0x3b0>)
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	4618      	mov	r0, r3
 80019a0:	f7ff fdbc 	bl	800151c <set_Month>
			state = STATE1;
 80019a4:	4b10      	ldr	r3, [pc, #64]	; (80019e8 <automatic_run+0x3b4>)
 80019a6:	2201      	movs	r2, #1
 80019a8:	601a      	str	r2, [r3, #0]
		}

		if(isButtonPressed(0)) {
 80019aa:	2000      	movs	r0, #0
 80019ac:	f000 f862 	bl	8001a74 <isButtonPressed>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d011      	beq.n	80019da <automatic_run+0x3a6>
			state = STATE1;
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <automatic_run+0x3b4>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	601a      	str	r2, [r3, #0]
			setTimer1(100);
 80019bc:	2064      	movs	r0, #100	; 0x64
 80019be:	f000 fc1d 	bl	80021fc <setTimer1>
			setTimer2(100);
 80019c2:	2064      	movs	r0, #100	; 0x64
 80019c4:	f000 fc2e 	bl	8002224 <setTimer2>
		}

		break;
 80019c8:	e007      	b.n	80019da <automatic_run+0x3a6>
	default:
		break;
 80019ca:	bf00      	nop
 80019cc:	e006      	b.n	80019dc <automatic_run+0x3a8>
		break;
 80019ce:	bf00      	nop
 80019d0:	e004      	b.n	80019dc <automatic_run+0x3a8>
		break;
 80019d2:	bf00      	nop
 80019d4:	e002      	b.n	80019dc <automatic_run+0x3a8>
		break;
 80019d6:	bf00      	nop
 80019d8:	e000      	b.n	80019dc <automatic_run+0x3a8>
		break;
 80019da:	bf00      	nop
	}
}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	20000247 	.word	0x20000247
 80019e8:	200003bc 	.word	0x200003bc
 80019ec:	20000240 	.word	0x20000240
 80019f0:	200003c8 	.word	0x200003c8
 80019f4:	40020c00 	.word	0x40020c00

080019f8 <initStateForButton>:
int button_flag[NUMBER_BUTTONS];

uint16_t gpio_pin[NUMBER_BUTTONS] = {button1_Pin, button2_Pin, button3_Pin};
GPIO_TypeDef* gpio_port[NUMBER_BUTTONS] = {button1_GPIO_Port, button2_GPIO_Port, button3_GPIO_Port};

void initStateForButton() {
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUMBER_BUTTONS; ++i) {
 80019fe:	2300      	movs	r3, #0
 8001a00:	607b      	str	r3, [r7, #4]
 8001a02:	e020      	b.n	8001a46 <initStateForButton+0x4e>
	    KeyReg0[i] = NORMAL_STATE;
 8001a04:	4a15      	ldr	r2, [pc, #84]	; (8001a5c <initStateForButton+0x64>)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2101      	movs	r1, #1
 8001a0a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    KeyReg1[i] = NORMAL_STATE;
 8001a0e:	4a14      	ldr	r2, [pc, #80]	; (8001a60 <initStateForButton+0x68>)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	2101      	movs	r1, #1
 8001a14:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    KeyReg2[i] = NORMAL_STATE;
 8001a18:	4a12      	ldr	r2, [pc, #72]	; (8001a64 <initStateForButton+0x6c>)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2101      	movs	r1, #1
 8001a1e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    KeyReg3[i] = NORMAL_STATE;
 8001a22:	4a11      	ldr	r2, [pc, #68]	; (8001a68 <initStateForButton+0x70>)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2101      	movs	r1, #1
 8001a28:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    timerForKeyPress[i] = 200;
 8001a2c:	4a0f      	ldr	r2, [pc, #60]	; (8001a6c <initStateForButton+0x74>)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	21c8      	movs	r1, #200	; 0xc8
 8001a32:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	    button_flag[i] = 0;
 8001a36:	4a0e      	ldr	r2, [pc, #56]	; (8001a70 <initStateForButton+0x78>)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < NUMBER_BUTTONS; ++i) {
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	3301      	adds	r3, #1
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	dddb      	ble.n	8001a04 <initStateForButton+0xc>
	 }
}
 8001a4c:	bf00      	nop
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20000248 	.word	0x20000248
 8001a60:	20000254 	.word	0x20000254
 8001a64:	20000260 	.word	0x20000260
 8001a68:	2000026c 	.word	0x2000026c
 8001a6c:	20000278 	.word	0x20000278
 8001a70:	20000284 	.word	0x20000284

08001a74 <isButtonPressed>:

int isButtonPressed(int key_index) {
 8001a74:	b480      	push	{r7}
 8001a76:	b083      	sub	sp, #12
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
	if(button_flag[key_index] == 1) {
 8001a7c:	4a09      	ldr	r2, [pc, #36]	; (8001aa4 <isButtonPressed+0x30>)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d106      	bne.n	8001a96 <isButtonPressed+0x22>
		button_flag[key_index] = 0;
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <isButtonPressed+0x30>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e000      	b.n	8001a98 <isButtonPressed+0x24>
	}
	return 0;
 8001a96:	2300      	movs	r3, #0
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr
 8001aa4:	20000284 	.word	0x20000284

08001aa8 <subKeyProcess>:

void subKeyProcess(int key_index) {
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
	button_flag[key_index] = 1;
 8001ab0:	4a05      	ldr	r2, [pc, #20]	; (8001ac8 <subKeyProcess+0x20>)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	2101      	movs	r1, #1
 8001ab6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001aba:	bf00      	nop
 8001abc:	370c      	adds	r7, #12
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	20000284 	.word	0x20000284

08001acc <getKeyInput>:

void getKeyInput() {
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
	for(int i = 0; i<NUMBER_BUTTONS; i++) {
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	607b      	str	r3, [r7, #4]
 8001ad6:	e076      	b.n	8001bc6 <getKeyInput+0xfa>
		KeyReg0[i] = KeyReg1[i];
 8001ad8:	4a3f      	ldr	r2, [pc, #252]	; (8001bd8 <getKeyInput+0x10c>)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001ae0:	493e      	ldr	r1, [pc, #248]	; (8001bdc <getKeyInput+0x110>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg1[i] = KeyReg2[i];
 8001ae8:	4a3d      	ldr	r2, [pc, #244]	; (8001be0 <getKeyInput+0x114>)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001af0:	4939      	ldr	r1, [pc, #228]	; (8001bd8 <getKeyInput+0x10c>)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		KeyReg2[i] = HAL_GPIO_ReadPin(gpio_port[i], gpio_pin[i]);
 8001af8:	4a3a      	ldr	r2, [pc, #232]	; (8001be4 <getKeyInput+0x118>)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b00:	4939      	ldr	r1, [pc, #228]	; (8001be8 <getKeyInput+0x11c>)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4610      	mov	r0, r2
 8001b0c:	f001 fb9a 	bl	8003244 <HAL_GPIO_ReadPin>
 8001b10:	4603      	mov	r3, r0
 8001b12:	4619      	mov	r1, r3
 8001b14:	4a32      	ldr	r2, [pc, #200]	; (8001be0 <getKeyInput+0x114>)
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		if((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8001b1c:	4a2f      	ldr	r2, [pc, #188]	; (8001bdc <getKeyInput+0x110>)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b24:	492c      	ldr	r1, [pc, #176]	; (8001bd8 <getKeyInput+0x10c>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b2c:	429a      	cmp	r2, r3
 8001b2e:	d147      	bne.n	8001bc0 <getKeyInput+0xf4>
 8001b30:	4a29      	ldr	r2, [pc, #164]	; (8001bd8 <getKeyInput+0x10c>)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b38:	4929      	ldr	r1, [pc, #164]	; (8001be0 <getKeyInput+0x114>)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d13d      	bne.n	8001bc0 <getKeyInput+0xf4>
			if(KeyReg3[i] != KeyReg2[i]) {	// Press and release
 8001b44:	4a29      	ldr	r2, [pc, #164]	; (8001bec <getKeyInput+0x120>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b4c:	4924      	ldr	r1, [pc, #144]	; (8001be0 <getKeyInput+0x114>)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d016      	beq.n	8001b86 <getKeyInput+0xba>
				KeyReg3[i] = KeyReg2[i];
 8001b58:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <getKeyInput+0x114>)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b60:	4922      	ldr	r1, [pc, #136]	; (8001bec <getKeyInput+0x120>)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(KeyReg2[i] == PRESSED_STATE) {
 8001b68:	4a1d      	ldr	r2, [pc, #116]	; (8001be0 <getKeyInput+0x114>)
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d125      	bne.n	8001bc0 <getKeyInput+0xf4>
					//TO DO
					subKeyProcess(i);
 8001b74:	6878      	ldr	r0, [r7, #4]
 8001b76:	f7ff ff97 	bl	8001aa8 <subKeyProcess>
					timerForKeyPress[i] = 200;
 8001b7a:	4a1d      	ldr	r2, [pc, #116]	; (8001bf0 <getKeyInput+0x124>)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	21c8      	movs	r1, #200	; 0xc8
 8001b80:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 8001b84:	e01c      	b.n	8001bc0 <getKeyInput+0xf4>
				}
			}
			else {		// Press and hold
				timerForKeyPress[i]--;
 8001b86:	4a1a      	ldr	r2, [pc, #104]	; (8001bf0 <getKeyInput+0x124>)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b8e:	1e5a      	subs	r2, r3, #1
 8001b90:	4917      	ldr	r1, [pc, #92]	; (8001bf0 <getKeyInput+0x124>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if(timerForKeyPress[i] <= 0) {
 8001b98:	4a15      	ldr	r2, [pc, #84]	; (8001bf0 <getKeyInput+0x124>)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	dc0d      	bgt.n	8001bc0 <getKeyInput+0xf4>
					//TO DO
					if(KeyReg2[i] == PRESSED_STATE) {
 8001ba4:	4a0e      	ldr	r2, [pc, #56]	; (8001be0 <getKeyInput+0x114>)
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d102      	bne.n	8001bb6 <getKeyInput+0xea>
						subKeyProcess(i);
 8001bb0:	6878      	ldr	r0, [r7, #4]
 8001bb2:	f7ff ff79 	bl	8001aa8 <subKeyProcess>
					}
					timerForKeyPress[i] = 200;
 8001bb6:	4a0e      	ldr	r2, [pc, #56]	; (8001bf0 <getKeyInput+0x124>)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	21c8      	movs	r1, #200	; 0xc8
 8001bbc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i<NUMBER_BUTTONS; i++) {
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3301      	adds	r3, #1
 8001bc4:	607b      	str	r3, [r7, #4]
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	dd85      	ble.n	8001ad8 <getKeyInput+0xc>
				}
			}
		}
	}
}
 8001bcc:	bf00      	nop
 8001bce:	bf00      	nop
 8001bd0:	3708      	adds	r7, #8
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	bd80      	pop	{r7, pc}
 8001bd6:	bf00      	nop
 8001bd8:	20000254 	.word	0x20000254
 8001bdc:	20000248 	.word	0x20000248
 8001be0:	20000260 	.word	0x20000260
 8001be4:	20000008 	.word	0x20000008
 8001be8:	20000000 	.word	0x20000000
 8001bec:	2000026c 	.word	0x2000026c
 8001bf0:	20000278 	.word	0x20000278

08001bf4 <lcd_send_cmd>:

// rs = 0 => write command, rs = 1 => write data
// en transfer from high to low => data/cmd will be transmit

void lcd_send_cmd (char cmd)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af02      	add	r7, sp, #8
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	f023 030f 	bic.w	r3, r3, #15
 8001c04:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8001c06:	79fb      	ldrb	r3, [r7, #7]
 8001c08:	011b      	lsls	r3, r3, #4
 8001c0a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0 (0x0C = 1100 - the second bit is for en pin)
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	f043 030c 	orr.w	r3, r3, #12
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0 (0x08 = 1000)
 8001c16:	7bfb      	ldrb	r3, [r7, #15]
 8001c18:	f043 0308 	orr.w	r3, r3, #8
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001c20:	7bbb      	ldrb	r3, [r7, #14]
 8001c22:	f043 030c 	orr.w	r3, r3, #12
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8001c2a:	7bbb      	ldrb	r3, [r7, #14]
 8001c2c:	f043 0308 	orr.w	r3, r3, #8
 8001c30:	b2db      	uxtb	r3, r3
 8001c32:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001c34:	f107 0208 	add.w	r2, r7, #8
 8001c38:	2364      	movs	r3, #100	; 0x64
 8001c3a:	9300      	str	r3, [sp, #0]
 8001c3c:	2304      	movs	r3, #4
 8001c3e:	214e      	movs	r1, #78	; 0x4e
 8001c40:	4803      	ldr	r0, [pc, #12]	; (8001c50 <lcd_send_cmd+0x5c>)
 8001c42:	f001 fc8f 	bl	8003564 <HAL_I2C_Master_Transmit>
}
 8001c46:	bf00      	nop
 8001c48:	3710      	adds	r7, #16
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200002d8 	.word	0x200002d8

08001c54 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af02      	add	r7, sp, #8
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001c5e:	79fb      	ldrb	r3, [r7, #7]
 8001c60:	f023 030f 	bic.w	r3, r3, #15
 8001c64:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8001c66:	79fb      	ldrb	r3, [r7, #7]
 8001c68:	011b      	lsls	r3, r3, #4
 8001c6a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8001c6c:	7bfb      	ldrb	r3, [r7, #15]
 8001c6e:	f043 030d 	orr.w	r3, r3, #13
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8001c76:	7bfb      	ldrb	r3, [r7, #15]
 8001c78:	f043 0309 	orr.w	r3, r3, #9
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8001c80:	7bbb      	ldrb	r3, [r7, #14]
 8001c82:	f043 030d 	orr.w	r3, r3, #13
 8001c86:	b2db      	uxtb	r3, r3
 8001c88:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8001c8a:	7bbb      	ldrb	r3, [r7, #14]
 8001c8c:	f043 0309 	orr.w	r3, r3, #9
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001c94:	f107 0208 	add.w	r2, r7, #8
 8001c98:	2364      	movs	r3, #100	; 0x64
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2304      	movs	r3, #4
 8001c9e:	214e      	movs	r1, #78	; 0x4e
 8001ca0:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <lcd_send_data+0x5c>)
 8001ca2:	f001 fc5f 	bl	8003564 <HAL_I2C_Master_Transmit>
}
 8001ca6:	bf00      	nop
 8001ca8:	3710      	adds	r7, #16
 8001caa:	46bd      	mov	sp, r7
 8001cac:	bd80      	pop	{r7, pc}
 8001cae:	bf00      	nop
 8001cb0:	200002d8 	.word	0x200002d8

08001cb4 <lcd_clear>:

void lcd_clear (void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	af00      	add	r7, sp, #0
//	lcd_send_cmd (0x80);
//	for (int i=0; i<70; i++)
//	{
//		lcd_send_data (' ');
//	}
	lcd_send_cmd(0x01);
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f7ff ff9b 	bl	8001bf4 <lcd_send_cmd>
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}

08001cc2 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8001cc2:	b580      	push	{r7, lr}
 8001cc4:	b082      	sub	sp, #8
 8001cc6:	af00      	add	r7, sp, #0
 8001cc8:	6078      	str	r0, [r7, #4]
 8001cca:	6039      	str	r1, [r7, #0]
    switch (row)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d003      	beq.n	8001cda <lcd_put_cur+0x18>
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d005      	beq.n	8001ce4 <lcd_put_cur+0x22>
 8001cd8:	e009      	b.n	8001cee <lcd_put_cur+0x2c>
    {
        case 0:
            col |= 0x80;
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce0:	603b      	str	r3, [r7, #0]
            break;
 8001ce2:	e004      	b.n	8001cee <lcd_put_cur+0x2c>
        case 1:
            col |= 0xC0;
 8001ce4:	683b      	ldr	r3, [r7, #0]
 8001ce6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001cea:	603b      	str	r3, [r7, #0]
            break;
 8001cec:	bf00      	nop
    }

    lcd_send_cmd (col);
 8001cee:	683b      	ldr	r3, [r7, #0]
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff ff7e 	bl	8001bf4 <lcd_send_cmd>
}
 8001cf8:	bf00      	nop
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <lcd_init>:


void lcd_init (void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8001d04:	2032      	movs	r0, #50	; 0x32
 8001d06:	f000 fd69 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d0a:	2030      	movs	r0, #48	; 0x30
 8001d0c:	f7ff ff72 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8001d10:	2005      	movs	r0, #5
 8001d12:	f000 fd63 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d16:	2030      	movs	r0, #48	; 0x30
 8001d18:	f7ff ff6c 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f000 fd5d 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x30);
 8001d22:	2030      	movs	r0, #48	; 0x30
 8001d24:	f7ff ff66 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(10);
 8001d28:	200a      	movs	r0, #10
 8001d2a:	f000 fd57 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8001d2e:	2020      	movs	r0, #32
 8001d30:	f7ff ff60 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(10);
 8001d34:	200a      	movs	r0, #10
 8001d36:	f000 fd51 	bl	80027dc <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8001d3a:	2028      	movs	r0, #40	; 0x28
 8001d3c:	f7ff ff5a 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(1);
 8001d40:	2001      	movs	r0, #1
 8001d42:	f000 fd4b 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8001d46:	2008      	movs	r0, #8
 8001d48:	f7ff ff54 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(1);
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f000 fd45 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8001d52:	2001      	movs	r0, #1
 8001d54:	f7ff ff4e 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(2);
 8001d58:	2002      	movs	r0, #2
 8001d5a:	f000 fd3f 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8001d5e:	2006      	movs	r0, #6
 8001d60:	f7ff ff48 	bl	8001bf4 <lcd_send_cmd>
	HAL_Delay(1);
 8001d64:	2001      	movs	r0, #1
 8001d66:	f000 fd39 	bl	80027dc <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8001d6a:	200c      	movs	r0, #12
 8001d6c:	f7ff ff42 	bl	8001bf4 <lcd_send_cmd>
}
 8001d70:	bf00      	nop
 8001d72:	bd80      	pop	{r7, pc}

08001d74 <lcd_send_string>:

void lcd_send_string (char *str)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b082      	sub	sp, #8
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8001d7c:	e006      	b.n	8001d8c <lcd_send_string+0x18>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	1c5a      	adds	r2, r3, #1
 8001d82:	607a      	str	r2, [r7, #4]
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f7ff ff64 	bl	8001c54 <lcd_send_data>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	781b      	ldrb	r3, [r3, #0]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d1f4      	bne.n	8001d7e <lcd_send_string+0xa>
}
 8001d94:	bf00      	nop
 8001d96:	bf00      	nop
 8001d98:	3708      	adds	r7, #8
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
	...

08001da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001da4:	f000 fca8 	bl	80026f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001da8:	f000 f824 	bl	8001df4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dac:	f000 f9a4 	bl	80020f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001db0:	f000 f8da 	bl	8001f68 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001db4:	f000 f906 	bl	8001fc4 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001db8:	f000 f884 	bl	8001ec4 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001dbc:	f000 f94e 	bl	800205c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 8001dc0:	4809      	ldr	r0, [pc, #36]	; (8001de8 <main+0x48>)
 8001dc2:	f003 f903 	bl	8004fcc <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001dc6:	4808      	ldr	r0, [pc, #32]	; (8001de8 <main+0x48>)
 8001dc8:	f003 f968 	bl	800509c <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3);
 8001dcc:	4807      	ldr	r0, [pc, #28]	; (8001dec <main+0x4c>)
 8001dce:	f003 f965 	bl	800509c <HAL_TIM_Base_Start_IT>
//  HAL_Delay(1000);

//  set_Time(0, 36, 21, 6, 22, 6, 24);
//  char time_buffer[30];

  state = INIT;
 8001dd2:	4b07      	ldr	r3, [pc, #28]	; (8001df0 <main+0x50>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	601a      	str	r2, [r3, #0]
//	  lcd_put_cur(1, 0);
//	  lcd_send_string(time_buffer);

//	  HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);

	  automatic_run();
 8001dd8:	f7ff fc2c 	bl	8001634 <automatic_run>

	  HAL_Delay(500);
 8001ddc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001de0:	f000 fcfc 	bl	80027dc <HAL_Delay>
	  automatic_run();
 8001de4:	e7f8      	b.n	8001dd8 <main+0x38>
 8001de6:	bf00      	nop
 8001de8:	2000032c 	.word	0x2000032c
 8001dec:	20000374 	.word	0x20000374
 8001df0:	200003bc 	.word	0x200003bc

08001df4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b094      	sub	sp, #80	; 0x50
 8001df8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001dfa:	f107 0320 	add.w	r3, r7, #32
 8001dfe:	2230      	movs	r2, #48	; 0x30
 8001e00:	2100      	movs	r1, #0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f004 fafb 	bl	80063fe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e08:	f107 030c 	add.w	r3, r7, #12
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	601a      	str	r2, [r3, #0]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	609a      	str	r2, [r3, #8]
 8001e14:	60da      	str	r2, [r3, #12]
 8001e16:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60bb      	str	r3, [r7, #8]
 8001e1c:	4b27      	ldr	r3, [pc, #156]	; (8001ebc <SystemClock_Config+0xc8>)
 8001e1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e20:	4a26      	ldr	r2, [pc, #152]	; (8001ebc <SystemClock_Config+0xc8>)
 8001e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e26:	6413      	str	r3, [r2, #64]	; 0x40
 8001e28:	4b24      	ldr	r3, [pc, #144]	; (8001ebc <SystemClock_Config+0xc8>)
 8001e2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e30:	60bb      	str	r3, [r7, #8]
 8001e32:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e34:	2300      	movs	r3, #0
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	4b21      	ldr	r3, [pc, #132]	; (8001ec0 <SystemClock_Config+0xcc>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a20      	ldr	r2, [pc, #128]	; (8001ec0 <SystemClock_Config+0xcc>)
 8001e3e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e42:	6013      	str	r3, [r2, #0]
 8001e44:	4b1e      	ldr	r3, [pc, #120]	; (8001ec0 <SystemClock_Config+0xcc>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e4c:	607b      	str	r3, [r7, #4]
 8001e4e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e50:	2301      	movs	r3, #1
 8001e52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e54:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e58:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e5e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001e62:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001e64:	2304      	movs	r3, #4
 8001e66:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001e68:	2350      	movs	r3, #80	; 0x50
 8001e6a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e6c:	2302      	movs	r3, #2
 8001e6e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001e70:	2304      	movs	r3, #4
 8001e72:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e74:	f107 0320 	add.w	r3, r7, #32
 8001e78:	4618      	mov	r0, r3
 8001e7a:	f002 fbd3 	bl	8004624 <HAL_RCC_OscConfig>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001e84:	f000 f9b4 	bl	80021f0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e88:	230f      	movs	r3, #15
 8001e8a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 8001e90:	2380      	movs	r3, #128	; 0x80
 8001e92:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e94:	2300      	movs	r3, #0
 8001e96:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e9c:	f107 030c 	add.w	r3, r7, #12
 8001ea0:	2101      	movs	r1, #1
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	f002 fe36 	bl	8004b14 <HAL_RCC_ClockConfig>
 8001ea8:	4603      	mov	r3, r0
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d001      	beq.n	8001eb2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8001eae:	f000 f99f 	bl	80021f0 <Error_Handler>
  }
}
 8001eb2:	bf00      	nop
 8001eb4:	3750      	adds	r7, #80	; 0x50
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	40007000 	.word	0x40007000

08001ec4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b084      	sub	sp, #16
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001eca:	463b      	mov	r3, r7
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
 8001ed4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ed6:	4b21      	ldr	r3, [pc, #132]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001ed8:	4a21      	ldr	r2, [pc, #132]	; (8001f60 <MX_ADC1_Init+0x9c>)
 8001eda:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001edc:	4b1f      	ldr	r3, [pc, #124]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ee2:	4b1e      	ldr	r3, [pc, #120]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001ee8:	4b1c      	ldr	r3, [pc, #112]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001eee:	4b1b      	ldr	r3, [pc, #108]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ef4:	4b19      	ldr	r3, [pc, #100]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001efc:	4b17      	ldr	r3, [pc, #92]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f02:	4b16      	ldr	r3, [pc, #88]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f04:	4a17      	ldr	r2, [pc, #92]	; (8001f64 <MX_ADC1_Init+0xa0>)
 8001f06:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f08:	4b14      	ldr	r3, [pc, #80]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001f0e:	4b13      	ldr	r3, [pc, #76]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001f14:	4b11      	ldr	r3, [pc, #68]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001f1c:	4b0f      	ldr	r3, [pc, #60]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f1e:	2201      	movs	r2, #1
 8001f20:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f22:	480e      	ldr	r0, [pc, #56]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f24:	f000 fc7e 	bl	8002824 <HAL_ADC_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f2e:	f000 f95f 	bl	80021f0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001f32:	2309      	movs	r3, #9
 8001f34:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001f36:	2301      	movs	r3, #1
 8001f38:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f3e:	463b      	mov	r3, r7
 8001f40:	4619      	mov	r1, r3
 8001f42:	4806      	ldr	r0, [pc, #24]	; (8001f5c <MX_ADC1_Init+0x98>)
 8001f44:	f000 fcb2 	bl	80028ac <HAL_ADC_ConfigChannel>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d001      	beq.n	8001f52 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001f4e:	f000 f94f 	bl	80021f0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f52:	bf00      	nop
 8001f54:	3710      	adds	r7, #16
 8001f56:	46bd      	mov	sp, r7
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	20000290 	.word	0x20000290
 8001f60:	40012000 	.word	0x40012000
 8001f64:	0f000001 	.word	0x0f000001

08001f68 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f6e:	4a13      	ldr	r2, [pc, #76]	; (8001fbc <MX_I2C1_Init+0x54>)
 8001f70:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001f72:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f74:	4a12      	ldr	r2, [pc, #72]	; (8001fc0 <MX_I2C1_Init+0x58>)
 8001f76:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001f78:	4b0f      	ldr	r3, [pc, #60]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001f7e:	4b0e      	ldr	r3, [pc, #56]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f80:	2200      	movs	r2, #0
 8001f82:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f84:	4b0c      	ldr	r3, [pc, #48]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f86:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f8a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f8c:	4b0a      	ldr	r3, [pc, #40]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f92:	4b09      	ldr	r3, [pc, #36]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f98:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f9e:	4b06      	ldr	r3, [pc, #24]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001fa4:	4804      	ldr	r0, [pc, #16]	; (8001fb8 <MX_I2C1_Init+0x50>)
 8001fa6:	f001 f999 	bl	80032dc <HAL_I2C_Init>
 8001faa:	4603      	mov	r3, r0
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d001      	beq.n	8001fb4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001fb0:	f000 f91e 	bl	80021f0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001fb4:	bf00      	nop
 8001fb6:	bd80      	pop	{r7, pc}
 8001fb8:	200002d8 	.word	0x200002d8
 8001fbc:	40005400 	.word	0x40005400
 8001fc0:	000186a0 	.word	0x000186a0

08001fc4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b086      	sub	sp, #24
 8001fc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fca:	f107 0308 	add.w	r3, r7, #8
 8001fce:	2200      	movs	r2, #0
 8001fd0:	601a      	str	r2, [r3, #0]
 8001fd2:	605a      	str	r2, [r3, #4]
 8001fd4:	609a      	str	r2, [r3, #8]
 8001fd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fd8:	463b      	mov	r3, r7
 8001fda:	2200      	movs	r2, #0
 8001fdc:	601a      	str	r2, [r3, #0]
 8001fde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001fe0:	4b1d      	ldr	r3, [pc, #116]	; (8002058 <MX_TIM2_Init+0x94>)
 8001fe2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001fe6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 40-1;
 8001fe8:	4b1b      	ldr	r3, [pc, #108]	; (8002058 <MX_TIM2_Init+0x94>)
 8001fea:	2227      	movs	r2, #39	; 0x27
 8001fec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fee:	4b1a      	ldr	r3, [pc, #104]	; (8002058 <MX_TIM2_Init+0x94>)
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8001ff4:	4b18      	ldr	r3, [pc, #96]	; (8002058 <MX_TIM2_Init+0x94>)
 8001ff6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001ffa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ffc:	4b16      	ldr	r3, [pc, #88]	; (8002058 <MX_TIM2_Init+0x94>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002002:	4b15      	ldr	r3, [pc, #84]	; (8002058 <MX_TIM2_Init+0x94>)
 8002004:	2200      	movs	r2, #0
 8002006:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002008:	4813      	ldr	r0, [pc, #76]	; (8002058 <MX_TIM2_Init+0x94>)
 800200a:	f002 ff8f 	bl	8004f2c <HAL_TIM_Base_Init>
 800200e:	4603      	mov	r3, r0
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8002014:	f000 f8ec 	bl	80021f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002018:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800201c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800201e:	f107 0308 	add.w	r3, r7, #8
 8002022:	4619      	mov	r1, r3
 8002024:	480c      	ldr	r0, [pc, #48]	; (8002058 <MX_TIM2_Init+0x94>)
 8002026:	f003 f999 	bl	800535c <HAL_TIM_ConfigClockSource>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d001      	beq.n	8002034 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002030:	f000 f8de 	bl	80021f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002034:	2300      	movs	r3, #0
 8002036:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002038:	2300      	movs	r3, #0
 800203a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800203c:	463b      	mov	r3, r7
 800203e:	4619      	mov	r1, r3
 8002040:	4805      	ldr	r0, [pc, #20]	; (8002058 <MX_TIM2_Init+0x94>)
 8002042:	f003 fbc1 	bl	80057c8 <HAL_TIMEx_MasterConfigSynchronization>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800204c:	f000 f8d0 	bl	80021f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002050:	bf00      	nop
 8002052:	3718      	adds	r7, #24
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}
 8002058:	2000032c 	.word	0x2000032c

0800205c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800205c:	b580      	push	{r7, lr}
 800205e:	b086      	sub	sp, #24
 8002060:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002062:	f107 0308 	add.w	r3, r7, #8
 8002066:	2200      	movs	r2, #0
 8002068:	601a      	str	r2, [r3, #0]
 800206a:	605a      	str	r2, [r3, #4]
 800206c:	609a      	str	r2, [r3, #8]
 800206e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002070:	463b      	mov	r3, r7
 8002072:	2200      	movs	r2, #0
 8002074:	601a      	str	r2, [r3, #0]
 8002076:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002078:	4b1d      	ldr	r3, [pc, #116]	; (80020f0 <MX_TIM3_Init+0x94>)
 800207a:	4a1e      	ldr	r2, [pc, #120]	; (80020f4 <MX_TIM3_Init+0x98>)
 800207c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 40-1;
 800207e:	4b1c      	ldr	r3, [pc, #112]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002080:	2227      	movs	r2, #39	; 0x27
 8002082:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002084:	4b1a      	ldr	r3, [pc, #104]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002086:	2200      	movs	r2, #0
 8002088:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 800208a:	4b19      	ldr	r3, [pc, #100]	; (80020f0 <MX_TIM3_Init+0x94>)
 800208c:	f242 720f 	movw	r2, #9999	; 0x270f
 8002090:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002092:	4b17      	ldr	r3, [pc, #92]	; (80020f0 <MX_TIM3_Init+0x94>)
 8002094:	2200      	movs	r2, #0
 8002096:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002098:	4b15      	ldr	r3, [pc, #84]	; (80020f0 <MX_TIM3_Init+0x94>)
 800209a:	2200      	movs	r2, #0
 800209c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800209e:	4814      	ldr	r0, [pc, #80]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020a0:	f002 ff44 	bl	8004f2c <HAL_TIM_Base_Init>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80020aa:	f000 f8a1 	bl	80021f0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020b2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020b4:	f107 0308 	add.w	r3, r7, #8
 80020b8:	4619      	mov	r1, r3
 80020ba:	480d      	ldr	r0, [pc, #52]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020bc:	f003 f94e 	bl	800535c <HAL_TIM_ConfigClockSource>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d001      	beq.n	80020ca <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80020c6:	f000 f893 	bl	80021f0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ce:	2300      	movs	r3, #0
 80020d0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020d2:	463b      	mov	r3, r7
 80020d4:	4619      	mov	r1, r3
 80020d6:	4806      	ldr	r0, [pc, #24]	; (80020f0 <MX_TIM3_Init+0x94>)
 80020d8:	f003 fb76 	bl	80057c8 <HAL_TIMEx_MasterConfigSynchronization>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80020e2:	f000 f885 	bl	80021f0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80020e6:	bf00      	nop
 80020e8:	3718      	adds	r7, #24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	20000374 	.word	0x20000374
 80020f4:	40000400 	.word	0x40000400

080020f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	; 0x28
 80020fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fe:	f107 0314 	add.w	r3, r7, #20
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
 800210c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	613b      	str	r3, [r7, #16]
 8002112:	4b2e      	ldr	r3, [pc, #184]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	4a2d      	ldr	r2, [pc, #180]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800211c:	6313      	str	r3, [r2, #48]	; 0x30
 800211e:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002126:	613b      	str	r3, [r7, #16]
 8002128:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800212a:	2300      	movs	r3, #0
 800212c:	60fb      	str	r3, [r7, #12]
 800212e:	4b27      	ldr	r3, [pc, #156]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002132:	4a26      	ldr	r2, [pc, #152]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002134:	f043 0302 	orr.w	r3, r3, #2
 8002138:	6313      	str	r3, [r2, #48]	; 0x30
 800213a:	4b24      	ldr	r3, [pc, #144]	; (80021cc <MX_GPIO_Init+0xd4>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	f003 0302 	and.w	r3, r3, #2
 8002142:	60fb      	str	r3, [r7, #12]
 8002144:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002146:	2300      	movs	r3, #0
 8002148:	60bb      	str	r3, [r7, #8]
 800214a:	4b20      	ldr	r3, [pc, #128]	; (80021cc <MX_GPIO_Init+0xd4>)
 800214c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214e:	4a1f      	ldr	r2, [pc, #124]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002150:	f043 0308 	orr.w	r3, r3, #8
 8002154:	6313      	str	r3, [r2, #48]	; 0x30
 8002156:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800215a:	f003 0308 	and.w	r3, r3, #8
 800215e:	60bb      	str	r3, [r7, #8]
 8002160:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	607b      	str	r3, [r7, #4]
 8002166:	4b19      	ldr	r3, [pc, #100]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800216a:	4a18      	ldr	r2, [pc, #96]	; (80021cc <MX_GPIO_Init+0xd4>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	6313      	str	r3, [r2, #48]	; 0x30
 8002172:	4b16      	ldr	r3, [pc, #88]	; (80021cc <MX_GPIO_Init+0xd4>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	607b      	str	r3, [r7, #4]
 800217c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_13, GPIO_PIN_RESET);
 800217e:	2200      	movs	r2, #0
 8002180:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002184:	4812      	ldr	r0, [pc, #72]	; (80021d0 <MX_GPIO_Init+0xd8>)
 8002186:	f001 f875 	bl	8003274 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PD13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800218a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800218e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002190:	2301      	movs	r3, #1
 8002192:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002198:	2300      	movs	r3, #0
 800219a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4619      	mov	r1, r3
 80021a2:	480b      	ldr	r0, [pc, #44]	; (80021d0 <MX_GPIO_Init+0xd8>)
 80021a4:	f000 feb2 	bl	8002f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : button1_Pin button2_Pin button3_Pin */
  GPIO_InitStruct.Pin = button1_Pin|button2_Pin|button3_Pin;
 80021a8:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 80021ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021ae:	2300      	movs	r3, #0
 80021b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80021b2:	2301      	movs	r3, #1
 80021b4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021b6:	f107 0314 	add.w	r3, r7, #20
 80021ba:	4619      	mov	r1, r3
 80021bc:	4805      	ldr	r0, [pc, #20]	; (80021d4 <MX_GPIO_Init+0xdc>)
 80021be:	f000 fea5 	bl	8002f0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80021c2:	bf00      	nop
 80021c4:	3728      	adds	r7, #40	; 0x28
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	bf00      	nop
 80021cc:	40023800 	.word	0x40023800
 80021d0:	40020c00 	.word	0x40020c00
 80021d4:	40020000 	.word	0x40020000

080021d8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80021d8:	b580      	push	{r7, lr}
 80021da:	b082      	sub	sp, #8
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
	timerRun();
 80021e0:	f000 f834 	bl	800224c <timerRun>
	getKeyInput();
 80021e4:	f7ff fc72 	bl	8001acc <getKeyInput>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}

080021f0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021f4:	b672      	cpsid	i
}
 80021f6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021f8:	e7fe      	b.n	80021f8 <Error_Handler+0x8>
	...

080021fc <setTimer1>:
int timer1_counter = 0;

int timer2_flag = 0;
int timer2_counter = 0;

void setTimer1(int duration) {
 80021fc:	b480      	push	{r7}
 80021fe:	b083      	sub	sp, #12
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
	timer1_counter = duration;
 8002204:	4a05      	ldr	r2, [pc, #20]	; (800221c <setTimer1+0x20>)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800220a:	4b05      	ldr	r3, [pc, #20]	; (8002220 <setTimer1+0x24>)
 800220c:	2200      	movs	r2, #0
 800220e:	601a      	str	r2, [r3, #0]
}
 8002210:	bf00      	nop
 8002212:	370c      	adds	r7, #12
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	200003c4 	.word	0x200003c4
 8002220:	200003c0 	.word	0x200003c0

08002224 <setTimer2>:

void setTimer2(int duration) {
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
	timer2_counter = duration;
 800222c:	4a05      	ldr	r2, [pc, #20]	; (8002244 <setTimer2+0x20>)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8002232:	4b05      	ldr	r3, [pc, #20]	; (8002248 <setTimer2+0x24>)
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
}
 8002238:	bf00      	nop
 800223a:	370c      	adds	r7, #12
 800223c:	46bd      	mov	sp, r7
 800223e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002242:	4770      	bx	lr
 8002244:	200003cc 	.word	0x200003cc
 8002248:	200003c8 	.word	0x200003c8

0800224c <timerRun>:

void timerRun() {
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
	if(timer1_counter > 0) {
 8002250:	4b12      	ldr	r3, [pc, #72]	; (800229c <timerRun+0x50>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2b00      	cmp	r3, #0
 8002256:	dd0b      	ble.n	8002270 <timerRun+0x24>
		timer1_counter--;
 8002258:	4b10      	ldr	r3, [pc, #64]	; (800229c <timerRun+0x50>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	3b01      	subs	r3, #1
 800225e:	4a0f      	ldr	r2, [pc, #60]	; (800229c <timerRun+0x50>)
 8002260:	6013      	str	r3, [r2, #0]
		if(timer1_counter <= 0) {
 8002262:	4b0e      	ldr	r3, [pc, #56]	; (800229c <timerRun+0x50>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	2b00      	cmp	r3, #0
 8002268:	dc02      	bgt.n	8002270 <timerRun+0x24>
			timer1_flag = 1;
 800226a:	4b0d      	ldr	r3, [pc, #52]	; (80022a0 <timerRun+0x54>)
 800226c:	2201      	movs	r2, #1
 800226e:	601a      	str	r2, [r3, #0]
		}
	}

	if(timer2_counter > 0) {
 8002270:	4b0c      	ldr	r3, [pc, #48]	; (80022a4 <timerRun+0x58>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	dd0b      	ble.n	8002290 <timerRun+0x44>
		timer2_counter--;
 8002278:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <timerRun+0x58>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	3b01      	subs	r3, #1
 800227e:	4a09      	ldr	r2, [pc, #36]	; (80022a4 <timerRun+0x58>)
 8002280:	6013      	str	r3, [r2, #0]
		if(timer2_counter <= 0) {
 8002282:	4b08      	ldr	r3, [pc, #32]	; (80022a4 <timerRun+0x58>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	dc02      	bgt.n	8002290 <timerRun+0x44>
			timer2_flag = 1;
 800228a:	4b07      	ldr	r3, [pc, #28]	; (80022a8 <timerRun+0x5c>)
 800228c:	2201      	movs	r2, #1
 800228e:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002290:	bf00      	nop
 8002292:	46bd      	mov	sp, r7
 8002294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002298:	4770      	bx	lr
 800229a:	bf00      	nop
 800229c:	200003c4 	.word	0x200003c4
 80022a0:	200003c0 	.word	0x200003c0
 80022a4:	200003cc 	.word	0x200003cc
 80022a8:	200003c8 	.word	0x200003c8

080022ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022b2:	2300      	movs	r3, #0
 80022b4:	607b      	str	r3, [r7, #4]
 80022b6:	4b10      	ldr	r3, [pc, #64]	; (80022f8 <HAL_MspInit+0x4c>)
 80022b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022ba:	4a0f      	ldr	r2, [pc, #60]	; (80022f8 <HAL_MspInit+0x4c>)
 80022bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022c0:	6453      	str	r3, [r2, #68]	; 0x44
 80022c2:	4b0d      	ldr	r3, [pc, #52]	; (80022f8 <HAL_MspInit+0x4c>)
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022ca:	607b      	str	r3, [r7, #4]
 80022cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ce:	2300      	movs	r3, #0
 80022d0:	603b      	str	r3, [r7, #0]
 80022d2:	4b09      	ldr	r3, [pc, #36]	; (80022f8 <HAL_MspInit+0x4c>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	4a08      	ldr	r2, [pc, #32]	; (80022f8 <HAL_MspInit+0x4c>)
 80022d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022dc:	6413      	str	r3, [r2, #64]	; 0x40
 80022de:	4b06      	ldr	r3, [pc, #24]	; (80022f8 <HAL_MspInit+0x4c>)
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022e6:	603b      	str	r3, [r7, #0]
 80022e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80022ea:	bf00      	nop
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr
 80022f6:	bf00      	nop
 80022f8:	40023800 	.word	0x40023800

080022fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b08a      	sub	sp, #40	; 0x28
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002304:	f107 0314 	add.w	r3, r7, #20
 8002308:	2200      	movs	r2, #0
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	605a      	str	r2, [r3, #4]
 800230e:	609a      	str	r2, [r3, #8]
 8002310:	60da      	str	r2, [r3, #12]
 8002312:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a17      	ldr	r2, [pc, #92]	; (8002378 <HAL_ADC_MspInit+0x7c>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d127      	bne.n	800236e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	613b      	str	r3, [r7, #16]
 8002322:	4b16      	ldr	r3, [pc, #88]	; (800237c <HAL_ADC_MspInit+0x80>)
 8002324:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002326:	4a15      	ldr	r2, [pc, #84]	; (800237c <HAL_ADC_MspInit+0x80>)
 8002328:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800232c:	6453      	str	r3, [r2, #68]	; 0x44
 800232e:	4b13      	ldr	r3, [pc, #76]	; (800237c <HAL_ADC_MspInit+0x80>)
 8002330:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002332:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002336:	613b      	str	r3, [r7, #16]
 8002338:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800233a:	2300      	movs	r3, #0
 800233c:	60fb      	str	r3, [r7, #12]
 800233e:	4b0f      	ldr	r3, [pc, #60]	; (800237c <HAL_ADC_MspInit+0x80>)
 8002340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002342:	4a0e      	ldr	r2, [pc, #56]	; (800237c <HAL_ADC_MspInit+0x80>)
 8002344:	f043 0302 	orr.w	r3, r3, #2
 8002348:	6313      	str	r3, [r2, #48]	; 0x30
 800234a:	4b0c      	ldr	r3, [pc, #48]	; (800237c <HAL_ADC_MspInit+0x80>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	60fb      	str	r3, [r7, #12]
 8002354:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002356:	2302      	movs	r3, #2
 8002358:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800235a:	2303      	movs	r3, #3
 800235c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800235e:	2300      	movs	r3, #0
 8002360:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002362:	f107 0314 	add.w	r3, r7, #20
 8002366:	4619      	mov	r1, r3
 8002368:	4805      	ldr	r0, [pc, #20]	; (8002380 <HAL_ADC_MspInit+0x84>)
 800236a:	f000 fdcf 	bl	8002f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800236e:	bf00      	nop
 8002370:	3728      	adds	r7, #40	; 0x28
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	40012000 	.word	0x40012000
 800237c:	40023800 	.word	0x40023800
 8002380:	40020400 	.word	0x40020400

08002384 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b08a      	sub	sp, #40	; 0x28
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800238c:	f107 0314 	add.w	r3, r7, #20
 8002390:	2200      	movs	r2, #0
 8002392:	601a      	str	r2, [r3, #0]
 8002394:	605a      	str	r2, [r3, #4]
 8002396:	609a      	str	r2, [r3, #8]
 8002398:	60da      	str	r2, [r3, #12]
 800239a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a19      	ldr	r2, [pc, #100]	; (8002408 <HAL_I2C_MspInit+0x84>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d12b      	bne.n	80023fe <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	613b      	str	r3, [r7, #16]
 80023aa:	4b18      	ldr	r3, [pc, #96]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a17      	ldr	r2, [pc, #92]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023b0:	f043 0302 	orr.w	r3, r3, #2
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b15      	ldr	r3, [pc, #84]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0302 	and.w	r3, r3, #2
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80023c2:	23c0      	movs	r3, #192	; 0xc0
 80023c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023c6:	2312      	movs	r3, #18
 80023c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ca:	2300      	movs	r3, #0
 80023cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ce:	2303      	movs	r3, #3
 80023d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80023d2:	2304      	movs	r3, #4
 80023d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023d6:	f107 0314 	add.w	r3, r7, #20
 80023da:	4619      	mov	r1, r3
 80023dc:	480c      	ldr	r0, [pc, #48]	; (8002410 <HAL_I2C_MspInit+0x8c>)
 80023de:	f000 fd95 	bl	8002f0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023e2:	2300      	movs	r3, #0
 80023e4:	60fb      	str	r3, [r7, #12]
 80023e6:	4b09      	ldr	r3, [pc, #36]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ea:	4a08      	ldr	r2, [pc, #32]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023ec:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023f0:	6413      	str	r3, [r2, #64]	; 0x40
 80023f2:	4b06      	ldr	r3, [pc, #24]	; (800240c <HAL_I2C_MspInit+0x88>)
 80023f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023fe:	bf00      	nop
 8002400:	3728      	adds	r7, #40	; 0x28
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}
 8002406:	bf00      	nop
 8002408:	40005400 	.word	0x40005400
 800240c:	40023800 	.word	0x40023800
 8002410:	40020400 	.word	0x40020400

08002414 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002424:	d10e      	bne.n	8002444 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002426:	2300      	movs	r3, #0
 8002428:	60fb      	str	r3, [r7, #12]
 800242a:	4b16      	ldr	r3, [pc, #88]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	4a15      	ldr	r2, [pc, #84]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 8002430:	f043 0301 	orr.w	r3, r3, #1
 8002434:	6413      	str	r3, [r2, #64]	; 0x40
 8002436:	4b13      	ldr	r3, [pc, #76]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 8002438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243a:	f003 0301 	and.w	r3, r3, #1
 800243e:	60fb      	str	r3, [r7, #12]
 8002440:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002442:	e01a      	b.n	800247a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	4a0f      	ldr	r2, [pc, #60]	; (8002488 <HAL_TIM_Base_MspInit+0x74>)
 800244a:	4293      	cmp	r3, r2
 800244c:	d115      	bne.n	800247a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4b0c      	ldr	r3, [pc, #48]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	4a0b      	ldr	r2, [pc, #44]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 8002458:	f043 0302 	orr.w	r3, r3, #2
 800245c:	6413      	str	r3, [r2, #64]	; 0x40
 800245e:	4b09      	ldr	r3, [pc, #36]	; (8002484 <HAL_TIM_Base_MspInit+0x70>)
 8002460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002462:	f003 0302 	and.w	r3, r3, #2
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800246a:	2200      	movs	r2, #0
 800246c:	2100      	movs	r1, #0
 800246e:	201d      	movs	r0, #29
 8002470:	f000 fd15 	bl	8002e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002474:	201d      	movs	r0, #29
 8002476:	f000 fd2e 	bl	8002ed6 <HAL_NVIC_EnableIRQ>
}
 800247a:	bf00      	nop
 800247c:	3710      	adds	r7, #16
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800
 8002488:	40000400 	.word	0x40000400

0800248c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002490:	e7fe      	b.n	8002490 <NMI_Handler+0x4>

08002492 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002492:	b480      	push	{r7}
 8002494:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002496:	e7fe      	b.n	8002496 <HardFault_Handler+0x4>

08002498 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002498:	b480      	push	{r7}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800249c:	e7fe      	b.n	800249c <MemManage_Handler+0x4>

0800249e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024a2:	e7fe      	b.n	80024a2 <BusFault_Handler+0x4>

080024a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024a8:	e7fe      	b.n	80024a8 <UsageFault_Handler+0x4>

080024aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024b8:	b480      	push	{r7}
 80024ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr

080024c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024c6:	b480      	push	{r7}
 80024c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024ca:	bf00      	nop
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr

080024d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024d8:	f000 f960 	bl	800279c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024dc:	bf00      	nop
 80024de:	bd80      	pop	{r7, pc}

080024e0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80024e4:	4802      	ldr	r0, [pc, #8]	; (80024f0 <TIM3_IRQHandler+0x10>)
 80024e6:	f002 fe49 	bl	800517c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	20000374 	.word	0x20000374

080024f4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  return 1;
 80024f8:	2301      	movs	r3, #1
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <_kill>:

int _kill(int pid, int sig)
{
 8002504:	b580      	push	{r7, lr}
 8002506:	b082      	sub	sp, #8
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800250e:	f003 ffc9 	bl	80064a4 <__errno>
 8002512:	4603      	mov	r3, r0
 8002514:	2216      	movs	r2, #22
 8002516:	601a      	str	r2, [r3, #0]
  return -1;
 8002518:	f04f 33ff 	mov.w	r3, #4294967295
}
 800251c:	4618      	mov	r0, r3
 800251e:	3708      	adds	r7, #8
 8002520:	46bd      	mov	sp, r7
 8002522:	bd80      	pop	{r7, pc}

08002524 <_exit>:

void _exit (int status)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800252c:	f04f 31ff 	mov.w	r1, #4294967295
 8002530:	6878      	ldr	r0, [r7, #4]
 8002532:	f7ff ffe7 	bl	8002504 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002536:	e7fe      	b.n	8002536 <_exit+0x12>

08002538 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b086      	sub	sp, #24
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002544:	2300      	movs	r3, #0
 8002546:	617b      	str	r3, [r7, #20]
 8002548:	e00a      	b.n	8002560 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800254a:	f3af 8000 	nop.w
 800254e:	4601      	mov	r1, r0
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	1c5a      	adds	r2, r3, #1
 8002554:	60ba      	str	r2, [r7, #8]
 8002556:	b2ca      	uxtb	r2, r1
 8002558:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	3301      	adds	r3, #1
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	429a      	cmp	r2, r3
 8002566:	dbf0      	blt.n	800254a <_read+0x12>
  }

  return len;
 8002568:	687b      	ldr	r3, [r7, #4]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002572:	b580      	push	{r7, lr}
 8002574:	b086      	sub	sp, #24
 8002576:	af00      	add	r7, sp, #0
 8002578:	60f8      	str	r0, [r7, #12]
 800257a:	60b9      	str	r1, [r7, #8]
 800257c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257e:	2300      	movs	r3, #0
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	e009      	b.n	8002598 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	1c5a      	adds	r2, r3, #1
 8002588:	60ba      	str	r2, [r7, #8]
 800258a:	781b      	ldrb	r3, [r3, #0]
 800258c:	4618      	mov	r0, r3
 800258e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	3301      	adds	r3, #1
 8002596:	617b      	str	r3, [r7, #20]
 8002598:	697a      	ldr	r2, [r7, #20]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	429a      	cmp	r2, r3
 800259e:	dbf1      	blt.n	8002584 <_write+0x12>
  }
  return len;
 80025a0:	687b      	ldr	r3, [r7, #4]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3718      	adds	r7, #24
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}

080025aa <_close>:

int _close(int file)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025b2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c0:	4770      	bx	lr

080025c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025c2:	b480      	push	{r7}
 80025c4:	b083      	sub	sp, #12
 80025c6:	af00      	add	r7, sp, #0
 80025c8:	6078      	str	r0, [r7, #4]
 80025ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80025d2:	605a      	str	r2, [r3, #4]
  return 0;
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	370c      	adds	r7, #12
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr

080025e2 <_isatty>:

int _isatty(int file)
{
 80025e2:	b480      	push	{r7}
 80025e4:	b083      	sub	sp, #12
 80025e6:	af00      	add	r7, sp, #0
 80025e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025ea:	2301      	movs	r3, #1
}
 80025ec:	4618      	mov	r0, r3
 80025ee:	370c      	adds	r7, #12
 80025f0:	46bd      	mov	sp, r7
 80025f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f6:	4770      	bx	lr

080025f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	60f8      	str	r0, [r7, #12]
 8002600:	60b9      	str	r1, [r7, #8]
 8002602:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3714      	adds	r7, #20
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800261c:	4a14      	ldr	r2, [pc, #80]	; (8002670 <_sbrk+0x5c>)
 800261e:	4b15      	ldr	r3, [pc, #84]	; (8002674 <_sbrk+0x60>)
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002624:	697b      	ldr	r3, [r7, #20]
 8002626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002628:	4b13      	ldr	r3, [pc, #76]	; (8002678 <_sbrk+0x64>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d102      	bne.n	8002636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002630:	4b11      	ldr	r3, [pc, #68]	; (8002678 <_sbrk+0x64>)
 8002632:	4a12      	ldr	r2, [pc, #72]	; (800267c <_sbrk+0x68>)
 8002634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002636:	4b10      	ldr	r3, [pc, #64]	; (8002678 <_sbrk+0x64>)
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4413      	add	r3, r2
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	429a      	cmp	r2, r3
 8002642:	d207      	bcs.n	8002654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002644:	f003 ff2e 	bl	80064a4 <__errno>
 8002648:	4603      	mov	r3, r0
 800264a:	220c      	movs	r2, #12
 800264c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800264e:	f04f 33ff 	mov.w	r3, #4294967295
 8002652:	e009      	b.n	8002668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002654:	4b08      	ldr	r3, [pc, #32]	; (8002678 <_sbrk+0x64>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800265a:	4b07      	ldr	r3, [pc, #28]	; (8002678 <_sbrk+0x64>)
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4413      	add	r3, r2
 8002662:	4a05      	ldr	r2, [pc, #20]	; (8002678 <_sbrk+0x64>)
 8002664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002666:	68fb      	ldr	r3, [r7, #12]
}
 8002668:	4618      	mov	r0, r3
 800266a:	3718      	adds	r7, #24
 800266c:	46bd      	mov	sp, r7
 800266e:	bd80      	pop	{r7, pc}
 8002670:	20020000 	.word	0x20020000
 8002674:	00000400 	.word	0x00000400
 8002678:	200003d0 	.word	0x200003d0
 800267c:	20000528 	.word	0x20000528

08002680 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002684:	4b06      	ldr	r3, [pc, #24]	; (80026a0 <SystemInit+0x20>)
 8002686:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800268a:	4a05      	ldr	r2, [pc, #20]	; (80026a0 <SystemInit+0x20>)
 800268c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002690:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002694:	bf00      	nop
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000ed00 	.word	0xe000ed00

080026a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026a4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026dc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026a8:	f7ff ffea 	bl	8002680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026ac:	480c      	ldr	r0, [pc, #48]	; (80026e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ae:	490d      	ldr	r1, [pc, #52]	; (80026e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026b0:	4a0d      	ldr	r2, [pc, #52]	; (80026e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026b4:	e002      	b.n	80026bc <LoopCopyDataInit>

080026b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026ba:	3304      	adds	r3, #4

080026bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026c0:	d3f9      	bcc.n	80026b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026c2:	4a0a      	ldr	r2, [pc, #40]	; (80026ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026c4:	4c0a      	ldr	r4, [pc, #40]	; (80026f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026c8:	e001      	b.n	80026ce <LoopFillZerobss>

080026ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026cc:	3204      	adds	r2, #4

080026ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026d0:	d3fb      	bcc.n	80026ca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026d2:	f003 feed 	bl	80064b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026d6:	f7ff fb63 	bl	8001da0 <main>
  bx  lr    
 80026da:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026dc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80026e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026e4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80026e8:	08008a04 	.word	0x08008a04
  ldr r2, =_sbss
 80026ec:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80026f0:	20000524 	.word	0x20000524

080026f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80026f4:	e7fe      	b.n	80026f4 <ADC_IRQHandler>
	...

080026f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026fc:	4b0e      	ldr	r3, [pc, #56]	; (8002738 <HAL_Init+0x40>)
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	4a0d      	ldr	r2, [pc, #52]	; (8002738 <HAL_Init+0x40>)
 8002702:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002706:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002708:	4b0b      	ldr	r3, [pc, #44]	; (8002738 <HAL_Init+0x40>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0a      	ldr	r2, [pc, #40]	; (8002738 <HAL_Init+0x40>)
 800270e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002712:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002714:	4b08      	ldr	r3, [pc, #32]	; (8002738 <HAL_Init+0x40>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a07      	ldr	r2, [pc, #28]	; (8002738 <HAL_Init+0x40>)
 800271a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800271e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002720:	2003      	movs	r0, #3
 8002722:	f000 fbb1 	bl	8002e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002726:	200f      	movs	r0, #15
 8002728:	f000 f808 	bl	800273c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800272c:	f7ff fdbe 	bl	80022ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40023c00 	.word	0x40023c00

0800273c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002744:	4b12      	ldr	r3, [pc, #72]	; (8002790 <HAL_InitTick+0x54>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b12      	ldr	r3, [pc, #72]	; (8002794 <HAL_InitTick+0x58>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	4619      	mov	r1, r3
 800274e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002752:	fbb3 f3f1 	udiv	r3, r3, r1
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	4618      	mov	r0, r3
 800275c:	f000 fbc9 	bl	8002ef2 <HAL_SYSTICK_Config>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e00e      	b.n	8002788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0f      	cmp	r3, #15
 800276e:	d80a      	bhi.n	8002786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002770:	2200      	movs	r2, #0
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	f000 fb91 	bl	8002e9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800277c:	4a06      	ldr	r2, [pc, #24]	; (8002798 <HAL_InitTick+0x5c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000014 	.word	0x20000014
 8002794:	2000001c 	.word	0x2000001c
 8002798:	20000018 	.word	0x20000018

0800279c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a0:	4b06      	ldr	r3, [pc, #24]	; (80027bc <HAL_IncTick+0x20>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b06      	ldr	r3, [pc, #24]	; (80027c0 <HAL_IncTick+0x24>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	4a04      	ldr	r2, [pc, #16]	; (80027c0 <HAL_IncTick+0x24>)
 80027ae:	6013      	str	r3, [r2, #0]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b8:	4770      	bx	lr
 80027ba:	bf00      	nop
 80027bc:	2000001c 	.word	0x2000001c
 80027c0:	200003d4 	.word	0x200003d4

080027c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c4:	b480      	push	{r7}
 80027c6:	af00      	add	r7, sp, #0
  return uwTick;
 80027c8:	4b03      	ldr	r3, [pc, #12]	; (80027d8 <HAL_GetTick+0x14>)
 80027ca:	681b      	ldr	r3, [r3, #0]
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	200003d4 	.word	0x200003d4

080027dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027e4:	f7ff ffee 	bl	80027c4 <HAL_GetTick>
 80027e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d005      	beq.n	8002802 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80027f6:	4b0a      	ldr	r3, [pc, #40]	; (8002820 <HAL_Delay+0x44>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	461a      	mov	r2, r3
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	4413      	add	r3, r2
 8002800:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002802:	bf00      	nop
 8002804:	f7ff ffde 	bl	80027c4 <HAL_GetTick>
 8002808:	4602      	mov	r2, r0
 800280a:	68bb      	ldr	r3, [r7, #8]
 800280c:	1ad3      	subs	r3, r2, r3
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	429a      	cmp	r2, r3
 8002812:	d8f7      	bhi.n	8002804 <HAL_Delay+0x28>
  {
  }
}
 8002814:	bf00      	nop
 8002816:	bf00      	nop
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}
 800281e:	bf00      	nop
 8002820:	2000001c 	.word	0x2000001c

08002824 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d101      	bne.n	800283a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002836:	2301      	movs	r3, #1
 8002838:	e033      	b.n	80028a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800283e:	2b00      	cmp	r3, #0
 8002840:	d109      	bne.n	8002856 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002842:	6878      	ldr	r0, [r7, #4]
 8002844:	f7ff fd5a 	bl	80022fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	2200      	movs	r2, #0
 800284c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2200      	movs	r2, #0
 8002852:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285a:	f003 0310 	and.w	r3, r3, #16
 800285e:	2b00      	cmp	r3, #0
 8002860:	d118      	bne.n	8002894 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002866:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800286a:	f023 0302 	bic.w	r3, r3, #2
 800286e:	f043 0202 	orr.w	r2, r3, #2
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002876:	6878      	ldr	r0, [r7, #4]
 8002878:	f000 f93a 	bl	8002af0 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002886:	f023 0303 	bic.w	r3, r3, #3
 800288a:	f043 0201 	orr.w	r2, r3, #1
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	641a      	str	r2, [r3, #64]	; 0x40
 8002892:	e001      	b.n	8002898 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002894:	2301      	movs	r3, #1
 8002896:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
	...

080028ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80028ac:	b480      	push	{r7}
 80028ae:	b085      	sub	sp, #20
 80028b0:	af00      	add	r7, sp, #0
 80028b2:	6078      	str	r0, [r7, #4]
 80028b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80028b6:	2300      	movs	r3, #0
 80028b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d101      	bne.n	80028c8 <HAL_ADC_ConfigChannel+0x1c>
 80028c4:	2302      	movs	r3, #2
 80028c6:	e105      	b.n	8002ad4 <HAL_ADC_ConfigChannel+0x228>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2201      	movs	r2, #1
 80028cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2b09      	cmp	r3, #9
 80028d6:	d925      	bls.n	8002924 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	68d9      	ldr	r1, [r3, #12]
 80028de:	683b      	ldr	r3, [r7, #0]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	b29b      	uxth	r3, r3
 80028e4:	461a      	mov	r2, r3
 80028e6:	4613      	mov	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	4413      	add	r3, r2
 80028ec:	3b1e      	subs	r3, #30
 80028ee:	2207      	movs	r2, #7
 80028f0:	fa02 f303 	lsl.w	r3, r2, r3
 80028f4:	43da      	mvns	r2, r3
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	400a      	ands	r2, r1
 80028fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68d9      	ldr	r1, [r3, #12]
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	b29b      	uxth	r3, r3
 800290e:	4618      	mov	r0, r3
 8002910:	4603      	mov	r3, r0
 8002912:	005b      	lsls	r3, r3, #1
 8002914:	4403      	add	r3, r0
 8002916:	3b1e      	subs	r3, #30
 8002918:	409a      	lsls	r2, r3
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	430a      	orrs	r2, r1
 8002920:	60da      	str	r2, [r3, #12]
 8002922:	e022      	b.n	800296a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6919      	ldr	r1, [r3, #16]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	b29b      	uxth	r3, r3
 8002930:	461a      	mov	r2, r3
 8002932:	4613      	mov	r3, r2
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	4413      	add	r3, r2
 8002938:	2207      	movs	r2, #7
 800293a:	fa02 f303 	lsl.w	r3, r2, r3
 800293e:	43da      	mvns	r2, r3
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	400a      	ands	r2, r1
 8002946:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6919      	ldr	r1, [r3, #16]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	689a      	ldr	r2, [r3, #8]
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	b29b      	uxth	r3, r3
 8002958:	4618      	mov	r0, r3
 800295a:	4603      	mov	r3, r0
 800295c:	005b      	lsls	r3, r3, #1
 800295e:	4403      	add	r3, r0
 8002960:	409a      	lsls	r2, r3
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	430a      	orrs	r2, r1
 8002968:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	2b06      	cmp	r3, #6
 8002970:	d824      	bhi.n	80029bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	4613      	mov	r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	4413      	add	r3, r2
 8002982:	3b05      	subs	r3, #5
 8002984:	221f      	movs	r2, #31
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	43da      	mvns	r2, r3
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	400a      	ands	r2, r1
 8002992:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4618      	mov	r0, r3
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	685a      	ldr	r2, [r3, #4]
 80029a6:	4613      	mov	r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	4413      	add	r3, r2
 80029ac:	3b05      	subs	r3, #5
 80029ae:	fa00 f203 	lsl.w	r2, r0, r3
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	430a      	orrs	r2, r1
 80029b8:	635a      	str	r2, [r3, #52]	; 0x34
 80029ba:	e04c      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	2b0c      	cmp	r3, #12
 80029c2:	d824      	bhi.n	8002a0e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029ca:	683b      	ldr	r3, [r7, #0]
 80029cc:	685a      	ldr	r2, [r3, #4]
 80029ce:	4613      	mov	r3, r2
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	3b23      	subs	r3, #35	; 0x23
 80029d6:	221f      	movs	r2, #31
 80029d8:	fa02 f303 	lsl.w	r3, r2, r3
 80029dc:	43da      	mvns	r2, r3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	400a      	ands	r2, r1
 80029e4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80029ec:	683b      	ldr	r3, [r7, #0]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	4618      	mov	r0, r3
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	3b23      	subs	r3, #35	; 0x23
 8002a00:	fa00 f203 	lsl.w	r2, r0, r3
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	430a      	orrs	r2, r1
 8002a0a:	631a      	str	r2, [r3, #48]	; 0x30
 8002a0c:	e023      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685a      	ldr	r2, [r3, #4]
 8002a18:	4613      	mov	r3, r2
 8002a1a:	009b      	lsls	r3, r3, #2
 8002a1c:	4413      	add	r3, r2
 8002a1e:	3b41      	subs	r3, #65	; 0x41
 8002a20:	221f      	movs	r2, #31
 8002a22:	fa02 f303 	lsl.w	r3, r2, r3
 8002a26:	43da      	mvns	r2, r3
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	400a      	ands	r2, r1
 8002a2e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002a36:	683b      	ldr	r3, [r7, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	b29b      	uxth	r3, r3
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685a      	ldr	r2, [r3, #4]
 8002a42:	4613      	mov	r3, r2
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	3b41      	subs	r3, #65	; 0x41
 8002a4a:	fa00 f203 	lsl.w	r2, r0, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	430a      	orrs	r2, r1
 8002a54:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a56:	4b22      	ldr	r3, [pc, #136]	; (8002ae0 <HAL_ADC_ConfigChannel+0x234>)
 8002a58:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a21      	ldr	r2, [pc, #132]	; (8002ae4 <HAL_ADC_ConfigChannel+0x238>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d109      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x1cc>
 8002a64:	683b      	ldr	r3, [r7, #0]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2b12      	cmp	r3, #18
 8002a6a:	d105      	bne.n	8002a78 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a19      	ldr	r2, [pc, #100]	; (8002ae4 <HAL_ADC_ConfigChannel+0x238>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d123      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x21e>
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	2b10      	cmp	r3, #16
 8002a88:	d003      	beq.n	8002a92 <HAL_ADC_ConfigChannel+0x1e6>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	2b11      	cmp	r3, #17
 8002a90:	d11b      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	2b10      	cmp	r3, #16
 8002aa4:	d111      	bne.n	8002aca <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002aa6:	4b10      	ldr	r3, [pc, #64]	; (8002ae8 <HAL_ADC_ConfigChannel+0x23c>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4a10      	ldr	r2, [pc, #64]	; (8002aec <HAL_ADC_ConfigChannel+0x240>)
 8002aac:	fba2 2303 	umull	r2, r3, r2, r3
 8002ab0:	0c9a      	lsrs	r2, r3, #18
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	4413      	add	r3, r2
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002abc:	e002      	b.n	8002ac4 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	3b01      	subs	r3, #1
 8002ac2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d1f9      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8002ad2:	2300      	movs	r3, #0
}
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	40012300 	.word	0x40012300
 8002ae4:	40012000 	.word	0x40012000
 8002ae8:	20000014 	.word	0x20000014
 8002aec:	431bde83 	.word	0x431bde83

08002af0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b085      	sub	sp, #20
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002af8:	4b79      	ldr	r3, [pc, #484]	; (8002ce0 <ADC_Init+0x1f0>)
 8002afa:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	685a      	ldr	r2, [r3, #4]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	685b      	ldr	r3, [r3, #4]
 8002b10:	431a      	orrs	r2, r3
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	685a      	ldr	r2, [r3, #4]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002b24:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	691b      	ldr	r3, [r3, #16]
 8002b30:	021a      	lsls	r2, r3, #8
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	685a      	ldr	r2, [r3, #4]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002b48:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	6859      	ldr	r1, [r3, #4]
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	430a      	orrs	r2, r1
 8002b5a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	689a      	ldr	r2, [r3, #8]
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b6a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	6899      	ldr	r1, [r3, #8]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	68da      	ldr	r2, [r3, #12]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	430a      	orrs	r2, r1
 8002b7c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b82:	4a58      	ldr	r2, [pc, #352]	; (8002ce4 <ADC_Init+0x1f4>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d022      	beq.n	8002bce <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	689a      	ldr	r2, [r3, #8]
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002b96:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	6899      	ldr	r1, [r3, #8]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	430a      	orrs	r2, r1
 8002ba8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bb8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	6899      	ldr	r1, [r3, #8]
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	430a      	orrs	r2, r1
 8002bca:	609a      	str	r2, [r3, #8]
 8002bcc:	e00f      	b.n	8002bee <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002bdc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	689a      	ldr	r2, [r3, #8]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002bec:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	689a      	ldr	r2, [r3, #8]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f022 0202 	bic.w	r2, r2, #2
 8002bfc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	6899      	ldr	r1, [r3, #8]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	7e1b      	ldrb	r3, [r3, #24]
 8002c08:	005a      	lsls	r2, r3, #1
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d01b      	beq.n	8002c54 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	685a      	ldr	r2, [r3, #4]
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c2a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002c3a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6859      	ldr	r1, [r3, #4]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c46:	3b01      	subs	r3, #1
 8002c48:	035a      	lsls	r2, r3, #13
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	430a      	orrs	r2, r1
 8002c50:	605a      	str	r2, [r3, #4]
 8002c52:	e007      	b.n	8002c64 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002c62:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002c72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69db      	ldr	r3, [r3, #28]
 8002c7e:	3b01      	subs	r3, #1
 8002c80:	051a      	lsls	r2, r3, #20
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	430a      	orrs	r2, r1
 8002c88:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689a      	ldr	r2, [r3, #8]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002c98:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	6899      	ldr	r1, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002ca6:	025a      	lsls	r2, r3, #9
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	430a      	orrs	r2, r1
 8002cae:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cbe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	6899      	ldr	r1, [r3, #8]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	695b      	ldr	r3, [r3, #20]
 8002cca:	029a      	lsls	r2, r3, #10
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	609a      	str	r2, [r3, #8]
}
 8002cd4:	bf00      	nop
 8002cd6:	3714      	adds	r7, #20
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	40012300 	.word	0x40012300
 8002ce4:	0f000001 	.word	0x0f000001

08002ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b085      	sub	sp, #20
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	f003 0307 	and.w	r3, r3, #7
 8002cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cf8:	4b0c      	ldr	r3, [pc, #48]	; (8002d2c <__NVIC_SetPriorityGrouping+0x44>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cfe:	68ba      	ldr	r2, [r7, #8]
 8002d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002d04:	4013      	ands	r3, r2
 8002d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d1a:	4a04      	ldr	r2, [pc, #16]	; (8002d2c <__NVIC_SetPriorityGrouping+0x44>)
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	60d3      	str	r3, [r2, #12]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr
 8002d2c:	e000ed00 	.word	0xe000ed00

08002d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d30:	b480      	push	{r7}
 8002d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d34:	4b04      	ldr	r3, [pc, #16]	; (8002d48 <__NVIC_GetPriorityGrouping+0x18>)
 8002d36:	68db      	ldr	r3, [r3, #12]
 8002d38:	0a1b      	lsrs	r3, r3, #8
 8002d3a:	f003 0307 	and.w	r3, r3, #7
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	db0b      	blt.n	8002d76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	f003 021f 	and.w	r2, r3, #31
 8002d64:	4907      	ldr	r1, [pc, #28]	; (8002d84 <__NVIC_EnableIRQ+0x38>)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	e000e100 	.word	0xe000e100

08002d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	4603      	mov	r3, r0
 8002d90:	6039      	str	r1, [r7, #0]
 8002d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	db0a      	blt.n	8002db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	b2da      	uxtb	r2, r3
 8002da0:	490c      	ldr	r1, [pc, #48]	; (8002dd4 <__NVIC_SetPriority+0x4c>)
 8002da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da6:	0112      	lsls	r2, r2, #4
 8002da8:	b2d2      	uxtb	r2, r2
 8002daa:	440b      	add	r3, r1
 8002dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002db0:	e00a      	b.n	8002dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	4908      	ldr	r1, [pc, #32]	; (8002dd8 <__NVIC_SetPriority+0x50>)
 8002db8:	79fb      	ldrb	r3, [r7, #7]
 8002dba:	f003 030f 	and.w	r3, r3, #15
 8002dbe:	3b04      	subs	r3, #4
 8002dc0:	0112      	lsls	r2, r2, #4
 8002dc2:	b2d2      	uxtb	r2, r2
 8002dc4:	440b      	add	r3, r1
 8002dc6:	761a      	strb	r2, [r3, #24]
}
 8002dc8:	bf00      	nop
 8002dca:	370c      	adds	r7, #12
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd2:	4770      	bx	lr
 8002dd4:	e000e100 	.word	0xe000e100
 8002dd8:	e000ed00 	.word	0xe000ed00

08002ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b089      	sub	sp, #36	; 0x24
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f003 0307 	and.w	r3, r3, #7
 8002dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002df0:	69fb      	ldr	r3, [r7, #28]
 8002df2:	f1c3 0307 	rsb	r3, r3, #7
 8002df6:	2b04      	cmp	r3, #4
 8002df8:	bf28      	it	cs
 8002dfa:	2304      	movcs	r3, #4
 8002dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002dfe:	69fb      	ldr	r3, [r7, #28]
 8002e00:	3304      	adds	r3, #4
 8002e02:	2b06      	cmp	r3, #6
 8002e04:	d902      	bls.n	8002e0c <NVIC_EncodePriority+0x30>
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	3b03      	subs	r3, #3
 8002e0a:	e000      	b.n	8002e0e <NVIC_EncodePriority+0x32>
 8002e0c:	2300      	movs	r3, #0
 8002e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e10:	f04f 32ff 	mov.w	r2, #4294967295
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	43da      	mvns	r2, r3
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	401a      	ands	r2, r3
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e24:	f04f 31ff 	mov.w	r1, #4294967295
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2e:	43d9      	mvns	r1, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e34:	4313      	orrs	r3, r2
         );
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3724      	adds	r7, #36	; 0x24
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e40:	4770      	bx	lr
	...

08002e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	3b01      	subs	r3, #1
 8002e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002e54:	d301      	bcc.n	8002e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e56:	2301      	movs	r3, #1
 8002e58:	e00f      	b.n	8002e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e5a:	4a0a      	ldr	r2, [pc, #40]	; (8002e84 <SysTick_Config+0x40>)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e62:	210f      	movs	r1, #15
 8002e64:	f04f 30ff 	mov.w	r0, #4294967295
 8002e68:	f7ff ff8e 	bl	8002d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e6c:	4b05      	ldr	r3, [pc, #20]	; (8002e84 <SysTick_Config+0x40>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e72:	4b04      	ldr	r3, [pc, #16]	; (8002e84 <SysTick_Config+0x40>)
 8002e74:	2207      	movs	r2, #7
 8002e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e78:	2300      	movs	r3, #0
}
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	3708      	adds	r7, #8
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bd80      	pop	{r7, pc}
 8002e82:	bf00      	nop
 8002e84:	e000e010 	.word	0xe000e010

08002e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b082      	sub	sp, #8
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e90:	6878      	ldr	r0, [r7, #4]
 8002e92:	f7ff ff29 	bl	8002ce8 <__NVIC_SetPriorityGrouping>
}
 8002e96:	bf00      	nop
 8002e98:	3708      	adds	r7, #8
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002e9e:	b580      	push	{r7, lr}
 8002ea0:	b086      	sub	sp, #24
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	60b9      	str	r1, [r7, #8]
 8002ea8:	607a      	str	r2, [r7, #4]
 8002eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eac:	2300      	movs	r3, #0
 8002eae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002eb0:	f7ff ff3e 	bl	8002d30 <__NVIC_GetPriorityGrouping>
 8002eb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002eb6:	687a      	ldr	r2, [r7, #4]
 8002eb8:	68b9      	ldr	r1, [r7, #8]
 8002eba:	6978      	ldr	r0, [r7, #20]
 8002ebc:	f7ff ff8e 	bl	8002ddc <NVIC_EncodePriority>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ec6:	4611      	mov	r1, r2
 8002ec8:	4618      	mov	r0, r3
 8002eca:	f7ff ff5d 	bl	8002d88 <__NVIC_SetPriority>
}
 8002ece:	bf00      	nop
 8002ed0:	3718      	adds	r7, #24
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bd80      	pop	{r7, pc}

08002ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	4603      	mov	r3, r0
 8002ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f7ff ff31 	bl	8002d4c <__NVIC_EnableIRQ>
}
 8002eea:	bf00      	nop
 8002eec:	3708      	adds	r7, #8
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}

08002ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002ef2:	b580      	push	{r7, lr}
 8002ef4:	b082      	sub	sp, #8
 8002ef6:	af00      	add	r7, sp, #0
 8002ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff ffa2 	bl	8002e44 <SysTick_Config>
 8002f00:	4603      	mov	r3, r0
}
 8002f02:	4618      	mov	r0, r3
 8002f04:	3708      	adds	r7, #8
 8002f06:	46bd      	mov	sp, r7
 8002f08:	bd80      	pop	{r7, pc}
	...

08002f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b089      	sub	sp, #36	; 0x24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f22:	2300      	movs	r3, #0
 8002f24:	61fb      	str	r3, [r7, #28]
 8002f26:	e16b      	b.n	8003200 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002f28:	2201      	movs	r2, #1
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	4013      	ands	r3, r2
 8002f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002f3c:	693a      	ldr	r2, [r7, #16]
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	429a      	cmp	r2, r3
 8002f42:	f040 815a 	bne.w	80031fa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d005      	beq.n	8002f5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d130      	bne.n	8002fc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	005b      	lsls	r3, r3, #1
 8002f68:	2203      	movs	r2, #3
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43db      	mvns	r3, r3
 8002f70:	69ba      	ldr	r2, [r7, #24]
 8002f72:	4013      	ands	r3, r2
 8002f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	68da      	ldr	r2, [r3, #12]
 8002f7a:	69fb      	ldr	r3, [r7, #28]
 8002f7c:	005b      	lsls	r3, r3, #1
 8002f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f82:	69ba      	ldr	r2, [r7, #24]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	69ba      	ldr	r2, [r7, #24]
 8002f8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	685b      	ldr	r3, [r3, #4]
 8002f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002f94:	2201      	movs	r2, #1
 8002f96:	69fb      	ldr	r3, [r7, #28]
 8002f98:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69ba      	ldr	r2, [r7, #24]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	091b      	lsrs	r3, r3, #4
 8002faa:	f003 0201 	and.w	r2, r3, #1
 8002fae:	69fb      	ldr	r3, [r7, #28]
 8002fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69ba      	ldr	r2, [r7, #24]
 8002fbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f003 0303 	and.w	r3, r3, #3
 8002fc8:	2b03      	cmp	r3, #3
 8002fca:	d017      	beq.n	8002ffc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	68db      	ldr	r3, [r3, #12]
 8002fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002fd2:	69fb      	ldr	r3, [r7, #28]
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	2203      	movs	r2, #3
 8002fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fdc:	43db      	mvns	r3, r3
 8002fde:	69ba      	ldr	r2, [r7, #24]
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	689a      	ldr	r2, [r3, #8]
 8002fe8:	69fb      	ldr	r3, [r7, #28]
 8002fea:	005b      	lsls	r3, r3, #1
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	69ba      	ldr	r2, [r7, #24]
 8002ff2:	4313      	orrs	r3, r2
 8002ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69ba      	ldr	r2, [r7, #24]
 8002ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ffc:	683b      	ldr	r3, [r7, #0]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f003 0303 	and.w	r3, r3, #3
 8003004:	2b02      	cmp	r3, #2
 8003006:	d123      	bne.n	8003050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	08da      	lsrs	r2, r3, #3
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	3208      	adds	r2, #8
 8003010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003016:	69fb      	ldr	r3, [r7, #28]
 8003018:	f003 0307 	and.w	r3, r3, #7
 800301c:	009b      	lsls	r3, r3, #2
 800301e:	220f      	movs	r2, #15
 8003020:	fa02 f303 	lsl.w	r3, r2, r3
 8003024:	43db      	mvns	r3, r3
 8003026:	69ba      	ldr	r2, [r7, #24]
 8003028:	4013      	ands	r3, r2
 800302a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	69fb      	ldr	r3, [r7, #28]
 8003032:	f003 0307 	and.w	r3, r3, #7
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	fa02 f303 	lsl.w	r3, r2, r3
 800303c:	69ba      	ldr	r2, [r7, #24]
 800303e:	4313      	orrs	r3, r2
 8003040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003042:	69fb      	ldr	r3, [r7, #28]
 8003044:	08da      	lsrs	r2, r3, #3
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	3208      	adds	r2, #8
 800304a:	69b9      	ldr	r1, [r7, #24]
 800304c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003056:	69fb      	ldr	r3, [r7, #28]
 8003058:	005b      	lsls	r3, r3, #1
 800305a:	2203      	movs	r2, #3
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	43db      	mvns	r3, r3
 8003062:	69ba      	ldr	r2, [r7, #24]
 8003064:	4013      	ands	r3, r2
 8003066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	f003 0203 	and.w	r2, r3, #3
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	fa02 f303 	lsl.w	r3, r2, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4313      	orrs	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	69ba      	ldr	r2, [r7, #24]
 8003082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800308c:	2b00      	cmp	r3, #0
 800308e:	f000 80b4 	beq.w	80031fa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003092:	2300      	movs	r3, #0
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	4b60      	ldr	r3, [pc, #384]	; (8003218 <HAL_GPIO_Init+0x30c>)
 8003098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800309a:	4a5f      	ldr	r2, [pc, #380]	; (8003218 <HAL_GPIO_Init+0x30c>)
 800309c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80030a0:	6453      	str	r3, [r2, #68]	; 0x44
 80030a2:	4b5d      	ldr	r3, [pc, #372]	; (8003218 <HAL_GPIO_Init+0x30c>)
 80030a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030aa:	60fb      	str	r3, [r7, #12]
 80030ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80030ae:	4a5b      	ldr	r2, [pc, #364]	; (800321c <HAL_GPIO_Init+0x310>)
 80030b0:	69fb      	ldr	r3, [r7, #28]
 80030b2:	089b      	lsrs	r3, r3, #2
 80030b4:	3302      	adds	r3, #2
 80030b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80030bc:	69fb      	ldr	r3, [r7, #28]
 80030be:	f003 0303 	and.w	r3, r3, #3
 80030c2:	009b      	lsls	r3, r3, #2
 80030c4:	220f      	movs	r2, #15
 80030c6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ca:	43db      	mvns	r3, r3
 80030cc:	69ba      	ldr	r2, [r7, #24]
 80030ce:	4013      	ands	r3, r2
 80030d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	4a52      	ldr	r2, [pc, #328]	; (8003220 <HAL_GPIO_Init+0x314>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d02b      	beq.n	8003132 <HAL_GPIO_Init+0x226>
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	4a51      	ldr	r2, [pc, #324]	; (8003224 <HAL_GPIO_Init+0x318>)
 80030de:	4293      	cmp	r3, r2
 80030e0:	d025      	beq.n	800312e <HAL_GPIO_Init+0x222>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4a50      	ldr	r2, [pc, #320]	; (8003228 <HAL_GPIO_Init+0x31c>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d01f      	beq.n	800312a <HAL_GPIO_Init+0x21e>
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	4a4f      	ldr	r2, [pc, #316]	; (800322c <HAL_GPIO_Init+0x320>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d019      	beq.n	8003126 <HAL_GPIO_Init+0x21a>
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	4a4e      	ldr	r2, [pc, #312]	; (8003230 <HAL_GPIO_Init+0x324>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d013      	beq.n	8003122 <HAL_GPIO_Init+0x216>
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	4a4d      	ldr	r2, [pc, #308]	; (8003234 <HAL_GPIO_Init+0x328>)
 80030fe:	4293      	cmp	r3, r2
 8003100:	d00d      	beq.n	800311e <HAL_GPIO_Init+0x212>
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	4a4c      	ldr	r2, [pc, #304]	; (8003238 <HAL_GPIO_Init+0x32c>)
 8003106:	4293      	cmp	r3, r2
 8003108:	d007      	beq.n	800311a <HAL_GPIO_Init+0x20e>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	4a4b      	ldr	r2, [pc, #300]	; (800323c <HAL_GPIO_Init+0x330>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d101      	bne.n	8003116 <HAL_GPIO_Init+0x20a>
 8003112:	2307      	movs	r3, #7
 8003114:	e00e      	b.n	8003134 <HAL_GPIO_Init+0x228>
 8003116:	2308      	movs	r3, #8
 8003118:	e00c      	b.n	8003134 <HAL_GPIO_Init+0x228>
 800311a:	2306      	movs	r3, #6
 800311c:	e00a      	b.n	8003134 <HAL_GPIO_Init+0x228>
 800311e:	2305      	movs	r3, #5
 8003120:	e008      	b.n	8003134 <HAL_GPIO_Init+0x228>
 8003122:	2304      	movs	r3, #4
 8003124:	e006      	b.n	8003134 <HAL_GPIO_Init+0x228>
 8003126:	2303      	movs	r3, #3
 8003128:	e004      	b.n	8003134 <HAL_GPIO_Init+0x228>
 800312a:	2302      	movs	r3, #2
 800312c:	e002      	b.n	8003134 <HAL_GPIO_Init+0x228>
 800312e:	2301      	movs	r3, #1
 8003130:	e000      	b.n	8003134 <HAL_GPIO_Init+0x228>
 8003132:	2300      	movs	r3, #0
 8003134:	69fa      	ldr	r2, [r7, #28]
 8003136:	f002 0203 	and.w	r2, r2, #3
 800313a:	0092      	lsls	r2, r2, #2
 800313c:	4093      	lsls	r3, r2
 800313e:	69ba      	ldr	r2, [r7, #24]
 8003140:	4313      	orrs	r3, r2
 8003142:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003144:	4935      	ldr	r1, [pc, #212]	; (800321c <HAL_GPIO_Init+0x310>)
 8003146:	69fb      	ldr	r3, [r7, #28]
 8003148:	089b      	lsrs	r3, r3, #2
 800314a:	3302      	adds	r3, #2
 800314c:	69ba      	ldr	r2, [r7, #24]
 800314e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003152:	4b3b      	ldr	r3, [pc, #236]	; (8003240 <HAL_GPIO_Init+0x334>)
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	43db      	mvns	r3, r3
 800315c:	69ba      	ldr	r2, [r7, #24]
 800315e:	4013      	ands	r3, r2
 8003160:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d003      	beq.n	8003176 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800316e:	69ba      	ldr	r2, [r7, #24]
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	4313      	orrs	r3, r2
 8003174:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003176:	4a32      	ldr	r2, [pc, #200]	; (8003240 <HAL_GPIO_Init+0x334>)
 8003178:	69bb      	ldr	r3, [r7, #24]
 800317a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800317c:	4b30      	ldr	r3, [pc, #192]	; (8003240 <HAL_GPIO_Init+0x334>)
 800317e:	68db      	ldr	r3, [r3, #12]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80031a0:	4a27      	ldr	r2, [pc, #156]	; (8003240 <HAL_GPIO_Init+0x334>)
 80031a2:	69bb      	ldr	r3, [r7, #24]
 80031a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80031a6:	4b26      	ldr	r3, [pc, #152]	; (8003240 <HAL_GPIO_Init+0x334>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031ac:	693b      	ldr	r3, [r7, #16]
 80031ae:	43db      	mvns	r3, r3
 80031b0:	69ba      	ldr	r2, [r7, #24]
 80031b2:	4013      	ands	r3, r2
 80031b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d003      	beq.n	80031ca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80031c2:	69ba      	ldr	r2, [r7, #24]
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	4313      	orrs	r3, r2
 80031c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80031ca:	4a1d      	ldr	r2, [pc, #116]	; (8003240 <HAL_GPIO_Init+0x334>)
 80031cc:	69bb      	ldr	r3, [r7, #24]
 80031ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80031d0:	4b1b      	ldr	r3, [pc, #108]	; (8003240 <HAL_GPIO_Init+0x334>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	43db      	mvns	r3, r3
 80031da:	69ba      	ldr	r2, [r7, #24]
 80031dc:	4013      	ands	r3, r2
 80031de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80031f4:	4a12      	ldr	r2, [pc, #72]	; (8003240 <HAL_GPIO_Init+0x334>)
 80031f6:	69bb      	ldr	r3, [r7, #24]
 80031f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80031fa:	69fb      	ldr	r3, [r7, #28]
 80031fc:	3301      	adds	r3, #1
 80031fe:	61fb      	str	r3, [r7, #28]
 8003200:	69fb      	ldr	r3, [r7, #28]
 8003202:	2b0f      	cmp	r3, #15
 8003204:	f67f ae90 	bls.w	8002f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003208:	bf00      	nop
 800320a:	bf00      	nop
 800320c:	3724      	adds	r7, #36	; 0x24
 800320e:	46bd      	mov	sp, r7
 8003210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003214:	4770      	bx	lr
 8003216:	bf00      	nop
 8003218:	40023800 	.word	0x40023800
 800321c:	40013800 	.word	0x40013800
 8003220:	40020000 	.word	0x40020000
 8003224:	40020400 	.word	0x40020400
 8003228:	40020800 	.word	0x40020800
 800322c:	40020c00 	.word	0x40020c00
 8003230:	40021000 	.word	0x40021000
 8003234:	40021400 	.word	0x40021400
 8003238:	40021800 	.word	0x40021800
 800323c:	40021c00 	.word	0x40021c00
 8003240:	40013c00 	.word	0x40013c00

08003244 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	460b      	mov	r3, r1
 800324e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691a      	ldr	r2, [r3, #16]
 8003254:	887b      	ldrh	r3, [r7, #2]
 8003256:	4013      	ands	r3, r2
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800325c:	2301      	movs	r3, #1
 800325e:	73fb      	strb	r3, [r7, #15]
 8003260:	e001      	b.n	8003266 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003262:	2300      	movs	r3, #0
 8003264:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003266:	7bfb      	ldrb	r3, [r7, #15]
}
 8003268:	4618      	mov	r0, r3
 800326a:	3714      	adds	r7, #20
 800326c:	46bd      	mov	sp, r7
 800326e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003272:	4770      	bx	lr

08003274 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
 800327c:	460b      	mov	r3, r1
 800327e:	807b      	strh	r3, [r7, #2]
 8003280:	4613      	mov	r3, r2
 8003282:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003284:	787b      	ldrb	r3, [r7, #1]
 8003286:	2b00      	cmp	r3, #0
 8003288:	d003      	beq.n	8003292 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800328a:	887a      	ldrh	r2, [r7, #2]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003290:	e003      	b.n	800329a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003292:	887b      	ldrh	r3, [r7, #2]
 8003294:	041a      	lsls	r2, r3, #16
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	619a      	str	r2, [r3, #24]
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr

080032a6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b085      	sub	sp, #20
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
 80032ae:	460b      	mov	r3, r1
 80032b0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80032b8:	887a      	ldrh	r2, [r7, #2]
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	4013      	ands	r3, r2
 80032be:	041a      	lsls	r2, r3, #16
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	43d9      	mvns	r1, r3
 80032c4:	887b      	ldrh	r3, [r7, #2]
 80032c6:	400b      	ands	r3, r1
 80032c8:	431a      	orrs	r2, r3
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	619a      	str	r2, [r3, #24]
}
 80032ce:	bf00      	nop
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d8:	4770      	bx	lr
	...

080032dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d101      	bne.n	80032ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80032ea:	2301      	movs	r3, #1
 80032ec:	e12b      	b.n	8003546 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d106      	bne.n	8003308 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff f83e 	bl	8002384 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2224      	movs	r2, #36	; 0x24
 800330c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	681a      	ldr	r2, [r3, #0]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f022 0201 	bic.w	r2, r2, #1
 800331e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	681a      	ldr	r2, [r3, #0]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800332e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	681a      	ldr	r2, [r3, #0]
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800333e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003340:	f001 fde0 	bl	8004f04 <HAL_RCC_GetPCLK1Freq>
 8003344:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	4a81      	ldr	r2, [pc, #516]	; (8003550 <HAL_I2C_Init+0x274>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d807      	bhi.n	8003360 <HAL_I2C_Init+0x84>
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	4a80      	ldr	r2, [pc, #512]	; (8003554 <HAL_I2C_Init+0x278>)
 8003354:	4293      	cmp	r3, r2
 8003356:	bf94      	ite	ls
 8003358:	2301      	movls	r3, #1
 800335a:	2300      	movhi	r3, #0
 800335c:	b2db      	uxtb	r3, r3
 800335e:	e006      	b.n	800336e <HAL_I2C_Init+0x92>
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	4a7d      	ldr	r2, [pc, #500]	; (8003558 <HAL_I2C_Init+0x27c>)
 8003364:	4293      	cmp	r3, r2
 8003366:	bf94      	ite	ls
 8003368:	2301      	movls	r3, #1
 800336a:	2300      	movhi	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d001      	beq.n	8003376 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e0e7      	b.n	8003546 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	4a78      	ldr	r2, [pc, #480]	; (800355c <HAL_I2C_Init+0x280>)
 800337a:	fba2 2303 	umull	r2, r3, r2, r3
 800337e:	0c9b      	lsrs	r3, r3, #18
 8003380:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	685b      	ldr	r3, [r3, #4]
 8003388:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	68ba      	ldr	r2, [r7, #8]
 8003392:	430a      	orrs	r2, r1
 8003394:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	6a1b      	ldr	r3, [r3, #32]
 800339c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	4a6a      	ldr	r2, [pc, #424]	; (8003550 <HAL_I2C_Init+0x274>)
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d802      	bhi.n	80033b0 <HAL_I2C_Init+0xd4>
 80033aa:	68bb      	ldr	r3, [r7, #8]
 80033ac:	3301      	adds	r3, #1
 80033ae:	e009      	b.n	80033c4 <HAL_I2C_Init+0xe8>
 80033b0:	68bb      	ldr	r3, [r7, #8]
 80033b2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80033b6:	fb02 f303 	mul.w	r3, r2, r3
 80033ba:	4a69      	ldr	r2, [pc, #420]	; (8003560 <HAL_I2C_Init+0x284>)
 80033bc:	fba2 2303 	umull	r2, r3, r2, r3
 80033c0:	099b      	lsrs	r3, r3, #6
 80033c2:	3301      	adds	r3, #1
 80033c4:	687a      	ldr	r2, [r7, #4]
 80033c6:	6812      	ldr	r2, [r2, #0]
 80033c8:	430b      	orrs	r3, r1
 80033ca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	69db      	ldr	r3, [r3, #28]
 80033d2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80033d6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	685b      	ldr	r3, [r3, #4]
 80033de:	495c      	ldr	r1, [pc, #368]	; (8003550 <HAL_I2C_Init+0x274>)
 80033e0:	428b      	cmp	r3, r1
 80033e2:	d819      	bhi.n	8003418 <HAL_I2C_Init+0x13c>
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	1e59      	subs	r1, r3, #1
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	685b      	ldr	r3, [r3, #4]
 80033ec:	005b      	lsls	r3, r3, #1
 80033ee:	fbb1 f3f3 	udiv	r3, r1, r3
 80033f2:	1c59      	adds	r1, r3, #1
 80033f4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80033f8:	400b      	ands	r3, r1
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_I2C_Init+0x138>
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	1e59      	subs	r1, r3, #1
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	685b      	ldr	r3, [r3, #4]
 8003406:	005b      	lsls	r3, r3, #1
 8003408:	fbb1 f3f3 	udiv	r3, r1, r3
 800340c:	3301      	adds	r3, #1
 800340e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003412:	e051      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003414:	2304      	movs	r3, #4
 8003416:	e04f      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d111      	bne.n	8003444 <HAL_I2C_Init+0x168>
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	1e58      	subs	r0, r3, #1
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6859      	ldr	r1, [r3, #4]
 8003428:	460b      	mov	r3, r1
 800342a:	005b      	lsls	r3, r3, #1
 800342c:	440b      	add	r3, r1
 800342e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003432:	3301      	adds	r3, #1
 8003434:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003438:	2b00      	cmp	r3, #0
 800343a:	bf0c      	ite	eq
 800343c:	2301      	moveq	r3, #1
 800343e:	2300      	movne	r3, #0
 8003440:	b2db      	uxtb	r3, r3
 8003442:	e012      	b.n	800346a <HAL_I2C_Init+0x18e>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	1e58      	subs	r0, r3, #1
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6859      	ldr	r1, [r3, #4]
 800344c:	460b      	mov	r3, r1
 800344e:	009b      	lsls	r3, r3, #2
 8003450:	440b      	add	r3, r1
 8003452:	0099      	lsls	r1, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	fbb0 f3f3 	udiv	r3, r0, r3
 800345a:	3301      	adds	r3, #1
 800345c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003460:	2b00      	cmp	r3, #0
 8003462:	bf0c      	ite	eq
 8003464:	2301      	moveq	r3, #1
 8003466:	2300      	movne	r3, #0
 8003468:	b2db      	uxtb	r3, r3
 800346a:	2b00      	cmp	r3, #0
 800346c:	d001      	beq.n	8003472 <HAL_I2C_Init+0x196>
 800346e:	2301      	movs	r3, #1
 8003470:	e022      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	689b      	ldr	r3, [r3, #8]
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10e      	bne.n	8003498 <HAL_I2C_Init+0x1bc>
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	1e58      	subs	r0, r3, #1
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6859      	ldr	r1, [r3, #4]
 8003482:	460b      	mov	r3, r1
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	440b      	add	r3, r1
 8003488:	fbb0 f3f3 	udiv	r3, r0, r3
 800348c:	3301      	adds	r3, #1
 800348e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003492:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003496:	e00f      	b.n	80034b8 <HAL_I2C_Init+0x1dc>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1e58      	subs	r0, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	0099      	lsls	r1, r3, #2
 80034a8:	440b      	add	r3, r1
 80034aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80034ae:	3301      	adds	r3, #1
 80034b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034b8:	6879      	ldr	r1, [r7, #4]
 80034ba:	6809      	ldr	r1, [r1, #0]
 80034bc:	4313      	orrs	r3, r2
 80034be:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69da      	ldr	r2, [r3, #28]
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a1b      	ldr	r3, [r3, #32]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	430a      	orrs	r2, r1
 80034da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80034e6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80034ea:	687a      	ldr	r2, [r7, #4]
 80034ec:	6911      	ldr	r1, [r2, #16]
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	68d2      	ldr	r2, [r2, #12]
 80034f2:	4311      	orrs	r1, r2
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6812      	ldr	r2, [r2, #0]
 80034f8:	430b      	orrs	r3, r1
 80034fa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68db      	ldr	r3, [r3, #12]
 8003502:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	695a      	ldr	r2, [r3, #20]
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	431a      	orrs	r2, r3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	430a      	orrs	r2, r1
 8003516:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	681a      	ldr	r2, [r3, #0]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f042 0201 	orr.w	r2, r2, #1
 8003526:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	2200      	movs	r2, #0
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2220      	movs	r2, #32
 8003532:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2200      	movs	r2, #0
 8003540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3710      	adds	r7, #16
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	000186a0 	.word	0x000186a0
 8003554:	001e847f 	.word	0x001e847f
 8003558:	003d08ff 	.word	0x003d08ff
 800355c:	431bde83 	.word	0x431bde83
 8003560:	10624dd3 	.word	0x10624dd3

08003564 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b088      	sub	sp, #32
 8003568:	af02      	add	r7, sp, #8
 800356a:	60f8      	str	r0, [r7, #12]
 800356c:	607a      	str	r2, [r7, #4]
 800356e:	461a      	mov	r2, r3
 8003570:	460b      	mov	r3, r1
 8003572:	817b      	strh	r3, [r7, #10]
 8003574:	4613      	mov	r3, r2
 8003576:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003578:	f7ff f924 	bl	80027c4 <HAL_GetTick>
 800357c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003584:	b2db      	uxtb	r3, r3
 8003586:	2b20      	cmp	r3, #32
 8003588:	f040 80e0 	bne.w	800374c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	9300      	str	r3, [sp, #0]
 8003590:	2319      	movs	r3, #25
 8003592:	2201      	movs	r2, #1
 8003594:	4970      	ldr	r1, [pc, #448]	; (8003758 <HAL_I2C_Master_Transmit+0x1f4>)
 8003596:	68f8      	ldr	r0, [r7, #12]
 8003598:	f000 fe0e 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d001      	beq.n	80035a6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80035a2:	2302      	movs	r3, #2
 80035a4:	e0d3      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d101      	bne.n	80035b4 <HAL_I2C_Master_Transmit+0x50>
 80035b0:	2302      	movs	r3, #2
 80035b2:	e0cc      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	2b01      	cmp	r3, #1
 80035c8:	d007      	beq.n	80035da <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681a      	ldr	r2, [r3, #0]
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f042 0201 	orr.w	r2, r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035e8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2221      	movs	r2, #33	; 0x21
 80035ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	2210      	movs	r2, #16
 80035f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2200      	movs	r2, #0
 80035fe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	687a      	ldr	r2, [r7, #4]
 8003604:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	893a      	ldrh	r2, [r7, #8]
 800360a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003610:	b29a      	uxth	r2, r3
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	4a50      	ldr	r2, [pc, #320]	; (800375c <HAL_I2C_Master_Transmit+0x1f8>)
 800361a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800361c:	8979      	ldrh	r1, [r7, #10]
 800361e:	697b      	ldr	r3, [r7, #20]
 8003620:	6a3a      	ldr	r2, [r7, #32]
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 fbc8 	bl	8003db8 <I2C_MasterRequestWrite>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e08d      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003632:	2300      	movs	r3, #0
 8003634:	613b      	str	r3, [r7, #16]
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	695b      	ldr	r3, [r3, #20]
 800363c:	613b      	str	r3, [r7, #16]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	613b      	str	r3, [r7, #16]
 8003646:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003648:	e066      	b.n	8003718 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	6a39      	ldr	r1, [r7, #32]
 800364e:	68f8      	ldr	r0, [r7, #12]
 8003650:	f000 fecc 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003654:	4603      	mov	r3, r0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d00d      	beq.n	8003676 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365e:	2b04      	cmp	r3, #4
 8003660:	d107      	bne.n	8003672 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003670:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003672:	2301      	movs	r3, #1
 8003674:	e06b      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800367a:	781a      	ldrb	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003686:	1c5a      	adds	r2, r3, #1
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003690:	b29b      	uxth	r3, r3
 8003692:	3b01      	subs	r3, #1
 8003694:	b29a      	uxth	r2, r3
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800369e:	3b01      	subs	r3, #1
 80036a0:	b29a      	uxth	r2, r3
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	695b      	ldr	r3, [r3, #20]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	d11b      	bne.n	80036ec <HAL_I2C_Master_Transmit+0x188>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d017      	beq.n	80036ec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c0:	781a      	ldrb	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036cc:	1c5a      	adds	r2, r3, #1
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	3b01      	subs	r3, #1
 80036da:	b29a      	uxth	r2, r3
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036e4:	3b01      	subs	r3, #1
 80036e6:	b29a      	uxth	r2, r3
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80036ec:	697a      	ldr	r2, [r7, #20]
 80036ee:	6a39      	ldr	r1, [r7, #32]
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 fec3 	bl	800447c <I2C_WaitOnBTFFlagUntilTimeout>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d00d      	beq.n	8003718 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003700:	2b04      	cmp	r3, #4
 8003702:	d107      	bne.n	8003714 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003712:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003714:	2301      	movs	r3, #1
 8003716:	e01a      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800371c:	2b00      	cmp	r3, #0
 800371e:	d194      	bne.n	800364a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800372e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	2220      	movs	r2, #32
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2200      	movs	r2, #0
 800373c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	2200      	movs	r2, #0
 8003744:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003748:	2300      	movs	r3, #0
 800374a:	e000      	b.n	800374e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800374c:	2302      	movs	r3, #2
  }
}
 800374e:	4618      	mov	r0, r3
 8003750:	3718      	adds	r7, #24
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	00100002 	.word	0x00100002
 800375c:	ffff0000 	.word	0xffff0000

08003760 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b088      	sub	sp, #32
 8003764:	af02      	add	r7, sp, #8
 8003766:	60f8      	str	r0, [r7, #12]
 8003768:	4608      	mov	r0, r1
 800376a:	4611      	mov	r1, r2
 800376c:	461a      	mov	r2, r3
 800376e:	4603      	mov	r3, r0
 8003770:	817b      	strh	r3, [r7, #10]
 8003772:	460b      	mov	r3, r1
 8003774:	813b      	strh	r3, [r7, #8]
 8003776:	4613      	mov	r3, r2
 8003778:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800377a:	f7ff f823 	bl	80027c4 <HAL_GetTick>
 800377e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003786:	b2db      	uxtb	r3, r3
 8003788:	2b20      	cmp	r3, #32
 800378a:	f040 80d9 	bne.w	8003940 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800378e:	697b      	ldr	r3, [r7, #20]
 8003790:	9300      	str	r3, [sp, #0]
 8003792:	2319      	movs	r3, #25
 8003794:	2201      	movs	r2, #1
 8003796:	496d      	ldr	r1, [pc, #436]	; (800394c <HAL_I2C_Mem_Write+0x1ec>)
 8003798:	68f8      	ldr	r0, [r7, #12]
 800379a:	f000 fd0d 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 800379e:	4603      	mov	r3, r0
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80037a4:	2302      	movs	r3, #2
 80037a6:	e0cc      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d101      	bne.n	80037b6 <HAL_I2C_Mem_Write+0x56>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e0c5      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0301 	and.w	r3, r3, #1
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d007      	beq.n	80037dc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	681a      	ldr	r2, [r3, #0]
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037ea:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	2221      	movs	r2, #33	; 0x21
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	2240      	movs	r2, #64	; 0x40
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	2200      	movs	r2, #0
 8003800:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	6a3a      	ldr	r2, [r7, #32]
 8003806:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800380c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003812:	b29a      	uxth	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	4a4d      	ldr	r2, [pc, #308]	; (8003950 <HAL_I2C_Mem_Write+0x1f0>)
 800381c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800381e:	88f8      	ldrh	r0, [r7, #6]
 8003820:	893a      	ldrh	r2, [r7, #8]
 8003822:	8979      	ldrh	r1, [r7, #10]
 8003824:	697b      	ldr	r3, [r7, #20]
 8003826:	9301      	str	r3, [sp, #4]
 8003828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	4603      	mov	r3, r0
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 fb44 	bl	8003ebc <I2C_RequestMemoryWrite>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d052      	beq.n	80038e0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800383a:	2301      	movs	r3, #1
 800383c:	e081      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800383e:	697a      	ldr	r2, [r7, #20]
 8003840:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003842:	68f8      	ldr	r0, [r7, #12]
 8003844:	f000 fdd2 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003848:	4603      	mov	r3, r0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d00d      	beq.n	800386a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003852:	2b04      	cmp	r3, #4
 8003854:	d107      	bne.n	8003866 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003864:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e06b      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800386e:	781a      	ldrb	r2, [r3, #0]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800387a:	1c5a      	adds	r2, r3, #1
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003884:	3b01      	subs	r3, #1
 8003886:	b29a      	uxth	r2, r3
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003890:	b29b      	uxth	r3, r3
 8003892:	3b01      	subs	r3, #1
 8003894:	b29a      	uxth	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	695b      	ldr	r3, [r3, #20]
 80038a0:	f003 0304 	and.w	r3, r3, #4
 80038a4:	2b04      	cmp	r3, #4
 80038a6:	d11b      	bne.n	80038e0 <HAL_I2C_Mem_Write+0x180>
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d017      	beq.n	80038e0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b4:	781a      	ldrb	r2, [r3, #0]
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c0:	1c5a      	adds	r2, r3, #1
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038ca:	3b01      	subs	r3, #1
 80038cc:	b29a      	uxth	r2, r3
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	3b01      	subs	r3, #1
 80038da:	b29a      	uxth	r2, r3
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d1aa      	bne.n	800383e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038e8:	697a      	ldr	r2, [r7, #20]
 80038ea:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038ec:	68f8      	ldr	r0, [r7, #12]
 80038ee:	f000 fdc5 	bl	800447c <I2C_WaitOnBTFFlagUntilTimeout>
 80038f2:	4603      	mov	r3, r0
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00d      	beq.n	8003914 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038fc:	2b04      	cmp	r3, #4
 80038fe:	d107      	bne.n	8003910 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	681a      	ldr	r2, [r3, #0]
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800390e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003910:	2301      	movs	r3, #1
 8003912:	e016      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003922:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2220      	movs	r2, #32
 8003928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	2200      	movs	r2, #0
 8003938:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800393c:	2300      	movs	r3, #0
 800393e:	e000      	b.n	8003942 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003940:	2302      	movs	r3, #2
  }
}
 8003942:	4618      	mov	r0, r3
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	00100002 	.word	0x00100002
 8003950:	ffff0000 	.word	0xffff0000

08003954 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b08c      	sub	sp, #48	; 0x30
 8003958:	af02      	add	r7, sp, #8
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	4608      	mov	r0, r1
 800395e:	4611      	mov	r1, r2
 8003960:	461a      	mov	r2, r3
 8003962:	4603      	mov	r3, r0
 8003964:	817b      	strh	r3, [r7, #10]
 8003966:	460b      	mov	r3, r1
 8003968:	813b      	strh	r3, [r7, #8]
 800396a:	4613      	mov	r3, r2
 800396c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800396e:	f7fe ff29 	bl	80027c4 <HAL_GetTick>
 8003972:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800397a:	b2db      	uxtb	r3, r3
 800397c:	2b20      	cmp	r3, #32
 800397e:	f040 8214 	bne.w	8003daa <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	2319      	movs	r3, #25
 8003988:	2201      	movs	r2, #1
 800398a:	497b      	ldr	r1, [pc, #492]	; (8003b78 <HAL_I2C_Mem_Read+0x224>)
 800398c:	68f8      	ldr	r0, [r7, #12]
 800398e:	f000 fc13 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003998:	2302      	movs	r3, #2
 800399a:	e207      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d101      	bne.n	80039aa <HAL_I2C_Mem_Read+0x56>
 80039a6:	2302      	movs	r3, #2
 80039a8:	e200      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2201      	movs	r2, #1
 80039ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f003 0301 	and.w	r3, r3, #1
 80039bc:	2b01      	cmp	r3, #1
 80039be:	d007      	beq.n	80039d0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0201 	orr.w	r2, r2, #1
 80039ce:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80039de:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2222      	movs	r2, #34	; 0x22
 80039e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2240      	movs	r2, #64	; 0x40
 80039ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2200      	movs	r2, #0
 80039f4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80039fa:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a00:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	4a5b      	ldr	r2, [pc, #364]	; (8003b7c <HAL_I2C_Mem_Read+0x228>)
 8003a10:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a12:	88f8      	ldrh	r0, [r7, #6]
 8003a14:	893a      	ldrh	r2, [r7, #8]
 8003a16:	8979      	ldrh	r1, [r7, #10]
 8003a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a1a:	9301      	str	r3, [sp, #4]
 8003a1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a1e:	9300      	str	r3, [sp, #0]
 8003a20:	4603      	mov	r3, r0
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 fae0 	bl	8003fe8 <I2C_RequestMemoryRead>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e1bc      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d113      	bne.n	8003a62 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	623b      	str	r3, [r7, #32]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	623b      	str	r3, [r7, #32]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	699b      	ldr	r3, [r3, #24]
 8003a4c:	623b      	str	r3, [r7, #32]
 8003a4e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	e190      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a66:	2b01      	cmp	r3, #1
 8003a68:	d11b      	bne.n	8003aa2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	681a      	ldr	r2, [r3, #0]
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a78:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61fb      	str	r3, [r7, #28]
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	695b      	ldr	r3, [r3, #20]
 8003a84:	61fb      	str	r3, [r7, #28]
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	699b      	ldr	r3, [r3, #24]
 8003a8c:	61fb      	str	r3, [r7, #28]
 8003a8e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	681a      	ldr	r2, [r3, #0]
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a9e:	601a      	str	r2, [r3, #0]
 8003aa0:	e170      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d11b      	bne.n	8003ae2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	681a      	ldr	r2, [r3, #0]
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ab8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ac8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003aca:	2300      	movs	r3, #0
 8003acc:	61bb      	str	r3, [r7, #24]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	61bb      	str	r3, [r7, #24]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	699b      	ldr	r3, [r3, #24]
 8003adc:	61bb      	str	r3, [r7, #24]
 8003ade:	69bb      	ldr	r3, [r7, #24]
 8003ae0:	e150      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	617b      	str	r3, [r7, #20]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	695b      	ldr	r3, [r3, #20]
 8003aec:	617b      	str	r3, [r7, #20]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	699b      	ldr	r3, [r3, #24]
 8003af4:	617b      	str	r3, [r7, #20]
 8003af6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003af8:	e144      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003afe:	2b03      	cmp	r3, #3
 8003b00:	f200 80f1 	bhi.w	8003ce6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	d123      	bne.n	8003b54 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fcfb 	bl	800450c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b16:	4603      	mov	r3, r0
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d001      	beq.n	8003b20 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	e145      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	691a      	ldr	r2, [r3, #16]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2a:	b2d2      	uxtb	r2, r2
 8003b2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b32:	1c5a      	adds	r2, r3, #1
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b3c:	3b01      	subs	r3, #1
 8003b3e:	b29a      	uxth	r2, r3
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	3b01      	subs	r3, #1
 8003b4c:	b29a      	uxth	r2, r3
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b52:	e117      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b58:	2b02      	cmp	r3, #2
 8003b5a:	d14e      	bne.n	8003bfa <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	9300      	str	r3, [sp, #0]
 8003b60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b62:	2200      	movs	r2, #0
 8003b64:	4906      	ldr	r1, [pc, #24]	; (8003b80 <HAL_I2C_Mem_Read+0x22c>)
 8003b66:	68f8      	ldr	r0, [r7, #12]
 8003b68:	f000 fb26 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d008      	beq.n	8003b84 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e11a      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
 8003b76:	bf00      	nop
 8003b78:	00100002 	.word	0x00100002
 8003b7c:	ffff0000 	.word	0xffff0000
 8003b80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681a      	ldr	r2, [r3, #0]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	691a      	ldr	r2, [r3, #16]
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba6:	1c5a      	adds	r2, r3, #1
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	b29a      	uxth	r2, r3
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bbc:	b29b      	uxth	r3, r3
 8003bbe:	3b01      	subs	r3, #1
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	691a      	ldr	r2, [r3, #16]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd0:	b2d2      	uxtb	r2, r2
 8003bd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd8:	1c5a      	adds	r2, r3, #1
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003be2:	3b01      	subs	r3, #1
 8003be4:	b29a      	uxth	r2, r3
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bee:	b29b      	uxth	r3, r3
 8003bf0:	3b01      	subs	r3, #1
 8003bf2:	b29a      	uxth	r2, r3
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bf8:	e0c4      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfc:	9300      	str	r3, [sp, #0]
 8003bfe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c00:	2200      	movs	r2, #0
 8003c02:	496c      	ldr	r1, [pc, #432]	; (8003db4 <HAL_I2C_Mem_Read+0x460>)
 8003c04:	68f8      	ldr	r0, [r7, #12]
 8003c06:	f000 fad7 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d001      	beq.n	8003c14 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0cb      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681a      	ldr	r2, [r3, #0]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	691a      	ldr	r2, [r3, #16]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c2e:	b2d2      	uxtb	r2, r2
 8003c30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c36:	1c5a      	adds	r2, r3, #1
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c4c:	b29b      	uxth	r3, r3
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	b29a      	uxth	r2, r3
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c5c:	2200      	movs	r2, #0
 8003c5e:	4955      	ldr	r1, [pc, #340]	; (8003db4 <HAL_I2C_Mem_Read+0x460>)
 8003c60:	68f8      	ldr	r0, [r7, #12]
 8003c62:	f000 faa9 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003c66:	4603      	mov	r3, r0
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d001      	beq.n	8003c70 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	e09d      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	691a      	ldr	r2, [r3, #16]
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c92:	1c5a      	adds	r2, r3, #1
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c98:	68fb      	ldr	r3, [r7, #12]
 8003c9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29a      	uxth	r2, r3
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ca8:	b29b      	uxth	r3, r3
 8003caa:	3b01      	subs	r3, #1
 8003cac:	b29a      	uxth	r2, r3
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	691a      	ldr	r2, [r3, #16]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cbc:	b2d2      	uxtb	r2, r2
 8003cbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cc4:	1c5a      	adds	r2, r3, #1
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	b29a      	uxth	r2, r3
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29a      	uxth	r2, r3
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003ce4:	e04e      	b.n	8003d84 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ce6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ce8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003cea:	68f8      	ldr	r0, [r7, #12]
 8003cec:	f000 fc0e 	bl	800450c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d001      	beq.n	8003cfa <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003cf6:	2301      	movs	r3, #1
 8003cf8:	e058      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	691a      	ldr	r2, [r3, #16]
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d04:	b2d2      	uxtb	r2, r2
 8003d06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	1c5a      	adds	r2, r3, #1
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d16:	3b01      	subs	r3, #1
 8003d18:	b29a      	uxth	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	3b01      	subs	r3, #1
 8003d26:	b29a      	uxth	r2, r3
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	695b      	ldr	r3, [r3, #20]
 8003d32:	f003 0304 	and.w	r3, r3, #4
 8003d36:	2b04      	cmp	r3, #4
 8003d38:	d124      	bne.n	8003d84 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d3e:	2b03      	cmp	r3, #3
 8003d40:	d107      	bne.n	8003d52 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	681a      	ldr	r2, [r3, #0]
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003d50:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	691a      	ldr	r2, [r3, #16]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	1c5a      	adds	r2, r3, #1
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d7a:	b29b      	uxth	r3, r3
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	b29a      	uxth	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	f47f aeb6 	bne.w	8003afa <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	2220      	movs	r2, #32
 8003d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2200      	movs	r2, #0
 8003da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003da6:	2300      	movs	r3, #0
 8003da8:	e000      	b.n	8003dac <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003daa:	2302      	movs	r3, #2
  }
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3728      	adds	r7, #40	; 0x28
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	00010004 	.word	0x00010004

08003db8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b088      	sub	sp, #32
 8003dbc:	af02      	add	r7, sp, #8
 8003dbe:	60f8      	str	r0, [r7, #12]
 8003dc0:	607a      	str	r2, [r7, #4]
 8003dc2:	603b      	str	r3, [r7, #0]
 8003dc4:	460b      	mov	r3, r1
 8003dc6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dcc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	2b08      	cmp	r3, #8
 8003dd2:	d006      	beq.n	8003de2 <I2C_MasterRequestWrite+0x2a>
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	2b01      	cmp	r3, #1
 8003dd8:	d003      	beq.n	8003de2 <I2C_MasterRequestWrite+0x2a>
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003de0:	d108      	bne.n	8003df4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	681a      	ldr	r2, [r3, #0]
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003df0:	601a      	str	r2, [r3, #0]
 8003df2:	e00b      	b.n	8003e0c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df8:	2b12      	cmp	r3, #18
 8003dfa:	d107      	bne.n	8003e0c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681a      	ldr	r2, [r3, #0]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e0a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	9300      	str	r3, [sp, #0]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2200      	movs	r2, #0
 8003e14:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e18:	68f8      	ldr	r0, [r7, #12]
 8003e1a:	f000 f9cd 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00d      	beq.n	8003e40 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e2e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003e32:	d103      	bne.n	8003e3c <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e3a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003e3c:	2303      	movs	r3, #3
 8003e3e:	e035      	b.n	8003eac <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	691b      	ldr	r3, [r3, #16]
 8003e44:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e48:	d108      	bne.n	8003e5c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e4a:	897b      	ldrh	r3, [r7, #10]
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	461a      	mov	r2, r3
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003e58:	611a      	str	r2, [r3, #16]
 8003e5a:	e01b      	b.n	8003e94 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003e5c:	897b      	ldrh	r3, [r7, #10]
 8003e5e:	11db      	asrs	r3, r3, #7
 8003e60:	b2db      	uxtb	r3, r3
 8003e62:	f003 0306 	and.w	r3, r3, #6
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	f063 030f 	orn	r3, r3, #15
 8003e6c:	b2da      	uxtb	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	687a      	ldr	r2, [r7, #4]
 8003e78:	490e      	ldr	r1, [pc, #56]	; (8003eb4 <I2C_MasterRequestWrite+0xfc>)
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f000 fa16 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003e80:	4603      	mov	r3, r0
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d001      	beq.n	8003e8a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e010      	b.n	8003eac <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003e8a:	897b      	ldrh	r3, [r7, #10]
 8003e8c:	b2da      	uxtb	r2, r3
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	687a      	ldr	r2, [r7, #4]
 8003e98:	4907      	ldr	r1, [pc, #28]	; (8003eb8 <I2C_MasterRequestWrite+0x100>)
 8003e9a:	68f8      	ldr	r0, [r7, #12]
 8003e9c:	f000 fa06 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d001      	beq.n	8003eaa <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e000      	b.n	8003eac <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	00010008 	.word	0x00010008
 8003eb8:	00010002 	.word	0x00010002

08003ebc <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b088      	sub	sp, #32
 8003ec0:	af02      	add	r7, sp, #8
 8003ec2:	60f8      	str	r0, [r7, #12]
 8003ec4:	4608      	mov	r0, r1
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	461a      	mov	r2, r3
 8003eca:	4603      	mov	r3, r0
 8003ecc:	817b      	strh	r3, [r7, #10]
 8003ece:	460b      	mov	r3, r1
 8003ed0:	813b      	strh	r3, [r7, #8]
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ee4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ee8:	9300      	str	r3, [sp, #0]
 8003eea:	6a3b      	ldr	r3, [r7, #32]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003ef2:	68f8      	ldr	r0, [r7, #12]
 8003ef4:	f000 f960 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d00d      	beq.n	8003f1a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003f0c:	d103      	bne.n	8003f16 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f14:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003f16:	2303      	movs	r3, #3
 8003f18:	e05f      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003f1a:	897b      	ldrh	r3, [r7, #10]
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003f28:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2c:	6a3a      	ldr	r2, [r7, #32]
 8003f2e:	492d      	ldr	r1, [pc, #180]	; (8003fe4 <I2C_RequestMemoryWrite+0x128>)
 8003f30:	68f8      	ldr	r0, [r7, #12]
 8003f32:	f000 f9bb 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003f36:	4603      	mov	r3, r0
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d001      	beq.n	8003f40 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e04c      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003f40:	2300      	movs	r3, #0
 8003f42:	617b      	str	r3, [r7, #20]
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	699b      	ldr	r3, [r3, #24]
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f58:	6a39      	ldr	r1, [r7, #32]
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 fa46 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003f60:	4603      	mov	r3, r0
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00d      	beq.n	8003f82 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	2b04      	cmp	r3, #4
 8003f6c:	d107      	bne.n	8003f7e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f7c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e02b      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f82:	88fb      	ldrh	r3, [r7, #6]
 8003f84:	2b01      	cmp	r3, #1
 8003f86:	d105      	bne.n	8003f94 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f88:	893b      	ldrh	r3, [r7, #8]
 8003f8a:	b2da      	uxtb	r2, r3
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	611a      	str	r2, [r3, #16]
 8003f92:	e021      	b.n	8003fd8 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f94:	893b      	ldrh	r3, [r7, #8]
 8003f96:	0a1b      	lsrs	r3, r3, #8
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	b2da      	uxtb	r2, r3
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003fa4:	6a39      	ldr	r1, [r7, #32]
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f000 fa20 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d00d      	beq.n	8003fce <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fb6:	2b04      	cmp	r3, #4
 8003fb8:	d107      	bne.n	8003fca <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003fc8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e005      	b.n	8003fda <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003fce:	893b      	ldrh	r3, [r7, #8]
 8003fd0:	b2da      	uxtb	r2, r3
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003fd8:	2300      	movs	r3, #0
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	00010002 	.word	0x00010002

08003fe8 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b088      	sub	sp, #32
 8003fec:	af02      	add	r7, sp, #8
 8003fee:	60f8      	str	r0, [r7, #12]
 8003ff0:	4608      	mov	r0, r1
 8003ff2:	4611      	mov	r1, r2
 8003ff4:	461a      	mov	r2, r3
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	817b      	strh	r3, [r7, #10]
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	813b      	strh	r3, [r7, #8]
 8003ffe:	4613      	mov	r3, r2
 8004000:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004010:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004020:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004024:	9300      	str	r3, [sp, #0]
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	2200      	movs	r2, #0
 800402a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800402e:	68f8      	ldr	r0, [r7, #12]
 8004030:	f000 f8c2 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8004034:	4603      	mov	r3, r0
 8004036:	2b00      	cmp	r3, #0
 8004038:	d00d      	beq.n	8004056 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004044:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004048:	d103      	bne.n	8004052 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004050:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004052:	2303      	movs	r3, #3
 8004054:	e0aa      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004056:	897b      	ldrh	r3, [r7, #10]
 8004058:	b2db      	uxtb	r3, r3
 800405a:	461a      	mov	r2, r3
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004064:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	6a3a      	ldr	r2, [r7, #32]
 800406a:	4952      	ldr	r1, [pc, #328]	; (80041b4 <I2C_RequestMemoryRead+0x1cc>)
 800406c:	68f8      	ldr	r0, [r7, #12]
 800406e:	f000 f91d 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e097      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407c:	2300      	movs	r3, #0
 800407e:	617b      	str	r3, [r7, #20]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	695b      	ldr	r3, [r3, #20]
 8004086:	617b      	str	r3, [r7, #20]
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	699b      	ldr	r3, [r3, #24]
 800408e:	617b      	str	r3, [r7, #20]
 8004090:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004092:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004094:	6a39      	ldr	r1, [r7, #32]
 8004096:	68f8      	ldr	r0, [r7, #12]
 8004098:	f000 f9a8 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d00d      	beq.n	80040be <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a6:	2b04      	cmp	r3, #4
 80040a8:	d107      	bne.n	80040ba <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040b8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	e076      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80040be:	88fb      	ldrh	r3, [r7, #6]
 80040c0:	2b01      	cmp	r3, #1
 80040c2:	d105      	bne.n	80040d0 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040c4:	893b      	ldrh	r3, [r7, #8]
 80040c6:	b2da      	uxtb	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	611a      	str	r2, [r3, #16]
 80040ce:	e021      	b.n	8004114 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80040d0:	893b      	ldrh	r3, [r7, #8]
 80040d2:	0a1b      	lsrs	r3, r3, #8
 80040d4:	b29b      	uxth	r3, r3
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e0:	6a39      	ldr	r1, [r7, #32]
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 f982 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00d      	beq.n	800410a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	2b04      	cmp	r3, #4
 80040f4:	d107      	bne.n	8004106 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681a      	ldr	r2, [r3, #0]
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004104:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	e050      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800410a:	893b      	ldrh	r3, [r7, #8]
 800410c:	b2da      	uxtb	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004114:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004116:	6a39      	ldr	r1, [r7, #32]
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f000 f967 	bl	80043ec <I2C_WaitOnTXEFlagUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d00d      	beq.n	8004140 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004128:	2b04      	cmp	r3, #4
 800412a:	d107      	bne.n	800413c <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800413a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	e035      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800414e:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004152:	9300      	str	r3, [sp, #0]
 8004154:	6a3b      	ldr	r3, [r7, #32]
 8004156:	2200      	movs	r2, #0
 8004158:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800415c:	68f8      	ldr	r0, [r7, #12]
 800415e:	f000 f82b 	bl	80041b8 <I2C_WaitOnFlagUntilTimeout>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d00d      	beq.n	8004184 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004172:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004176:	d103      	bne.n	8004180 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800417e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004180:	2303      	movs	r3, #3
 8004182:	e013      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004184:	897b      	ldrh	r3, [r7, #10]
 8004186:	b2db      	uxtb	r3, r3
 8004188:	f043 0301 	orr.w	r3, r3, #1
 800418c:	b2da      	uxtb	r2, r3
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004194:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004196:	6a3a      	ldr	r2, [r7, #32]
 8004198:	4906      	ldr	r1, [pc, #24]	; (80041b4 <I2C_RequestMemoryRead+0x1cc>)
 800419a:	68f8      	ldr	r0, [r7, #12]
 800419c:	f000 f886 	bl	80042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80041a0:	4603      	mov	r3, r0
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d001      	beq.n	80041aa <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 80041a6:	2301      	movs	r3, #1
 80041a8:	e000      	b.n	80041ac <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	00010002 	.word	0x00010002

080041b8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	603b      	str	r3, [r7, #0]
 80041c4:	4613      	mov	r3, r2
 80041c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80041c8:	e048      	b.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041d0:	d044      	beq.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041d2:	f7fe faf7 	bl	80027c4 <HAL_GetTick>
 80041d6:	4602      	mov	r2, r0
 80041d8:	69bb      	ldr	r3, [r7, #24]
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	683a      	ldr	r2, [r7, #0]
 80041de:	429a      	cmp	r2, r3
 80041e0:	d302      	bcc.n	80041e8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d139      	bne.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	0c1b      	lsrs	r3, r3, #16
 80041ec:	b2db      	uxtb	r3, r3
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d10d      	bne.n	800420e <I2C_WaitOnFlagUntilTimeout+0x56>
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	43da      	mvns	r2, r3
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	4013      	ands	r3, r2
 80041fe:	b29b      	uxth	r3, r3
 8004200:	2b00      	cmp	r3, #0
 8004202:	bf0c      	ite	eq
 8004204:	2301      	moveq	r3, #1
 8004206:	2300      	movne	r3, #0
 8004208:	b2db      	uxtb	r3, r3
 800420a:	461a      	mov	r2, r3
 800420c:	e00c      	b.n	8004228 <I2C_WaitOnFlagUntilTimeout+0x70>
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	699b      	ldr	r3, [r3, #24]
 8004214:	43da      	mvns	r2, r3
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	4013      	ands	r3, r2
 800421a:	b29b      	uxth	r3, r3
 800421c:	2b00      	cmp	r3, #0
 800421e:	bf0c      	ite	eq
 8004220:	2301      	moveq	r3, #1
 8004222:	2300      	movne	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	461a      	mov	r2, r3
 8004228:	79fb      	ldrb	r3, [r7, #7]
 800422a:	429a      	cmp	r2, r3
 800422c:	d116      	bne.n	800425c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2200      	movs	r2, #0
 8004232:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2220      	movs	r2, #32
 8004238:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	2200      	movs	r2, #0
 8004240:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004248:	f043 0220 	orr.w	r2, r3, #32
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	2200      	movs	r2, #0
 8004254:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	e023      	b.n	80042a4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	0c1b      	lsrs	r3, r3, #16
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b01      	cmp	r3, #1
 8004264:	d10d      	bne.n	8004282 <I2C_WaitOnFlagUntilTimeout+0xca>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	695b      	ldr	r3, [r3, #20]
 800426c:	43da      	mvns	r2, r3
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	4013      	ands	r3, r2
 8004272:	b29b      	uxth	r3, r3
 8004274:	2b00      	cmp	r3, #0
 8004276:	bf0c      	ite	eq
 8004278:	2301      	moveq	r3, #1
 800427a:	2300      	movne	r3, #0
 800427c:	b2db      	uxtb	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	e00c      	b.n	800429c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	43da      	mvns	r2, r3
 800428a:	68bb      	ldr	r3, [r7, #8]
 800428c:	4013      	ands	r3, r2
 800428e:	b29b      	uxth	r3, r3
 8004290:	2b00      	cmp	r3, #0
 8004292:	bf0c      	ite	eq
 8004294:	2301      	moveq	r3, #1
 8004296:	2300      	movne	r3, #0
 8004298:	b2db      	uxtb	r3, r3
 800429a:	461a      	mov	r2, r3
 800429c:	79fb      	ldrb	r3, [r7, #7]
 800429e:	429a      	cmp	r2, r3
 80042a0:	d093      	beq.n	80041ca <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a2:	2300      	movs	r3, #0
}
 80042a4:	4618      	mov	r0, r3
 80042a6:	3710      	adds	r7, #16
 80042a8:	46bd      	mov	sp, r7
 80042aa:	bd80      	pop	{r7, pc}

080042ac <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b084      	sub	sp, #16
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	60f8      	str	r0, [r7, #12]
 80042b4:	60b9      	str	r1, [r7, #8]
 80042b6:	607a      	str	r2, [r7, #4]
 80042b8:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80042ba:	e071      	b.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	695b      	ldr	r3, [r3, #20]
 80042c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80042c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80042ca:	d123      	bne.n	8004314 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80042da:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80042e4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	2200      	movs	r2, #0
 80042ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	2220      	movs	r2, #32
 80042f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004300:	f043 0204 	orr.w	r2, r3, #4
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2200      	movs	r2, #0
 800430c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004310:	2301      	movs	r3, #1
 8004312:	e067      	b.n	80043e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800431a:	d041      	beq.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800431c:	f7fe fa52 	bl	80027c4 <HAL_GetTick>
 8004320:	4602      	mov	r2, r0
 8004322:	683b      	ldr	r3, [r7, #0]
 8004324:	1ad3      	subs	r3, r2, r3
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	429a      	cmp	r2, r3
 800432a:	d302      	bcc.n	8004332 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d136      	bne.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	0c1b      	lsrs	r3, r3, #16
 8004336:	b2db      	uxtb	r3, r3
 8004338:	2b01      	cmp	r3, #1
 800433a:	d10c      	bne.n	8004356 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	695b      	ldr	r3, [r3, #20]
 8004342:	43da      	mvns	r2, r3
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	4013      	ands	r3, r2
 8004348:	b29b      	uxth	r3, r3
 800434a:	2b00      	cmp	r3, #0
 800434c:	bf14      	ite	ne
 800434e:	2301      	movne	r3, #1
 8004350:	2300      	moveq	r3, #0
 8004352:	b2db      	uxtb	r3, r3
 8004354:	e00b      	b.n	800436e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	699b      	ldr	r3, [r3, #24]
 800435c:	43da      	mvns	r2, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	4013      	ands	r3, r2
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	bf14      	ite	ne
 8004368:	2301      	movne	r3, #1
 800436a:	2300      	moveq	r3, #0
 800436c:	b2db      	uxtb	r3, r3
 800436e:	2b00      	cmp	r3, #0
 8004370:	d016      	beq.n	80043a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800438c:	f043 0220 	orr.w	r2, r3, #32
 8004390:	68fb      	ldr	r3, [r7, #12]
 8004392:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	2200      	movs	r2, #0
 8004398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	e021      	b.n	80043e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80043a0:	68bb      	ldr	r3, [r7, #8]
 80043a2:	0c1b      	lsrs	r3, r3, #16
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	2b01      	cmp	r3, #1
 80043a8:	d10c      	bne.n	80043c4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	695b      	ldr	r3, [r3, #20]
 80043b0:	43da      	mvns	r2, r3
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	4013      	ands	r3, r2
 80043b6:	b29b      	uxth	r3, r3
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	bf14      	ite	ne
 80043bc:	2301      	movne	r3, #1
 80043be:	2300      	moveq	r3, #0
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	e00b      	b.n	80043dc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	699b      	ldr	r3, [r3, #24]
 80043ca:	43da      	mvns	r2, r3
 80043cc:	68bb      	ldr	r3, [r7, #8]
 80043ce:	4013      	ands	r3, r2
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	bf14      	ite	ne
 80043d6:	2301      	movne	r3, #1
 80043d8:	2300      	moveq	r3, #0
 80043da:	b2db      	uxtb	r3, r3
 80043dc:	2b00      	cmp	r3, #0
 80043de:	f47f af6d 	bne.w	80042bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3710      	adds	r7, #16
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b084      	sub	sp, #16
 80043f0:	af00      	add	r7, sp, #0
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043f8:	e034      	b.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043fa:	68f8      	ldr	r0, [r7, #12]
 80043fc:	f000 f8e3 	bl	80045c6 <I2C_IsAcknowledgeFailed>
 8004400:	4603      	mov	r3, r0
 8004402:	2b00      	cmp	r3, #0
 8004404:	d001      	beq.n	800440a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e034      	b.n	8004474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800440a:	68bb      	ldr	r3, [r7, #8]
 800440c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004410:	d028      	beq.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004412:	f7fe f9d7 	bl	80027c4 <HAL_GetTick>
 8004416:	4602      	mov	r2, r0
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	1ad3      	subs	r3, r2, r3
 800441c:	68ba      	ldr	r2, [r7, #8]
 800441e:	429a      	cmp	r2, r3
 8004420:	d302      	bcc.n	8004428 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004422:	68bb      	ldr	r3, [r7, #8]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d11d      	bne.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	695b      	ldr	r3, [r3, #20]
 800442e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004432:	2b80      	cmp	r3, #128	; 0x80
 8004434:	d016      	beq.n	8004464 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2220      	movs	r2, #32
 8004440:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2200      	movs	r2, #0
 8004448:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	f043 0220 	orr.w	r2, r3, #32
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004460:	2301      	movs	r3, #1
 8004462:	e007      	b.n	8004474 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800446e:	2b80      	cmp	r3, #128	; 0x80
 8004470:	d1c3      	bne.n	80043fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3710      	adds	r7, #16
 8004478:	46bd      	mov	sp, r7
 800447a:	bd80      	pop	{r7, pc}

0800447c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800447c:	b580      	push	{r7, lr}
 800447e:	b084      	sub	sp, #16
 8004480:	af00      	add	r7, sp, #0
 8004482:	60f8      	str	r0, [r7, #12]
 8004484:	60b9      	str	r1, [r7, #8]
 8004486:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004488:	e034      	b.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800448a:	68f8      	ldr	r0, [r7, #12]
 800448c:	f000 f89b 	bl	80045c6 <I2C_IsAcknowledgeFailed>
 8004490:	4603      	mov	r3, r0
 8004492:	2b00      	cmp	r3, #0
 8004494:	d001      	beq.n	800449a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e034      	b.n	8004504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a0:	d028      	beq.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044a2:	f7fe f98f 	bl	80027c4 <HAL_GetTick>
 80044a6:	4602      	mov	r2, r0
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	1ad3      	subs	r3, r2, r3
 80044ac:	68ba      	ldr	r2, [r7, #8]
 80044ae:	429a      	cmp	r2, r3
 80044b0:	d302      	bcc.n	80044b8 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d11d      	bne.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	695b      	ldr	r3, [r3, #20]
 80044be:	f003 0304 	and.w	r3, r3, #4
 80044c2:	2b04      	cmp	r3, #4
 80044c4:	d016      	beq.n	80044f4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	2200      	movs	r2, #0
 80044ca:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	2220      	movs	r2, #32
 80044d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	f043 0220 	orr.w	r2, r3, #32
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80044f0:	2301      	movs	r3, #1
 80044f2:	e007      	b.n	8004504 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b04      	cmp	r3, #4
 8004500:	d1c3      	bne.n	800448a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004502:	2300      	movs	r3, #0
}
 8004504:	4618      	mov	r0, r3
 8004506:	3710      	adds	r7, #16
 8004508:	46bd      	mov	sp, r7
 800450a:	bd80      	pop	{r7, pc}

0800450c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b084      	sub	sp, #16
 8004510:	af00      	add	r7, sp, #0
 8004512:	60f8      	str	r0, [r7, #12]
 8004514:	60b9      	str	r1, [r7, #8]
 8004516:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004518:	e049      	b.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695b      	ldr	r3, [r3, #20]
 8004520:	f003 0310 	and.w	r3, r3, #16
 8004524:	2b10      	cmp	r3, #16
 8004526:	d119      	bne.n	800455c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0210 	mvn.w	r2, #16
 8004530:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2200      	movs	r2, #0
 8004536:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2220      	movs	r2, #32
 800453c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	2200      	movs	r2, #0
 8004544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004558:	2301      	movs	r3, #1
 800455a:	e030      	b.n	80045be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800455c:	f7fe f932 	bl	80027c4 <HAL_GetTick>
 8004560:	4602      	mov	r2, r0
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	1ad3      	subs	r3, r2, r3
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	429a      	cmp	r2, r3
 800456a:	d302      	bcc.n	8004572 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b00      	cmp	r3, #0
 8004570:	d11d      	bne.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	695b      	ldr	r3, [r3, #20]
 8004578:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800457c:	2b40      	cmp	r3, #64	; 0x40
 800457e:	d016      	beq.n	80045ae <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2200      	movs	r2, #0
 8004584:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2220      	movs	r2, #32
 800458a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	2200      	movs	r2, #0
 8004592:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800459a:	f043 0220 	orr.w	r2, r3, #32
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e007      	b.n	80045be <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695b      	ldr	r3, [r3, #20]
 80045b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b8:	2b40      	cmp	r3, #64	; 0x40
 80045ba:	d1ae      	bne.n	800451a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80045bc:	2300      	movs	r3, #0
}
 80045be:	4618      	mov	r0, r3
 80045c0:	3710      	adds	r7, #16
 80045c2:	46bd      	mov	sp, r7
 80045c4:	bd80      	pop	{r7, pc}

080045c6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b083      	sub	sp, #12
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	695b      	ldr	r3, [r3, #20]
 80045d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80045dc:	d11b      	bne.n	8004616 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80045e6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	2200      	movs	r2, #0
 80045ec:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	2220      	movs	r2, #32
 80045f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004602:	f043 0204 	orr.w	r2, r3, #4
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	2200      	movs	r2, #0
 800460e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004612:	2301      	movs	r3, #1
 8004614:	e000      	b.n	8004618 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004616:	2300      	movs	r3, #0
}
 8004618:	4618      	mov	r0, r3
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b086      	sub	sp, #24
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e267      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f003 0301 	and.w	r3, r3, #1
 800463e:	2b00      	cmp	r3, #0
 8004640:	d075      	beq.n	800472e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004642:	4b88      	ldr	r3, [pc, #544]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f003 030c 	and.w	r3, r3, #12
 800464a:	2b04      	cmp	r3, #4
 800464c:	d00c      	beq.n	8004668 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800464e:	4b85      	ldr	r3, [pc, #532]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004650:	689b      	ldr	r3, [r3, #8]
 8004652:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004656:	2b08      	cmp	r3, #8
 8004658:	d112      	bne.n	8004680 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800465a:	4b82      	ldr	r3, [pc, #520]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004662:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004666:	d10b      	bne.n	8004680 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004668:	4b7e      	ldr	r3, [pc, #504]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d05b      	beq.n	800472c <HAL_RCC_OscConfig+0x108>
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	685b      	ldr	r3, [r3, #4]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d157      	bne.n	800472c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800467c:	2301      	movs	r3, #1
 800467e:	e242      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004688:	d106      	bne.n	8004698 <HAL_RCC_OscConfig+0x74>
 800468a:	4b76      	ldr	r3, [pc, #472]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a75      	ldr	r2, [pc, #468]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004690:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004694:	6013      	str	r3, [r2, #0]
 8004696:	e01d      	b.n	80046d4 <HAL_RCC_OscConfig+0xb0>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	685b      	ldr	r3, [r3, #4]
 800469c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80046a0:	d10c      	bne.n	80046bc <HAL_RCC_OscConfig+0x98>
 80046a2:	4b70      	ldr	r3, [pc, #448]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	4a6f      	ldr	r2, [pc, #444]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80046ac:	6013      	str	r3, [r2, #0]
 80046ae:	4b6d      	ldr	r3, [pc, #436]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	4a6c      	ldr	r2, [pc, #432]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80046b8:	6013      	str	r3, [r2, #0]
 80046ba:	e00b      	b.n	80046d4 <HAL_RCC_OscConfig+0xb0>
 80046bc:	4b69      	ldr	r3, [pc, #420]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	4a68      	ldr	r2, [pc, #416]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80046c6:	6013      	str	r3, [r2, #0]
 80046c8:	4b66      	ldr	r3, [pc, #408]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a65      	ldr	r2, [pc, #404]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80046d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d013      	beq.n	8004704 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046dc:	f7fe f872 	bl	80027c4 <HAL_GetTick>
 80046e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046e2:	e008      	b.n	80046f6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046e4:	f7fe f86e 	bl	80027c4 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	2b64      	cmp	r3, #100	; 0x64
 80046f0:	d901      	bls.n	80046f6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80046f2:	2303      	movs	r3, #3
 80046f4:	e207      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046f6:	4b5b      	ldr	r3, [pc, #364]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d0f0      	beq.n	80046e4 <HAL_RCC_OscConfig+0xc0>
 8004702:	e014      	b.n	800472e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004704:	f7fe f85e 	bl	80027c4 <HAL_GetTick>
 8004708:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800470a:	e008      	b.n	800471e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800470c:	f7fe f85a 	bl	80027c4 <HAL_GetTick>
 8004710:	4602      	mov	r2, r0
 8004712:	693b      	ldr	r3, [r7, #16]
 8004714:	1ad3      	subs	r3, r2, r3
 8004716:	2b64      	cmp	r3, #100	; 0x64
 8004718:	d901      	bls.n	800471e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800471a:	2303      	movs	r3, #3
 800471c:	e1f3      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800471e:	4b51      	ldr	r3, [pc, #324]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004726:	2b00      	cmp	r3, #0
 8004728:	d1f0      	bne.n	800470c <HAL_RCC_OscConfig+0xe8>
 800472a:	e000      	b.n	800472e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800472c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 0302 	and.w	r3, r3, #2
 8004736:	2b00      	cmp	r3, #0
 8004738:	d063      	beq.n	8004802 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800473a:	4b4a      	ldr	r3, [pc, #296]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 800473c:	689b      	ldr	r3, [r3, #8]
 800473e:	f003 030c 	and.w	r3, r3, #12
 8004742:	2b00      	cmp	r3, #0
 8004744:	d00b      	beq.n	800475e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004746:	4b47      	ldr	r3, [pc, #284]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800474e:	2b08      	cmp	r3, #8
 8004750:	d11c      	bne.n	800478c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004752:	4b44      	ldr	r3, [pc, #272]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800475a:	2b00      	cmp	r3, #0
 800475c:	d116      	bne.n	800478c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800475e:	4b41      	ldr	r3, [pc, #260]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 0302 	and.w	r3, r3, #2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d005      	beq.n	8004776 <HAL_RCC_OscConfig+0x152>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	2b01      	cmp	r3, #1
 8004770:	d001      	beq.n	8004776 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e1c7      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004776:	4b3b      	ldr	r3, [pc, #236]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	691b      	ldr	r3, [r3, #16]
 8004782:	00db      	lsls	r3, r3, #3
 8004784:	4937      	ldr	r1, [pc, #220]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004786:	4313      	orrs	r3, r2
 8004788:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800478a:	e03a      	b.n	8004802 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d020      	beq.n	80047d6 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004794:	4b34      	ldr	r3, [pc, #208]	; (8004868 <HAL_RCC_OscConfig+0x244>)
 8004796:	2201      	movs	r2, #1
 8004798:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800479a:	f7fe f813 	bl	80027c4 <HAL_GetTick>
 800479e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047a0:	e008      	b.n	80047b4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047a2:	f7fe f80f 	bl	80027c4 <HAL_GetTick>
 80047a6:	4602      	mov	r2, r0
 80047a8:	693b      	ldr	r3, [r7, #16]
 80047aa:	1ad3      	subs	r3, r2, r3
 80047ac:	2b02      	cmp	r3, #2
 80047ae:	d901      	bls.n	80047b4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80047b0:	2303      	movs	r3, #3
 80047b2:	e1a8      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80047b4:	4b2b      	ldr	r3, [pc, #172]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d0f0      	beq.n	80047a2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80047c0:	4b28      	ldr	r3, [pc, #160]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	00db      	lsls	r3, r3, #3
 80047ce:	4925      	ldr	r1, [pc, #148]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80047d0:	4313      	orrs	r3, r2
 80047d2:	600b      	str	r3, [r1, #0]
 80047d4:	e015      	b.n	8004802 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80047d6:	4b24      	ldr	r3, [pc, #144]	; (8004868 <HAL_RCC_OscConfig+0x244>)
 80047d8:	2200      	movs	r2, #0
 80047da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047dc:	f7fd fff2 	bl	80027c4 <HAL_GetTick>
 80047e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047e2:	e008      	b.n	80047f6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047e4:	f7fd ffee 	bl	80027c4 <HAL_GetTick>
 80047e8:	4602      	mov	r2, r0
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	1ad3      	subs	r3, r2, r3
 80047ee:	2b02      	cmp	r3, #2
 80047f0:	d901      	bls.n	80047f6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80047f2:	2303      	movs	r3, #3
 80047f4:	e187      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047f6:	4b1b      	ldr	r3, [pc, #108]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d1f0      	bne.n	80047e4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f003 0308 	and.w	r3, r3, #8
 800480a:	2b00      	cmp	r3, #0
 800480c:	d036      	beq.n	800487c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	2b00      	cmp	r3, #0
 8004814:	d016      	beq.n	8004844 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004816:	4b15      	ldr	r3, [pc, #84]	; (800486c <HAL_RCC_OscConfig+0x248>)
 8004818:	2201      	movs	r2, #1
 800481a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800481c:	f7fd ffd2 	bl	80027c4 <HAL_GetTick>
 8004820:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004822:	e008      	b.n	8004836 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004824:	f7fd ffce 	bl	80027c4 <HAL_GetTick>
 8004828:	4602      	mov	r2, r0
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	1ad3      	subs	r3, r2, r3
 800482e:	2b02      	cmp	r3, #2
 8004830:	d901      	bls.n	8004836 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004832:	2303      	movs	r3, #3
 8004834:	e167      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004836:	4b0b      	ldr	r3, [pc, #44]	; (8004864 <HAL_RCC_OscConfig+0x240>)
 8004838:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800483a:	f003 0302 	and.w	r3, r3, #2
 800483e:	2b00      	cmp	r3, #0
 8004840:	d0f0      	beq.n	8004824 <HAL_RCC_OscConfig+0x200>
 8004842:	e01b      	b.n	800487c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004844:	4b09      	ldr	r3, [pc, #36]	; (800486c <HAL_RCC_OscConfig+0x248>)
 8004846:	2200      	movs	r2, #0
 8004848:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800484a:	f7fd ffbb 	bl	80027c4 <HAL_GetTick>
 800484e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004850:	e00e      	b.n	8004870 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004852:	f7fd ffb7 	bl	80027c4 <HAL_GetTick>
 8004856:	4602      	mov	r2, r0
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	1ad3      	subs	r3, r2, r3
 800485c:	2b02      	cmp	r3, #2
 800485e:	d907      	bls.n	8004870 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e150      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
 8004864:	40023800 	.word	0x40023800
 8004868:	42470000 	.word	0x42470000
 800486c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004870:	4b88      	ldr	r3, [pc, #544]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004872:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004874:	f003 0302 	and.w	r3, r3, #2
 8004878:	2b00      	cmp	r3, #0
 800487a:	d1ea      	bne.n	8004852 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	f003 0304 	and.w	r3, r3, #4
 8004884:	2b00      	cmp	r3, #0
 8004886:	f000 8097 	beq.w	80049b8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800488a:	2300      	movs	r3, #0
 800488c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800488e:	4b81      	ldr	r3, [pc, #516]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004892:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004896:	2b00      	cmp	r3, #0
 8004898:	d10f      	bne.n	80048ba <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800489a:	2300      	movs	r3, #0
 800489c:	60bb      	str	r3, [r7, #8]
 800489e:	4b7d      	ldr	r3, [pc, #500]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80048a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a2:	4a7c      	ldr	r2, [pc, #496]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80048a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048a8:	6413      	str	r3, [r2, #64]	; 0x40
 80048aa:	4b7a      	ldr	r3, [pc, #488]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80048ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048b2:	60bb      	str	r3, [r7, #8]
 80048b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80048b6:	2301      	movs	r3, #1
 80048b8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ba:	4b77      	ldr	r3, [pc, #476]	; (8004a98 <HAL_RCC_OscConfig+0x474>)
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d118      	bne.n	80048f8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80048c6:	4b74      	ldr	r3, [pc, #464]	; (8004a98 <HAL_RCC_OscConfig+0x474>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	4a73      	ldr	r2, [pc, #460]	; (8004a98 <HAL_RCC_OscConfig+0x474>)
 80048cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80048d2:	f7fd ff77 	bl	80027c4 <HAL_GetTick>
 80048d6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048d8:	e008      	b.n	80048ec <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80048da:	f7fd ff73 	bl	80027c4 <HAL_GetTick>
 80048de:	4602      	mov	r2, r0
 80048e0:	693b      	ldr	r3, [r7, #16]
 80048e2:	1ad3      	subs	r3, r2, r3
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d901      	bls.n	80048ec <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80048e8:	2303      	movs	r3, #3
 80048ea:	e10c      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80048ec:	4b6a      	ldr	r3, [pc, #424]	; (8004a98 <HAL_RCC_OscConfig+0x474>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d0f0      	beq.n	80048da <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	689b      	ldr	r3, [r3, #8]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d106      	bne.n	800490e <HAL_RCC_OscConfig+0x2ea>
 8004900:	4b64      	ldr	r3, [pc, #400]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004902:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004904:	4a63      	ldr	r2, [pc, #396]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004906:	f043 0301 	orr.w	r3, r3, #1
 800490a:	6713      	str	r3, [r2, #112]	; 0x70
 800490c:	e01c      	b.n	8004948 <HAL_RCC_OscConfig+0x324>
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	689b      	ldr	r3, [r3, #8]
 8004912:	2b05      	cmp	r3, #5
 8004914:	d10c      	bne.n	8004930 <HAL_RCC_OscConfig+0x30c>
 8004916:	4b5f      	ldr	r3, [pc, #380]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800491a:	4a5e      	ldr	r2, [pc, #376]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 800491c:	f043 0304 	orr.w	r3, r3, #4
 8004920:	6713      	str	r3, [r2, #112]	; 0x70
 8004922:	4b5c      	ldr	r3, [pc, #368]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004924:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004926:	4a5b      	ldr	r2, [pc, #364]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004928:	f043 0301 	orr.w	r3, r3, #1
 800492c:	6713      	str	r3, [r2, #112]	; 0x70
 800492e:	e00b      	b.n	8004948 <HAL_RCC_OscConfig+0x324>
 8004930:	4b58      	ldr	r3, [pc, #352]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004932:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004934:	4a57      	ldr	r2, [pc, #348]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004936:	f023 0301 	bic.w	r3, r3, #1
 800493a:	6713      	str	r3, [r2, #112]	; 0x70
 800493c:	4b55      	ldr	r3, [pc, #340]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 800493e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004940:	4a54      	ldr	r2, [pc, #336]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004942:	f023 0304 	bic.w	r3, r3, #4
 8004946:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d015      	beq.n	800497c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004950:	f7fd ff38 	bl	80027c4 <HAL_GetTick>
 8004954:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004956:	e00a      	b.n	800496e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004958:	f7fd ff34 	bl	80027c4 <HAL_GetTick>
 800495c:	4602      	mov	r2, r0
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	1ad3      	subs	r3, r2, r3
 8004962:	f241 3288 	movw	r2, #5000	; 0x1388
 8004966:	4293      	cmp	r3, r2
 8004968:	d901      	bls.n	800496e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800496a:	2303      	movs	r3, #3
 800496c:	e0cb      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800496e:	4b49      	ldr	r3, [pc, #292]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d0ee      	beq.n	8004958 <HAL_RCC_OscConfig+0x334>
 800497a:	e014      	b.n	80049a6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800497c:	f7fd ff22 	bl	80027c4 <HAL_GetTick>
 8004980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004982:	e00a      	b.n	800499a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004984:	f7fd ff1e 	bl	80027c4 <HAL_GetTick>
 8004988:	4602      	mov	r2, r0
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	1ad3      	subs	r3, r2, r3
 800498e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004992:	4293      	cmp	r3, r2
 8004994:	d901      	bls.n	800499a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004996:	2303      	movs	r3, #3
 8004998:	e0b5      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800499a:	4b3e      	ldr	r3, [pc, #248]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 800499c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800499e:	f003 0302 	and.w	r3, r3, #2
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d1ee      	bne.n	8004984 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80049a6:	7dfb      	ldrb	r3, [r7, #23]
 80049a8:	2b01      	cmp	r3, #1
 80049aa:	d105      	bne.n	80049b8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80049ac:	4b39      	ldr	r3, [pc, #228]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80049ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b0:	4a38      	ldr	r2, [pc, #224]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80049b2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049b6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	2b00      	cmp	r3, #0
 80049be:	f000 80a1 	beq.w	8004b04 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80049c2:	4b34      	ldr	r3, [pc, #208]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80049c4:	689b      	ldr	r3, [r3, #8]
 80049c6:	f003 030c 	and.w	r3, r3, #12
 80049ca:	2b08      	cmp	r3, #8
 80049cc:	d05c      	beq.n	8004a88 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	699b      	ldr	r3, [r3, #24]
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d141      	bne.n	8004a5a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80049d6:	4b31      	ldr	r3, [pc, #196]	; (8004a9c <HAL_RCC_OscConfig+0x478>)
 80049d8:	2200      	movs	r2, #0
 80049da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049dc:	f7fd fef2 	bl	80027c4 <HAL_GetTick>
 80049e0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049e2:	e008      	b.n	80049f6 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e4:	f7fd feee 	bl	80027c4 <HAL_GetTick>
 80049e8:	4602      	mov	r2, r0
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	1ad3      	subs	r3, r2, r3
 80049ee:	2b02      	cmp	r3, #2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e087      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049f6:	4b27      	ldr	r3, [pc, #156]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d1f0      	bne.n	80049e4 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69da      	ldr	r2, [r3, #28]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	431a      	orrs	r2, r3
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a10:	019b      	lsls	r3, r3, #6
 8004a12:	431a      	orrs	r2, r3
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a18:	085b      	lsrs	r3, r3, #1
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	041b      	lsls	r3, r3, #16
 8004a1e:	431a      	orrs	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a24:	061b      	lsls	r3, r3, #24
 8004a26:	491b      	ldr	r1, [pc, #108]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a2c:	4b1b      	ldr	r3, [pc, #108]	; (8004a9c <HAL_RCC_OscConfig+0x478>)
 8004a2e:	2201      	movs	r2, #1
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a32:	f7fd fec7 	bl	80027c4 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a3a:	f7fd fec3 	bl	80027c4 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e05c      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a4c:	4b11      	ldr	r3, [pc, #68]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d0f0      	beq.n	8004a3a <HAL_RCC_OscConfig+0x416>
 8004a58:	e054      	b.n	8004b04 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a5a:	4b10      	ldr	r3, [pc, #64]	; (8004a9c <HAL_RCC_OscConfig+0x478>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a60:	f7fd feb0 	bl	80027c4 <HAL_GetTick>
 8004a64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a66:	e008      	b.n	8004a7a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a68:	f7fd feac 	bl	80027c4 <HAL_GetTick>
 8004a6c:	4602      	mov	r2, r0
 8004a6e:	693b      	ldr	r3, [r7, #16]
 8004a70:	1ad3      	subs	r3, r2, r3
 8004a72:	2b02      	cmp	r3, #2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e045      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a7a:	4b06      	ldr	r3, [pc, #24]	; (8004a94 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1f0      	bne.n	8004a68 <HAL_RCC_OscConfig+0x444>
 8004a86:	e03d      	b.n	8004b04 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	699b      	ldr	r3, [r3, #24]
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d107      	bne.n	8004aa0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a90:	2301      	movs	r3, #1
 8004a92:	e038      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
 8004a94:	40023800 	.word	0x40023800
 8004a98:	40007000 	.word	0x40007000
 8004a9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004aa0:	4b1b      	ldr	r3, [pc, #108]	; (8004b10 <HAL_RCC_OscConfig+0x4ec>)
 8004aa2:	685b      	ldr	r3, [r3, #4]
 8004aa4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	699b      	ldr	r3, [r3, #24]
 8004aaa:	2b01      	cmp	r3, #1
 8004aac:	d028      	beq.n	8004b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d121      	bne.n	8004b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ac6:	429a      	cmp	r2, r3
 8004ac8:	d11a      	bne.n	8004b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	687a      	ldr	r2, [r7, #4]
 8004ad4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004ad6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d111      	bne.n	8004b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae6:	085b      	lsrs	r3, r3, #1
 8004ae8:	3b01      	subs	r3, #1
 8004aea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d107      	bne.n	8004b00 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004afa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d001      	beq.n	8004b04 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004b00:	2301      	movs	r3, #1
 8004b02:	e000      	b.n	8004b06 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004b04:	2300      	movs	r3, #0
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
 8004b0e:	bf00      	nop
 8004b10:	40023800 	.word	0x40023800

08004b14 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b084      	sub	sp, #16
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	6078      	str	r0, [r7, #4]
 8004b1c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004b24:	2301      	movs	r3, #1
 8004b26:	e0cc      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004b28:	4b68      	ldr	r3, [pc, #416]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	429a      	cmp	r2, r3
 8004b34:	d90c      	bls.n	8004b50 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b36:	4b65      	ldr	r3, [pc, #404]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004b38:	683a      	ldr	r2, [r7, #0]
 8004b3a:	b2d2      	uxtb	r2, r2
 8004b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004b3e:	4b63      	ldr	r3, [pc, #396]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f003 0307 	and.w	r3, r3, #7
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d001      	beq.n	8004b50 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	e0b8      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f003 0302 	and.w	r3, r3, #2
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d020      	beq.n	8004b9e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f003 0304 	and.w	r3, r3, #4
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d005      	beq.n	8004b74 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b68:	4b59      	ldr	r3, [pc, #356]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6a:	689b      	ldr	r3, [r3, #8]
 8004b6c:	4a58      	ldr	r2, [pc, #352]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b6e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b72:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f003 0308 	and.w	r3, r3, #8
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d005      	beq.n	8004b8c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b80:	4b53      	ldr	r3, [pc, #332]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b82:	689b      	ldr	r3, [r3, #8]
 8004b84:	4a52      	ldr	r2, [pc, #328]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b86:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b8a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b8c:	4b50      	ldr	r3, [pc, #320]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	494d      	ldr	r1, [pc, #308]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	f003 0301 	and.w	r3, r3, #1
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d044      	beq.n	8004c34 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	2b01      	cmp	r3, #1
 8004bb0:	d107      	bne.n	8004bc2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bb2:	4b47      	ldr	r3, [pc, #284]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	d119      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bbe:	2301      	movs	r3, #1
 8004bc0:	e07f      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2b02      	cmp	r3, #2
 8004bc8:	d003      	beq.n	8004bd2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004bce:	2b03      	cmp	r3, #3
 8004bd0:	d107      	bne.n	8004be2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bd2:	4b3f      	ldr	r3, [pc, #252]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d109      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e06f      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004be2:	4b3b      	ldr	r3, [pc, #236]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0302 	and.w	r3, r3, #2
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e067      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004bf2:	4b37      	ldr	r3, [pc, #220]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f023 0203 	bic.w	r2, r3, #3
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	4934      	ldr	r1, [pc, #208]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c00:	4313      	orrs	r3, r2
 8004c02:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c04:	f7fd fdde 	bl	80027c4 <HAL_GetTick>
 8004c08:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c0a:	e00a      	b.n	8004c22 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c0c:	f7fd fdda 	bl	80027c4 <HAL_GetTick>
 8004c10:	4602      	mov	r2, r0
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	1ad3      	subs	r3, r2, r3
 8004c16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d901      	bls.n	8004c22 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004c1e:	2303      	movs	r3, #3
 8004c20:	e04f      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004c22:	4b2b      	ldr	r3, [pc, #172]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c24:	689b      	ldr	r3, [r3, #8]
 8004c26:	f003 020c 	and.w	r2, r3, #12
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	429a      	cmp	r2, r3
 8004c32:	d1eb      	bne.n	8004c0c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004c34:	4b25      	ldr	r3, [pc, #148]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d20c      	bcs.n	8004c5c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c42:	4b22      	ldr	r3, [pc, #136]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4a:	4b20      	ldr	r3, [pc, #128]	; (8004ccc <HAL_RCC_ClockConfig+0x1b8>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d001      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e032      	b.n	8004cc2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0304 	and.w	r3, r3, #4
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d008      	beq.n	8004c7a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c68:	4b19      	ldr	r3, [pc, #100]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	68db      	ldr	r3, [r3, #12]
 8004c74:	4916      	ldr	r1, [pc, #88]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c76:	4313      	orrs	r3, r2
 8004c78:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d009      	beq.n	8004c9a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c86:	4b12      	ldr	r3, [pc, #72]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c88:	689b      	ldr	r3, [r3, #8]
 8004c8a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	00db      	lsls	r3, r3, #3
 8004c94:	490e      	ldr	r1, [pc, #56]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004c96:	4313      	orrs	r3, r2
 8004c98:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c9a:	f000 f821 	bl	8004ce0 <HAL_RCC_GetSysClockFreq>
 8004c9e:	4602      	mov	r2, r0
 8004ca0:	4b0b      	ldr	r3, [pc, #44]	; (8004cd0 <HAL_RCC_ClockConfig+0x1bc>)
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	091b      	lsrs	r3, r3, #4
 8004ca6:	f003 030f 	and.w	r3, r3, #15
 8004caa:	490a      	ldr	r1, [pc, #40]	; (8004cd4 <HAL_RCC_ClockConfig+0x1c0>)
 8004cac:	5ccb      	ldrb	r3, [r1, r3]
 8004cae:	fa22 f303 	lsr.w	r3, r2, r3
 8004cb2:	4a09      	ldr	r2, [pc, #36]	; (8004cd8 <HAL_RCC_ClockConfig+0x1c4>)
 8004cb4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004cb6:	4b09      	ldr	r3, [pc, #36]	; (8004cdc <HAL_RCC_ClockConfig+0x1c8>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	f7fd fd3e 	bl	800273c <HAL_InitTick>

  return HAL_OK;
 8004cc0:	2300      	movs	r3, #0
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3710      	adds	r7, #16
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	bd80      	pop	{r7, pc}
 8004cca:	bf00      	nop
 8004ccc:	40023c00 	.word	0x40023c00
 8004cd0:	40023800 	.word	0x40023800
 8004cd4:	08008668 	.word	0x08008668
 8004cd8:	20000014 	.word	0x20000014
 8004cdc:	20000018 	.word	0x20000018

08004ce0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ce0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ce4:	b094      	sub	sp, #80	; 0x50
 8004ce6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	647b      	str	r3, [r7, #68]	; 0x44
 8004cec:	2300      	movs	r3, #0
 8004cee:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004cf4:	2300      	movs	r3, #0
 8004cf6:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cf8:	4b79      	ldr	r3, [pc, #484]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004cfa:	689b      	ldr	r3, [r3, #8]
 8004cfc:	f003 030c 	and.w	r3, r3, #12
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d00d      	beq.n	8004d20 <HAL_RCC_GetSysClockFreq+0x40>
 8004d04:	2b08      	cmp	r3, #8
 8004d06:	f200 80e1 	bhi.w	8004ecc <HAL_RCC_GetSysClockFreq+0x1ec>
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d002      	beq.n	8004d14 <HAL_RCC_GetSysClockFreq+0x34>
 8004d0e:	2b04      	cmp	r3, #4
 8004d10:	d003      	beq.n	8004d1a <HAL_RCC_GetSysClockFreq+0x3a>
 8004d12:	e0db      	b.n	8004ecc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d14:	4b73      	ldr	r3, [pc, #460]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004d16:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004d18:	e0db      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d1a:	4b73      	ldr	r3, [pc, #460]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0x208>)
 8004d1c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004d1e:	e0d8      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d20:	4b6f      	ldr	r3, [pc, #444]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d22:	685b      	ldr	r3, [r3, #4]
 8004d24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d28:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d2a:	4b6d      	ldr	r3, [pc, #436]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d2c:	685b      	ldr	r3, [r3, #4]
 8004d2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d063      	beq.n	8004dfe <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d36:	4b6a      	ldr	r3, [pc, #424]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	099b      	lsrs	r3, r3, #6
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d40:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d44:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d48:	633b      	str	r3, [r7, #48]	; 0x30
 8004d4a:	2300      	movs	r3, #0
 8004d4c:	637b      	str	r3, [r7, #52]	; 0x34
 8004d4e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004d52:	4622      	mov	r2, r4
 8004d54:	462b      	mov	r3, r5
 8004d56:	f04f 0000 	mov.w	r0, #0
 8004d5a:	f04f 0100 	mov.w	r1, #0
 8004d5e:	0159      	lsls	r1, r3, #5
 8004d60:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d64:	0150      	lsls	r0, r2, #5
 8004d66:	4602      	mov	r2, r0
 8004d68:	460b      	mov	r3, r1
 8004d6a:	4621      	mov	r1, r4
 8004d6c:	1a51      	subs	r1, r2, r1
 8004d6e:	6139      	str	r1, [r7, #16]
 8004d70:	4629      	mov	r1, r5
 8004d72:	eb63 0301 	sbc.w	r3, r3, r1
 8004d76:	617b      	str	r3, [r7, #20]
 8004d78:	f04f 0200 	mov.w	r2, #0
 8004d7c:	f04f 0300 	mov.w	r3, #0
 8004d80:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d84:	4659      	mov	r1, fp
 8004d86:	018b      	lsls	r3, r1, #6
 8004d88:	4651      	mov	r1, sl
 8004d8a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d8e:	4651      	mov	r1, sl
 8004d90:	018a      	lsls	r2, r1, #6
 8004d92:	4651      	mov	r1, sl
 8004d94:	ebb2 0801 	subs.w	r8, r2, r1
 8004d98:	4659      	mov	r1, fp
 8004d9a:	eb63 0901 	sbc.w	r9, r3, r1
 8004d9e:	f04f 0200 	mov.w	r2, #0
 8004da2:	f04f 0300 	mov.w	r3, #0
 8004da6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004daa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004dae:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004db2:	4690      	mov	r8, r2
 8004db4:	4699      	mov	r9, r3
 8004db6:	4623      	mov	r3, r4
 8004db8:	eb18 0303 	adds.w	r3, r8, r3
 8004dbc:	60bb      	str	r3, [r7, #8]
 8004dbe:	462b      	mov	r3, r5
 8004dc0:	eb49 0303 	adc.w	r3, r9, r3
 8004dc4:	60fb      	str	r3, [r7, #12]
 8004dc6:	f04f 0200 	mov.w	r2, #0
 8004dca:	f04f 0300 	mov.w	r3, #0
 8004dce:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004dd2:	4629      	mov	r1, r5
 8004dd4:	024b      	lsls	r3, r1, #9
 8004dd6:	4621      	mov	r1, r4
 8004dd8:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ddc:	4621      	mov	r1, r4
 8004dde:	024a      	lsls	r2, r1, #9
 8004de0:	4610      	mov	r0, r2
 8004de2:	4619      	mov	r1, r3
 8004de4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004de6:	2200      	movs	r2, #0
 8004de8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004dea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004dec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004df0:	f7fb ff2a 	bl	8000c48 <__aeabi_uldivmod>
 8004df4:	4602      	mov	r2, r0
 8004df6:	460b      	mov	r3, r1
 8004df8:	4613      	mov	r3, r2
 8004dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dfc:	e058      	b.n	8004eb0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004dfe:	4b38      	ldr	r3, [pc, #224]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	099b      	lsrs	r3, r3, #6
 8004e04:	2200      	movs	r2, #0
 8004e06:	4618      	mov	r0, r3
 8004e08:	4611      	mov	r1, r2
 8004e0a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004e0e:	623b      	str	r3, [r7, #32]
 8004e10:	2300      	movs	r3, #0
 8004e12:	627b      	str	r3, [r7, #36]	; 0x24
 8004e14:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004e18:	4642      	mov	r2, r8
 8004e1a:	464b      	mov	r3, r9
 8004e1c:	f04f 0000 	mov.w	r0, #0
 8004e20:	f04f 0100 	mov.w	r1, #0
 8004e24:	0159      	lsls	r1, r3, #5
 8004e26:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e2a:	0150      	lsls	r0, r2, #5
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	460b      	mov	r3, r1
 8004e30:	4641      	mov	r1, r8
 8004e32:	ebb2 0a01 	subs.w	sl, r2, r1
 8004e36:	4649      	mov	r1, r9
 8004e38:	eb63 0b01 	sbc.w	fp, r3, r1
 8004e3c:	f04f 0200 	mov.w	r2, #0
 8004e40:	f04f 0300 	mov.w	r3, #0
 8004e44:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004e48:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004e4c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004e50:	ebb2 040a 	subs.w	r4, r2, sl
 8004e54:	eb63 050b 	sbc.w	r5, r3, fp
 8004e58:	f04f 0200 	mov.w	r2, #0
 8004e5c:	f04f 0300 	mov.w	r3, #0
 8004e60:	00eb      	lsls	r3, r5, #3
 8004e62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e66:	00e2      	lsls	r2, r4, #3
 8004e68:	4614      	mov	r4, r2
 8004e6a:	461d      	mov	r5, r3
 8004e6c:	4643      	mov	r3, r8
 8004e6e:	18e3      	adds	r3, r4, r3
 8004e70:	603b      	str	r3, [r7, #0]
 8004e72:	464b      	mov	r3, r9
 8004e74:	eb45 0303 	adc.w	r3, r5, r3
 8004e78:	607b      	str	r3, [r7, #4]
 8004e7a:	f04f 0200 	mov.w	r2, #0
 8004e7e:	f04f 0300 	mov.w	r3, #0
 8004e82:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e86:	4629      	mov	r1, r5
 8004e88:	028b      	lsls	r3, r1, #10
 8004e8a:	4621      	mov	r1, r4
 8004e8c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e90:	4621      	mov	r1, r4
 8004e92:	028a      	lsls	r2, r1, #10
 8004e94:	4610      	mov	r0, r2
 8004e96:	4619      	mov	r1, r3
 8004e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	61bb      	str	r3, [r7, #24]
 8004e9e:	61fa      	str	r2, [r7, #28]
 8004ea0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ea4:	f7fb fed0 	bl	8000c48 <__aeabi_uldivmod>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4613      	mov	r3, r2
 8004eae:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004eb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ee0 <HAL_RCC_GetSysClockFreq+0x200>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	0c1b      	lsrs	r3, r3, #16
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	3301      	adds	r3, #1
 8004ebc:	005b      	lsls	r3, r3, #1
 8004ebe:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004ec0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004ec2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004ec4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ec8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004eca:	e002      	b.n	8004ed2 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ecc:	4b05      	ldr	r3, [pc, #20]	; (8004ee4 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ece:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004ed0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ed2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3750      	adds	r7, #80	; 0x50
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004ede:	bf00      	nop
 8004ee0:	40023800 	.word	0x40023800
 8004ee4:	00f42400 	.word	0x00f42400
 8004ee8:	007a1200 	.word	0x007a1200

08004eec <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004eec:	b480      	push	{r7}
 8004eee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ef0:	4b03      	ldr	r3, [pc, #12]	; (8004f00 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ef2:	681b      	ldr	r3, [r3, #0]
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	20000014 	.word	0x20000014

08004f04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004f04:	b580      	push	{r7, lr}
 8004f06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004f08:	f7ff fff0 	bl	8004eec <HAL_RCC_GetHCLKFreq>
 8004f0c:	4602      	mov	r2, r0
 8004f0e:	4b05      	ldr	r3, [pc, #20]	; (8004f24 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	0a9b      	lsrs	r3, r3, #10
 8004f14:	f003 0307 	and.w	r3, r3, #7
 8004f18:	4903      	ldr	r1, [pc, #12]	; (8004f28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004f1a:	5ccb      	ldrb	r3, [r1, r3]
 8004f1c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	bd80      	pop	{r7, pc}
 8004f24:	40023800 	.word	0x40023800
 8004f28:	08008678 	.word	0x08008678

08004f2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b082      	sub	sp, #8
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d101      	bne.n	8004f3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004f3a:	2301      	movs	r3, #1
 8004f3c:	e041      	b.n	8004fc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f44:	b2db      	uxtb	r3, r3
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d106      	bne.n	8004f58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f7fd fa5e 	bl	8002414 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2202      	movs	r2, #2
 8004f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681a      	ldr	r2, [r3, #0]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	3304      	adds	r3, #4
 8004f68:	4619      	mov	r1, r3
 8004f6a:	4610      	mov	r0, r2
 8004f6c:	f000 fae6 	bl	800553c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	2201      	movs	r2, #1
 8004f74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2201      	movs	r2, #1
 8004f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2201      	movs	r2, #1
 8004f84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2201      	movs	r2, #1
 8004f94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2201      	movs	r2, #1
 8004fa4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2201      	movs	r2, #1
 8004fac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3708      	adds	r7, #8
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b085      	sub	sp, #20
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fda:	b2db      	uxtb	r3, r3
 8004fdc:	2b01      	cmp	r3, #1
 8004fde:	d001      	beq.n	8004fe4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	e046      	b.n	8005072 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2202      	movs	r2, #2
 8004fe8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a23      	ldr	r2, [pc, #140]	; (8005080 <HAL_TIM_Base_Start+0xb4>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d022      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004ffe:	d01d      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	4a1f      	ldr	r2, [pc, #124]	; (8005084 <HAL_TIM_Base_Start+0xb8>)
 8005006:	4293      	cmp	r3, r2
 8005008:	d018      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	4a1e      	ldr	r2, [pc, #120]	; (8005088 <HAL_TIM_Base_Start+0xbc>)
 8005010:	4293      	cmp	r3, r2
 8005012:	d013      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a1c      	ldr	r2, [pc, #112]	; (800508c <HAL_TIM_Base_Start+0xc0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d00e      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a1b      	ldr	r2, [pc, #108]	; (8005090 <HAL_TIM_Base_Start+0xc4>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d009      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a19      	ldr	r2, [pc, #100]	; (8005094 <HAL_TIM_Base_Start+0xc8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d004      	beq.n	800503c <HAL_TIM_Base_Start+0x70>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a18      	ldr	r2, [pc, #96]	; (8005098 <HAL_TIM_Base_Start+0xcc>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d111      	bne.n	8005060 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689b      	ldr	r3, [r3, #8]
 8005042:	f003 0307 	and.w	r3, r3, #7
 8005046:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2b06      	cmp	r3, #6
 800504c:	d010      	beq.n	8005070 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f042 0201 	orr.w	r2, r2, #1
 800505c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800505e:	e007      	b.n	8005070 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	f042 0201 	orr.w	r2, r2, #1
 800506e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005070:	2300      	movs	r3, #0
}
 8005072:	4618      	mov	r0, r3
 8005074:	3714      	adds	r7, #20
 8005076:	46bd      	mov	sp, r7
 8005078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507c:	4770      	bx	lr
 800507e:	bf00      	nop
 8005080:	40010000 	.word	0x40010000
 8005084:	40000400 	.word	0x40000400
 8005088:	40000800 	.word	0x40000800
 800508c:	40000c00 	.word	0x40000c00
 8005090:	40010400 	.word	0x40010400
 8005094:	40014000 	.word	0x40014000
 8005098:	40001800 	.word	0x40001800

0800509c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050aa:	b2db      	uxtb	r3, r3
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d001      	beq.n	80050b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80050b0:	2301      	movs	r3, #1
 80050b2:	e04e      	b.n	8005152 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	68da      	ldr	r2, [r3, #12]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a23      	ldr	r2, [pc, #140]	; (8005160 <HAL_TIM_Base_Start_IT+0xc4>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d022      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050de:	d01d      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	4a1f      	ldr	r2, [pc, #124]	; (8005164 <HAL_TIM_Base_Start_IT+0xc8>)
 80050e6:	4293      	cmp	r3, r2
 80050e8:	d018      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	4a1e      	ldr	r2, [pc, #120]	; (8005168 <HAL_TIM_Base_Start_IT+0xcc>)
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d013      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a1c      	ldr	r2, [pc, #112]	; (800516c <HAL_TIM_Base_Start_IT+0xd0>)
 80050fa:	4293      	cmp	r3, r2
 80050fc:	d00e      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	4a1b      	ldr	r2, [pc, #108]	; (8005170 <HAL_TIM_Base_Start_IT+0xd4>)
 8005104:	4293      	cmp	r3, r2
 8005106:	d009      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4a19      	ldr	r2, [pc, #100]	; (8005174 <HAL_TIM_Base_Start_IT+0xd8>)
 800510e:	4293      	cmp	r3, r2
 8005110:	d004      	beq.n	800511c <HAL_TIM_Base_Start_IT+0x80>
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	4a18      	ldr	r2, [pc, #96]	; (8005178 <HAL_TIM_Base_Start_IT+0xdc>)
 8005118:	4293      	cmp	r3, r2
 800511a:	d111      	bne.n	8005140 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689b      	ldr	r3, [r3, #8]
 8005122:	f003 0307 	and.w	r3, r3, #7
 8005126:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	2b06      	cmp	r3, #6
 800512c:	d010      	beq.n	8005150 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f042 0201 	orr.w	r2, r2, #1
 800513c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800513e:	e007      	b.n	8005150 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f042 0201 	orr.w	r2, r2, #1
 800514e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3714      	adds	r7, #20
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	40010000 	.word	0x40010000
 8005164:	40000400 	.word	0x40000400
 8005168:	40000800 	.word	0x40000800
 800516c:	40000c00 	.word	0x40000c00
 8005170:	40010400 	.word	0x40010400
 8005174:	40014000 	.word	0x40014000
 8005178:	40001800 	.word	0x40001800

0800517c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b084      	sub	sp, #16
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	691b      	ldr	r3, [r3, #16]
 8005192:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005194:	68bb      	ldr	r3, [r7, #8]
 8005196:	f003 0302 	and.w	r3, r3, #2
 800519a:	2b00      	cmp	r3, #0
 800519c:	d020      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	f003 0302 	and.w	r3, r3, #2
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d01b      	beq.n	80051e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f06f 0202 	mvn.w	r2, #2
 80051b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	699b      	ldr	r3, [r3, #24]
 80051be:	f003 0303 	and.w	r3, r3, #3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d003      	beq.n	80051ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f999 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 80051cc:	e005      	b.n	80051da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f98b 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80051d4:	6878      	ldr	r0, [r7, #4]
 80051d6:	f000 f99c 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80051e0:	68bb      	ldr	r3, [r7, #8]
 80051e2:	f003 0304 	and.w	r3, r3, #4
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d020      	beq.n	800522c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d01b      	beq.n	800522c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f06f 0204 	mvn.w	r2, #4
 80051fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	2202      	movs	r2, #2
 8005202:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699b      	ldr	r3, [r3, #24]
 800520a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800520e:	2b00      	cmp	r3, #0
 8005210:	d003      	beq.n	800521a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f000 f973 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 8005218:	e005      	b.n	8005226 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800521a:	6878      	ldr	r0, [r7, #4]
 800521c:	f000 f965 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f976 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800522c:	68bb      	ldr	r3, [r7, #8]
 800522e:	f003 0308 	and.w	r3, r3, #8
 8005232:	2b00      	cmp	r3, #0
 8005234:	d020      	beq.n	8005278 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	f003 0308 	and.w	r3, r3, #8
 800523c:	2b00      	cmp	r3, #0
 800523e:	d01b      	beq.n	8005278 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f06f 0208 	mvn.w	r2, #8
 8005248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2204      	movs	r2, #4
 800524e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	69db      	ldr	r3, [r3, #28]
 8005256:	f003 0303 	and.w	r3, r3, #3
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f000 f94d 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 8005264:	e005      	b.n	8005272 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f93f 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f950 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	2200      	movs	r2, #0
 8005276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	f003 0310 	and.w	r3, r3, #16
 800527e:	2b00      	cmp	r3, #0
 8005280:	d020      	beq.n	80052c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	f003 0310 	and.w	r3, r3, #16
 8005288:	2b00      	cmp	r3, #0
 800528a:	d01b      	beq.n	80052c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f06f 0210 	mvn.w	r2, #16
 8005294:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2208      	movs	r2, #8
 800529a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	69db      	ldr	r3, [r3, #28]
 80052a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d003      	beq.n	80052b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f927 	bl	80054fe <HAL_TIM_IC_CaptureCallback>
 80052b0:	e005      	b.n	80052be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f000 f919 	bl	80054ea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 f92a 	bl	8005512 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	2200      	movs	r2, #0
 80052c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80052c4:	68bb      	ldr	r3, [r7, #8]
 80052c6:	f003 0301 	and.w	r3, r3, #1
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d00c      	beq.n	80052e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	f003 0301 	and.w	r3, r3, #1
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d007      	beq.n	80052e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f06f 0201 	mvn.w	r2, #1
 80052e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fc ff78 	bl	80021d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80052e8:	68bb      	ldr	r3, [r7, #8]
 80052ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00c      	beq.n	800530c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d007      	beq.n	800530c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005304:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f000 fae4 	bl	80058d4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005312:	2b00      	cmp	r3, #0
 8005314:	d00c      	beq.n	8005330 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800531c:	2b00      	cmp	r3, #0
 800531e:	d007      	beq.n	8005330 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005328:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f000 f8fb 	bl	8005526 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005330:	68bb      	ldr	r3, [r7, #8]
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d00c      	beq.n	8005354 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	f003 0320 	and.w	r3, r3, #32
 8005340:	2b00      	cmp	r3, #0
 8005342:	d007      	beq.n	8005354 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f06f 0220 	mvn.w	r2, #32
 800534c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fab6 	bl	80058c0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005354:	bf00      	nop
 8005356:	3710      	adds	r7, #16
 8005358:	46bd      	mov	sp, r7
 800535a:	bd80      	pop	{r7, pc}

0800535c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b084      	sub	sp, #16
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
 8005364:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005366:	2300      	movs	r3, #0
 8005368:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005370:	2b01      	cmp	r3, #1
 8005372:	d101      	bne.n	8005378 <HAL_TIM_ConfigClockSource+0x1c>
 8005374:	2302      	movs	r3, #2
 8005376:	e0b4      	b.n	80054e2 <HAL_TIM_ConfigClockSource+0x186>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	2201      	movs	r2, #1
 800537c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	2202      	movs	r2, #2
 8005384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	689b      	ldr	r3, [r3, #8]
 800538e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005390:	68bb      	ldr	r3, [r7, #8]
 8005392:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005396:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800539e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	68ba      	ldr	r2, [r7, #8]
 80053a6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80053a8:	683b      	ldr	r3, [r7, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053b0:	d03e      	beq.n	8005430 <HAL_TIM_ConfigClockSource+0xd4>
 80053b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80053b6:	f200 8087 	bhi.w	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053be:	f000 8086 	beq.w	80054ce <HAL_TIM_ConfigClockSource+0x172>
 80053c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80053c6:	d87f      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053c8:	2b70      	cmp	r3, #112	; 0x70
 80053ca:	d01a      	beq.n	8005402 <HAL_TIM_ConfigClockSource+0xa6>
 80053cc:	2b70      	cmp	r3, #112	; 0x70
 80053ce:	d87b      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d0:	2b60      	cmp	r3, #96	; 0x60
 80053d2:	d050      	beq.n	8005476 <HAL_TIM_ConfigClockSource+0x11a>
 80053d4:	2b60      	cmp	r3, #96	; 0x60
 80053d6:	d877      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053d8:	2b50      	cmp	r3, #80	; 0x50
 80053da:	d03c      	beq.n	8005456 <HAL_TIM_ConfigClockSource+0xfa>
 80053dc:	2b50      	cmp	r3, #80	; 0x50
 80053de:	d873      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e0:	2b40      	cmp	r3, #64	; 0x40
 80053e2:	d058      	beq.n	8005496 <HAL_TIM_ConfigClockSource+0x13a>
 80053e4:	2b40      	cmp	r3, #64	; 0x40
 80053e6:	d86f      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053e8:	2b30      	cmp	r3, #48	; 0x30
 80053ea:	d064      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053ec:	2b30      	cmp	r3, #48	; 0x30
 80053ee:	d86b      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f0:	2b20      	cmp	r3, #32
 80053f2:	d060      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053f4:	2b20      	cmp	r3, #32
 80053f6:	d867      	bhi.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d05c      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 80053fc:	2b10      	cmp	r3, #16
 80053fe:	d05a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0x15a>
 8005400:	e062      	b.n	80054c8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800540e:	683b      	ldr	r3, [r7, #0]
 8005410:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005412:	f000 f9b9 	bl	8005788 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	689b      	ldr	r3, [r3, #8]
 800541c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005424:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	68ba      	ldr	r2, [r7, #8]
 800542c:	609a      	str	r2, [r3, #8]
      break;
 800542e:	e04f      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005434:	683b      	ldr	r3, [r7, #0]
 8005436:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800543c:	683b      	ldr	r3, [r7, #0]
 800543e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005440:	f000 f9a2 	bl	8005788 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	689a      	ldr	r2, [r3, #8]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005452:	609a      	str	r2, [r3, #8]
      break;
 8005454:	e03c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800545e:	683b      	ldr	r3, [r7, #0]
 8005460:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005462:	461a      	mov	r2, r3
 8005464:	f000 f916 	bl	8005694 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2150      	movs	r1, #80	; 0x50
 800546e:	4618      	mov	r0, r3
 8005470:	f000 f96f 	bl	8005752 <TIM_ITRx_SetConfig>
      break;
 8005474:	e02c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005482:	461a      	mov	r2, r3
 8005484:	f000 f935 	bl	80056f2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2160      	movs	r1, #96	; 0x60
 800548e:	4618      	mov	r0, r3
 8005490:	f000 f95f 	bl	8005752 <TIM_ITRx_SetConfig>
      break;
 8005494:	e01c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800549a:	683b      	ldr	r3, [r7, #0]
 800549c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a2:	461a      	mov	r2, r3
 80054a4:	f000 f8f6 	bl	8005694 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	2140      	movs	r1, #64	; 0x40
 80054ae:	4618      	mov	r0, r3
 80054b0:	f000 f94f 	bl	8005752 <TIM_ITRx_SetConfig>
      break;
 80054b4:	e00c      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	4619      	mov	r1, r3
 80054c0:	4610      	mov	r0, r2
 80054c2:	f000 f946 	bl	8005752 <TIM_ITRx_SetConfig>
      break;
 80054c6:	e003      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      break;
 80054cc:	e000      	b.n	80054d0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80054ce:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2201      	movs	r2, #1
 80054d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	2200      	movs	r2, #0
 80054dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054ea:	b480      	push	{r7}
 80054ec:	b083      	sub	sp, #12
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80054f2:	bf00      	nop
 80054f4:	370c      	adds	r7, #12
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr

080054fe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80054fe:	b480      	push	{r7}
 8005500:	b083      	sub	sp, #12
 8005502:	af00      	add	r7, sp, #0
 8005504:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005506:	bf00      	nop
 8005508:	370c      	adds	r7, #12
 800550a:	46bd      	mov	sp, r7
 800550c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005510:	4770      	bx	lr

08005512 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005512:	b480      	push	{r7}
 8005514:	b083      	sub	sp, #12
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr

08005526 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005526:	b480      	push	{r7}
 8005528:	b083      	sub	sp, #12
 800552a:	af00      	add	r7, sp, #0
 800552c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800552e:	bf00      	nop
 8005530:	370c      	adds	r7, #12
 8005532:	46bd      	mov	sp, r7
 8005534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005538:	4770      	bx	lr
	...

0800553c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800553c:	b480      	push	{r7}
 800553e:	b085      	sub	sp, #20
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
 8005544:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a46      	ldr	r2, [pc, #280]	; (8005668 <TIM_Base_SetConfig+0x12c>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d013      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800555a:	d00f      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	4a43      	ldr	r2, [pc, #268]	; (800566c <TIM_Base_SetConfig+0x130>)
 8005560:	4293      	cmp	r3, r2
 8005562:	d00b      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	4a42      	ldr	r2, [pc, #264]	; (8005670 <TIM_Base_SetConfig+0x134>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d007      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	4a41      	ldr	r2, [pc, #260]	; (8005674 <TIM_Base_SetConfig+0x138>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d003      	beq.n	800557c <TIM_Base_SetConfig+0x40>
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	4a40      	ldr	r2, [pc, #256]	; (8005678 <TIM_Base_SetConfig+0x13c>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d108      	bne.n	800558e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005582:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	685b      	ldr	r3, [r3, #4]
 8005588:	68fa      	ldr	r2, [r7, #12]
 800558a:	4313      	orrs	r3, r2
 800558c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	4a35      	ldr	r2, [pc, #212]	; (8005668 <TIM_Base_SetConfig+0x12c>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d02b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800559c:	d027      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	4a32      	ldr	r2, [pc, #200]	; (800566c <TIM_Base_SetConfig+0x130>)
 80055a2:	4293      	cmp	r3, r2
 80055a4:	d023      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	4a31      	ldr	r2, [pc, #196]	; (8005670 <TIM_Base_SetConfig+0x134>)
 80055aa:	4293      	cmp	r3, r2
 80055ac:	d01f      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	4a30      	ldr	r2, [pc, #192]	; (8005674 <TIM_Base_SetConfig+0x138>)
 80055b2:	4293      	cmp	r3, r2
 80055b4:	d01b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a2f      	ldr	r2, [pc, #188]	; (8005678 <TIM_Base_SetConfig+0x13c>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d017      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	4a2e      	ldr	r2, [pc, #184]	; (800567c <TIM_Base_SetConfig+0x140>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d013      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a2d      	ldr	r2, [pc, #180]	; (8005680 <TIM_Base_SetConfig+0x144>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d00f      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a2c      	ldr	r2, [pc, #176]	; (8005684 <TIM_Base_SetConfig+0x148>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00b      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a2b      	ldr	r2, [pc, #172]	; (8005688 <TIM_Base_SetConfig+0x14c>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d007      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a2a      	ldr	r2, [pc, #168]	; (800568c <TIM_Base_SetConfig+0x150>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d003      	beq.n	80055ee <TIM_Base_SetConfig+0xb2>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a29      	ldr	r2, [pc, #164]	; (8005690 <TIM_Base_SetConfig+0x154>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d108      	bne.n	8005600 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055f4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68db      	ldr	r3, [r3, #12]
 80055fa:	68fa      	ldr	r2, [r7, #12]
 80055fc:	4313      	orrs	r3, r2
 80055fe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005606:	683b      	ldr	r3, [r7, #0]
 8005608:	695b      	ldr	r3, [r3, #20]
 800560a:	4313      	orrs	r3, r2
 800560c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	68fa      	ldr	r2, [r7, #12]
 8005612:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	689a      	ldr	r2, [r3, #8]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a10      	ldr	r2, [pc, #64]	; (8005668 <TIM_Base_SetConfig+0x12c>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d003      	beq.n	8005634 <TIM_Base_SetConfig+0xf8>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a12      	ldr	r2, [pc, #72]	; (8005678 <TIM_Base_SetConfig+0x13c>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d103      	bne.n	800563c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	691b      	ldr	r3, [r3, #16]
 8005646:	f003 0301 	and.w	r3, r3, #1
 800564a:	2b01      	cmp	r3, #1
 800564c:	d105      	bne.n	800565a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	691b      	ldr	r3, [r3, #16]
 8005652:	f023 0201 	bic.w	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	611a      	str	r2, [r3, #16]
  }
}
 800565a:	bf00      	nop
 800565c:	3714      	adds	r7, #20
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
 8005666:	bf00      	nop
 8005668:	40010000 	.word	0x40010000
 800566c:	40000400 	.word	0x40000400
 8005670:	40000800 	.word	0x40000800
 8005674:	40000c00 	.word	0x40000c00
 8005678:	40010400 	.word	0x40010400
 800567c:	40014000 	.word	0x40014000
 8005680:	40014400 	.word	0x40014400
 8005684:	40014800 	.word	0x40014800
 8005688:	40001800 	.word	0x40001800
 800568c:	40001c00 	.word	0x40001c00
 8005690:	40002000 	.word	0x40002000

08005694 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005694:	b480      	push	{r7}
 8005696:	b087      	sub	sp, #28
 8005698:	af00      	add	r7, sp, #0
 800569a:	60f8      	str	r0, [r7, #12]
 800569c:	60b9      	str	r1, [r7, #8]
 800569e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6a1b      	ldr	r3, [r3, #32]
 80056aa:	f023 0201 	bic.w	r2, r3, #1
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80056b8:	693b      	ldr	r3, [r7, #16]
 80056ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	011b      	lsls	r3, r3, #4
 80056c4:	693a      	ldr	r2, [r7, #16]
 80056c6:	4313      	orrs	r3, r2
 80056c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f023 030a 	bic.w	r3, r3, #10
 80056d0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056d2:	697a      	ldr	r2, [r7, #20]
 80056d4:	68bb      	ldr	r3, [r7, #8]
 80056d6:	4313      	orrs	r3, r2
 80056d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	693a      	ldr	r2, [r7, #16]
 80056de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	697a      	ldr	r2, [r7, #20]
 80056e4:	621a      	str	r2, [r3, #32]
}
 80056e6:	bf00      	nop
 80056e8:	371c      	adds	r7, #28
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr

080056f2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056f2:	b480      	push	{r7}
 80056f4:	b087      	sub	sp, #28
 80056f6:	af00      	add	r7, sp, #0
 80056f8:	60f8      	str	r0, [r7, #12]
 80056fa:	60b9      	str	r1, [r7, #8]
 80056fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	6a1b      	ldr	r3, [r3, #32]
 8005708:	f023 0210 	bic.w	r2, r3, #16
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	699b      	ldr	r3, [r3, #24]
 8005714:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005716:	693b      	ldr	r3, [r7, #16]
 8005718:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800571c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	031b      	lsls	r3, r3, #12
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	4313      	orrs	r3, r2
 8005726:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800572e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005730:	68bb      	ldr	r3, [r7, #8]
 8005732:	011b      	lsls	r3, r3, #4
 8005734:	697a      	ldr	r2, [r7, #20]
 8005736:	4313      	orrs	r3, r2
 8005738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	693a      	ldr	r2, [r7, #16]
 800573e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	697a      	ldr	r2, [r7, #20]
 8005744:	621a      	str	r2, [r3, #32]
}
 8005746:	bf00      	nop
 8005748:	371c      	adds	r7, #28
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr

08005752 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005752:	b480      	push	{r7}
 8005754:	b085      	sub	sp, #20
 8005756:	af00      	add	r7, sp, #0
 8005758:	6078      	str	r0, [r7, #4]
 800575a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005768:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800576a:	683a      	ldr	r2, [r7, #0]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	4313      	orrs	r3, r2
 8005770:	f043 0307 	orr.w	r3, r3, #7
 8005774:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	609a      	str	r2, [r3, #8]
}
 800577c:	bf00      	nop
 800577e:	3714      	adds	r7, #20
 8005780:	46bd      	mov	sp, r7
 8005782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005786:	4770      	bx	lr

08005788 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005788:	b480      	push	{r7}
 800578a:	b087      	sub	sp, #28
 800578c:	af00      	add	r7, sp, #0
 800578e:	60f8      	str	r0, [r7, #12]
 8005790:	60b9      	str	r1, [r7, #8]
 8005792:	607a      	str	r2, [r7, #4]
 8005794:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80057a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	021a      	lsls	r2, r3, #8
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	431a      	orrs	r2, r3
 80057ac:	68bb      	ldr	r3, [r7, #8]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	697a      	ldr	r2, [r7, #20]
 80057b2:	4313      	orrs	r3, r2
 80057b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	697a      	ldr	r2, [r7, #20]
 80057ba:	609a      	str	r2, [r3, #8]
}
 80057bc:	bf00      	nop
 80057be:	371c      	adds	r7, #28
 80057c0:	46bd      	mov	sp, r7
 80057c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c6:	4770      	bx	lr

080057c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057c8:	b480      	push	{r7}
 80057ca:	b085      	sub	sp, #20
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
 80057d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d101      	bne.n	80057e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057dc:	2302      	movs	r3, #2
 80057de:	e05a      	b.n	8005896 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2202      	movs	r2, #2
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005806:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68fa      	ldr	r2, [r7, #12]
 800580e:	4313      	orrs	r3, r2
 8005810:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a21      	ldr	r2, [pc, #132]	; (80058a4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d022      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800582c:	d01d      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1d      	ldr	r2, [pc, #116]	; (80058a8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d018      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1b      	ldr	r2, [pc, #108]	; (80058ac <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d013      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1a      	ldr	r2, [pc, #104]	; (80058b0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d00e      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a18      	ldr	r2, [pc, #96]	; (80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d009      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a17      	ldr	r2, [pc, #92]	; (80058b8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d004      	beq.n	800586a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a15      	ldr	r2, [pc, #84]	; (80058bc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d10c      	bne.n	8005884 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800586a:	68bb      	ldr	r3, [r7, #8]
 800586c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005870:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005872:	683b      	ldr	r3, [r7, #0]
 8005874:	685b      	ldr	r3, [r3, #4]
 8005876:	68ba      	ldr	r2, [r7, #8]
 8005878:	4313      	orrs	r3, r2
 800587a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	68ba      	ldr	r2, [r7, #8]
 8005882:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005894:	2300      	movs	r3, #0
}
 8005896:	4618      	mov	r0, r3
 8005898:	3714      	adds	r7, #20
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40000400 	.word	0x40000400
 80058ac:	40000800 	.word	0x40000800
 80058b0:	40000c00 	.word	0x40000c00
 80058b4:	40010400 	.word	0x40010400
 80058b8:	40014000 	.word	0x40014000
 80058bc:	40001800 	.word	0x40001800

080058c0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058c0:	b480      	push	{r7}
 80058c2:	b083      	sub	sp, #12
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058c8:	bf00      	nop
 80058ca:	370c      	adds	r7, #12
 80058cc:	46bd      	mov	sp, r7
 80058ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d2:	4770      	bx	lr

080058d4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b083      	sub	sp, #12
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80058dc:	bf00      	nop
 80058de:	370c      	adds	r7, #12
 80058e0:	46bd      	mov	sp, r7
 80058e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e6:	4770      	bx	lr

080058e8 <__cvt>:
 80058e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80058ec:	ec55 4b10 	vmov	r4, r5, d0
 80058f0:	2d00      	cmp	r5, #0
 80058f2:	460e      	mov	r6, r1
 80058f4:	4619      	mov	r1, r3
 80058f6:	462b      	mov	r3, r5
 80058f8:	bfbb      	ittet	lt
 80058fa:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80058fe:	461d      	movlt	r5, r3
 8005900:	2300      	movge	r3, #0
 8005902:	232d      	movlt	r3, #45	; 0x2d
 8005904:	700b      	strb	r3, [r1, #0]
 8005906:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005908:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800590c:	4691      	mov	r9, r2
 800590e:	f023 0820 	bic.w	r8, r3, #32
 8005912:	bfbc      	itt	lt
 8005914:	4622      	movlt	r2, r4
 8005916:	4614      	movlt	r4, r2
 8005918:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800591c:	d005      	beq.n	800592a <__cvt+0x42>
 800591e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005922:	d100      	bne.n	8005926 <__cvt+0x3e>
 8005924:	3601      	adds	r6, #1
 8005926:	2102      	movs	r1, #2
 8005928:	e000      	b.n	800592c <__cvt+0x44>
 800592a:	2103      	movs	r1, #3
 800592c:	ab03      	add	r3, sp, #12
 800592e:	9301      	str	r3, [sp, #4]
 8005930:	ab02      	add	r3, sp, #8
 8005932:	9300      	str	r3, [sp, #0]
 8005934:	ec45 4b10 	vmov	d0, r4, r5
 8005938:	4653      	mov	r3, sl
 800593a:	4632      	mov	r2, r6
 800593c:	f000 fe68 	bl	8006610 <_dtoa_r>
 8005940:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005944:	4607      	mov	r7, r0
 8005946:	d102      	bne.n	800594e <__cvt+0x66>
 8005948:	f019 0f01 	tst.w	r9, #1
 800594c:	d022      	beq.n	8005994 <__cvt+0xac>
 800594e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005952:	eb07 0906 	add.w	r9, r7, r6
 8005956:	d110      	bne.n	800597a <__cvt+0x92>
 8005958:	783b      	ldrb	r3, [r7, #0]
 800595a:	2b30      	cmp	r3, #48	; 0x30
 800595c:	d10a      	bne.n	8005974 <__cvt+0x8c>
 800595e:	2200      	movs	r2, #0
 8005960:	2300      	movs	r3, #0
 8005962:	4620      	mov	r0, r4
 8005964:	4629      	mov	r1, r5
 8005966:	f7fb f8af 	bl	8000ac8 <__aeabi_dcmpeq>
 800596a:	b918      	cbnz	r0, 8005974 <__cvt+0x8c>
 800596c:	f1c6 0601 	rsb	r6, r6, #1
 8005970:	f8ca 6000 	str.w	r6, [sl]
 8005974:	f8da 3000 	ldr.w	r3, [sl]
 8005978:	4499      	add	r9, r3
 800597a:	2200      	movs	r2, #0
 800597c:	2300      	movs	r3, #0
 800597e:	4620      	mov	r0, r4
 8005980:	4629      	mov	r1, r5
 8005982:	f7fb f8a1 	bl	8000ac8 <__aeabi_dcmpeq>
 8005986:	b108      	cbz	r0, 800598c <__cvt+0xa4>
 8005988:	f8cd 900c 	str.w	r9, [sp, #12]
 800598c:	2230      	movs	r2, #48	; 0x30
 800598e:	9b03      	ldr	r3, [sp, #12]
 8005990:	454b      	cmp	r3, r9
 8005992:	d307      	bcc.n	80059a4 <__cvt+0xbc>
 8005994:	9b03      	ldr	r3, [sp, #12]
 8005996:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005998:	1bdb      	subs	r3, r3, r7
 800599a:	4638      	mov	r0, r7
 800599c:	6013      	str	r3, [r2, #0]
 800599e:	b004      	add	sp, #16
 80059a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a4:	1c59      	adds	r1, r3, #1
 80059a6:	9103      	str	r1, [sp, #12]
 80059a8:	701a      	strb	r2, [r3, #0]
 80059aa:	e7f0      	b.n	800598e <__cvt+0xa6>

080059ac <__exponent>:
 80059ac:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059ae:	4603      	mov	r3, r0
 80059b0:	2900      	cmp	r1, #0
 80059b2:	bfb8      	it	lt
 80059b4:	4249      	neglt	r1, r1
 80059b6:	f803 2b02 	strb.w	r2, [r3], #2
 80059ba:	bfb4      	ite	lt
 80059bc:	222d      	movlt	r2, #45	; 0x2d
 80059be:	222b      	movge	r2, #43	; 0x2b
 80059c0:	2909      	cmp	r1, #9
 80059c2:	7042      	strb	r2, [r0, #1]
 80059c4:	dd2a      	ble.n	8005a1c <__exponent+0x70>
 80059c6:	f10d 0207 	add.w	r2, sp, #7
 80059ca:	4617      	mov	r7, r2
 80059cc:	260a      	movs	r6, #10
 80059ce:	4694      	mov	ip, r2
 80059d0:	fb91 f5f6 	sdiv	r5, r1, r6
 80059d4:	fb06 1415 	mls	r4, r6, r5, r1
 80059d8:	3430      	adds	r4, #48	; 0x30
 80059da:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80059de:	460c      	mov	r4, r1
 80059e0:	2c63      	cmp	r4, #99	; 0x63
 80059e2:	f102 32ff 	add.w	r2, r2, #4294967295
 80059e6:	4629      	mov	r1, r5
 80059e8:	dcf1      	bgt.n	80059ce <__exponent+0x22>
 80059ea:	3130      	adds	r1, #48	; 0x30
 80059ec:	f1ac 0402 	sub.w	r4, ip, #2
 80059f0:	f802 1c01 	strb.w	r1, [r2, #-1]
 80059f4:	1c41      	adds	r1, r0, #1
 80059f6:	4622      	mov	r2, r4
 80059f8:	42ba      	cmp	r2, r7
 80059fa:	d30a      	bcc.n	8005a12 <__exponent+0x66>
 80059fc:	f10d 0209 	add.w	r2, sp, #9
 8005a00:	eba2 020c 	sub.w	r2, r2, ip
 8005a04:	42bc      	cmp	r4, r7
 8005a06:	bf88      	it	hi
 8005a08:	2200      	movhi	r2, #0
 8005a0a:	4413      	add	r3, r2
 8005a0c:	1a18      	subs	r0, r3, r0
 8005a0e:	b003      	add	sp, #12
 8005a10:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a12:	f812 5b01 	ldrb.w	r5, [r2], #1
 8005a16:	f801 5f01 	strb.w	r5, [r1, #1]!
 8005a1a:	e7ed      	b.n	80059f8 <__exponent+0x4c>
 8005a1c:	2330      	movs	r3, #48	; 0x30
 8005a1e:	3130      	adds	r1, #48	; 0x30
 8005a20:	7083      	strb	r3, [r0, #2]
 8005a22:	70c1      	strb	r1, [r0, #3]
 8005a24:	1d03      	adds	r3, r0, #4
 8005a26:	e7f1      	b.n	8005a0c <__exponent+0x60>

08005a28 <_printf_float>:
 8005a28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a2c:	ed2d 8b02 	vpush	{d8}
 8005a30:	b08d      	sub	sp, #52	; 0x34
 8005a32:	460c      	mov	r4, r1
 8005a34:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005a38:	4616      	mov	r6, r2
 8005a3a:	461f      	mov	r7, r3
 8005a3c:	4605      	mov	r5, r0
 8005a3e:	f000 fce7 	bl	8006410 <_localeconv_r>
 8005a42:	f8d0 a000 	ldr.w	sl, [r0]
 8005a46:	4650      	mov	r0, sl
 8005a48:	f7fa fc12 	bl	8000270 <strlen>
 8005a4c:	2300      	movs	r3, #0
 8005a4e:	930a      	str	r3, [sp, #40]	; 0x28
 8005a50:	6823      	ldr	r3, [r4, #0]
 8005a52:	9305      	str	r3, [sp, #20]
 8005a54:	f8d8 3000 	ldr.w	r3, [r8]
 8005a58:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005a5c:	3307      	adds	r3, #7
 8005a5e:	f023 0307 	bic.w	r3, r3, #7
 8005a62:	f103 0208 	add.w	r2, r3, #8
 8005a66:	f8c8 2000 	str.w	r2, [r8]
 8005a6a:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005a72:	9307      	str	r3, [sp, #28]
 8005a74:	f8cd 8018 	str.w	r8, [sp, #24]
 8005a78:	ee08 0a10 	vmov	s16, r0
 8005a7c:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8005a80:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a84:	4b9e      	ldr	r3, [pc, #632]	; (8005d00 <_printf_float+0x2d8>)
 8005a86:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8a:	f7fb f84f 	bl	8000b2c <__aeabi_dcmpun>
 8005a8e:	bb88      	cbnz	r0, 8005af4 <_printf_float+0xcc>
 8005a90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a94:	4b9a      	ldr	r3, [pc, #616]	; (8005d00 <_printf_float+0x2d8>)
 8005a96:	f04f 32ff 	mov.w	r2, #4294967295
 8005a9a:	f7fb f829 	bl	8000af0 <__aeabi_dcmple>
 8005a9e:	bb48      	cbnz	r0, 8005af4 <_printf_float+0xcc>
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	4640      	mov	r0, r8
 8005aa6:	4649      	mov	r1, r9
 8005aa8:	f7fb f818 	bl	8000adc <__aeabi_dcmplt>
 8005aac:	b110      	cbz	r0, 8005ab4 <_printf_float+0x8c>
 8005aae:	232d      	movs	r3, #45	; 0x2d
 8005ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ab4:	4a93      	ldr	r2, [pc, #588]	; (8005d04 <_printf_float+0x2dc>)
 8005ab6:	4b94      	ldr	r3, [pc, #592]	; (8005d08 <_printf_float+0x2e0>)
 8005ab8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005abc:	bf94      	ite	ls
 8005abe:	4690      	movls	r8, r2
 8005ac0:	4698      	movhi	r8, r3
 8005ac2:	2303      	movs	r3, #3
 8005ac4:	6123      	str	r3, [r4, #16]
 8005ac6:	9b05      	ldr	r3, [sp, #20]
 8005ac8:	f023 0304 	bic.w	r3, r3, #4
 8005acc:	6023      	str	r3, [r4, #0]
 8005ace:	f04f 0900 	mov.w	r9, #0
 8005ad2:	9700      	str	r7, [sp, #0]
 8005ad4:	4633      	mov	r3, r6
 8005ad6:	aa0b      	add	r2, sp, #44	; 0x2c
 8005ad8:	4621      	mov	r1, r4
 8005ada:	4628      	mov	r0, r5
 8005adc:	f000 f9da 	bl	8005e94 <_printf_common>
 8005ae0:	3001      	adds	r0, #1
 8005ae2:	f040 8090 	bne.w	8005c06 <_printf_float+0x1de>
 8005ae6:	f04f 30ff 	mov.w	r0, #4294967295
 8005aea:	b00d      	add	sp, #52	; 0x34
 8005aec:	ecbd 8b02 	vpop	{d8}
 8005af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005af4:	4642      	mov	r2, r8
 8005af6:	464b      	mov	r3, r9
 8005af8:	4640      	mov	r0, r8
 8005afa:	4649      	mov	r1, r9
 8005afc:	f7fb f816 	bl	8000b2c <__aeabi_dcmpun>
 8005b00:	b140      	cbz	r0, 8005b14 <_printf_float+0xec>
 8005b02:	464b      	mov	r3, r9
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	bfbc      	itt	lt
 8005b08:	232d      	movlt	r3, #45	; 0x2d
 8005b0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005b0e:	4a7f      	ldr	r2, [pc, #508]	; (8005d0c <_printf_float+0x2e4>)
 8005b10:	4b7f      	ldr	r3, [pc, #508]	; (8005d10 <_printf_float+0x2e8>)
 8005b12:	e7d1      	b.n	8005ab8 <_printf_float+0x90>
 8005b14:	6863      	ldr	r3, [r4, #4]
 8005b16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005b1a:	9206      	str	r2, [sp, #24]
 8005b1c:	1c5a      	adds	r2, r3, #1
 8005b1e:	d13f      	bne.n	8005ba0 <_printf_float+0x178>
 8005b20:	2306      	movs	r3, #6
 8005b22:	6063      	str	r3, [r4, #4]
 8005b24:	9b05      	ldr	r3, [sp, #20]
 8005b26:	6861      	ldr	r1, [r4, #4]
 8005b28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	9303      	str	r3, [sp, #12]
 8005b30:	ab0a      	add	r3, sp, #40	; 0x28
 8005b32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005b36:	ab09      	add	r3, sp, #36	; 0x24
 8005b38:	ec49 8b10 	vmov	d0, r8, r9
 8005b3c:	9300      	str	r3, [sp, #0]
 8005b3e:	6022      	str	r2, [r4, #0]
 8005b40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005b44:	4628      	mov	r0, r5
 8005b46:	f7ff fecf 	bl	80058e8 <__cvt>
 8005b4a:	9b06      	ldr	r3, [sp, #24]
 8005b4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005b4e:	2b47      	cmp	r3, #71	; 0x47
 8005b50:	4680      	mov	r8, r0
 8005b52:	d108      	bne.n	8005b66 <_printf_float+0x13e>
 8005b54:	1cc8      	adds	r0, r1, #3
 8005b56:	db02      	blt.n	8005b5e <_printf_float+0x136>
 8005b58:	6863      	ldr	r3, [r4, #4]
 8005b5a:	4299      	cmp	r1, r3
 8005b5c:	dd41      	ble.n	8005be2 <_printf_float+0x1ba>
 8005b5e:	f1ab 0302 	sub.w	r3, fp, #2
 8005b62:	fa5f fb83 	uxtb.w	fp, r3
 8005b66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005b6a:	d820      	bhi.n	8005bae <_printf_float+0x186>
 8005b6c:	3901      	subs	r1, #1
 8005b6e:	465a      	mov	r2, fp
 8005b70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005b74:	9109      	str	r1, [sp, #36]	; 0x24
 8005b76:	f7ff ff19 	bl	80059ac <__exponent>
 8005b7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b7c:	1813      	adds	r3, r2, r0
 8005b7e:	2a01      	cmp	r2, #1
 8005b80:	4681      	mov	r9, r0
 8005b82:	6123      	str	r3, [r4, #16]
 8005b84:	dc02      	bgt.n	8005b8c <_printf_float+0x164>
 8005b86:	6822      	ldr	r2, [r4, #0]
 8005b88:	07d2      	lsls	r2, r2, #31
 8005b8a:	d501      	bpl.n	8005b90 <_printf_float+0x168>
 8005b8c:	3301      	adds	r3, #1
 8005b8e:	6123      	str	r3, [r4, #16]
 8005b90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d09c      	beq.n	8005ad2 <_printf_float+0xaa>
 8005b98:	232d      	movs	r3, #45	; 0x2d
 8005b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005b9e:	e798      	b.n	8005ad2 <_printf_float+0xaa>
 8005ba0:	9a06      	ldr	r2, [sp, #24]
 8005ba2:	2a47      	cmp	r2, #71	; 0x47
 8005ba4:	d1be      	bne.n	8005b24 <_printf_float+0xfc>
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d1bc      	bne.n	8005b24 <_printf_float+0xfc>
 8005baa:	2301      	movs	r3, #1
 8005bac:	e7b9      	b.n	8005b22 <_printf_float+0xfa>
 8005bae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005bb2:	d118      	bne.n	8005be6 <_printf_float+0x1be>
 8005bb4:	2900      	cmp	r1, #0
 8005bb6:	6863      	ldr	r3, [r4, #4]
 8005bb8:	dd0b      	ble.n	8005bd2 <_printf_float+0x1aa>
 8005bba:	6121      	str	r1, [r4, #16]
 8005bbc:	b913      	cbnz	r3, 8005bc4 <_printf_float+0x19c>
 8005bbe:	6822      	ldr	r2, [r4, #0]
 8005bc0:	07d0      	lsls	r0, r2, #31
 8005bc2:	d502      	bpl.n	8005bca <_printf_float+0x1a2>
 8005bc4:	3301      	adds	r3, #1
 8005bc6:	440b      	add	r3, r1
 8005bc8:	6123      	str	r3, [r4, #16]
 8005bca:	65a1      	str	r1, [r4, #88]	; 0x58
 8005bcc:	f04f 0900 	mov.w	r9, #0
 8005bd0:	e7de      	b.n	8005b90 <_printf_float+0x168>
 8005bd2:	b913      	cbnz	r3, 8005bda <_printf_float+0x1b2>
 8005bd4:	6822      	ldr	r2, [r4, #0]
 8005bd6:	07d2      	lsls	r2, r2, #31
 8005bd8:	d501      	bpl.n	8005bde <_printf_float+0x1b6>
 8005bda:	3302      	adds	r3, #2
 8005bdc:	e7f4      	b.n	8005bc8 <_printf_float+0x1a0>
 8005bde:	2301      	movs	r3, #1
 8005be0:	e7f2      	b.n	8005bc8 <_printf_float+0x1a0>
 8005be2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005be8:	4299      	cmp	r1, r3
 8005bea:	db05      	blt.n	8005bf8 <_printf_float+0x1d0>
 8005bec:	6823      	ldr	r3, [r4, #0]
 8005bee:	6121      	str	r1, [r4, #16]
 8005bf0:	07d8      	lsls	r0, r3, #31
 8005bf2:	d5ea      	bpl.n	8005bca <_printf_float+0x1a2>
 8005bf4:	1c4b      	adds	r3, r1, #1
 8005bf6:	e7e7      	b.n	8005bc8 <_printf_float+0x1a0>
 8005bf8:	2900      	cmp	r1, #0
 8005bfa:	bfd4      	ite	le
 8005bfc:	f1c1 0202 	rsble	r2, r1, #2
 8005c00:	2201      	movgt	r2, #1
 8005c02:	4413      	add	r3, r2
 8005c04:	e7e0      	b.n	8005bc8 <_printf_float+0x1a0>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	055a      	lsls	r2, r3, #21
 8005c0a:	d407      	bmi.n	8005c1c <_printf_float+0x1f4>
 8005c0c:	6923      	ldr	r3, [r4, #16]
 8005c0e:	4642      	mov	r2, r8
 8005c10:	4631      	mov	r1, r6
 8005c12:	4628      	mov	r0, r5
 8005c14:	47b8      	blx	r7
 8005c16:	3001      	adds	r0, #1
 8005c18:	d12c      	bne.n	8005c74 <_printf_float+0x24c>
 8005c1a:	e764      	b.n	8005ae6 <_printf_float+0xbe>
 8005c1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005c20:	f240 80e0 	bls.w	8005de4 <_printf_float+0x3bc>
 8005c24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005c28:	2200      	movs	r2, #0
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	f7fa ff4c 	bl	8000ac8 <__aeabi_dcmpeq>
 8005c30:	2800      	cmp	r0, #0
 8005c32:	d034      	beq.n	8005c9e <_printf_float+0x276>
 8005c34:	4a37      	ldr	r2, [pc, #220]	; (8005d14 <_printf_float+0x2ec>)
 8005c36:	2301      	movs	r3, #1
 8005c38:	4631      	mov	r1, r6
 8005c3a:	4628      	mov	r0, r5
 8005c3c:	47b8      	blx	r7
 8005c3e:	3001      	adds	r0, #1
 8005c40:	f43f af51 	beq.w	8005ae6 <_printf_float+0xbe>
 8005c44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c48:	429a      	cmp	r2, r3
 8005c4a:	db02      	blt.n	8005c52 <_printf_float+0x22a>
 8005c4c:	6823      	ldr	r3, [r4, #0]
 8005c4e:	07d8      	lsls	r0, r3, #31
 8005c50:	d510      	bpl.n	8005c74 <_printf_float+0x24c>
 8005c52:	ee18 3a10 	vmov	r3, s16
 8005c56:	4652      	mov	r2, sl
 8005c58:	4631      	mov	r1, r6
 8005c5a:	4628      	mov	r0, r5
 8005c5c:	47b8      	blx	r7
 8005c5e:	3001      	adds	r0, #1
 8005c60:	f43f af41 	beq.w	8005ae6 <_printf_float+0xbe>
 8005c64:	f04f 0800 	mov.w	r8, #0
 8005c68:	f104 091a 	add.w	r9, r4, #26
 8005c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	4543      	cmp	r3, r8
 8005c72:	dc09      	bgt.n	8005c88 <_printf_float+0x260>
 8005c74:	6823      	ldr	r3, [r4, #0]
 8005c76:	079b      	lsls	r3, r3, #30
 8005c78:	f100 8107 	bmi.w	8005e8a <_printf_float+0x462>
 8005c7c:	68e0      	ldr	r0, [r4, #12]
 8005c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005c80:	4298      	cmp	r0, r3
 8005c82:	bfb8      	it	lt
 8005c84:	4618      	movlt	r0, r3
 8005c86:	e730      	b.n	8005aea <_printf_float+0xc2>
 8005c88:	2301      	movs	r3, #1
 8005c8a:	464a      	mov	r2, r9
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b8      	blx	r7
 8005c92:	3001      	adds	r0, #1
 8005c94:	f43f af27 	beq.w	8005ae6 <_printf_float+0xbe>
 8005c98:	f108 0801 	add.w	r8, r8, #1
 8005c9c:	e7e6      	b.n	8005c6c <_printf_float+0x244>
 8005c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	dc39      	bgt.n	8005d18 <_printf_float+0x2f0>
 8005ca4:	4a1b      	ldr	r2, [pc, #108]	; (8005d14 <_printf_float+0x2ec>)
 8005ca6:	2301      	movs	r3, #1
 8005ca8:	4631      	mov	r1, r6
 8005caa:	4628      	mov	r0, r5
 8005cac:	47b8      	blx	r7
 8005cae:	3001      	adds	r0, #1
 8005cb0:	f43f af19 	beq.w	8005ae6 <_printf_float+0xbe>
 8005cb4:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	d102      	bne.n	8005cc2 <_printf_float+0x29a>
 8005cbc:	6823      	ldr	r3, [r4, #0]
 8005cbe:	07d9      	lsls	r1, r3, #31
 8005cc0:	d5d8      	bpl.n	8005c74 <_printf_float+0x24c>
 8005cc2:	ee18 3a10 	vmov	r3, s16
 8005cc6:	4652      	mov	r2, sl
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af09 	beq.w	8005ae6 <_printf_float+0xbe>
 8005cd4:	f04f 0900 	mov.w	r9, #0
 8005cd8:	f104 0a1a 	add.w	sl, r4, #26
 8005cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005cde:	425b      	negs	r3, r3
 8005ce0:	454b      	cmp	r3, r9
 8005ce2:	dc01      	bgt.n	8005ce8 <_printf_float+0x2c0>
 8005ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ce6:	e792      	b.n	8005c0e <_printf_float+0x1e6>
 8005ce8:	2301      	movs	r3, #1
 8005cea:	4652      	mov	r2, sl
 8005cec:	4631      	mov	r1, r6
 8005cee:	4628      	mov	r0, r5
 8005cf0:	47b8      	blx	r7
 8005cf2:	3001      	adds	r0, #1
 8005cf4:	f43f aef7 	beq.w	8005ae6 <_printf_float+0xbe>
 8005cf8:	f109 0901 	add.w	r9, r9, #1
 8005cfc:	e7ee      	b.n	8005cdc <_printf_float+0x2b4>
 8005cfe:	bf00      	nop
 8005d00:	7fefffff 	.word	0x7fefffff
 8005d04:	08008680 	.word	0x08008680
 8005d08:	08008684 	.word	0x08008684
 8005d0c:	08008688 	.word	0x08008688
 8005d10:	0800868c 	.word	0x0800868c
 8005d14:	08008690 	.word	0x08008690
 8005d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005d1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	bfa8      	it	ge
 8005d20:	461a      	movge	r2, r3
 8005d22:	2a00      	cmp	r2, #0
 8005d24:	4691      	mov	r9, r2
 8005d26:	dc37      	bgt.n	8005d98 <_printf_float+0x370>
 8005d28:	f04f 0b00 	mov.w	fp, #0
 8005d2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d30:	f104 021a 	add.w	r2, r4, #26
 8005d34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005d36:	9305      	str	r3, [sp, #20]
 8005d38:	eba3 0309 	sub.w	r3, r3, r9
 8005d3c:	455b      	cmp	r3, fp
 8005d3e:	dc33      	bgt.n	8005da8 <_printf_float+0x380>
 8005d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d44:	429a      	cmp	r2, r3
 8005d46:	db3b      	blt.n	8005dc0 <_printf_float+0x398>
 8005d48:	6823      	ldr	r3, [r4, #0]
 8005d4a:	07da      	lsls	r2, r3, #31
 8005d4c:	d438      	bmi.n	8005dc0 <_printf_float+0x398>
 8005d4e:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8005d52:	eba2 0903 	sub.w	r9, r2, r3
 8005d56:	9b05      	ldr	r3, [sp, #20]
 8005d58:	1ad2      	subs	r2, r2, r3
 8005d5a:	4591      	cmp	r9, r2
 8005d5c:	bfa8      	it	ge
 8005d5e:	4691      	movge	r9, r2
 8005d60:	f1b9 0f00 	cmp.w	r9, #0
 8005d64:	dc35      	bgt.n	8005dd2 <_printf_float+0x3aa>
 8005d66:	f04f 0800 	mov.w	r8, #0
 8005d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d6e:	f104 0a1a 	add.w	sl, r4, #26
 8005d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d76:	1a9b      	subs	r3, r3, r2
 8005d78:	eba3 0309 	sub.w	r3, r3, r9
 8005d7c:	4543      	cmp	r3, r8
 8005d7e:	f77f af79 	ble.w	8005c74 <_printf_float+0x24c>
 8005d82:	2301      	movs	r3, #1
 8005d84:	4652      	mov	r2, sl
 8005d86:	4631      	mov	r1, r6
 8005d88:	4628      	mov	r0, r5
 8005d8a:	47b8      	blx	r7
 8005d8c:	3001      	adds	r0, #1
 8005d8e:	f43f aeaa 	beq.w	8005ae6 <_printf_float+0xbe>
 8005d92:	f108 0801 	add.w	r8, r8, #1
 8005d96:	e7ec      	b.n	8005d72 <_printf_float+0x34a>
 8005d98:	4613      	mov	r3, r2
 8005d9a:	4631      	mov	r1, r6
 8005d9c:	4642      	mov	r2, r8
 8005d9e:	4628      	mov	r0, r5
 8005da0:	47b8      	blx	r7
 8005da2:	3001      	adds	r0, #1
 8005da4:	d1c0      	bne.n	8005d28 <_printf_float+0x300>
 8005da6:	e69e      	b.n	8005ae6 <_printf_float+0xbe>
 8005da8:	2301      	movs	r3, #1
 8005daa:	4631      	mov	r1, r6
 8005dac:	4628      	mov	r0, r5
 8005dae:	9205      	str	r2, [sp, #20]
 8005db0:	47b8      	blx	r7
 8005db2:	3001      	adds	r0, #1
 8005db4:	f43f ae97 	beq.w	8005ae6 <_printf_float+0xbe>
 8005db8:	9a05      	ldr	r2, [sp, #20]
 8005dba:	f10b 0b01 	add.w	fp, fp, #1
 8005dbe:	e7b9      	b.n	8005d34 <_printf_float+0x30c>
 8005dc0:	ee18 3a10 	vmov	r3, s16
 8005dc4:	4652      	mov	r2, sl
 8005dc6:	4631      	mov	r1, r6
 8005dc8:	4628      	mov	r0, r5
 8005dca:	47b8      	blx	r7
 8005dcc:	3001      	adds	r0, #1
 8005dce:	d1be      	bne.n	8005d4e <_printf_float+0x326>
 8005dd0:	e689      	b.n	8005ae6 <_printf_float+0xbe>
 8005dd2:	9a05      	ldr	r2, [sp, #20]
 8005dd4:	464b      	mov	r3, r9
 8005dd6:	4442      	add	r2, r8
 8005dd8:	4631      	mov	r1, r6
 8005dda:	4628      	mov	r0, r5
 8005ddc:	47b8      	blx	r7
 8005dde:	3001      	adds	r0, #1
 8005de0:	d1c1      	bne.n	8005d66 <_printf_float+0x33e>
 8005de2:	e680      	b.n	8005ae6 <_printf_float+0xbe>
 8005de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005de6:	2a01      	cmp	r2, #1
 8005de8:	dc01      	bgt.n	8005dee <_printf_float+0x3c6>
 8005dea:	07db      	lsls	r3, r3, #31
 8005dec:	d53a      	bpl.n	8005e64 <_printf_float+0x43c>
 8005dee:	2301      	movs	r3, #1
 8005df0:	4642      	mov	r2, r8
 8005df2:	4631      	mov	r1, r6
 8005df4:	4628      	mov	r0, r5
 8005df6:	47b8      	blx	r7
 8005df8:	3001      	adds	r0, #1
 8005dfa:	f43f ae74 	beq.w	8005ae6 <_printf_float+0xbe>
 8005dfe:	ee18 3a10 	vmov	r3, s16
 8005e02:	4652      	mov	r2, sl
 8005e04:	4631      	mov	r1, r6
 8005e06:	4628      	mov	r0, r5
 8005e08:	47b8      	blx	r7
 8005e0a:	3001      	adds	r0, #1
 8005e0c:	f43f ae6b 	beq.w	8005ae6 <_printf_float+0xbe>
 8005e10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e14:	2200      	movs	r2, #0
 8005e16:	2300      	movs	r3, #0
 8005e18:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8005e1c:	f7fa fe54 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e20:	b9d8      	cbnz	r0, 8005e5a <_printf_float+0x432>
 8005e22:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005e26:	f108 0201 	add.w	r2, r8, #1
 8005e2a:	4631      	mov	r1, r6
 8005e2c:	4628      	mov	r0, r5
 8005e2e:	47b8      	blx	r7
 8005e30:	3001      	adds	r0, #1
 8005e32:	d10e      	bne.n	8005e52 <_printf_float+0x42a>
 8005e34:	e657      	b.n	8005ae6 <_printf_float+0xbe>
 8005e36:	2301      	movs	r3, #1
 8005e38:	4652      	mov	r2, sl
 8005e3a:	4631      	mov	r1, r6
 8005e3c:	4628      	mov	r0, r5
 8005e3e:	47b8      	blx	r7
 8005e40:	3001      	adds	r0, #1
 8005e42:	f43f ae50 	beq.w	8005ae6 <_printf_float+0xbe>
 8005e46:	f108 0801 	add.w	r8, r8, #1
 8005e4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e4c:	3b01      	subs	r3, #1
 8005e4e:	4543      	cmp	r3, r8
 8005e50:	dcf1      	bgt.n	8005e36 <_printf_float+0x40e>
 8005e52:	464b      	mov	r3, r9
 8005e54:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005e58:	e6da      	b.n	8005c10 <_printf_float+0x1e8>
 8005e5a:	f04f 0800 	mov.w	r8, #0
 8005e5e:	f104 0a1a 	add.w	sl, r4, #26
 8005e62:	e7f2      	b.n	8005e4a <_printf_float+0x422>
 8005e64:	2301      	movs	r3, #1
 8005e66:	4642      	mov	r2, r8
 8005e68:	e7df      	b.n	8005e2a <_printf_float+0x402>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	464a      	mov	r2, r9
 8005e6e:	4631      	mov	r1, r6
 8005e70:	4628      	mov	r0, r5
 8005e72:	47b8      	blx	r7
 8005e74:	3001      	adds	r0, #1
 8005e76:	f43f ae36 	beq.w	8005ae6 <_printf_float+0xbe>
 8005e7a:	f108 0801 	add.w	r8, r8, #1
 8005e7e:	68e3      	ldr	r3, [r4, #12]
 8005e80:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005e82:	1a5b      	subs	r3, r3, r1
 8005e84:	4543      	cmp	r3, r8
 8005e86:	dcf0      	bgt.n	8005e6a <_printf_float+0x442>
 8005e88:	e6f8      	b.n	8005c7c <_printf_float+0x254>
 8005e8a:	f04f 0800 	mov.w	r8, #0
 8005e8e:	f104 0919 	add.w	r9, r4, #25
 8005e92:	e7f4      	b.n	8005e7e <_printf_float+0x456>

08005e94 <_printf_common>:
 8005e94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005e98:	4616      	mov	r6, r2
 8005e9a:	4699      	mov	r9, r3
 8005e9c:	688a      	ldr	r2, [r1, #8]
 8005e9e:	690b      	ldr	r3, [r1, #16]
 8005ea0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ea4:	4293      	cmp	r3, r2
 8005ea6:	bfb8      	it	lt
 8005ea8:	4613      	movlt	r3, r2
 8005eaa:	6033      	str	r3, [r6, #0]
 8005eac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005eb0:	4607      	mov	r7, r0
 8005eb2:	460c      	mov	r4, r1
 8005eb4:	b10a      	cbz	r2, 8005eba <_printf_common+0x26>
 8005eb6:	3301      	adds	r3, #1
 8005eb8:	6033      	str	r3, [r6, #0]
 8005eba:	6823      	ldr	r3, [r4, #0]
 8005ebc:	0699      	lsls	r1, r3, #26
 8005ebe:	bf42      	ittt	mi
 8005ec0:	6833      	ldrmi	r3, [r6, #0]
 8005ec2:	3302      	addmi	r3, #2
 8005ec4:	6033      	strmi	r3, [r6, #0]
 8005ec6:	6825      	ldr	r5, [r4, #0]
 8005ec8:	f015 0506 	ands.w	r5, r5, #6
 8005ecc:	d106      	bne.n	8005edc <_printf_common+0x48>
 8005ece:	f104 0a19 	add.w	sl, r4, #25
 8005ed2:	68e3      	ldr	r3, [r4, #12]
 8005ed4:	6832      	ldr	r2, [r6, #0]
 8005ed6:	1a9b      	subs	r3, r3, r2
 8005ed8:	42ab      	cmp	r3, r5
 8005eda:	dc26      	bgt.n	8005f2a <_printf_common+0x96>
 8005edc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005ee0:	1e13      	subs	r3, r2, #0
 8005ee2:	6822      	ldr	r2, [r4, #0]
 8005ee4:	bf18      	it	ne
 8005ee6:	2301      	movne	r3, #1
 8005ee8:	0692      	lsls	r2, r2, #26
 8005eea:	d42b      	bmi.n	8005f44 <_printf_common+0xb0>
 8005eec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005ef0:	4649      	mov	r1, r9
 8005ef2:	4638      	mov	r0, r7
 8005ef4:	47c0      	blx	r8
 8005ef6:	3001      	adds	r0, #1
 8005ef8:	d01e      	beq.n	8005f38 <_printf_common+0xa4>
 8005efa:	6823      	ldr	r3, [r4, #0]
 8005efc:	6922      	ldr	r2, [r4, #16]
 8005efe:	f003 0306 	and.w	r3, r3, #6
 8005f02:	2b04      	cmp	r3, #4
 8005f04:	bf02      	ittt	eq
 8005f06:	68e5      	ldreq	r5, [r4, #12]
 8005f08:	6833      	ldreq	r3, [r6, #0]
 8005f0a:	1aed      	subeq	r5, r5, r3
 8005f0c:	68a3      	ldr	r3, [r4, #8]
 8005f0e:	bf0c      	ite	eq
 8005f10:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f14:	2500      	movne	r5, #0
 8005f16:	4293      	cmp	r3, r2
 8005f18:	bfc4      	itt	gt
 8005f1a:	1a9b      	subgt	r3, r3, r2
 8005f1c:	18ed      	addgt	r5, r5, r3
 8005f1e:	2600      	movs	r6, #0
 8005f20:	341a      	adds	r4, #26
 8005f22:	42b5      	cmp	r5, r6
 8005f24:	d11a      	bne.n	8005f5c <_printf_common+0xc8>
 8005f26:	2000      	movs	r0, #0
 8005f28:	e008      	b.n	8005f3c <_printf_common+0xa8>
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	4652      	mov	r2, sl
 8005f2e:	4649      	mov	r1, r9
 8005f30:	4638      	mov	r0, r7
 8005f32:	47c0      	blx	r8
 8005f34:	3001      	adds	r0, #1
 8005f36:	d103      	bne.n	8005f40 <_printf_common+0xac>
 8005f38:	f04f 30ff 	mov.w	r0, #4294967295
 8005f3c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f40:	3501      	adds	r5, #1
 8005f42:	e7c6      	b.n	8005ed2 <_printf_common+0x3e>
 8005f44:	18e1      	adds	r1, r4, r3
 8005f46:	1c5a      	adds	r2, r3, #1
 8005f48:	2030      	movs	r0, #48	; 0x30
 8005f4a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f4e:	4422      	add	r2, r4
 8005f50:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f54:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f58:	3302      	adds	r3, #2
 8005f5a:	e7c7      	b.n	8005eec <_printf_common+0x58>
 8005f5c:	2301      	movs	r3, #1
 8005f5e:	4622      	mov	r2, r4
 8005f60:	4649      	mov	r1, r9
 8005f62:	4638      	mov	r0, r7
 8005f64:	47c0      	blx	r8
 8005f66:	3001      	adds	r0, #1
 8005f68:	d0e6      	beq.n	8005f38 <_printf_common+0xa4>
 8005f6a:	3601      	adds	r6, #1
 8005f6c:	e7d9      	b.n	8005f22 <_printf_common+0x8e>
	...

08005f70 <_printf_i>:
 8005f70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f74:	7e0f      	ldrb	r7, [r1, #24]
 8005f76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005f78:	2f78      	cmp	r7, #120	; 0x78
 8005f7a:	4691      	mov	r9, r2
 8005f7c:	4680      	mov	r8, r0
 8005f7e:	460c      	mov	r4, r1
 8005f80:	469a      	mov	sl, r3
 8005f82:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005f86:	d807      	bhi.n	8005f98 <_printf_i+0x28>
 8005f88:	2f62      	cmp	r7, #98	; 0x62
 8005f8a:	d80a      	bhi.n	8005fa2 <_printf_i+0x32>
 8005f8c:	2f00      	cmp	r7, #0
 8005f8e:	f000 80d4 	beq.w	800613a <_printf_i+0x1ca>
 8005f92:	2f58      	cmp	r7, #88	; 0x58
 8005f94:	f000 80c0 	beq.w	8006118 <_printf_i+0x1a8>
 8005f98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f9c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fa0:	e03a      	b.n	8006018 <_printf_i+0xa8>
 8005fa2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fa6:	2b15      	cmp	r3, #21
 8005fa8:	d8f6      	bhi.n	8005f98 <_printf_i+0x28>
 8005faa:	a101      	add	r1, pc, #4	; (adr r1, 8005fb0 <_printf_i+0x40>)
 8005fac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fb0:	08006009 	.word	0x08006009
 8005fb4:	0800601d 	.word	0x0800601d
 8005fb8:	08005f99 	.word	0x08005f99
 8005fbc:	08005f99 	.word	0x08005f99
 8005fc0:	08005f99 	.word	0x08005f99
 8005fc4:	08005f99 	.word	0x08005f99
 8005fc8:	0800601d 	.word	0x0800601d
 8005fcc:	08005f99 	.word	0x08005f99
 8005fd0:	08005f99 	.word	0x08005f99
 8005fd4:	08005f99 	.word	0x08005f99
 8005fd8:	08005f99 	.word	0x08005f99
 8005fdc:	08006121 	.word	0x08006121
 8005fe0:	08006049 	.word	0x08006049
 8005fe4:	080060db 	.word	0x080060db
 8005fe8:	08005f99 	.word	0x08005f99
 8005fec:	08005f99 	.word	0x08005f99
 8005ff0:	08006143 	.word	0x08006143
 8005ff4:	08005f99 	.word	0x08005f99
 8005ff8:	08006049 	.word	0x08006049
 8005ffc:	08005f99 	.word	0x08005f99
 8006000:	08005f99 	.word	0x08005f99
 8006004:	080060e3 	.word	0x080060e3
 8006008:	682b      	ldr	r3, [r5, #0]
 800600a:	1d1a      	adds	r2, r3, #4
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	602a      	str	r2, [r5, #0]
 8006010:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006014:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006018:	2301      	movs	r3, #1
 800601a:	e09f      	b.n	800615c <_printf_i+0x1ec>
 800601c:	6820      	ldr	r0, [r4, #0]
 800601e:	682b      	ldr	r3, [r5, #0]
 8006020:	0607      	lsls	r7, r0, #24
 8006022:	f103 0104 	add.w	r1, r3, #4
 8006026:	6029      	str	r1, [r5, #0]
 8006028:	d501      	bpl.n	800602e <_printf_i+0xbe>
 800602a:	681e      	ldr	r6, [r3, #0]
 800602c:	e003      	b.n	8006036 <_printf_i+0xc6>
 800602e:	0646      	lsls	r6, r0, #25
 8006030:	d5fb      	bpl.n	800602a <_printf_i+0xba>
 8006032:	f9b3 6000 	ldrsh.w	r6, [r3]
 8006036:	2e00      	cmp	r6, #0
 8006038:	da03      	bge.n	8006042 <_printf_i+0xd2>
 800603a:	232d      	movs	r3, #45	; 0x2d
 800603c:	4276      	negs	r6, r6
 800603e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006042:	485a      	ldr	r0, [pc, #360]	; (80061ac <_printf_i+0x23c>)
 8006044:	230a      	movs	r3, #10
 8006046:	e012      	b.n	800606e <_printf_i+0xfe>
 8006048:	682b      	ldr	r3, [r5, #0]
 800604a:	6820      	ldr	r0, [r4, #0]
 800604c:	1d19      	adds	r1, r3, #4
 800604e:	6029      	str	r1, [r5, #0]
 8006050:	0605      	lsls	r5, r0, #24
 8006052:	d501      	bpl.n	8006058 <_printf_i+0xe8>
 8006054:	681e      	ldr	r6, [r3, #0]
 8006056:	e002      	b.n	800605e <_printf_i+0xee>
 8006058:	0641      	lsls	r1, r0, #25
 800605a:	d5fb      	bpl.n	8006054 <_printf_i+0xe4>
 800605c:	881e      	ldrh	r6, [r3, #0]
 800605e:	4853      	ldr	r0, [pc, #332]	; (80061ac <_printf_i+0x23c>)
 8006060:	2f6f      	cmp	r7, #111	; 0x6f
 8006062:	bf0c      	ite	eq
 8006064:	2308      	moveq	r3, #8
 8006066:	230a      	movne	r3, #10
 8006068:	2100      	movs	r1, #0
 800606a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800606e:	6865      	ldr	r5, [r4, #4]
 8006070:	60a5      	str	r5, [r4, #8]
 8006072:	2d00      	cmp	r5, #0
 8006074:	bfa2      	ittt	ge
 8006076:	6821      	ldrge	r1, [r4, #0]
 8006078:	f021 0104 	bicge.w	r1, r1, #4
 800607c:	6021      	strge	r1, [r4, #0]
 800607e:	b90e      	cbnz	r6, 8006084 <_printf_i+0x114>
 8006080:	2d00      	cmp	r5, #0
 8006082:	d04b      	beq.n	800611c <_printf_i+0x1ac>
 8006084:	4615      	mov	r5, r2
 8006086:	fbb6 f1f3 	udiv	r1, r6, r3
 800608a:	fb03 6711 	mls	r7, r3, r1, r6
 800608e:	5dc7      	ldrb	r7, [r0, r7]
 8006090:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006094:	4637      	mov	r7, r6
 8006096:	42bb      	cmp	r3, r7
 8006098:	460e      	mov	r6, r1
 800609a:	d9f4      	bls.n	8006086 <_printf_i+0x116>
 800609c:	2b08      	cmp	r3, #8
 800609e:	d10b      	bne.n	80060b8 <_printf_i+0x148>
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	07de      	lsls	r6, r3, #31
 80060a4:	d508      	bpl.n	80060b8 <_printf_i+0x148>
 80060a6:	6923      	ldr	r3, [r4, #16]
 80060a8:	6861      	ldr	r1, [r4, #4]
 80060aa:	4299      	cmp	r1, r3
 80060ac:	bfde      	ittt	le
 80060ae:	2330      	movle	r3, #48	; 0x30
 80060b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80060b4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80060b8:	1b52      	subs	r2, r2, r5
 80060ba:	6122      	str	r2, [r4, #16]
 80060bc:	f8cd a000 	str.w	sl, [sp]
 80060c0:	464b      	mov	r3, r9
 80060c2:	aa03      	add	r2, sp, #12
 80060c4:	4621      	mov	r1, r4
 80060c6:	4640      	mov	r0, r8
 80060c8:	f7ff fee4 	bl	8005e94 <_printf_common>
 80060cc:	3001      	adds	r0, #1
 80060ce:	d14a      	bne.n	8006166 <_printf_i+0x1f6>
 80060d0:	f04f 30ff 	mov.w	r0, #4294967295
 80060d4:	b004      	add	sp, #16
 80060d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	f043 0320 	orr.w	r3, r3, #32
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	4833      	ldr	r0, [pc, #204]	; (80061b0 <_printf_i+0x240>)
 80060e4:	2778      	movs	r7, #120	; 0x78
 80060e6:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80060ea:	6823      	ldr	r3, [r4, #0]
 80060ec:	6829      	ldr	r1, [r5, #0]
 80060ee:	061f      	lsls	r7, r3, #24
 80060f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80060f4:	d402      	bmi.n	80060fc <_printf_i+0x18c>
 80060f6:	065f      	lsls	r7, r3, #25
 80060f8:	bf48      	it	mi
 80060fa:	b2b6      	uxthmi	r6, r6
 80060fc:	07df      	lsls	r7, r3, #31
 80060fe:	bf48      	it	mi
 8006100:	f043 0320 	orrmi.w	r3, r3, #32
 8006104:	6029      	str	r1, [r5, #0]
 8006106:	bf48      	it	mi
 8006108:	6023      	strmi	r3, [r4, #0]
 800610a:	b91e      	cbnz	r6, 8006114 <_printf_i+0x1a4>
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	f023 0320 	bic.w	r3, r3, #32
 8006112:	6023      	str	r3, [r4, #0]
 8006114:	2310      	movs	r3, #16
 8006116:	e7a7      	b.n	8006068 <_printf_i+0xf8>
 8006118:	4824      	ldr	r0, [pc, #144]	; (80061ac <_printf_i+0x23c>)
 800611a:	e7e4      	b.n	80060e6 <_printf_i+0x176>
 800611c:	4615      	mov	r5, r2
 800611e:	e7bd      	b.n	800609c <_printf_i+0x12c>
 8006120:	682b      	ldr	r3, [r5, #0]
 8006122:	6826      	ldr	r6, [r4, #0]
 8006124:	6961      	ldr	r1, [r4, #20]
 8006126:	1d18      	adds	r0, r3, #4
 8006128:	6028      	str	r0, [r5, #0]
 800612a:	0635      	lsls	r5, r6, #24
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	d501      	bpl.n	8006134 <_printf_i+0x1c4>
 8006130:	6019      	str	r1, [r3, #0]
 8006132:	e002      	b.n	800613a <_printf_i+0x1ca>
 8006134:	0670      	lsls	r0, r6, #25
 8006136:	d5fb      	bpl.n	8006130 <_printf_i+0x1c0>
 8006138:	8019      	strh	r1, [r3, #0]
 800613a:	2300      	movs	r3, #0
 800613c:	6123      	str	r3, [r4, #16]
 800613e:	4615      	mov	r5, r2
 8006140:	e7bc      	b.n	80060bc <_printf_i+0x14c>
 8006142:	682b      	ldr	r3, [r5, #0]
 8006144:	1d1a      	adds	r2, r3, #4
 8006146:	602a      	str	r2, [r5, #0]
 8006148:	681d      	ldr	r5, [r3, #0]
 800614a:	6862      	ldr	r2, [r4, #4]
 800614c:	2100      	movs	r1, #0
 800614e:	4628      	mov	r0, r5
 8006150:	f7fa f83e 	bl	80001d0 <memchr>
 8006154:	b108      	cbz	r0, 800615a <_printf_i+0x1ea>
 8006156:	1b40      	subs	r0, r0, r5
 8006158:	6060      	str	r0, [r4, #4]
 800615a:	6863      	ldr	r3, [r4, #4]
 800615c:	6123      	str	r3, [r4, #16]
 800615e:	2300      	movs	r3, #0
 8006160:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006164:	e7aa      	b.n	80060bc <_printf_i+0x14c>
 8006166:	6923      	ldr	r3, [r4, #16]
 8006168:	462a      	mov	r2, r5
 800616a:	4649      	mov	r1, r9
 800616c:	4640      	mov	r0, r8
 800616e:	47d0      	blx	sl
 8006170:	3001      	adds	r0, #1
 8006172:	d0ad      	beq.n	80060d0 <_printf_i+0x160>
 8006174:	6823      	ldr	r3, [r4, #0]
 8006176:	079b      	lsls	r3, r3, #30
 8006178:	d413      	bmi.n	80061a2 <_printf_i+0x232>
 800617a:	68e0      	ldr	r0, [r4, #12]
 800617c:	9b03      	ldr	r3, [sp, #12]
 800617e:	4298      	cmp	r0, r3
 8006180:	bfb8      	it	lt
 8006182:	4618      	movlt	r0, r3
 8006184:	e7a6      	b.n	80060d4 <_printf_i+0x164>
 8006186:	2301      	movs	r3, #1
 8006188:	4632      	mov	r2, r6
 800618a:	4649      	mov	r1, r9
 800618c:	4640      	mov	r0, r8
 800618e:	47d0      	blx	sl
 8006190:	3001      	adds	r0, #1
 8006192:	d09d      	beq.n	80060d0 <_printf_i+0x160>
 8006194:	3501      	adds	r5, #1
 8006196:	68e3      	ldr	r3, [r4, #12]
 8006198:	9903      	ldr	r1, [sp, #12]
 800619a:	1a5b      	subs	r3, r3, r1
 800619c:	42ab      	cmp	r3, r5
 800619e:	dcf2      	bgt.n	8006186 <_printf_i+0x216>
 80061a0:	e7eb      	b.n	800617a <_printf_i+0x20a>
 80061a2:	2500      	movs	r5, #0
 80061a4:	f104 0619 	add.w	r6, r4, #25
 80061a8:	e7f5      	b.n	8006196 <_printf_i+0x226>
 80061aa:	bf00      	nop
 80061ac:	08008692 	.word	0x08008692
 80061b0:	080086a3 	.word	0x080086a3

080061b4 <std>:
 80061b4:	2300      	movs	r3, #0
 80061b6:	b510      	push	{r4, lr}
 80061b8:	4604      	mov	r4, r0
 80061ba:	e9c0 3300 	strd	r3, r3, [r0]
 80061be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061c2:	6083      	str	r3, [r0, #8]
 80061c4:	8181      	strh	r1, [r0, #12]
 80061c6:	6643      	str	r3, [r0, #100]	; 0x64
 80061c8:	81c2      	strh	r2, [r0, #14]
 80061ca:	6183      	str	r3, [r0, #24]
 80061cc:	4619      	mov	r1, r3
 80061ce:	2208      	movs	r2, #8
 80061d0:	305c      	adds	r0, #92	; 0x5c
 80061d2:	f000 f914 	bl	80063fe <memset>
 80061d6:	4b0d      	ldr	r3, [pc, #52]	; (800620c <std+0x58>)
 80061d8:	6263      	str	r3, [r4, #36]	; 0x24
 80061da:	4b0d      	ldr	r3, [pc, #52]	; (8006210 <std+0x5c>)
 80061dc:	62a3      	str	r3, [r4, #40]	; 0x28
 80061de:	4b0d      	ldr	r3, [pc, #52]	; (8006214 <std+0x60>)
 80061e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80061e2:	4b0d      	ldr	r3, [pc, #52]	; (8006218 <std+0x64>)
 80061e4:	6323      	str	r3, [r4, #48]	; 0x30
 80061e6:	4b0d      	ldr	r3, [pc, #52]	; (800621c <std+0x68>)
 80061e8:	6224      	str	r4, [r4, #32]
 80061ea:	429c      	cmp	r4, r3
 80061ec:	d006      	beq.n	80061fc <std+0x48>
 80061ee:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80061f2:	4294      	cmp	r4, r2
 80061f4:	d002      	beq.n	80061fc <std+0x48>
 80061f6:	33d0      	adds	r3, #208	; 0xd0
 80061f8:	429c      	cmp	r4, r3
 80061fa:	d105      	bne.n	8006208 <std+0x54>
 80061fc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006200:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006204:	f000 b978 	b.w	80064f8 <__retarget_lock_init_recursive>
 8006208:	bd10      	pop	{r4, pc}
 800620a:	bf00      	nop
 800620c:	08006379 	.word	0x08006379
 8006210:	0800639b 	.word	0x0800639b
 8006214:	080063d3 	.word	0x080063d3
 8006218:	080063f7 	.word	0x080063f7
 800621c:	200003d8 	.word	0x200003d8

08006220 <stdio_exit_handler>:
 8006220:	4a02      	ldr	r2, [pc, #8]	; (800622c <stdio_exit_handler+0xc>)
 8006222:	4903      	ldr	r1, [pc, #12]	; (8006230 <stdio_exit_handler+0x10>)
 8006224:	4803      	ldr	r0, [pc, #12]	; (8006234 <stdio_exit_handler+0x14>)
 8006226:	f000 b869 	b.w	80062fc <_fwalk_sglue>
 800622a:	bf00      	nop
 800622c:	20000020 	.word	0x20000020
 8006230:	08007ea9 	.word	0x08007ea9
 8006234:	2000002c 	.word	0x2000002c

08006238 <cleanup_stdio>:
 8006238:	6841      	ldr	r1, [r0, #4]
 800623a:	4b0c      	ldr	r3, [pc, #48]	; (800626c <cleanup_stdio+0x34>)
 800623c:	4299      	cmp	r1, r3
 800623e:	b510      	push	{r4, lr}
 8006240:	4604      	mov	r4, r0
 8006242:	d001      	beq.n	8006248 <cleanup_stdio+0x10>
 8006244:	f001 fe30 	bl	8007ea8 <_fflush_r>
 8006248:	68a1      	ldr	r1, [r4, #8]
 800624a:	4b09      	ldr	r3, [pc, #36]	; (8006270 <cleanup_stdio+0x38>)
 800624c:	4299      	cmp	r1, r3
 800624e:	d002      	beq.n	8006256 <cleanup_stdio+0x1e>
 8006250:	4620      	mov	r0, r4
 8006252:	f001 fe29 	bl	8007ea8 <_fflush_r>
 8006256:	68e1      	ldr	r1, [r4, #12]
 8006258:	4b06      	ldr	r3, [pc, #24]	; (8006274 <cleanup_stdio+0x3c>)
 800625a:	4299      	cmp	r1, r3
 800625c:	d004      	beq.n	8006268 <cleanup_stdio+0x30>
 800625e:	4620      	mov	r0, r4
 8006260:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006264:	f001 be20 	b.w	8007ea8 <_fflush_r>
 8006268:	bd10      	pop	{r4, pc}
 800626a:	bf00      	nop
 800626c:	200003d8 	.word	0x200003d8
 8006270:	20000440 	.word	0x20000440
 8006274:	200004a8 	.word	0x200004a8

08006278 <global_stdio_init.part.0>:
 8006278:	b510      	push	{r4, lr}
 800627a:	4b0b      	ldr	r3, [pc, #44]	; (80062a8 <global_stdio_init.part.0+0x30>)
 800627c:	4c0b      	ldr	r4, [pc, #44]	; (80062ac <global_stdio_init.part.0+0x34>)
 800627e:	4a0c      	ldr	r2, [pc, #48]	; (80062b0 <global_stdio_init.part.0+0x38>)
 8006280:	601a      	str	r2, [r3, #0]
 8006282:	4620      	mov	r0, r4
 8006284:	2200      	movs	r2, #0
 8006286:	2104      	movs	r1, #4
 8006288:	f7ff ff94 	bl	80061b4 <std>
 800628c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8006290:	2201      	movs	r2, #1
 8006292:	2109      	movs	r1, #9
 8006294:	f7ff ff8e 	bl	80061b4 <std>
 8006298:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800629c:	2202      	movs	r2, #2
 800629e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062a2:	2112      	movs	r1, #18
 80062a4:	f7ff bf86 	b.w	80061b4 <std>
 80062a8:	20000510 	.word	0x20000510
 80062ac:	200003d8 	.word	0x200003d8
 80062b0:	08006221 	.word	0x08006221

080062b4 <__sfp_lock_acquire>:
 80062b4:	4801      	ldr	r0, [pc, #4]	; (80062bc <__sfp_lock_acquire+0x8>)
 80062b6:	f000 b920 	b.w	80064fa <__retarget_lock_acquire_recursive>
 80062ba:	bf00      	nop
 80062bc:	20000519 	.word	0x20000519

080062c0 <__sfp_lock_release>:
 80062c0:	4801      	ldr	r0, [pc, #4]	; (80062c8 <__sfp_lock_release+0x8>)
 80062c2:	f000 b91b 	b.w	80064fc <__retarget_lock_release_recursive>
 80062c6:	bf00      	nop
 80062c8:	20000519 	.word	0x20000519

080062cc <__sinit>:
 80062cc:	b510      	push	{r4, lr}
 80062ce:	4604      	mov	r4, r0
 80062d0:	f7ff fff0 	bl	80062b4 <__sfp_lock_acquire>
 80062d4:	6a23      	ldr	r3, [r4, #32]
 80062d6:	b11b      	cbz	r3, 80062e0 <__sinit+0x14>
 80062d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062dc:	f7ff bff0 	b.w	80062c0 <__sfp_lock_release>
 80062e0:	4b04      	ldr	r3, [pc, #16]	; (80062f4 <__sinit+0x28>)
 80062e2:	6223      	str	r3, [r4, #32]
 80062e4:	4b04      	ldr	r3, [pc, #16]	; (80062f8 <__sinit+0x2c>)
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d1f5      	bne.n	80062d8 <__sinit+0xc>
 80062ec:	f7ff ffc4 	bl	8006278 <global_stdio_init.part.0>
 80062f0:	e7f2      	b.n	80062d8 <__sinit+0xc>
 80062f2:	bf00      	nop
 80062f4:	08006239 	.word	0x08006239
 80062f8:	20000510 	.word	0x20000510

080062fc <_fwalk_sglue>:
 80062fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006300:	4607      	mov	r7, r0
 8006302:	4688      	mov	r8, r1
 8006304:	4614      	mov	r4, r2
 8006306:	2600      	movs	r6, #0
 8006308:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800630c:	f1b9 0901 	subs.w	r9, r9, #1
 8006310:	d505      	bpl.n	800631e <_fwalk_sglue+0x22>
 8006312:	6824      	ldr	r4, [r4, #0]
 8006314:	2c00      	cmp	r4, #0
 8006316:	d1f7      	bne.n	8006308 <_fwalk_sglue+0xc>
 8006318:	4630      	mov	r0, r6
 800631a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800631e:	89ab      	ldrh	r3, [r5, #12]
 8006320:	2b01      	cmp	r3, #1
 8006322:	d907      	bls.n	8006334 <_fwalk_sglue+0x38>
 8006324:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006328:	3301      	adds	r3, #1
 800632a:	d003      	beq.n	8006334 <_fwalk_sglue+0x38>
 800632c:	4629      	mov	r1, r5
 800632e:	4638      	mov	r0, r7
 8006330:	47c0      	blx	r8
 8006332:	4306      	orrs	r6, r0
 8006334:	3568      	adds	r5, #104	; 0x68
 8006336:	e7e9      	b.n	800630c <_fwalk_sglue+0x10>

08006338 <siprintf>:
 8006338:	b40e      	push	{r1, r2, r3}
 800633a:	b500      	push	{lr}
 800633c:	b09c      	sub	sp, #112	; 0x70
 800633e:	ab1d      	add	r3, sp, #116	; 0x74
 8006340:	9002      	str	r0, [sp, #8]
 8006342:	9006      	str	r0, [sp, #24]
 8006344:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006348:	4809      	ldr	r0, [pc, #36]	; (8006370 <siprintf+0x38>)
 800634a:	9107      	str	r1, [sp, #28]
 800634c:	9104      	str	r1, [sp, #16]
 800634e:	4909      	ldr	r1, [pc, #36]	; (8006374 <siprintf+0x3c>)
 8006350:	f853 2b04 	ldr.w	r2, [r3], #4
 8006354:	9105      	str	r1, [sp, #20]
 8006356:	6800      	ldr	r0, [r0, #0]
 8006358:	9301      	str	r3, [sp, #4]
 800635a:	a902      	add	r1, sp, #8
 800635c:	f001 fc20 	bl	8007ba0 <_svfiprintf_r>
 8006360:	9b02      	ldr	r3, [sp, #8]
 8006362:	2200      	movs	r2, #0
 8006364:	701a      	strb	r2, [r3, #0]
 8006366:	b01c      	add	sp, #112	; 0x70
 8006368:	f85d eb04 	ldr.w	lr, [sp], #4
 800636c:	b003      	add	sp, #12
 800636e:	4770      	bx	lr
 8006370:	20000078 	.word	0x20000078
 8006374:	ffff0208 	.word	0xffff0208

08006378 <__sread>:
 8006378:	b510      	push	{r4, lr}
 800637a:	460c      	mov	r4, r1
 800637c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006380:	f000 f86c 	bl	800645c <_read_r>
 8006384:	2800      	cmp	r0, #0
 8006386:	bfab      	itete	ge
 8006388:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800638a:	89a3      	ldrhlt	r3, [r4, #12]
 800638c:	181b      	addge	r3, r3, r0
 800638e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006392:	bfac      	ite	ge
 8006394:	6563      	strge	r3, [r4, #84]	; 0x54
 8006396:	81a3      	strhlt	r3, [r4, #12]
 8006398:	bd10      	pop	{r4, pc}

0800639a <__swrite>:
 800639a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800639e:	461f      	mov	r7, r3
 80063a0:	898b      	ldrh	r3, [r1, #12]
 80063a2:	05db      	lsls	r3, r3, #23
 80063a4:	4605      	mov	r5, r0
 80063a6:	460c      	mov	r4, r1
 80063a8:	4616      	mov	r6, r2
 80063aa:	d505      	bpl.n	80063b8 <__swrite+0x1e>
 80063ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063b0:	2302      	movs	r3, #2
 80063b2:	2200      	movs	r2, #0
 80063b4:	f000 f840 	bl	8006438 <_lseek_r>
 80063b8:	89a3      	ldrh	r3, [r4, #12]
 80063ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80063c2:	81a3      	strh	r3, [r4, #12]
 80063c4:	4632      	mov	r2, r6
 80063c6:	463b      	mov	r3, r7
 80063c8:	4628      	mov	r0, r5
 80063ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80063ce:	f000 b857 	b.w	8006480 <_write_r>

080063d2 <__sseek>:
 80063d2:	b510      	push	{r4, lr}
 80063d4:	460c      	mov	r4, r1
 80063d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063da:	f000 f82d 	bl	8006438 <_lseek_r>
 80063de:	1c43      	adds	r3, r0, #1
 80063e0:	89a3      	ldrh	r3, [r4, #12]
 80063e2:	bf15      	itete	ne
 80063e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80063e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80063ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80063ee:	81a3      	strheq	r3, [r4, #12]
 80063f0:	bf18      	it	ne
 80063f2:	81a3      	strhne	r3, [r4, #12]
 80063f4:	bd10      	pop	{r4, pc}

080063f6 <__sclose>:
 80063f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063fa:	f000 b80d 	b.w	8006418 <_close_r>

080063fe <memset>:
 80063fe:	4402      	add	r2, r0
 8006400:	4603      	mov	r3, r0
 8006402:	4293      	cmp	r3, r2
 8006404:	d100      	bne.n	8006408 <memset+0xa>
 8006406:	4770      	bx	lr
 8006408:	f803 1b01 	strb.w	r1, [r3], #1
 800640c:	e7f9      	b.n	8006402 <memset+0x4>
	...

08006410 <_localeconv_r>:
 8006410:	4800      	ldr	r0, [pc, #0]	; (8006414 <_localeconv_r+0x4>)
 8006412:	4770      	bx	lr
 8006414:	2000016c 	.word	0x2000016c

08006418 <_close_r>:
 8006418:	b538      	push	{r3, r4, r5, lr}
 800641a:	4d06      	ldr	r5, [pc, #24]	; (8006434 <_close_r+0x1c>)
 800641c:	2300      	movs	r3, #0
 800641e:	4604      	mov	r4, r0
 8006420:	4608      	mov	r0, r1
 8006422:	602b      	str	r3, [r5, #0]
 8006424:	f7fc f8c1 	bl	80025aa <_close>
 8006428:	1c43      	adds	r3, r0, #1
 800642a:	d102      	bne.n	8006432 <_close_r+0x1a>
 800642c:	682b      	ldr	r3, [r5, #0]
 800642e:	b103      	cbz	r3, 8006432 <_close_r+0x1a>
 8006430:	6023      	str	r3, [r4, #0]
 8006432:	bd38      	pop	{r3, r4, r5, pc}
 8006434:	20000514 	.word	0x20000514

08006438 <_lseek_r>:
 8006438:	b538      	push	{r3, r4, r5, lr}
 800643a:	4d07      	ldr	r5, [pc, #28]	; (8006458 <_lseek_r+0x20>)
 800643c:	4604      	mov	r4, r0
 800643e:	4608      	mov	r0, r1
 8006440:	4611      	mov	r1, r2
 8006442:	2200      	movs	r2, #0
 8006444:	602a      	str	r2, [r5, #0]
 8006446:	461a      	mov	r2, r3
 8006448:	f7fc f8d6 	bl	80025f8 <_lseek>
 800644c:	1c43      	adds	r3, r0, #1
 800644e:	d102      	bne.n	8006456 <_lseek_r+0x1e>
 8006450:	682b      	ldr	r3, [r5, #0]
 8006452:	b103      	cbz	r3, 8006456 <_lseek_r+0x1e>
 8006454:	6023      	str	r3, [r4, #0]
 8006456:	bd38      	pop	{r3, r4, r5, pc}
 8006458:	20000514 	.word	0x20000514

0800645c <_read_r>:
 800645c:	b538      	push	{r3, r4, r5, lr}
 800645e:	4d07      	ldr	r5, [pc, #28]	; (800647c <_read_r+0x20>)
 8006460:	4604      	mov	r4, r0
 8006462:	4608      	mov	r0, r1
 8006464:	4611      	mov	r1, r2
 8006466:	2200      	movs	r2, #0
 8006468:	602a      	str	r2, [r5, #0]
 800646a:	461a      	mov	r2, r3
 800646c:	f7fc f864 	bl	8002538 <_read>
 8006470:	1c43      	adds	r3, r0, #1
 8006472:	d102      	bne.n	800647a <_read_r+0x1e>
 8006474:	682b      	ldr	r3, [r5, #0]
 8006476:	b103      	cbz	r3, 800647a <_read_r+0x1e>
 8006478:	6023      	str	r3, [r4, #0]
 800647a:	bd38      	pop	{r3, r4, r5, pc}
 800647c:	20000514 	.word	0x20000514

08006480 <_write_r>:
 8006480:	b538      	push	{r3, r4, r5, lr}
 8006482:	4d07      	ldr	r5, [pc, #28]	; (80064a0 <_write_r+0x20>)
 8006484:	4604      	mov	r4, r0
 8006486:	4608      	mov	r0, r1
 8006488:	4611      	mov	r1, r2
 800648a:	2200      	movs	r2, #0
 800648c:	602a      	str	r2, [r5, #0]
 800648e:	461a      	mov	r2, r3
 8006490:	f7fc f86f 	bl	8002572 <_write>
 8006494:	1c43      	adds	r3, r0, #1
 8006496:	d102      	bne.n	800649e <_write_r+0x1e>
 8006498:	682b      	ldr	r3, [r5, #0]
 800649a:	b103      	cbz	r3, 800649e <_write_r+0x1e>
 800649c:	6023      	str	r3, [r4, #0]
 800649e:	bd38      	pop	{r3, r4, r5, pc}
 80064a0:	20000514 	.word	0x20000514

080064a4 <__errno>:
 80064a4:	4b01      	ldr	r3, [pc, #4]	; (80064ac <__errno+0x8>)
 80064a6:	6818      	ldr	r0, [r3, #0]
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	20000078 	.word	0x20000078

080064b0 <__libc_init_array>:
 80064b0:	b570      	push	{r4, r5, r6, lr}
 80064b2:	4d0d      	ldr	r5, [pc, #52]	; (80064e8 <__libc_init_array+0x38>)
 80064b4:	4c0d      	ldr	r4, [pc, #52]	; (80064ec <__libc_init_array+0x3c>)
 80064b6:	1b64      	subs	r4, r4, r5
 80064b8:	10a4      	asrs	r4, r4, #2
 80064ba:	2600      	movs	r6, #0
 80064bc:	42a6      	cmp	r6, r4
 80064be:	d109      	bne.n	80064d4 <__libc_init_array+0x24>
 80064c0:	4d0b      	ldr	r5, [pc, #44]	; (80064f0 <__libc_init_array+0x40>)
 80064c2:	4c0c      	ldr	r4, [pc, #48]	; (80064f4 <__libc_init_array+0x44>)
 80064c4:	f002 f894 	bl	80085f0 <_init>
 80064c8:	1b64      	subs	r4, r4, r5
 80064ca:	10a4      	asrs	r4, r4, #2
 80064cc:	2600      	movs	r6, #0
 80064ce:	42a6      	cmp	r6, r4
 80064d0:	d105      	bne.n	80064de <__libc_init_array+0x2e>
 80064d2:	bd70      	pop	{r4, r5, r6, pc}
 80064d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064d8:	4798      	blx	r3
 80064da:	3601      	adds	r6, #1
 80064dc:	e7ee      	b.n	80064bc <__libc_init_array+0xc>
 80064de:	f855 3b04 	ldr.w	r3, [r5], #4
 80064e2:	4798      	blx	r3
 80064e4:	3601      	adds	r6, #1
 80064e6:	e7f2      	b.n	80064ce <__libc_init_array+0x1e>
 80064e8:	080089fc 	.word	0x080089fc
 80064ec:	080089fc 	.word	0x080089fc
 80064f0:	080089fc 	.word	0x080089fc
 80064f4:	08008a00 	.word	0x08008a00

080064f8 <__retarget_lock_init_recursive>:
 80064f8:	4770      	bx	lr

080064fa <__retarget_lock_acquire_recursive>:
 80064fa:	4770      	bx	lr

080064fc <__retarget_lock_release_recursive>:
 80064fc:	4770      	bx	lr

080064fe <quorem>:
 80064fe:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006502:	6903      	ldr	r3, [r0, #16]
 8006504:	690c      	ldr	r4, [r1, #16]
 8006506:	42a3      	cmp	r3, r4
 8006508:	4607      	mov	r7, r0
 800650a:	db7e      	blt.n	800660a <quorem+0x10c>
 800650c:	3c01      	subs	r4, #1
 800650e:	f101 0814 	add.w	r8, r1, #20
 8006512:	f100 0514 	add.w	r5, r0, #20
 8006516:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800651a:	9301      	str	r3, [sp, #4]
 800651c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006520:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006524:	3301      	adds	r3, #1
 8006526:	429a      	cmp	r2, r3
 8006528:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800652c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006530:	fbb2 f6f3 	udiv	r6, r2, r3
 8006534:	d331      	bcc.n	800659a <quorem+0x9c>
 8006536:	f04f 0e00 	mov.w	lr, #0
 800653a:	4640      	mov	r0, r8
 800653c:	46ac      	mov	ip, r5
 800653e:	46f2      	mov	sl, lr
 8006540:	f850 2b04 	ldr.w	r2, [r0], #4
 8006544:	b293      	uxth	r3, r2
 8006546:	fb06 e303 	mla	r3, r6, r3, lr
 800654a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800654e:	0c1a      	lsrs	r2, r3, #16
 8006550:	b29b      	uxth	r3, r3
 8006552:	ebaa 0303 	sub.w	r3, sl, r3
 8006556:	f8dc a000 	ldr.w	sl, [ip]
 800655a:	fa13 f38a 	uxtah	r3, r3, sl
 800655e:	fb06 220e 	mla	r2, r6, lr, r2
 8006562:	9300      	str	r3, [sp, #0]
 8006564:	9b00      	ldr	r3, [sp, #0]
 8006566:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800656a:	b292      	uxth	r2, r2
 800656c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006570:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006574:	f8bd 3000 	ldrh.w	r3, [sp]
 8006578:	4581      	cmp	r9, r0
 800657a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800657e:	f84c 3b04 	str.w	r3, [ip], #4
 8006582:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006586:	d2db      	bcs.n	8006540 <quorem+0x42>
 8006588:	f855 300b 	ldr.w	r3, [r5, fp]
 800658c:	b92b      	cbnz	r3, 800659a <quorem+0x9c>
 800658e:	9b01      	ldr	r3, [sp, #4]
 8006590:	3b04      	subs	r3, #4
 8006592:	429d      	cmp	r5, r3
 8006594:	461a      	mov	r2, r3
 8006596:	d32c      	bcc.n	80065f2 <quorem+0xf4>
 8006598:	613c      	str	r4, [r7, #16]
 800659a:	4638      	mov	r0, r7
 800659c:	f001 f9a6 	bl	80078ec <__mcmp>
 80065a0:	2800      	cmp	r0, #0
 80065a2:	db22      	blt.n	80065ea <quorem+0xec>
 80065a4:	3601      	adds	r6, #1
 80065a6:	4629      	mov	r1, r5
 80065a8:	2000      	movs	r0, #0
 80065aa:	f858 2b04 	ldr.w	r2, [r8], #4
 80065ae:	f8d1 c000 	ldr.w	ip, [r1]
 80065b2:	b293      	uxth	r3, r2
 80065b4:	1ac3      	subs	r3, r0, r3
 80065b6:	0c12      	lsrs	r2, r2, #16
 80065b8:	fa13 f38c 	uxtah	r3, r3, ip
 80065bc:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80065c0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80065c4:	b29b      	uxth	r3, r3
 80065c6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80065ca:	45c1      	cmp	r9, r8
 80065cc:	f841 3b04 	str.w	r3, [r1], #4
 80065d0:	ea4f 4022 	mov.w	r0, r2, asr #16
 80065d4:	d2e9      	bcs.n	80065aa <quorem+0xac>
 80065d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065da:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065de:	b922      	cbnz	r2, 80065ea <quorem+0xec>
 80065e0:	3b04      	subs	r3, #4
 80065e2:	429d      	cmp	r5, r3
 80065e4:	461a      	mov	r2, r3
 80065e6:	d30a      	bcc.n	80065fe <quorem+0x100>
 80065e8:	613c      	str	r4, [r7, #16]
 80065ea:	4630      	mov	r0, r6
 80065ec:	b003      	add	sp, #12
 80065ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065f2:	6812      	ldr	r2, [r2, #0]
 80065f4:	3b04      	subs	r3, #4
 80065f6:	2a00      	cmp	r2, #0
 80065f8:	d1ce      	bne.n	8006598 <quorem+0x9a>
 80065fa:	3c01      	subs	r4, #1
 80065fc:	e7c9      	b.n	8006592 <quorem+0x94>
 80065fe:	6812      	ldr	r2, [r2, #0]
 8006600:	3b04      	subs	r3, #4
 8006602:	2a00      	cmp	r2, #0
 8006604:	d1f0      	bne.n	80065e8 <quorem+0xea>
 8006606:	3c01      	subs	r4, #1
 8006608:	e7eb      	b.n	80065e2 <quorem+0xe4>
 800660a:	2000      	movs	r0, #0
 800660c:	e7ee      	b.n	80065ec <quorem+0xee>
	...

08006610 <_dtoa_r>:
 8006610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006614:	ed2d 8b04 	vpush	{d8-d9}
 8006618:	69c5      	ldr	r5, [r0, #28]
 800661a:	b093      	sub	sp, #76	; 0x4c
 800661c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8006620:	ec57 6b10 	vmov	r6, r7, d0
 8006624:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006628:	9107      	str	r1, [sp, #28]
 800662a:	4604      	mov	r4, r0
 800662c:	920a      	str	r2, [sp, #40]	; 0x28
 800662e:	930d      	str	r3, [sp, #52]	; 0x34
 8006630:	b975      	cbnz	r5, 8006650 <_dtoa_r+0x40>
 8006632:	2010      	movs	r0, #16
 8006634:	f000 fe2a 	bl	800728c <malloc>
 8006638:	4602      	mov	r2, r0
 800663a:	61e0      	str	r0, [r4, #28]
 800663c:	b920      	cbnz	r0, 8006648 <_dtoa_r+0x38>
 800663e:	4bae      	ldr	r3, [pc, #696]	; (80068f8 <_dtoa_r+0x2e8>)
 8006640:	21ef      	movs	r1, #239	; 0xef
 8006642:	48ae      	ldr	r0, [pc, #696]	; (80068fc <_dtoa_r+0x2ec>)
 8006644:	f001 fc90 	bl	8007f68 <__assert_func>
 8006648:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800664c:	6005      	str	r5, [r0, #0]
 800664e:	60c5      	str	r5, [r0, #12]
 8006650:	69e3      	ldr	r3, [r4, #28]
 8006652:	6819      	ldr	r1, [r3, #0]
 8006654:	b151      	cbz	r1, 800666c <_dtoa_r+0x5c>
 8006656:	685a      	ldr	r2, [r3, #4]
 8006658:	604a      	str	r2, [r1, #4]
 800665a:	2301      	movs	r3, #1
 800665c:	4093      	lsls	r3, r2
 800665e:	608b      	str	r3, [r1, #8]
 8006660:	4620      	mov	r0, r4
 8006662:	f000 ff07 	bl	8007474 <_Bfree>
 8006666:	69e3      	ldr	r3, [r4, #28]
 8006668:	2200      	movs	r2, #0
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	1e3b      	subs	r3, r7, #0
 800666e:	bfbb      	ittet	lt
 8006670:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006674:	9303      	strlt	r3, [sp, #12]
 8006676:	2300      	movge	r3, #0
 8006678:	2201      	movlt	r2, #1
 800667a:	bfac      	ite	ge
 800667c:	f8c8 3000 	strge.w	r3, [r8]
 8006680:	f8c8 2000 	strlt.w	r2, [r8]
 8006684:	4b9e      	ldr	r3, [pc, #632]	; (8006900 <_dtoa_r+0x2f0>)
 8006686:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800668a:	ea33 0308 	bics.w	r3, r3, r8
 800668e:	d11b      	bne.n	80066c8 <_dtoa_r+0xb8>
 8006690:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006692:	f242 730f 	movw	r3, #9999	; 0x270f
 8006696:	6013      	str	r3, [r2, #0]
 8006698:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800669c:	4333      	orrs	r3, r6
 800669e:	f000 8593 	beq.w	80071c8 <_dtoa_r+0xbb8>
 80066a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066a4:	b963      	cbnz	r3, 80066c0 <_dtoa_r+0xb0>
 80066a6:	4b97      	ldr	r3, [pc, #604]	; (8006904 <_dtoa_r+0x2f4>)
 80066a8:	e027      	b.n	80066fa <_dtoa_r+0xea>
 80066aa:	4b97      	ldr	r3, [pc, #604]	; (8006908 <_dtoa_r+0x2f8>)
 80066ac:	9300      	str	r3, [sp, #0]
 80066ae:	3308      	adds	r3, #8
 80066b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066b2:	6013      	str	r3, [r2, #0]
 80066b4:	9800      	ldr	r0, [sp, #0]
 80066b6:	b013      	add	sp, #76	; 0x4c
 80066b8:	ecbd 8b04 	vpop	{d8-d9}
 80066bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066c0:	4b90      	ldr	r3, [pc, #576]	; (8006904 <_dtoa_r+0x2f4>)
 80066c2:	9300      	str	r3, [sp, #0]
 80066c4:	3303      	adds	r3, #3
 80066c6:	e7f3      	b.n	80066b0 <_dtoa_r+0xa0>
 80066c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80066cc:	2200      	movs	r2, #0
 80066ce:	ec51 0b17 	vmov	r0, r1, d7
 80066d2:	eeb0 8a47 	vmov.f32	s16, s14
 80066d6:	eef0 8a67 	vmov.f32	s17, s15
 80066da:	2300      	movs	r3, #0
 80066dc:	f7fa f9f4 	bl	8000ac8 <__aeabi_dcmpeq>
 80066e0:	4681      	mov	r9, r0
 80066e2:	b160      	cbz	r0, 80066fe <_dtoa_r+0xee>
 80066e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80066e6:	2301      	movs	r3, #1
 80066e8:	6013      	str	r3, [r2, #0]
 80066ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 8568 	beq.w	80071c2 <_dtoa_r+0xbb2>
 80066f2:	4b86      	ldr	r3, [pc, #536]	; (800690c <_dtoa_r+0x2fc>)
 80066f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80066f6:	6013      	str	r3, [r2, #0]
 80066f8:	3b01      	subs	r3, #1
 80066fa:	9300      	str	r3, [sp, #0]
 80066fc:	e7da      	b.n	80066b4 <_dtoa_r+0xa4>
 80066fe:	aa10      	add	r2, sp, #64	; 0x40
 8006700:	a911      	add	r1, sp, #68	; 0x44
 8006702:	4620      	mov	r0, r4
 8006704:	eeb0 0a48 	vmov.f32	s0, s16
 8006708:	eef0 0a68 	vmov.f32	s1, s17
 800670c:	f001 f994 	bl	8007a38 <__d2b>
 8006710:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8006714:	4682      	mov	sl, r0
 8006716:	2d00      	cmp	r5, #0
 8006718:	d07f      	beq.n	800681a <_dtoa_r+0x20a>
 800671a:	ee18 3a90 	vmov	r3, s17
 800671e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006722:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8006726:	ec51 0b18 	vmov	r0, r1, d8
 800672a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800672e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006732:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8006736:	4619      	mov	r1, r3
 8006738:	2200      	movs	r2, #0
 800673a:	4b75      	ldr	r3, [pc, #468]	; (8006910 <_dtoa_r+0x300>)
 800673c:	f7f9 fda4 	bl	8000288 <__aeabi_dsub>
 8006740:	a367      	add	r3, pc, #412	; (adr r3, 80068e0 <_dtoa_r+0x2d0>)
 8006742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006746:	f7f9 ff57 	bl	80005f8 <__aeabi_dmul>
 800674a:	a367      	add	r3, pc, #412	; (adr r3, 80068e8 <_dtoa_r+0x2d8>)
 800674c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006750:	f7f9 fd9c 	bl	800028c <__adddf3>
 8006754:	4606      	mov	r6, r0
 8006756:	4628      	mov	r0, r5
 8006758:	460f      	mov	r7, r1
 800675a:	f7f9 fee3 	bl	8000524 <__aeabi_i2d>
 800675e:	a364      	add	r3, pc, #400	; (adr r3, 80068f0 <_dtoa_r+0x2e0>)
 8006760:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006764:	f7f9 ff48 	bl	80005f8 <__aeabi_dmul>
 8006768:	4602      	mov	r2, r0
 800676a:	460b      	mov	r3, r1
 800676c:	4630      	mov	r0, r6
 800676e:	4639      	mov	r1, r7
 8006770:	f7f9 fd8c 	bl	800028c <__adddf3>
 8006774:	4606      	mov	r6, r0
 8006776:	460f      	mov	r7, r1
 8006778:	f7fa f9ee 	bl	8000b58 <__aeabi_d2iz>
 800677c:	2200      	movs	r2, #0
 800677e:	4683      	mov	fp, r0
 8006780:	2300      	movs	r3, #0
 8006782:	4630      	mov	r0, r6
 8006784:	4639      	mov	r1, r7
 8006786:	f7fa f9a9 	bl	8000adc <__aeabi_dcmplt>
 800678a:	b148      	cbz	r0, 80067a0 <_dtoa_r+0x190>
 800678c:	4658      	mov	r0, fp
 800678e:	f7f9 fec9 	bl	8000524 <__aeabi_i2d>
 8006792:	4632      	mov	r2, r6
 8006794:	463b      	mov	r3, r7
 8006796:	f7fa f997 	bl	8000ac8 <__aeabi_dcmpeq>
 800679a:	b908      	cbnz	r0, 80067a0 <_dtoa_r+0x190>
 800679c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067a0:	f1bb 0f16 	cmp.w	fp, #22
 80067a4:	d857      	bhi.n	8006856 <_dtoa_r+0x246>
 80067a6:	4b5b      	ldr	r3, [pc, #364]	; (8006914 <_dtoa_r+0x304>)
 80067a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80067ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b0:	ec51 0b18 	vmov	r0, r1, d8
 80067b4:	f7fa f992 	bl	8000adc <__aeabi_dcmplt>
 80067b8:	2800      	cmp	r0, #0
 80067ba:	d04e      	beq.n	800685a <_dtoa_r+0x24a>
 80067bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80067c0:	2300      	movs	r3, #0
 80067c2:	930c      	str	r3, [sp, #48]	; 0x30
 80067c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80067c6:	1b5b      	subs	r3, r3, r5
 80067c8:	1e5a      	subs	r2, r3, #1
 80067ca:	bf45      	ittet	mi
 80067cc:	f1c3 0301 	rsbmi	r3, r3, #1
 80067d0:	9305      	strmi	r3, [sp, #20]
 80067d2:	2300      	movpl	r3, #0
 80067d4:	2300      	movmi	r3, #0
 80067d6:	9206      	str	r2, [sp, #24]
 80067d8:	bf54      	ite	pl
 80067da:	9305      	strpl	r3, [sp, #20]
 80067dc:	9306      	strmi	r3, [sp, #24]
 80067de:	f1bb 0f00 	cmp.w	fp, #0
 80067e2:	db3c      	blt.n	800685e <_dtoa_r+0x24e>
 80067e4:	9b06      	ldr	r3, [sp, #24]
 80067e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80067ea:	445b      	add	r3, fp
 80067ec:	9306      	str	r3, [sp, #24]
 80067ee:	2300      	movs	r3, #0
 80067f0:	9308      	str	r3, [sp, #32]
 80067f2:	9b07      	ldr	r3, [sp, #28]
 80067f4:	2b09      	cmp	r3, #9
 80067f6:	d868      	bhi.n	80068ca <_dtoa_r+0x2ba>
 80067f8:	2b05      	cmp	r3, #5
 80067fa:	bfc4      	itt	gt
 80067fc:	3b04      	subgt	r3, #4
 80067fe:	9307      	strgt	r3, [sp, #28]
 8006800:	9b07      	ldr	r3, [sp, #28]
 8006802:	f1a3 0302 	sub.w	r3, r3, #2
 8006806:	bfcc      	ite	gt
 8006808:	2500      	movgt	r5, #0
 800680a:	2501      	movle	r5, #1
 800680c:	2b03      	cmp	r3, #3
 800680e:	f200 8085 	bhi.w	800691c <_dtoa_r+0x30c>
 8006812:	e8df f003 	tbb	[pc, r3]
 8006816:	3b2e      	.short	0x3b2e
 8006818:	5839      	.short	0x5839
 800681a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800681e:	441d      	add	r5, r3
 8006820:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006824:	2b20      	cmp	r3, #32
 8006826:	bfc1      	itttt	gt
 8006828:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800682c:	fa08 f803 	lslgt.w	r8, r8, r3
 8006830:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8006834:	fa26 f303 	lsrgt.w	r3, r6, r3
 8006838:	bfd6      	itet	le
 800683a:	f1c3 0320 	rsble	r3, r3, #32
 800683e:	ea48 0003 	orrgt.w	r0, r8, r3
 8006842:	fa06 f003 	lslle.w	r0, r6, r3
 8006846:	f7f9 fe5d 	bl	8000504 <__aeabi_ui2d>
 800684a:	2201      	movs	r2, #1
 800684c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8006850:	3d01      	subs	r5, #1
 8006852:	920e      	str	r2, [sp, #56]	; 0x38
 8006854:	e76f      	b.n	8006736 <_dtoa_r+0x126>
 8006856:	2301      	movs	r3, #1
 8006858:	e7b3      	b.n	80067c2 <_dtoa_r+0x1b2>
 800685a:	900c      	str	r0, [sp, #48]	; 0x30
 800685c:	e7b2      	b.n	80067c4 <_dtoa_r+0x1b4>
 800685e:	9b05      	ldr	r3, [sp, #20]
 8006860:	eba3 030b 	sub.w	r3, r3, fp
 8006864:	9305      	str	r3, [sp, #20]
 8006866:	f1cb 0300 	rsb	r3, fp, #0
 800686a:	9308      	str	r3, [sp, #32]
 800686c:	2300      	movs	r3, #0
 800686e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006870:	e7bf      	b.n	80067f2 <_dtoa_r+0x1e2>
 8006872:	2300      	movs	r3, #0
 8006874:	9309      	str	r3, [sp, #36]	; 0x24
 8006876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006878:	2b00      	cmp	r3, #0
 800687a:	dc52      	bgt.n	8006922 <_dtoa_r+0x312>
 800687c:	2301      	movs	r3, #1
 800687e:	9301      	str	r3, [sp, #4]
 8006880:	9304      	str	r3, [sp, #16]
 8006882:	461a      	mov	r2, r3
 8006884:	920a      	str	r2, [sp, #40]	; 0x28
 8006886:	e00b      	b.n	80068a0 <_dtoa_r+0x290>
 8006888:	2301      	movs	r3, #1
 800688a:	e7f3      	b.n	8006874 <_dtoa_r+0x264>
 800688c:	2300      	movs	r3, #0
 800688e:	9309      	str	r3, [sp, #36]	; 0x24
 8006890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006892:	445b      	add	r3, fp
 8006894:	9301      	str	r3, [sp, #4]
 8006896:	3301      	adds	r3, #1
 8006898:	2b01      	cmp	r3, #1
 800689a:	9304      	str	r3, [sp, #16]
 800689c:	bfb8      	it	lt
 800689e:	2301      	movlt	r3, #1
 80068a0:	69e0      	ldr	r0, [r4, #28]
 80068a2:	2100      	movs	r1, #0
 80068a4:	2204      	movs	r2, #4
 80068a6:	f102 0614 	add.w	r6, r2, #20
 80068aa:	429e      	cmp	r6, r3
 80068ac:	d93d      	bls.n	800692a <_dtoa_r+0x31a>
 80068ae:	6041      	str	r1, [r0, #4]
 80068b0:	4620      	mov	r0, r4
 80068b2:	f000 fd9f 	bl	80073f4 <_Balloc>
 80068b6:	9000      	str	r0, [sp, #0]
 80068b8:	2800      	cmp	r0, #0
 80068ba:	d139      	bne.n	8006930 <_dtoa_r+0x320>
 80068bc:	4b16      	ldr	r3, [pc, #88]	; (8006918 <_dtoa_r+0x308>)
 80068be:	4602      	mov	r2, r0
 80068c0:	f240 11af 	movw	r1, #431	; 0x1af
 80068c4:	e6bd      	b.n	8006642 <_dtoa_r+0x32>
 80068c6:	2301      	movs	r3, #1
 80068c8:	e7e1      	b.n	800688e <_dtoa_r+0x27e>
 80068ca:	2501      	movs	r5, #1
 80068cc:	2300      	movs	r3, #0
 80068ce:	9307      	str	r3, [sp, #28]
 80068d0:	9509      	str	r5, [sp, #36]	; 0x24
 80068d2:	f04f 33ff 	mov.w	r3, #4294967295
 80068d6:	9301      	str	r3, [sp, #4]
 80068d8:	9304      	str	r3, [sp, #16]
 80068da:	2200      	movs	r2, #0
 80068dc:	2312      	movs	r3, #18
 80068de:	e7d1      	b.n	8006884 <_dtoa_r+0x274>
 80068e0:	636f4361 	.word	0x636f4361
 80068e4:	3fd287a7 	.word	0x3fd287a7
 80068e8:	8b60c8b3 	.word	0x8b60c8b3
 80068ec:	3fc68a28 	.word	0x3fc68a28
 80068f0:	509f79fb 	.word	0x509f79fb
 80068f4:	3fd34413 	.word	0x3fd34413
 80068f8:	080086c1 	.word	0x080086c1
 80068fc:	080086d8 	.word	0x080086d8
 8006900:	7ff00000 	.word	0x7ff00000
 8006904:	080086bd 	.word	0x080086bd
 8006908:	080086b4 	.word	0x080086b4
 800690c:	08008691 	.word	0x08008691
 8006910:	3ff80000 	.word	0x3ff80000
 8006914:	080087c8 	.word	0x080087c8
 8006918:	08008730 	.word	0x08008730
 800691c:	2301      	movs	r3, #1
 800691e:	9309      	str	r3, [sp, #36]	; 0x24
 8006920:	e7d7      	b.n	80068d2 <_dtoa_r+0x2c2>
 8006922:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006924:	9301      	str	r3, [sp, #4]
 8006926:	9304      	str	r3, [sp, #16]
 8006928:	e7ba      	b.n	80068a0 <_dtoa_r+0x290>
 800692a:	3101      	adds	r1, #1
 800692c:	0052      	lsls	r2, r2, #1
 800692e:	e7ba      	b.n	80068a6 <_dtoa_r+0x296>
 8006930:	69e3      	ldr	r3, [r4, #28]
 8006932:	9a00      	ldr	r2, [sp, #0]
 8006934:	601a      	str	r2, [r3, #0]
 8006936:	9b04      	ldr	r3, [sp, #16]
 8006938:	2b0e      	cmp	r3, #14
 800693a:	f200 80a8 	bhi.w	8006a8e <_dtoa_r+0x47e>
 800693e:	2d00      	cmp	r5, #0
 8006940:	f000 80a5 	beq.w	8006a8e <_dtoa_r+0x47e>
 8006944:	f1bb 0f00 	cmp.w	fp, #0
 8006948:	dd38      	ble.n	80069bc <_dtoa_r+0x3ac>
 800694a:	4bc0      	ldr	r3, [pc, #768]	; (8006c4c <_dtoa_r+0x63c>)
 800694c:	f00b 020f 	and.w	r2, fp, #15
 8006950:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006954:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8006958:	e9d3 6700 	ldrd	r6, r7, [r3]
 800695c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8006960:	d019      	beq.n	8006996 <_dtoa_r+0x386>
 8006962:	4bbb      	ldr	r3, [pc, #748]	; (8006c50 <_dtoa_r+0x640>)
 8006964:	ec51 0b18 	vmov	r0, r1, d8
 8006968:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800696c:	f7f9 ff6e 	bl	800084c <__aeabi_ddiv>
 8006970:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006974:	f008 080f 	and.w	r8, r8, #15
 8006978:	2503      	movs	r5, #3
 800697a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8006c50 <_dtoa_r+0x640>
 800697e:	f1b8 0f00 	cmp.w	r8, #0
 8006982:	d10a      	bne.n	800699a <_dtoa_r+0x38a>
 8006984:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006988:	4632      	mov	r2, r6
 800698a:	463b      	mov	r3, r7
 800698c:	f7f9 ff5e 	bl	800084c <__aeabi_ddiv>
 8006990:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006994:	e02b      	b.n	80069ee <_dtoa_r+0x3de>
 8006996:	2502      	movs	r5, #2
 8006998:	e7ef      	b.n	800697a <_dtoa_r+0x36a>
 800699a:	f018 0f01 	tst.w	r8, #1
 800699e:	d008      	beq.n	80069b2 <_dtoa_r+0x3a2>
 80069a0:	4630      	mov	r0, r6
 80069a2:	4639      	mov	r1, r7
 80069a4:	e9d9 2300 	ldrd	r2, r3, [r9]
 80069a8:	f7f9 fe26 	bl	80005f8 <__aeabi_dmul>
 80069ac:	3501      	adds	r5, #1
 80069ae:	4606      	mov	r6, r0
 80069b0:	460f      	mov	r7, r1
 80069b2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80069b6:	f109 0908 	add.w	r9, r9, #8
 80069ba:	e7e0      	b.n	800697e <_dtoa_r+0x36e>
 80069bc:	f000 809f 	beq.w	8006afe <_dtoa_r+0x4ee>
 80069c0:	f1cb 0600 	rsb	r6, fp, #0
 80069c4:	4ba1      	ldr	r3, [pc, #644]	; (8006c4c <_dtoa_r+0x63c>)
 80069c6:	4fa2      	ldr	r7, [pc, #648]	; (8006c50 <_dtoa_r+0x640>)
 80069c8:	f006 020f 	and.w	r2, r6, #15
 80069cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069d4:	ec51 0b18 	vmov	r0, r1, d8
 80069d8:	f7f9 fe0e 	bl	80005f8 <__aeabi_dmul>
 80069dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069e0:	1136      	asrs	r6, r6, #4
 80069e2:	2300      	movs	r3, #0
 80069e4:	2502      	movs	r5, #2
 80069e6:	2e00      	cmp	r6, #0
 80069e8:	d17e      	bne.n	8006ae8 <_dtoa_r+0x4d8>
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d1d0      	bne.n	8006990 <_dtoa_r+0x380>
 80069ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	f000 8084 	beq.w	8006b02 <_dtoa_r+0x4f2>
 80069fa:	4b96      	ldr	r3, [pc, #600]	; (8006c54 <_dtoa_r+0x644>)
 80069fc:	2200      	movs	r2, #0
 80069fe:	4640      	mov	r0, r8
 8006a00:	4649      	mov	r1, r9
 8006a02:	f7fa f86b 	bl	8000adc <__aeabi_dcmplt>
 8006a06:	2800      	cmp	r0, #0
 8006a08:	d07b      	beq.n	8006b02 <_dtoa_r+0x4f2>
 8006a0a:	9b04      	ldr	r3, [sp, #16]
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d078      	beq.n	8006b02 <_dtoa_r+0x4f2>
 8006a10:	9b01      	ldr	r3, [sp, #4]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	dd39      	ble.n	8006a8a <_dtoa_r+0x47a>
 8006a16:	4b90      	ldr	r3, [pc, #576]	; (8006c58 <_dtoa_r+0x648>)
 8006a18:	2200      	movs	r2, #0
 8006a1a:	4640      	mov	r0, r8
 8006a1c:	4649      	mov	r1, r9
 8006a1e:	f7f9 fdeb 	bl	80005f8 <__aeabi_dmul>
 8006a22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a26:	9e01      	ldr	r6, [sp, #4]
 8006a28:	f10b 37ff 	add.w	r7, fp, #4294967295
 8006a2c:	3501      	adds	r5, #1
 8006a2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8006a32:	4628      	mov	r0, r5
 8006a34:	f7f9 fd76 	bl	8000524 <__aeabi_i2d>
 8006a38:	4642      	mov	r2, r8
 8006a3a:	464b      	mov	r3, r9
 8006a3c:	f7f9 fddc 	bl	80005f8 <__aeabi_dmul>
 8006a40:	4b86      	ldr	r3, [pc, #536]	; (8006c5c <_dtoa_r+0x64c>)
 8006a42:	2200      	movs	r2, #0
 8006a44:	f7f9 fc22 	bl	800028c <__adddf3>
 8006a48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8006a4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a50:	9303      	str	r3, [sp, #12]
 8006a52:	2e00      	cmp	r6, #0
 8006a54:	d158      	bne.n	8006b08 <_dtoa_r+0x4f8>
 8006a56:	4b82      	ldr	r3, [pc, #520]	; (8006c60 <_dtoa_r+0x650>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	4640      	mov	r0, r8
 8006a5c:	4649      	mov	r1, r9
 8006a5e:	f7f9 fc13 	bl	8000288 <__aeabi_dsub>
 8006a62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006a66:	4680      	mov	r8, r0
 8006a68:	4689      	mov	r9, r1
 8006a6a:	f7fa f855 	bl	8000b18 <__aeabi_dcmpgt>
 8006a6e:	2800      	cmp	r0, #0
 8006a70:	f040 8296 	bne.w	8006fa0 <_dtoa_r+0x990>
 8006a74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8006a78:	4640      	mov	r0, r8
 8006a7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006a7e:	4649      	mov	r1, r9
 8006a80:	f7fa f82c 	bl	8000adc <__aeabi_dcmplt>
 8006a84:	2800      	cmp	r0, #0
 8006a86:	f040 8289 	bne.w	8006f9c <_dtoa_r+0x98c>
 8006a8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8006a8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a90:	2b00      	cmp	r3, #0
 8006a92:	f2c0 814e 	blt.w	8006d32 <_dtoa_r+0x722>
 8006a96:	f1bb 0f0e 	cmp.w	fp, #14
 8006a9a:	f300 814a 	bgt.w	8006d32 <_dtoa_r+0x722>
 8006a9e:	4b6b      	ldr	r3, [pc, #428]	; (8006c4c <_dtoa_r+0x63c>)
 8006aa0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8006aa4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006aa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006aaa:	2b00      	cmp	r3, #0
 8006aac:	f280 80dc 	bge.w	8006c68 <_dtoa_r+0x658>
 8006ab0:	9b04      	ldr	r3, [sp, #16]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	f300 80d8 	bgt.w	8006c68 <_dtoa_r+0x658>
 8006ab8:	f040 826f 	bne.w	8006f9a <_dtoa_r+0x98a>
 8006abc:	4b68      	ldr	r3, [pc, #416]	; (8006c60 <_dtoa_r+0x650>)
 8006abe:	2200      	movs	r2, #0
 8006ac0:	4640      	mov	r0, r8
 8006ac2:	4649      	mov	r1, r9
 8006ac4:	f7f9 fd98 	bl	80005f8 <__aeabi_dmul>
 8006ac8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006acc:	f7fa f81a 	bl	8000b04 <__aeabi_dcmpge>
 8006ad0:	9e04      	ldr	r6, [sp, #16]
 8006ad2:	4637      	mov	r7, r6
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	f040 8245 	bne.w	8006f64 <_dtoa_r+0x954>
 8006ada:	9d00      	ldr	r5, [sp, #0]
 8006adc:	2331      	movs	r3, #49	; 0x31
 8006ade:	f805 3b01 	strb.w	r3, [r5], #1
 8006ae2:	f10b 0b01 	add.w	fp, fp, #1
 8006ae6:	e241      	b.n	8006f6c <_dtoa_r+0x95c>
 8006ae8:	07f2      	lsls	r2, r6, #31
 8006aea:	d505      	bpl.n	8006af8 <_dtoa_r+0x4e8>
 8006aec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006af0:	f7f9 fd82 	bl	80005f8 <__aeabi_dmul>
 8006af4:	3501      	adds	r5, #1
 8006af6:	2301      	movs	r3, #1
 8006af8:	1076      	asrs	r6, r6, #1
 8006afa:	3708      	adds	r7, #8
 8006afc:	e773      	b.n	80069e6 <_dtoa_r+0x3d6>
 8006afe:	2502      	movs	r5, #2
 8006b00:	e775      	b.n	80069ee <_dtoa_r+0x3de>
 8006b02:	9e04      	ldr	r6, [sp, #16]
 8006b04:	465f      	mov	r7, fp
 8006b06:	e792      	b.n	8006a2e <_dtoa_r+0x41e>
 8006b08:	9900      	ldr	r1, [sp, #0]
 8006b0a:	4b50      	ldr	r3, [pc, #320]	; (8006c4c <_dtoa_r+0x63c>)
 8006b0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006b10:	4431      	add	r1, r6
 8006b12:	9102      	str	r1, [sp, #8]
 8006b14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b16:	eeb0 9a47 	vmov.f32	s18, s14
 8006b1a:	eef0 9a67 	vmov.f32	s19, s15
 8006b1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006b22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006b26:	2900      	cmp	r1, #0
 8006b28:	d044      	beq.n	8006bb4 <_dtoa_r+0x5a4>
 8006b2a:	494e      	ldr	r1, [pc, #312]	; (8006c64 <_dtoa_r+0x654>)
 8006b2c:	2000      	movs	r0, #0
 8006b2e:	f7f9 fe8d 	bl	800084c <__aeabi_ddiv>
 8006b32:	ec53 2b19 	vmov	r2, r3, d9
 8006b36:	f7f9 fba7 	bl	8000288 <__aeabi_dsub>
 8006b3a:	9d00      	ldr	r5, [sp, #0]
 8006b3c:	ec41 0b19 	vmov	d9, r0, r1
 8006b40:	4649      	mov	r1, r9
 8006b42:	4640      	mov	r0, r8
 8006b44:	f7fa f808 	bl	8000b58 <__aeabi_d2iz>
 8006b48:	4606      	mov	r6, r0
 8006b4a:	f7f9 fceb 	bl	8000524 <__aeabi_i2d>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4640      	mov	r0, r8
 8006b54:	4649      	mov	r1, r9
 8006b56:	f7f9 fb97 	bl	8000288 <__aeabi_dsub>
 8006b5a:	3630      	adds	r6, #48	; 0x30
 8006b5c:	f805 6b01 	strb.w	r6, [r5], #1
 8006b60:	ec53 2b19 	vmov	r2, r3, d9
 8006b64:	4680      	mov	r8, r0
 8006b66:	4689      	mov	r9, r1
 8006b68:	f7f9 ffb8 	bl	8000adc <__aeabi_dcmplt>
 8006b6c:	2800      	cmp	r0, #0
 8006b6e:	d164      	bne.n	8006c3a <_dtoa_r+0x62a>
 8006b70:	4642      	mov	r2, r8
 8006b72:	464b      	mov	r3, r9
 8006b74:	4937      	ldr	r1, [pc, #220]	; (8006c54 <_dtoa_r+0x644>)
 8006b76:	2000      	movs	r0, #0
 8006b78:	f7f9 fb86 	bl	8000288 <__aeabi_dsub>
 8006b7c:	ec53 2b19 	vmov	r2, r3, d9
 8006b80:	f7f9 ffac 	bl	8000adc <__aeabi_dcmplt>
 8006b84:	2800      	cmp	r0, #0
 8006b86:	f040 80b6 	bne.w	8006cf6 <_dtoa_r+0x6e6>
 8006b8a:	9b02      	ldr	r3, [sp, #8]
 8006b8c:	429d      	cmp	r5, r3
 8006b8e:	f43f af7c 	beq.w	8006a8a <_dtoa_r+0x47a>
 8006b92:	4b31      	ldr	r3, [pc, #196]	; (8006c58 <_dtoa_r+0x648>)
 8006b94:	ec51 0b19 	vmov	r0, r1, d9
 8006b98:	2200      	movs	r2, #0
 8006b9a:	f7f9 fd2d 	bl	80005f8 <__aeabi_dmul>
 8006b9e:	4b2e      	ldr	r3, [pc, #184]	; (8006c58 <_dtoa_r+0x648>)
 8006ba0:	ec41 0b19 	vmov	d9, r0, r1
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	4640      	mov	r0, r8
 8006ba8:	4649      	mov	r1, r9
 8006baa:	f7f9 fd25 	bl	80005f8 <__aeabi_dmul>
 8006bae:	4680      	mov	r8, r0
 8006bb0:	4689      	mov	r9, r1
 8006bb2:	e7c5      	b.n	8006b40 <_dtoa_r+0x530>
 8006bb4:	ec51 0b17 	vmov	r0, r1, d7
 8006bb8:	f7f9 fd1e 	bl	80005f8 <__aeabi_dmul>
 8006bbc:	9b02      	ldr	r3, [sp, #8]
 8006bbe:	9d00      	ldr	r5, [sp, #0]
 8006bc0:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bc2:	ec41 0b19 	vmov	d9, r0, r1
 8006bc6:	4649      	mov	r1, r9
 8006bc8:	4640      	mov	r0, r8
 8006bca:	f7f9 ffc5 	bl	8000b58 <__aeabi_d2iz>
 8006bce:	4606      	mov	r6, r0
 8006bd0:	f7f9 fca8 	bl	8000524 <__aeabi_i2d>
 8006bd4:	3630      	adds	r6, #48	; 0x30
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4640      	mov	r0, r8
 8006bdc:	4649      	mov	r1, r9
 8006bde:	f7f9 fb53 	bl	8000288 <__aeabi_dsub>
 8006be2:	f805 6b01 	strb.w	r6, [r5], #1
 8006be6:	9b02      	ldr	r3, [sp, #8]
 8006be8:	429d      	cmp	r5, r3
 8006bea:	4680      	mov	r8, r0
 8006bec:	4689      	mov	r9, r1
 8006bee:	f04f 0200 	mov.w	r2, #0
 8006bf2:	d124      	bne.n	8006c3e <_dtoa_r+0x62e>
 8006bf4:	4b1b      	ldr	r3, [pc, #108]	; (8006c64 <_dtoa_r+0x654>)
 8006bf6:	ec51 0b19 	vmov	r0, r1, d9
 8006bfa:	f7f9 fb47 	bl	800028c <__adddf3>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4640      	mov	r0, r8
 8006c04:	4649      	mov	r1, r9
 8006c06:	f7f9 ff87 	bl	8000b18 <__aeabi_dcmpgt>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d173      	bne.n	8006cf6 <_dtoa_r+0x6e6>
 8006c0e:	ec53 2b19 	vmov	r2, r3, d9
 8006c12:	4914      	ldr	r1, [pc, #80]	; (8006c64 <_dtoa_r+0x654>)
 8006c14:	2000      	movs	r0, #0
 8006c16:	f7f9 fb37 	bl	8000288 <__aeabi_dsub>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	460b      	mov	r3, r1
 8006c1e:	4640      	mov	r0, r8
 8006c20:	4649      	mov	r1, r9
 8006c22:	f7f9 ff5b 	bl	8000adc <__aeabi_dcmplt>
 8006c26:	2800      	cmp	r0, #0
 8006c28:	f43f af2f 	beq.w	8006a8a <_dtoa_r+0x47a>
 8006c2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006c2e:	1e6b      	subs	r3, r5, #1
 8006c30:	930f      	str	r3, [sp, #60]	; 0x3c
 8006c32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006c36:	2b30      	cmp	r3, #48	; 0x30
 8006c38:	d0f8      	beq.n	8006c2c <_dtoa_r+0x61c>
 8006c3a:	46bb      	mov	fp, r7
 8006c3c:	e04a      	b.n	8006cd4 <_dtoa_r+0x6c4>
 8006c3e:	4b06      	ldr	r3, [pc, #24]	; (8006c58 <_dtoa_r+0x648>)
 8006c40:	f7f9 fcda 	bl	80005f8 <__aeabi_dmul>
 8006c44:	4680      	mov	r8, r0
 8006c46:	4689      	mov	r9, r1
 8006c48:	e7bd      	b.n	8006bc6 <_dtoa_r+0x5b6>
 8006c4a:	bf00      	nop
 8006c4c:	080087c8 	.word	0x080087c8
 8006c50:	080087a0 	.word	0x080087a0
 8006c54:	3ff00000 	.word	0x3ff00000
 8006c58:	40240000 	.word	0x40240000
 8006c5c:	401c0000 	.word	0x401c0000
 8006c60:	40140000 	.word	0x40140000
 8006c64:	3fe00000 	.word	0x3fe00000
 8006c68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8006c6c:	9d00      	ldr	r5, [sp, #0]
 8006c6e:	4642      	mov	r2, r8
 8006c70:	464b      	mov	r3, r9
 8006c72:	4630      	mov	r0, r6
 8006c74:	4639      	mov	r1, r7
 8006c76:	f7f9 fde9 	bl	800084c <__aeabi_ddiv>
 8006c7a:	f7f9 ff6d 	bl	8000b58 <__aeabi_d2iz>
 8006c7e:	9001      	str	r0, [sp, #4]
 8006c80:	f7f9 fc50 	bl	8000524 <__aeabi_i2d>
 8006c84:	4642      	mov	r2, r8
 8006c86:	464b      	mov	r3, r9
 8006c88:	f7f9 fcb6 	bl	80005f8 <__aeabi_dmul>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	460b      	mov	r3, r1
 8006c90:	4630      	mov	r0, r6
 8006c92:	4639      	mov	r1, r7
 8006c94:	f7f9 faf8 	bl	8000288 <__aeabi_dsub>
 8006c98:	9e01      	ldr	r6, [sp, #4]
 8006c9a:	9f04      	ldr	r7, [sp, #16]
 8006c9c:	3630      	adds	r6, #48	; 0x30
 8006c9e:	f805 6b01 	strb.w	r6, [r5], #1
 8006ca2:	9e00      	ldr	r6, [sp, #0]
 8006ca4:	1bae      	subs	r6, r5, r6
 8006ca6:	42b7      	cmp	r7, r6
 8006ca8:	4602      	mov	r2, r0
 8006caa:	460b      	mov	r3, r1
 8006cac:	d134      	bne.n	8006d18 <_dtoa_r+0x708>
 8006cae:	f7f9 faed 	bl	800028c <__adddf3>
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	464b      	mov	r3, r9
 8006cb6:	4606      	mov	r6, r0
 8006cb8:	460f      	mov	r7, r1
 8006cba:	f7f9 ff2d 	bl	8000b18 <__aeabi_dcmpgt>
 8006cbe:	b9c8      	cbnz	r0, 8006cf4 <_dtoa_r+0x6e4>
 8006cc0:	4642      	mov	r2, r8
 8006cc2:	464b      	mov	r3, r9
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	4639      	mov	r1, r7
 8006cc8:	f7f9 fefe 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ccc:	b110      	cbz	r0, 8006cd4 <_dtoa_r+0x6c4>
 8006cce:	9b01      	ldr	r3, [sp, #4]
 8006cd0:	07db      	lsls	r3, r3, #31
 8006cd2:	d40f      	bmi.n	8006cf4 <_dtoa_r+0x6e4>
 8006cd4:	4651      	mov	r1, sl
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f000 fbcc 	bl	8007474 <_Bfree>
 8006cdc:	2300      	movs	r3, #0
 8006cde:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ce0:	702b      	strb	r3, [r5, #0]
 8006ce2:	f10b 0301 	add.w	r3, fp, #1
 8006ce6:	6013      	str	r3, [r2, #0]
 8006ce8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	f43f ace2 	beq.w	80066b4 <_dtoa_r+0xa4>
 8006cf0:	601d      	str	r5, [r3, #0]
 8006cf2:	e4df      	b.n	80066b4 <_dtoa_r+0xa4>
 8006cf4:	465f      	mov	r7, fp
 8006cf6:	462b      	mov	r3, r5
 8006cf8:	461d      	mov	r5, r3
 8006cfa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006cfe:	2a39      	cmp	r2, #57	; 0x39
 8006d00:	d106      	bne.n	8006d10 <_dtoa_r+0x700>
 8006d02:	9a00      	ldr	r2, [sp, #0]
 8006d04:	429a      	cmp	r2, r3
 8006d06:	d1f7      	bne.n	8006cf8 <_dtoa_r+0x6e8>
 8006d08:	9900      	ldr	r1, [sp, #0]
 8006d0a:	2230      	movs	r2, #48	; 0x30
 8006d0c:	3701      	adds	r7, #1
 8006d0e:	700a      	strb	r2, [r1, #0]
 8006d10:	781a      	ldrb	r2, [r3, #0]
 8006d12:	3201      	adds	r2, #1
 8006d14:	701a      	strb	r2, [r3, #0]
 8006d16:	e790      	b.n	8006c3a <_dtoa_r+0x62a>
 8006d18:	4ba3      	ldr	r3, [pc, #652]	; (8006fa8 <_dtoa_r+0x998>)
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f7f9 fc6c 	bl	80005f8 <__aeabi_dmul>
 8006d20:	2200      	movs	r2, #0
 8006d22:	2300      	movs	r3, #0
 8006d24:	4606      	mov	r6, r0
 8006d26:	460f      	mov	r7, r1
 8006d28:	f7f9 fece 	bl	8000ac8 <__aeabi_dcmpeq>
 8006d2c:	2800      	cmp	r0, #0
 8006d2e:	d09e      	beq.n	8006c6e <_dtoa_r+0x65e>
 8006d30:	e7d0      	b.n	8006cd4 <_dtoa_r+0x6c4>
 8006d32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d34:	2a00      	cmp	r2, #0
 8006d36:	f000 80ca 	beq.w	8006ece <_dtoa_r+0x8be>
 8006d3a:	9a07      	ldr	r2, [sp, #28]
 8006d3c:	2a01      	cmp	r2, #1
 8006d3e:	f300 80ad 	bgt.w	8006e9c <_dtoa_r+0x88c>
 8006d42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006d44:	2a00      	cmp	r2, #0
 8006d46:	f000 80a5 	beq.w	8006e94 <_dtoa_r+0x884>
 8006d4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006d4e:	9e08      	ldr	r6, [sp, #32]
 8006d50:	9d05      	ldr	r5, [sp, #20]
 8006d52:	9a05      	ldr	r2, [sp, #20]
 8006d54:	441a      	add	r2, r3
 8006d56:	9205      	str	r2, [sp, #20]
 8006d58:	9a06      	ldr	r2, [sp, #24]
 8006d5a:	2101      	movs	r1, #1
 8006d5c:	441a      	add	r2, r3
 8006d5e:	4620      	mov	r0, r4
 8006d60:	9206      	str	r2, [sp, #24]
 8006d62:	f000 fc3d 	bl	80075e0 <__i2b>
 8006d66:	4607      	mov	r7, r0
 8006d68:	b165      	cbz	r5, 8006d84 <_dtoa_r+0x774>
 8006d6a:	9b06      	ldr	r3, [sp, #24]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dd09      	ble.n	8006d84 <_dtoa_r+0x774>
 8006d70:	42ab      	cmp	r3, r5
 8006d72:	9a05      	ldr	r2, [sp, #20]
 8006d74:	bfa8      	it	ge
 8006d76:	462b      	movge	r3, r5
 8006d78:	1ad2      	subs	r2, r2, r3
 8006d7a:	9205      	str	r2, [sp, #20]
 8006d7c:	9a06      	ldr	r2, [sp, #24]
 8006d7e:	1aed      	subs	r5, r5, r3
 8006d80:	1ad3      	subs	r3, r2, r3
 8006d82:	9306      	str	r3, [sp, #24]
 8006d84:	9b08      	ldr	r3, [sp, #32]
 8006d86:	b1f3      	cbz	r3, 8006dc6 <_dtoa_r+0x7b6>
 8006d88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	f000 80a3 	beq.w	8006ed6 <_dtoa_r+0x8c6>
 8006d90:	2e00      	cmp	r6, #0
 8006d92:	dd10      	ble.n	8006db6 <_dtoa_r+0x7a6>
 8006d94:	4639      	mov	r1, r7
 8006d96:	4632      	mov	r2, r6
 8006d98:	4620      	mov	r0, r4
 8006d9a:	f000 fce1 	bl	8007760 <__pow5mult>
 8006d9e:	4652      	mov	r2, sl
 8006da0:	4601      	mov	r1, r0
 8006da2:	4607      	mov	r7, r0
 8006da4:	4620      	mov	r0, r4
 8006da6:	f000 fc31 	bl	800760c <__multiply>
 8006daa:	4651      	mov	r1, sl
 8006dac:	4680      	mov	r8, r0
 8006dae:	4620      	mov	r0, r4
 8006db0:	f000 fb60 	bl	8007474 <_Bfree>
 8006db4:	46c2      	mov	sl, r8
 8006db6:	9b08      	ldr	r3, [sp, #32]
 8006db8:	1b9a      	subs	r2, r3, r6
 8006dba:	d004      	beq.n	8006dc6 <_dtoa_r+0x7b6>
 8006dbc:	4651      	mov	r1, sl
 8006dbe:	4620      	mov	r0, r4
 8006dc0:	f000 fcce 	bl	8007760 <__pow5mult>
 8006dc4:	4682      	mov	sl, r0
 8006dc6:	2101      	movs	r1, #1
 8006dc8:	4620      	mov	r0, r4
 8006dca:	f000 fc09 	bl	80075e0 <__i2b>
 8006dce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	4606      	mov	r6, r0
 8006dd4:	f340 8081 	ble.w	8006eda <_dtoa_r+0x8ca>
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4601      	mov	r1, r0
 8006ddc:	4620      	mov	r0, r4
 8006dde:	f000 fcbf 	bl	8007760 <__pow5mult>
 8006de2:	9b07      	ldr	r3, [sp, #28]
 8006de4:	2b01      	cmp	r3, #1
 8006de6:	4606      	mov	r6, r0
 8006de8:	dd7a      	ble.n	8006ee0 <_dtoa_r+0x8d0>
 8006dea:	f04f 0800 	mov.w	r8, #0
 8006dee:	6933      	ldr	r3, [r6, #16]
 8006df0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006df4:	6918      	ldr	r0, [r3, #16]
 8006df6:	f000 fba5 	bl	8007544 <__hi0bits>
 8006dfa:	f1c0 0020 	rsb	r0, r0, #32
 8006dfe:	9b06      	ldr	r3, [sp, #24]
 8006e00:	4418      	add	r0, r3
 8006e02:	f010 001f 	ands.w	r0, r0, #31
 8006e06:	f000 8094 	beq.w	8006f32 <_dtoa_r+0x922>
 8006e0a:	f1c0 0320 	rsb	r3, r0, #32
 8006e0e:	2b04      	cmp	r3, #4
 8006e10:	f340 8085 	ble.w	8006f1e <_dtoa_r+0x90e>
 8006e14:	9b05      	ldr	r3, [sp, #20]
 8006e16:	f1c0 001c 	rsb	r0, r0, #28
 8006e1a:	4403      	add	r3, r0
 8006e1c:	9305      	str	r3, [sp, #20]
 8006e1e:	9b06      	ldr	r3, [sp, #24]
 8006e20:	4403      	add	r3, r0
 8006e22:	4405      	add	r5, r0
 8006e24:	9306      	str	r3, [sp, #24]
 8006e26:	9b05      	ldr	r3, [sp, #20]
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	dd05      	ble.n	8006e38 <_dtoa_r+0x828>
 8006e2c:	4651      	mov	r1, sl
 8006e2e:	461a      	mov	r2, r3
 8006e30:	4620      	mov	r0, r4
 8006e32:	f000 fcef 	bl	8007814 <__lshift>
 8006e36:	4682      	mov	sl, r0
 8006e38:	9b06      	ldr	r3, [sp, #24]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	dd05      	ble.n	8006e4a <_dtoa_r+0x83a>
 8006e3e:	4631      	mov	r1, r6
 8006e40:	461a      	mov	r2, r3
 8006e42:	4620      	mov	r0, r4
 8006e44:	f000 fce6 	bl	8007814 <__lshift>
 8006e48:	4606      	mov	r6, r0
 8006e4a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d072      	beq.n	8006f36 <_dtoa_r+0x926>
 8006e50:	4631      	mov	r1, r6
 8006e52:	4650      	mov	r0, sl
 8006e54:	f000 fd4a 	bl	80078ec <__mcmp>
 8006e58:	2800      	cmp	r0, #0
 8006e5a:	da6c      	bge.n	8006f36 <_dtoa_r+0x926>
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	4651      	mov	r1, sl
 8006e60:	220a      	movs	r2, #10
 8006e62:	4620      	mov	r0, r4
 8006e64:	f000 fb28 	bl	80074b8 <__multadd>
 8006e68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006e6a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006e6e:	4682      	mov	sl, r0
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	f000 81b0 	beq.w	80071d6 <_dtoa_r+0xbc6>
 8006e76:	2300      	movs	r3, #0
 8006e78:	4639      	mov	r1, r7
 8006e7a:	220a      	movs	r2, #10
 8006e7c:	4620      	mov	r0, r4
 8006e7e:	f000 fb1b 	bl	80074b8 <__multadd>
 8006e82:	9b01      	ldr	r3, [sp, #4]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	4607      	mov	r7, r0
 8006e88:	f300 8096 	bgt.w	8006fb8 <_dtoa_r+0x9a8>
 8006e8c:	9b07      	ldr	r3, [sp, #28]
 8006e8e:	2b02      	cmp	r3, #2
 8006e90:	dc59      	bgt.n	8006f46 <_dtoa_r+0x936>
 8006e92:	e091      	b.n	8006fb8 <_dtoa_r+0x9a8>
 8006e94:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e96:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e9a:	e758      	b.n	8006d4e <_dtoa_r+0x73e>
 8006e9c:	9b04      	ldr	r3, [sp, #16]
 8006e9e:	1e5e      	subs	r6, r3, #1
 8006ea0:	9b08      	ldr	r3, [sp, #32]
 8006ea2:	42b3      	cmp	r3, r6
 8006ea4:	bfbf      	itttt	lt
 8006ea6:	9b08      	ldrlt	r3, [sp, #32]
 8006ea8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 8006eaa:	9608      	strlt	r6, [sp, #32]
 8006eac:	1af3      	sublt	r3, r6, r3
 8006eae:	bfb4      	ite	lt
 8006eb0:	18d2      	addlt	r2, r2, r3
 8006eb2:	1b9e      	subge	r6, r3, r6
 8006eb4:	9b04      	ldr	r3, [sp, #16]
 8006eb6:	bfbc      	itt	lt
 8006eb8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8006eba:	2600      	movlt	r6, #0
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	bfb7      	itett	lt
 8006ec0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 8006ec4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8006ec8:	1a9d      	sublt	r5, r3, r2
 8006eca:	2300      	movlt	r3, #0
 8006ecc:	e741      	b.n	8006d52 <_dtoa_r+0x742>
 8006ece:	9e08      	ldr	r6, [sp, #32]
 8006ed0:	9d05      	ldr	r5, [sp, #20]
 8006ed2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006ed4:	e748      	b.n	8006d68 <_dtoa_r+0x758>
 8006ed6:	9a08      	ldr	r2, [sp, #32]
 8006ed8:	e770      	b.n	8006dbc <_dtoa_r+0x7ac>
 8006eda:	9b07      	ldr	r3, [sp, #28]
 8006edc:	2b01      	cmp	r3, #1
 8006ede:	dc19      	bgt.n	8006f14 <_dtoa_r+0x904>
 8006ee0:	9b02      	ldr	r3, [sp, #8]
 8006ee2:	b9bb      	cbnz	r3, 8006f14 <_dtoa_r+0x904>
 8006ee4:	9b03      	ldr	r3, [sp, #12]
 8006ee6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006eea:	b99b      	cbnz	r3, 8006f14 <_dtoa_r+0x904>
 8006eec:	9b03      	ldr	r3, [sp, #12]
 8006eee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006ef2:	0d1b      	lsrs	r3, r3, #20
 8006ef4:	051b      	lsls	r3, r3, #20
 8006ef6:	b183      	cbz	r3, 8006f1a <_dtoa_r+0x90a>
 8006ef8:	9b05      	ldr	r3, [sp, #20]
 8006efa:	3301      	adds	r3, #1
 8006efc:	9305      	str	r3, [sp, #20]
 8006efe:	9b06      	ldr	r3, [sp, #24]
 8006f00:	3301      	adds	r3, #1
 8006f02:	9306      	str	r3, [sp, #24]
 8006f04:	f04f 0801 	mov.w	r8, #1
 8006f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	f47f af6f 	bne.w	8006dee <_dtoa_r+0x7de>
 8006f10:	2001      	movs	r0, #1
 8006f12:	e774      	b.n	8006dfe <_dtoa_r+0x7ee>
 8006f14:	f04f 0800 	mov.w	r8, #0
 8006f18:	e7f6      	b.n	8006f08 <_dtoa_r+0x8f8>
 8006f1a:	4698      	mov	r8, r3
 8006f1c:	e7f4      	b.n	8006f08 <_dtoa_r+0x8f8>
 8006f1e:	d082      	beq.n	8006e26 <_dtoa_r+0x816>
 8006f20:	9a05      	ldr	r2, [sp, #20]
 8006f22:	331c      	adds	r3, #28
 8006f24:	441a      	add	r2, r3
 8006f26:	9205      	str	r2, [sp, #20]
 8006f28:	9a06      	ldr	r2, [sp, #24]
 8006f2a:	441a      	add	r2, r3
 8006f2c:	441d      	add	r5, r3
 8006f2e:	9206      	str	r2, [sp, #24]
 8006f30:	e779      	b.n	8006e26 <_dtoa_r+0x816>
 8006f32:	4603      	mov	r3, r0
 8006f34:	e7f4      	b.n	8006f20 <_dtoa_r+0x910>
 8006f36:	9b04      	ldr	r3, [sp, #16]
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	dc37      	bgt.n	8006fac <_dtoa_r+0x99c>
 8006f3c:	9b07      	ldr	r3, [sp, #28]
 8006f3e:	2b02      	cmp	r3, #2
 8006f40:	dd34      	ble.n	8006fac <_dtoa_r+0x99c>
 8006f42:	9b04      	ldr	r3, [sp, #16]
 8006f44:	9301      	str	r3, [sp, #4]
 8006f46:	9b01      	ldr	r3, [sp, #4]
 8006f48:	b963      	cbnz	r3, 8006f64 <_dtoa_r+0x954>
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	2205      	movs	r2, #5
 8006f4e:	4620      	mov	r0, r4
 8006f50:	f000 fab2 	bl	80074b8 <__multadd>
 8006f54:	4601      	mov	r1, r0
 8006f56:	4606      	mov	r6, r0
 8006f58:	4650      	mov	r0, sl
 8006f5a:	f000 fcc7 	bl	80078ec <__mcmp>
 8006f5e:	2800      	cmp	r0, #0
 8006f60:	f73f adbb 	bgt.w	8006ada <_dtoa_r+0x4ca>
 8006f64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f66:	9d00      	ldr	r5, [sp, #0]
 8006f68:	ea6f 0b03 	mvn.w	fp, r3
 8006f6c:	f04f 0800 	mov.w	r8, #0
 8006f70:	4631      	mov	r1, r6
 8006f72:	4620      	mov	r0, r4
 8006f74:	f000 fa7e 	bl	8007474 <_Bfree>
 8006f78:	2f00      	cmp	r7, #0
 8006f7a:	f43f aeab 	beq.w	8006cd4 <_dtoa_r+0x6c4>
 8006f7e:	f1b8 0f00 	cmp.w	r8, #0
 8006f82:	d005      	beq.n	8006f90 <_dtoa_r+0x980>
 8006f84:	45b8      	cmp	r8, r7
 8006f86:	d003      	beq.n	8006f90 <_dtoa_r+0x980>
 8006f88:	4641      	mov	r1, r8
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f000 fa72 	bl	8007474 <_Bfree>
 8006f90:	4639      	mov	r1, r7
 8006f92:	4620      	mov	r0, r4
 8006f94:	f000 fa6e 	bl	8007474 <_Bfree>
 8006f98:	e69c      	b.n	8006cd4 <_dtoa_r+0x6c4>
 8006f9a:	2600      	movs	r6, #0
 8006f9c:	4637      	mov	r7, r6
 8006f9e:	e7e1      	b.n	8006f64 <_dtoa_r+0x954>
 8006fa0:	46bb      	mov	fp, r7
 8006fa2:	4637      	mov	r7, r6
 8006fa4:	e599      	b.n	8006ada <_dtoa_r+0x4ca>
 8006fa6:	bf00      	nop
 8006fa8:	40240000 	.word	0x40240000
 8006fac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	f000 80c8 	beq.w	8007144 <_dtoa_r+0xb34>
 8006fb4:	9b04      	ldr	r3, [sp, #16]
 8006fb6:	9301      	str	r3, [sp, #4]
 8006fb8:	2d00      	cmp	r5, #0
 8006fba:	dd05      	ble.n	8006fc8 <_dtoa_r+0x9b8>
 8006fbc:	4639      	mov	r1, r7
 8006fbe:	462a      	mov	r2, r5
 8006fc0:	4620      	mov	r0, r4
 8006fc2:	f000 fc27 	bl	8007814 <__lshift>
 8006fc6:	4607      	mov	r7, r0
 8006fc8:	f1b8 0f00 	cmp.w	r8, #0
 8006fcc:	d05b      	beq.n	8007086 <_dtoa_r+0xa76>
 8006fce:	6879      	ldr	r1, [r7, #4]
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	f000 fa0f 	bl	80073f4 <_Balloc>
 8006fd6:	4605      	mov	r5, r0
 8006fd8:	b928      	cbnz	r0, 8006fe6 <_dtoa_r+0x9d6>
 8006fda:	4b83      	ldr	r3, [pc, #524]	; (80071e8 <_dtoa_r+0xbd8>)
 8006fdc:	4602      	mov	r2, r0
 8006fde:	f240 21ef 	movw	r1, #751	; 0x2ef
 8006fe2:	f7ff bb2e 	b.w	8006642 <_dtoa_r+0x32>
 8006fe6:	693a      	ldr	r2, [r7, #16]
 8006fe8:	3202      	adds	r2, #2
 8006fea:	0092      	lsls	r2, r2, #2
 8006fec:	f107 010c 	add.w	r1, r7, #12
 8006ff0:	300c      	adds	r0, #12
 8006ff2:	f000 ffab 	bl	8007f4c <memcpy>
 8006ff6:	2201      	movs	r2, #1
 8006ff8:	4629      	mov	r1, r5
 8006ffa:	4620      	mov	r0, r4
 8006ffc:	f000 fc0a 	bl	8007814 <__lshift>
 8007000:	9b00      	ldr	r3, [sp, #0]
 8007002:	3301      	adds	r3, #1
 8007004:	9304      	str	r3, [sp, #16]
 8007006:	e9dd 2300 	ldrd	r2, r3, [sp]
 800700a:	4413      	add	r3, r2
 800700c:	9308      	str	r3, [sp, #32]
 800700e:	9b02      	ldr	r3, [sp, #8]
 8007010:	f003 0301 	and.w	r3, r3, #1
 8007014:	46b8      	mov	r8, r7
 8007016:	9306      	str	r3, [sp, #24]
 8007018:	4607      	mov	r7, r0
 800701a:	9b04      	ldr	r3, [sp, #16]
 800701c:	4631      	mov	r1, r6
 800701e:	3b01      	subs	r3, #1
 8007020:	4650      	mov	r0, sl
 8007022:	9301      	str	r3, [sp, #4]
 8007024:	f7ff fa6b 	bl	80064fe <quorem>
 8007028:	4641      	mov	r1, r8
 800702a:	9002      	str	r0, [sp, #8]
 800702c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007030:	4650      	mov	r0, sl
 8007032:	f000 fc5b 	bl	80078ec <__mcmp>
 8007036:	463a      	mov	r2, r7
 8007038:	9005      	str	r0, [sp, #20]
 800703a:	4631      	mov	r1, r6
 800703c:	4620      	mov	r0, r4
 800703e:	f000 fc71 	bl	8007924 <__mdiff>
 8007042:	68c2      	ldr	r2, [r0, #12]
 8007044:	4605      	mov	r5, r0
 8007046:	bb02      	cbnz	r2, 800708a <_dtoa_r+0xa7a>
 8007048:	4601      	mov	r1, r0
 800704a:	4650      	mov	r0, sl
 800704c:	f000 fc4e 	bl	80078ec <__mcmp>
 8007050:	4602      	mov	r2, r0
 8007052:	4629      	mov	r1, r5
 8007054:	4620      	mov	r0, r4
 8007056:	9209      	str	r2, [sp, #36]	; 0x24
 8007058:	f000 fa0c 	bl	8007474 <_Bfree>
 800705c:	9b07      	ldr	r3, [sp, #28]
 800705e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007060:	9d04      	ldr	r5, [sp, #16]
 8007062:	ea43 0102 	orr.w	r1, r3, r2
 8007066:	9b06      	ldr	r3, [sp, #24]
 8007068:	4319      	orrs	r1, r3
 800706a:	d110      	bne.n	800708e <_dtoa_r+0xa7e>
 800706c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8007070:	d029      	beq.n	80070c6 <_dtoa_r+0xab6>
 8007072:	9b05      	ldr	r3, [sp, #20]
 8007074:	2b00      	cmp	r3, #0
 8007076:	dd02      	ble.n	800707e <_dtoa_r+0xa6e>
 8007078:	9b02      	ldr	r3, [sp, #8]
 800707a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800707e:	9b01      	ldr	r3, [sp, #4]
 8007080:	f883 9000 	strb.w	r9, [r3]
 8007084:	e774      	b.n	8006f70 <_dtoa_r+0x960>
 8007086:	4638      	mov	r0, r7
 8007088:	e7ba      	b.n	8007000 <_dtoa_r+0x9f0>
 800708a:	2201      	movs	r2, #1
 800708c:	e7e1      	b.n	8007052 <_dtoa_r+0xa42>
 800708e:	9b05      	ldr	r3, [sp, #20]
 8007090:	2b00      	cmp	r3, #0
 8007092:	db04      	blt.n	800709e <_dtoa_r+0xa8e>
 8007094:	9907      	ldr	r1, [sp, #28]
 8007096:	430b      	orrs	r3, r1
 8007098:	9906      	ldr	r1, [sp, #24]
 800709a:	430b      	orrs	r3, r1
 800709c:	d120      	bne.n	80070e0 <_dtoa_r+0xad0>
 800709e:	2a00      	cmp	r2, #0
 80070a0:	dded      	ble.n	800707e <_dtoa_r+0xa6e>
 80070a2:	4651      	mov	r1, sl
 80070a4:	2201      	movs	r2, #1
 80070a6:	4620      	mov	r0, r4
 80070a8:	f000 fbb4 	bl	8007814 <__lshift>
 80070ac:	4631      	mov	r1, r6
 80070ae:	4682      	mov	sl, r0
 80070b0:	f000 fc1c 	bl	80078ec <__mcmp>
 80070b4:	2800      	cmp	r0, #0
 80070b6:	dc03      	bgt.n	80070c0 <_dtoa_r+0xab0>
 80070b8:	d1e1      	bne.n	800707e <_dtoa_r+0xa6e>
 80070ba:	f019 0f01 	tst.w	r9, #1
 80070be:	d0de      	beq.n	800707e <_dtoa_r+0xa6e>
 80070c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070c4:	d1d8      	bne.n	8007078 <_dtoa_r+0xa68>
 80070c6:	9a01      	ldr	r2, [sp, #4]
 80070c8:	2339      	movs	r3, #57	; 0x39
 80070ca:	7013      	strb	r3, [r2, #0]
 80070cc:	462b      	mov	r3, r5
 80070ce:	461d      	mov	r5, r3
 80070d0:	3b01      	subs	r3, #1
 80070d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80070d6:	2a39      	cmp	r2, #57	; 0x39
 80070d8:	d06c      	beq.n	80071b4 <_dtoa_r+0xba4>
 80070da:	3201      	adds	r2, #1
 80070dc:	701a      	strb	r2, [r3, #0]
 80070de:	e747      	b.n	8006f70 <_dtoa_r+0x960>
 80070e0:	2a00      	cmp	r2, #0
 80070e2:	dd07      	ble.n	80070f4 <_dtoa_r+0xae4>
 80070e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80070e8:	d0ed      	beq.n	80070c6 <_dtoa_r+0xab6>
 80070ea:	9a01      	ldr	r2, [sp, #4]
 80070ec:	f109 0301 	add.w	r3, r9, #1
 80070f0:	7013      	strb	r3, [r2, #0]
 80070f2:	e73d      	b.n	8006f70 <_dtoa_r+0x960>
 80070f4:	9b04      	ldr	r3, [sp, #16]
 80070f6:	9a08      	ldr	r2, [sp, #32]
 80070f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80070fc:	4293      	cmp	r3, r2
 80070fe:	d043      	beq.n	8007188 <_dtoa_r+0xb78>
 8007100:	4651      	mov	r1, sl
 8007102:	2300      	movs	r3, #0
 8007104:	220a      	movs	r2, #10
 8007106:	4620      	mov	r0, r4
 8007108:	f000 f9d6 	bl	80074b8 <__multadd>
 800710c:	45b8      	cmp	r8, r7
 800710e:	4682      	mov	sl, r0
 8007110:	f04f 0300 	mov.w	r3, #0
 8007114:	f04f 020a 	mov.w	r2, #10
 8007118:	4641      	mov	r1, r8
 800711a:	4620      	mov	r0, r4
 800711c:	d107      	bne.n	800712e <_dtoa_r+0xb1e>
 800711e:	f000 f9cb 	bl	80074b8 <__multadd>
 8007122:	4680      	mov	r8, r0
 8007124:	4607      	mov	r7, r0
 8007126:	9b04      	ldr	r3, [sp, #16]
 8007128:	3301      	adds	r3, #1
 800712a:	9304      	str	r3, [sp, #16]
 800712c:	e775      	b.n	800701a <_dtoa_r+0xa0a>
 800712e:	f000 f9c3 	bl	80074b8 <__multadd>
 8007132:	4639      	mov	r1, r7
 8007134:	4680      	mov	r8, r0
 8007136:	2300      	movs	r3, #0
 8007138:	220a      	movs	r2, #10
 800713a:	4620      	mov	r0, r4
 800713c:	f000 f9bc 	bl	80074b8 <__multadd>
 8007140:	4607      	mov	r7, r0
 8007142:	e7f0      	b.n	8007126 <_dtoa_r+0xb16>
 8007144:	9b04      	ldr	r3, [sp, #16]
 8007146:	9301      	str	r3, [sp, #4]
 8007148:	9d00      	ldr	r5, [sp, #0]
 800714a:	4631      	mov	r1, r6
 800714c:	4650      	mov	r0, sl
 800714e:	f7ff f9d6 	bl	80064fe <quorem>
 8007152:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007156:	9b00      	ldr	r3, [sp, #0]
 8007158:	f805 9b01 	strb.w	r9, [r5], #1
 800715c:	1aea      	subs	r2, r5, r3
 800715e:	9b01      	ldr	r3, [sp, #4]
 8007160:	4293      	cmp	r3, r2
 8007162:	dd07      	ble.n	8007174 <_dtoa_r+0xb64>
 8007164:	4651      	mov	r1, sl
 8007166:	2300      	movs	r3, #0
 8007168:	220a      	movs	r2, #10
 800716a:	4620      	mov	r0, r4
 800716c:	f000 f9a4 	bl	80074b8 <__multadd>
 8007170:	4682      	mov	sl, r0
 8007172:	e7ea      	b.n	800714a <_dtoa_r+0xb3a>
 8007174:	9b01      	ldr	r3, [sp, #4]
 8007176:	2b00      	cmp	r3, #0
 8007178:	bfc8      	it	gt
 800717a:	461d      	movgt	r5, r3
 800717c:	9b00      	ldr	r3, [sp, #0]
 800717e:	bfd8      	it	le
 8007180:	2501      	movle	r5, #1
 8007182:	441d      	add	r5, r3
 8007184:	f04f 0800 	mov.w	r8, #0
 8007188:	4651      	mov	r1, sl
 800718a:	2201      	movs	r2, #1
 800718c:	4620      	mov	r0, r4
 800718e:	f000 fb41 	bl	8007814 <__lshift>
 8007192:	4631      	mov	r1, r6
 8007194:	4682      	mov	sl, r0
 8007196:	f000 fba9 	bl	80078ec <__mcmp>
 800719a:	2800      	cmp	r0, #0
 800719c:	dc96      	bgt.n	80070cc <_dtoa_r+0xabc>
 800719e:	d102      	bne.n	80071a6 <_dtoa_r+0xb96>
 80071a0:	f019 0f01 	tst.w	r9, #1
 80071a4:	d192      	bne.n	80070cc <_dtoa_r+0xabc>
 80071a6:	462b      	mov	r3, r5
 80071a8:	461d      	mov	r5, r3
 80071aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071ae:	2a30      	cmp	r2, #48	; 0x30
 80071b0:	d0fa      	beq.n	80071a8 <_dtoa_r+0xb98>
 80071b2:	e6dd      	b.n	8006f70 <_dtoa_r+0x960>
 80071b4:	9a00      	ldr	r2, [sp, #0]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d189      	bne.n	80070ce <_dtoa_r+0xabe>
 80071ba:	f10b 0b01 	add.w	fp, fp, #1
 80071be:	2331      	movs	r3, #49	; 0x31
 80071c0:	e796      	b.n	80070f0 <_dtoa_r+0xae0>
 80071c2:	4b0a      	ldr	r3, [pc, #40]	; (80071ec <_dtoa_r+0xbdc>)
 80071c4:	f7ff ba99 	b.w	80066fa <_dtoa_r+0xea>
 80071c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	f47f aa6d 	bne.w	80066aa <_dtoa_r+0x9a>
 80071d0:	4b07      	ldr	r3, [pc, #28]	; (80071f0 <_dtoa_r+0xbe0>)
 80071d2:	f7ff ba92 	b.w	80066fa <_dtoa_r+0xea>
 80071d6:	9b01      	ldr	r3, [sp, #4]
 80071d8:	2b00      	cmp	r3, #0
 80071da:	dcb5      	bgt.n	8007148 <_dtoa_r+0xb38>
 80071dc:	9b07      	ldr	r3, [sp, #28]
 80071de:	2b02      	cmp	r3, #2
 80071e0:	f73f aeb1 	bgt.w	8006f46 <_dtoa_r+0x936>
 80071e4:	e7b0      	b.n	8007148 <_dtoa_r+0xb38>
 80071e6:	bf00      	nop
 80071e8:	08008730 	.word	0x08008730
 80071ec:	08008690 	.word	0x08008690
 80071f0:	080086b4 	.word	0x080086b4

080071f4 <_free_r>:
 80071f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80071f6:	2900      	cmp	r1, #0
 80071f8:	d044      	beq.n	8007284 <_free_r+0x90>
 80071fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071fe:	9001      	str	r0, [sp, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	f1a1 0404 	sub.w	r4, r1, #4
 8007206:	bfb8      	it	lt
 8007208:	18e4      	addlt	r4, r4, r3
 800720a:	f000 f8e7 	bl	80073dc <__malloc_lock>
 800720e:	4a1e      	ldr	r2, [pc, #120]	; (8007288 <_free_r+0x94>)
 8007210:	9801      	ldr	r0, [sp, #4]
 8007212:	6813      	ldr	r3, [r2, #0]
 8007214:	b933      	cbnz	r3, 8007224 <_free_r+0x30>
 8007216:	6063      	str	r3, [r4, #4]
 8007218:	6014      	str	r4, [r2, #0]
 800721a:	b003      	add	sp, #12
 800721c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007220:	f000 b8e2 	b.w	80073e8 <__malloc_unlock>
 8007224:	42a3      	cmp	r3, r4
 8007226:	d908      	bls.n	800723a <_free_r+0x46>
 8007228:	6825      	ldr	r5, [r4, #0]
 800722a:	1961      	adds	r1, r4, r5
 800722c:	428b      	cmp	r3, r1
 800722e:	bf01      	itttt	eq
 8007230:	6819      	ldreq	r1, [r3, #0]
 8007232:	685b      	ldreq	r3, [r3, #4]
 8007234:	1949      	addeq	r1, r1, r5
 8007236:	6021      	streq	r1, [r4, #0]
 8007238:	e7ed      	b.n	8007216 <_free_r+0x22>
 800723a:	461a      	mov	r2, r3
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	b10b      	cbz	r3, 8007244 <_free_r+0x50>
 8007240:	42a3      	cmp	r3, r4
 8007242:	d9fa      	bls.n	800723a <_free_r+0x46>
 8007244:	6811      	ldr	r1, [r2, #0]
 8007246:	1855      	adds	r5, r2, r1
 8007248:	42a5      	cmp	r5, r4
 800724a:	d10b      	bne.n	8007264 <_free_r+0x70>
 800724c:	6824      	ldr	r4, [r4, #0]
 800724e:	4421      	add	r1, r4
 8007250:	1854      	adds	r4, r2, r1
 8007252:	42a3      	cmp	r3, r4
 8007254:	6011      	str	r1, [r2, #0]
 8007256:	d1e0      	bne.n	800721a <_free_r+0x26>
 8007258:	681c      	ldr	r4, [r3, #0]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	6053      	str	r3, [r2, #4]
 800725e:	440c      	add	r4, r1
 8007260:	6014      	str	r4, [r2, #0]
 8007262:	e7da      	b.n	800721a <_free_r+0x26>
 8007264:	d902      	bls.n	800726c <_free_r+0x78>
 8007266:	230c      	movs	r3, #12
 8007268:	6003      	str	r3, [r0, #0]
 800726a:	e7d6      	b.n	800721a <_free_r+0x26>
 800726c:	6825      	ldr	r5, [r4, #0]
 800726e:	1961      	adds	r1, r4, r5
 8007270:	428b      	cmp	r3, r1
 8007272:	bf04      	itt	eq
 8007274:	6819      	ldreq	r1, [r3, #0]
 8007276:	685b      	ldreq	r3, [r3, #4]
 8007278:	6063      	str	r3, [r4, #4]
 800727a:	bf04      	itt	eq
 800727c:	1949      	addeq	r1, r1, r5
 800727e:	6021      	streq	r1, [r4, #0]
 8007280:	6054      	str	r4, [r2, #4]
 8007282:	e7ca      	b.n	800721a <_free_r+0x26>
 8007284:	b003      	add	sp, #12
 8007286:	bd30      	pop	{r4, r5, pc}
 8007288:	2000051c 	.word	0x2000051c

0800728c <malloc>:
 800728c:	4b02      	ldr	r3, [pc, #8]	; (8007298 <malloc+0xc>)
 800728e:	4601      	mov	r1, r0
 8007290:	6818      	ldr	r0, [r3, #0]
 8007292:	f000 b823 	b.w	80072dc <_malloc_r>
 8007296:	bf00      	nop
 8007298:	20000078 	.word	0x20000078

0800729c <sbrk_aligned>:
 800729c:	b570      	push	{r4, r5, r6, lr}
 800729e:	4e0e      	ldr	r6, [pc, #56]	; (80072d8 <sbrk_aligned+0x3c>)
 80072a0:	460c      	mov	r4, r1
 80072a2:	6831      	ldr	r1, [r6, #0]
 80072a4:	4605      	mov	r5, r0
 80072a6:	b911      	cbnz	r1, 80072ae <sbrk_aligned+0x12>
 80072a8:	f000 fe40 	bl	8007f2c <_sbrk_r>
 80072ac:	6030      	str	r0, [r6, #0]
 80072ae:	4621      	mov	r1, r4
 80072b0:	4628      	mov	r0, r5
 80072b2:	f000 fe3b 	bl	8007f2c <_sbrk_r>
 80072b6:	1c43      	adds	r3, r0, #1
 80072b8:	d00a      	beq.n	80072d0 <sbrk_aligned+0x34>
 80072ba:	1cc4      	adds	r4, r0, #3
 80072bc:	f024 0403 	bic.w	r4, r4, #3
 80072c0:	42a0      	cmp	r0, r4
 80072c2:	d007      	beq.n	80072d4 <sbrk_aligned+0x38>
 80072c4:	1a21      	subs	r1, r4, r0
 80072c6:	4628      	mov	r0, r5
 80072c8:	f000 fe30 	bl	8007f2c <_sbrk_r>
 80072cc:	3001      	adds	r0, #1
 80072ce:	d101      	bne.n	80072d4 <sbrk_aligned+0x38>
 80072d0:	f04f 34ff 	mov.w	r4, #4294967295
 80072d4:	4620      	mov	r0, r4
 80072d6:	bd70      	pop	{r4, r5, r6, pc}
 80072d8:	20000520 	.word	0x20000520

080072dc <_malloc_r>:
 80072dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80072e0:	1ccd      	adds	r5, r1, #3
 80072e2:	f025 0503 	bic.w	r5, r5, #3
 80072e6:	3508      	adds	r5, #8
 80072e8:	2d0c      	cmp	r5, #12
 80072ea:	bf38      	it	cc
 80072ec:	250c      	movcc	r5, #12
 80072ee:	2d00      	cmp	r5, #0
 80072f0:	4607      	mov	r7, r0
 80072f2:	db01      	blt.n	80072f8 <_malloc_r+0x1c>
 80072f4:	42a9      	cmp	r1, r5
 80072f6:	d905      	bls.n	8007304 <_malloc_r+0x28>
 80072f8:	230c      	movs	r3, #12
 80072fa:	603b      	str	r3, [r7, #0]
 80072fc:	2600      	movs	r6, #0
 80072fe:	4630      	mov	r0, r6
 8007300:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007304:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80073d8 <_malloc_r+0xfc>
 8007308:	f000 f868 	bl	80073dc <__malloc_lock>
 800730c:	f8d8 3000 	ldr.w	r3, [r8]
 8007310:	461c      	mov	r4, r3
 8007312:	bb5c      	cbnz	r4, 800736c <_malloc_r+0x90>
 8007314:	4629      	mov	r1, r5
 8007316:	4638      	mov	r0, r7
 8007318:	f7ff ffc0 	bl	800729c <sbrk_aligned>
 800731c:	1c43      	adds	r3, r0, #1
 800731e:	4604      	mov	r4, r0
 8007320:	d155      	bne.n	80073ce <_malloc_r+0xf2>
 8007322:	f8d8 4000 	ldr.w	r4, [r8]
 8007326:	4626      	mov	r6, r4
 8007328:	2e00      	cmp	r6, #0
 800732a:	d145      	bne.n	80073b8 <_malloc_r+0xdc>
 800732c:	2c00      	cmp	r4, #0
 800732e:	d048      	beq.n	80073c2 <_malloc_r+0xe6>
 8007330:	6823      	ldr	r3, [r4, #0]
 8007332:	4631      	mov	r1, r6
 8007334:	4638      	mov	r0, r7
 8007336:	eb04 0903 	add.w	r9, r4, r3
 800733a:	f000 fdf7 	bl	8007f2c <_sbrk_r>
 800733e:	4581      	cmp	r9, r0
 8007340:	d13f      	bne.n	80073c2 <_malloc_r+0xe6>
 8007342:	6821      	ldr	r1, [r4, #0]
 8007344:	1a6d      	subs	r5, r5, r1
 8007346:	4629      	mov	r1, r5
 8007348:	4638      	mov	r0, r7
 800734a:	f7ff ffa7 	bl	800729c <sbrk_aligned>
 800734e:	3001      	adds	r0, #1
 8007350:	d037      	beq.n	80073c2 <_malloc_r+0xe6>
 8007352:	6823      	ldr	r3, [r4, #0]
 8007354:	442b      	add	r3, r5
 8007356:	6023      	str	r3, [r4, #0]
 8007358:	f8d8 3000 	ldr.w	r3, [r8]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d038      	beq.n	80073d2 <_malloc_r+0xf6>
 8007360:	685a      	ldr	r2, [r3, #4]
 8007362:	42a2      	cmp	r2, r4
 8007364:	d12b      	bne.n	80073be <_malloc_r+0xe2>
 8007366:	2200      	movs	r2, #0
 8007368:	605a      	str	r2, [r3, #4]
 800736a:	e00f      	b.n	800738c <_malloc_r+0xb0>
 800736c:	6822      	ldr	r2, [r4, #0]
 800736e:	1b52      	subs	r2, r2, r5
 8007370:	d41f      	bmi.n	80073b2 <_malloc_r+0xd6>
 8007372:	2a0b      	cmp	r2, #11
 8007374:	d917      	bls.n	80073a6 <_malloc_r+0xca>
 8007376:	1961      	adds	r1, r4, r5
 8007378:	42a3      	cmp	r3, r4
 800737a:	6025      	str	r5, [r4, #0]
 800737c:	bf18      	it	ne
 800737e:	6059      	strne	r1, [r3, #4]
 8007380:	6863      	ldr	r3, [r4, #4]
 8007382:	bf08      	it	eq
 8007384:	f8c8 1000 	streq.w	r1, [r8]
 8007388:	5162      	str	r2, [r4, r5]
 800738a:	604b      	str	r3, [r1, #4]
 800738c:	4638      	mov	r0, r7
 800738e:	f104 060b 	add.w	r6, r4, #11
 8007392:	f000 f829 	bl	80073e8 <__malloc_unlock>
 8007396:	f026 0607 	bic.w	r6, r6, #7
 800739a:	1d23      	adds	r3, r4, #4
 800739c:	1af2      	subs	r2, r6, r3
 800739e:	d0ae      	beq.n	80072fe <_malloc_r+0x22>
 80073a0:	1b9b      	subs	r3, r3, r6
 80073a2:	50a3      	str	r3, [r4, r2]
 80073a4:	e7ab      	b.n	80072fe <_malloc_r+0x22>
 80073a6:	42a3      	cmp	r3, r4
 80073a8:	6862      	ldr	r2, [r4, #4]
 80073aa:	d1dd      	bne.n	8007368 <_malloc_r+0x8c>
 80073ac:	f8c8 2000 	str.w	r2, [r8]
 80073b0:	e7ec      	b.n	800738c <_malloc_r+0xb0>
 80073b2:	4623      	mov	r3, r4
 80073b4:	6864      	ldr	r4, [r4, #4]
 80073b6:	e7ac      	b.n	8007312 <_malloc_r+0x36>
 80073b8:	4634      	mov	r4, r6
 80073ba:	6876      	ldr	r6, [r6, #4]
 80073bc:	e7b4      	b.n	8007328 <_malloc_r+0x4c>
 80073be:	4613      	mov	r3, r2
 80073c0:	e7cc      	b.n	800735c <_malloc_r+0x80>
 80073c2:	230c      	movs	r3, #12
 80073c4:	603b      	str	r3, [r7, #0]
 80073c6:	4638      	mov	r0, r7
 80073c8:	f000 f80e 	bl	80073e8 <__malloc_unlock>
 80073cc:	e797      	b.n	80072fe <_malloc_r+0x22>
 80073ce:	6025      	str	r5, [r4, #0]
 80073d0:	e7dc      	b.n	800738c <_malloc_r+0xb0>
 80073d2:	605b      	str	r3, [r3, #4]
 80073d4:	deff      	udf	#255	; 0xff
 80073d6:	bf00      	nop
 80073d8:	2000051c 	.word	0x2000051c

080073dc <__malloc_lock>:
 80073dc:	4801      	ldr	r0, [pc, #4]	; (80073e4 <__malloc_lock+0x8>)
 80073de:	f7ff b88c 	b.w	80064fa <__retarget_lock_acquire_recursive>
 80073e2:	bf00      	nop
 80073e4:	20000518 	.word	0x20000518

080073e8 <__malloc_unlock>:
 80073e8:	4801      	ldr	r0, [pc, #4]	; (80073f0 <__malloc_unlock+0x8>)
 80073ea:	f7ff b887 	b.w	80064fc <__retarget_lock_release_recursive>
 80073ee:	bf00      	nop
 80073f0:	20000518 	.word	0x20000518

080073f4 <_Balloc>:
 80073f4:	b570      	push	{r4, r5, r6, lr}
 80073f6:	69c6      	ldr	r6, [r0, #28]
 80073f8:	4604      	mov	r4, r0
 80073fa:	460d      	mov	r5, r1
 80073fc:	b976      	cbnz	r6, 800741c <_Balloc+0x28>
 80073fe:	2010      	movs	r0, #16
 8007400:	f7ff ff44 	bl	800728c <malloc>
 8007404:	4602      	mov	r2, r0
 8007406:	61e0      	str	r0, [r4, #28]
 8007408:	b920      	cbnz	r0, 8007414 <_Balloc+0x20>
 800740a:	4b18      	ldr	r3, [pc, #96]	; (800746c <_Balloc+0x78>)
 800740c:	4818      	ldr	r0, [pc, #96]	; (8007470 <_Balloc+0x7c>)
 800740e:	216b      	movs	r1, #107	; 0x6b
 8007410:	f000 fdaa 	bl	8007f68 <__assert_func>
 8007414:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007418:	6006      	str	r6, [r0, #0]
 800741a:	60c6      	str	r6, [r0, #12]
 800741c:	69e6      	ldr	r6, [r4, #28]
 800741e:	68f3      	ldr	r3, [r6, #12]
 8007420:	b183      	cbz	r3, 8007444 <_Balloc+0x50>
 8007422:	69e3      	ldr	r3, [r4, #28]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800742a:	b9b8      	cbnz	r0, 800745c <_Balloc+0x68>
 800742c:	2101      	movs	r1, #1
 800742e:	fa01 f605 	lsl.w	r6, r1, r5
 8007432:	1d72      	adds	r2, r6, #5
 8007434:	0092      	lsls	r2, r2, #2
 8007436:	4620      	mov	r0, r4
 8007438:	f000 fdb4 	bl	8007fa4 <_calloc_r>
 800743c:	b160      	cbz	r0, 8007458 <_Balloc+0x64>
 800743e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007442:	e00e      	b.n	8007462 <_Balloc+0x6e>
 8007444:	2221      	movs	r2, #33	; 0x21
 8007446:	2104      	movs	r1, #4
 8007448:	4620      	mov	r0, r4
 800744a:	f000 fdab 	bl	8007fa4 <_calloc_r>
 800744e:	69e3      	ldr	r3, [r4, #28]
 8007450:	60f0      	str	r0, [r6, #12]
 8007452:	68db      	ldr	r3, [r3, #12]
 8007454:	2b00      	cmp	r3, #0
 8007456:	d1e4      	bne.n	8007422 <_Balloc+0x2e>
 8007458:	2000      	movs	r0, #0
 800745a:	bd70      	pop	{r4, r5, r6, pc}
 800745c:	6802      	ldr	r2, [r0, #0]
 800745e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007462:	2300      	movs	r3, #0
 8007464:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007468:	e7f7      	b.n	800745a <_Balloc+0x66>
 800746a:	bf00      	nop
 800746c:	080086c1 	.word	0x080086c1
 8007470:	08008741 	.word	0x08008741

08007474 <_Bfree>:
 8007474:	b570      	push	{r4, r5, r6, lr}
 8007476:	69c6      	ldr	r6, [r0, #28]
 8007478:	4605      	mov	r5, r0
 800747a:	460c      	mov	r4, r1
 800747c:	b976      	cbnz	r6, 800749c <_Bfree+0x28>
 800747e:	2010      	movs	r0, #16
 8007480:	f7ff ff04 	bl	800728c <malloc>
 8007484:	4602      	mov	r2, r0
 8007486:	61e8      	str	r0, [r5, #28]
 8007488:	b920      	cbnz	r0, 8007494 <_Bfree+0x20>
 800748a:	4b09      	ldr	r3, [pc, #36]	; (80074b0 <_Bfree+0x3c>)
 800748c:	4809      	ldr	r0, [pc, #36]	; (80074b4 <_Bfree+0x40>)
 800748e:	218f      	movs	r1, #143	; 0x8f
 8007490:	f000 fd6a 	bl	8007f68 <__assert_func>
 8007494:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007498:	6006      	str	r6, [r0, #0]
 800749a:	60c6      	str	r6, [r0, #12]
 800749c:	b13c      	cbz	r4, 80074ae <_Bfree+0x3a>
 800749e:	69eb      	ldr	r3, [r5, #28]
 80074a0:	6862      	ldr	r2, [r4, #4]
 80074a2:	68db      	ldr	r3, [r3, #12]
 80074a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074a8:	6021      	str	r1, [r4, #0]
 80074aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80074ae:	bd70      	pop	{r4, r5, r6, pc}
 80074b0:	080086c1 	.word	0x080086c1
 80074b4:	08008741 	.word	0x08008741

080074b8 <__multadd>:
 80074b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074bc:	690d      	ldr	r5, [r1, #16]
 80074be:	4607      	mov	r7, r0
 80074c0:	460c      	mov	r4, r1
 80074c2:	461e      	mov	r6, r3
 80074c4:	f101 0c14 	add.w	ip, r1, #20
 80074c8:	2000      	movs	r0, #0
 80074ca:	f8dc 3000 	ldr.w	r3, [ip]
 80074ce:	b299      	uxth	r1, r3
 80074d0:	fb02 6101 	mla	r1, r2, r1, r6
 80074d4:	0c1e      	lsrs	r6, r3, #16
 80074d6:	0c0b      	lsrs	r3, r1, #16
 80074d8:	fb02 3306 	mla	r3, r2, r6, r3
 80074dc:	b289      	uxth	r1, r1
 80074de:	3001      	adds	r0, #1
 80074e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074e4:	4285      	cmp	r5, r0
 80074e6:	f84c 1b04 	str.w	r1, [ip], #4
 80074ea:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074ee:	dcec      	bgt.n	80074ca <__multadd+0x12>
 80074f0:	b30e      	cbz	r6, 8007536 <__multadd+0x7e>
 80074f2:	68a3      	ldr	r3, [r4, #8]
 80074f4:	42ab      	cmp	r3, r5
 80074f6:	dc19      	bgt.n	800752c <__multadd+0x74>
 80074f8:	6861      	ldr	r1, [r4, #4]
 80074fa:	4638      	mov	r0, r7
 80074fc:	3101      	adds	r1, #1
 80074fe:	f7ff ff79 	bl	80073f4 <_Balloc>
 8007502:	4680      	mov	r8, r0
 8007504:	b928      	cbnz	r0, 8007512 <__multadd+0x5a>
 8007506:	4602      	mov	r2, r0
 8007508:	4b0c      	ldr	r3, [pc, #48]	; (800753c <__multadd+0x84>)
 800750a:	480d      	ldr	r0, [pc, #52]	; (8007540 <__multadd+0x88>)
 800750c:	21ba      	movs	r1, #186	; 0xba
 800750e:	f000 fd2b 	bl	8007f68 <__assert_func>
 8007512:	6922      	ldr	r2, [r4, #16]
 8007514:	3202      	adds	r2, #2
 8007516:	f104 010c 	add.w	r1, r4, #12
 800751a:	0092      	lsls	r2, r2, #2
 800751c:	300c      	adds	r0, #12
 800751e:	f000 fd15 	bl	8007f4c <memcpy>
 8007522:	4621      	mov	r1, r4
 8007524:	4638      	mov	r0, r7
 8007526:	f7ff ffa5 	bl	8007474 <_Bfree>
 800752a:	4644      	mov	r4, r8
 800752c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007530:	3501      	adds	r5, #1
 8007532:	615e      	str	r6, [r3, #20]
 8007534:	6125      	str	r5, [r4, #16]
 8007536:	4620      	mov	r0, r4
 8007538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800753c:	08008730 	.word	0x08008730
 8007540:	08008741 	.word	0x08008741

08007544 <__hi0bits>:
 8007544:	0c03      	lsrs	r3, r0, #16
 8007546:	041b      	lsls	r3, r3, #16
 8007548:	b9d3      	cbnz	r3, 8007580 <__hi0bits+0x3c>
 800754a:	0400      	lsls	r0, r0, #16
 800754c:	2310      	movs	r3, #16
 800754e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007552:	bf04      	itt	eq
 8007554:	0200      	lsleq	r0, r0, #8
 8007556:	3308      	addeq	r3, #8
 8007558:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800755c:	bf04      	itt	eq
 800755e:	0100      	lsleq	r0, r0, #4
 8007560:	3304      	addeq	r3, #4
 8007562:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007566:	bf04      	itt	eq
 8007568:	0080      	lsleq	r0, r0, #2
 800756a:	3302      	addeq	r3, #2
 800756c:	2800      	cmp	r0, #0
 800756e:	db05      	blt.n	800757c <__hi0bits+0x38>
 8007570:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007574:	f103 0301 	add.w	r3, r3, #1
 8007578:	bf08      	it	eq
 800757a:	2320      	moveq	r3, #32
 800757c:	4618      	mov	r0, r3
 800757e:	4770      	bx	lr
 8007580:	2300      	movs	r3, #0
 8007582:	e7e4      	b.n	800754e <__hi0bits+0xa>

08007584 <__lo0bits>:
 8007584:	6803      	ldr	r3, [r0, #0]
 8007586:	f013 0207 	ands.w	r2, r3, #7
 800758a:	d00c      	beq.n	80075a6 <__lo0bits+0x22>
 800758c:	07d9      	lsls	r1, r3, #31
 800758e:	d422      	bmi.n	80075d6 <__lo0bits+0x52>
 8007590:	079a      	lsls	r2, r3, #30
 8007592:	bf49      	itett	mi
 8007594:	085b      	lsrmi	r3, r3, #1
 8007596:	089b      	lsrpl	r3, r3, #2
 8007598:	6003      	strmi	r3, [r0, #0]
 800759a:	2201      	movmi	r2, #1
 800759c:	bf5c      	itt	pl
 800759e:	6003      	strpl	r3, [r0, #0]
 80075a0:	2202      	movpl	r2, #2
 80075a2:	4610      	mov	r0, r2
 80075a4:	4770      	bx	lr
 80075a6:	b299      	uxth	r1, r3
 80075a8:	b909      	cbnz	r1, 80075ae <__lo0bits+0x2a>
 80075aa:	0c1b      	lsrs	r3, r3, #16
 80075ac:	2210      	movs	r2, #16
 80075ae:	b2d9      	uxtb	r1, r3
 80075b0:	b909      	cbnz	r1, 80075b6 <__lo0bits+0x32>
 80075b2:	3208      	adds	r2, #8
 80075b4:	0a1b      	lsrs	r3, r3, #8
 80075b6:	0719      	lsls	r1, r3, #28
 80075b8:	bf04      	itt	eq
 80075ba:	091b      	lsreq	r3, r3, #4
 80075bc:	3204      	addeq	r2, #4
 80075be:	0799      	lsls	r1, r3, #30
 80075c0:	bf04      	itt	eq
 80075c2:	089b      	lsreq	r3, r3, #2
 80075c4:	3202      	addeq	r2, #2
 80075c6:	07d9      	lsls	r1, r3, #31
 80075c8:	d403      	bmi.n	80075d2 <__lo0bits+0x4e>
 80075ca:	085b      	lsrs	r3, r3, #1
 80075cc:	f102 0201 	add.w	r2, r2, #1
 80075d0:	d003      	beq.n	80075da <__lo0bits+0x56>
 80075d2:	6003      	str	r3, [r0, #0]
 80075d4:	e7e5      	b.n	80075a2 <__lo0bits+0x1e>
 80075d6:	2200      	movs	r2, #0
 80075d8:	e7e3      	b.n	80075a2 <__lo0bits+0x1e>
 80075da:	2220      	movs	r2, #32
 80075dc:	e7e1      	b.n	80075a2 <__lo0bits+0x1e>
	...

080075e0 <__i2b>:
 80075e0:	b510      	push	{r4, lr}
 80075e2:	460c      	mov	r4, r1
 80075e4:	2101      	movs	r1, #1
 80075e6:	f7ff ff05 	bl	80073f4 <_Balloc>
 80075ea:	4602      	mov	r2, r0
 80075ec:	b928      	cbnz	r0, 80075fa <__i2b+0x1a>
 80075ee:	4b05      	ldr	r3, [pc, #20]	; (8007604 <__i2b+0x24>)
 80075f0:	4805      	ldr	r0, [pc, #20]	; (8007608 <__i2b+0x28>)
 80075f2:	f240 1145 	movw	r1, #325	; 0x145
 80075f6:	f000 fcb7 	bl	8007f68 <__assert_func>
 80075fa:	2301      	movs	r3, #1
 80075fc:	6144      	str	r4, [r0, #20]
 80075fe:	6103      	str	r3, [r0, #16]
 8007600:	bd10      	pop	{r4, pc}
 8007602:	bf00      	nop
 8007604:	08008730 	.word	0x08008730
 8007608:	08008741 	.word	0x08008741

0800760c <__multiply>:
 800760c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007610:	4691      	mov	r9, r2
 8007612:	690a      	ldr	r2, [r1, #16]
 8007614:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007618:	429a      	cmp	r2, r3
 800761a:	bfb8      	it	lt
 800761c:	460b      	movlt	r3, r1
 800761e:	460c      	mov	r4, r1
 8007620:	bfbc      	itt	lt
 8007622:	464c      	movlt	r4, r9
 8007624:	4699      	movlt	r9, r3
 8007626:	6927      	ldr	r7, [r4, #16]
 8007628:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800762c:	68a3      	ldr	r3, [r4, #8]
 800762e:	6861      	ldr	r1, [r4, #4]
 8007630:	eb07 060a 	add.w	r6, r7, sl
 8007634:	42b3      	cmp	r3, r6
 8007636:	b085      	sub	sp, #20
 8007638:	bfb8      	it	lt
 800763a:	3101      	addlt	r1, #1
 800763c:	f7ff feda 	bl	80073f4 <_Balloc>
 8007640:	b930      	cbnz	r0, 8007650 <__multiply+0x44>
 8007642:	4602      	mov	r2, r0
 8007644:	4b44      	ldr	r3, [pc, #272]	; (8007758 <__multiply+0x14c>)
 8007646:	4845      	ldr	r0, [pc, #276]	; (800775c <__multiply+0x150>)
 8007648:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800764c:	f000 fc8c 	bl	8007f68 <__assert_func>
 8007650:	f100 0514 	add.w	r5, r0, #20
 8007654:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007658:	462b      	mov	r3, r5
 800765a:	2200      	movs	r2, #0
 800765c:	4543      	cmp	r3, r8
 800765e:	d321      	bcc.n	80076a4 <__multiply+0x98>
 8007660:	f104 0314 	add.w	r3, r4, #20
 8007664:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007668:	f109 0314 	add.w	r3, r9, #20
 800766c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007670:	9202      	str	r2, [sp, #8]
 8007672:	1b3a      	subs	r2, r7, r4
 8007674:	3a15      	subs	r2, #21
 8007676:	f022 0203 	bic.w	r2, r2, #3
 800767a:	3204      	adds	r2, #4
 800767c:	f104 0115 	add.w	r1, r4, #21
 8007680:	428f      	cmp	r7, r1
 8007682:	bf38      	it	cc
 8007684:	2204      	movcc	r2, #4
 8007686:	9201      	str	r2, [sp, #4]
 8007688:	9a02      	ldr	r2, [sp, #8]
 800768a:	9303      	str	r3, [sp, #12]
 800768c:	429a      	cmp	r2, r3
 800768e:	d80c      	bhi.n	80076aa <__multiply+0x9e>
 8007690:	2e00      	cmp	r6, #0
 8007692:	dd03      	ble.n	800769c <__multiply+0x90>
 8007694:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007698:	2b00      	cmp	r3, #0
 800769a:	d05b      	beq.n	8007754 <__multiply+0x148>
 800769c:	6106      	str	r6, [r0, #16]
 800769e:	b005      	add	sp, #20
 80076a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076a4:	f843 2b04 	str.w	r2, [r3], #4
 80076a8:	e7d8      	b.n	800765c <__multiply+0x50>
 80076aa:	f8b3 a000 	ldrh.w	sl, [r3]
 80076ae:	f1ba 0f00 	cmp.w	sl, #0
 80076b2:	d024      	beq.n	80076fe <__multiply+0xf2>
 80076b4:	f104 0e14 	add.w	lr, r4, #20
 80076b8:	46a9      	mov	r9, r5
 80076ba:	f04f 0c00 	mov.w	ip, #0
 80076be:	f85e 2b04 	ldr.w	r2, [lr], #4
 80076c2:	f8d9 1000 	ldr.w	r1, [r9]
 80076c6:	fa1f fb82 	uxth.w	fp, r2
 80076ca:	b289      	uxth	r1, r1
 80076cc:	fb0a 110b 	mla	r1, sl, fp, r1
 80076d0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80076d4:	f8d9 2000 	ldr.w	r2, [r9]
 80076d8:	4461      	add	r1, ip
 80076da:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076de:	fb0a c20b 	mla	r2, sl, fp, ip
 80076e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80076e6:	b289      	uxth	r1, r1
 80076e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80076ec:	4577      	cmp	r7, lr
 80076ee:	f849 1b04 	str.w	r1, [r9], #4
 80076f2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80076f6:	d8e2      	bhi.n	80076be <__multiply+0xb2>
 80076f8:	9a01      	ldr	r2, [sp, #4]
 80076fa:	f845 c002 	str.w	ip, [r5, r2]
 80076fe:	9a03      	ldr	r2, [sp, #12]
 8007700:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007704:	3304      	adds	r3, #4
 8007706:	f1b9 0f00 	cmp.w	r9, #0
 800770a:	d021      	beq.n	8007750 <__multiply+0x144>
 800770c:	6829      	ldr	r1, [r5, #0]
 800770e:	f104 0c14 	add.w	ip, r4, #20
 8007712:	46ae      	mov	lr, r5
 8007714:	f04f 0a00 	mov.w	sl, #0
 8007718:	f8bc b000 	ldrh.w	fp, [ip]
 800771c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007720:	fb09 220b 	mla	r2, r9, fp, r2
 8007724:	4452      	add	r2, sl
 8007726:	b289      	uxth	r1, r1
 8007728:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800772c:	f84e 1b04 	str.w	r1, [lr], #4
 8007730:	f85c 1b04 	ldr.w	r1, [ip], #4
 8007734:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007738:	f8be 1000 	ldrh.w	r1, [lr]
 800773c:	fb09 110a 	mla	r1, r9, sl, r1
 8007740:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8007744:	4567      	cmp	r7, ip
 8007746:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800774a:	d8e5      	bhi.n	8007718 <__multiply+0x10c>
 800774c:	9a01      	ldr	r2, [sp, #4]
 800774e:	50a9      	str	r1, [r5, r2]
 8007750:	3504      	adds	r5, #4
 8007752:	e799      	b.n	8007688 <__multiply+0x7c>
 8007754:	3e01      	subs	r6, #1
 8007756:	e79b      	b.n	8007690 <__multiply+0x84>
 8007758:	08008730 	.word	0x08008730
 800775c:	08008741 	.word	0x08008741

08007760 <__pow5mult>:
 8007760:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007764:	4615      	mov	r5, r2
 8007766:	f012 0203 	ands.w	r2, r2, #3
 800776a:	4606      	mov	r6, r0
 800776c:	460f      	mov	r7, r1
 800776e:	d007      	beq.n	8007780 <__pow5mult+0x20>
 8007770:	4c25      	ldr	r4, [pc, #148]	; (8007808 <__pow5mult+0xa8>)
 8007772:	3a01      	subs	r2, #1
 8007774:	2300      	movs	r3, #0
 8007776:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800777a:	f7ff fe9d 	bl	80074b8 <__multadd>
 800777e:	4607      	mov	r7, r0
 8007780:	10ad      	asrs	r5, r5, #2
 8007782:	d03d      	beq.n	8007800 <__pow5mult+0xa0>
 8007784:	69f4      	ldr	r4, [r6, #28]
 8007786:	b97c      	cbnz	r4, 80077a8 <__pow5mult+0x48>
 8007788:	2010      	movs	r0, #16
 800778a:	f7ff fd7f 	bl	800728c <malloc>
 800778e:	4602      	mov	r2, r0
 8007790:	61f0      	str	r0, [r6, #28]
 8007792:	b928      	cbnz	r0, 80077a0 <__pow5mult+0x40>
 8007794:	4b1d      	ldr	r3, [pc, #116]	; (800780c <__pow5mult+0xac>)
 8007796:	481e      	ldr	r0, [pc, #120]	; (8007810 <__pow5mult+0xb0>)
 8007798:	f240 11b3 	movw	r1, #435	; 0x1b3
 800779c:	f000 fbe4 	bl	8007f68 <__assert_func>
 80077a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80077a4:	6004      	str	r4, [r0, #0]
 80077a6:	60c4      	str	r4, [r0, #12]
 80077a8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80077ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80077b0:	b94c      	cbnz	r4, 80077c6 <__pow5mult+0x66>
 80077b2:	f240 2171 	movw	r1, #625	; 0x271
 80077b6:	4630      	mov	r0, r6
 80077b8:	f7ff ff12 	bl	80075e0 <__i2b>
 80077bc:	2300      	movs	r3, #0
 80077be:	f8c8 0008 	str.w	r0, [r8, #8]
 80077c2:	4604      	mov	r4, r0
 80077c4:	6003      	str	r3, [r0, #0]
 80077c6:	f04f 0900 	mov.w	r9, #0
 80077ca:	07eb      	lsls	r3, r5, #31
 80077cc:	d50a      	bpl.n	80077e4 <__pow5mult+0x84>
 80077ce:	4639      	mov	r1, r7
 80077d0:	4622      	mov	r2, r4
 80077d2:	4630      	mov	r0, r6
 80077d4:	f7ff ff1a 	bl	800760c <__multiply>
 80077d8:	4639      	mov	r1, r7
 80077da:	4680      	mov	r8, r0
 80077dc:	4630      	mov	r0, r6
 80077de:	f7ff fe49 	bl	8007474 <_Bfree>
 80077e2:	4647      	mov	r7, r8
 80077e4:	106d      	asrs	r5, r5, #1
 80077e6:	d00b      	beq.n	8007800 <__pow5mult+0xa0>
 80077e8:	6820      	ldr	r0, [r4, #0]
 80077ea:	b938      	cbnz	r0, 80077fc <__pow5mult+0x9c>
 80077ec:	4622      	mov	r2, r4
 80077ee:	4621      	mov	r1, r4
 80077f0:	4630      	mov	r0, r6
 80077f2:	f7ff ff0b 	bl	800760c <__multiply>
 80077f6:	6020      	str	r0, [r4, #0]
 80077f8:	f8c0 9000 	str.w	r9, [r0]
 80077fc:	4604      	mov	r4, r0
 80077fe:	e7e4      	b.n	80077ca <__pow5mult+0x6a>
 8007800:	4638      	mov	r0, r7
 8007802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007806:	bf00      	nop
 8007808:	08008890 	.word	0x08008890
 800780c:	080086c1 	.word	0x080086c1
 8007810:	08008741 	.word	0x08008741

08007814 <__lshift>:
 8007814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007818:	460c      	mov	r4, r1
 800781a:	6849      	ldr	r1, [r1, #4]
 800781c:	6923      	ldr	r3, [r4, #16]
 800781e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007822:	68a3      	ldr	r3, [r4, #8]
 8007824:	4607      	mov	r7, r0
 8007826:	4691      	mov	r9, r2
 8007828:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800782c:	f108 0601 	add.w	r6, r8, #1
 8007830:	42b3      	cmp	r3, r6
 8007832:	db0b      	blt.n	800784c <__lshift+0x38>
 8007834:	4638      	mov	r0, r7
 8007836:	f7ff fddd 	bl	80073f4 <_Balloc>
 800783a:	4605      	mov	r5, r0
 800783c:	b948      	cbnz	r0, 8007852 <__lshift+0x3e>
 800783e:	4602      	mov	r2, r0
 8007840:	4b28      	ldr	r3, [pc, #160]	; (80078e4 <__lshift+0xd0>)
 8007842:	4829      	ldr	r0, [pc, #164]	; (80078e8 <__lshift+0xd4>)
 8007844:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8007848:	f000 fb8e 	bl	8007f68 <__assert_func>
 800784c:	3101      	adds	r1, #1
 800784e:	005b      	lsls	r3, r3, #1
 8007850:	e7ee      	b.n	8007830 <__lshift+0x1c>
 8007852:	2300      	movs	r3, #0
 8007854:	f100 0114 	add.w	r1, r0, #20
 8007858:	f100 0210 	add.w	r2, r0, #16
 800785c:	4618      	mov	r0, r3
 800785e:	4553      	cmp	r3, sl
 8007860:	db33      	blt.n	80078ca <__lshift+0xb6>
 8007862:	6920      	ldr	r0, [r4, #16]
 8007864:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007868:	f104 0314 	add.w	r3, r4, #20
 800786c:	f019 091f 	ands.w	r9, r9, #31
 8007870:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007874:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007878:	d02b      	beq.n	80078d2 <__lshift+0xbe>
 800787a:	f1c9 0e20 	rsb	lr, r9, #32
 800787e:	468a      	mov	sl, r1
 8007880:	2200      	movs	r2, #0
 8007882:	6818      	ldr	r0, [r3, #0]
 8007884:	fa00 f009 	lsl.w	r0, r0, r9
 8007888:	4310      	orrs	r0, r2
 800788a:	f84a 0b04 	str.w	r0, [sl], #4
 800788e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007892:	459c      	cmp	ip, r3
 8007894:	fa22 f20e 	lsr.w	r2, r2, lr
 8007898:	d8f3      	bhi.n	8007882 <__lshift+0x6e>
 800789a:	ebac 0304 	sub.w	r3, ip, r4
 800789e:	3b15      	subs	r3, #21
 80078a0:	f023 0303 	bic.w	r3, r3, #3
 80078a4:	3304      	adds	r3, #4
 80078a6:	f104 0015 	add.w	r0, r4, #21
 80078aa:	4584      	cmp	ip, r0
 80078ac:	bf38      	it	cc
 80078ae:	2304      	movcc	r3, #4
 80078b0:	50ca      	str	r2, [r1, r3]
 80078b2:	b10a      	cbz	r2, 80078b8 <__lshift+0xa4>
 80078b4:	f108 0602 	add.w	r6, r8, #2
 80078b8:	3e01      	subs	r6, #1
 80078ba:	4638      	mov	r0, r7
 80078bc:	612e      	str	r6, [r5, #16]
 80078be:	4621      	mov	r1, r4
 80078c0:	f7ff fdd8 	bl	8007474 <_Bfree>
 80078c4:	4628      	mov	r0, r5
 80078c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80078ce:	3301      	adds	r3, #1
 80078d0:	e7c5      	b.n	800785e <__lshift+0x4a>
 80078d2:	3904      	subs	r1, #4
 80078d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80078d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80078dc:	459c      	cmp	ip, r3
 80078de:	d8f9      	bhi.n	80078d4 <__lshift+0xc0>
 80078e0:	e7ea      	b.n	80078b8 <__lshift+0xa4>
 80078e2:	bf00      	nop
 80078e4:	08008730 	.word	0x08008730
 80078e8:	08008741 	.word	0x08008741

080078ec <__mcmp>:
 80078ec:	b530      	push	{r4, r5, lr}
 80078ee:	6902      	ldr	r2, [r0, #16]
 80078f0:	690c      	ldr	r4, [r1, #16]
 80078f2:	1b12      	subs	r2, r2, r4
 80078f4:	d10e      	bne.n	8007914 <__mcmp+0x28>
 80078f6:	f100 0314 	add.w	r3, r0, #20
 80078fa:	3114      	adds	r1, #20
 80078fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007900:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007904:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007908:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800790c:	42a5      	cmp	r5, r4
 800790e:	d003      	beq.n	8007918 <__mcmp+0x2c>
 8007910:	d305      	bcc.n	800791e <__mcmp+0x32>
 8007912:	2201      	movs	r2, #1
 8007914:	4610      	mov	r0, r2
 8007916:	bd30      	pop	{r4, r5, pc}
 8007918:	4283      	cmp	r3, r0
 800791a:	d3f3      	bcc.n	8007904 <__mcmp+0x18>
 800791c:	e7fa      	b.n	8007914 <__mcmp+0x28>
 800791e:	f04f 32ff 	mov.w	r2, #4294967295
 8007922:	e7f7      	b.n	8007914 <__mcmp+0x28>

08007924 <__mdiff>:
 8007924:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007928:	460c      	mov	r4, r1
 800792a:	4606      	mov	r6, r0
 800792c:	4611      	mov	r1, r2
 800792e:	4620      	mov	r0, r4
 8007930:	4690      	mov	r8, r2
 8007932:	f7ff ffdb 	bl	80078ec <__mcmp>
 8007936:	1e05      	subs	r5, r0, #0
 8007938:	d110      	bne.n	800795c <__mdiff+0x38>
 800793a:	4629      	mov	r1, r5
 800793c:	4630      	mov	r0, r6
 800793e:	f7ff fd59 	bl	80073f4 <_Balloc>
 8007942:	b930      	cbnz	r0, 8007952 <__mdiff+0x2e>
 8007944:	4b3a      	ldr	r3, [pc, #232]	; (8007a30 <__mdiff+0x10c>)
 8007946:	4602      	mov	r2, r0
 8007948:	f240 2137 	movw	r1, #567	; 0x237
 800794c:	4839      	ldr	r0, [pc, #228]	; (8007a34 <__mdiff+0x110>)
 800794e:	f000 fb0b 	bl	8007f68 <__assert_func>
 8007952:	2301      	movs	r3, #1
 8007954:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007958:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800795c:	bfa4      	itt	ge
 800795e:	4643      	movge	r3, r8
 8007960:	46a0      	movge	r8, r4
 8007962:	4630      	mov	r0, r6
 8007964:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007968:	bfa6      	itte	ge
 800796a:	461c      	movge	r4, r3
 800796c:	2500      	movge	r5, #0
 800796e:	2501      	movlt	r5, #1
 8007970:	f7ff fd40 	bl	80073f4 <_Balloc>
 8007974:	b920      	cbnz	r0, 8007980 <__mdiff+0x5c>
 8007976:	4b2e      	ldr	r3, [pc, #184]	; (8007a30 <__mdiff+0x10c>)
 8007978:	4602      	mov	r2, r0
 800797a:	f240 2145 	movw	r1, #581	; 0x245
 800797e:	e7e5      	b.n	800794c <__mdiff+0x28>
 8007980:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007984:	6926      	ldr	r6, [r4, #16]
 8007986:	60c5      	str	r5, [r0, #12]
 8007988:	f104 0914 	add.w	r9, r4, #20
 800798c:	f108 0514 	add.w	r5, r8, #20
 8007990:	f100 0e14 	add.w	lr, r0, #20
 8007994:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007998:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800799c:	f108 0210 	add.w	r2, r8, #16
 80079a0:	46f2      	mov	sl, lr
 80079a2:	2100      	movs	r1, #0
 80079a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80079a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80079ac:	fa11 f88b 	uxtah	r8, r1, fp
 80079b0:	b299      	uxth	r1, r3
 80079b2:	0c1b      	lsrs	r3, r3, #16
 80079b4:	eba8 0801 	sub.w	r8, r8, r1
 80079b8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80079bc:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80079c0:	fa1f f888 	uxth.w	r8, r8
 80079c4:	1419      	asrs	r1, r3, #16
 80079c6:	454e      	cmp	r6, r9
 80079c8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80079cc:	f84a 3b04 	str.w	r3, [sl], #4
 80079d0:	d8e8      	bhi.n	80079a4 <__mdiff+0x80>
 80079d2:	1b33      	subs	r3, r6, r4
 80079d4:	3b15      	subs	r3, #21
 80079d6:	f023 0303 	bic.w	r3, r3, #3
 80079da:	3304      	adds	r3, #4
 80079dc:	3415      	adds	r4, #21
 80079de:	42a6      	cmp	r6, r4
 80079e0:	bf38      	it	cc
 80079e2:	2304      	movcc	r3, #4
 80079e4:	441d      	add	r5, r3
 80079e6:	4473      	add	r3, lr
 80079e8:	469e      	mov	lr, r3
 80079ea:	462e      	mov	r6, r5
 80079ec:	4566      	cmp	r6, ip
 80079ee:	d30e      	bcc.n	8007a0e <__mdiff+0xea>
 80079f0:	f10c 0203 	add.w	r2, ip, #3
 80079f4:	1b52      	subs	r2, r2, r5
 80079f6:	f022 0203 	bic.w	r2, r2, #3
 80079fa:	3d03      	subs	r5, #3
 80079fc:	45ac      	cmp	ip, r5
 80079fe:	bf38      	it	cc
 8007a00:	2200      	movcc	r2, #0
 8007a02:	4413      	add	r3, r2
 8007a04:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8007a08:	b17a      	cbz	r2, 8007a2a <__mdiff+0x106>
 8007a0a:	6107      	str	r7, [r0, #16]
 8007a0c:	e7a4      	b.n	8007958 <__mdiff+0x34>
 8007a0e:	f856 8b04 	ldr.w	r8, [r6], #4
 8007a12:	fa11 f288 	uxtah	r2, r1, r8
 8007a16:	1414      	asrs	r4, r2, #16
 8007a18:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007a1c:	b292      	uxth	r2, r2
 8007a1e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007a22:	f84e 2b04 	str.w	r2, [lr], #4
 8007a26:	1421      	asrs	r1, r4, #16
 8007a28:	e7e0      	b.n	80079ec <__mdiff+0xc8>
 8007a2a:	3f01      	subs	r7, #1
 8007a2c:	e7ea      	b.n	8007a04 <__mdiff+0xe0>
 8007a2e:	bf00      	nop
 8007a30:	08008730 	.word	0x08008730
 8007a34:	08008741 	.word	0x08008741

08007a38 <__d2b>:
 8007a38:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a3c:	460f      	mov	r7, r1
 8007a3e:	2101      	movs	r1, #1
 8007a40:	ec59 8b10 	vmov	r8, r9, d0
 8007a44:	4616      	mov	r6, r2
 8007a46:	f7ff fcd5 	bl	80073f4 <_Balloc>
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	b930      	cbnz	r0, 8007a5c <__d2b+0x24>
 8007a4e:	4602      	mov	r2, r0
 8007a50:	4b24      	ldr	r3, [pc, #144]	; (8007ae4 <__d2b+0xac>)
 8007a52:	4825      	ldr	r0, [pc, #148]	; (8007ae8 <__d2b+0xb0>)
 8007a54:	f240 310f 	movw	r1, #783	; 0x30f
 8007a58:	f000 fa86 	bl	8007f68 <__assert_func>
 8007a5c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a60:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a64:	bb2d      	cbnz	r5, 8007ab2 <__d2b+0x7a>
 8007a66:	9301      	str	r3, [sp, #4]
 8007a68:	f1b8 0300 	subs.w	r3, r8, #0
 8007a6c:	d026      	beq.n	8007abc <__d2b+0x84>
 8007a6e:	4668      	mov	r0, sp
 8007a70:	9300      	str	r3, [sp, #0]
 8007a72:	f7ff fd87 	bl	8007584 <__lo0bits>
 8007a76:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a7a:	b1e8      	cbz	r0, 8007ab8 <__d2b+0x80>
 8007a7c:	f1c0 0320 	rsb	r3, r0, #32
 8007a80:	fa02 f303 	lsl.w	r3, r2, r3
 8007a84:	430b      	orrs	r3, r1
 8007a86:	40c2      	lsrs	r2, r0
 8007a88:	6163      	str	r3, [r4, #20]
 8007a8a:	9201      	str	r2, [sp, #4]
 8007a8c:	9b01      	ldr	r3, [sp, #4]
 8007a8e:	61a3      	str	r3, [r4, #24]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	bf14      	ite	ne
 8007a94:	2202      	movne	r2, #2
 8007a96:	2201      	moveq	r2, #1
 8007a98:	6122      	str	r2, [r4, #16]
 8007a9a:	b1bd      	cbz	r5, 8007acc <__d2b+0x94>
 8007a9c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007aa0:	4405      	add	r5, r0
 8007aa2:	603d      	str	r5, [r7, #0]
 8007aa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8007aa8:	6030      	str	r0, [r6, #0]
 8007aaa:	4620      	mov	r0, r4
 8007aac:	b003      	add	sp, #12
 8007aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007ab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007ab6:	e7d6      	b.n	8007a66 <__d2b+0x2e>
 8007ab8:	6161      	str	r1, [r4, #20]
 8007aba:	e7e7      	b.n	8007a8c <__d2b+0x54>
 8007abc:	a801      	add	r0, sp, #4
 8007abe:	f7ff fd61 	bl	8007584 <__lo0bits>
 8007ac2:	9b01      	ldr	r3, [sp, #4]
 8007ac4:	6163      	str	r3, [r4, #20]
 8007ac6:	3020      	adds	r0, #32
 8007ac8:	2201      	movs	r2, #1
 8007aca:	e7e5      	b.n	8007a98 <__d2b+0x60>
 8007acc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007ad0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007ad4:	6038      	str	r0, [r7, #0]
 8007ad6:	6918      	ldr	r0, [r3, #16]
 8007ad8:	f7ff fd34 	bl	8007544 <__hi0bits>
 8007adc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ae0:	e7e2      	b.n	8007aa8 <__d2b+0x70>
 8007ae2:	bf00      	nop
 8007ae4:	08008730 	.word	0x08008730
 8007ae8:	08008741 	.word	0x08008741

08007aec <__ssputs_r>:
 8007aec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007af0:	688e      	ldr	r6, [r1, #8]
 8007af2:	461f      	mov	r7, r3
 8007af4:	42be      	cmp	r6, r7
 8007af6:	680b      	ldr	r3, [r1, #0]
 8007af8:	4682      	mov	sl, r0
 8007afa:	460c      	mov	r4, r1
 8007afc:	4690      	mov	r8, r2
 8007afe:	d82c      	bhi.n	8007b5a <__ssputs_r+0x6e>
 8007b00:	898a      	ldrh	r2, [r1, #12]
 8007b02:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007b06:	d026      	beq.n	8007b56 <__ssputs_r+0x6a>
 8007b08:	6965      	ldr	r5, [r4, #20]
 8007b0a:	6909      	ldr	r1, [r1, #16]
 8007b0c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007b10:	eba3 0901 	sub.w	r9, r3, r1
 8007b14:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007b18:	1c7b      	adds	r3, r7, #1
 8007b1a:	444b      	add	r3, r9
 8007b1c:	106d      	asrs	r5, r5, #1
 8007b1e:	429d      	cmp	r5, r3
 8007b20:	bf38      	it	cc
 8007b22:	461d      	movcc	r5, r3
 8007b24:	0553      	lsls	r3, r2, #21
 8007b26:	d527      	bpl.n	8007b78 <__ssputs_r+0x8c>
 8007b28:	4629      	mov	r1, r5
 8007b2a:	f7ff fbd7 	bl	80072dc <_malloc_r>
 8007b2e:	4606      	mov	r6, r0
 8007b30:	b360      	cbz	r0, 8007b8c <__ssputs_r+0xa0>
 8007b32:	6921      	ldr	r1, [r4, #16]
 8007b34:	464a      	mov	r2, r9
 8007b36:	f000 fa09 	bl	8007f4c <memcpy>
 8007b3a:	89a3      	ldrh	r3, [r4, #12]
 8007b3c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8007b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007b44:	81a3      	strh	r3, [r4, #12]
 8007b46:	6126      	str	r6, [r4, #16]
 8007b48:	6165      	str	r5, [r4, #20]
 8007b4a:	444e      	add	r6, r9
 8007b4c:	eba5 0509 	sub.w	r5, r5, r9
 8007b50:	6026      	str	r6, [r4, #0]
 8007b52:	60a5      	str	r5, [r4, #8]
 8007b54:	463e      	mov	r6, r7
 8007b56:	42be      	cmp	r6, r7
 8007b58:	d900      	bls.n	8007b5c <__ssputs_r+0x70>
 8007b5a:	463e      	mov	r6, r7
 8007b5c:	6820      	ldr	r0, [r4, #0]
 8007b5e:	4632      	mov	r2, r6
 8007b60:	4641      	mov	r1, r8
 8007b62:	f000 f9c9 	bl	8007ef8 <memmove>
 8007b66:	68a3      	ldr	r3, [r4, #8]
 8007b68:	1b9b      	subs	r3, r3, r6
 8007b6a:	60a3      	str	r3, [r4, #8]
 8007b6c:	6823      	ldr	r3, [r4, #0]
 8007b6e:	4433      	add	r3, r6
 8007b70:	6023      	str	r3, [r4, #0]
 8007b72:	2000      	movs	r0, #0
 8007b74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b78:	462a      	mov	r2, r5
 8007b7a:	f000 fa3b 	bl	8007ff4 <_realloc_r>
 8007b7e:	4606      	mov	r6, r0
 8007b80:	2800      	cmp	r0, #0
 8007b82:	d1e0      	bne.n	8007b46 <__ssputs_r+0x5a>
 8007b84:	6921      	ldr	r1, [r4, #16]
 8007b86:	4650      	mov	r0, sl
 8007b88:	f7ff fb34 	bl	80071f4 <_free_r>
 8007b8c:	230c      	movs	r3, #12
 8007b8e:	f8ca 3000 	str.w	r3, [sl]
 8007b92:	89a3      	ldrh	r3, [r4, #12]
 8007b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007b98:	81a3      	strh	r3, [r4, #12]
 8007b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9e:	e7e9      	b.n	8007b74 <__ssputs_r+0x88>

08007ba0 <_svfiprintf_r>:
 8007ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ba4:	4698      	mov	r8, r3
 8007ba6:	898b      	ldrh	r3, [r1, #12]
 8007ba8:	061b      	lsls	r3, r3, #24
 8007baa:	b09d      	sub	sp, #116	; 0x74
 8007bac:	4607      	mov	r7, r0
 8007bae:	460d      	mov	r5, r1
 8007bb0:	4614      	mov	r4, r2
 8007bb2:	d50e      	bpl.n	8007bd2 <_svfiprintf_r+0x32>
 8007bb4:	690b      	ldr	r3, [r1, #16]
 8007bb6:	b963      	cbnz	r3, 8007bd2 <_svfiprintf_r+0x32>
 8007bb8:	2140      	movs	r1, #64	; 0x40
 8007bba:	f7ff fb8f 	bl	80072dc <_malloc_r>
 8007bbe:	6028      	str	r0, [r5, #0]
 8007bc0:	6128      	str	r0, [r5, #16]
 8007bc2:	b920      	cbnz	r0, 8007bce <_svfiprintf_r+0x2e>
 8007bc4:	230c      	movs	r3, #12
 8007bc6:	603b      	str	r3, [r7, #0]
 8007bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8007bcc:	e0d0      	b.n	8007d70 <_svfiprintf_r+0x1d0>
 8007bce:	2340      	movs	r3, #64	; 0x40
 8007bd0:	616b      	str	r3, [r5, #20]
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	9309      	str	r3, [sp, #36]	; 0x24
 8007bd6:	2320      	movs	r3, #32
 8007bd8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007bdc:	f8cd 800c 	str.w	r8, [sp, #12]
 8007be0:	2330      	movs	r3, #48	; 0x30
 8007be2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007d88 <_svfiprintf_r+0x1e8>
 8007be6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007bea:	f04f 0901 	mov.w	r9, #1
 8007bee:	4623      	mov	r3, r4
 8007bf0:	469a      	mov	sl, r3
 8007bf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007bf6:	b10a      	cbz	r2, 8007bfc <_svfiprintf_r+0x5c>
 8007bf8:	2a25      	cmp	r2, #37	; 0x25
 8007bfa:	d1f9      	bne.n	8007bf0 <_svfiprintf_r+0x50>
 8007bfc:	ebba 0b04 	subs.w	fp, sl, r4
 8007c00:	d00b      	beq.n	8007c1a <_svfiprintf_r+0x7a>
 8007c02:	465b      	mov	r3, fp
 8007c04:	4622      	mov	r2, r4
 8007c06:	4629      	mov	r1, r5
 8007c08:	4638      	mov	r0, r7
 8007c0a:	f7ff ff6f 	bl	8007aec <__ssputs_r>
 8007c0e:	3001      	adds	r0, #1
 8007c10:	f000 80a9 	beq.w	8007d66 <_svfiprintf_r+0x1c6>
 8007c14:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007c16:	445a      	add	r2, fp
 8007c18:	9209      	str	r2, [sp, #36]	; 0x24
 8007c1a:	f89a 3000 	ldrb.w	r3, [sl]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	f000 80a1 	beq.w	8007d66 <_svfiprintf_r+0x1c6>
 8007c24:	2300      	movs	r3, #0
 8007c26:	f04f 32ff 	mov.w	r2, #4294967295
 8007c2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007c2e:	f10a 0a01 	add.w	sl, sl, #1
 8007c32:	9304      	str	r3, [sp, #16]
 8007c34:	9307      	str	r3, [sp, #28]
 8007c36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007c3a:	931a      	str	r3, [sp, #104]	; 0x68
 8007c3c:	4654      	mov	r4, sl
 8007c3e:	2205      	movs	r2, #5
 8007c40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c44:	4850      	ldr	r0, [pc, #320]	; (8007d88 <_svfiprintf_r+0x1e8>)
 8007c46:	f7f8 fac3 	bl	80001d0 <memchr>
 8007c4a:	9a04      	ldr	r2, [sp, #16]
 8007c4c:	b9d8      	cbnz	r0, 8007c86 <_svfiprintf_r+0xe6>
 8007c4e:	06d0      	lsls	r0, r2, #27
 8007c50:	bf44      	itt	mi
 8007c52:	2320      	movmi	r3, #32
 8007c54:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c58:	0711      	lsls	r1, r2, #28
 8007c5a:	bf44      	itt	mi
 8007c5c:	232b      	movmi	r3, #43	; 0x2b
 8007c5e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007c62:	f89a 3000 	ldrb.w	r3, [sl]
 8007c66:	2b2a      	cmp	r3, #42	; 0x2a
 8007c68:	d015      	beq.n	8007c96 <_svfiprintf_r+0xf6>
 8007c6a:	9a07      	ldr	r2, [sp, #28]
 8007c6c:	4654      	mov	r4, sl
 8007c6e:	2000      	movs	r0, #0
 8007c70:	f04f 0c0a 	mov.w	ip, #10
 8007c74:	4621      	mov	r1, r4
 8007c76:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007c7a:	3b30      	subs	r3, #48	; 0x30
 8007c7c:	2b09      	cmp	r3, #9
 8007c7e:	d94d      	bls.n	8007d1c <_svfiprintf_r+0x17c>
 8007c80:	b1b0      	cbz	r0, 8007cb0 <_svfiprintf_r+0x110>
 8007c82:	9207      	str	r2, [sp, #28]
 8007c84:	e014      	b.n	8007cb0 <_svfiprintf_r+0x110>
 8007c86:	eba0 0308 	sub.w	r3, r0, r8
 8007c8a:	fa09 f303 	lsl.w	r3, r9, r3
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	9304      	str	r3, [sp, #16]
 8007c92:	46a2      	mov	sl, r4
 8007c94:	e7d2      	b.n	8007c3c <_svfiprintf_r+0x9c>
 8007c96:	9b03      	ldr	r3, [sp, #12]
 8007c98:	1d19      	adds	r1, r3, #4
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	9103      	str	r1, [sp, #12]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	bfbb      	ittet	lt
 8007ca2:	425b      	neglt	r3, r3
 8007ca4:	f042 0202 	orrlt.w	r2, r2, #2
 8007ca8:	9307      	strge	r3, [sp, #28]
 8007caa:	9307      	strlt	r3, [sp, #28]
 8007cac:	bfb8      	it	lt
 8007cae:	9204      	strlt	r2, [sp, #16]
 8007cb0:	7823      	ldrb	r3, [r4, #0]
 8007cb2:	2b2e      	cmp	r3, #46	; 0x2e
 8007cb4:	d10c      	bne.n	8007cd0 <_svfiprintf_r+0x130>
 8007cb6:	7863      	ldrb	r3, [r4, #1]
 8007cb8:	2b2a      	cmp	r3, #42	; 0x2a
 8007cba:	d134      	bne.n	8007d26 <_svfiprintf_r+0x186>
 8007cbc:	9b03      	ldr	r3, [sp, #12]
 8007cbe:	1d1a      	adds	r2, r3, #4
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	9203      	str	r2, [sp, #12]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	bfb8      	it	lt
 8007cc8:	f04f 33ff 	movlt.w	r3, #4294967295
 8007ccc:	3402      	adds	r4, #2
 8007cce:	9305      	str	r3, [sp, #20]
 8007cd0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8007d98 <_svfiprintf_r+0x1f8>
 8007cd4:	7821      	ldrb	r1, [r4, #0]
 8007cd6:	2203      	movs	r2, #3
 8007cd8:	4650      	mov	r0, sl
 8007cda:	f7f8 fa79 	bl	80001d0 <memchr>
 8007cde:	b138      	cbz	r0, 8007cf0 <_svfiprintf_r+0x150>
 8007ce0:	9b04      	ldr	r3, [sp, #16]
 8007ce2:	eba0 000a 	sub.w	r0, r0, sl
 8007ce6:	2240      	movs	r2, #64	; 0x40
 8007ce8:	4082      	lsls	r2, r0
 8007cea:	4313      	orrs	r3, r2
 8007cec:	3401      	adds	r4, #1
 8007cee:	9304      	str	r3, [sp, #16]
 8007cf0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007cf4:	4825      	ldr	r0, [pc, #148]	; (8007d8c <_svfiprintf_r+0x1ec>)
 8007cf6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007cfa:	2206      	movs	r2, #6
 8007cfc:	f7f8 fa68 	bl	80001d0 <memchr>
 8007d00:	2800      	cmp	r0, #0
 8007d02:	d038      	beq.n	8007d76 <_svfiprintf_r+0x1d6>
 8007d04:	4b22      	ldr	r3, [pc, #136]	; (8007d90 <_svfiprintf_r+0x1f0>)
 8007d06:	bb1b      	cbnz	r3, 8007d50 <_svfiprintf_r+0x1b0>
 8007d08:	9b03      	ldr	r3, [sp, #12]
 8007d0a:	3307      	adds	r3, #7
 8007d0c:	f023 0307 	bic.w	r3, r3, #7
 8007d10:	3308      	adds	r3, #8
 8007d12:	9303      	str	r3, [sp, #12]
 8007d14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d16:	4433      	add	r3, r6
 8007d18:	9309      	str	r3, [sp, #36]	; 0x24
 8007d1a:	e768      	b.n	8007bee <_svfiprintf_r+0x4e>
 8007d1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007d20:	460c      	mov	r4, r1
 8007d22:	2001      	movs	r0, #1
 8007d24:	e7a6      	b.n	8007c74 <_svfiprintf_r+0xd4>
 8007d26:	2300      	movs	r3, #0
 8007d28:	3401      	adds	r4, #1
 8007d2a:	9305      	str	r3, [sp, #20]
 8007d2c:	4619      	mov	r1, r3
 8007d2e:	f04f 0c0a 	mov.w	ip, #10
 8007d32:	4620      	mov	r0, r4
 8007d34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007d38:	3a30      	subs	r2, #48	; 0x30
 8007d3a:	2a09      	cmp	r2, #9
 8007d3c:	d903      	bls.n	8007d46 <_svfiprintf_r+0x1a6>
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d0c6      	beq.n	8007cd0 <_svfiprintf_r+0x130>
 8007d42:	9105      	str	r1, [sp, #20]
 8007d44:	e7c4      	b.n	8007cd0 <_svfiprintf_r+0x130>
 8007d46:	fb0c 2101 	mla	r1, ip, r1, r2
 8007d4a:	4604      	mov	r4, r0
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e7f0      	b.n	8007d32 <_svfiprintf_r+0x192>
 8007d50:	ab03      	add	r3, sp, #12
 8007d52:	9300      	str	r3, [sp, #0]
 8007d54:	462a      	mov	r2, r5
 8007d56:	4b0f      	ldr	r3, [pc, #60]	; (8007d94 <_svfiprintf_r+0x1f4>)
 8007d58:	a904      	add	r1, sp, #16
 8007d5a:	4638      	mov	r0, r7
 8007d5c:	f7fd fe64 	bl	8005a28 <_printf_float>
 8007d60:	1c42      	adds	r2, r0, #1
 8007d62:	4606      	mov	r6, r0
 8007d64:	d1d6      	bne.n	8007d14 <_svfiprintf_r+0x174>
 8007d66:	89ab      	ldrh	r3, [r5, #12]
 8007d68:	065b      	lsls	r3, r3, #25
 8007d6a:	f53f af2d 	bmi.w	8007bc8 <_svfiprintf_r+0x28>
 8007d6e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007d70:	b01d      	add	sp, #116	; 0x74
 8007d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d76:	ab03      	add	r3, sp, #12
 8007d78:	9300      	str	r3, [sp, #0]
 8007d7a:	462a      	mov	r2, r5
 8007d7c:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <_svfiprintf_r+0x1f4>)
 8007d7e:	a904      	add	r1, sp, #16
 8007d80:	4638      	mov	r0, r7
 8007d82:	f7fe f8f5 	bl	8005f70 <_printf_i>
 8007d86:	e7eb      	b.n	8007d60 <_svfiprintf_r+0x1c0>
 8007d88:	0800889c 	.word	0x0800889c
 8007d8c:	080088a6 	.word	0x080088a6
 8007d90:	08005a29 	.word	0x08005a29
 8007d94:	08007aed 	.word	0x08007aed
 8007d98:	080088a2 	.word	0x080088a2

08007d9c <__sflush_r>:
 8007d9c:	898a      	ldrh	r2, [r1, #12]
 8007d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da2:	4605      	mov	r5, r0
 8007da4:	0710      	lsls	r0, r2, #28
 8007da6:	460c      	mov	r4, r1
 8007da8:	d458      	bmi.n	8007e5c <__sflush_r+0xc0>
 8007daa:	684b      	ldr	r3, [r1, #4]
 8007dac:	2b00      	cmp	r3, #0
 8007dae:	dc05      	bgt.n	8007dbc <__sflush_r+0x20>
 8007db0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	dc02      	bgt.n	8007dbc <__sflush_r+0x20>
 8007db6:	2000      	movs	r0, #0
 8007db8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dbc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dbe:	2e00      	cmp	r6, #0
 8007dc0:	d0f9      	beq.n	8007db6 <__sflush_r+0x1a>
 8007dc2:	2300      	movs	r3, #0
 8007dc4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007dc8:	682f      	ldr	r7, [r5, #0]
 8007dca:	6a21      	ldr	r1, [r4, #32]
 8007dcc:	602b      	str	r3, [r5, #0]
 8007dce:	d032      	beq.n	8007e36 <__sflush_r+0x9a>
 8007dd0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007dd2:	89a3      	ldrh	r3, [r4, #12]
 8007dd4:	075a      	lsls	r2, r3, #29
 8007dd6:	d505      	bpl.n	8007de4 <__sflush_r+0x48>
 8007dd8:	6863      	ldr	r3, [r4, #4]
 8007dda:	1ac0      	subs	r0, r0, r3
 8007ddc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007dde:	b10b      	cbz	r3, 8007de4 <__sflush_r+0x48>
 8007de0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007de2:	1ac0      	subs	r0, r0, r3
 8007de4:	2300      	movs	r3, #0
 8007de6:	4602      	mov	r2, r0
 8007de8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007dea:	6a21      	ldr	r1, [r4, #32]
 8007dec:	4628      	mov	r0, r5
 8007dee:	47b0      	blx	r6
 8007df0:	1c43      	adds	r3, r0, #1
 8007df2:	89a3      	ldrh	r3, [r4, #12]
 8007df4:	d106      	bne.n	8007e04 <__sflush_r+0x68>
 8007df6:	6829      	ldr	r1, [r5, #0]
 8007df8:	291d      	cmp	r1, #29
 8007dfa:	d82b      	bhi.n	8007e54 <__sflush_r+0xb8>
 8007dfc:	4a29      	ldr	r2, [pc, #164]	; (8007ea4 <__sflush_r+0x108>)
 8007dfe:	410a      	asrs	r2, r1
 8007e00:	07d6      	lsls	r6, r2, #31
 8007e02:	d427      	bmi.n	8007e54 <__sflush_r+0xb8>
 8007e04:	2200      	movs	r2, #0
 8007e06:	6062      	str	r2, [r4, #4]
 8007e08:	04d9      	lsls	r1, r3, #19
 8007e0a:	6922      	ldr	r2, [r4, #16]
 8007e0c:	6022      	str	r2, [r4, #0]
 8007e0e:	d504      	bpl.n	8007e1a <__sflush_r+0x7e>
 8007e10:	1c42      	adds	r2, r0, #1
 8007e12:	d101      	bne.n	8007e18 <__sflush_r+0x7c>
 8007e14:	682b      	ldr	r3, [r5, #0]
 8007e16:	b903      	cbnz	r3, 8007e1a <__sflush_r+0x7e>
 8007e18:	6560      	str	r0, [r4, #84]	; 0x54
 8007e1a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007e1c:	602f      	str	r7, [r5, #0]
 8007e1e:	2900      	cmp	r1, #0
 8007e20:	d0c9      	beq.n	8007db6 <__sflush_r+0x1a>
 8007e22:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007e26:	4299      	cmp	r1, r3
 8007e28:	d002      	beq.n	8007e30 <__sflush_r+0x94>
 8007e2a:	4628      	mov	r0, r5
 8007e2c:	f7ff f9e2 	bl	80071f4 <_free_r>
 8007e30:	2000      	movs	r0, #0
 8007e32:	6360      	str	r0, [r4, #52]	; 0x34
 8007e34:	e7c0      	b.n	8007db8 <__sflush_r+0x1c>
 8007e36:	2301      	movs	r3, #1
 8007e38:	4628      	mov	r0, r5
 8007e3a:	47b0      	blx	r6
 8007e3c:	1c41      	adds	r1, r0, #1
 8007e3e:	d1c8      	bne.n	8007dd2 <__sflush_r+0x36>
 8007e40:	682b      	ldr	r3, [r5, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d0c5      	beq.n	8007dd2 <__sflush_r+0x36>
 8007e46:	2b1d      	cmp	r3, #29
 8007e48:	d001      	beq.n	8007e4e <__sflush_r+0xb2>
 8007e4a:	2b16      	cmp	r3, #22
 8007e4c:	d101      	bne.n	8007e52 <__sflush_r+0xb6>
 8007e4e:	602f      	str	r7, [r5, #0]
 8007e50:	e7b1      	b.n	8007db6 <__sflush_r+0x1a>
 8007e52:	89a3      	ldrh	r3, [r4, #12]
 8007e54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e58:	81a3      	strh	r3, [r4, #12]
 8007e5a:	e7ad      	b.n	8007db8 <__sflush_r+0x1c>
 8007e5c:	690f      	ldr	r7, [r1, #16]
 8007e5e:	2f00      	cmp	r7, #0
 8007e60:	d0a9      	beq.n	8007db6 <__sflush_r+0x1a>
 8007e62:	0793      	lsls	r3, r2, #30
 8007e64:	680e      	ldr	r6, [r1, #0]
 8007e66:	bf08      	it	eq
 8007e68:	694b      	ldreq	r3, [r1, #20]
 8007e6a:	600f      	str	r7, [r1, #0]
 8007e6c:	bf18      	it	ne
 8007e6e:	2300      	movne	r3, #0
 8007e70:	eba6 0807 	sub.w	r8, r6, r7
 8007e74:	608b      	str	r3, [r1, #8]
 8007e76:	f1b8 0f00 	cmp.w	r8, #0
 8007e7a:	dd9c      	ble.n	8007db6 <__sflush_r+0x1a>
 8007e7c:	6a21      	ldr	r1, [r4, #32]
 8007e7e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007e80:	4643      	mov	r3, r8
 8007e82:	463a      	mov	r2, r7
 8007e84:	4628      	mov	r0, r5
 8007e86:	47b0      	blx	r6
 8007e88:	2800      	cmp	r0, #0
 8007e8a:	dc06      	bgt.n	8007e9a <__sflush_r+0xfe>
 8007e8c:	89a3      	ldrh	r3, [r4, #12]
 8007e8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007e92:	81a3      	strh	r3, [r4, #12]
 8007e94:	f04f 30ff 	mov.w	r0, #4294967295
 8007e98:	e78e      	b.n	8007db8 <__sflush_r+0x1c>
 8007e9a:	4407      	add	r7, r0
 8007e9c:	eba8 0800 	sub.w	r8, r8, r0
 8007ea0:	e7e9      	b.n	8007e76 <__sflush_r+0xda>
 8007ea2:	bf00      	nop
 8007ea4:	dfbffffe 	.word	0xdfbffffe

08007ea8 <_fflush_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	690b      	ldr	r3, [r1, #16]
 8007eac:	4605      	mov	r5, r0
 8007eae:	460c      	mov	r4, r1
 8007eb0:	b913      	cbnz	r3, 8007eb8 <_fflush_r+0x10>
 8007eb2:	2500      	movs	r5, #0
 8007eb4:	4628      	mov	r0, r5
 8007eb6:	bd38      	pop	{r3, r4, r5, pc}
 8007eb8:	b118      	cbz	r0, 8007ec2 <_fflush_r+0x1a>
 8007eba:	6a03      	ldr	r3, [r0, #32]
 8007ebc:	b90b      	cbnz	r3, 8007ec2 <_fflush_r+0x1a>
 8007ebe:	f7fe fa05 	bl	80062cc <__sinit>
 8007ec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d0f3      	beq.n	8007eb2 <_fflush_r+0xa>
 8007eca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007ecc:	07d0      	lsls	r0, r2, #31
 8007ece:	d404      	bmi.n	8007eda <_fflush_r+0x32>
 8007ed0:	0599      	lsls	r1, r3, #22
 8007ed2:	d402      	bmi.n	8007eda <_fflush_r+0x32>
 8007ed4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ed6:	f7fe fb10 	bl	80064fa <__retarget_lock_acquire_recursive>
 8007eda:	4628      	mov	r0, r5
 8007edc:	4621      	mov	r1, r4
 8007ede:	f7ff ff5d 	bl	8007d9c <__sflush_r>
 8007ee2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ee4:	07da      	lsls	r2, r3, #31
 8007ee6:	4605      	mov	r5, r0
 8007ee8:	d4e4      	bmi.n	8007eb4 <_fflush_r+0xc>
 8007eea:	89a3      	ldrh	r3, [r4, #12]
 8007eec:	059b      	lsls	r3, r3, #22
 8007eee:	d4e1      	bmi.n	8007eb4 <_fflush_r+0xc>
 8007ef0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007ef2:	f7fe fb03 	bl	80064fc <__retarget_lock_release_recursive>
 8007ef6:	e7dd      	b.n	8007eb4 <_fflush_r+0xc>

08007ef8 <memmove>:
 8007ef8:	4288      	cmp	r0, r1
 8007efa:	b510      	push	{r4, lr}
 8007efc:	eb01 0402 	add.w	r4, r1, r2
 8007f00:	d902      	bls.n	8007f08 <memmove+0x10>
 8007f02:	4284      	cmp	r4, r0
 8007f04:	4623      	mov	r3, r4
 8007f06:	d807      	bhi.n	8007f18 <memmove+0x20>
 8007f08:	1e43      	subs	r3, r0, #1
 8007f0a:	42a1      	cmp	r1, r4
 8007f0c:	d008      	beq.n	8007f20 <memmove+0x28>
 8007f0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007f12:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007f16:	e7f8      	b.n	8007f0a <memmove+0x12>
 8007f18:	4402      	add	r2, r0
 8007f1a:	4601      	mov	r1, r0
 8007f1c:	428a      	cmp	r2, r1
 8007f1e:	d100      	bne.n	8007f22 <memmove+0x2a>
 8007f20:	bd10      	pop	{r4, pc}
 8007f22:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007f26:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007f2a:	e7f7      	b.n	8007f1c <memmove+0x24>

08007f2c <_sbrk_r>:
 8007f2c:	b538      	push	{r3, r4, r5, lr}
 8007f2e:	4d06      	ldr	r5, [pc, #24]	; (8007f48 <_sbrk_r+0x1c>)
 8007f30:	2300      	movs	r3, #0
 8007f32:	4604      	mov	r4, r0
 8007f34:	4608      	mov	r0, r1
 8007f36:	602b      	str	r3, [r5, #0]
 8007f38:	f7fa fb6c 	bl	8002614 <_sbrk>
 8007f3c:	1c43      	adds	r3, r0, #1
 8007f3e:	d102      	bne.n	8007f46 <_sbrk_r+0x1a>
 8007f40:	682b      	ldr	r3, [r5, #0]
 8007f42:	b103      	cbz	r3, 8007f46 <_sbrk_r+0x1a>
 8007f44:	6023      	str	r3, [r4, #0]
 8007f46:	bd38      	pop	{r3, r4, r5, pc}
 8007f48:	20000514 	.word	0x20000514

08007f4c <memcpy>:
 8007f4c:	440a      	add	r2, r1
 8007f4e:	4291      	cmp	r1, r2
 8007f50:	f100 33ff 	add.w	r3, r0, #4294967295
 8007f54:	d100      	bne.n	8007f58 <memcpy+0xc>
 8007f56:	4770      	bx	lr
 8007f58:	b510      	push	{r4, lr}
 8007f5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f5e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f62:	4291      	cmp	r1, r2
 8007f64:	d1f9      	bne.n	8007f5a <memcpy+0xe>
 8007f66:	bd10      	pop	{r4, pc}

08007f68 <__assert_func>:
 8007f68:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007f6a:	4614      	mov	r4, r2
 8007f6c:	461a      	mov	r2, r3
 8007f6e:	4b09      	ldr	r3, [pc, #36]	; (8007f94 <__assert_func+0x2c>)
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	4605      	mov	r5, r0
 8007f74:	68d8      	ldr	r0, [r3, #12]
 8007f76:	b14c      	cbz	r4, 8007f8c <__assert_func+0x24>
 8007f78:	4b07      	ldr	r3, [pc, #28]	; (8007f98 <__assert_func+0x30>)
 8007f7a:	9100      	str	r1, [sp, #0]
 8007f7c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007f80:	4906      	ldr	r1, [pc, #24]	; (8007f9c <__assert_func+0x34>)
 8007f82:	462b      	mov	r3, r5
 8007f84:	f000 f872 	bl	800806c <fiprintf>
 8007f88:	f000 f882 	bl	8008090 <abort>
 8007f8c:	4b04      	ldr	r3, [pc, #16]	; (8007fa0 <__assert_func+0x38>)
 8007f8e:	461c      	mov	r4, r3
 8007f90:	e7f3      	b.n	8007f7a <__assert_func+0x12>
 8007f92:	bf00      	nop
 8007f94:	20000078 	.word	0x20000078
 8007f98:	080088b7 	.word	0x080088b7
 8007f9c:	080088c4 	.word	0x080088c4
 8007fa0:	080088f2 	.word	0x080088f2

08007fa4 <_calloc_r>:
 8007fa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007fa6:	fba1 2402 	umull	r2, r4, r1, r2
 8007faa:	b94c      	cbnz	r4, 8007fc0 <_calloc_r+0x1c>
 8007fac:	4611      	mov	r1, r2
 8007fae:	9201      	str	r2, [sp, #4]
 8007fb0:	f7ff f994 	bl	80072dc <_malloc_r>
 8007fb4:	9a01      	ldr	r2, [sp, #4]
 8007fb6:	4605      	mov	r5, r0
 8007fb8:	b930      	cbnz	r0, 8007fc8 <_calloc_r+0x24>
 8007fba:	4628      	mov	r0, r5
 8007fbc:	b003      	add	sp, #12
 8007fbe:	bd30      	pop	{r4, r5, pc}
 8007fc0:	220c      	movs	r2, #12
 8007fc2:	6002      	str	r2, [r0, #0]
 8007fc4:	2500      	movs	r5, #0
 8007fc6:	e7f8      	b.n	8007fba <_calloc_r+0x16>
 8007fc8:	4621      	mov	r1, r4
 8007fca:	f7fe fa18 	bl	80063fe <memset>
 8007fce:	e7f4      	b.n	8007fba <_calloc_r+0x16>

08007fd0 <__ascii_mbtowc>:
 8007fd0:	b082      	sub	sp, #8
 8007fd2:	b901      	cbnz	r1, 8007fd6 <__ascii_mbtowc+0x6>
 8007fd4:	a901      	add	r1, sp, #4
 8007fd6:	b142      	cbz	r2, 8007fea <__ascii_mbtowc+0x1a>
 8007fd8:	b14b      	cbz	r3, 8007fee <__ascii_mbtowc+0x1e>
 8007fda:	7813      	ldrb	r3, [r2, #0]
 8007fdc:	600b      	str	r3, [r1, #0]
 8007fde:	7812      	ldrb	r2, [r2, #0]
 8007fe0:	1e10      	subs	r0, r2, #0
 8007fe2:	bf18      	it	ne
 8007fe4:	2001      	movne	r0, #1
 8007fe6:	b002      	add	sp, #8
 8007fe8:	4770      	bx	lr
 8007fea:	4610      	mov	r0, r2
 8007fec:	e7fb      	b.n	8007fe6 <__ascii_mbtowc+0x16>
 8007fee:	f06f 0001 	mvn.w	r0, #1
 8007ff2:	e7f8      	b.n	8007fe6 <__ascii_mbtowc+0x16>

08007ff4 <_realloc_r>:
 8007ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ff8:	4680      	mov	r8, r0
 8007ffa:	4614      	mov	r4, r2
 8007ffc:	460e      	mov	r6, r1
 8007ffe:	b921      	cbnz	r1, 800800a <_realloc_r+0x16>
 8008000:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008004:	4611      	mov	r1, r2
 8008006:	f7ff b969 	b.w	80072dc <_malloc_r>
 800800a:	b92a      	cbnz	r2, 8008018 <_realloc_r+0x24>
 800800c:	f7ff f8f2 	bl	80071f4 <_free_r>
 8008010:	4625      	mov	r5, r4
 8008012:	4628      	mov	r0, r5
 8008014:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008018:	f000 f841 	bl	800809e <_malloc_usable_size_r>
 800801c:	4284      	cmp	r4, r0
 800801e:	4607      	mov	r7, r0
 8008020:	d802      	bhi.n	8008028 <_realloc_r+0x34>
 8008022:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008026:	d812      	bhi.n	800804e <_realloc_r+0x5a>
 8008028:	4621      	mov	r1, r4
 800802a:	4640      	mov	r0, r8
 800802c:	f7ff f956 	bl	80072dc <_malloc_r>
 8008030:	4605      	mov	r5, r0
 8008032:	2800      	cmp	r0, #0
 8008034:	d0ed      	beq.n	8008012 <_realloc_r+0x1e>
 8008036:	42bc      	cmp	r4, r7
 8008038:	4622      	mov	r2, r4
 800803a:	4631      	mov	r1, r6
 800803c:	bf28      	it	cs
 800803e:	463a      	movcs	r2, r7
 8008040:	f7ff ff84 	bl	8007f4c <memcpy>
 8008044:	4631      	mov	r1, r6
 8008046:	4640      	mov	r0, r8
 8008048:	f7ff f8d4 	bl	80071f4 <_free_r>
 800804c:	e7e1      	b.n	8008012 <_realloc_r+0x1e>
 800804e:	4635      	mov	r5, r6
 8008050:	e7df      	b.n	8008012 <_realloc_r+0x1e>

08008052 <__ascii_wctomb>:
 8008052:	b149      	cbz	r1, 8008068 <__ascii_wctomb+0x16>
 8008054:	2aff      	cmp	r2, #255	; 0xff
 8008056:	bf85      	ittet	hi
 8008058:	238a      	movhi	r3, #138	; 0x8a
 800805a:	6003      	strhi	r3, [r0, #0]
 800805c:	700a      	strbls	r2, [r1, #0]
 800805e:	f04f 30ff 	movhi.w	r0, #4294967295
 8008062:	bf98      	it	ls
 8008064:	2001      	movls	r0, #1
 8008066:	4770      	bx	lr
 8008068:	4608      	mov	r0, r1
 800806a:	4770      	bx	lr

0800806c <fiprintf>:
 800806c:	b40e      	push	{r1, r2, r3}
 800806e:	b503      	push	{r0, r1, lr}
 8008070:	4601      	mov	r1, r0
 8008072:	ab03      	add	r3, sp, #12
 8008074:	4805      	ldr	r0, [pc, #20]	; (800808c <fiprintf+0x20>)
 8008076:	f853 2b04 	ldr.w	r2, [r3], #4
 800807a:	6800      	ldr	r0, [r0, #0]
 800807c:	9301      	str	r3, [sp, #4]
 800807e:	f000 f83f 	bl	8008100 <_vfiprintf_r>
 8008082:	b002      	add	sp, #8
 8008084:	f85d eb04 	ldr.w	lr, [sp], #4
 8008088:	b003      	add	sp, #12
 800808a:	4770      	bx	lr
 800808c:	20000078 	.word	0x20000078

08008090 <abort>:
 8008090:	b508      	push	{r3, lr}
 8008092:	2006      	movs	r0, #6
 8008094:	f000 fa0c 	bl	80084b0 <raise>
 8008098:	2001      	movs	r0, #1
 800809a:	f7fa fa43 	bl	8002524 <_exit>

0800809e <_malloc_usable_size_r>:
 800809e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80080a2:	1f18      	subs	r0, r3, #4
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	bfbc      	itt	lt
 80080a8:	580b      	ldrlt	r3, [r1, r0]
 80080aa:	18c0      	addlt	r0, r0, r3
 80080ac:	4770      	bx	lr

080080ae <__sfputc_r>:
 80080ae:	6893      	ldr	r3, [r2, #8]
 80080b0:	3b01      	subs	r3, #1
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	b410      	push	{r4}
 80080b6:	6093      	str	r3, [r2, #8]
 80080b8:	da08      	bge.n	80080cc <__sfputc_r+0x1e>
 80080ba:	6994      	ldr	r4, [r2, #24]
 80080bc:	42a3      	cmp	r3, r4
 80080be:	db01      	blt.n	80080c4 <__sfputc_r+0x16>
 80080c0:	290a      	cmp	r1, #10
 80080c2:	d103      	bne.n	80080cc <__sfputc_r+0x1e>
 80080c4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080c8:	f000 b934 	b.w	8008334 <__swbuf_r>
 80080cc:	6813      	ldr	r3, [r2, #0]
 80080ce:	1c58      	adds	r0, r3, #1
 80080d0:	6010      	str	r0, [r2, #0]
 80080d2:	7019      	strb	r1, [r3, #0]
 80080d4:	4608      	mov	r0, r1
 80080d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80080da:	4770      	bx	lr

080080dc <__sfputs_r>:
 80080dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080de:	4606      	mov	r6, r0
 80080e0:	460f      	mov	r7, r1
 80080e2:	4614      	mov	r4, r2
 80080e4:	18d5      	adds	r5, r2, r3
 80080e6:	42ac      	cmp	r4, r5
 80080e8:	d101      	bne.n	80080ee <__sfputs_r+0x12>
 80080ea:	2000      	movs	r0, #0
 80080ec:	e007      	b.n	80080fe <__sfputs_r+0x22>
 80080ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080f2:	463a      	mov	r2, r7
 80080f4:	4630      	mov	r0, r6
 80080f6:	f7ff ffda 	bl	80080ae <__sfputc_r>
 80080fa:	1c43      	adds	r3, r0, #1
 80080fc:	d1f3      	bne.n	80080e6 <__sfputs_r+0xa>
 80080fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008100 <_vfiprintf_r>:
 8008100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008104:	460d      	mov	r5, r1
 8008106:	b09d      	sub	sp, #116	; 0x74
 8008108:	4614      	mov	r4, r2
 800810a:	4698      	mov	r8, r3
 800810c:	4606      	mov	r6, r0
 800810e:	b118      	cbz	r0, 8008118 <_vfiprintf_r+0x18>
 8008110:	6a03      	ldr	r3, [r0, #32]
 8008112:	b90b      	cbnz	r3, 8008118 <_vfiprintf_r+0x18>
 8008114:	f7fe f8da 	bl	80062cc <__sinit>
 8008118:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800811a:	07d9      	lsls	r1, r3, #31
 800811c:	d405      	bmi.n	800812a <_vfiprintf_r+0x2a>
 800811e:	89ab      	ldrh	r3, [r5, #12]
 8008120:	059a      	lsls	r2, r3, #22
 8008122:	d402      	bmi.n	800812a <_vfiprintf_r+0x2a>
 8008124:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008126:	f7fe f9e8 	bl	80064fa <__retarget_lock_acquire_recursive>
 800812a:	89ab      	ldrh	r3, [r5, #12]
 800812c:	071b      	lsls	r3, r3, #28
 800812e:	d501      	bpl.n	8008134 <_vfiprintf_r+0x34>
 8008130:	692b      	ldr	r3, [r5, #16]
 8008132:	b99b      	cbnz	r3, 800815c <_vfiprintf_r+0x5c>
 8008134:	4629      	mov	r1, r5
 8008136:	4630      	mov	r0, r6
 8008138:	f000 f93a 	bl	80083b0 <__swsetup_r>
 800813c:	b170      	cbz	r0, 800815c <_vfiprintf_r+0x5c>
 800813e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008140:	07dc      	lsls	r4, r3, #31
 8008142:	d504      	bpl.n	800814e <_vfiprintf_r+0x4e>
 8008144:	f04f 30ff 	mov.w	r0, #4294967295
 8008148:	b01d      	add	sp, #116	; 0x74
 800814a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800814e:	89ab      	ldrh	r3, [r5, #12]
 8008150:	0598      	lsls	r0, r3, #22
 8008152:	d4f7      	bmi.n	8008144 <_vfiprintf_r+0x44>
 8008154:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008156:	f7fe f9d1 	bl	80064fc <__retarget_lock_release_recursive>
 800815a:	e7f3      	b.n	8008144 <_vfiprintf_r+0x44>
 800815c:	2300      	movs	r3, #0
 800815e:	9309      	str	r3, [sp, #36]	; 0x24
 8008160:	2320      	movs	r3, #32
 8008162:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008166:	f8cd 800c 	str.w	r8, [sp, #12]
 800816a:	2330      	movs	r3, #48	; 0x30
 800816c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8008320 <_vfiprintf_r+0x220>
 8008170:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008174:	f04f 0901 	mov.w	r9, #1
 8008178:	4623      	mov	r3, r4
 800817a:	469a      	mov	sl, r3
 800817c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008180:	b10a      	cbz	r2, 8008186 <_vfiprintf_r+0x86>
 8008182:	2a25      	cmp	r2, #37	; 0x25
 8008184:	d1f9      	bne.n	800817a <_vfiprintf_r+0x7a>
 8008186:	ebba 0b04 	subs.w	fp, sl, r4
 800818a:	d00b      	beq.n	80081a4 <_vfiprintf_r+0xa4>
 800818c:	465b      	mov	r3, fp
 800818e:	4622      	mov	r2, r4
 8008190:	4629      	mov	r1, r5
 8008192:	4630      	mov	r0, r6
 8008194:	f7ff ffa2 	bl	80080dc <__sfputs_r>
 8008198:	3001      	adds	r0, #1
 800819a:	f000 80a9 	beq.w	80082f0 <_vfiprintf_r+0x1f0>
 800819e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081a0:	445a      	add	r2, fp
 80081a2:	9209      	str	r2, [sp, #36]	; 0x24
 80081a4:	f89a 3000 	ldrb.w	r3, [sl]
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	f000 80a1 	beq.w	80082f0 <_vfiprintf_r+0x1f0>
 80081ae:	2300      	movs	r3, #0
 80081b0:	f04f 32ff 	mov.w	r2, #4294967295
 80081b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80081b8:	f10a 0a01 	add.w	sl, sl, #1
 80081bc:	9304      	str	r3, [sp, #16]
 80081be:	9307      	str	r3, [sp, #28]
 80081c0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80081c4:	931a      	str	r3, [sp, #104]	; 0x68
 80081c6:	4654      	mov	r4, sl
 80081c8:	2205      	movs	r2, #5
 80081ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 80081ce:	4854      	ldr	r0, [pc, #336]	; (8008320 <_vfiprintf_r+0x220>)
 80081d0:	f7f7 fffe 	bl	80001d0 <memchr>
 80081d4:	9a04      	ldr	r2, [sp, #16]
 80081d6:	b9d8      	cbnz	r0, 8008210 <_vfiprintf_r+0x110>
 80081d8:	06d1      	lsls	r1, r2, #27
 80081da:	bf44      	itt	mi
 80081dc:	2320      	movmi	r3, #32
 80081de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081e2:	0713      	lsls	r3, r2, #28
 80081e4:	bf44      	itt	mi
 80081e6:	232b      	movmi	r3, #43	; 0x2b
 80081e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80081ec:	f89a 3000 	ldrb.w	r3, [sl]
 80081f0:	2b2a      	cmp	r3, #42	; 0x2a
 80081f2:	d015      	beq.n	8008220 <_vfiprintf_r+0x120>
 80081f4:	9a07      	ldr	r2, [sp, #28]
 80081f6:	4654      	mov	r4, sl
 80081f8:	2000      	movs	r0, #0
 80081fa:	f04f 0c0a 	mov.w	ip, #10
 80081fe:	4621      	mov	r1, r4
 8008200:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008204:	3b30      	subs	r3, #48	; 0x30
 8008206:	2b09      	cmp	r3, #9
 8008208:	d94d      	bls.n	80082a6 <_vfiprintf_r+0x1a6>
 800820a:	b1b0      	cbz	r0, 800823a <_vfiprintf_r+0x13a>
 800820c:	9207      	str	r2, [sp, #28]
 800820e:	e014      	b.n	800823a <_vfiprintf_r+0x13a>
 8008210:	eba0 0308 	sub.w	r3, r0, r8
 8008214:	fa09 f303 	lsl.w	r3, r9, r3
 8008218:	4313      	orrs	r3, r2
 800821a:	9304      	str	r3, [sp, #16]
 800821c:	46a2      	mov	sl, r4
 800821e:	e7d2      	b.n	80081c6 <_vfiprintf_r+0xc6>
 8008220:	9b03      	ldr	r3, [sp, #12]
 8008222:	1d19      	adds	r1, r3, #4
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	9103      	str	r1, [sp, #12]
 8008228:	2b00      	cmp	r3, #0
 800822a:	bfbb      	ittet	lt
 800822c:	425b      	neglt	r3, r3
 800822e:	f042 0202 	orrlt.w	r2, r2, #2
 8008232:	9307      	strge	r3, [sp, #28]
 8008234:	9307      	strlt	r3, [sp, #28]
 8008236:	bfb8      	it	lt
 8008238:	9204      	strlt	r2, [sp, #16]
 800823a:	7823      	ldrb	r3, [r4, #0]
 800823c:	2b2e      	cmp	r3, #46	; 0x2e
 800823e:	d10c      	bne.n	800825a <_vfiprintf_r+0x15a>
 8008240:	7863      	ldrb	r3, [r4, #1]
 8008242:	2b2a      	cmp	r3, #42	; 0x2a
 8008244:	d134      	bne.n	80082b0 <_vfiprintf_r+0x1b0>
 8008246:	9b03      	ldr	r3, [sp, #12]
 8008248:	1d1a      	adds	r2, r3, #4
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	9203      	str	r2, [sp, #12]
 800824e:	2b00      	cmp	r3, #0
 8008250:	bfb8      	it	lt
 8008252:	f04f 33ff 	movlt.w	r3, #4294967295
 8008256:	3402      	adds	r4, #2
 8008258:	9305      	str	r3, [sp, #20]
 800825a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8008330 <_vfiprintf_r+0x230>
 800825e:	7821      	ldrb	r1, [r4, #0]
 8008260:	2203      	movs	r2, #3
 8008262:	4650      	mov	r0, sl
 8008264:	f7f7 ffb4 	bl	80001d0 <memchr>
 8008268:	b138      	cbz	r0, 800827a <_vfiprintf_r+0x17a>
 800826a:	9b04      	ldr	r3, [sp, #16]
 800826c:	eba0 000a 	sub.w	r0, r0, sl
 8008270:	2240      	movs	r2, #64	; 0x40
 8008272:	4082      	lsls	r2, r0
 8008274:	4313      	orrs	r3, r2
 8008276:	3401      	adds	r4, #1
 8008278:	9304      	str	r3, [sp, #16]
 800827a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800827e:	4829      	ldr	r0, [pc, #164]	; (8008324 <_vfiprintf_r+0x224>)
 8008280:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008284:	2206      	movs	r2, #6
 8008286:	f7f7 ffa3 	bl	80001d0 <memchr>
 800828a:	2800      	cmp	r0, #0
 800828c:	d03f      	beq.n	800830e <_vfiprintf_r+0x20e>
 800828e:	4b26      	ldr	r3, [pc, #152]	; (8008328 <_vfiprintf_r+0x228>)
 8008290:	bb1b      	cbnz	r3, 80082da <_vfiprintf_r+0x1da>
 8008292:	9b03      	ldr	r3, [sp, #12]
 8008294:	3307      	adds	r3, #7
 8008296:	f023 0307 	bic.w	r3, r3, #7
 800829a:	3308      	adds	r3, #8
 800829c:	9303      	str	r3, [sp, #12]
 800829e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a0:	443b      	add	r3, r7
 80082a2:	9309      	str	r3, [sp, #36]	; 0x24
 80082a4:	e768      	b.n	8008178 <_vfiprintf_r+0x78>
 80082a6:	fb0c 3202 	mla	r2, ip, r2, r3
 80082aa:	460c      	mov	r4, r1
 80082ac:	2001      	movs	r0, #1
 80082ae:	e7a6      	b.n	80081fe <_vfiprintf_r+0xfe>
 80082b0:	2300      	movs	r3, #0
 80082b2:	3401      	adds	r4, #1
 80082b4:	9305      	str	r3, [sp, #20]
 80082b6:	4619      	mov	r1, r3
 80082b8:	f04f 0c0a 	mov.w	ip, #10
 80082bc:	4620      	mov	r0, r4
 80082be:	f810 2b01 	ldrb.w	r2, [r0], #1
 80082c2:	3a30      	subs	r2, #48	; 0x30
 80082c4:	2a09      	cmp	r2, #9
 80082c6:	d903      	bls.n	80082d0 <_vfiprintf_r+0x1d0>
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d0c6      	beq.n	800825a <_vfiprintf_r+0x15a>
 80082cc:	9105      	str	r1, [sp, #20]
 80082ce:	e7c4      	b.n	800825a <_vfiprintf_r+0x15a>
 80082d0:	fb0c 2101 	mla	r1, ip, r1, r2
 80082d4:	4604      	mov	r4, r0
 80082d6:	2301      	movs	r3, #1
 80082d8:	e7f0      	b.n	80082bc <_vfiprintf_r+0x1bc>
 80082da:	ab03      	add	r3, sp, #12
 80082dc:	9300      	str	r3, [sp, #0]
 80082de:	462a      	mov	r2, r5
 80082e0:	4b12      	ldr	r3, [pc, #72]	; (800832c <_vfiprintf_r+0x22c>)
 80082e2:	a904      	add	r1, sp, #16
 80082e4:	4630      	mov	r0, r6
 80082e6:	f7fd fb9f 	bl	8005a28 <_printf_float>
 80082ea:	4607      	mov	r7, r0
 80082ec:	1c78      	adds	r0, r7, #1
 80082ee:	d1d6      	bne.n	800829e <_vfiprintf_r+0x19e>
 80082f0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80082f2:	07d9      	lsls	r1, r3, #31
 80082f4:	d405      	bmi.n	8008302 <_vfiprintf_r+0x202>
 80082f6:	89ab      	ldrh	r3, [r5, #12]
 80082f8:	059a      	lsls	r2, r3, #22
 80082fa:	d402      	bmi.n	8008302 <_vfiprintf_r+0x202>
 80082fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082fe:	f7fe f8fd 	bl	80064fc <__retarget_lock_release_recursive>
 8008302:	89ab      	ldrh	r3, [r5, #12]
 8008304:	065b      	lsls	r3, r3, #25
 8008306:	f53f af1d 	bmi.w	8008144 <_vfiprintf_r+0x44>
 800830a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800830c:	e71c      	b.n	8008148 <_vfiprintf_r+0x48>
 800830e:	ab03      	add	r3, sp, #12
 8008310:	9300      	str	r3, [sp, #0]
 8008312:	462a      	mov	r2, r5
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <_vfiprintf_r+0x22c>)
 8008316:	a904      	add	r1, sp, #16
 8008318:	4630      	mov	r0, r6
 800831a:	f7fd fe29 	bl	8005f70 <_printf_i>
 800831e:	e7e4      	b.n	80082ea <_vfiprintf_r+0x1ea>
 8008320:	0800889c 	.word	0x0800889c
 8008324:	080088a6 	.word	0x080088a6
 8008328:	08005a29 	.word	0x08005a29
 800832c:	080080dd 	.word	0x080080dd
 8008330:	080088a2 	.word	0x080088a2

08008334 <__swbuf_r>:
 8008334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008336:	460e      	mov	r6, r1
 8008338:	4614      	mov	r4, r2
 800833a:	4605      	mov	r5, r0
 800833c:	b118      	cbz	r0, 8008346 <__swbuf_r+0x12>
 800833e:	6a03      	ldr	r3, [r0, #32]
 8008340:	b90b      	cbnz	r3, 8008346 <__swbuf_r+0x12>
 8008342:	f7fd ffc3 	bl	80062cc <__sinit>
 8008346:	69a3      	ldr	r3, [r4, #24]
 8008348:	60a3      	str	r3, [r4, #8]
 800834a:	89a3      	ldrh	r3, [r4, #12]
 800834c:	071a      	lsls	r2, r3, #28
 800834e:	d525      	bpl.n	800839c <__swbuf_r+0x68>
 8008350:	6923      	ldr	r3, [r4, #16]
 8008352:	b31b      	cbz	r3, 800839c <__swbuf_r+0x68>
 8008354:	6823      	ldr	r3, [r4, #0]
 8008356:	6922      	ldr	r2, [r4, #16]
 8008358:	1a98      	subs	r0, r3, r2
 800835a:	6963      	ldr	r3, [r4, #20]
 800835c:	b2f6      	uxtb	r6, r6
 800835e:	4283      	cmp	r3, r0
 8008360:	4637      	mov	r7, r6
 8008362:	dc04      	bgt.n	800836e <__swbuf_r+0x3a>
 8008364:	4621      	mov	r1, r4
 8008366:	4628      	mov	r0, r5
 8008368:	f7ff fd9e 	bl	8007ea8 <_fflush_r>
 800836c:	b9e0      	cbnz	r0, 80083a8 <__swbuf_r+0x74>
 800836e:	68a3      	ldr	r3, [r4, #8]
 8008370:	3b01      	subs	r3, #1
 8008372:	60a3      	str	r3, [r4, #8]
 8008374:	6823      	ldr	r3, [r4, #0]
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	6022      	str	r2, [r4, #0]
 800837a:	701e      	strb	r6, [r3, #0]
 800837c:	6962      	ldr	r2, [r4, #20]
 800837e:	1c43      	adds	r3, r0, #1
 8008380:	429a      	cmp	r2, r3
 8008382:	d004      	beq.n	800838e <__swbuf_r+0x5a>
 8008384:	89a3      	ldrh	r3, [r4, #12]
 8008386:	07db      	lsls	r3, r3, #31
 8008388:	d506      	bpl.n	8008398 <__swbuf_r+0x64>
 800838a:	2e0a      	cmp	r6, #10
 800838c:	d104      	bne.n	8008398 <__swbuf_r+0x64>
 800838e:	4621      	mov	r1, r4
 8008390:	4628      	mov	r0, r5
 8008392:	f7ff fd89 	bl	8007ea8 <_fflush_r>
 8008396:	b938      	cbnz	r0, 80083a8 <__swbuf_r+0x74>
 8008398:	4638      	mov	r0, r7
 800839a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800839c:	4621      	mov	r1, r4
 800839e:	4628      	mov	r0, r5
 80083a0:	f000 f806 	bl	80083b0 <__swsetup_r>
 80083a4:	2800      	cmp	r0, #0
 80083a6:	d0d5      	beq.n	8008354 <__swbuf_r+0x20>
 80083a8:	f04f 37ff 	mov.w	r7, #4294967295
 80083ac:	e7f4      	b.n	8008398 <__swbuf_r+0x64>
	...

080083b0 <__swsetup_r>:
 80083b0:	b538      	push	{r3, r4, r5, lr}
 80083b2:	4b2a      	ldr	r3, [pc, #168]	; (800845c <__swsetup_r+0xac>)
 80083b4:	4605      	mov	r5, r0
 80083b6:	6818      	ldr	r0, [r3, #0]
 80083b8:	460c      	mov	r4, r1
 80083ba:	b118      	cbz	r0, 80083c4 <__swsetup_r+0x14>
 80083bc:	6a03      	ldr	r3, [r0, #32]
 80083be:	b90b      	cbnz	r3, 80083c4 <__swsetup_r+0x14>
 80083c0:	f7fd ff84 	bl	80062cc <__sinit>
 80083c4:	89a3      	ldrh	r3, [r4, #12]
 80083c6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80083ca:	0718      	lsls	r0, r3, #28
 80083cc:	d422      	bmi.n	8008414 <__swsetup_r+0x64>
 80083ce:	06d9      	lsls	r1, r3, #27
 80083d0:	d407      	bmi.n	80083e2 <__swsetup_r+0x32>
 80083d2:	2309      	movs	r3, #9
 80083d4:	602b      	str	r3, [r5, #0]
 80083d6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80083da:	81a3      	strh	r3, [r4, #12]
 80083dc:	f04f 30ff 	mov.w	r0, #4294967295
 80083e0:	e034      	b.n	800844c <__swsetup_r+0x9c>
 80083e2:	0758      	lsls	r0, r3, #29
 80083e4:	d512      	bpl.n	800840c <__swsetup_r+0x5c>
 80083e6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80083e8:	b141      	cbz	r1, 80083fc <__swsetup_r+0x4c>
 80083ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80083ee:	4299      	cmp	r1, r3
 80083f0:	d002      	beq.n	80083f8 <__swsetup_r+0x48>
 80083f2:	4628      	mov	r0, r5
 80083f4:	f7fe fefe 	bl	80071f4 <_free_r>
 80083f8:	2300      	movs	r3, #0
 80083fa:	6363      	str	r3, [r4, #52]	; 0x34
 80083fc:	89a3      	ldrh	r3, [r4, #12]
 80083fe:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008402:	81a3      	strh	r3, [r4, #12]
 8008404:	2300      	movs	r3, #0
 8008406:	6063      	str	r3, [r4, #4]
 8008408:	6923      	ldr	r3, [r4, #16]
 800840a:	6023      	str	r3, [r4, #0]
 800840c:	89a3      	ldrh	r3, [r4, #12]
 800840e:	f043 0308 	orr.w	r3, r3, #8
 8008412:	81a3      	strh	r3, [r4, #12]
 8008414:	6923      	ldr	r3, [r4, #16]
 8008416:	b94b      	cbnz	r3, 800842c <__swsetup_r+0x7c>
 8008418:	89a3      	ldrh	r3, [r4, #12]
 800841a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800841e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008422:	d003      	beq.n	800842c <__swsetup_r+0x7c>
 8008424:	4621      	mov	r1, r4
 8008426:	4628      	mov	r0, r5
 8008428:	f000 f884 	bl	8008534 <__smakebuf_r>
 800842c:	89a0      	ldrh	r0, [r4, #12]
 800842e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008432:	f010 0301 	ands.w	r3, r0, #1
 8008436:	d00a      	beq.n	800844e <__swsetup_r+0x9e>
 8008438:	2300      	movs	r3, #0
 800843a:	60a3      	str	r3, [r4, #8]
 800843c:	6963      	ldr	r3, [r4, #20]
 800843e:	425b      	negs	r3, r3
 8008440:	61a3      	str	r3, [r4, #24]
 8008442:	6923      	ldr	r3, [r4, #16]
 8008444:	b943      	cbnz	r3, 8008458 <__swsetup_r+0xa8>
 8008446:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800844a:	d1c4      	bne.n	80083d6 <__swsetup_r+0x26>
 800844c:	bd38      	pop	{r3, r4, r5, pc}
 800844e:	0781      	lsls	r1, r0, #30
 8008450:	bf58      	it	pl
 8008452:	6963      	ldrpl	r3, [r4, #20]
 8008454:	60a3      	str	r3, [r4, #8]
 8008456:	e7f4      	b.n	8008442 <__swsetup_r+0x92>
 8008458:	2000      	movs	r0, #0
 800845a:	e7f7      	b.n	800844c <__swsetup_r+0x9c>
 800845c:	20000078 	.word	0x20000078

08008460 <_raise_r>:
 8008460:	291f      	cmp	r1, #31
 8008462:	b538      	push	{r3, r4, r5, lr}
 8008464:	4604      	mov	r4, r0
 8008466:	460d      	mov	r5, r1
 8008468:	d904      	bls.n	8008474 <_raise_r+0x14>
 800846a:	2316      	movs	r3, #22
 800846c:	6003      	str	r3, [r0, #0]
 800846e:	f04f 30ff 	mov.w	r0, #4294967295
 8008472:	bd38      	pop	{r3, r4, r5, pc}
 8008474:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8008476:	b112      	cbz	r2, 800847e <_raise_r+0x1e>
 8008478:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800847c:	b94b      	cbnz	r3, 8008492 <_raise_r+0x32>
 800847e:	4620      	mov	r0, r4
 8008480:	f000 f830 	bl	80084e4 <_getpid_r>
 8008484:	462a      	mov	r2, r5
 8008486:	4601      	mov	r1, r0
 8008488:	4620      	mov	r0, r4
 800848a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800848e:	f000 b817 	b.w	80084c0 <_kill_r>
 8008492:	2b01      	cmp	r3, #1
 8008494:	d00a      	beq.n	80084ac <_raise_r+0x4c>
 8008496:	1c59      	adds	r1, r3, #1
 8008498:	d103      	bne.n	80084a2 <_raise_r+0x42>
 800849a:	2316      	movs	r3, #22
 800849c:	6003      	str	r3, [r0, #0]
 800849e:	2001      	movs	r0, #1
 80084a0:	e7e7      	b.n	8008472 <_raise_r+0x12>
 80084a2:	2400      	movs	r4, #0
 80084a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80084a8:	4628      	mov	r0, r5
 80084aa:	4798      	blx	r3
 80084ac:	2000      	movs	r0, #0
 80084ae:	e7e0      	b.n	8008472 <_raise_r+0x12>

080084b0 <raise>:
 80084b0:	4b02      	ldr	r3, [pc, #8]	; (80084bc <raise+0xc>)
 80084b2:	4601      	mov	r1, r0
 80084b4:	6818      	ldr	r0, [r3, #0]
 80084b6:	f7ff bfd3 	b.w	8008460 <_raise_r>
 80084ba:	bf00      	nop
 80084bc:	20000078 	.word	0x20000078

080084c0 <_kill_r>:
 80084c0:	b538      	push	{r3, r4, r5, lr}
 80084c2:	4d07      	ldr	r5, [pc, #28]	; (80084e0 <_kill_r+0x20>)
 80084c4:	2300      	movs	r3, #0
 80084c6:	4604      	mov	r4, r0
 80084c8:	4608      	mov	r0, r1
 80084ca:	4611      	mov	r1, r2
 80084cc:	602b      	str	r3, [r5, #0]
 80084ce:	f7fa f819 	bl	8002504 <_kill>
 80084d2:	1c43      	adds	r3, r0, #1
 80084d4:	d102      	bne.n	80084dc <_kill_r+0x1c>
 80084d6:	682b      	ldr	r3, [r5, #0]
 80084d8:	b103      	cbz	r3, 80084dc <_kill_r+0x1c>
 80084da:	6023      	str	r3, [r4, #0]
 80084dc:	bd38      	pop	{r3, r4, r5, pc}
 80084de:	bf00      	nop
 80084e0:	20000514 	.word	0x20000514

080084e4 <_getpid_r>:
 80084e4:	f7fa b806 	b.w	80024f4 <_getpid>

080084e8 <__swhatbuf_r>:
 80084e8:	b570      	push	{r4, r5, r6, lr}
 80084ea:	460c      	mov	r4, r1
 80084ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084f0:	2900      	cmp	r1, #0
 80084f2:	b096      	sub	sp, #88	; 0x58
 80084f4:	4615      	mov	r5, r2
 80084f6:	461e      	mov	r6, r3
 80084f8:	da0d      	bge.n	8008516 <__swhatbuf_r+0x2e>
 80084fa:	89a3      	ldrh	r3, [r4, #12]
 80084fc:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008500:	f04f 0100 	mov.w	r1, #0
 8008504:	bf0c      	ite	eq
 8008506:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800850a:	2340      	movne	r3, #64	; 0x40
 800850c:	2000      	movs	r0, #0
 800850e:	6031      	str	r1, [r6, #0]
 8008510:	602b      	str	r3, [r5, #0]
 8008512:	b016      	add	sp, #88	; 0x58
 8008514:	bd70      	pop	{r4, r5, r6, pc}
 8008516:	466a      	mov	r2, sp
 8008518:	f000 f848 	bl	80085ac <_fstat_r>
 800851c:	2800      	cmp	r0, #0
 800851e:	dbec      	blt.n	80084fa <__swhatbuf_r+0x12>
 8008520:	9901      	ldr	r1, [sp, #4]
 8008522:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8008526:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800852a:	4259      	negs	r1, r3
 800852c:	4159      	adcs	r1, r3
 800852e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008532:	e7eb      	b.n	800850c <__swhatbuf_r+0x24>

08008534 <__smakebuf_r>:
 8008534:	898b      	ldrh	r3, [r1, #12]
 8008536:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008538:	079d      	lsls	r5, r3, #30
 800853a:	4606      	mov	r6, r0
 800853c:	460c      	mov	r4, r1
 800853e:	d507      	bpl.n	8008550 <__smakebuf_r+0x1c>
 8008540:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008544:	6023      	str	r3, [r4, #0]
 8008546:	6123      	str	r3, [r4, #16]
 8008548:	2301      	movs	r3, #1
 800854a:	6163      	str	r3, [r4, #20]
 800854c:	b002      	add	sp, #8
 800854e:	bd70      	pop	{r4, r5, r6, pc}
 8008550:	ab01      	add	r3, sp, #4
 8008552:	466a      	mov	r2, sp
 8008554:	f7ff ffc8 	bl	80084e8 <__swhatbuf_r>
 8008558:	9900      	ldr	r1, [sp, #0]
 800855a:	4605      	mov	r5, r0
 800855c:	4630      	mov	r0, r6
 800855e:	f7fe febd 	bl	80072dc <_malloc_r>
 8008562:	b948      	cbnz	r0, 8008578 <__smakebuf_r+0x44>
 8008564:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008568:	059a      	lsls	r2, r3, #22
 800856a:	d4ef      	bmi.n	800854c <__smakebuf_r+0x18>
 800856c:	f023 0303 	bic.w	r3, r3, #3
 8008570:	f043 0302 	orr.w	r3, r3, #2
 8008574:	81a3      	strh	r3, [r4, #12]
 8008576:	e7e3      	b.n	8008540 <__smakebuf_r+0xc>
 8008578:	89a3      	ldrh	r3, [r4, #12]
 800857a:	6020      	str	r0, [r4, #0]
 800857c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008580:	81a3      	strh	r3, [r4, #12]
 8008582:	9b00      	ldr	r3, [sp, #0]
 8008584:	6163      	str	r3, [r4, #20]
 8008586:	9b01      	ldr	r3, [sp, #4]
 8008588:	6120      	str	r0, [r4, #16]
 800858a:	b15b      	cbz	r3, 80085a4 <__smakebuf_r+0x70>
 800858c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008590:	4630      	mov	r0, r6
 8008592:	f000 f81d 	bl	80085d0 <_isatty_r>
 8008596:	b128      	cbz	r0, 80085a4 <__smakebuf_r+0x70>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f023 0303 	bic.w	r3, r3, #3
 800859e:	f043 0301 	orr.w	r3, r3, #1
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	89a3      	ldrh	r3, [r4, #12]
 80085a6:	431d      	orrs	r5, r3
 80085a8:	81a5      	strh	r5, [r4, #12]
 80085aa:	e7cf      	b.n	800854c <__smakebuf_r+0x18>

080085ac <_fstat_r>:
 80085ac:	b538      	push	{r3, r4, r5, lr}
 80085ae:	4d07      	ldr	r5, [pc, #28]	; (80085cc <_fstat_r+0x20>)
 80085b0:	2300      	movs	r3, #0
 80085b2:	4604      	mov	r4, r0
 80085b4:	4608      	mov	r0, r1
 80085b6:	4611      	mov	r1, r2
 80085b8:	602b      	str	r3, [r5, #0]
 80085ba:	f7fa f802 	bl	80025c2 <_fstat>
 80085be:	1c43      	adds	r3, r0, #1
 80085c0:	d102      	bne.n	80085c8 <_fstat_r+0x1c>
 80085c2:	682b      	ldr	r3, [r5, #0]
 80085c4:	b103      	cbz	r3, 80085c8 <_fstat_r+0x1c>
 80085c6:	6023      	str	r3, [r4, #0]
 80085c8:	bd38      	pop	{r3, r4, r5, pc}
 80085ca:	bf00      	nop
 80085cc:	20000514 	.word	0x20000514

080085d0 <_isatty_r>:
 80085d0:	b538      	push	{r3, r4, r5, lr}
 80085d2:	4d06      	ldr	r5, [pc, #24]	; (80085ec <_isatty_r+0x1c>)
 80085d4:	2300      	movs	r3, #0
 80085d6:	4604      	mov	r4, r0
 80085d8:	4608      	mov	r0, r1
 80085da:	602b      	str	r3, [r5, #0]
 80085dc:	f7fa f801 	bl	80025e2 <_isatty>
 80085e0:	1c43      	adds	r3, r0, #1
 80085e2:	d102      	bne.n	80085ea <_isatty_r+0x1a>
 80085e4:	682b      	ldr	r3, [r5, #0]
 80085e6:	b103      	cbz	r3, 80085ea <_isatty_r+0x1a>
 80085e8:	6023      	str	r3, [r4, #0]
 80085ea:	bd38      	pop	{r3, r4, r5, pc}
 80085ec:	20000514 	.word	0x20000514

080085f0 <_init>:
 80085f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085f2:	bf00      	nop
 80085f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80085f6:	bc08      	pop	{r3}
 80085f8:	469e      	mov	lr, r3
 80085fa:	4770      	bx	lr

080085fc <_fini>:
 80085fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085fe:	bf00      	nop
 8008600:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008602:	bc08      	pop	{r3}
 8008604:	469e      	mov	lr, r3
 8008606:	4770      	bx	lr
