{"vcs1":{"timestamp_begin":1750915758.181662877, "rt":0.32, "ut":0.20, "st":0.07}}
{"vcselab":{"timestamp_begin":1750915758.576893180, "rt":0.20, "ut":0.11, "st":0.06}}
{"link":{"timestamp_begin":1750915758.834012221, "rt":0.09, "ut":0.05, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750915757.868920209}
{"VCS_COMP_START_TIME": 1750915757.868920209}
{"VCS_COMP_END_TIME": 1750915759.181918926}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/100ps"}
{"vcs1": {"peak_mem": 2563570}}
{"stitch_vcselab": {"peak_mem": 2563610}}
