# //  Questa Sim-64
# //  Version 2021.1 win64 Jan 19 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:48:10 on Jul 16,2025
# vlog -reportprogress 300 -f src_files.list 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module BranchModule
# -- Compiling module ControlUnit
# -- Compiling module DataMemory
# -- Compiling module InstructionMemory
# -- Compiling module PC
# -- Compiling module ADD4
# -- Compiling module RegisterFile
# -- Compiling module ImmGen
# -- Compiling module TopModule
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:48:10 on Jul 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.tb 
# Start time: 12:48:10 on Jul 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TopModule(fast)
# Loading work.PC(fast)
# Loading work.ADD4(fast)
# Loading work.BranchModule(fast)
# Loading work.InstructionMemory(fast)
# Loading work.RegisterFile(fast)
# Loading work.ImmGen(fast)
# Loading work.ControlUnit(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.DataMemory(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (6) for port 'Opcode'. The port definition is at: ControlUnit.v(2).
#    Time: 0 ns  Iteration: 0  Instance: /tb/DUT/CU File: TopModule.v Line: 37
# ** Note: $stop    : tb.v(43)
#    Time: 70 ns  Iteration: 1  Instance: /tb
# Break in Module tb at tb.v line 43
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# QuestaSim-64 vlog 2021.1 Compiler 2021.01 Jan 19 2021
# Start time: 12:50:00 on Jul 16,2025
# vlog -reportprogress 300 -f src_files.list 
# -- Compiling module ALU
# -- Compiling module ALU_Control
# -- Compiling module BranchModule
# -- Compiling module ControlUnit
# -- Compiling module DataMemory
# -- Compiling module InstructionMemory
# -- Compiling module PC
# -- Compiling module ADD4
# -- Compiling module RegisterFile
# -- Compiling module ImmGen
# -- Compiling module TopModule
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 12:50:00 on Jul 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:50:02 on Jul 16,2025, Elapsed time: 0:01:52
# Errors: 0, Warnings: 1
# vsim -voptargs="+acc" work.tb 
# Start time: 12:50:02 on Jul 16,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.TopModule(fast)
# Loading work.PC(fast)
# Loading work.ADD4(fast)
# Loading work.BranchModule(fast)
# Loading work.InstructionMemory(fast)
# Loading work.RegisterFile(fast)
# Loading work.ImmGen(fast)
# Loading work.ControlUnit(fast)
# Loading work.ALU_Control(fast)
# Loading work.ALU(fast)
# Loading work.DataMemory(fast)
# ** Note: $stop    : tb.v(43)
#    Time: 70 ns  Iteration: 1  Instance: /tb
# Break in Module tb at tb.v line 43
