$date
	Wed Dec  6 13:18:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! simulation_test_status [3:0] $end
$var wire 4 " simulation_test_result [3:0] $end
$var reg 4 # test_arg_A [3:0] $end
$var reg 4 $ test_arg_B [3:0] $end
$var reg 1 % test_clk $end
$var reg 2 & test_op [1:0] $end
$var reg 1 ' test_reset $end
$scope module alu_model_simulation $end
$var wire 4 ( i_arg_A [3:0] $end
$var wire 4 ) i_arg_B [3:0] $end
$var wire 1 % i_clk $end
$var wire 2 * i_op [1:0] $end
$var wire 1 ' i_reset $end
$var reg 4 + comp_A [3:0] $end
$var reg 4 , comp_B [3:0] $end
$var reg 4 - o_result [3:0] $end
$var reg 4 . o_status [3:0] $end
$var reg 1 / sign_A2 $end
$var reg 1 0 sign_B2 $end
$var reg 4 1 temp_B [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
x0
x/
bx .
bx -
bx ,
bx +
b0 *
b1 )
b11 (
1'
b0 &
0%
b1 $
b11 #
bx "
bx !
$end
#1
b1 "
b1 -
b10 1
b0 !
b0 .
1%
#2
b1111 $
b1111 )
0%
#3
b101 "
b101 -
b1110 1
1%
#4
b10 $
b10 )
b100 #
b100 (
0%
#5
b0 "
b0 -
b100 1
1%
#6
b111 #
b111 (
0%
#7
b11 "
b11 -
1%
#8
b11 $
b11 )
b100 #
b100 (
0%
#9
b1110 "
b1110 -
b110 1
1%
#10
b1110 $
b1110 )
b1100 #
b1100 (
0%
#11
b0 "
b0 -
b1100 1
1%
#12
b11 $
b11 )
b10 #
b10 (
0%
#13
b1100 "
b1100 -
b110 1
1%
#14
b10 $
b10 )
0%
#15
b1110 "
b1110 -
b100 1
1%
#16
b11 $
b11 )
b11 #
b11 (
0%
#17
b1101 "
b1101 -
b110 1
1%
#18
b101 $
b101 )
0%
b1 &
b1 *
#19
b1 "
b1 -
1%
#20
b100 $
b100 )
b111 #
b111 (
0%
#21
b0 "
b0 -
1%
#22
b11 $
b11 )
b1100 #
b1100 (
0%
#23
b1 "
b1 -
1%
#24
b1101 $
b1101 )
b1101 #
b1101 (
0%
#25
b0 "
b0 -
1%
#26
b1011 $
b1011 )
b100 #
b100 (
0%
#27
1%
#28
b11 $
b11 )
b10 #
b10 (
0%
b10 &
b10 *
#29
b111 "
b111 -
10
0/
1%
#30
b1011 #
b1011 (
0%
b11 &
b11 *
#31
b1101 "
b1101 -
1%
#32
b0 #
b0 (
0%
#33
b0 "
b0 -
1%
#34
b1001 #
b1001 (
0%
#35
b1111 "
b1111 -
1%
#36
b11 #
b11 (
0%
#37
b11 "
b11 -
1%
#38
