
MINI_SDV_SYSTEM_SUB_MCU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000068  00800100  00001534  000015c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001534  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000017  00800168  00800168  00001630  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001630  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  0000168c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000000e0  00000000  00000000  000016c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000029cc  00000000  00000000  000017a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000b26  00000000  00000000  00004174  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011bb  00000000  00000000  00004c9a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000026c  00000000  00000000  00005e58  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000090e  00000000  00000000  000060c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000245d  00000000  00000000  000069d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00008e2f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	45 c0       	rjmp	.+138    	; 0x8c <__ctors_end>
       2:	00 00       	nop
       4:	61 c0       	rjmp	.+194    	; 0xc8 <__bad_interrupt>
       6:	00 00       	nop
       8:	5f c0       	rjmp	.+190    	; 0xc8 <__bad_interrupt>
       a:	00 00       	nop
       c:	5d c0       	rjmp	.+186    	; 0xc8 <__bad_interrupt>
       e:	00 00       	nop
      10:	5b c0       	rjmp	.+182    	; 0xc8 <__bad_interrupt>
      12:	00 00       	nop
      14:	59 c0       	rjmp	.+178    	; 0xc8 <__bad_interrupt>
      16:	00 00       	nop
      18:	57 c0       	rjmp	.+174    	; 0xc8 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	55 c0       	rjmp	.+170    	; 0xc8 <__bad_interrupt>
      1e:	00 00       	nop
      20:	53 c0       	rjmp	.+166    	; 0xc8 <__bad_interrupt>
      22:	00 00       	nop
      24:	69 c4       	rjmp	.+2258   	; 0x8f8 <__vector_9>
      26:	00 00       	nop
      28:	4f c0       	rjmp	.+158    	; 0xc8 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	4d c0       	rjmp	.+154    	; 0xc8 <__bad_interrupt>
      2e:	00 00       	nop
      30:	4b c0       	rjmp	.+150    	; 0xc8 <__bad_interrupt>
      32:	00 00       	nop
      34:	49 c0       	rjmp	.+146    	; 0xc8 <__bad_interrupt>
      36:	00 00       	nop
      38:	47 c0       	rjmp	.+142    	; 0xc8 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	38 c4       	rjmp	.+2160   	; 0x8ae <__vector_15>
      3e:	00 00       	nop
      40:	43 c0       	rjmp	.+134    	; 0xc8 <__bad_interrupt>
      42:	00 00       	nop
      44:	41 c0       	rjmp	.+130    	; 0xc8 <__bad_interrupt>
      46:	00 00       	nop
      48:	02 c4       	rjmp	.+2052   	; 0x84e <__vector_18>
      4a:	00 00       	nop
      4c:	d8 c3       	rjmp	.+1968   	; 0x7fe <__vector_19>
      4e:	00 00       	nop
      50:	3b c0       	rjmp	.+118    	; 0xc8 <__bad_interrupt>
      52:	00 00       	nop
      54:	39 c0       	rjmp	.+114    	; 0xc8 <__bad_interrupt>
      56:	00 00       	nop
      58:	37 c0       	rjmp	.+110    	; 0xc8 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	35 c0       	rjmp	.+106    	; 0xc8 <__bad_interrupt>
      5e:	00 00       	nop
      60:	33 c0       	rjmp	.+102    	; 0xc8 <__bad_interrupt>
      62:	00 00       	nop
      64:	31 c0       	rjmp	.+98     	; 0xc8 <__bad_interrupt>
      66:	00 00       	nop
      68:	2f c0       	rjmp	.+94     	; 0xc8 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	2d c0       	rjmp	.+90     	; 0xc8 <__bad_interrupt>
      6e:	00 00       	nop
      70:	2b c0       	rjmp	.+86     	; 0xc8 <__bad_interrupt>
      72:	00 00       	nop
      74:	29 c0       	rjmp	.+82     	; 0xc8 <__bad_interrupt>
      76:	00 00       	nop
      78:	27 c0       	rjmp	.+78     	; 0xc8 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	25 c0       	rjmp	.+74     	; 0xc8 <__bad_interrupt>
      7e:	00 00       	nop
      80:	23 c0       	rjmp	.+70     	; 0xc8 <__bad_interrupt>
      82:	00 00       	nop
      84:	21 c0       	rjmp	.+66     	; 0xc8 <__bad_interrupt>
      86:	00 00       	nop
      88:	1f c0       	rjmp	.+62     	; 0xc8 <__bad_interrupt>
	...

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	11 e0       	ldi	r17, 0x01	; 1
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 e3       	ldi	r30, 0x34	; 52
      a0:	f5 e1       	ldi	r31, 0x15	; 21
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 36       	cpi	r26, 0x68	; 104
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	21 e0       	ldi	r18, 0x01	; 1
      b4:	a8 e6       	ldi	r26, 0x68	; 104
      b6:	b1 e0       	ldi	r27, 0x01	; 1
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	af 37       	cpi	r26, 0x7F	; 127
      be:	b2 07       	cpc	r27, r18
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	d7 d4       	rcall	.+2478   	; 0xa72 <main>
      c4:	0c 94 98 0a 	jmp	0x1530	; 0x1530 <_exit>

000000c8 <__bad_interrupt>:
      c8:	9b cf       	rjmp	.-202    	; 0x0 <__vectors>

000000ca <usart0_init>:
		break;
		default:
		return -1;
	}
	return 0;
}
      ca:	10 92 90 00 	sts	0x0090, r1	; 0x800090 <__TEXT_REGION_LENGTH__+0x7e0090>
      ce:	87 e1       	ldi	r24, 0x17	; 23
      d0:	89 b9       	out	0x09, r24	; 9
      d2:	1b b8       	out	0x0b, r1	; 11
      d4:	88 e9       	ldi	r24, 0x98	; 152
      d6:	8a b9       	out	0x0a, r24	; 10
      d8:	86 e0       	ldi	r24, 0x06	; 6
      da:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <__TEXT_REGION_LENGTH__+0x7e0095>
      de:	08 95       	ret

000000e0 <buz_calc_half_ticks>:
      e0:	0f 93       	push	r16
      e2:	1f 93       	push	r17
      e4:	00 97       	sbiw	r24, 0x00	; 0
      e6:	29 f1       	breq	.+74     	; 0x132 <buz_calc_half_ticks+0x52>
      e8:	8c 01       	movw	r16, r24
      ea:	20 e0       	ldi	r18, 0x00	; 0
      ec:	30 e0       	ldi	r19, 0x00	; 0
      ee:	c9 01       	movw	r24, r18
      f0:	b8 01       	movw	r22, r16
      f2:	60 5f       	subi	r22, 0xF0	; 240
      f4:	78 4d       	sbci	r23, 0xD8	; 216
      f6:	8f 4f       	sbci	r24, 0xFF	; 255
      f8:	9f 4f       	sbci	r25, 0xFF	; 255
      fa:	a9 01       	movw	r20, r18
      fc:	98 01       	movw	r18, r16
      fe:	22 0f       	add	r18, r18
     100:	33 1f       	adc	r19, r19
     102:	44 1f       	adc	r20, r20
     104:	55 1f       	adc	r21, r21
     106:	17 d7       	rcall	.+3630   	; 0xf36 <__udivmodsi4>
     108:	21 15       	cp	r18, r1
     10a:	31 05       	cpc	r19, r1
     10c:	41 05       	cpc	r20, r1
     10e:	51 05       	cpc	r21, r1
     110:	21 f4       	brne	.+8      	; 0x11a <buz_calc_half_ticks+0x3a>
     112:	21 e0       	ldi	r18, 0x01	; 1
     114:	30 e0       	ldi	r19, 0x00	; 0
     116:	40 e0       	ldi	r20, 0x00	; 0
     118:	50 e0       	ldi	r21, 0x00	; 0
     11a:	21 36       	cpi	r18, 0x61	; 97
     11c:	8a ee       	ldi	r24, 0xEA	; 234
     11e:	38 07       	cpc	r19, r24
     120:	41 05       	cpc	r20, r1
     122:	51 05       	cpc	r21, r1
     124:	20 f0       	brcs	.+8      	; 0x12e <buz_calc_half_ticks+0x4e>
     126:	20 e6       	ldi	r18, 0x60	; 96
     128:	3a ee       	ldi	r19, 0xEA	; 234
     12a:	40 e0       	ldi	r20, 0x00	; 0
     12c:	50 e0       	ldi	r21, 0x00	; 0
     12e:	c9 01       	movw	r24, r18
     130:	02 c0       	rjmp	.+4      	; 0x136 <buz_calc_half_ticks+0x56>
     132:	80 e0       	ldi	r24, 0x00	; 0
     134:	90 e0       	ldi	r25, 0x00	; 0
     136:	1f 91       	pop	r17
     138:	0f 91       	pop	r16
     13a:	08 95       	ret

0000013c <SRF02_i2C_Write>:
     13c:	94 ea       	ldi	r25, 0xA4	; 164
     13e:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     142:	20 e0       	ldi	r18, 0x00	; 0
     144:	30 e0       	ldi	r19, 0x00	; 0
     146:	06 c0       	rjmp	.+12     	; 0x154 <SRF02_i2C_Write+0x18>
     148:	f9 01       	movw	r30, r18
     14a:	31 96       	adiw	r30, 0x01	; 1
     14c:	21 3d       	cpi	r18, 0xD1	; 209
     14e:	37 40       	sbci	r19, 0x07	; 7
     150:	38 f4       	brcc	.+14     	; 0x160 <SRF02_i2C_Write+0x24>
     152:	9f 01       	movw	r18, r30
     154:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     158:	99 23       	and	r25, r25
     15a:	b4 f7       	brge	.-20     	; 0x148 <SRF02_i2C_Write+0xc>
     15c:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     160:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     164:	84 e8       	ldi	r24, 0x84	; 132
     166:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     16a:	80 e0       	ldi	r24, 0x00	; 0
     16c:	90 e0       	ldi	r25, 0x00	; 0
     16e:	07 c0       	rjmp	.+14     	; 0x17e <SRF02_i2C_Write+0x42>
     170:	9c 01       	movw	r18, r24
     172:	2f 5f       	subi	r18, 0xFF	; 255
     174:	3f 4f       	sbci	r19, 0xFF	; 255
     176:	81 3d       	cpi	r24, 0xD1	; 209
     178:	97 40       	sbci	r25, 0x07	; 7
     17a:	60 f4       	brcc	.+24     	; 0x194 <SRF02_i2C_Write+0x58>
     17c:	c9 01       	movw	r24, r18
     17e:	20 91 74 00 	lds	r18, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     182:	22 23       	and	r18, r18
     184:	ac f7       	brge	.-22     	; 0x170 <SRF02_i2C_Write+0x34>
     186:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     18a:	88 7f       	andi	r24, 0xF8	; 248
     18c:	88 31       	cpi	r24, 0x18	; 24
     18e:	21 f0       	breq	.+8      	; 0x198 <SRF02_i2C_Write+0x5c>
     190:	82 e0       	ldi	r24, 0x02	; 2
     192:	03 c0       	rjmp	.+6      	; 0x19a <SRF02_i2C_Write+0x5e>
     194:	81 e0       	ldi	r24, 0x01	; 1
     196:	01 c0       	rjmp	.+2      	; 0x19a <SRF02_i2C_Write+0x5e>
     198:	80 e0       	ldi	r24, 0x00	; 0
     19a:	81 11       	cpse	r24, r1
     19c:	3d c0       	rjmp	.+122    	; 0x218 <SRF02_i2C_Write+0xdc>
     19e:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1a2:	94 e8       	ldi	r25, 0x84	; 132
     1a4:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1a8:	20 e0       	ldi	r18, 0x00	; 0
     1aa:	30 e0       	ldi	r19, 0x00	; 0
     1ac:	07 c0       	rjmp	.+14     	; 0x1bc <SRF02_i2C_Write+0x80>
     1ae:	b9 01       	movw	r22, r18
     1b0:	6f 5f       	subi	r22, 0xFF	; 255
     1b2:	7f 4f       	sbci	r23, 0xFF	; 255
     1b4:	21 3d       	cpi	r18, 0xD1	; 209
     1b6:	37 40       	sbci	r19, 0x07	; 7
     1b8:	60 f4       	brcc	.+24     	; 0x1d2 <SRF02_i2C_Write+0x96>
     1ba:	9b 01       	movw	r18, r22
     1bc:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1c0:	99 23       	and	r25, r25
     1c2:	ac f7       	brge	.-22     	; 0x1ae <SRF02_i2C_Write+0x72>
     1c4:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     1c8:	98 7f       	andi	r25, 0xF8	; 248
     1ca:	98 32       	cpi	r25, 0x28	; 40
     1cc:	19 f0       	breq	.+6      	; 0x1d4 <SRF02_i2C_Write+0x98>
     1ce:	82 e0       	ldi	r24, 0x02	; 2
     1d0:	01 c0       	rjmp	.+2      	; 0x1d4 <SRF02_i2C_Write+0x98>
     1d2:	81 e0       	ldi	r24, 0x01	; 1
     1d4:	81 11       	cpse	r24, r1
     1d6:	20 c0       	rjmp	.+64     	; 0x218 <SRF02_i2C_Write+0xdc>
     1d8:	40 93 73 00 	sts	0x0073, r20	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     1dc:	94 e8       	ldi	r25, 0x84	; 132
     1de:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1e2:	20 e0       	ldi	r18, 0x00	; 0
     1e4:	30 e0       	ldi	r19, 0x00	; 0
     1e6:	07 c0       	rjmp	.+14     	; 0x1f6 <SRF02_i2C_Write+0xba>
     1e8:	a9 01       	movw	r20, r18
     1ea:	4f 5f       	subi	r20, 0xFF	; 255
     1ec:	5f 4f       	sbci	r21, 0xFF	; 255
     1ee:	21 3d       	cpi	r18, 0xD1	; 209
     1f0:	37 40       	sbci	r19, 0x07	; 7
     1f2:	60 f4       	brcc	.+24     	; 0x20c <SRF02_i2C_Write+0xd0>
     1f4:	9a 01       	movw	r18, r20
     1f6:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     1fa:	99 23       	and	r25, r25
     1fc:	ac f7       	brge	.-22     	; 0x1e8 <SRF02_i2C_Write+0xac>
     1fe:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     202:	98 7f       	andi	r25, 0xF8	; 248
     204:	98 32       	cpi	r25, 0x28	; 40
     206:	19 f0       	breq	.+6      	; 0x20e <SRF02_i2C_Write+0xd2>
     208:	82 e0       	ldi	r24, 0x02	; 2
     20a:	01 c0       	rjmp	.+2      	; 0x20e <SRF02_i2C_Write+0xd2>
     20c:	81 e0       	ldi	r24, 0x01	; 1
     20e:	81 11       	cpse	r24, r1
     210:	03 c0       	rjmp	.+6      	; 0x218 <SRF02_i2C_Write+0xdc>
     212:	94 e9       	ldi	r25, 0x94	; 148
     214:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     218:	08 95       	ret

0000021a <SRF02_i2C_Read>:
     21a:	94 ea       	ldi	r25, 0xA4	; 164
     21c:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     220:	20 e0       	ldi	r18, 0x00	; 0
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	06 c0       	rjmp	.+12     	; 0x232 <SRF02_i2C_Read+0x18>
     226:	f9 01       	movw	r30, r18
     228:	31 96       	adiw	r30, 0x01	; 1
     22a:	21 3d       	cpi	r18, 0xD1	; 209
     22c:	37 40       	sbci	r19, 0x07	; 7
     22e:	38 f4       	brcc	.+14     	; 0x23e <SRF02_i2C_Read+0x24>
     230:	9f 01       	movw	r18, r30
     232:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     236:	99 23       	and	r25, r25
     238:	b4 f7       	brge	.-20     	; 0x226 <SRF02_i2C_Read+0xc>
     23a:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     23e:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     242:	94 e8       	ldi	r25, 0x84	; 132
     244:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     248:	20 e0       	ldi	r18, 0x00	; 0
     24a:	30 e0       	ldi	r19, 0x00	; 0
     24c:	06 c0       	rjmp	.+12     	; 0x25a <SRF02_i2C_Read+0x40>
     24e:	f9 01       	movw	r30, r18
     250:	31 96       	adiw	r30, 0x01	; 1
     252:	21 3d       	cpi	r18, 0xD1	; 209
     254:	37 40       	sbci	r19, 0x07	; 7
     256:	60 f4       	brcc	.+24     	; 0x270 <SRF02_i2C_Read+0x56>
     258:	9f 01       	movw	r18, r30
     25a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     25e:	99 23       	and	r25, r25
     260:	b4 f7       	brge	.-20     	; 0x24e <SRF02_i2C_Read+0x34>
     262:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     266:	98 7f       	andi	r25, 0xF8	; 248
     268:	98 31       	cpi	r25, 0x18	; 24
     26a:	21 f0       	breq	.+8      	; 0x274 <SRF02_i2C_Read+0x5a>
     26c:	e2 e0       	ldi	r30, 0x02	; 2
     26e:	03 c0       	rjmp	.+6      	; 0x276 <SRF02_i2C_Read+0x5c>
     270:	e1 e0       	ldi	r30, 0x01	; 1
     272:	01 c0       	rjmp	.+2      	; 0x276 <SRF02_i2C_Read+0x5c>
     274:	e0 e0       	ldi	r30, 0x00	; 0
     276:	e1 11       	cpse	r30, r1
     278:	7b c0       	rjmp	.+246    	; 0x370 <SRF02_i2C_Read+0x156>
     27a:	60 93 73 00 	sts	0x0073, r22	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     27e:	94 e8       	ldi	r25, 0x84	; 132
     280:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     284:	20 e0       	ldi	r18, 0x00	; 0
     286:	30 e0       	ldi	r19, 0x00	; 0
     288:	07 c0       	rjmp	.+14     	; 0x298 <SRF02_i2C_Read+0x7e>
     28a:	b9 01       	movw	r22, r18
     28c:	6f 5f       	subi	r22, 0xFF	; 255
     28e:	7f 4f       	sbci	r23, 0xFF	; 255
     290:	21 3d       	cpi	r18, 0xD1	; 209
     292:	37 40       	sbci	r19, 0x07	; 7
     294:	60 f4       	brcc	.+24     	; 0x2ae <SRF02_i2C_Read+0x94>
     296:	9b 01       	movw	r18, r22
     298:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     29c:	99 23       	and	r25, r25
     29e:	ac f7       	brge	.-22     	; 0x28a <SRF02_i2C_Read+0x70>
     2a0:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2a4:	98 7f       	andi	r25, 0xF8	; 248
     2a6:	98 32       	cpi	r25, 0x28	; 40
     2a8:	19 f0       	breq	.+6      	; 0x2b0 <SRF02_i2C_Read+0x96>
     2aa:	e2 e0       	ldi	r30, 0x02	; 2
     2ac:	01 c0       	rjmp	.+2      	; 0x2b0 <SRF02_i2C_Read+0x96>
     2ae:	e1 e0       	ldi	r30, 0x01	; 1
     2b0:	e1 11       	cpse	r30, r1
     2b2:	5e c0       	rjmp	.+188    	; 0x370 <SRF02_i2C_Read+0x156>
     2b4:	94 ea       	ldi	r25, 0xA4	; 164
     2b6:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2ba:	20 e0       	ldi	r18, 0x00	; 0
     2bc:	30 e0       	ldi	r19, 0x00	; 0
     2be:	07 c0       	rjmp	.+14     	; 0x2ce <SRF02_i2C_Read+0xb4>
     2c0:	b9 01       	movw	r22, r18
     2c2:	6f 5f       	subi	r22, 0xFF	; 255
     2c4:	7f 4f       	sbci	r23, 0xFF	; 255
     2c6:	21 3d       	cpi	r18, 0xD1	; 209
     2c8:	37 40       	sbci	r19, 0x07	; 7
     2ca:	60 f4       	brcc	.+24     	; 0x2e4 <SRF02_i2C_Read+0xca>
     2cc:	9b 01       	movw	r18, r22
     2ce:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2d2:	99 23       	and	r25, r25
     2d4:	ac f7       	brge	.-22     	; 0x2c0 <SRF02_i2C_Read+0xa6>
     2d6:	90 91 71 00 	lds	r25, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     2da:	98 7f       	andi	r25, 0xF8	; 248
     2dc:	90 31       	cpi	r25, 0x10	; 16
     2de:	19 f0       	breq	.+6      	; 0x2e6 <SRF02_i2C_Read+0xcc>
     2e0:	e2 e0       	ldi	r30, 0x02	; 2
     2e2:	01 c0       	rjmp	.+2      	; 0x2e6 <SRF02_i2C_Read+0xcc>
     2e4:	e1 e0       	ldi	r30, 0x01	; 1
     2e6:	e1 11       	cpse	r30, r1
     2e8:	43 c0       	rjmp	.+134    	; 0x370 <SRF02_i2C_Read+0x156>
     2ea:	81 60       	ori	r24, 0x01	; 1
     2ec:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     2f0:	84 e8       	ldi	r24, 0x84	; 132
     2f2:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     2f6:	20 e0       	ldi	r18, 0x00	; 0
     2f8:	30 e0       	ldi	r19, 0x00	; 0
     2fa:	07 c0       	rjmp	.+14     	; 0x30a <SRF02_i2C_Read+0xf0>
     2fc:	b9 01       	movw	r22, r18
     2fe:	6f 5f       	subi	r22, 0xFF	; 255
     300:	7f 4f       	sbci	r23, 0xFF	; 255
     302:	21 3d       	cpi	r18, 0xD1	; 209
     304:	37 40       	sbci	r19, 0x07	; 7
     306:	60 f4       	brcc	.+24     	; 0x320 <SRF02_i2C_Read+0x106>
     308:	9b 01       	movw	r18, r22
     30a:	90 91 74 00 	lds	r25, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     30e:	99 23       	and	r25, r25
     310:	ac f7       	brge	.-22     	; 0x2fc <SRF02_i2C_Read+0xe2>
     312:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     316:	88 7f       	andi	r24, 0xF8	; 248
     318:	80 34       	cpi	r24, 0x40	; 64
     31a:	19 f0       	breq	.+6      	; 0x322 <SRF02_i2C_Read+0x108>
     31c:	e2 e0       	ldi	r30, 0x02	; 2
     31e:	01 c0       	rjmp	.+2      	; 0x322 <SRF02_i2C_Read+0x108>
     320:	e1 e0       	ldi	r30, 0x01	; 1
     322:	e1 11       	cpse	r30, r1
     324:	25 c0       	rjmp	.+74     	; 0x370 <SRF02_i2C_Read+0x156>
     326:	84 e8       	ldi	r24, 0x84	; 132
     328:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     32c:	20 e0       	ldi	r18, 0x00	; 0
     32e:	30 e0       	ldi	r19, 0x00	; 0
     330:	06 c0       	rjmp	.+12     	; 0x33e <SRF02_i2C_Read+0x124>
     332:	c9 01       	movw	r24, r18
     334:	01 96       	adiw	r24, 0x01	; 1
     336:	21 3d       	cpi	r18, 0xD1	; 209
     338:	37 40       	sbci	r19, 0x07	; 7
     33a:	60 f4       	brcc	.+24     	; 0x354 <SRF02_i2C_Read+0x13a>
     33c:	9c 01       	movw	r18, r24
     33e:	80 91 74 00 	lds	r24, 0x0074	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     342:	88 23       	and	r24, r24
     344:	b4 f7       	brge	.-20     	; 0x332 <SRF02_i2C_Read+0x118>
     346:	80 91 71 00 	lds	r24, 0x0071	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
     34a:	88 7f       	andi	r24, 0xF8	; 248
     34c:	88 35       	cpi	r24, 0x58	; 88
     34e:	19 f0       	breq	.+6      	; 0x356 <SRF02_i2C_Read+0x13c>
     350:	e2 e0       	ldi	r30, 0x02	; 2
     352:	01 c0       	rjmp	.+2      	; 0x356 <SRF02_i2C_Read+0x13c>
     354:	e1 e0       	ldi	r30, 0x01	; 1
     356:	e1 11       	cpse	r30, r1
     358:	03 c0       	rjmp	.+6      	; 0x360 <SRF02_i2C_Read+0x146>
     35a:	80 91 73 00 	lds	r24, 0x0073	; 0x800073 <__TEXT_REGION_LENGTH__+0x7e0073>
     35e:	01 c0       	rjmp	.+2      	; 0x362 <SRF02_i2C_Read+0x148>
     360:	80 e0       	ldi	r24, 0x00	; 0
     362:	e1 11       	cpse	r30, r1
     364:	05 c0       	rjmp	.+10     	; 0x370 <SRF02_i2C_Read+0x156>
     366:	94 e9       	ldi	r25, 0x94	; 148
     368:	90 93 74 00 	sts	0x0074, r25	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
     36c:	da 01       	movw	r26, r20
     36e:	8c 93       	st	X, r24
     370:	8e 2f       	mov	r24, r30
     372:	08 95       	ret

00000374 <startRanging>:
     374:	41 e5       	ldi	r20, 0x51	; 81
     376:	60 e0       	ldi	r22, 0x00	; 0
     378:	e1 ce       	rjmp	.-574    	; 0x13c <SRF02_i2C_Write>
     37a:	08 95       	ret

0000037c <getRange>:
     37c:	ef 92       	push	r14
     37e:	ff 92       	push	r15
     380:	1f 93       	push	r17
     382:	cf 93       	push	r28
     384:	df 93       	push	r29
     386:	1f 92       	push	r1
     388:	cd b7       	in	r28, 0x3d	; 61
     38a:	de b7       	in	r29, 0x3e	; 62
     38c:	18 2f       	mov	r17, r24
     38e:	7b 01       	movw	r14, r22
     390:	ae 01       	movw	r20, r28
     392:	4f 5f       	subi	r20, 0xFF	; 255
     394:	5f 4f       	sbci	r21, 0xFF	; 255
     396:	62 e0       	ldi	r22, 0x02	; 2
     398:	40 df       	rcall	.-384    	; 0x21a <SRF02_i2C_Read>
     39a:	88 23       	and	r24, r24
     39c:	11 f0       	breq	.+4      	; 0x3a2 <getRange+0x26>
     39e:	90 e0       	ldi	r25, 0x00	; 0
     3a0:	16 c0       	rjmp	.+44     	; 0x3ce <getRange+0x52>
     3a2:	89 81       	ldd	r24, Y+1	; 0x01
     3a4:	f7 01       	movw	r30, r14
     3a6:	10 82       	st	Z, r1
     3a8:	81 83       	std	Z+1, r24	; 0x01
     3aa:	ae 01       	movw	r20, r28
     3ac:	4f 5f       	subi	r20, 0xFF	; 255
     3ae:	5f 4f       	sbci	r21, 0xFF	; 255
     3b0:	63 e0       	ldi	r22, 0x03	; 3
     3b2:	81 2f       	mov	r24, r17
     3b4:	32 df       	rcall	.-412    	; 0x21a <SRF02_i2C_Read>
     3b6:	88 23       	and	r24, r24
     3b8:	11 f0       	breq	.+4      	; 0x3be <getRange+0x42>
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	08 c0       	rjmp	.+16     	; 0x3ce <getRange+0x52>
     3be:	99 81       	ldd	r25, Y+1	; 0x01
     3c0:	f7 01       	movw	r30, r14
     3c2:	20 81       	ld	r18, Z
     3c4:	31 81       	ldd	r19, Z+1	; 0x01
     3c6:	29 2b       	or	r18, r25
     3c8:	31 83       	std	Z+1, r19	; 0x01
     3ca:	20 83       	st	Z, r18
     3cc:	90 e0       	ldi	r25, 0x00	; 0
     3ce:	0f 90       	pop	r0
     3d0:	df 91       	pop	r29
     3d2:	cf 91       	pop	r28
     3d4:	1f 91       	pop	r17
     3d6:	ff 90       	pop	r15
     3d8:	ef 90       	pop	r14
     3da:	08 95       	ret

000003dc <Timer0_Init>:
	UCSR0B = (1<<RXCIE0) | (1<<RXEN0) | (1<<TXEN0);  // RX IRQ, RX/TX enable
	UCSR0C = (1<<UCSZ01) | (1<<UCSZ00);              // 8N1
}
//=================타이머카운터0==================
void Timer0_Init(){//1ms
	TCCR0=(1<<WGM01)|(1<<CS00)|(1<<CS01)|(1<<CS02);
     3dc:	8f e0       	ldi	r24, 0x0F	; 15
     3de:	83 bf       	out	0x33, r24	; 51
	TCNT0=0x00;
     3e0:	12 be       	out	0x32, r1	; 50
	OCR0=14;
     3e2:	8e e0       	ldi	r24, 0x0E	; 14
     3e4:	81 bf       	out	0x31, r24	; 49
	TIMSK=(1<<OCIE0);
     3e6:	82 e0       	ldi	r24, 0x02	; 2
     3e8:	87 bf       	out	0x37, r24	; 55
     3ea:	08 95       	ret

000003ec <pwm1_init>:
}

//=================타이머카운터1==================
void pwm1_init(void){
	// Timer1 Fast PWM 8bit
	TCCR1A = (1<<COM1A1)|(1<<COM1B1)|(1<<WGM10);
     3ec:	81 ea       	ldi	r24, 0xA1	; 161
     3ee:	8f bd       	out	0x2f, r24	; 47
	TCCR1B = (1<<WGM12)|(1<<CS11); // prescaler 8
     3f0:	8a e0       	ldi	r24, 0x0A	; 10
     3f2:	8e bd       	out	0x2e, r24	; 46
     3f4:	08 95       	ret

000003f6 <pwm3_init>:
	
}
//=================타이머카운터3==================
void pwm3_init(void){
	// Timer3 Fast PWM 8bit
	TCCR3A = (1<<COM3A1)|(1<<COM3B1)|(1<<WGM30);
     3f6:	81 ea       	ldi	r24, 0xA1	; 161
     3f8:	80 93 8b 00 	sts	0x008B, r24	; 0x80008b <__TEXT_REGION_LENGTH__+0x7e008b>
	TCCR3B = (1<<WGM32)|(1<<CS31); // prescaler 8
     3fc:	8a e0       	ldi	r24, 0x0A	; 10
     3fe:	80 93 8a 00 	sts	0x008A, r24	; 0x80008a <__TEXT_REGION_LENGTH__+0x7e008a>
     402:	08 95       	ret

00000404 <Timer2_Init>:
}
//=============== 부저용 타이머카운터 2===============
void Timer2_Init(){
	  
	 // prescaler = 64
	 TCCR2 = (1<<WGM21) | (1<<CS22);
     404:	8c e0       	ldi	r24, 0x0C	; 12
     406:	85 bd       	out	0x25, r24	; 37

	 // 2kHz tick
	 // OCR2 = F_CPU/(64*2000) - 1 ≈ 114
	 OCR2 = 114;
     408:	82 e7       	ldi	r24, 0x72	; 114
     40a:	83 bd       	out	0x23, r24	; 35

	   // 비교매치 인터럽트 enable
	   TIMSK |= (1<<OCIE2);
     40c:	87 b7       	in	r24, 0x37	; 55
     40e:	80 68       	ori	r24, 0x80	; 128
     410:	87 bf       	out	0x37, r24	; 55
     412:	08 95       	ret

00000414 <motor_speed_set>:




void motor_speed_set(uint8_t speed){
	OCR1A=speed;
     414:	90 e0       	ldi	r25, 0x00	; 0
     416:	9b bd       	out	0x2b, r25	; 43
     418:	8a bd       	out	0x2a, r24	; 42
	OCR1B =speed;
     41a:	99 bd       	out	0x29, r25	; 41
     41c:	88 bd       	out	0x28, r24	; 40
	OCR3A=speed;
     41e:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     422:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
	OCR3B =speed;
     426:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     42a:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
     42e:	08 95       	ret

00000430 <send_ultra_to_sub_uart0>:
//필요 인수: 초음파 센서 값
//반환 값: 굳이 필요 X
//구현 필요 내용: 받은 초음파 센서 값을 형변환하여 전송(상위,하위 바이트 변환 필요)
			   //인터럽트를 사용 해 전송할 것이니 UDRIE1 활성화 필요
			   //(인터럽트 루틴 안에서 송신 후 비활성화 필요)*/
	srf_buf[1]=(*range>>8)&0xff;
     430:	dc 01       	movw	r26, r24
     432:	11 96       	adiw	r26, 0x01	; 1
     434:	2c 91       	ld	r18, X
     436:	11 97       	sbiw	r26, 0x01	; 1
     438:	e8 e7       	ldi	r30, 0x78	; 120
     43a:	f1 e0       	ldi	r31, 0x01	; 1
     43c:	21 83       	std	Z+1, r18	; 0x01
	srf_buf[0]=(*range&0xff);
     43e:	8c 91       	ld	r24, X
     440:	80 83       	st	Z, r24
	srf_buf_idx=0;
     442:	10 92 77 01 	sts	0x0177, r1	; 0x800177 <srf_buf_idx>
	UCSR0B |= (1<<UDRIE0);
     446:	8a b1       	in	r24, 0x0a	; 10
     448:	80 62       	ori	r24, 0x20	; 32
     44a:	8a b9       	out	0x0a, r24	; 10
     44c:	08 95       	ret

0000044e <main_rx_cmd_uart0>:
/*  
필요 인수: X
반환 값: 속도 제어 신호
구현 필요 내용: main_mcu로부터 받은 제어 신호를 수신함		  
*/	
	*motor_flag=speedflag_buf;
     44e:	20 91 75 01 	lds	r18, 0x0175	; 0x800175 <speedflag_buf>
     452:	fc 01       	movw	r30, r24
     454:	20 83       	st	Z, r18
	*fcw_state=fcw_state_buf;
     456:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <fcw_state_buf>
     45a:	fb 01       	movw	r30, r22
     45c:	80 83       	st	Z, r24
     45e:	08 95       	ret

00000460 <Ultrasonic_filtered>:
}

void Ultrasonic_filtered(unsigned int *range){
	static uint16_t prev_dfiltered = 0;
	if(*range == 0 || *range > 500){
     460:	fc 01       	movw	r30, r24
     462:	40 81       	ld	r20, Z
     464:	51 81       	ldd	r21, Z+1	; 0x01
     466:	9a 01       	movw	r18, r20
     468:	21 50       	subi	r18, 0x01	; 1
     46a:	31 09       	sbc	r19, r1
     46c:	24 3f       	cpi	r18, 0xF4	; 244
     46e:	31 40       	sbci	r19, 0x01	; 1
     470:	40 f0       	brcs	.+16     	; 0x482 <Ultrasonic_filtered+0x22>
		*range = prev_dfiltered;
     472:	20 91 68 01 	lds	r18, 0x0168	; 0x800168 <__data_end>
     476:	30 91 69 01 	lds	r19, 0x0169	; 0x800169 <__data_end+0x1>
     47a:	fc 01       	movw	r30, r24
     47c:	31 83       	std	Z+1, r19	; 0x01
     47e:	20 83       	st	Z, r18
		return;
     480:	08 95       	ret
	}
	
	
	if(prev_dfiltered == 0){
     482:	20 91 68 01 	lds	r18, 0x0168	; 0x800168 <__data_end>
     486:	30 91 69 01 	lds	r19, 0x0169	; 0x800169 <__data_end+0x1>
     48a:	21 15       	cp	r18, r1
     48c:	31 05       	cpc	r19, r1
     48e:	29 f4       	brne	.+10     	; 0x49a <Ultrasonic_filtered+0x3a>
		prev_dfiltered = *range;
     490:	50 93 69 01 	sts	0x0169, r21	; 0x800169 <__data_end+0x1>
     494:	40 93 68 01 	sts	0x0168, r20	; 0x800168 <__data_end>
		return;
     498:	08 95       	ret
	}

	// 필터 계수 0.25(0 < alpha < 1)
	*range=( (*range)+3*prev_dfiltered) / 4;
     49a:	b9 01       	movw	r22, r18
     49c:	66 0f       	add	r22, r22
     49e:	77 1f       	adc	r23, r23
     4a0:	26 0f       	add	r18, r22
     4a2:	37 1f       	adc	r19, r23
     4a4:	24 0f       	add	r18, r20
     4a6:	35 1f       	adc	r19, r21
     4a8:	36 95       	lsr	r19
     4aa:	27 95       	ror	r18
     4ac:	36 95       	lsr	r19
     4ae:	27 95       	ror	r18
     4b0:	fc 01       	movw	r30, r24
     4b2:	31 83       	std	Z+1, r19	; 0x01
     4b4:	20 83       	st	Z, r18
	prev_dfiltered = *range;
     4b6:	30 93 69 01 	sts	0x0169, r19	; 0x800169 <__data_end+0x1>
     4ba:	20 93 68 01 	sts	0x0168, r18	; 0x800168 <__data_end>
     4be:	08 95       	ret

000004c0 <motor_driection>:
	
	
}

void motor_driection(uint8_t dir_flag){
	  if (dir_flag == FORWARD)
     4c0:	81 11       	cpse	r24, r1
     4c2:	19 c0       	rjmp	.+50     	; 0x4f6 <motor_driection+0x36>
	  {
		 // A : PD0 = 1, PD1 = 0
		 PORTD |=  (1<<IN1_A);
     4c4:	82 b3       	in	r24, 0x12	; 18
     4c6:	80 61       	ori	r24, 0x10	; 16
     4c8:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_A);
     4ca:	82 b3       	in	r24, 0x12	; 18
     4cc:	8f 7d       	andi	r24, 0xDF	; 223
     4ce:	82 bb       	out	0x12, r24	; 18

		 // B : PD2 = 1, PD3 = 0
		 PORTD |=  (1<<IN1_B);
     4d0:	82 b3       	in	r24, 0x12	; 18
     4d2:	80 64       	ori	r24, 0x40	; 64
     4d4:	82 bb       	out	0x12, r24	; 18
		 PORTD &= ~(1<<IN2_B);
     4d6:	82 b3       	in	r24, 0x12	; 18
     4d8:	8f 77       	andi	r24, 0x7F	; 127
     4da:	82 bb       	out	0x12, r24	; 18

		 // C : PB0 = 1, PB1 = 0
		 PORTB |=  (1<<IN1_C);
     4dc:	88 b3       	in	r24, 0x18	; 24
     4de:	81 60       	ori	r24, 0x01	; 1
     4e0:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_C);
     4e2:	88 b3       	in	r24, 0x18	; 24
     4e4:	8d 7f       	andi	r24, 0xFD	; 253
     4e6:	88 bb       	out	0x18, r24	; 24

		 // D : PB2 = 1, PB3 = 0
		 PORTB |=  (1<<IN1_D);
     4e8:	88 b3       	in	r24, 0x18	; 24
     4ea:	84 60       	ori	r24, 0x04	; 4
     4ec:	88 bb       	out	0x18, r24	; 24
		 PORTB &= ~(1<<IN2_D);
     4ee:	88 b3       	in	r24, 0x18	; 24
     4f0:	87 7f       	andi	r24, 0xF7	; 247
     4f2:	88 bb       	out	0x18, r24	; 24
     4f4:	08 95       	ret
		}
	  else   // BACKWARD
	  {
		 
		 PORTD &= ~(1<<IN1_A);
     4f6:	82 b3       	in	r24, 0x12	; 18
     4f8:	8f 7e       	andi	r24, 0xEF	; 239
     4fa:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_A);
     4fc:	82 b3       	in	r24, 0x12	; 18
     4fe:	80 62       	ori	r24, 0x20	; 32
     500:	82 bb       	out	0x12, r24	; 18

	
		 PORTD &= ~(1<<IN1_B);
     502:	82 b3       	in	r24, 0x12	; 18
     504:	8f 7b       	andi	r24, 0xBF	; 191
     506:	82 bb       	out	0x12, r24	; 18
		 PORTD |=  (1<<IN2_B);
     508:	82 b3       	in	r24, 0x12	; 18
     50a:	80 68       	ori	r24, 0x80	; 128
     50c:	82 bb       	out	0x12, r24	; 18

	
		 PORTB &= ~(1<<IN1_C);
     50e:	88 b3       	in	r24, 0x18	; 24
     510:	8e 7f       	andi	r24, 0xFE	; 254
     512:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_C);
     514:	88 b3       	in	r24, 0x18	; 24
     516:	82 60       	ori	r24, 0x02	; 2
     518:	88 bb       	out	0x18, r24	; 24

	
		 PORTB &= ~(1<<IN1_D);
     51a:	88 b3       	in	r24, 0x18	; 24
     51c:	8b 7f       	andi	r24, 0xFB	; 251
     51e:	88 bb       	out	0x18, r24	; 24
		 PORTB |=  (1<<IN2_D);
     520:	88 b3       	in	r24, 0x18	; 24
     522:	88 60       	ori	r24, 0x08	; 8
     524:	88 bb       	out	0x18, r24	; 24
     526:	08 95       	ret

00000528 <motor_drive>:
		}
}

//서브 모터 구동
void motor_drive(uint8_t flag, uint8_t *speed){
     528:	cf 93       	push	r28
     52a:	df 93       	push	r29
     52c:	eb 01       	movw	r28, r22
	if (flag==SPEED_UP){
     52e:	81 30       	cpi	r24, 0x01	; 1
     530:	21 f4       	brne	.+8      	; 0x53a <motor_drive+0x12>
		*speed=MOTOR_SPEED_basic;
     532:	88 ec       	ldi	r24, 0xC8	; 200
     534:	88 83       	st	Y, r24
		motor_speed_set(*speed);
     536:	6e df       	rcall	.-292    	; 0x414 <motor_speed_set>
     538:	2c c0       	rjmp	.+88     	; 0x592 <motor_drive+0x6a>
		
	}
	else if (flag==SPEED_DOWN){
     53a:	82 30       	cpi	r24, 0x02	; 2
     53c:	21 f4       	brne	.+8      	; 0x546 <motor_drive+0x1e>
		*speed=MOTOR_SPEED_decrease;
     53e:	86 e9       	ldi	r24, 0x96	; 150
		motor_speed_set(*speed);
     540:	88 83       	st	Y, r24
     542:	68 df       	rcall	.-304    	; 0x414 <motor_speed_set>
     544:	26 c0       	rjmp	.+76     	; 0x592 <motor_drive+0x6a>
		
	}
	else if(flag == SPEED_STAY){
     546:	84 30       	cpi	r24, 0x04	; 4
		
		motor_speed_set(*speed);
     548:	19 f4       	brne	.+6      	; 0x550 <motor_drive+0x28>
     54a:	88 81       	ld	r24, Y
     54c:	63 df       	rcall	.-314    	; 0x414 <motor_speed_set>
     54e:	21 c0       	rjmp	.+66     	; 0x592 <motor_drive+0x6a>
	}

	else if(flag==MOTOR_STOP){
     550:	83 30       	cpi	r24, 0x03	; 3
     552:	f9 f4       	brne	.+62     	; 0x592 <motor_drive+0x6a>
		for(int16_t s  = *speed; s >= 0; s -= 10){
     554:	88 81       	ld	r24, Y
     556:	90 e0       	ldi	r25, 0x00	; 0
     558:	11 c0       	rjmp	.+34     	; 0x57c <motor_drive+0x54>
			OCR1A = s;
     55a:	9b bd       	out	0x2b, r25	; 43
     55c:	8a bd       	out	0x2a, r24	; 42
			OCR1B = s;
     55e:	99 bd       	out	0x29, r25	; 41
     560:	88 bd       	out	0x28, r24	; 40
			OCR3A = s;
     562:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x7e0087>
     566:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x7e0086>
			OCR3B = s;
     56a:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     56e:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     572:	e3 e3       	ldi	r30, 0x33	; 51
     574:	fb e2       	ldi	r31, 0x2B	; 43
     576:	31 97       	sbiw	r30, 0x01	; 1
     578:	f1 f7       	brne	.-4      	; 0x576 <motor_drive+0x4e>
		
		motor_speed_set(*speed);
	}

	else if(flag==MOTOR_STOP){
		for(int16_t s  = *speed; s >= 0; s -= 10){
     57a:	0a 97       	sbiw	r24, 0x0a	; 10
     57c:	99 23       	and	r25, r25
			OCR1B = s;
			OCR3A = s;
			OCR3B = s;
			_delay_ms(3);
		}
		 motor_speed_set(0);
     57e:	6c f7       	brge	.-38     	; 0x55a <motor_drive+0x32>
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	48 df       	rcall	.-368    	; 0x414 <motor_speed_set>
		*speed=0;
     584:	18 82       	st	Y, r1
		// IN 핀 모두 LOW (브레이크 해제)
		PORTD &= ~((1<<IN1_A)|(1<<IN2_A)|(1<<IN1_B)|(1<<IN2_B));
     586:	82 b3       	in	r24, 0x12	; 18
     588:	8f 70       	andi	r24, 0x0F	; 15
     58a:	82 bb       	out	0x12, r24	; 18
		PORTB &= ~((1<<IN1_C)|(1<<IN2_C)|(1<<IN1_D)|(1<<IN2_D));
     58c:	88 b3       	in	r24, 0x18	; 24
     58e:	80 7f       	andi	r24, 0xF0	; 240
     590:	88 bb       	out	0x18, r24	; 24
	}
	
}
     592:	df 91       	pop	r29
     594:	cf 91       	pop	r28
     596:	08 95       	ret

00000598 <fcw_state_to_string>:
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     598:	e5 e6       	ldi	r30, 0x65	; 101
     59a:	f0 e0       	ldi	r31, 0x00	; 0
     59c:	90 81       	ld	r25, Z
     59e:	9b 7f       	andi	r25, 0xFB	; 251
     5a0:	90 83       	st	Z, r25
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5a2:	90 81       	ld	r25, Z
     5a4:	9d 7f       	andi	r25, 0xFD	; 253
     5a6:	90 83       	st	Z, r25
    LCD_CTRL |= (1 << LCD_EN);    // E high
     5a8:	90 81       	ld	r25, Z
     5aa:	91 60       	ori	r25, 0x01	; 1
     5ac:	90 83       	st	Z, r25
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5ae:	96 ef       	ldi	r25, 0xF6	; 246
     5b0:	9a 95       	dec	r25
     5b2:	f1 f7       	brne	.-4      	; 0x5b0 <fcw_state_to_string+0x18>
    _delay_us(50);
    LCD_WINST = command;          // put command
     5b4:	90 ec       	ldi	r25, 0xC0	; 192
     5b6:	9b bb       	out	0x1b, r25	; 27
     5b8:	96 ef       	ldi	r25, 0xF6	; 246
     5ba:	9a 95       	dec	r25
     5bc:	f1 f7       	brne	.-4      	; 0x5ba <fcw_state_to_string+0x22>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     5be:	90 81       	ld	r25, Z
     5c0:	9e 7f       	andi	r25, 0xFE	; 254
     5c2:	90 83       	st	Z, r25

//펌웨어 수정(구현 가능 할 시)

void fcw_state_to_string(uint8_t state){
	LCD_Pos(1,0);
	switch(state){
     5c4:	81 30       	cpi	r24, 0x01	; 1
     5c6:	09 f4       	brne	.+2      	; 0x5ca <fcw_state_to_string+0x32>
     5c8:	54 c0       	rjmp	.+168    	; 0x672 <fcw_state_to_string+0xda>
     5ca:	50 f1       	brcs	.+84     	; 0x620 <fcw_state_to_string+0x88>
     5cc:	82 30       	cpi	r24, 0x02	; 2
     5ce:	09 f4       	brne	.+2      	; 0x5d2 <fcw_state_to_string+0x3a>
     5d0:	79 c0       	rjmp	.+242    	; 0x6c4 <fcw_state_to_string+0x12c>
     5d2:	83 30       	cpi	r24, 0x03	; 3
     5d4:	09 f4       	brne	.+2      	; 0x5d8 <fcw_state_to_string+0x40>
     5d6:	9f c0       	rjmp	.+318    	; 0x716 <fcw_state_to_string+0x17e>
     5d8:	c7 c0       	rjmp	.+398    	; 0x768 <fcw_state_to_string+0x1d0>
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     5da:	11 96       	adiw	r26, 0x01	; 1
     5dc:	81 e0       	ldi	r24, 0x01	; 1
     5de:	06 c0       	rjmp	.+12     	; 0x5ec <fcw_state_to_string+0x54>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     5e0:	e6 e6       	ldi	r30, 0x66	; 102
     5e2:	fe e0       	ldi	r31, 0x0E	; 14
     5e4:	31 97       	sbiw	r30, 0x01	; 1
     5e6:	f1 f7       	brne	.-4      	; 0x5e4 <fcw_state_to_string+0x4c>
     5e8:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     5ea:	82 2f       	mov	r24, r18
     5ec:	2f ef       	ldi	r18, 0xFF	; 255
     5ee:	28 0f       	add	r18, r24
     5f0:	81 11       	cpse	r24, r1
     5f2:	f6 cf       	rjmp	.-20     	; 0x5e0 <fcw_state_to_string+0x48>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     5f4:	e5 e6       	ldi	r30, 0x65	; 101
     5f6:	f0 e0       	ldi	r31, 0x00	; 0
     5f8:	80 81       	ld	r24, Z
     5fa:	84 60       	ori	r24, 0x04	; 4
     5fc:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     5fe:	80 81       	ld	r24, Z
     600:	8d 7f       	andi	r24, 0xFD	; 253
     602:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     604:	80 81       	ld	r24, Z
     606:	81 60       	ori	r24, 0x01	; 1
     608:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     60a:	86 ef       	ldi	r24, 0xF6	; 246
     60c:	8a 95       	dec	r24
     60e:	f1 f7       	brne	.-4      	; 0x60c <fcw_state_to_string+0x74>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     610:	9b bb       	out	0x1b, r25	; 27
     612:	96 ef       	ldi	r25, 0xF6	; 246
     614:	9a 95       	dec	r25
     616:	f1 f7       	brne	.-4      	; 0x614 <fcw_state_to_string+0x7c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     618:	80 81       	ld	r24, Z
     61a:	8e 7f       	andi	r24, 0xFE	; 254
     61c:	80 83       	st	Z, r24
     61e:	02 c0       	rjmp	.+4      	; 0x624 <fcw_state_to_string+0x8c>
     620:	a0 e0       	ldi	r26, 0x00	; 0
     622:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     624:	9c 91       	ld	r25, X
     626:	91 11       	cpse	r25, r1
     628:	d8 cf       	rjmp	.-80     	; 0x5da <fcw_state_to_string+0x42>
     62a:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     62c:	11 96       	adiw	r26, 0x01	; 1
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	06 c0       	rjmp	.+12     	; 0x63e <fcw_state_to_string+0xa6>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     632:	e6 e6       	ldi	r30, 0x66	; 102
     634:	fe e0       	ldi	r31, 0x0E	; 14
     636:	31 97       	sbiw	r30, 0x01	; 1
     638:	f1 f7       	brne	.-4      	; 0x636 <fcw_state_to_string+0x9e>
     63a:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     63c:	82 2f       	mov	r24, r18
     63e:	2f ef       	ldi	r18, 0xFF	; 255
     640:	28 0f       	add	r18, r24
     642:	81 11       	cpse	r24, r1
     644:	f6 cf       	rjmp	.-20     	; 0x632 <fcw_state_to_string+0x9a>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     646:	e5 e6       	ldi	r30, 0x65	; 101
     648:	f0 e0       	ldi	r31, 0x00	; 0
     64a:	80 81       	ld	r24, Z
     64c:	84 60       	ori	r24, 0x04	; 4
     64e:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     650:	80 81       	ld	r24, Z
     652:	8d 7f       	andi	r24, 0xFD	; 253
     654:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     656:	80 81       	ld	r24, Z
     658:	81 60       	ori	r24, 0x01	; 1
     65a:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     65c:	86 ef       	ldi	r24, 0xF6	; 246
     65e:	8a 95       	dec	r24
     660:	f1 f7       	brne	.-4      	; 0x65e <fcw_state_to_string+0xc6>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     662:	9b bb       	out	0x1b, r25	; 27
     664:	96 ef       	ldi	r25, 0xF6	; 246
     666:	9a 95       	dec	r25
     668:	f1 f7       	brne	.-4      	; 0x666 <fcw_state_to_string+0xce>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     66a:	80 81       	ld	r24, Z
     66c:	8e 7f       	andi	r24, 0xFE	; 254
     66e:	80 83       	st	Z, r24
     670:	02 c0       	rjmp	.+4      	; 0x676 <fcw_state_to_string+0xde>
     672:	af e0       	ldi	r26, 0x0F	; 15
     674:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     676:	9c 91       	ld	r25, X
     678:	91 11       	cpse	r25, r1
     67a:	d8 cf       	rjmp	.-80     	; 0x62c <fcw_state_to_string+0x94>
     67c:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     67e:	11 96       	adiw	r26, 0x01	; 1
     680:	81 e0       	ldi	r24, 0x01	; 1
     682:	06 c0       	rjmp	.+12     	; 0x690 <fcw_state_to_string+0xf8>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     684:	e6 e6       	ldi	r30, 0x66	; 102
     686:	fe e0       	ldi	r31, 0x0E	; 14
     688:	31 97       	sbiw	r30, 0x01	; 1
     68a:	f1 f7       	brne	.-4      	; 0x688 <fcw_state_to_string+0xf0>
     68c:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     68e:	82 2f       	mov	r24, r18
     690:	2f ef       	ldi	r18, 0xFF	; 255
     692:	28 0f       	add	r18, r24
     694:	81 11       	cpse	r24, r1
     696:	f6 cf       	rjmp	.-20     	; 0x684 <fcw_state_to_string+0xec>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     698:	e5 e6       	ldi	r30, 0x65	; 101
     69a:	f0 e0       	ldi	r31, 0x00	; 0
     69c:	80 81       	ld	r24, Z
     69e:	84 60       	ori	r24, 0x04	; 4
     6a0:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6a2:	80 81       	ld	r24, Z
     6a4:	8d 7f       	andi	r24, 0xFD	; 253
     6a6:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6a8:	80 81       	ld	r24, Z
     6aa:	81 60       	ori	r24, 0x01	; 1
     6ac:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ae:	86 ef       	ldi	r24, 0xF6	; 246
     6b0:	8a 95       	dec	r24
     6b2:	f1 f7       	brne	.-4      	; 0x6b0 <fcw_state_to_string+0x118>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     6b4:	9b bb       	out	0x1b, r25	; 27
     6b6:	96 ef       	ldi	r25, 0xF6	; 246
     6b8:	9a 95       	dec	r25
     6ba:	f1 f7       	brne	.-4      	; 0x6b8 <fcw_state_to_string+0x120>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     6bc:	80 81       	ld	r24, Z
     6be:	8e 7f       	andi	r24, 0xFE	; 254
     6c0:	80 83       	st	Z, r24
     6c2:	02 c0       	rjmp	.+4      	; 0x6c8 <fcw_state_to_string+0x130>
     6c4:	ae e1       	ldi	r26, 0x1E	; 30
     6c6:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     6c8:	9c 91       	ld	r25, X
     6ca:	91 11       	cpse	r25, r1
     6cc:	d8 cf       	rjmp	.-80     	; 0x67e <fcw_state_to_string+0xe6>
     6ce:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     6d0:	11 96       	adiw	r26, 0x01	; 1
     6d2:	81 e0       	ldi	r24, 0x01	; 1
     6d4:	06 c0       	rjmp	.+12     	; 0x6e2 <fcw_state_to_string+0x14a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6d6:	e6 e6       	ldi	r30, 0x66	; 102
     6d8:	fe e0       	ldi	r31, 0x0E	; 14
     6da:	31 97       	sbiw	r30, 0x01	; 1
     6dc:	f1 f7       	brne	.-4      	; 0x6da <fcw_state_to_string+0x142>
     6de:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     6e0:	82 2f       	mov	r24, r18
     6e2:	2f ef       	ldi	r18, 0xFF	; 255
     6e4:	28 0f       	add	r18, r24
     6e6:	81 11       	cpse	r24, r1
     6e8:	f6 cf       	rjmp	.-20     	; 0x6d6 <fcw_state_to_string+0x13e>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     6ea:	e5 e6       	ldi	r30, 0x65	; 101
     6ec:	f0 e0       	ldi	r31, 0x00	; 0
     6ee:	80 81       	ld	r24, Z
     6f0:	84 60       	ori	r24, 0x04	; 4
     6f2:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     6f4:	80 81       	ld	r24, Z
     6f6:	8d 7f       	andi	r24, 0xFD	; 253
     6f8:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     6fa:	80 81       	ld	r24, Z
     6fc:	81 60       	ori	r24, 0x01	; 1
     6fe:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     700:	86 ef       	ldi	r24, 0xF6	; 246
     702:	8a 95       	dec	r24
     704:	f1 f7       	brne	.-4      	; 0x702 <fcw_state_to_string+0x16a>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     706:	9b bb       	out	0x1b, r25	; 27
     708:	96 ef       	ldi	r25, 0xF6	; 246
     70a:	9a 95       	dec	r25
     70c:	f1 f7       	brne	.-4      	; 0x70a <fcw_state_to_string+0x172>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     70e:	80 81       	ld	r24, Z
     710:	8e 7f       	andi	r24, 0xFE	; 254
     712:	80 83       	st	Z, r24
     714:	02 c0       	rjmp	.+4      	; 0x71a <fcw_state_to_string+0x182>
     716:	ad e2       	ldi	r26, 0x2D	; 45
     718:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     71a:	9c 91       	ld	r25, X
     71c:	91 11       	cpse	r25, r1
     71e:	d8 cf       	rjmp	.-80     	; 0x6d0 <fcw_state_to_string+0x138>
     720:	08 95       	ret
        LCD_Char((uint8_t)*str++);
     722:	11 96       	adiw	r26, 0x01	; 1
     724:	81 e0       	ldi	r24, 0x01	; 1
     726:	06 c0       	rjmp	.+12     	; 0x734 <fcw_state_to_string+0x19c>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     728:	e6 e6       	ldi	r30, 0x66	; 102
     72a:	fe e0       	ldi	r31, 0x0E	; 14
     72c:	31 97       	sbiw	r30, 0x01	; 1
     72e:	f1 f7       	brne	.-4      	; 0x72c <fcw_state_to_string+0x194>
     730:	00 00       	nop
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     732:	82 2f       	mov	r24, r18
     734:	2f ef       	ldi	r18, 0xFF	; 255
     736:	28 0f       	add	r18, r24
     738:	81 11       	cpse	r24, r1
     73a:	f6 cf       	rjmp	.-20     	; 0x728 <fcw_state_to_string+0x190>
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     73c:	e5 e6       	ldi	r30, 0x65	; 101
     73e:	f0 e0       	ldi	r31, 0x00	; 0
     740:	80 81       	ld	r24, Z
     742:	84 60       	ori	r24, 0x04	; 4
     744:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     746:	80 81       	ld	r24, Z
     748:	8d 7f       	andi	r24, 0xFD	; 253
     74a:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     74c:	80 81       	ld	r24, Z
     74e:	81 60       	ori	r24, 0x01	; 1
     750:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     752:	86 ef       	ldi	r24, 0xF6	; 246
     754:	8a 95       	dec	r24
     756:	f1 f7       	brne	.-4      	; 0x754 <fcw_state_to_string+0x1bc>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     758:	9b bb       	out	0x1b, r25	; 27
     75a:	96 ef       	ldi	r25, 0xF6	; 246
     75c:	9a 95       	dec	r25
     75e:	f1 f7       	brne	.-4      	; 0x75c <fcw_state_to_string+0x1c4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     760:	80 81       	ld	r24, Z
     762:	8e 7f       	andi	r24, 0xFE	; 254
     764:	80 83       	st	Z, r24
     766:	02 c0       	rjmp	.+4      	; 0x76c <fcw_state_to_string+0x1d4>
     768:	ad e2       	ldi	r26, 0x2D	; 45
     76a:	b1 e0       	ldi	r27, 0x01	; 1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     76c:	9c 91       	ld	r25, X
     76e:	91 11       	cpse	r25, r1
     770:	d8 cf       	rjmp	.-80     	; 0x722 <fcw_state_to_string+0x18a>
     772:	08 95       	ret

00000774 <buzzer_player>:
			break;
	}
}
void buzzer_player(uint8_t state)
{
	switch(state)
     774:	81 30       	cpi	r24, 0x01	; 1
     776:	81 f0       	breq	.+32     	; 0x798 <buzzer_player+0x24>
     778:	28 f0       	brcs	.+10     	; 0x784 <buzzer_player+0x10>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	01 f1       	breq	.+64     	; 0x7be <buzzer_player+0x4a>
     77e:	83 30       	cpi	r24, 0x03	; 3
     780:	59 f1       	breq	.+86     	; 0x7d8 <buzzer_player+0x64>
     782:	08 95       	ret
	{
		case FCW_SAFE:
		buz_enable = 0;
     784:	10 92 6e 01 	sts	0x016E, r1	; 0x80016e <buz_enable>
		buz_pattern = 0;
     788:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <buz_pattern>
		PORTG &= ~_BV(BUZZ_PIN_BIT);
     78c:	e5 e6       	ldi	r30, 0x65	; 101
     78e:	f0 e0       	ldi	r31, 0x00	; 0
     790:	80 81       	ld	r24, Z
     792:	8f 7e       	andi	r24, 0xEF	; 239
     794:	80 83       	st	Z, r24
		break;
     796:	08 95       	ret

		case FCW_WARNING:
		buz_enable = 1;
     798:	81 e0       	ldi	r24, 0x01	; 1
     79a:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <buz_enable>
		buz_pattern = 1;  // 더블 비프
     79e:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(700*4); // 낮은 주파수
     7a2:	80 ef       	ldi	r24, 0xF0	; 240
     7a4:	9a e0       	ldi	r25, 0x0A	; 10
     7a6:	9c dc       	rcall	.-1736   	; 0xe0 <buz_calc_half_ticks>
     7a8:	90 93 72 01 	sts	0x0172, r25	; 0x800172 <buz_half_ticks+0x1>
     7ac:	80 93 71 01 	sts	0x0171, r24	; 0x800171 <buz_half_ticks>

		buz_phase_cnt = 0;
     7b0:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     7b4:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
		warn_step = 0;
     7b8:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <warn_step>
		break;
     7bc:	08 95       	ret

		case FCW_DANGER:
		buz_enable = 1;
     7be:	81 e0       	ldi	r24, 0x01	; 1
     7c0:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <buz_enable>
		buz_pattern = 0;  // 연속음
     7c4:	10 92 6d 01 	sts	0x016D, r1	; 0x80016d <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2200*4); // 높은 주파수
     7c8:	80 e6       	ldi	r24, 0x60	; 96
     7ca:	92 e2       	ldi	r25, 0x22	; 34
     7cc:	89 dc       	rcall	.-1774   	; 0xe0 <buz_calc_half_ticks>
     7ce:	90 93 72 01 	sts	0x0172, r25	; 0x800172 <buz_half_ticks+0x1>
     7d2:	80 93 71 01 	sts	0x0171, r24	; 0x800171 <buz_half_ticks>
		break;
     7d6:	08 95       	ret

		case FCW_ERROR:
		buz_enable = 1;
     7d8:	81 e0       	ldi	r24, 0x01	; 1
     7da:	80 93 6e 01 	sts	0x016E, r24	; 0x80016e <buz_enable>
		buz_pattern = 1;
     7de:	80 93 6d 01 	sts	0x016D, r24	; 0x80016d <buz_pattern>
		buz_half_ticks = buz_calc_half_ticks(2500*10);
     7e2:	88 ea       	ldi	r24, 0xA8	; 168
     7e4:	91 e6       	ldi	r25, 0x61	; 97
     7e6:	7c dc       	rcall	.-1800   	; 0xe0 <buz_calc_half_ticks>
     7e8:	90 93 72 01 	sts	0x0172, r25	; 0x800172 <buz_half_ticks+0x1>
     7ec:	80 93 71 01 	sts	0x0171, r24	; 0x800171 <buz_half_ticks>
		buz_phase_cnt = 0;
     7f0:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     7f4:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
		warn_step = 0;
     7f8:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <warn_step>
     7fc:	08 95       	ret

000007fe <__vector_19>:
}


/*===============MAIN_MCU와 송수신==========*/
//uart0 데이터 전송 인터럽트
ISR(USART0_UDRE_vect){
     7fe:	1f 92       	push	r1
     800:	0f 92       	push	r0
     802:	0f b6       	in	r0, 0x3f	; 63
     804:	0f 92       	push	r0
     806:	11 24       	eor	r1, r1
     808:	0b b6       	in	r0, 0x3b	; 59
     80a:	0f 92       	push	r0
     80c:	8f 93       	push	r24
     80e:	ef 93       	push	r30
     810:	ff 93       	push	r31
	//하위 부터전송
	UDR0=srf_buf[srf_buf_idx++];
     812:	e0 91 77 01 	lds	r30, 0x0177	; 0x800177 <srf_buf_idx>
     816:	81 e0       	ldi	r24, 0x01	; 1
     818:	8e 0f       	add	r24, r30
     81a:	80 93 77 01 	sts	0x0177, r24	; 0x800177 <srf_buf_idx>
     81e:	f0 e0       	ldi	r31, 0x00	; 0
     820:	e8 58       	subi	r30, 0x88	; 136
     822:	fe 4f       	sbci	r31, 0xFE	; 254
     824:	80 81       	ld	r24, Z
     826:	8c b9       	out	0x0c, r24	; 12
	
	if(srf_buf_idx>=2){
     828:	80 91 77 01 	lds	r24, 0x0177	; 0x800177 <srf_buf_idx>
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	28 f0       	brcs	.+10     	; 0x83a <__vector_19+0x3c>
		UCSR0B &= ~(1<<UDRIE0);
     830:	8a b1       	in	r24, 0x0a	; 10
     832:	8f 7d       	andi	r24, 0xDF	; 223
     834:	8a b9       	out	0x0a, r24	; 10
		srf_buf_idx=0;
     836:	10 92 77 01 	sts	0x0177, r1	; 0x800177 <srf_buf_idx>
	}
	
	
}
     83a:	ff 91       	pop	r31
     83c:	ef 91       	pop	r30
     83e:	8f 91       	pop	r24
     840:	0f 90       	pop	r0
     842:	0b be       	out	0x3b, r0	; 59
     844:	0f 90       	pop	r0
     846:	0f be       	out	0x3f, r0	; 63
     848:	0f 90       	pop	r0
     84a:	1f 90       	pop	r1
     84c:	18 95       	reti

0000084e <__vector_18>:

//uart0 데이터 수신 인터럽트
ISR(USART0_RX_vect){
     84e:	1f 92       	push	r1
     850:	0f 92       	push	r0
     852:	0f b6       	in	r0, 0x3f	; 63
     854:	0f 92       	push	r0
     856:	11 24       	eor	r1, r1
     858:	0b b6       	in	r0, 0x3b	; 59
     85a:	0f 92       	push	r0
     85c:	8f 93       	push	r24
     85e:	ef 93       	push	r30
     860:	ff 93       	push	r31
	rx_buf[rx_idx++]=UDR0;
     862:	e0 91 76 01 	lds	r30, 0x0176	; 0x800176 <rx_idx>
     866:	81 e0       	ldi	r24, 0x01	; 1
     868:	8e 0f       	add	r24, r30
     86a:	80 93 76 01 	sts	0x0176, r24	; 0x800176 <rx_idx>
     86e:	f0 e0       	ldi	r31, 0x00	; 0
     870:	8c b1       	in	r24, 0x0c	; 12
     872:	e5 58       	subi	r30, 0x85	; 133
     874:	fe 4f       	sbci	r31, 0xFE	; 254
     876:	80 83       	st	Z, r24
	if(rx_idx>=2){
     878:	80 91 76 01 	lds	r24, 0x0176	; 0x800176 <rx_idx>
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	68 f0       	brcs	.+26     	; 0x89a <__vector_18+0x4c>
		speedflag_buf=rx_buf[0];
     880:	eb e7       	ldi	r30, 0x7B	; 123
     882:	f1 e0       	ldi	r31, 0x01	; 1
     884:	80 81       	ld	r24, Z
     886:	80 93 75 01 	sts	0x0175, r24	; 0x800175 <speedflag_buf>
		fcw_state_buf=rx_buf[1];	
     88a:	81 81       	ldd	r24, Z+1	; 0x01
     88c:	80 93 74 01 	sts	0x0174, r24	; 0x800174 <fcw_state_buf>
		rx_complete_flag=true;
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	80 93 73 01 	sts	0x0173, r24	; 0x800173 <rx_complete_flag>
		rx_idx=0;
     896:	10 92 76 01 	sts	0x0176, r1	; 0x800176 <rx_idx>
	}
	
}
     89a:	ff 91       	pop	r31
     89c:	ef 91       	pop	r30
     89e:	8f 91       	pop	r24
     8a0:	0f 90       	pop	r0
     8a2:	0b be       	out	0x3b, r0	; 59
     8a4:	0f 90       	pop	r0
     8a6:	0f be       	out	0x3f, r0	; 63
     8a8:	0f 90       	pop	r0
     8aa:	1f 90       	pop	r1
     8ac:	18 95       	reti

000008ae <__vector_15>:

// 타이머카운터0 isr
ISR(TIMER0_COMP_vect){
     8ae:	1f 92       	push	r1
     8b0:	0f 92       	push	r0
     8b2:	0f b6       	in	r0, 0x3f	; 63
     8b4:	0f 92       	push	r0
     8b6:	11 24       	eor	r1, r1
     8b8:	8f 93       	push	r24
     8ba:	9f 93       	push	r25
	ti_Cnt_1ms++;
     8bc:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <ti_Cnt_1ms>
     8c0:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <ti_Cnt_1ms+0x1>
     8c4:	01 96       	adiw	r24, 0x01	; 1
     8c6:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <ti_Cnt_1ms+0x1>
     8ca:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <ti_Cnt_1ms>
	if(ti_Cnt_1ms>=100){
     8ce:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <ti_Cnt_1ms>
     8d2:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <ti_Cnt_1ms+0x1>
     8d6:	84 36       	cpi	r24, 0x64	; 100
     8d8:	91 05       	cpc	r25, r1
     8da:	38 f0       	brcs	.+14     	; 0x8ea <__vector_15+0x3c>
		measure_ready=1;
     8dc:	81 e0       	ldi	r24, 0x01	; 1
     8de:	80 93 7a 01 	sts	0x017A, r24	; 0x80017a <measure_ready>
		ti_Cnt_1ms=0;
     8e2:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <ti_Cnt_1ms+0x1>
     8e6:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <ti_Cnt_1ms>
	}
}
     8ea:	9f 91       	pop	r25
     8ec:	8f 91       	pop	r24
     8ee:	0f 90       	pop	r0
     8f0:	0f be       	out	0x3f, r0	; 63
     8f2:	0f 90       	pop	r0
     8f4:	1f 90       	pop	r1
     8f6:	18 95       	reti

000008f8 <__vector_9>:
ISR(TIMER2_COMP_vect)
{
     8f8:	1f 92       	push	r1
     8fa:	0f 92       	push	r0
     8fc:	0f b6       	in	r0, 0x3f	; 63
     8fe:	0f 92       	push	r0
     900:	11 24       	eor	r1, r1
     902:	0b b6       	in	r0, 0x3b	; 59
     904:	0f 92       	push	r0
     906:	2f 93       	push	r18
     908:	3f 93       	push	r19
     90a:	8f 93       	push	r24
     90c:	9f 93       	push	r25
     90e:	ef 93       	push	r30
     910:	ff 93       	push	r31
	if (!buz_enable || buz_half_ticks == 0) {
     912:	80 91 6e 01 	lds	r24, 0x016E	; 0x80016e <buz_enable>
     916:	88 23       	and	r24, r24
     918:	31 f0       	breq	.+12     	; 0x926 <__vector_9+0x2e>
     91a:	80 91 71 01 	lds	r24, 0x0171	; 0x800171 <buz_half_ticks>
     91e:	90 91 72 01 	lds	r25, 0x0172	; 0x800172 <buz_half_ticks+0x1>
     922:	89 2b       	or	r24, r25
     924:	29 f4       	brne	.+10     	; 0x930 <__vector_9+0x38>
		buz_toggle_cnt = 0;
     926:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <buz_toggle_cnt+0x1>
     92a:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <buz_toggle_cnt>
		return;
     92e:	87 c0       	rjmp	.+270    	; 0xa3e <__vector_9+0x146>
	}

	/* ===== WARNING : double beep FSM ===== */
	if (buz_pattern && fcw_state_buf == FCW_WARNING)
     930:	80 91 6d 01 	lds	r24, 0x016D	; 0x80016d <buz_pattern>
     934:	88 23       	and	r24, r24
     936:	09 f4       	brne	.+2      	; 0x93a <__vector_9+0x42>
     938:	68 c0       	rjmp	.+208    	; 0xa0a <__vector_9+0x112>
     93a:	80 91 74 01 	lds	r24, 0x0174	; 0x800174 <fcw_state_buf>
     93e:	81 30       	cpi	r24, 0x01	; 1
     940:	09 f0       	breq	.+2      	; 0x944 <__vector_9+0x4c>
     942:	63 c0       	rjmp	.+198    	; 0xa0a <__vector_9+0x112>
	{
		buz_phase_cnt++;
     944:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     948:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     94c:	01 96       	adiw	r24, 0x01	; 1
     94e:	90 93 6c 01 	sts	0x016C, r25	; 0x80016c <buz_phase_cnt+0x1>
     952:	80 93 6b 01 	sts	0x016B, r24	; 0x80016b <buz_phase_cnt>

		switch (warn_step)
     956:	80 91 6a 01 	lds	r24, 0x016A	; 0x80016a <warn_step>
     95a:	81 30       	cpi	r24, 0x01	; 1
     95c:	01 f1       	breq	.+64     	; 0x99e <__vector_9+0xa6>
     95e:	30 f0       	brcs	.+12     	; 0x96c <__vector_9+0x74>
     960:	82 30       	cpi	r24, 0x02	; 2
     962:	69 f1       	breq	.+90     	; 0x9be <__vector_9+0xc6>
     964:	83 30       	cpi	r24, 0x03	; 3
     966:	09 f4       	brne	.+2      	; 0x96a <__vector_9+0x72>
     968:	42 c0       	rjmp	.+132    	; 0x9ee <__vector_9+0xf6>
     96a:	4f c0       	rjmp	.+158    	; 0xa0a <__vector_9+0x112>
		{
			case 0: // ON1 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     96c:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     970:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     974:	80 32       	cpi	r24, 0x20	; 32
     976:	93 40       	sbci	r25, 0x03	; 3
     978:	08 f4       	brcc	.+2      	; 0x97c <__vector_9+0x84>
     97a:	47 c0       	rjmp	.+142    	; 0xa0a <__vector_9+0x112>
				warn_step = 1;
     97c:	81 e0       	ldi	r24, 0x01	; 1
     97e:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <warn_step>
				buz_phase_cnt = 0;
     982:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     986:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     98a:	e5 e6       	ldi	r30, 0x65	; 101
     98c:	f0 e0       	ldi	r31, 0x00	; 0
     98e:	80 81       	ld	r24, Z
     990:	8f 7e       	andi	r24, 0xEF	; 239
     992:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     994:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <buz_toggle_cnt+0x1>
     998:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <buz_toggle_cnt>
     99c:	36 c0       	rjmp	.+108    	; 0xa0a <__vector_9+0x112>
			}
			break;

			case 1: // OFF1 (120ms)
			if (buz_phase_cnt >= MS_TO_TICKS(120)) {
     99e:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     9a2:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     9a6:	80 3b       	cpi	r24, 0xB0	; 176
     9a8:	94 40       	sbci	r25, 0x04	; 4
     9aa:	08 f4       	brcc	.+2      	; 0x9ae <__vector_9+0xb6>
     9ac:	48 c0       	rjmp	.+144    	; 0xa3e <__vector_9+0x146>
				warn_step = 2;
     9ae:	82 e0       	ldi	r24, 0x02	; 2
     9b0:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <warn_step>
				buz_phase_cnt = 0;
     9b4:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     9b8:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
     9bc:	40 c0       	rjmp	.+128    	; 0xa3e <__vector_9+0x146>
			}
			return;

			case 2: // ON2 (80ms)
			if (buz_phase_cnt >= MS_TO_TICKS(80)) {
     9be:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     9c2:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     9c6:	80 32       	cpi	r24, 0x20	; 32
     9c8:	93 40       	sbci	r25, 0x03	; 3
     9ca:	f8 f0       	brcs	.+62     	; 0xa0a <__vector_9+0x112>
				warn_step = 3;
     9cc:	83 e0       	ldi	r24, 0x03	; 3
     9ce:	80 93 6a 01 	sts	0x016A, r24	; 0x80016a <warn_step>
				buz_phase_cnt = 0;
     9d2:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     9d6:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
				PORTG &= ~_BV(BUZZ_PIN_BIT);
     9da:	e5 e6       	ldi	r30, 0x65	; 101
     9dc:	f0 e0       	ldi	r31, 0x00	; 0
     9de:	80 81       	ld	r24, Z
     9e0:	8f 7e       	andi	r24, 0xEF	; 239
     9e2:	80 83       	st	Z, r24
				buz_toggle_cnt = 0;
     9e4:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <buz_toggle_cnt+0x1>
     9e8:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <buz_toggle_cnt>
     9ec:	0e c0       	rjmp	.+28     	; 0xa0a <__vector_9+0x112>
			}
			break;

			case 3: // OFF_LONG (600ms)
			if (buz_phase_cnt >= MS_TO_TICKS(600)) {
     9ee:	80 91 6b 01 	lds	r24, 0x016B	; 0x80016b <buz_phase_cnt>
     9f2:	90 91 6c 01 	lds	r25, 0x016C	; 0x80016c <buz_phase_cnt+0x1>
     9f6:	80 37       	cpi	r24, 0x70	; 112
     9f8:	97 41       	sbci	r25, 0x17	; 23
     9fa:	08 f1       	brcs	.+66     	; 0xa3e <__vector_9+0x146>
				warn_step = 0;
     9fc:	10 92 6a 01 	sts	0x016A, r1	; 0x80016a <warn_step>
				buz_phase_cnt = 0;
     a00:	10 92 6c 01 	sts	0x016C, r1	; 0x80016c <buz_phase_cnt+0x1>
     a04:	10 92 6b 01 	sts	0x016B, r1	; 0x80016b <buz_phase_cnt>
     a08:	1a c0       	rjmp	.+52     	; 0xa3e <__vector_9+0x146>
			return;
		}
	}

	/* ===== 주파수 토글 (WARNING ON 구간 + DANGER 연속) ===== */
	if (++buz_toggle_cnt >= buz_half_ticks) {
     a0a:	80 91 6f 01 	lds	r24, 0x016F	; 0x80016f <buz_toggle_cnt>
     a0e:	90 91 70 01 	lds	r25, 0x0170	; 0x800170 <buz_toggle_cnt+0x1>
     a12:	01 96       	adiw	r24, 0x01	; 1
     a14:	90 93 70 01 	sts	0x0170, r25	; 0x800170 <buz_toggle_cnt+0x1>
     a18:	80 93 6f 01 	sts	0x016F, r24	; 0x80016f <buz_toggle_cnt>
     a1c:	20 91 71 01 	lds	r18, 0x0171	; 0x800171 <buz_half_ticks>
     a20:	30 91 72 01 	lds	r19, 0x0172	; 0x800172 <buz_half_ticks+0x1>
     a24:	82 17       	cp	r24, r18
     a26:	93 07       	cpc	r25, r19
     a28:	50 f0       	brcs	.+20     	; 0xa3e <__vector_9+0x146>
		buz_toggle_cnt = 0;
     a2a:	10 92 70 01 	sts	0x0170, r1	; 0x800170 <buz_toggle_cnt+0x1>
     a2e:	10 92 6f 01 	sts	0x016F, r1	; 0x80016f <buz_toggle_cnt>
		PORTG ^= _BV(BUZZ_PIN_BIT);
     a32:	e5 e6       	ldi	r30, 0x65	; 101
     a34:	f0 e0       	ldi	r31, 0x00	; 0
     a36:	90 81       	ld	r25, Z
     a38:	80 e1       	ldi	r24, 0x10	; 16
     a3a:	89 27       	eor	r24, r25
     a3c:	80 83       	st	Z, r24
	}
}
     a3e:	ff 91       	pop	r31
     a40:	ef 91       	pop	r30
     a42:	9f 91       	pop	r25
     a44:	8f 91       	pop	r24
     a46:	3f 91       	pop	r19
     a48:	2f 91       	pop	r18
     a4a:	0f 90       	pop	r0
     a4c:	0b be       	out	0x3b, r0	; 59
     a4e:	0f 90       	pop	r0
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	0f 90       	pop	r0
     a54:	1f 90       	pop	r1
     a56:	18 95       	reti

00000a58 <disable_jtag>:



void disable_jtag()
{
	MCUCSR |= (1<<JTD);
     a58:	84 b7       	in	r24, 0x34	; 52
     a5a:	80 68       	ori	r24, 0x80	; 128
     a5c:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     a5e:	84 b7       	in	r24, 0x34	; 52
     a60:	80 68       	ori	r24, 0x80	; 128
     a62:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     a64:	84 b7       	in	r24, 0x34	; 52
     a66:	80 68       	ori	r24, 0x80	; 128
     a68:	84 bf       	out	0x34, r24	; 52
	MCUCSR |= (1<<JTD);
     a6a:	84 b7       	in	r24, 0x34	; 52
     a6c:	80 68       	ori	r24, 0x80	; 128
     a6e:	84 bf       	out	0x34, r24	; 52
     a70:	08 95       	ret

00000a72 <main>:
}

int main(void)
{
     a72:	cf 93       	push	r28
     a74:	df 93       	push	r29
     a76:	cd b7       	in	r28, 0x3d	; 61
     a78:	de b7       	in	r29, 0x3e	; 62
     a7a:	ad 97       	sbiw	r28, 0x2d	; 45
     a7c:	0f b6       	in	r0, 0x3f	; 63
     a7e:	f8 94       	cli
     a80:	de bf       	out	0x3e, r29	; 62
     a82:	0f be       	out	0x3f, r0	; 63
     a84:	cd bf       	out	0x3d, r28	; 61
	disable_jtag();
     a86:	e8 df       	rcall	.-48     	; 0xa58 <disable_jtag>
	uint8_t speed=MOTOR_SPEED_basic;
     a88:	88 ec       	ldi	r24, 0xC8	; 200
	usart0_init();
     a8a:	89 83       	std	Y+1, r24	; 0x01
     a8c:	1e db       	rcall	.-2500   	; 0xca <usart0_init>
    LCD_Delay(2);
}

static inline void LCD_PORT_Init(void)
{
    DDRA  = 0xFF;         // PORTA as output (data bus)
     a8e:	8f ef       	ldi	r24, 0xFF	; 255
     a90:	8a bb       	out	0x1a, r24	; 26
    LCD_CTRL_DDR |= 0x07; // PORTG bits 0..2 as output (E,RW,RS)
     a92:	e4 e6       	ldi	r30, 0x64	; 100
     a94:	f0 e0       	ldi	r31, 0x00	; 0
     a96:	80 81       	ld	r24, Z
     a98:	87 60       	ori	r24, 0x07	; 7
     a9a:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     a9c:	e5 e6       	ldi	r30, 0x65	; 101
     a9e:	f0 e0       	ldi	r31, 0x00	; 0
     aa0:	80 81       	ld	r24, Z
     aa2:	8b 7f       	andi	r24, 0xFB	; 251
     aa4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     aa6:	80 81       	ld	r24, Z
     aa8:	8d 7f       	andi	r24, 0xFD	; 253
     aaa:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     aac:	80 81       	ld	r24, Z
     aae:	81 60       	ori	r24, 0x01	; 1
     ab0:	80 83       	st	Z, r24
     ab2:	86 ef       	ldi	r24, 0xF6	; 246
     ab4:	8a 95       	dec	r24
     ab6:	f1 f7       	brne	.-4      	; 0xab4 <main+0x42>
    _delay_us(50);
    LCD_WINST = command;          // put command
     ab8:	88 e3       	ldi	r24, 0x38	; 56
     aba:	8b bb       	out	0x1b, r24	; 27
     abc:	96 ef       	ldi	r25, 0xF6	; 246
     abe:	9a 95       	dec	r25
     ac0:	f1 f7       	brne	.-4      	; 0xabe <main+0x4c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     ac2:	80 81       	ld	r24, Z
     ac4:	8e 7f       	andi	r24, 0xFE	; 254
     ac6:	80 83       	st	Z, r24
     ac8:	84 e0       	ldi	r24, 0x04	; 4
     aca:	06 c0       	rjmp	.+12     	; 0xad8 <main+0x66>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     acc:	e6 e6       	ldi	r30, 0x66	; 102
     ace:	fe e0       	ldi	r31, 0x0E	; 14
     ad0:	31 97       	sbiw	r30, 0x01	; 1
     ad2:	f1 f7       	brne	.-4      	; 0xad0 <main+0x5e>
     ad4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ad6:	89 2f       	mov	r24, r25
     ad8:	9f ef       	ldi	r25, 0xFF	; 255
     ada:	98 0f       	add	r25, r24
     adc:	81 11       	cpse	r24, r1
     ade:	f6 cf       	rjmp	.-20     	; 0xacc <main+0x5a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     ae0:	e5 e6       	ldi	r30, 0x65	; 101
     ae2:	f0 e0       	ldi	r31, 0x00	; 0
     ae4:	80 81       	ld	r24, Z
     ae6:	8b 7f       	andi	r24, 0xFB	; 251
     ae8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     aea:	80 81       	ld	r24, Z
     aec:	8d 7f       	andi	r24, 0xFD	; 253
     aee:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     af0:	80 81       	ld	r24, Z
     af2:	81 60       	ori	r24, 0x01	; 1
     af4:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     af6:	86 ef       	ldi	r24, 0xF6	; 246
     af8:	8a 95       	dec	r24
     afa:	f1 f7       	brne	.-4      	; 0xaf8 <main+0x86>
    _delay_us(50);
    LCD_WINST = command;          // put command
     afc:	88 e3       	ldi	r24, 0x38	; 56
     afe:	8b bb       	out	0x1b, r24	; 27
     b00:	96 ef       	ldi	r25, 0xF6	; 246
     b02:	9a 95       	dec	r25
     b04:	f1 f7       	brne	.-4      	; 0xb02 <main+0x90>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b06:	80 81       	ld	r24, Z
     b08:	8e 7f       	andi	r24, 0xFE	; 254
     b0a:	80 83       	st	Z, r24
     b0c:	84 e0       	ldi	r24, 0x04	; 4
     b0e:	06 c0       	rjmp	.+12     	; 0xb1c <main+0xaa>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b10:	e6 e6       	ldi	r30, 0x66	; 102
     b12:	fe e0       	ldi	r31, 0x0E	; 14
     b14:	31 97       	sbiw	r30, 0x01	; 1
     b16:	f1 f7       	brne	.-4      	; 0xb14 <main+0xa2>
     b18:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b1a:	89 2f       	mov	r24, r25
     b1c:	9f ef       	ldi	r25, 0xFF	; 255
     b1e:	98 0f       	add	r25, r24
     b20:	81 11       	cpse	r24, r1
     b22:	f6 cf       	rjmp	.-20     	; 0xb10 <main+0x9e>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b24:	e5 e6       	ldi	r30, 0x65	; 101
     b26:	f0 e0       	ldi	r31, 0x00	; 0
     b28:	80 81       	ld	r24, Z
     b2a:	8b 7f       	andi	r24, 0xFB	; 251
     b2c:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b2e:	80 81       	ld	r24, Z
     b30:	8d 7f       	andi	r24, 0xFD	; 253
     b32:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b34:	80 81       	ld	r24, Z
     b36:	81 60       	ori	r24, 0x01	; 1
     b38:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b3a:	86 ef       	ldi	r24, 0xF6	; 246
     b3c:	8a 95       	dec	r24
     b3e:	f1 f7       	brne	.-4      	; 0xb3c <main+0xca>
    _delay_us(50);
    LCD_WINST = command;          // put command
     b40:	88 e3       	ldi	r24, 0x38	; 56
     b42:	8b bb       	out	0x1b, r24	; 27
     b44:	96 ef       	ldi	r25, 0xF6	; 246
     b46:	9a 95       	dec	r25
     b48:	f1 f7       	brne	.-4      	; 0xb46 <main+0xd4>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b4a:	80 81       	ld	r24, Z
     b4c:	8e 7f       	andi	r24, 0xFE	; 254
     b4e:	80 83       	st	Z, r24
     b50:	84 e0       	ldi	r24, 0x04	; 4
     b52:	06 c0       	rjmp	.+12     	; 0xb60 <main+0xee>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b54:	e6 e6       	ldi	r30, 0x66	; 102
     b56:	fe e0       	ldi	r31, 0x0E	; 14
     b58:	31 97       	sbiw	r30, 0x01	; 1
     b5a:	f1 f7       	brne	.-4      	; 0xb58 <main+0xe6>
     b5c:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     b5e:	89 2f       	mov	r24, r25
     b60:	9f ef       	ldi	r25, 0xFF	; 255
     b62:	98 0f       	add	r25, r24
     b64:	81 11       	cpse	r24, r1
     b66:	f6 cf       	rjmp	.-20     	; 0xb54 <main+0xe2>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     b68:	e5 e6       	ldi	r30, 0x65	; 101
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	80 81       	ld	r24, Z
     b6e:	8b 7f       	andi	r24, 0xFB	; 251
     b70:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     b72:	80 81       	ld	r24, Z
     b74:	8d 7f       	andi	r24, 0xFD	; 253
     b76:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     b78:	80 81       	ld	r24, Z
     b7a:	81 60       	ori	r24, 0x01	; 1
     b7c:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b7e:	86 ef       	ldi	r24, 0xF6	; 246
     b80:	8a 95       	dec	r24
     b82:	f1 f7       	brne	.-4      	; 0xb80 <main+0x10e>
    _delay_us(50);
    LCD_WINST = command;          // put command
     b84:	8e e0       	ldi	r24, 0x0E	; 14
     b86:	8b bb       	out	0x1b, r24	; 27
     b88:	96 ef       	ldi	r25, 0xF6	; 246
     b8a:	9a 95       	dec	r25
     b8c:	f1 f7       	brne	.-4      	; 0xb8a <main+0x118>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     b8e:	80 81       	ld	r24, Z
     b90:	8e 7f       	andi	r24, 0xFE	; 254
     b92:	80 83       	st	Z, r24
     b94:	82 e0       	ldi	r24, 0x02	; 2
     b96:	06 c0       	rjmp	.+12     	; 0xba4 <main+0x132>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b98:	e6 e6       	ldi	r30, 0x66	; 102
     b9a:	fe e0       	ldi	r31, 0x0E	; 14
     b9c:	31 97       	sbiw	r30, 0x01	; 1
     b9e:	f1 f7       	brne	.-4      	; 0xb9c <main+0x12a>
     ba0:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ba2:	89 2f       	mov	r24, r25
     ba4:	9f ef       	ldi	r25, 0xFF	; 255
     ba6:	98 0f       	add	r25, r24
     ba8:	81 11       	cpse	r24, r1
     baa:	f6 cf       	rjmp	.-20     	; 0xb98 <main+0x126>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     bac:	e5 e6       	ldi	r30, 0x65	; 101
     bae:	f0 e0       	ldi	r31, 0x00	; 0
     bb0:	80 81       	ld	r24, Z
     bb2:	8b 7f       	andi	r24, 0xFB	; 251
     bb4:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bb6:	80 81       	ld	r24, Z
     bb8:	8d 7f       	andi	r24, 0xFD	; 253
     bba:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     bbc:	80 81       	ld	r24, Z
     bbe:	81 60       	ori	r24, 0x01	; 1
     bc0:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bc2:	86 ef       	ldi	r24, 0xF6	; 246
     bc4:	8a 95       	dec	r24
     bc6:	f1 f7       	brne	.-4      	; 0xbc4 <main+0x152>
    _delay_us(50);
    LCD_WINST = command;          // put command
     bc8:	86 e0       	ldi	r24, 0x06	; 6
     bca:	8b bb       	out	0x1b, r24	; 27
     bcc:	96 ef       	ldi	r25, 0xF6	; 246
     bce:	9a 95       	dec	r25
     bd0:	f1 f7       	brne	.-4      	; 0xbce <main+0x15c>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     bd2:	80 81       	ld	r24, Z
     bd4:	8e 7f       	andi	r24, 0xFE	; 254
     bd6:	80 83       	st	Z, r24
     bd8:	82 e0       	ldi	r24, 0x02	; 2
     bda:	06 c0       	rjmp	.+12     	; 0xbe8 <main+0x176>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     bdc:	e6 e6       	ldi	r30, 0x66	; 102
     bde:	fe e0       	ldi	r31, 0x0E	; 14
     be0:	31 97       	sbiw	r30, 0x01	; 1
     be2:	f1 f7       	brne	.-4      	; 0xbe0 <main+0x16e>
     be4:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     be6:	89 2f       	mov	r24, r25
     be8:	9f ef       	ldi	r25, 0xFF	; 255
     bea:	98 0f       	add	r25, r24
     bec:	81 11       	cpse	r24, r1
     bee:	f6 cf       	rjmp	.-20     	; 0xbdc <main+0x16a>
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     bf0:	e5 e6       	ldi	r30, 0x65	; 101
     bf2:	f0 e0       	ldi	r31, 0x00	; 0
     bf4:	80 81       	ld	r24, Z
     bf6:	8b 7f       	andi	r24, 0xFB	; 251
     bf8:	80 83       	st	Z, r24
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     bfa:	80 81       	ld	r24, Z
     bfc:	8d 7f       	andi	r24, 0xFD	; 253
     bfe:	80 83       	st	Z, r24
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c00:	80 81       	ld	r24, Z
     c02:	81 60       	ori	r24, 0x01	; 1
     c04:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c06:	86 ef       	ldi	r24, 0xF6	; 246
     c08:	8a 95       	dec	r24
     c0a:	f1 f7       	brne	.-4      	; 0xc08 <main+0x196>
    _delay_us(50);
    LCD_WINST = command;          // put command
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	8b bb       	out	0x1b, r24	; 27
     c10:	96 ef       	ldi	r25, 0xF6	; 246
     c12:	9a 95       	dec	r25
     c14:	f1 f7       	brne	.-4      	; 0xc12 <main+0x1a0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     c16:	80 81       	ld	r24, Z
     c18:	8e 7f       	andi	r24, 0xFE	; 254
     c1a:	80 83       	st	Z, r24
     c1c:	82 e0       	ldi	r24, 0x02	; 2
     c1e:	06 c0       	rjmp	.+12     	; 0xc2c <main+0x1ba>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c20:	e6 e6       	ldi	r30, 0x66	; 102
     c22:	fe e0       	ldi	r31, 0x0E	; 14
     c24:	31 97       	sbiw	r30, 0x01	; 1
     c26:	f1 f7       	brne	.-4      	; 0xc24 <main+0x1b2>
     c28:	00 00       	nop
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     c2a:	89 2f       	mov	r24, r25
     c2c:	9f ef       	ldi	r25, 0xFF	; 255
     c2e:	98 0f       	add	r25, r24
     c30:	81 11       	cpse	r24, r1
	LCD_Init();
	Timer0_Init();
     c32:	f6 cf       	rjmp	.-20     	; 0xc20 <main+0x1ae>
     c34:	d3 db       	rcall	.-2138   	; 0x3dc <Timer0_Init>

// ---- Init helpers (preserve original register values) ----
static inline void Init_TWI(void)
{
    // SCL ~100kHz @ F_CPU=14.7456MHz, prescaler=1
    TWSR = 0x00;
     c36:	10 92 71 00 	sts	0x0071, r1	; 0x800071 <__TEXT_REGION_LENGTH__+0x7e0071>
    TWBR = 0x32;
     c3a:	82 e3       	ldi	r24, 0x32	; 50
     c3c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
    TWCR = (1<<TWEN);		//TWI Enable
     c40:	84 e0       	ldi	r24, 0x04	; 4
	Init_TWI();	
	pwm1_init();
     c42:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7e0074>
	pwm3_init();
     c46:	d2 db       	rcall	.-2140   	; 0x3ec <pwm1_init>
	Timer2_Init();
     c48:	d6 db       	rcall	.-2132   	; 0x3f6 <pwm3_init>
     c4a:	dc db       	rcall	.-2120   	; 0x404 <Timer2_Init>
	motor_speed_set(speed);
     c4c:	89 81       	ldd	r24, Y+1	; 0x01
     c4e:	e2 db       	rcall	.-2108   	; 0x414 <motor_speed_set>
     c50:	87 b3       	in	r24, 0x17	; 23

	
	/* PWM 핀 */
	DDRB |= (1<<PB5) | (1<<PB6) | (1<<PB0) | (1<<PB1) | (1<<PB2) | (1<<PB3);
     c52:	8f 66       	ori	r24, 0x6F	; 111
     c54:	87 bb       	out	0x17, r24	; 23
     c56:	82 b1       	in	r24, 0x02	; 2
	DDRE |= (1<<PE3) | (1<<PE4);
     c58:	88 61       	ori	r24, 0x18	; 24
     c5a:	82 b9       	out	0x02, r24	; 2
     c5c:	81 b3       	in	r24, 0x11	; 17
	DDRD |= (1<<PD4) | (1<<PD5) | (1<<PD6) | (1<<PD7);
     c5e:	80 6f       	ori	r24, 0xF0	; 240
     c60:	81 bb       	out	0x11, r24	; 17
     c62:	e4 e6       	ldi	r30, 0x64	; 100
	DDRG |= _BV(BUZZ_PIN_BIT);
     c64:	f0 e0       	ldi	r31, 0x00	; 0
     c66:	80 81       	ld	r24, Z
     c68:	80 61       	ori	r24, 0x10	; 16
     c6a:	80 83       	st	Z, r24
     c6c:	05 e6       	ldi	r16, 0x65	; 101
	PORTG &= ~_BV(BUZZ_PIN_BIT);
     c6e:	10 e0       	ldi	r17, 0x00	; 0
     c70:	f8 01       	movw	r30, r16
     c72:	80 81       	ld	r24, Z
     c74:	8f 7e       	andi	r24, 0xEF	; 239
     c76:	80 83       	st	Z, r24
	char Sonar_Addr=SRF02_ADDR_0;
	unsigned int Sonar_range;
	char Message[40];
	unsigned int res=0;
	uint8_t motor_flag=0;
     c78:	1c a6       	std	Y+44, r1	; 0x2c
	uint8_t motor_dir_flag=FORWARD;
	uint8_t fcw_state=0;
     c7a:	1d a6       	std	Y+45, r1	; 0x2d



		
	uint8_t ret = SRF02_i2C_Write(0xE0, 0, 0x51);
     c7c:	41 e5       	ldi	r20, 0x51	; 81
     c7e:	60 e0       	ldi	r22, 0x00	; 0
     c80:	80 ee       	ldi	r24, 0xE0	; 224
     c82:	5c da       	rcall	.-2888   	; 0x13c <SRF02_i2C_Write>
     c84:	f8 01       	movw	r30, r16
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     c86:	90 81       	ld	r25, Z
     c88:	9b 7f       	andi	r25, 0xFB	; 251
     c8a:	90 83       	st	Z, r25
     c8c:	90 81       	ld	r25, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     c8e:	9d 7f       	andi	r25, 0xFD	; 253
     c90:	90 83       	st	Z, r25
     c92:	90 81       	ld	r25, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     c94:	91 60       	ori	r25, 0x01	; 1
     c96:	90 83       	st	Z, r25
     c98:	f6 ef       	ldi	r31, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     c9a:	fa 95       	dec	r31
     c9c:	f1 f7       	brne	.-4      	; 0xc9a <main+0x228>
     c9e:	90 ec       	ldi	r25, 0xC0	; 192
    _delay_us(50);
    LCD_WINST = command;          // put command
     ca0:	9b bb       	out	0x1b, r25	; 27
     ca2:	96 ef       	ldi	r25, 0xF6	; 246
     ca4:	9a 95       	dec	r25
     ca6:	f1 f7       	brne	.-4      	; 0xca4 <main+0x232>
     ca8:	f8 01       	movw	r30, r16
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     caa:	90 81       	ld	r25, Z
     cac:	9e 7f       	andi	r25, 0xFE	; 254
     cae:	90 83       	st	Z, r25
     cb0:	1f 92       	push	r1
	LCD_Pos(1,0);
	sprintf(Message, "W:%d", ret);
     cb2:	8f 93       	push	r24
     cb4:	81 e5       	ldi	r24, 0x51	; 81
     cb6:	91 e0       	ldi	r25, 0x01	; 1
     cb8:	9f 93       	push	r25
     cba:	8f 93       	push	r24
     cbc:	8e 01       	movw	r16, r28
     cbe:	0c 5f       	subi	r16, 0xFC	; 252
     cc0:	1f 4f       	sbci	r17, 0xFF	; 255
     cc2:	1f 93       	push	r17
     cc4:	0f 93       	push	r16
     cc6:	59 d1       	rcall	.+690    	; 0xf7a <sprintf>
     cc8:	0f 90       	pop	r0
     cca:	0f 90       	pop	r0
     ccc:	0f 90       	pop	r0
     cce:	0f 90       	pop	r0
     cd0:	0f 90       	pop	r0
     cd2:	0f 90       	pop	r0
     cd4:	d8 01       	movw	r26, r16
     cd6:	22 c0       	rjmp	.+68     	; 0xd1c <main+0x2aa>
     cd8:	11 96       	adiw	r26, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     cda:	81 e0       	ldi	r24, 0x01	; 1
     cdc:	06 c0       	rjmp	.+12     	; 0xcea <main+0x278>
     cde:	e6 e6       	ldi	r30, 0x66	; 102
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     ce0:	fe e0       	ldi	r31, 0x0E	; 14
     ce2:	31 97       	sbiw	r30, 0x01	; 1
     ce4:	f1 f7       	brne	.-4      	; 0xce2 <main+0x270>
     ce6:	00 00       	nop
     ce8:	82 2f       	mov	r24, r18
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     cea:	2f ef       	ldi	r18, 0xFF	; 255
     cec:	28 0f       	add	r18, r24
     cee:	81 11       	cpse	r24, r1
     cf0:	f6 cf       	rjmp	.-20     	; 0xcde <main+0x26c>
     cf2:	e5 e6       	ldi	r30, 0x65	; 101
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     cf4:	f0 e0       	ldi	r31, 0x00	; 0
     cf6:	80 81       	ld	r24, Z
     cf8:	84 60       	ori	r24, 0x04	; 4
     cfa:	80 83       	st	Z, r24
     cfc:	80 81       	ld	r24, Z
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     cfe:	8d 7f       	andi	r24, 0xFD	; 253
     d00:	80 83       	st	Z, r24
     d02:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d04:	81 60       	ori	r24, 0x01	; 1
     d06:	80 83       	st	Z, r24
     d08:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     d0a:	8a 95       	dec	r24
     d0c:	f1 f7       	brne	.-4      	; 0xd0a <main+0x298>
     d0e:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     d10:	96 ef       	ldi	r25, 0xF6	; 246
     d12:	9a 95       	dec	r25
     d14:	f1 f7       	brne	.-4      	; 0xd12 <main+0x2a0>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     d16:	80 81       	ld	r24, Z
     d18:	8e 7f       	andi	r24, 0xFE	; 254
     d1a:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     d1c:	9c 91       	ld	r25, X
     d1e:	91 11       	cpse	r25, r1
	LCD_Str(Message);
	
	startRanging(Sonar_Addr);
     d20:	db cf       	rjmp	.-74     	; 0xcd8 <main+0x266>
     d22:	80 ee       	ldi	r24, 0xE0	; 224
     d24:	27 db       	rcall	.-2482   	; 0x374 <startRanging>
	ti_Cnt_1ms=0;
     d26:	10 92 7e 01 	sts	0x017E, r1	; 0x80017e <ti_Cnt_1ms+0x1>
     d2a:	10 92 7d 01 	sts	0x017D, r1	; 0x80017d <ti_Cnt_1ms>
	
	
	sei();
	motor_driection(BACKWARD);
     d2e:	78 94       	sei
     d30:	81 e0       	ldi	r24, 0x01	; 1
     d32:	c6 db       	rcall	.-2164   	; 0x4c0 <motor_driection>
	motor_drive(MOTOR_SPEED_basic, &speed);
     d34:	be 01       	movw	r22, r28
     d36:	6f 5f       	subi	r22, 0xFF	; 255
     d38:	7f 4f       	sbci	r23, 0xFF	; 255
     d3a:	88 ec       	ldi	r24, 0xC8	; 200
     d3c:	f5 db       	rcall	.-2070   	; 0x528 <motor_drive>
	while (1)
	{
		
		if(rx_complete_flag){
     d3e:	80 91 73 01 	lds	r24, 0x0173	; 0x800173 <rx_complete_flag>
     d42:	88 23       	and	r24, r24
			main_rx_cmd_uart0(&motor_flag, &fcw_state);
     d44:	51 f0       	breq	.+20     	; 0xd5a <main+0x2e8>
     d46:	be 01       	movw	r22, r28
     d48:	63 5d       	subi	r22, 0xD3	; 211
     d4a:	7f 4f       	sbci	r23, 0xFF	; 255
     d4c:	ce 01       	movw	r24, r28
     d4e:	8c 96       	adiw	r24, 0x2c	; 44
			buzzer_player(fcw_state);		
     d50:	7e db       	rcall	.-2308   	; 0x44e <main_rx_cmd_uart0>
     d52:	8d a5       	ldd	r24, Y+45	; 0x2d
     d54:	0f dd       	rcall	.-1506   	; 0x774 <buzzer_player>
			rx_complete_flag=false;
     d56:	10 92 73 01 	sts	0x0173, r1	; 0x800173 <rx_complete_flag>
		}
		
		motor_driection(BACKWARD);
     d5a:	81 e0       	ldi	r24, 0x01	; 1
     d5c:	b1 db       	rcall	.-2206   	; 0x4c0 <motor_driection>
     d5e:	be 01       	movw	r22, r28
		motor_drive(motor_flag,&speed);
     d60:	6f 5f       	subi	r22, 0xFF	; 255
     d62:	7f 4f       	sbci	r23, 0xFF	; 255
     d64:	8c a5       	ldd	r24, Y+44	; 0x2c
     d66:	e0 db       	rcall	.-2112   	; 0x528 <motor_drive>
     d68:	80 91 7a 01 	lds	r24, 0x017A	; 0x80017a <measure_ready>
		
		if(measure_ready==1){
     d6c:	81 30       	cpi	r24, 0x01	; 1
     d6e:	39 f7       	brne	.-50     	; 0xd3e <main+0x2cc>
     d70:	10 92 7a 01 	sts	0x017A, r1	; 0x80017a <measure_ready>
			measure_ready=0;
     d74:	be 01       	movw	r22, r28
			
			
			res = getRange(Sonar_Addr, &Sonar_range);
     d76:	6e 5f       	subi	r22, 0xFE	; 254
     d78:	7f 4f       	sbci	r23, 0xFF	; 255
     d7a:	80 ee       	ldi	r24, 0xE0	; 224
     d7c:	ff da       	rcall	.-2562   	; 0x37c <getRange>
     d7e:	89 2b       	or	r24, r25
     d80:	09 f4       	brne	.+2      	; 0xd84 <main+0x312>
			
			if(res !=0){
     d82:	7d c0       	rjmp	.+250    	; 0xe7e <main+0x40c>
     d84:	e5 e6       	ldi	r30, 0x65	; 101
     d86:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     d88:	80 81       	ld	r24, Z
     d8a:	8b 7f       	andi	r24, 0xFB	; 251
     d8c:	80 83       	st	Z, r24
     d8e:	80 81       	ld	r24, Z
     d90:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     d92:	80 83       	st	Z, r24
     d94:	80 81       	ld	r24, Z
     d96:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     d98:	80 83       	st	Z, r24
     d9a:	86 ef       	ldi	r24, 0xF6	; 246
     d9c:	8a 95       	dec	r24
     d9e:	f1 f7       	brne	.-4      	; 0xd9c <main+0x32a>
     da0:	80 e8       	ldi	r24, 0x80	; 128
     da2:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     da4:	96 ef       	ldi	r25, 0xF6	; 246
     da6:	9a 95       	dec	r25
     da8:	f1 f7       	brne	.-4      	; 0xda6 <main+0x334>
     daa:	80 81       	ld	r24, Z
     dac:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     dae:	80 83       	st	Z, r24
     db0:	ac e3       	ldi	r26, 0x3C	; 60
     db2:	b1 e0       	ldi	r27, 0x01	; 1
     db4:	22 c0       	rjmp	.+68     	; 0xdfa <main+0x388>
     db6:	11 96       	adiw	r26, 0x01	; 1
     db8:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     dba:	06 c0       	rjmp	.+12     	; 0xdc8 <main+0x356>
     dbc:	e6 e6       	ldi	r30, 0x66	; 102
     dbe:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dc0:	31 97       	sbiw	r30, 0x01	; 1
     dc2:	f1 f7       	brne	.-4      	; 0xdc0 <main+0x34e>
     dc4:	00 00       	nop
     dc6:	82 2f       	mov	r24, r18
     dc8:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     dca:	28 0f       	add	r18, r24
     dcc:	81 11       	cpse	r24, r1
     dce:	f6 cf       	rjmp	.-20     	; 0xdbc <main+0x34a>
     dd0:	e5 e6       	ldi	r30, 0x65	; 101
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     dd4:	80 81       	ld	r24, Z
     dd6:	84 60       	ori	r24, 0x04	; 4
     dd8:	80 83       	st	Z, r24
     dda:	80 81       	ld	r24, Z
     ddc:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     dde:	80 83       	st	Z, r24
     de0:	80 81       	ld	r24, Z
     de2:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     de4:	80 83       	st	Z, r24
     de6:	86 ef       	ldi	r24, 0xF6	; 246
     de8:	8a 95       	dec	r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     dea:	f1 f7       	brne	.-4      	; 0xde8 <main+0x376>
     dec:	9b bb       	out	0x1b, r25	; 27
     dee:	96 ef       	ldi	r25, 0xF6	; 246
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     df0:	9a 95       	dec	r25
     df2:	f1 f7       	brne	.-4      	; 0xdf0 <main+0x37e>
     df4:	80 81       	ld	r24, Z
     df6:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     df8:	80 83       	st	Z, r24
     dfa:	9c 91       	ld	r25, X
     dfc:	91 11       	cpse	r25, r1
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     dfe:	db cf       	rjmp	.-74     	; 0xdb6 <main+0x344>
     e00:	e5 e6       	ldi	r30, 0x65	; 101
     e02:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e04:	80 81       	ld	r24, Z
     e06:	8b 7f       	andi	r24, 0xFB	; 251
     e08:	80 83       	st	Z, r24
     e0a:	80 81       	ld	r24, Z
     e0c:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e0e:	80 83       	st	Z, r24
     e10:	80 81       	ld	r24, Z
     e12:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e14:	80 83       	st	Z, r24
     e16:	86 ef       	ldi	r24, 0xF6	; 246
     e18:	8a 95       	dec	r24
     e1a:	f1 f7       	brne	.-4      	; 0xe18 <main+0x3a6>
     e1c:	85 ec       	ldi	r24, 0xC5	; 197
     e1e:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     e20:	96 ef       	ldi	r25, 0xF6	; 246
     e22:	9a 95       	dec	r25
     e24:	f1 f7       	brne	.-4      	; 0xe22 <main+0x3b0>
     e26:	80 81       	ld	r24, Z
     e28:	8e 7f       	andi	r24, 0xFE	; 254
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e2a:	80 83       	st	Z, r24
     e2c:	a2 e4       	ldi	r26, 0x42	; 66
     e2e:	b1 e0       	ldi	r27, 0x01	; 1
     e30:	22 c0       	rjmp	.+68     	; 0xe76 <main+0x404>
     e32:	11 96       	adiw	r26, 0x01	; 1
     e34:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     e36:	06 c0       	rjmp	.+12     	; 0xe44 <main+0x3d2>
     e38:	e6 e6       	ldi	r30, 0x66	; 102
     e3a:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e3c:	31 97       	sbiw	r30, 0x01	; 1
     e3e:	f1 f7       	brne	.-4      	; 0xe3c <main+0x3ca>
     e40:	00 00       	nop
     e42:	82 2f       	mov	r24, r18
     e44:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     e46:	28 0f       	add	r18, r24
     e48:	81 11       	cpse	r24, r1
     e4a:	f6 cf       	rjmp	.-20     	; 0xe38 <main+0x3c6>
     e4c:	e5 e6       	ldi	r30, 0x65	; 101
     e4e:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     e50:	80 81       	ld	r24, Z
     e52:	84 60       	ori	r24, 0x04	; 4
     e54:	80 83       	st	Z, r24
     e56:	80 81       	ld	r24, Z
     e58:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e5a:	80 83       	st	Z, r24
     e5c:	80 81       	ld	r24, Z
     e5e:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e60:	80 83       	st	Z, r24
     e62:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     e64:	8a 95       	dec	r24
     e66:	f1 f7       	brne	.-4      	; 0xe64 <main+0x3f2>
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     e68:	9b bb       	out	0x1b, r25	; 27
     e6a:	96 ef       	ldi	r25, 0xF6	; 246
     e6c:	9a 95       	dec	r25
     e6e:	f1 f7       	brne	.-4      	; 0xe6c <main+0x3fa>
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     e70:	80 81       	ld	r24, Z
     e72:	8e 7f       	andi	r24, 0xFE	; 254
     e74:	80 83       	st	Z, r24
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     e76:	9c 91       	ld	r25, X
     e78:	91 11       	cpse	r25, r1
     e7a:	db cf       	rjmp	.-74     	; 0xe32 <main+0x3c0>
     e7c:	60 cf       	rjmp	.-320    	; 0xd3e <main+0x2cc>
				LCD_Str("Dist=");
				LCD_Pos(1,5);
				LCD_Str("ERR           ");
				continue;
			}
			Ultrasonic_filtered(&Sonar_range);
     e7e:	ce 01       	movw	r24, r28
     e80:	02 96       	adiw	r24, 0x02	; 2
     e82:	ee da       	rcall	.-2596   	; 0x460 <Ultrasonic_filtered>
     e84:	ce 01       	movw	r24, r28
			//main에 현재 거리값 전송
			send_ultra_to_sub_uart0(&Sonar_range);
     e86:	02 96       	adiw	r24, 0x02	; 2
     e88:	d3 da       	rcall	.-2650   	; 0x430 <send_ultra_to_sub_uart0>
     e8a:	e5 e6       	ldi	r30, 0x65	; 101
     e8c:	f0 e0       	ldi	r31, 0x00	; 0
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Comm(uint8_t command)
{
    LCD_CTRL &= ~(1 << LCD_RS);   // RS=0 -> command
     e8e:	80 81       	ld	r24, Z
     e90:	8b 7f       	andi	r24, 0xFB	; 251
     e92:	80 83       	st	Z, r24
     e94:	80 81       	ld	r24, Z
     e96:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     e98:	80 83       	st	Z, r24
     e9a:	80 81       	ld	r24, Z
     e9c:	81 60       	ori	r24, 0x01	; 1
    LCD_CTRL |= (1 << LCD_EN);    // E high
     e9e:	80 83       	st	Z, r24
     ea0:	86 ef       	ldi	r24, 0xF6	; 246
     ea2:	8a 95       	dec	r24
     ea4:	f1 f7       	brne	.-4      	; 0xea2 <main+0x430>
     ea6:	80 e8       	ldi	r24, 0x80	; 128
     ea8:	8b bb       	out	0x1b, r24	; 27
    _delay_us(50);
    LCD_WINST = command;          // put command
     eaa:	96 ef       	ldi	r25, 0xF6	; 246
     eac:	9a 95       	dec	r25
     eae:	f1 f7       	brne	.-4      	; 0xeac <main+0x43a>
     eb0:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     eb2:	8e 7f       	andi	r24, 0xFE	; 254
     eb4:	80 83       	st	Z, r24
     eb6:	8b 81       	ldd	r24, Y+3	; 0x03
			
			//sub lcd 출력
			LCD_Pos(0,0);
			sprintf(Message,"Dist= %03u cm   ", (unsigned int)Sonar_range);
     eb8:	8f 93       	push	r24
     eba:	8a 81       	ldd	r24, Y+2	; 0x02
     ebc:	8f 93       	push	r24
     ebe:	86 e5       	ldi	r24, 0x56	; 86
     ec0:	91 e0       	ldi	r25, 0x01	; 1
     ec2:	9f 93       	push	r25
     ec4:	8f 93       	push	r24
     ec6:	8e 01       	movw	r16, r28
     ec8:	0c 5f       	subi	r16, 0xFC	; 252
     eca:	1f 4f       	sbci	r17, 0xFF	; 255
     ecc:	1f 93       	push	r17
     ece:	0f 93       	push	r16
     ed0:	54 d0       	rcall	.+168    	; 0xf7a <sprintf>
     ed2:	0f 90       	pop	r0
     ed4:	0f 90       	pop	r0
     ed6:	0f 90       	pop	r0
     ed8:	0f 90       	pop	r0
     eda:	0f 90       	pop	r0
     edc:	0f 90       	pop	r0
     ede:	d8 01       	movw	r26, r16
     ee0:	22 c0       	rjmp	.+68     	; 0xf26 <main+0x4b4>
     ee2:	11 96       	adiw	r26, 0x01	; 1
     ee4:	81 e0       	ldi	r24, 0x01	; 1
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
        LCD_Char((uint8_t)*str++);
     ee6:	06 c0       	rjmp	.+12     	; 0xef4 <main+0x482>
     ee8:	e6 e6       	ldi	r30, 0x66	; 102
     eea:	fe e0       	ldi	r31, 0x0E	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     eec:	31 97       	sbiw	r30, 0x01	; 1
     eee:	f1 f7       	brne	.-4      	; 0xeec <main+0x47a>
     ef0:	00 00       	nop
     ef2:	82 2f       	mov	r24, r18
     ef4:	2f ef       	ldi	r18, 0xFF	; 255
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
}

static inline void LCD_Delay(uint8_t ms)
{
    while (ms--) _delay_ms(1);
     ef6:	28 0f       	add	r18, r24
     ef8:	81 11       	cpse	r24, r1
     efa:	f6 cf       	rjmp	.-20     	; 0xee8 <main+0x476>
     efc:	e5 e6       	ldi	r30, 0x65	; 101
     efe:	f0 e0       	ldi	r31, 0x00	; 0
static inline void LCD_Cursor_Shift(uint8_t p);
static inline void LCD_Cursor_Home(void);

static inline void LCD_Data(uint8_t ch)
{
    LCD_CTRL |= (1 << LCD_RS);    // RS=1 -> data
     f00:	80 81       	ld	r24, Z
     f02:	84 60       	ori	r24, 0x04	; 4
     f04:	80 83       	st	Z, r24
     f06:	80 81       	ld	r24, Z
     f08:	8d 7f       	andi	r24, 0xFD	; 253
    LCD_CTRL &= ~(1 << LCD_RW);   // RW=0 -> write
     f0a:	80 83       	st	Z, r24
     f0c:	80 81       	ld	r24, Z
    LCD_CTRL |= (1 << LCD_EN);    // E high
     f0e:	81 60       	ori	r24, 0x01	; 1
     f10:	80 83       	st	Z, r24
     f12:	86 ef       	ldi	r24, 0xF6	; 246
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     f14:	8a 95       	dec	r24
     f16:	f1 f7       	brne	.-4      	; 0xf14 <main+0x4a2>
     f18:	9b bb       	out	0x1b, r25	; 27
    _delay_us(50);
    LCD_WDATA = ch;               // put data
     f1a:	96 ef       	ldi	r25, 0xF6	; 246
     f1c:	9a 95       	dec	r25
     f1e:	f1 f7       	brne	.-4      	; 0xf1c <main+0x4aa>
     f20:	80 81       	ld	r24, Z
    _delay_us(50);
    LCD_CTRL &= ~(1 << LCD_EN);   // E low
     f22:	8e 7f       	andi	r24, 0xFE	; 254
     f24:	80 83       	st	Z, r24
     f26:	9c 91       	ld	r25, X
    LCD_Data(ch);
}

static inline void LCD_Str(const char *str)
{
    while (*str != 0) {
     f28:	91 11       	cpse	r25, r1
     f2a:	db cf       	rjmp	.-74     	; 0xee2 <main+0x470>
     f2c:	8d a5       	ldd	r24, Y+45	; 0x2d
			LCD_Str(Message);
			fcw_state_to_string(fcw_state);
     f2e:	34 db       	rcall	.-2456   	; 0x598 <fcw_state_to_string>
     f30:	80 ee       	ldi	r24, 0xE0	; 224
     f32:	20 da       	rcall	.-3008   	; 0x374 <startRanging>
		
			//거리 재측정
			startRanging(Sonar_Addr);
     f34:	04 cf       	rjmp	.-504    	; 0xd3e <main+0x2cc>

00000f36 <__udivmodsi4>:
     f36:	a1 e2       	ldi	r26, 0x21	; 33
     f38:	1a 2e       	mov	r1, r26
     f3a:	aa 1b       	sub	r26, r26
     f3c:	bb 1b       	sub	r27, r27
     f3e:	fd 01       	movw	r30, r26
     f40:	0d c0       	rjmp	.+26     	; 0xf5c <__udivmodsi4_ep>

00000f42 <__udivmodsi4_loop>:
     f42:	aa 1f       	adc	r26, r26
     f44:	bb 1f       	adc	r27, r27
     f46:	ee 1f       	adc	r30, r30
     f48:	ff 1f       	adc	r31, r31
     f4a:	a2 17       	cp	r26, r18
     f4c:	b3 07       	cpc	r27, r19
     f4e:	e4 07       	cpc	r30, r20
     f50:	f5 07       	cpc	r31, r21
     f52:	20 f0       	brcs	.+8      	; 0xf5c <__udivmodsi4_ep>
     f54:	a2 1b       	sub	r26, r18
     f56:	b3 0b       	sbc	r27, r19
     f58:	e4 0b       	sbc	r30, r20
     f5a:	f5 0b       	sbc	r31, r21

00000f5c <__udivmodsi4_ep>:
     f5c:	66 1f       	adc	r22, r22
     f5e:	77 1f       	adc	r23, r23
     f60:	88 1f       	adc	r24, r24
     f62:	99 1f       	adc	r25, r25
     f64:	1a 94       	dec	r1
     f66:	69 f7       	brne	.-38     	; 0xf42 <__udivmodsi4_loop>
     f68:	60 95       	com	r22
     f6a:	70 95       	com	r23
     f6c:	80 95       	com	r24
     f6e:	90 95       	com	r25
     f70:	9b 01       	movw	r18, r22
     f72:	ac 01       	movw	r20, r24
     f74:	bd 01       	movw	r22, r26
     f76:	cf 01       	movw	r24, r30
     f78:	08 95       	ret

00000f7a <sprintf>:
     f7a:	0f 93       	push	r16
     f7c:	1f 93       	push	r17
     f7e:	cf 93       	push	r28
     f80:	df 93       	push	r29
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	2e 97       	sbiw	r28, 0x0e	; 14
     f88:	0f b6       	in	r0, 0x3f	; 63
     f8a:	f8 94       	cli
     f8c:	de bf       	out	0x3e, r29	; 62
     f8e:	0f be       	out	0x3f, r0	; 63
     f90:	cd bf       	out	0x3d, r28	; 61
     f92:	0d 89       	ldd	r16, Y+21	; 0x15
     f94:	1e 89       	ldd	r17, Y+22	; 0x16
     f96:	86 e0       	ldi	r24, 0x06	; 6
     f98:	8c 83       	std	Y+4, r24	; 0x04
     f9a:	1a 83       	std	Y+2, r17	; 0x02
     f9c:	09 83       	std	Y+1, r16	; 0x01
     f9e:	8f ef       	ldi	r24, 0xFF	; 255
     fa0:	9f e7       	ldi	r25, 0x7F	; 127
     fa2:	9e 83       	std	Y+6, r25	; 0x06
     fa4:	8d 83       	std	Y+5, r24	; 0x05
     fa6:	ae 01       	movw	r20, r28
     fa8:	47 5e       	subi	r20, 0xE7	; 231
     faa:	5f 4f       	sbci	r21, 0xFF	; 255
     fac:	6f 89       	ldd	r22, Y+23	; 0x17
     fae:	78 8d       	ldd	r23, Y+24	; 0x18
     fb0:	ce 01       	movw	r24, r28
     fb2:	01 96       	adiw	r24, 0x01	; 1
     fb4:	10 d0       	rcall	.+32     	; 0xfd6 <vfprintf>
     fb6:	ef 81       	ldd	r30, Y+7	; 0x07
     fb8:	f8 85       	ldd	r31, Y+8	; 0x08
     fba:	e0 0f       	add	r30, r16
     fbc:	f1 1f       	adc	r31, r17
     fbe:	10 82       	st	Z, r1
     fc0:	2e 96       	adiw	r28, 0x0e	; 14
     fc2:	0f b6       	in	r0, 0x3f	; 63
     fc4:	f8 94       	cli
     fc6:	de bf       	out	0x3e, r29	; 62
     fc8:	0f be       	out	0x3f, r0	; 63
     fca:	cd bf       	out	0x3d, r28	; 61
     fcc:	df 91       	pop	r29
     fce:	cf 91       	pop	r28
     fd0:	1f 91       	pop	r17
     fd2:	0f 91       	pop	r16
     fd4:	08 95       	ret

00000fd6 <vfprintf>:
     fd6:	2f 92       	push	r2
     fd8:	3f 92       	push	r3
     fda:	4f 92       	push	r4
     fdc:	5f 92       	push	r5
     fde:	6f 92       	push	r6
     fe0:	7f 92       	push	r7
     fe2:	8f 92       	push	r8
     fe4:	9f 92       	push	r9
     fe6:	af 92       	push	r10
     fe8:	bf 92       	push	r11
     fea:	cf 92       	push	r12
     fec:	df 92       	push	r13
     fee:	ef 92       	push	r14
     ff0:	ff 92       	push	r15
     ff2:	0f 93       	push	r16
     ff4:	1f 93       	push	r17
     ff6:	cf 93       	push	r28
     ff8:	df 93       	push	r29
     ffa:	cd b7       	in	r28, 0x3d	; 61
     ffc:	de b7       	in	r29, 0x3e	; 62
     ffe:	2b 97       	sbiw	r28, 0x0b	; 11
    1000:	0f b6       	in	r0, 0x3f	; 63
    1002:	f8 94       	cli
    1004:	de bf       	out	0x3e, r29	; 62
    1006:	0f be       	out	0x3f, r0	; 63
    1008:	cd bf       	out	0x3d, r28	; 61
    100a:	6c 01       	movw	r12, r24
    100c:	7b 01       	movw	r14, r22
    100e:	8a 01       	movw	r16, r20
    1010:	fc 01       	movw	r30, r24
    1012:	17 82       	std	Z+7, r1	; 0x07
    1014:	16 82       	std	Z+6, r1	; 0x06
    1016:	83 81       	ldd	r24, Z+3	; 0x03
    1018:	81 ff       	sbrs	r24, 1
    101a:	bf c1       	rjmp	.+894    	; 0x139a <__stack+0x29b>
    101c:	ce 01       	movw	r24, r28
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	3c 01       	movw	r6, r24
    1022:	f6 01       	movw	r30, r12
    1024:	93 81       	ldd	r25, Z+3	; 0x03
    1026:	f7 01       	movw	r30, r14
    1028:	93 fd       	sbrc	r25, 3
    102a:	85 91       	lpm	r24, Z+
    102c:	93 ff       	sbrs	r25, 3
    102e:	81 91       	ld	r24, Z+
    1030:	7f 01       	movw	r14, r30
    1032:	88 23       	and	r24, r24
    1034:	09 f4       	brne	.+2      	; 0x1038 <__DATA_REGION_LENGTH__+0x38>
    1036:	ad c1       	rjmp	.+858    	; 0x1392 <__stack+0x293>
    1038:	85 32       	cpi	r24, 0x25	; 37
    103a:	39 f4       	brne	.+14     	; 0x104a <__DATA_REGION_LENGTH__+0x4a>
    103c:	93 fd       	sbrc	r25, 3
    103e:	85 91       	lpm	r24, Z+
    1040:	93 ff       	sbrs	r25, 3
    1042:	81 91       	ld	r24, Z+
    1044:	7f 01       	movw	r14, r30
    1046:	85 32       	cpi	r24, 0x25	; 37
    1048:	21 f4       	brne	.+8      	; 0x1052 <__DATA_REGION_LENGTH__+0x52>
    104a:	b6 01       	movw	r22, r12
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	d6 d1       	rcall	.+940    	; 0x13fc <fputc>
    1050:	e8 cf       	rjmp	.-48     	; 0x1022 <__DATA_REGION_LENGTH__+0x22>
    1052:	91 2c       	mov	r9, r1
    1054:	21 2c       	mov	r2, r1
    1056:	31 2c       	mov	r3, r1
    1058:	ff e1       	ldi	r31, 0x1F	; 31
    105a:	f3 15       	cp	r31, r3
    105c:	d8 f0       	brcs	.+54     	; 0x1094 <__DATA_REGION_LENGTH__+0x94>
    105e:	8b 32       	cpi	r24, 0x2B	; 43
    1060:	79 f0       	breq	.+30     	; 0x1080 <__DATA_REGION_LENGTH__+0x80>
    1062:	38 f4       	brcc	.+14     	; 0x1072 <__DATA_REGION_LENGTH__+0x72>
    1064:	80 32       	cpi	r24, 0x20	; 32
    1066:	79 f0       	breq	.+30     	; 0x1086 <__DATA_REGION_LENGTH__+0x86>
    1068:	83 32       	cpi	r24, 0x23	; 35
    106a:	a1 f4       	brne	.+40     	; 0x1094 <__DATA_REGION_LENGTH__+0x94>
    106c:	23 2d       	mov	r18, r3
    106e:	20 61       	ori	r18, 0x10	; 16
    1070:	1d c0       	rjmp	.+58     	; 0x10ac <__DATA_REGION_LENGTH__+0xac>
    1072:	8d 32       	cpi	r24, 0x2D	; 45
    1074:	61 f0       	breq	.+24     	; 0x108e <__DATA_REGION_LENGTH__+0x8e>
    1076:	80 33       	cpi	r24, 0x30	; 48
    1078:	69 f4       	brne	.+26     	; 0x1094 <__DATA_REGION_LENGTH__+0x94>
    107a:	23 2d       	mov	r18, r3
    107c:	21 60       	ori	r18, 0x01	; 1
    107e:	16 c0       	rjmp	.+44     	; 0x10ac <__DATA_REGION_LENGTH__+0xac>
    1080:	83 2d       	mov	r24, r3
    1082:	82 60       	ori	r24, 0x02	; 2
    1084:	38 2e       	mov	r3, r24
    1086:	e3 2d       	mov	r30, r3
    1088:	e4 60       	ori	r30, 0x04	; 4
    108a:	3e 2e       	mov	r3, r30
    108c:	2a c0       	rjmp	.+84     	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    108e:	f3 2d       	mov	r31, r3
    1090:	f8 60       	ori	r31, 0x08	; 8
    1092:	1d c0       	rjmp	.+58     	; 0x10ce <__DATA_REGION_LENGTH__+0xce>
    1094:	37 fc       	sbrc	r3, 7
    1096:	2d c0       	rjmp	.+90     	; 0x10f2 <__DATA_REGION_LENGTH__+0xf2>
    1098:	20 ed       	ldi	r18, 0xD0	; 208
    109a:	28 0f       	add	r18, r24
    109c:	2a 30       	cpi	r18, 0x0A	; 10
    109e:	40 f0       	brcs	.+16     	; 0x10b0 <__DATA_REGION_LENGTH__+0xb0>
    10a0:	8e 32       	cpi	r24, 0x2E	; 46
    10a2:	b9 f4       	brne	.+46     	; 0x10d2 <__DATA_REGION_LENGTH__+0xd2>
    10a4:	36 fc       	sbrc	r3, 6
    10a6:	75 c1       	rjmp	.+746    	; 0x1392 <__stack+0x293>
    10a8:	23 2d       	mov	r18, r3
    10aa:	20 64       	ori	r18, 0x40	; 64
    10ac:	32 2e       	mov	r3, r18
    10ae:	19 c0       	rjmp	.+50     	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    10b0:	36 fe       	sbrs	r3, 6
    10b2:	06 c0       	rjmp	.+12     	; 0x10c0 <__DATA_REGION_LENGTH__+0xc0>
    10b4:	8a e0       	ldi	r24, 0x0A	; 10
    10b6:	98 9e       	mul	r9, r24
    10b8:	20 0d       	add	r18, r0
    10ba:	11 24       	eor	r1, r1
    10bc:	92 2e       	mov	r9, r18
    10be:	11 c0       	rjmp	.+34     	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    10c0:	ea e0       	ldi	r30, 0x0A	; 10
    10c2:	2e 9e       	mul	r2, r30
    10c4:	20 0d       	add	r18, r0
    10c6:	11 24       	eor	r1, r1
    10c8:	22 2e       	mov	r2, r18
    10ca:	f3 2d       	mov	r31, r3
    10cc:	f0 62       	ori	r31, 0x20	; 32
    10ce:	3f 2e       	mov	r3, r31
    10d0:	08 c0       	rjmp	.+16     	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    10d2:	8c 36       	cpi	r24, 0x6C	; 108
    10d4:	21 f4       	brne	.+8      	; 0x10de <__DATA_REGION_LENGTH__+0xde>
    10d6:	83 2d       	mov	r24, r3
    10d8:	80 68       	ori	r24, 0x80	; 128
    10da:	38 2e       	mov	r3, r24
    10dc:	02 c0       	rjmp	.+4      	; 0x10e2 <__DATA_REGION_LENGTH__+0xe2>
    10de:	88 36       	cpi	r24, 0x68	; 104
    10e0:	41 f4       	brne	.+16     	; 0x10f2 <__DATA_REGION_LENGTH__+0xf2>
    10e2:	f7 01       	movw	r30, r14
    10e4:	93 fd       	sbrc	r25, 3
    10e6:	85 91       	lpm	r24, Z+
    10e8:	93 ff       	sbrs	r25, 3
    10ea:	81 91       	ld	r24, Z+
    10ec:	7f 01       	movw	r14, r30
    10ee:	81 11       	cpse	r24, r1
    10f0:	b3 cf       	rjmp	.-154    	; 0x1058 <__DATA_REGION_LENGTH__+0x58>
    10f2:	98 2f       	mov	r25, r24
    10f4:	9f 7d       	andi	r25, 0xDF	; 223
    10f6:	95 54       	subi	r25, 0x45	; 69
    10f8:	93 30       	cpi	r25, 0x03	; 3
    10fa:	28 f4       	brcc	.+10     	; 0x1106 <__stack+0x7>
    10fc:	0c 5f       	subi	r16, 0xFC	; 252
    10fe:	1f 4f       	sbci	r17, 0xFF	; 255
    1100:	9f e3       	ldi	r25, 0x3F	; 63
    1102:	99 83       	std	Y+1, r25	; 0x01
    1104:	0d c0       	rjmp	.+26     	; 0x1120 <__stack+0x21>
    1106:	83 36       	cpi	r24, 0x63	; 99
    1108:	31 f0       	breq	.+12     	; 0x1116 <__stack+0x17>
    110a:	83 37       	cpi	r24, 0x73	; 115
    110c:	71 f0       	breq	.+28     	; 0x112a <__stack+0x2b>
    110e:	83 35       	cpi	r24, 0x53	; 83
    1110:	09 f0       	breq	.+2      	; 0x1114 <__stack+0x15>
    1112:	55 c0       	rjmp	.+170    	; 0x11be <__stack+0xbf>
    1114:	20 c0       	rjmp	.+64     	; 0x1156 <__stack+0x57>
    1116:	f8 01       	movw	r30, r16
    1118:	80 81       	ld	r24, Z
    111a:	89 83       	std	Y+1, r24	; 0x01
    111c:	0e 5f       	subi	r16, 0xFE	; 254
    111e:	1f 4f       	sbci	r17, 0xFF	; 255
    1120:	88 24       	eor	r8, r8
    1122:	83 94       	inc	r8
    1124:	91 2c       	mov	r9, r1
    1126:	53 01       	movw	r10, r6
    1128:	12 c0       	rjmp	.+36     	; 0x114e <__stack+0x4f>
    112a:	28 01       	movw	r4, r16
    112c:	f2 e0       	ldi	r31, 0x02	; 2
    112e:	4f 0e       	add	r4, r31
    1130:	51 1c       	adc	r5, r1
    1132:	f8 01       	movw	r30, r16
    1134:	a0 80       	ld	r10, Z
    1136:	b1 80       	ldd	r11, Z+1	; 0x01
    1138:	36 fe       	sbrs	r3, 6
    113a:	03 c0       	rjmp	.+6      	; 0x1142 <__stack+0x43>
    113c:	69 2d       	mov	r22, r9
    113e:	70 e0       	ldi	r23, 0x00	; 0
    1140:	02 c0       	rjmp	.+4      	; 0x1146 <__stack+0x47>
    1142:	6f ef       	ldi	r22, 0xFF	; 255
    1144:	7f ef       	ldi	r23, 0xFF	; 255
    1146:	c5 01       	movw	r24, r10
    1148:	4e d1       	rcall	.+668    	; 0x13e6 <strnlen>
    114a:	4c 01       	movw	r8, r24
    114c:	82 01       	movw	r16, r4
    114e:	f3 2d       	mov	r31, r3
    1150:	ff 77       	andi	r31, 0x7F	; 127
    1152:	3f 2e       	mov	r3, r31
    1154:	15 c0       	rjmp	.+42     	; 0x1180 <__stack+0x81>
    1156:	28 01       	movw	r4, r16
    1158:	22 e0       	ldi	r18, 0x02	; 2
    115a:	42 0e       	add	r4, r18
    115c:	51 1c       	adc	r5, r1
    115e:	f8 01       	movw	r30, r16
    1160:	a0 80       	ld	r10, Z
    1162:	b1 80       	ldd	r11, Z+1	; 0x01
    1164:	36 fe       	sbrs	r3, 6
    1166:	03 c0       	rjmp	.+6      	; 0x116e <__stack+0x6f>
    1168:	69 2d       	mov	r22, r9
    116a:	70 e0       	ldi	r23, 0x00	; 0
    116c:	02 c0       	rjmp	.+4      	; 0x1172 <__stack+0x73>
    116e:	6f ef       	ldi	r22, 0xFF	; 255
    1170:	7f ef       	ldi	r23, 0xFF	; 255
    1172:	c5 01       	movw	r24, r10
    1174:	2d d1       	rcall	.+602    	; 0x13d0 <strnlen_P>
    1176:	4c 01       	movw	r8, r24
    1178:	f3 2d       	mov	r31, r3
    117a:	f0 68       	ori	r31, 0x80	; 128
    117c:	3f 2e       	mov	r3, r31
    117e:	82 01       	movw	r16, r4
    1180:	33 fc       	sbrc	r3, 3
    1182:	19 c0       	rjmp	.+50     	; 0x11b6 <__stack+0xb7>
    1184:	82 2d       	mov	r24, r2
    1186:	90 e0       	ldi	r25, 0x00	; 0
    1188:	88 16       	cp	r8, r24
    118a:	99 06       	cpc	r9, r25
    118c:	a0 f4       	brcc	.+40     	; 0x11b6 <__stack+0xb7>
    118e:	b6 01       	movw	r22, r12
    1190:	80 e2       	ldi	r24, 0x20	; 32
    1192:	90 e0       	ldi	r25, 0x00	; 0
    1194:	33 d1       	rcall	.+614    	; 0x13fc <fputc>
    1196:	2a 94       	dec	r2
    1198:	f5 cf       	rjmp	.-22     	; 0x1184 <__stack+0x85>
    119a:	f5 01       	movw	r30, r10
    119c:	37 fc       	sbrc	r3, 7
    119e:	85 91       	lpm	r24, Z+
    11a0:	37 fe       	sbrs	r3, 7
    11a2:	81 91       	ld	r24, Z+
    11a4:	5f 01       	movw	r10, r30
    11a6:	b6 01       	movw	r22, r12
    11a8:	90 e0       	ldi	r25, 0x00	; 0
    11aa:	28 d1       	rcall	.+592    	; 0x13fc <fputc>
    11ac:	21 10       	cpse	r2, r1
    11ae:	2a 94       	dec	r2
    11b0:	21 e0       	ldi	r18, 0x01	; 1
    11b2:	82 1a       	sub	r8, r18
    11b4:	91 08       	sbc	r9, r1
    11b6:	81 14       	cp	r8, r1
    11b8:	91 04       	cpc	r9, r1
    11ba:	79 f7       	brne	.-34     	; 0x119a <__stack+0x9b>
    11bc:	e1 c0       	rjmp	.+450    	; 0x1380 <__stack+0x281>
    11be:	84 36       	cpi	r24, 0x64	; 100
    11c0:	11 f0       	breq	.+4      	; 0x11c6 <__stack+0xc7>
    11c2:	89 36       	cpi	r24, 0x69	; 105
    11c4:	39 f5       	brne	.+78     	; 0x1214 <__stack+0x115>
    11c6:	f8 01       	movw	r30, r16
    11c8:	37 fe       	sbrs	r3, 7
    11ca:	07 c0       	rjmp	.+14     	; 0x11da <__stack+0xdb>
    11cc:	60 81       	ld	r22, Z
    11ce:	71 81       	ldd	r23, Z+1	; 0x01
    11d0:	82 81       	ldd	r24, Z+2	; 0x02
    11d2:	93 81       	ldd	r25, Z+3	; 0x03
    11d4:	0c 5f       	subi	r16, 0xFC	; 252
    11d6:	1f 4f       	sbci	r17, 0xFF	; 255
    11d8:	08 c0       	rjmp	.+16     	; 0x11ea <__stack+0xeb>
    11da:	60 81       	ld	r22, Z
    11dc:	71 81       	ldd	r23, Z+1	; 0x01
    11de:	07 2e       	mov	r0, r23
    11e0:	00 0c       	add	r0, r0
    11e2:	88 0b       	sbc	r24, r24
    11e4:	99 0b       	sbc	r25, r25
    11e6:	0e 5f       	subi	r16, 0xFE	; 254
    11e8:	1f 4f       	sbci	r17, 0xFF	; 255
    11ea:	f3 2d       	mov	r31, r3
    11ec:	ff 76       	andi	r31, 0x6F	; 111
    11ee:	3f 2e       	mov	r3, r31
    11f0:	97 ff       	sbrs	r25, 7
    11f2:	09 c0       	rjmp	.+18     	; 0x1206 <__stack+0x107>
    11f4:	90 95       	com	r25
    11f6:	80 95       	com	r24
    11f8:	70 95       	com	r23
    11fa:	61 95       	neg	r22
    11fc:	7f 4f       	sbci	r23, 0xFF	; 255
    11fe:	8f 4f       	sbci	r24, 0xFF	; 255
    1200:	9f 4f       	sbci	r25, 0xFF	; 255
    1202:	f0 68       	ori	r31, 0x80	; 128
    1204:	3f 2e       	mov	r3, r31
    1206:	2a e0       	ldi	r18, 0x0A	; 10
    1208:	30 e0       	ldi	r19, 0x00	; 0
    120a:	a3 01       	movw	r20, r6
    120c:	33 d1       	rcall	.+614    	; 0x1474 <__ultoa_invert>
    120e:	88 2e       	mov	r8, r24
    1210:	86 18       	sub	r8, r6
    1212:	44 c0       	rjmp	.+136    	; 0x129c <__stack+0x19d>
    1214:	85 37       	cpi	r24, 0x75	; 117
    1216:	31 f4       	brne	.+12     	; 0x1224 <__stack+0x125>
    1218:	23 2d       	mov	r18, r3
    121a:	2f 7e       	andi	r18, 0xEF	; 239
    121c:	b2 2e       	mov	r11, r18
    121e:	2a e0       	ldi	r18, 0x0A	; 10
    1220:	30 e0       	ldi	r19, 0x00	; 0
    1222:	25 c0       	rjmp	.+74     	; 0x126e <__stack+0x16f>
    1224:	93 2d       	mov	r25, r3
    1226:	99 7f       	andi	r25, 0xF9	; 249
    1228:	b9 2e       	mov	r11, r25
    122a:	8f 36       	cpi	r24, 0x6F	; 111
    122c:	c1 f0       	breq	.+48     	; 0x125e <__stack+0x15f>
    122e:	18 f4       	brcc	.+6      	; 0x1236 <__stack+0x137>
    1230:	88 35       	cpi	r24, 0x58	; 88
    1232:	79 f0       	breq	.+30     	; 0x1252 <__stack+0x153>
    1234:	ae c0       	rjmp	.+348    	; 0x1392 <__stack+0x293>
    1236:	80 37       	cpi	r24, 0x70	; 112
    1238:	19 f0       	breq	.+6      	; 0x1240 <__stack+0x141>
    123a:	88 37       	cpi	r24, 0x78	; 120
    123c:	21 f0       	breq	.+8      	; 0x1246 <__stack+0x147>
    123e:	a9 c0       	rjmp	.+338    	; 0x1392 <__stack+0x293>
    1240:	e9 2f       	mov	r30, r25
    1242:	e0 61       	ori	r30, 0x10	; 16
    1244:	be 2e       	mov	r11, r30
    1246:	b4 fe       	sbrs	r11, 4
    1248:	0d c0       	rjmp	.+26     	; 0x1264 <__stack+0x165>
    124a:	fb 2d       	mov	r31, r11
    124c:	f4 60       	ori	r31, 0x04	; 4
    124e:	bf 2e       	mov	r11, r31
    1250:	09 c0       	rjmp	.+18     	; 0x1264 <__stack+0x165>
    1252:	34 fe       	sbrs	r3, 4
    1254:	0a c0       	rjmp	.+20     	; 0x126a <__stack+0x16b>
    1256:	29 2f       	mov	r18, r25
    1258:	26 60       	ori	r18, 0x06	; 6
    125a:	b2 2e       	mov	r11, r18
    125c:	06 c0       	rjmp	.+12     	; 0x126a <__stack+0x16b>
    125e:	28 e0       	ldi	r18, 0x08	; 8
    1260:	30 e0       	ldi	r19, 0x00	; 0
    1262:	05 c0       	rjmp	.+10     	; 0x126e <__stack+0x16f>
    1264:	20 e1       	ldi	r18, 0x10	; 16
    1266:	30 e0       	ldi	r19, 0x00	; 0
    1268:	02 c0       	rjmp	.+4      	; 0x126e <__stack+0x16f>
    126a:	20 e1       	ldi	r18, 0x10	; 16
    126c:	32 e0       	ldi	r19, 0x02	; 2
    126e:	f8 01       	movw	r30, r16
    1270:	b7 fe       	sbrs	r11, 7
    1272:	07 c0       	rjmp	.+14     	; 0x1282 <__stack+0x183>
    1274:	60 81       	ld	r22, Z
    1276:	71 81       	ldd	r23, Z+1	; 0x01
    1278:	82 81       	ldd	r24, Z+2	; 0x02
    127a:	93 81       	ldd	r25, Z+3	; 0x03
    127c:	0c 5f       	subi	r16, 0xFC	; 252
    127e:	1f 4f       	sbci	r17, 0xFF	; 255
    1280:	06 c0       	rjmp	.+12     	; 0x128e <__stack+0x18f>
    1282:	60 81       	ld	r22, Z
    1284:	71 81       	ldd	r23, Z+1	; 0x01
    1286:	80 e0       	ldi	r24, 0x00	; 0
    1288:	90 e0       	ldi	r25, 0x00	; 0
    128a:	0e 5f       	subi	r16, 0xFE	; 254
    128c:	1f 4f       	sbci	r17, 0xFF	; 255
    128e:	a3 01       	movw	r20, r6
    1290:	f1 d0       	rcall	.+482    	; 0x1474 <__ultoa_invert>
    1292:	88 2e       	mov	r8, r24
    1294:	86 18       	sub	r8, r6
    1296:	fb 2d       	mov	r31, r11
    1298:	ff 77       	andi	r31, 0x7F	; 127
    129a:	3f 2e       	mov	r3, r31
    129c:	36 fe       	sbrs	r3, 6
    129e:	0d c0       	rjmp	.+26     	; 0x12ba <__stack+0x1bb>
    12a0:	23 2d       	mov	r18, r3
    12a2:	2e 7f       	andi	r18, 0xFE	; 254
    12a4:	a2 2e       	mov	r10, r18
    12a6:	89 14       	cp	r8, r9
    12a8:	58 f4       	brcc	.+22     	; 0x12c0 <__stack+0x1c1>
    12aa:	34 fe       	sbrs	r3, 4
    12ac:	0b c0       	rjmp	.+22     	; 0x12c4 <__stack+0x1c5>
    12ae:	32 fc       	sbrc	r3, 2
    12b0:	09 c0       	rjmp	.+18     	; 0x12c4 <__stack+0x1c5>
    12b2:	83 2d       	mov	r24, r3
    12b4:	8e 7e       	andi	r24, 0xEE	; 238
    12b6:	a8 2e       	mov	r10, r24
    12b8:	05 c0       	rjmp	.+10     	; 0x12c4 <__stack+0x1c5>
    12ba:	b8 2c       	mov	r11, r8
    12bc:	a3 2c       	mov	r10, r3
    12be:	03 c0       	rjmp	.+6      	; 0x12c6 <__stack+0x1c7>
    12c0:	b8 2c       	mov	r11, r8
    12c2:	01 c0       	rjmp	.+2      	; 0x12c6 <__stack+0x1c7>
    12c4:	b9 2c       	mov	r11, r9
    12c6:	a4 fe       	sbrs	r10, 4
    12c8:	0f c0       	rjmp	.+30     	; 0x12e8 <__stack+0x1e9>
    12ca:	fe 01       	movw	r30, r28
    12cc:	e8 0d       	add	r30, r8
    12ce:	f1 1d       	adc	r31, r1
    12d0:	80 81       	ld	r24, Z
    12d2:	80 33       	cpi	r24, 0x30	; 48
    12d4:	21 f4       	brne	.+8      	; 0x12de <__stack+0x1df>
    12d6:	9a 2d       	mov	r25, r10
    12d8:	99 7e       	andi	r25, 0xE9	; 233
    12da:	a9 2e       	mov	r10, r25
    12dc:	09 c0       	rjmp	.+18     	; 0x12f0 <__stack+0x1f1>
    12de:	a2 fe       	sbrs	r10, 2
    12e0:	06 c0       	rjmp	.+12     	; 0x12ee <__stack+0x1ef>
    12e2:	b3 94       	inc	r11
    12e4:	b3 94       	inc	r11
    12e6:	04 c0       	rjmp	.+8      	; 0x12f0 <__stack+0x1f1>
    12e8:	8a 2d       	mov	r24, r10
    12ea:	86 78       	andi	r24, 0x86	; 134
    12ec:	09 f0       	breq	.+2      	; 0x12f0 <__stack+0x1f1>
    12ee:	b3 94       	inc	r11
    12f0:	a3 fc       	sbrc	r10, 3
    12f2:	10 c0       	rjmp	.+32     	; 0x1314 <__stack+0x215>
    12f4:	a0 fe       	sbrs	r10, 0
    12f6:	06 c0       	rjmp	.+12     	; 0x1304 <__stack+0x205>
    12f8:	b2 14       	cp	r11, r2
    12fa:	80 f4       	brcc	.+32     	; 0x131c <__stack+0x21d>
    12fc:	28 0c       	add	r2, r8
    12fe:	92 2c       	mov	r9, r2
    1300:	9b 18       	sub	r9, r11
    1302:	0d c0       	rjmp	.+26     	; 0x131e <__stack+0x21f>
    1304:	b2 14       	cp	r11, r2
    1306:	58 f4       	brcc	.+22     	; 0x131e <__stack+0x21f>
    1308:	b6 01       	movw	r22, r12
    130a:	80 e2       	ldi	r24, 0x20	; 32
    130c:	90 e0       	ldi	r25, 0x00	; 0
    130e:	76 d0       	rcall	.+236    	; 0x13fc <fputc>
    1310:	b3 94       	inc	r11
    1312:	f8 cf       	rjmp	.-16     	; 0x1304 <__stack+0x205>
    1314:	b2 14       	cp	r11, r2
    1316:	18 f4       	brcc	.+6      	; 0x131e <__stack+0x21f>
    1318:	2b 18       	sub	r2, r11
    131a:	02 c0       	rjmp	.+4      	; 0x1320 <__stack+0x221>
    131c:	98 2c       	mov	r9, r8
    131e:	21 2c       	mov	r2, r1
    1320:	a4 fe       	sbrs	r10, 4
    1322:	0f c0       	rjmp	.+30     	; 0x1342 <__stack+0x243>
    1324:	b6 01       	movw	r22, r12
    1326:	80 e3       	ldi	r24, 0x30	; 48
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	68 d0       	rcall	.+208    	; 0x13fc <fputc>
    132c:	a2 fe       	sbrs	r10, 2
    132e:	16 c0       	rjmp	.+44     	; 0x135c <__stack+0x25d>
    1330:	a1 fc       	sbrc	r10, 1
    1332:	03 c0       	rjmp	.+6      	; 0x133a <__stack+0x23b>
    1334:	88 e7       	ldi	r24, 0x78	; 120
    1336:	90 e0       	ldi	r25, 0x00	; 0
    1338:	02 c0       	rjmp	.+4      	; 0x133e <__stack+0x23f>
    133a:	88 e5       	ldi	r24, 0x58	; 88
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	b6 01       	movw	r22, r12
    1340:	0c c0       	rjmp	.+24     	; 0x135a <__stack+0x25b>
    1342:	8a 2d       	mov	r24, r10
    1344:	86 78       	andi	r24, 0x86	; 134
    1346:	51 f0       	breq	.+20     	; 0x135c <__stack+0x25d>
    1348:	a1 fe       	sbrs	r10, 1
    134a:	02 c0       	rjmp	.+4      	; 0x1350 <__stack+0x251>
    134c:	8b e2       	ldi	r24, 0x2B	; 43
    134e:	01 c0       	rjmp	.+2      	; 0x1352 <__stack+0x253>
    1350:	80 e2       	ldi	r24, 0x20	; 32
    1352:	a7 fc       	sbrc	r10, 7
    1354:	8d e2       	ldi	r24, 0x2D	; 45
    1356:	b6 01       	movw	r22, r12
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	50 d0       	rcall	.+160    	; 0x13fc <fputc>
    135c:	89 14       	cp	r8, r9
    135e:	30 f4       	brcc	.+12     	; 0x136c <__stack+0x26d>
    1360:	b6 01       	movw	r22, r12
    1362:	80 e3       	ldi	r24, 0x30	; 48
    1364:	90 e0       	ldi	r25, 0x00	; 0
    1366:	4a d0       	rcall	.+148    	; 0x13fc <fputc>
    1368:	9a 94       	dec	r9
    136a:	f8 cf       	rjmp	.-16     	; 0x135c <__stack+0x25d>
    136c:	8a 94       	dec	r8
    136e:	f3 01       	movw	r30, r6
    1370:	e8 0d       	add	r30, r8
    1372:	f1 1d       	adc	r31, r1
    1374:	80 81       	ld	r24, Z
    1376:	b6 01       	movw	r22, r12
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	40 d0       	rcall	.+128    	; 0x13fc <fputc>
    137c:	81 10       	cpse	r8, r1
    137e:	f6 cf       	rjmp	.-20     	; 0x136c <__stack+0x26d>
    1380:	22 20       	and	r2, r2
    1382:	09 f4       	brne	.+2      	; 0x1386 <__stack+0x287>
    1384:	4e ce       	rjmp	.-868    	; 0x1022 <__DATA_REGION_LENGTH__+0x22>
    1386:	b6 01       	movw	r22, r12
    1388:	80 e2       	ldi	r24, 0x20	; 32
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	37 d0       	rcall	.+110    	; 0x13fc <fputc>
    138e:	2a 94       	dec	r2
    1390:	f7 cf       	rjmp	.-18     	; 0x1380 <__stack+0x281>
    1392:	f6 01       	movw	r30, r12
    1394:	86 81       	ldd	r24, Z+6	; 0x06
    1396:	97 81       	ldd	r25, Z+7	; 0x07
    1398:	02 c0       	rjmp	.+4      	; 0x139e <__stack+0x29f>
    139a:	8f ef       	ldi	r24, 0xFF	; 255
    139c:	9f ef       	ldi	r25, 0xFF	; 255
    139e:	2b 96       	adiw	r28, 0x0b	; 11
    13a0:	0f b6       	in	r0, 0x3f	; 63
    13a2:	f8 94       	cli
    13a4:	de bf       	out	0x3e, r29	; 62
    13a6:	0f be       	out	0x3f, r0	; 63
    13a8:	cd bf       	out	0x3d, r28	; 61
    13aa:	df 91       	pop	r29
    13ac:	cf 91       	pop	r28
    13ae:	1f 91       	pop	r17
    13b0:	0f 91       	pop	r16
    13b2:	ff 90       	pop	r15
    13b4:	ef 90       	pop	r14
    13b6:	df 90       	pop	r13
    13b8:	cf 90       	pop	r12
    13ba:	bf 90       	pop	r11
    13bc:	af 90       	pop	r10
    13be:	9f 90       	pop	r9
    13c0:	8f 90       	pop	r8
    13c2:	7f 90       	pop	r7
    13c4:	6f 90       	pop	r6
    13c6:	5f 90       	pop	r5
    13c8:	4f 90       	pop	r4
    13ca:	3f 90       	pop	r3
    13cc:	2f 90       	pop	r2
    13ce:	08 95       	ret

000013d0 <strnlen_P>:
    13d0:	fc 01       	movw	r30, r24
    13d2:	05 90       	lpm	r0, Z+
    13d4:	61 50       	subi	r22, 0x01	; 1
    13d6:	70 40       	sbci	r23, 0x00	; 0
    13d8:	01 10       	cpse	r0, r1
    13da:	d8 f7       	brcc	.-10     	; 0x13d2 <strnlen_P+0x2>
    13dc:	80 95       	com	r24
    13de:	90 95       	com	r25
    13e0:	8e 0f       	add	r24, r30
    13e2:	9f 1f       	adc	r25, r31
    13e4:	08 95       	ret

000013e6 <strnlen>:
    13e6:	fc 01       	movw	r30, r24
    13e8:	61 50       	subi	r22, 0x01	; 1
    13ea:	70 40       	sbci	r23, 0x00	; 0
    13ec:	01 90       	ld	r0, Z+
    13ee:	01 10       	cpse	r0, r1
    13f0:	d8 f7       	brcc	.-10     	; 0x13e8 <strnlen+0x2>
    13f2:	80 95       	com	r24
    13f4:	90 95       	com	r25
    13f6:	8e 0f       	add	r24, r30
    13f8:	9f 1f       	adc	r25, r31
    13fa:	08 95       	ret

000013fc <fputc>:
    13fc:	0f 93       	push	r16
    13fe:	1f 93       	push	r17
    1400:	cf 93       	push	r28
    1402:	df 93       	push	r29
    1404:	fb 01       	movw	r30, r22
    1406:	23 81       	ldd	r18, Z+3	; 0x03
    1408:	21 fd       	sbrc	r18, 1
    140a:	03 c0       	rjmp	.+6      	; 0x1412 <fputc+0x16>
    140c:	8f ef       	ldi	r24, 0xFF	; 255
    140e:	9f ef       	ldi	r25, 0xFF	; 255
    1410:	2c c0       	rjmp	.+88     	; 0x146a <fputc+0x6e>
    1412:	22 ff       	sbrs	r18, 2
    1414:	16 c0       	rjmp	.+44     	; 0x1442 <fputc+0x46>
    1416:	46 81       	ldd	r20, Z+6	; 0x06
    1418:	57 81       	ldd	r21, Z+7	; 0x07
    141a:	24 81       	ldd	r18, Z+4	; 0x04
    141c:	35 81       	ldd	r19, Z+5	; 0x05
    141e:	42 17       	cp	r20, r18
    1420:	53 07       	cpc	r21, r19
    1422:	44 f4       	brge	.+16     	; 0x1434 <fputc+0x38>
    1424:	a0 81       	ld	r26, Z
    1426:	b1 81       	ldd	r27, Z+1	; 0x01
    1428:	9d 01       	movw	r18, r26
    142a:	2f 5f       	subi	r18, 0xFF	; 255
    142c:	3f 4f       	sbci	r19, 0xFF	; 255
    142e:	31 83       	std	Z+1, r19	; 0x01
    1430:	20 83       	st	Z, r18
    1432:	8c 93       	st	X, r24
    1434:	26 81       	ldd	r18, Z+6	; 0x06
    1436:	37 81       	ldd	r19, Z+7	; 0x07
    1438:	2f 5f       	subi	r18, 0xFF	; 255
    143a:	3f 4f       	sbci	r19, 0xFF	; 255
    143c:	37 83       	std	Z+7, r19	; 0x07
    143e:	26 83       	std	Z+6, r18	; 0x06
    1440:	14 c0       	rjmp	.+40     	; 0x146a <fputc+0x6e>
    1442:	8b 01       	movw	r16, r22
    1444:	ec 01       	movw	r28, r24
    1446:	fb 01       	movw	r30, r22
    1448:	00 84       	ldd	r0, Z+8	; 0x08
    144a:	f1 85       	ldd	r31, Z+9	; 0x09
    144c:	e0 2d       	mov	r30, r0
    144e:	09 95       	icall
    1450:	89 2b       	or	r24, r25
    1452:	e1 f6       	brne	.-72     	; 0x140c <fputc+0x10>
    1454:	d8 01       	movw	r26, r16
    1456:	16 96       	adiw	r26, 0x06	; 6
    1458:	8d 91       	ld	r24, X+
    145a:	9c 91       	ld	r25, X
    145c:	17 97       	sbiw	r26, 0x07	; 7
    145e:	01 96       	adiw	r24, 0x01	; 1
    1460:	17 96       	adiw	r26, 0x07	; 7
    1462:	9c 93       	st	X, r25
    1464:	8e 93       	st	-X, r24
    1466:	16 97       	sbiw	r26, 0x06	; 6
    1468:	ce 01       	movw	r24, r28
    146a:	df 91       	pop	r29
    146c:	cf 91       	pop	r28
    146e:	1f 91       	pop	r17
    1470:	0f 91       	pop	r16
    1472:	08 95       	ret

00001474 <__ultoa_invert>:
    1474:	fa 01       	movw	r30, r20
    1476:	aa 27       	eor	r26, r26
    1478:	28 30       	cpi	r18, 0x08	; 8
    147a:	51 f1       	breq	.+84     	; 0x14d0 <__ultoa_invert+0x5c>
    147c:	20 31       	cpi	r18, 0x10	; 16
    147e:	81 f1       	breq	.+96     	; 0x14e0 <__ultoa_invert+0x6c>
    1480:	e8 94       	clt
    1482:	6f 93       	push	r22
    1484:	6e 7f       	andi	r22, 0xFE	; 254
    1486:	6e 5f       	subi	r22, 0xFE	; 254
    1488:	7f 4f       	sbci	r23, 0xFF	; 255
    148a:	8f 4f       	sbci	r24, 0xFF	; 255
    148c:	9f 4f       	sbci	r25, 0xFF	; 255
    148e:	af 4f       	sbci	r26, 0xFF	; 255
    1490:	b1 e0       	ldi	r27, 0x01	; 1
    1492:	3e d0       	rcall	.+124    	; 0x1510 <__ultoa_invert+0x9c>
    1494:	b4 e0       	ldi	r27, 0x04	; 4
    1496:	3c d0       	rcall	.+120    	; 0x1510 <__ultoa_invert+0x9c>
    1498:	67 0f       	add	r22, r23
    149a:	78 1f       	adc	r23, r24
    149c:	89 1f       	adc	r24, r25
    149e:	9a 1f       	adc	r25, r26
    14a0:	a1 1d       	adc	r26, r1
    14a2:	68 0f       	add	r22, r24
    14a4:	79 1f       	adc	r23, r25
    14a6:	8a 1f       	adc	r24, r26
    14a8:	91 1d       	adc	r25, r1
    14aa:	a1 1d       	adc	r26, r1
    14ac:	6a 0f       	add	r22, r26
    14ae:	71 1d       	adc	r23, r1
    14b0:	81 1d       	adc	r24, r1
    14b2:	91 1d       	adc	r25, r1
    14b4:	a1 1d       	adc	r26, r1
    14b6:	20 d0       	rcall	.+64     	; 0x14f8 <__ultoa_invert+0x84>
    14b8:	09 f4       	brne	.+2      	; 0x14bc <__ultoa_invert+0x48>
    14ba:	68 94       	set
    14bc:	3f 91       	pop	r19
    14be:	2a e0       	ldi	r18, 0x0A	; 10
    14c0:	26 9f       	mul	r18, r22
    14c2:	11 24       	eor	r1, r1
    14c4:	30 19       	sub	r19, r0
    14c6:	30 5d       	subi	r19, 0xD0	; 208
    14c8:	31 93       	st	Z+, r19
    14ca:	de f6       	brtc	.-74     	; 0x1482 <__ultoa_invert+0xe>
    14cc:	cf 01       	movw	r24, r30
    14ce:	08 95       	ret
    14d0:	46 2f       	mov	r20, r22
    14d2:	47 70       	andi	r20, 0x07	; 7
    14d4:	40 5d       	subi	r20, 0xD0	; 208
    14d6:	41 93       	st	Z+, r20
    14d8:	b3 e0       	ldi	r27, 0x03	; 3
    14da:	0f d0       	rcall	.+30     	; 0x14fa <__ultoa_invert+0x86>
    14dc:	c9 f7       	brne	.-14     	; 0x14d0 <__ultoa_invert+0x5c>
    14de:	f6 cf       	rjmp	.-20     	; 0x14cc <__ultoa_invert+0x58>
    14e0:	46 2f       	mov	r20, r22
    14e2:	4f 70       	andi	r20, 0x0F	; 15
    14e4:	40 5d       	subi	r20, 0xD0	; 208
    14e6:	4a 33       	cpi	r20, 0x3A	; 58
    14e8:	18 f0       	brcs	.+6      	; 0x14f0 <__ultoa_invert+0x7c>
    14ea:	49 5d       	subi	r20, 0xD9	; 217
    14ec:	31 fd       	sbrc	r19, 1
    14ee:	40 52       	subi	r20, 0x20	; 32
    14f0:	41 93       	st	Z+, r20
    14f2:	02 d0       	rcall	.+4      	; 0x14f8 <__ultoa_invert+0x84>
    14f4:	a9 f7       	brne	.-22     	; 0x14e0 <__ultoa_invert+0x6c>
    14f6:	ea cf       	rjmp	.-44     	; 0x14cc <__ultoa_invert+0x58>
    14f8:	b4 e0       	ldi	r27, 0x04	; 4
    14fa:	a6 95       	lsr	r26
    14fc:	97 95       	ror	r25
    14fe:	87 95       	ror	r24
    1500:	77 95       	ror	r23
    1502:	67 95       	ror	r22
    1504:	ba 95       	dec	r27
    1506:	c9 f7       	brne	.-14     	; 0x14fa <__ultoa_invert+0x86>
    1508:	00 97       	sbiw	r24, 0x00	; 0
    150a:	61 05       	cpc	r22, r1
    150c:	71 05       	cpc	r23, r1
    150e:	08 95       	ret
    1510:	9b 01       	movw	r18, r22
    1512:	ac 01       	movw	r20, r24
    1514:	0a 2e       	mov	r0, r26
    1516:	06 94       	lsr	r0
    1518:	57 95       	ror	r21
    151a:	47 95       	ror	r20
    151c:	37 95       	ror	r19
    151e:	27 95       	ror	r18
    1520:	ba 95       	dec	r27
    1522:	c9 f7       	brne	.-14     	; 0x1516 <__ultoa_invert+0xa2>
    1524:	62 0f       	add	r22, r18
    1526:	73 1f       	adc	r23, r19
    1528:	84 1f       	adc	r24, r20
    152a:	95 1f       	adc	r25, r21
    152c:	a0 1d       	adc	r26, r0
    152e:	08 95       	ret

00001530 <_exit>:
    1530:	f8 94       	cli

00001532 <__stop_program>:
    1532:	ff cf       	rjmp	.-2      	; 0x1532 <__stop_program>
