# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_4.srcs/sources_1/new/BIN_2_DEC.vhd" \
"../../../../project_4.srcs/sources_1/imports/Lab4/DISP_7_SEG_LAB4.vhd" \
"../../../../project_4.srcs/sources_1/new/MOD_5.vhd" \
"../../../../project_4.srcs/sources_1/new/MULT_2.vhd" \
"../../../../project_4.srcs/sources_1/new/MUX_2_1.vhd" \
"../../../../project_4.srcs/sources_1/new/CompletLab4.vhd" \

# Do not sort compile order
nosort
