<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>TLBIDIDR_EL1</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">TLBIDIDR_EL1, TLBI Domains Identification Register (EL1)</h1><p>The TLBIDIDR_EL1 characteristics are:</p><h2>Purpose</h2>
        <p>Provides information on how many bits of the TLBID field are implemented for <span class="instruction">TLBI IS</span> and <span class="instruction">TLBI OS</span> instructions.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_TLBID is implemented and FEAT_AA64 is implemented. Otherwise, direct accesses to TLBIDIDR_EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>TLBIDIDR_EL1 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="19"><a href="#fieldset_0-63_45">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-44_40">NVOS</a></td><td class="lr" colspan="3"><a href="#fieldset_0-39_37">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-36_32">NOS</a></td></tr><tr class="firstrow"><td class="lr" colspan="19"><a href="#fieldset_0-31_13">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-12_8">NVIS</a></td><td class="lr" colspan="3"><a href="#fieldset_0-7_5">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-4_0">NIS</a></td></tr></tbody></table><h4 id="fieldset_0-63_45">Bits [63:45]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-44_40">NVOS, bits [44:40]</h4><div class="field">
      <p>Number of bits of Virtual TLBI Domain supported for Outer Shareable TLBI instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NVOS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>There are no Virtual TLBI Domain Outer shareable bits.</p>
        </td></tr><tr><td class="bitfield">0b00001..0b00101</td><td>
          <p>The number of Virtual TLBI Domain Outer shareable bits.</p>
        </td></tr></table><p>The permitted values of this field depend on the value of NOS, as follows:</p>
<ul>
<li>
<p>If NOS is 0, NVOS is 0.</p>

</li><li>
<p>If NOS is between 1 and 8, NVOS is between 1 and 5.</p>

</li><li>
<p>If NOS is between 9 and 16, NVOS is between 1 and 4.</p>

</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-39_37">Bits [39:37]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-36_32">NOS, bits [36:32]</h4><div class="field"><p>Number of bits of TLBI Domain supported for Outer Shareable TLBI instructions.</p>
<p>Values greater than 16 are reserved.</p>
<p>The value of this field additionally determines the width of the VTLBIDOS&lt;n&gt;_EL2.TD&lt;m&gt; fields, as follows:</p><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NOS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>The VTLBIDOS&lt;n&gt;_EL2 registers are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b00001..0b01000</td><td>
          <p>Each TD&lt;m&gt; field is 8 bits wide. NVOS is between 0 and 5.</p>
        </td></tr><tr><td class="bitfield">0b01001..0b10000</td><td>
          <p>Each TD&lt;m&gt; field is 16 bits wide. NVOS must be between 0 and 4.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-31_13">Bits [31:13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_8">NVIS, bits [12:8]</h4><div class="field">
      <p>Number of bits of Virtual TLBI Domain supported for Inner Shareable TLBI instructions.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NVIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>There are no Virtual TLBI Domain Inner shareable bits.</p>
        </td></tr><tr><td class="bitfield">0b00001..0b00101</td><td>
          <p>The number of Virtual TLBI Domain Inner shareable bits.</p>
        </td></tr></table><p>The permitted values of this field depend on the value of NIS, as follows:</p>
<ul>
<li>
<p>If NIS is 0, NVIS is 0.</p>

</li><li>
<p>If NIS is between 1 and 8, NVIS is between 1 and 5.</p>

</li><li>
<p>If NIS is between 9 and 16, NVIS is between 1 and 4.</p>

</li></ul><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_5">Bits [7:5]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-4_0">NIS, bits [4:0]</h4><div class="field"><p>Number of bits of TLBI Domain supported for Inner Shareable TLBI instructions.</p>
<p>Values greater than 16 are reserved.</p>
<p>The value of this field additionally determines the width of the VTLBID&lt;n&gt;_EL2.TD&lt;m&gt; fields, as follows:</p><p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>NIS</th><th>Meaning</th></tr><tr><td class="bitfield">0b00000</td><td>
          <p>The VTLBID&lt;n&gt;_EL2 registers are not implemented.</p>
        </td></tr><tr><td class="bitfield">0b00001..0b01000</td><td>
          <p>Each TD&lt;m&gt; field is 8 bits wide. NVIS is between 0 and 5.</p>
        </td></tr><tr><td class="bitfield">0b01001..0b10000</td><td>
          <p>Each TD&lt;m&gt; field is 16 bits wide. NVIS is between 0 and 4.</p>
        </td></tr></table><p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing TLBIDIDR_EL1</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, TLBIDIDR_EL1</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b000</td><td>0b1010</td><td>0b0100</td><td>0b110</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_TLBID) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; IsFeatureImplemented(FEAT_FGT2) &amp;&amp; ((HaveEL(EL3) &amp;&amp; SCR_EL3().FGTEn2 == '0') || HFGRTR2_EL2().nTLBIDIDR_EL1 == '0') then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        X{64}(t) = TLBIDIDR_EL1();
    end;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; EL3SDDUndefPriority() &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        Undefined();
    elsif HaveEL(EL3) &amp;&amp; SCR_EL3().VTLBIDEn == '0' then
        if EL3SDDUndef() then
            Undefined();
        else
            AArch64_SystemAccessTrap(EL3, 0x18);
        end;
    else
        X{64}(t) = TLBIDIDR_EL1();
    end;
elsif PSTATE.EL == EL3 then
    X{64}(t) = TLBIDIDR_EL1();
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
