Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto e72e339c37234690b055b0218c77998e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_test_behav xil_defaultlib.counter_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'tick' [C:/Users/Ivan/Documents/GitHub/DL2020-10_Rios/Lab 10/Lab_10.srcs/sim_1/new/counter_test.sv:9]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter1(N=2)
Compiling module xil_defaultlib.counter_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot counter_test_behav
