Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (win64) Build 2580384 Sat Jun 29 08:12:21 MDT 2019
| Date         : Wed Mar 25 14:57:41 2020
| Host         : ADITYASEHGA539D running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_timing_summary_routed.rpt -pb au_top_timing_summary_routed.pb -rpx au_top_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.929        0.000                      0                    6        0.215        0.000                      0                    6        4.500        0.000                       0                     9  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.929        0.000                      0                    6        0.215        0.000                      0                    6        4.500        0.000                       0                     9  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.929ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.929ns  (required time - arrival time)
  Source:                 nolabel_line29/edge0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 1.375ns (33.999%)  route 2.669ns (66.001%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.636     5.220    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  nolabel_line29/edge0/Q
                         net (fo=7, routed)           0.889     6.588    nolabel_line29/edgeout_0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.321     6.909 f  nolabel_line29/cnt[0]_i_2/O
                         net (fo=4, routed)           0.503     7.412    fourbtcount/cnt_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.328     7.740 r  fourbtcount/cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     8.192    fourbtcount/cnt[3]_i_6_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.316 r  fourbtcount/cnt[3]_i_2/O
                         net (fo=4, routed)           0.825     9.141    fourbtcount/cnt[3]_i_2_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I1_O)        0.124     9.265 r  fourbtcount/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     9.265    fourbtcount/cnt[0]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/C
                         clock pessimism              0.276    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.031    15.194    fourbtcount/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  5.929    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 nolabel_line29/edge0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.896ns  (logic 1.375ns (35.291%)  route 2.521ns (64.709%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.636     5.220    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  nolabel_line29/edge0/Q
                         net (fo=7, routed)           0.889     6.588    nolabel_line29/edgeout_0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.321     6.909 f  nolabel_line29/cnt[0]_i_2/O
                         net (fo=4, routed)           0.503     7.412    fourbtcount/cnt_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.328     7.740 r  fourbtcount/cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     8.192    fourbtcount/cnt[3]_i_6_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.316 r  fourbtcount/cnt[3]_i_2/O
                         net (fo=4, routed)           0.677     8.993    fourbtcount/cnt[3]_i_2_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I1_O)        0.124     9.117 r  fourbtcount/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     9.117    fourbtcount/cnt[2]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
                         clock pessimism              0.273    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X3Y9           FDRE (Setup_fdre_C_D)        0.029    15.189    fourbtcount/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 nolabel_line29/edge0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.841ns  (logic 1.375ns (35.796%)  route 2.466ns (64.204%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.636     5.220    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  nolabel_line29/edge0/Q
                         net (fo=7, routed)           0.889     6.588    nolabel_line29/edgeout_0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.321     6.909 f  nolabel_line29/cnt[0]_i_2/O
                         net (fo=4, routed)           0.503     7.412    fourbtcount/cnt_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.328     7.740 r  fourbtcount/cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     8.192    fourbtcount/cnt[3]_i_6_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.316 r  fourbtcount/cnt[3]_i_2/O
                         net (fo=4, routed)           0.622     8.938    fourbtcount/cnt[3]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.124     9.062 r  fourbtcount/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.062    fourbtcount/cnt[1]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism              0.298    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.077    15.262    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  6.200    

Slack (MET) :             6.207ns  (required time - arrival time)
  Source:                 nolabel_line29/edge0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 1.375ns (35.824%)  route 2.463ns (64.176%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.636     5.220    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.698 f  nolabel_line29/edge0/Q
                         net (fo=7, routed)           0.889     6.588    nolabel_line29/edgeout_0
    SLICE_X2Y9           LUT2 (Prop_lut2_I0_O)        0.321     6.909 f  nolabel_line29/cnt[0]_i_2/O
                         net (fo=4, routed)           0.503     7.412    fourbtcount/cnt_reg[0]_0
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.328     7.740 r  fourbtcount/cnt[3]_i_6/O
                         net (fo=1, routed)           0.452     8.192    fourbtcount/cnt[3]_i_6_n_0
    SLICE_X3Y9           LUT3 (Prop_lut3_I0_O)        0.124     8.316 r  fourbtcount/cnt[3]_i_2/O
                         net (fo=4, routed)           0.619     8.935    fourbtcount/cnt[3]_i_2_n_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I1_O)        0.124     9.059 r  fourbtcount/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.059    fourbtcount/cnt[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[3]/C
                         clock pessimism              0.298    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.081    15.266    fourbtcount/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                          -9.059    
  -------------------------------------------------------------------
                         slack                                  6.207    

Slack (MET) :             8.938ns  (required time - arrival time)
  Source:                 nolabel_line29/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.456ns (46.632%)  route 0.522ns (53.368%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.214ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.630     5.214    nolabel_line29/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  nolabel_line29/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.456     5.670 r  nolabel_line29/edge1/Q
                         net (fo=8, routed)           0.522     6.192    nolabel_line29/edgeout_1
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.517    14.922    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
                         clock pessimism              0.259    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)       -0.016    15.130    nolabel_line29/edge0
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -6.192    
  -------------------------------------------------------------------
                         slack                                  8.938    

Slack (MET) :             9.049ns  (required time - arrival time)
  Source:                 nolabel_line28/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line28/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.518ns (60.142%)  route 0.343ns (39.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.215ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.631     5.215    nolabel_line28/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line28/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.518     5.733 r  nolabel_line28/edge1/Q
                         net (fo=2, routed)           0.343     6.077    nolabel_line28/edgeout_1
    SLICE_X2Y13          FDRE                                         r  nolabel_line28/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.514    14.919    nolabel_line28/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  nolabel_line28/edge0/C
                         clock pessimism              0.273    15.192    
                         clock uncertainty           -0.035    15.157    
    SLICE_X2Y13          FDRE (Setup_fdre_C_D)       -0.031    15.126    nolabel_line28/edge0
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -6.077    
  -------------------------------------------------------------------
                         slack                                  9.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 nolabel_line28/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line28/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.691%)  route 0.125ns (43.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.535ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.591     1.535    nolabel_line28/clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  nolabel_line28/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDRE (Prop_fdre_C_Q)         0.164     1.699 r  nolabel_line28/edge1/Q
                         net (fo=2, routed)           0.125     1.824    nolabel_line28/edgeout_1
    SLICE_X2Y13          FDRE                                         r  nolabel_line28/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.861     2.051    nolabel_line28/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  nolabel_line28/edge0/C
                         clock pessimism             -0.501     1.550    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.059     1.609    nolabel_line28/edge0
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 nolabel_line29/edge1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line29/edge0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.141ns (41.365%)  route 0.200ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.589     1.533    nolabel_line29/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  nolabel_line29/edge1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.674 r  nolabel_line29/edge1/Q
                         net (fo=8, routed)           0.200     1.874    nolabel_line29/edgeout_1
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    nolabel_line29/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  nolabel_line29/edge0/C
                         clock pessimism             -0.480     1.574    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.060     1.634    nolabel_line29/edge0
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  fourbtcount/cnt_reg[1]/Q
                         net (fo=19, routed)          0.198     1.899    fourbtcount/countout[1]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.944 r  fourbtcount/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.944    fourbtcount/cnt[1]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.120     1.657    fourbtcount/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.614%)  route 0.205ns (52.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.538ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.594     1.538    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     1.679 r  fourbtcount/cnt_reg[2]/Q
                         net (fo=19, routed)          0.205     1.883    fourbtcount/countout[2]
    SLICE_X3Y9           LUT4 (Prop_lut4_I0_O)        0.045     1.928 r  fourbtcount/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.928    fourbtcount/cnt[2]_i_1_n_0
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.865     2.055    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y9           FDRE                                         r  fourbtcount/cnt_reg[2]/C
                         clock pessimism             -0.517     1.538    
    SLICE_X3Y9           FDRE (Hold_fdre_C_D)         0.091     1.629    fourbtcount/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.701 r  fourbtcount/cnt_reg[3]/Q
                         net (fo=18, routed)          0.244     1.945    fourbtcount/countout[3]
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.045     1.990 r  fourbtcount/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.990    fourbtcount/cnt[3]_i_1_n_0
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[3]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.121     1.658    fourbtcount/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 fourbtcount/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fourbtcount/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.319ns (54.708%)  route 0.264ns (45.292%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.593     1.537    fourbtcount/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  fourbtcount/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.701 f  fourbtcount/cnt_reg[1]/Q
                         net (fo=19, routed)          0.117     1.818    fourbtcount/countout[1]
    SLICE_X3Y10          LUT5 (Prop_lut5_I2_O)        0.048     1.866 f  fourbtcount/cnt[0]_i_3/O
                         net (fo=1, routed)           0.147     2.013    fourbtcount/cnt[0]_i_3_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I3_O)        0.107     2.120 r  fourbtcount/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.120    fourbtcount/cnt[0]_i_1_n_0
    SLICE_X3Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.864     2.054    fourbtcount/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  fourbtcount/cnt_reg[0]/C
                         clock pessimism             -0.504     1.550    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.092     1.642    fourbtcount/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.478    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    fourbtcount/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    fourbtcount/cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    fourbtcount/cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    nolabel_line28/edge0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    nolabel_line28/edge1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    nolabel_line29/edge0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y13    nolabel_line29/edge1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    nolabel_line28/edge0/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    nolabel_line28/edge1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    nolabel_line29/edge1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    fourbtcount/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    fourbtcount/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    nolabel_line28/edge1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    nolabel_line29/edge1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    nolabel_line28/edge0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    fourbtcount/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y9     fourbtcount/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    nolabel_line29/edge0/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    fourbtcount/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    fourbtcount/cnt_reg[1]/C



