<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › m68k › include › asm › mcfintc.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mcfintc.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> *	mcfintc.h -- support definitions for the simple ColdFire</span>
<span class="cm"> *		     Interrupt Controller</span>
<span class="cm"> *</span>
<span class="cm"> * 	(C) Copyright 2009,  Greg Ungerer &lt;gerg@uclinux.org&gt;</span>
<span class="cm"> */</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef	mcfintc_h</span>
<span class="cp">#define	mcfintc_h</span>
<span class="cm">/****************************************************************************/</span>

<span class="cm">/*</span>
<span class="cm"> * Most of the older ColdFire parts use the same simple interrupt</span>
<span class="cm"> * controller. This is currently used on the 5206, 5206e, 5249, 5307</span>
<span class="cm"> * and 5407 parts.</span>
<span class="cm"> *</span>
<span class="cm"> * The builtin peripherals are masked through dedicated bits in the</span>
<span class="cm"> * Interrupt Mask register (IMR) - and this is not indexed (or in any way</span>
<span class="cm"> * related to) the actual interrupt number they use. So knowing the IRQ</span>
<span class="cm"> * number doesn&#39;t explicitly map to a certain internal device for</span>
<span class="cm"> * interrupt control purposes.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * Bit definitions for the ICR family of registers.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFSIM_ICR_AUTOVEC	0x80		</span><span class="cm">/* Auto-vectored intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL0	0x00		</span><span class="cm">/* Level 0 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL1	0x04		</span><span class="cm">/* Level 1 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL2	0x08		</span><span class="cm">/* Level 2 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL3	0x0c		</span><span class="cm">/* Level 3 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL4	0x10		</span><span class="cm">/* Level 4 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL5	0x14		</span><span class="cm">/* Level 5 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL6	0x18		</span><span class="cm">/* Level 6 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_LEVEL7	0x1c		</span><span class="cm">/* Level 7 intr */</span><span class="cp"></span>

<span class="cp">#define	MCFSIM_ICR_PRI0		0x00		</span><span class="cm">/* Priority 0 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_PRI1		0x01		</span><span class="cm">/* Priority 1 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_PRI2		0x02		</span><span class="cm">/* Priority 2 intr */</span><span class="cp"></span>
<span class="cp">#define	MCFSIM_ICR_PRI3		0x03		</span><span class="cm">/* Priority 3 intr */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * IMR bit position definitions. Not all ColdFire parts with this interrupt</span>
<span class="cm"> * controller actually support all of these interrupt sources. But the bit</span>
<span class="cm"> * numbers are the same in all cores.</span>
<span class="cm"> */</span>
<span class="cp">#define	MCFINTC_EINT1		1		</span><span class="cm">/* External int #1 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT2		2		</span><span class="cm">/* External int #2 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT3		3		</span><span class="cm">/* External int #3 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT4		4		</span><span class="cm">/* External int #4 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT5		5		</span><span class="cm">/* External int #5 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT6		6		</span><span class="cm">/* External int #6 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_EINT7		7		</span><span class="cm">/* External int #7 */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_SWT		8		</span><span class="cm">/* Software Watchdog */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_TIMER1		9</span>
<span class="cp">#define	MCFINTC_TIMER2		10</span>
<span class="cp">#define	MCFINTC_I2C		11		</span><span class="cm">/* I2C / MBUS */</span><span class="cp"></span>
<span class="cp">#define	MCFINTC_UART0		12</span>
<span class="cp">#define	MCFINTC_UART1		13</span>
<span class="cp">#define	MCFINTC_DMA0		14</span>
<span class="cp">#define	MCFINTC_DMA1		15</span>
<span class="cp">#define	MCFINTC_DMA2		16</span>
<span class="cp">#define	MCFINTC_DMA3		17</span>
<span class="cp">#define	MCFINTC_QSPI		18</span>

<span class="cp">#ifndef __ASSEMBLER__</span>

<span class="cm">/*</span>
<span class="cm"> * There is no one-is-one correspondance between the interrupt number (irq)</span>
<span class="cm"> * and the bit fields on the mask register. So we create a per-cpu type</span>
<span class="cm"> * mapping of irq to mask bit. The CPU platform code needs to register</span>
<span class="cm"> * its supported irq&#39;s at init time, using this function.</span>
<span class="cm"> */</span>
<span class="k">extern</span> <span class="kt">unsigned</span> <span class="kt">char</span> <span class="n">mcf_irq2imr</span><span class="p">[];</span>
<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">mcf_mapirq2imr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">int</span> <span class="n">imr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mcf_irq2imr</span><span class="p">[</span><span class="n">irq</span><span class="p">]</span> <span class="o">=</span> <span class="n">imr</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">mcf_autovector</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mcf_setimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">mcf_clrimr</span><span class="p">(</span><span class="kt">int</span> <span class="n">index</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/****************************************************************************/</span>
<span class="cp">#endif	</span><span class="cm">/* mcfintc_h */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
