Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Dec 22 12:24:02 2023
| Host         : DESKTOP-GP7VK84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    24          
TIMING-16  Warning           Large setup violation          14          
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (79)
5. checking no_input_delay (5)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 24 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (79)
-------------------------------------------------
 There are 79 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.333      -28.264                     15                 1120        0.055        0.000                      0                 1120        4.500        0.000                       0                   334  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.333      -28.264                     15                 1120        0.055        0.000                      0                 1120        4.500        0.000                       0                   334  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           15  Failing Endpoints,  Worst Slack       -2.333ns,  Total Violation      -28.264ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.333ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.357ns  (logic 9.603ns (77.710%)  route 2.754ns (22.290%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  vs0/pixel_addr2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.152    vs0/pixel_addr2_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.475 r  vs0/pixel_addr2_reg[13]_i_2/O[1]
                         net (fo=1, routed)           0.000    17.475    vs0_n_37
    SLICE_X54Y24         FDRE                                         r  pixel_addr2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  pixel_addr2_reg[13]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.142    pixel_addr2_reg[13]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -17.475    
  -------------------------------------------------------------------
                         slack                                 -2.333    

Slack (VIOLATED) :        -2.229ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.253ns  (logic 9.499ns (77.521%)  route 2.754ns (22.479%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.152 r  vs0/pixel_addr2_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.152    vs0/pixel_addr2_reg[11]_i_1_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.371 r  vs0/pixel_addr2_reg[13]_i_2/O[0]
                         net (fo=1, routed)           0.000    17.371    vs0_n_38
    SLICE_X54Y24         FDRE                                         r  pixel_addr2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.438    14.810    clk_IBUF_BUFG
    SLICE_X54Y24         FDRE                                         r  pixel_addr2_reg[12]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X54Y24         FDRE (Setup_fdre_C_D)        0.109    15.142    pixel_addr2_reg[12]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -17.371    
  -------------------------------------------------------------------
                         slack                                 -2.229    

Slack (VIOLATED) :        -2.214ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.240ns  (logic 9.486ns (77.497%)  route 2.754ns (22.503%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.358 r  vs0/pixel_addr2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.358    vs0_n_41
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.440    14.812    clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[9]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.144    pixel_addr2_reg[9]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -17.358    
  -------------------------------------------------------------------
                         slack                                 -2.214    

Slack (VIOLATED) :        -2.206ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.232ns  (logic 9.478ns (77.483%)  route 2.754ns (22.517%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.350 r  vs0/pixel_addr2_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.350    vs0_n_39
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.440    14.812    clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[11]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.144    pixel_addr2_reg[11]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -17.350    
  -------------------------------------------------------------------
                         slack                                 -2.206    

Slack (VIOLATED) :        -2.130ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.156ns  (logic 9.402ns (77.342%)  route 2.754ns (22.658%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.274 r  vs0/pixel_addr2_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.274    vs0_n_40
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.440    14.812    clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[10]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.144    pixel_addr2_reg[10]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -17.274    
  -------------------------------------------------------------------
                         slack                                 -2.130    

Slack (VIOLATED) :        -2.110ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.136ns  (logic 9.382ns (77.305%)  route 2.754ns (22.695%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.035 r  vs0/pixel_addr2_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.035    vs0/pixel_addr2_reg[7]_i_1_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.254 r  vs0/pixel_addr2_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.254    vs0_n_42
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.440    14.812    clk_IBUF_BUFG
    SLICE_X54Y23         FDRE                                         r  pixel_addr2_reg[8]/C
                         clock pessimism              0.259    15.071    
                         clock uncertainty           -0.035    15.035    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.109    15.144    pixel_addr2_reg[8]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -17.254    
  -------------------------------------------------------------------
                         slack                                 -2.110    

Slack (VIOLATED) :        -2.096ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.123ns  (logic 9.369ns (77.280%)  route 2.754ns (22.720%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.241 r  vs0/pixel_addr2_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.241    vs0_n_45
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[5]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.145    pixel_addr2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -17.241    
  -------------------------------------------------------------------
                         slack                                 -2.096    

Slack (VIOLATED) :        -2.088ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.115ns  (logic 9.361ns (77.265%)  route 2.754ns (22.735%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    17.233 r  vs0/pixel_addr2_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.233    vs0_n_43
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[7]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.145    pixel_addr2_reg[7]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -17.233    
  -------------------------------------------------------------------
                         slack                                 -2.088    

Slack (VIOLATED) :        -2.012ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.039ns  (logic 9.285ns (77.122%)  route 2.754ns (22.878%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.157 r  vs0/pixel_addr2_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.157    vs0_n_44
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[6]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.145    pixel_addr2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -17.157    
  -------------------------------------------------------------------
                         slack                                 -2.012    

Slack (VIOLATED) :        -1.992ns  (required time - arrival time)
  Source:                 apple_1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.019ns  (logic 9.265ns (77.084%)  route 2.754ns (22.916%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=3 LUT1=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.566     5.118    clk_IBUF_BUFG
    SLICE_X56Y15         FDRE                                         r  apple_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y15         FDRE (Prop_fdre_C_Q)         0.518     5.636 f  apple_1_reg[0]/Q
                         net (fo=13, routed)          0.473     6.109    vs0/p_0_out_3
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     6.233 f  vs0/p_0_out_i_9/O
                         net (fo=3, routed)           0.195     6.427    vs0/A[0]
    SLICE_X56Y16         LUT6 (Prop_lut6_I0_O)        0.124     6.551 r  vs0/p_0_out_i_11/O
                         net (fo=5, routed)           0.329     6.881    vs0/p_0_out_i_11_n_0
    SLICE_X57Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.005 r  vs0/p_0_out_i_13/O
                         net (fo=1, routed)           0.301     7.305    vs0/p_0_out_i_13_n_0
    SLICE_X55Y16         LUT6 (Prop_lut6_I2_O)        0.124     7.429 r  vs0/p_0_out_i_3/O
                         net (fo=1, routed)           0.377     7.806    vs0_n_66
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_A[6]_P[14])
                                                      3.841    11.647 r  p_0_out/P[14]
                         net (fo=1, routed)           0.438    12.085    p_0_out_n_91
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_C[14]_PCOUT[47])
                                                      2.016    14.101 r  p_1_out/PCOUT[47]
                         net (fo=1, routed)           0.002    14.103    p_1_out_n_106
    DSP48_X1Y8           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    15.621 f  p_1_out__0/P[1]
                         net (fo=2, routed)           0.641    16.261    vs0/P[1]
    SLICE_X54Y21         LUT1 (Prop_lut1_I0_O)        0.124    16.385 r  vs0/pixel_addr2[3]_i_2/O
                         net (fo=1, routed)           0.000    16.385    vs0/pixel_addr2[3]_i_2_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.918 r  vs0/pixel_addr2_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.918    vs0/pixel_addr2_reg[3]_i_1_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.137 r  vs0/pixel_addr2_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.137    vs0_n_46
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         1.441    14.813    clk_IBUF_BUFG
    SLICE_X54Y22         FDRE                                         r  pixel_addr2_reg[4]/C
                         clock pessimism              0.259    15.072    
                         clock uncertainty           -0.035    15.036    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.109    15.145    pixel_addr2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.145    
                         arrival time                         -17.137    
  -------------------------------------------------------------------
                         slack                                 -1.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 pixel_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.374%)  route 0.150ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  pixel_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_reg[3]/Q
                         net (fo=1, routed)           0.150     1.769    ram0/Q[3]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.513%)  route 0.207ns (59.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_reg[2]/Q
                         net (fo=1, routed)           0.207     1.825    ram0/Q[2]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pixel_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.310%)  route 0.209ns (59.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  pixel_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_reg[5]/Q
                         net (fo=1, routed)           0.209     1.826    ram0/Q[5]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pixel_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.287%)  route 0.209ns (59.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  pixel_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     1.826    ram0/Q[6]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.246%)  route 0.209ns (59.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.563     1.476    clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  pixel_addr_reg[7]/Q
                         net (fo=1, routed)           0.209     1.827    ram0/Q[7]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pixel_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.332%)  route 0.209ns (59.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  pixel_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_reg[1]/Q
                         net (fo=1, routed)           0.209     1.827    ram0/Q[1]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.143%)  route 0.260ns (64.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_reg[4]/Q
                         net (fo=1, routed)           0.260     1.879    ram0/Q[4]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram0/RAM_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.469%)  route 0.268ns (65.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y15         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pixel_addr_reg[0]/Q
                         net (fo=1, routed)           0.268     1.886    ram0/Q[0]
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.871     2.029    ram0/clk_IBUF_BUFG
    RAMB18_X1Y6          RAMB18E1                                     r  ram0/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X1Y6          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.714    ram0/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 apple_x_next_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_x_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.981%)  route 0.153ns (52.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X41Y17         FDSE                                         r  apple_x_next_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  apple_x_next_reg[6]/Q
                         net (fo=11, routed)          0.153     1.766    apple_x_next_reg_n_0_[6]
    SLICE_X44Y17         FDSE                                         r  apple_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  apple_x_reg[6]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X44Y17         FDSE (Hold_fdse_C_D)         0.070     1.577    apple_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 apple_x_next_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            apple_x_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.855%)  route 0.154ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.559     1.472    clk_IBUF_BUFG
    SLICE_X41Y17         FDSE                                         r  apple_x_next_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y17         FDSE (Prop_fdse_C_Q)         0.141     1.613 r  apple_x_next_reg[4]/Q
                         net (fo=12, routed)          0.154     1.767    apple_x_next_reg_n_0_[4]
    SLICE_X44Y17         FDSE                                         r  apple_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=333, routed)         0.828     1.986    clk_IBUF_BUFG
    SLICE_X44Y17         FDSE                                         r  apple_x_reg[4]/C
                         clock pessimism             -0.479     1.507    
    SLICE_X44Y17         FDSE (Hold_fdse_C_D)         0.070     1.577    apple_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9   ram1/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1   ram1/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram1/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  ram1/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y11  ram1/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   ram1/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram1/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7   ram1/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y7   ram1/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y0   ram1/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y15  apple_10_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y15  apple_10_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  apple_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  apple_1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y15  apple_10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y15  apple_10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y17  apple_10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  apple_1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y15  apple_1_reg[0]/C



