// Seed: 3577159837
module module_0 (
    output wor  id_0,
    output tri  id_1,
    output wire id_2
);
  assign module_1.id_5 = 0;
  logic [7:0] id_4;
  assign id_1 = id_4[(-1)];
endmodule
module module_1 #(
    parameter id_12 = 32'd90,
    parameter id_4  = 32'd23
) (
    input wor id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri id_3,
    output tri _id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    output wor id_8,
    output supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 _id_12
);
  assign id_8 = 1;
  assign id_9 = -1;
  logic id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8
  );
  logic [id_12 : id_4] id_15;
endmodule
