# Graduation_Project_findings

## Revision materials (if needed)

### Digital IC Design

[DR. hesham_1](https://www.youtube.com/watchv=cBcDbnc0pdU&list=PLMSBalys69yzvAKErDt7tT7O-iIKPlOCP)

[DR. hesham_2](https://www.youtube.com/watchv=HAAVY4n4aX8&list=PLMSBalys69yxoIjeZ2Q3fxs69cGCU14B1)

[DR. hesham_3](https://www.youtube.com/watchv=kRGkvFoN0tc&list=PLMSBalys69yw1tSoF42QW9jbbC0-UeCAy)

[Digital VLSI Design RTL to GDS Adam teman](https://www.youtube.com/watchv=RbZ3BXbd6_k&list=PLZU5hLL_713x0_AV_rVbay0pWmED7992G)

[Digital ASIC Design with Verilog - Full CoursePaul franzon](https://www.youtube.com/watch?v=qeeahSeKiU&list=PLfGJEQLQIDBN0VsXQ68_FEYyqcym8CTDN)

[Asic Dr karem](https://www.youtube.com/watchv=fFB6qHtdARE&list=PLyWAP9QBe16qWQzq_IQtGKO9Yz8QvCWvY)

[RTL-to-GDSII flow - (Hands-on withEDA Tool)](https://www.youtube.com/watchv=THXPuNNdPqw&list=PLC7JCwKQnjL5QPkGGEtO2TFAW9oW8c_W3)

[Digital Electronics and Logic Design Tutorials](https://www.geeksforgeeks.org/digital-electronics-logic-designtutorials/#registers)

[VLSI Physical Design NPTE](https://www.youtube.com/watchv=lRpt1fCHd8Y&list=PLCmoXVuSEVHlEJi3SwdyJ4EICffuyqpjk)

### Projects

[getting-started-with-verilog](https://github.com/aklsh/getting-started-withverilog)

[Verilog code for 16-bit singlecycle MIPS processor](https://www.fpga4student.com/2017/01/verilog-code-for-single-cycle-MIPS-processor.html)

[8bit_MicroComputer_Verilog-master](https://github.com/TheSUPERCD/8bit_MicroComputer_Verilog)

[Detection using Convolutional Neural Network](https://github.com/AniketBadhan/Convolutional-Neural-Network)

![image1](http://url/to/img.png)


## Introduction of using Machine Learining in EDA

[MathWorks-Machine Learning for Electronic Design Automation, 2018](https://www.mathworks.com/videos/machine-learning-for-electronic-design-automation-1544592067829.html)


[Dr.Eman scholar Page](https://scholar.google.com/citations?user=PmLFQ6MAAAAJ&hl=en)

[Dr.Eman related papers](https://drive.google.com/drive/folders/1F1Bz0UdlsArpcrb6x91M_eb0I9j2iLct)
. [Applications of ML in post silicon verification](https://drive.google.com/file/d/1qFfCdktGUj_HGj2ZqpTfsJPpWcbOpZ_-/view?usp=sharing)

. [Automatic Generation ofFunctional Coverage Models](https://drive.google.com/file/d/192vrvIxWjOoy59pAS1d4r-PCrO0KkhBb/view?usp=sharing)

. [Automatic GenerationofHardwareDesignPropertiesfrom Simulation Traces](https://drive.google.com/file/d/15Agu3lCFqclDEepNkQ8qXGpyUerDUD2w/view?usp=sharing)

. [Construction of Coverage Data for PostSilicon Validation Using BigDataTechniques](https://drive.google.com/drive/folders/1F1Bz0UdlsArpcrb6x91M_eb0I9j2iLct)

. [Estimation of Formal Verification Cost Using Regression Machine Learning](https://drive.google.com/file/d/1o3Vim7XfluYDo-WkaYPc1BGhVIkzlNzj/view?usp=sharing)

. [Intelligent testbench Automation](https://drive.google.com/file/d/1lfGWzPGzK8c7BCPm84J4gBYoiS1vTxVH/view?usp=sharing)

. [Cross-Product Functional Coverage Analysis Using Machine Learning Clustering Techniques](https://drive.google.com/file/d/1f5fBCA7IE5GQrLO99LQHZ49BWJ0fYXCm/view?usp=sharing)


[ML for physical verification paper, 2017](http://edpsieee.ieeesiliconvalley.org/EDP2017/Papers/4_Paul_Franzon.pdf)

[Survay](https://docs.google.com/document/d/1ZuJDcnggOVx0YA1xEHlm256NxnuOgnm1tpeHjAtpjq8/edit)

[A Hybrid Framework for Functional Verification using RL & DL paper, 2019](https://drive.google.com/file/d/1AOvkR2N8CjxcWdcDQthx-AZDuGJZy0fu/view?usp=sharing)

[Using Machine Learning Techniques for Logic Design Verification paper, 2019](https://drive.google.com/file/d/1AqPGoPGfgKL-DpyYEnGLSxBv6LspWNLT/view?usp=sharing)

[Foster2003_Chapter_FunctionalCoverage book](https://drive.google.com/file/d/1AqPGoPGfgKL-DpyYEnGLSxBv6LspWNLT/view?usp=sharing)

[Machine Learning and Systems for Building the Next Generation of EDA tools, 2018](https://drive.google.com/file/d/1ZXo9J_MJQf6Y7cOwpRkGFb6nznueTHM9/view?usp=sharing)

[Optimizing Design Verification using Machine Learning: Doing better than Random, 2019](https://drive.google.com/file/d/1V1bhUN7XoGmf7V9uFicPqr_USch3g8j6/view?usp=sharing)

[Path_based_analysis using Mapreduce](https://drive.google.com/file/d/1022nXV1U_a2msediHrj81aa8c56oc9hd/view?usp=sharing)

[Machine_learning_in_VLSI, 2020](https://drive.google.com/file/d/17UZ5_qEcdClMXqOO8kLlnL2qjA40aCrC/view)

[FPGA_Placement_ML, 2018](https://drive.google.com/file/d/1nB3BkEEM-mSMHQ6acXazm48zKpekimfi/view)

[Enhancing_the_Performance of FPGA Congestion_Management via Supervised Learning, 2019](https://drive.google.com/file/d/1HBoJYi_I4QeSkvlk5aSlhaWq3__MgjqU/view)

[Adaptive FPGA Placement Optimization via Reinforcement Learning, 2019](https://drive.google.com/file/d/10waORRDHjPNBSJvR6BJjBYbKCau1LNda/view)

[Opportunities of ML in Hardware verification, 2019](https://drive.google.com/file/d/1KXeyivQH0d8BrwN7dCVHBQZC2EJYt8FS/view)

[Failure Root Cause Analysis Automation on Functional Simulation Regressions, 2019](https://drive.google.com/file/d/1YyiDGkwOKLPWCWw1jD8xk0qp5tsjFG1m/view)

[Support vector machine coverage driven verification for communication cores, old](https://drive.google.com/file/d/19HKPXceaiUJnlPdPA1ucrrKpix5afaSe/view)

[Functional Test Selection Based on Unsupervised Support Vector Analysis, old](https://drive.google.com/file/d/1iGpO2az4rUu3yHHfETUrc7TCwXcnPWCQ/view)

[NLP_IN_EDA, 2020 (nothing interesting)](https://drive.google.com/file/d/1NtNAFIrCX6lCjSuS3Ge7ldBPUPOCKxMh/view)

