# 警告！警告！本代码非课上代码，仅供与第四次实验完成模板对照使用！自行编写实验报告时务必修改！

# 指令存储器 inst_rom

## 设计

```verilog
`timescale 1ns / 1ps

module inst_rom(
    input wire ce,
    input wire[31:0] addr,
    output reg[31:0] inst
    );
    
    reg[31:0] roms[127:0];
    
    initial begin
        $readmemh("D:/FPGA/myFirstCpu/inst_rom.data",roms);
    end
    
    always@(*)begin
        if(ce==0)begin
            inst<=32'd0;
        end else begin
            inst<=roms[addr[31:2]];
            
        end
    end
endmodule
```

# 取指模块

## 设计

```verilog
`timescale 1ns / 1ps

module inst_fetch(
    input wire clk,
    input wire rst,
    output wire [31:0]inst_o
    );
    
    wire[31:0] pc;
    wire ce;
    
    pc pc0(rst,clk,pc,ce);
    inst_rom inst_rom0(ce,pc,inst_o);
    
endmodule
```

## 仿真

```verilog
`timescale 1ns / 1ps

module inst_fetch_tb();

    reg clk;
    reg rst;
    wire [31:0]inst_0;
    inst_fetch fetch0(clk,rst,inst_0);
    
    initial begin
        clk = 1;
        forever begin
            #10 clk = ~clk;
        end
    end
    
    initial begin
        rst = 0;
        #100 rst = 1;
        #90 rst = 0;
    end
endmodule
```
