// Seed: 3475015642
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  always @(negedge id_3) begin : LABEL_0$display
    ;
  end
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output wand id_0
);
  uwire id_2;
  logic [7:0] id_3;
  supply1 id_4 = 1;
  assign id_4 = !id_3[1] == id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_4;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_4,
      id_4
  );
  wire id_5;
  assign id_4 = 1;
endmodule
