#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May 29 10:18:05 2024
# Process ID: 15924
# Current directory: D:/LAB/LAB05-refer -simulation/LAB05-refer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22488 D:\LAB\LAB05-refer -simulation\LAB05-refer\LAB05-refer.xpr
# Log file: D:/LAB/LAB05-refer -simulation/LAB05-refer/vivado.log
# Journal file: D:/LAB/LAB05-refer -simulation/LAB05-refer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.xpr}
INFO: [Project 1-313] Project file moved from 'D:/LAB/LAB05-refer/LAB05-refer' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Software/Vivado/Vivado/2018.3/data/ip'.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'CPU_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj CPU_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/ZeroExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ZeroExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/instrMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrMem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/Ext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ext
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/Ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALUctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUctr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/SignExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignExt
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sources_1/new/PCupdate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCupdate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sim_1/new/CPU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Software/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9361c4a8af844f11953a646a9fac06bc --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot CPU_tb_behav xil_defaultlib.CPU_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instrMem
Compiling module xil_defaultlib.Ctr
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.ZeroExt
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.Ext
Compiling module xil_defaultlib.ALUctr
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.PCupdate
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.CPU_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot CPU_tb_behav
ERROR: [Common 17-170] Unknown option '-simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim/xsim.dir/CPU_tb_behav/webtalk/xsim_webtalk.tcl', please type 'webtalk -help' for usage info.

INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "CPU_tb_behav -key {Behavioral:sim_1:Functional:CPU_tb} -tclbatch {CPU_tb.tcl} -view {{D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sim_1/imports/lab05_refer/CPU_tb_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config {D:/LAB/LAB05-refer -simulation/LAB05-refer/LAB05-refer.srcs/sim_1/imports/lab05_refer/CPU_tb_behav.wcfg}
source CPU_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'CPU_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 778.691 ; gain = 32.801
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed May 29 12:04:00 2024...
