# VHDL Packages (Must be first!!)
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/StdRtlPkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/TextUtilPkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/ArbiterPkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-lite/rtl/AxiLitePkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-stream/rtl/AxiStreamPkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/protocols/ssi/rtl/SsiPkg.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/protocols/line-codes/rtl/Code8b10bPkg.vhd"

vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientPackage.vhd"

vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/legacy/EvrCorePkg.vhd"

vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixPkg.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixRegRxPkg.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixLocalPkg.vhd"

# VHDL Modules
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/Arbiter.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/Debouncer.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/Heartbeat.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/PwrUpRst.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/general/rtl/RegisterVector.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/RstSync.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/Synchronizer.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/SynchronizerEdge.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/SynchronizerVector.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/SynchronizerFifo.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/sync/rtl/SynchronizerOneShot.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/base/ram/inferred/DualPortRam.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/ram/inferred/QuadPortRam.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/ram/inferred/SimpleDualPortRam.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/ram/inferred/TrueDualPortRam.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/inferred/FifoSync.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/inferred/FifoAsync.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/inferred/FifoWrFsm.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/inferred/FifoRdFsm.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/altera/FifoXpmDummy.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/xilinx/FifoAlteraMfDummy.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/FifoOutputPipeline.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/Fifo.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/base/fifo/rtl/FifoCascade.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-lite/rtl/AxiVersion.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-lite/rtl/AxiLiteCrossbar.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-lite/rtl/AxiLiteAsync.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-stream/rtl/AxiStreamFifoV2.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-stream/rtl/AxiStreamPipeline.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/axi/axi-stream/rtl/AxiStreamResize.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/protocols/ssi/rtl/SsiFrameLimiter.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/protocols/srp/rtl/SrpV3AxiLite.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/protocols/line-codes/rtl/Decoder8b10b.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/xilinx/general/rtl/DeviceDna.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/xilinx/general/rtl/Iprog.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/devices/Maxim/rtl/DS2411Core.vhd"

vhdl surf "_PROJ_DIR_/../../submodules/surf/xilinx/Virtex5/gtp/rtl/Gtp16FixedLatCore.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/xilinx/Virtex5/gtp/rtl/GtpRxCommaAligner.vhd"
vhdl surf "_PROJ_DIR_/../../submodules/surf/xilinx/Virtex5/gtp/rtl/GtpTxPhaseAligner.vhd"

vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtxTxRst.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientUdp.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthArbiter.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthRegSlave.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtp.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientPackage.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtpRxRst.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClient.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtpTxRst.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthCmdSlave.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientArp.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtx.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthUdpFrame.vhd"
vhdl v5_eth_core "_PROJ_DIR_/../../common/v5_eth_core/rtl/1g/EthClientGtxRxRst.vhd"

vhdl kpix "_PROJ_DIR_/../../common/KpixCore/rtl/analog_control.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixCore/rtl/readout_control.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixCore/rtl/memory_array_control.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixCore/rtl/reg_rw_32.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixCore/rtl/command_control.vhd"

vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/legacy/EvrGtp.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/legacy/EvrCore.vhd"

vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/AcqusitionControl.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/EventBuilder.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixClockGen.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixDaqCore.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixDataRx.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixLocal.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixRegCntl.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/KpixRegRx.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/SysConfig.vhd"
vhdl kpix "_PROJ_DIR_/../../common/KpixDaq/rtl/EthFrontEnd.vhd"

vhdl work "_PROJ_DIR_/xil_cores/main_dcm.vhd"
vhdl kpix "_PROJ_DIR_/rtl/KpixEmtbEth.vhd"

# Verilog Common 
