From f0e90714413cb3d0cdbbafd2907d38f954fd7f35 Mon Sep 17 00:00:00 2001
From: Xinyun Liu <xinyun.liu@intel.com>
Date: Mon, 28 May 2018 16:47:48 +0800
Subject: [PATCH 1499/2302] drm/i915/gvt: Avoid division by zero

Signed-off-by: Xinyun Liu <xinyun.liu@intel.com>
Reviewed-by: Min He <min.he@intel.com>
Acked-by: Zhao Yakui <yakui.zhao@intel.com>
---
 drivers/gpu/drm/i915/gvt/sched_policy.c | 10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/drivers/gpu/drm/i915/gvt/sched_policy.c b/drivers/gpu/drm/i915/gvt/sched_policy.c
index 253589f3..e020ed8 100644
--- a/drivers/gpu/drm/i915/gvt/sched_policy.c
+++ b/drivers/gpu/drm/i915/gvt/sched_policy.c
@@ -104,10 +104,12 @@ static void gvt_balance_timeslice(struct gvt_sched_data *sched_data,
 
 		list_for_each(pos, &sched_data->lru_runq_head[ring_id]) {
 			vgpu_data = container_of(pos, struct vgpu_sched_data, lru_list);
-			fair_timeslice = ms_to_ktime(GVT_TS_BALANCE_PERIOD_MS) *
-						vgpu_data->sched_ctl.weight /
-						total_weight;
-
+			if (WARN_ON_ONCE(total_weight == 0)) {
+				fair_timeslice = 0;
+			} else {
+				fair_timeslice = ms_to_ktime(GVT_TS_BALANCE_PERIOD_MS) *
+					vgpu_data->sched_ctl.weight / total_weight;
+			}
 			vgpu_data->allocated_ts = fair_timeslice;
 			vgpu_data->left_ts = vgpu_data->allocated_ts;
 		}
-- 
2.7.4

