strict digraph "" {
	node [label="\N"];
	"2871:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f6932ed0>",
		clk_sens=True,
		fillcolor=gold,
		label="2871:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'sample_point', 'bit_de_stuff', 'sampled_bit', 'rx_ide']"];
	"2872:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f6925090>",
		fillcolor=turquoise,
		label="2872:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2871:AL" -> "2872:BL"	 [cond="[]",
		lineno=None];
	"2873:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f69250d0>",
		fillcolor=springgreen,
		label="2873:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2874:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925490>",
		fillcolor=firebrick,
		label="2874:NS
ide <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925490>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2873:IF" -> "2874:NS"	 [cond="['rst']",
		label=rst,
		lineno=2873];
	"2875:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6925110>",
		fillcolor=springgreen,
		label="2875:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2873:IF" -> "2875:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2873];
	"Leaf_2871:AL"	 [def_var="['ide']",
		label="Leaf_2871:AL"];
	"2874:NS" -> "Leaf_2871:AL"	 [cond="[]",
		lineno=None];
	"2876:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925150>",
		fillcolor=firebrick,
		label="2876:NS
ide <= #Tp sampled_bit;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6925150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2875:IF" -> "2876:NS"	 [cond="['sample_point', 'rx_ide', 'bit_de_stuff']",
		label="(sample_point & rx_ide & ~bit_de_stuff)",
		lineno=2875];
	"2876:NS" -> "Leaf_2871:AL"	 [cond="[]",
		lineno=None];
	"2872:BL" -> "2873:IF"	 [cond="[]",
		lineno=None];
}
