0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1533660504,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/CONFREG/confreg.v,1557749968,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/cp0_reg.v,,confreg,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/cp0_reg.v,1609747055,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ctrl.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,cp0_reg,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ctrl.v,1609747055,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/div.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,ctrl,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,1609747055,verilog,,,,,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/div.v,1609747055,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,div,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex.v,1609784760,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex_mem.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,ex,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/ex_mem.v,1609783994,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/hilo_reg.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,ex_mem,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/hilo_reg.v,1609747055,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,hilo_reg,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id.v,1609784787,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id_ex.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,id,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/id_ex.v,1609784017,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/if_id.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,id_ex,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/if_id.v,1609778548,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,if_id,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem.v,1609821526,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem_wb.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,mem,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/mem_wb.v,1609783968,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/openmips.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,mem_wb,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/openmips.v,1609784668,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/pc_reg.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,mycpu_top,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/pc_reg.v,1609777186,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/regfile.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,pc_reg,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/regfile.v,1609818635,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/soc_lite_top.v,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/myCPU/defines.v,regfile,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/soc_lite_top.v,1609782818,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/testbench/mycpu_tb.v,,soc_lite_top,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1609767387,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1609766940,verilog,,C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,,inst_ram,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/xs/Documents/workplace_for_hardware_design/hard_design/test/func_test_v0.03/soc_sram_func/testbench/mycpu_tb.v,1609767290,verilog,,,,tb_top,,,,,,,,
