<root><simulation><result_generated_time />2023-04-27 01:20:01<layer><layer_spec />{'B': 1, 'K': 64, 'C': 1, 'OY': 570, 'OX': 570, 'IY': 572, 'IX': 572, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />187142400<total_data_size_element />{'W': 576, 'I': 327184, 'O': 20793600}<total_data_reuse />{'W': 324900, 'I': 571.9790698811678, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />30/42</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [576, 1, 1], 'I': [9, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('FX', 3), ('FY', 3), ('K', 2)], [('K', 32)]], [], []]<I />[[[('K', 2)], [('K', 32)]], [[('FX', 3), ('FY', 3)], []], [], []]<O />[[[('FX', 3), ('FY', 3)], []], [[('K', 2)], [('K', 32)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 2), ('OX', 2), ('OX', 5), ('OY', 3), ('OX', 19), ('OY', 19), ('OX', 3), ('OY', 5)], [], []]<I />[[('OY', 2), ('OX', 2), ('OX', 5), ('OY', 3)], [('OX', 19), ('OY', 19)], [('OX', 3), ('OY', 5)]]<O />[[], [('OY', 2), ('OX', 2), ('OX', 5), ('OY', 3), ('OX', 19), ('OY', 19)], [('OX', 3), ('OY', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 324900, 1, 1], 'I': [64.0, 5.62, 1.56, 1.02], 'O': [9.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [8, 4608, 4608], 'I': [480, 178176, 2617472], 'O': [8, 11089920, 166348800], 'O_partial': [0, 0, 0], 'O_final': [8, 11089920, 166348800]}<actual_mem_utilization_individual />{'W': [0.02, 0.0, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.02, 0.33, 0.0]}<actual_mem_utilization_shared />{'W': [0.02, 0.34, 0.0], 'I': [0.94, 0.34, 0.0], 'O': [0.02, 0.34, 0.0]}<effective_mem_size_bit />{'W': [8, 4608, 4608], 'I': [480, 178176, 2617472], 'O': [8, 5544960, 55449600], 'O_partial': [0, 0, 0], 'O_final': [8, 5544960, 55449600]}<total_unit_count />{'W': [576, 576, 1, 1], 'I': [576, 9, 1, 1], 'O': [576, 64, 1, 1]}<unique_unit_count />{'W': [576, 576, 1, 1], 'I': [9, 9, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [64.0, 1.0, 1.0, 1.0], 'O': [9.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[576, 576], [576, 576], [576, 0]]<I />[[2924100, 519840], [519840, 334080], [334080, 0]]<O />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 20793600), (20793600, 0)], [(0, 20793600), (20793600, 0)], [(0, 20793600), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[72, 72], [9, 9], [2, 0]]<I />[[365512, 64980], [8122, 5220], [1305, 0]]<O />[[(0, 2599200), (2599200, 0)], [(0, 324900), (324900, 0)], [(0, 81225), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 2599200], [2599200, 0]), ([0, 324900], [324900, 0]), ([0, 81225], [0, 0])]</mem_access_count_word><mac_count><active />187142400<idle />145555200</mac_count></basic_info><energy><total_energy />416548667.5<mem_energy_breakdown><W />[0.1, 1.8, 3.0]<I />[146.5, 1340.1, 1738.1]<O />[1821.0, 64391.1, 108179.5]</mem_energy_breakdown><MAC_energy><active_MAC />409093286.4<idle_MAC />7277760.0<total />416371046.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5619<utilization_without_data_loading />0.5625<utilization_spatial />0.5625<utilization_temporal_with_data_loading />0.9989<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />325266<latency_cycle_without_data_loading />324900<ideal_computing_cycle />324900<data_loading><load_cycle_total />366<load_cycle_individual />{'W': [9, 9, 0], 'I': [9, 348, 0]}<load_cycle_combined />{'W': 10, 'I': 348}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-324899], [-324900, -324900], [-324900, -324900]], 'I': [[-324899], [-281528, -281528], [-298368, -302022]], 'O': [[-324900], [-324900, 0], [0, -243675]]}<mem_stall_cycle_shared />{'W': [[-324899], [-324900, 0], [0, 0]], 'I': [[-324899], [-281528, 0], [0, 0]], 'O': [[-324900], [-324900, 0], [0, -243675]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [8, 4608, 4608], 'I': [480, 178176, 2617472], 'O': [8, 11089920, 166348800], 'O_partial': [0, 0, 0], 'O_final': [8, 11089920, 166348800]}<data_size_each_level_total />{'W': [4608, 4608, 4608], 'I': [4320, 178176, 2617472], 'O': [512, 11089920, 166348800]}<loop_cycles_each_level />{'W': [324900, 324900, 324900], 'I': [60, 21660, 324900], 'O': [1, 21660, 324900]}<top_ir_loop_size />{'W': [324900, 1, 1], 'I': [1, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [72.0, 8.2], [8.2, 8.1]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [4608.0, 0.0], [0.0, 0.0]], 'I': [[8.0, 8.0], [72.0, 8.2], [8.2, 8.1]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 512.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.0], [0.0, 0.0], [0.0, 0]], 'I': [[8.0, 8.0], [72.0, 8.2], [8.2, 0]], 'O': [[8.0, 8.0], [512.0, 512.0], [512.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.0], [584.0, 520.2], [8.2, 512.0]], 'I': [[8.0, 8.0], [584.0, 520.2], [8.2, 512.0]], 'O': [[8.0, 8.0], [584.0, 520.2], [8.2, 512.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, False], [True, True]], 'I': [[True, True], [False, False], [True, True]], 'O': [[True, True], [False, False], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 324900], [324900, 324900, 1], [324900, 324900, 1]], 'I': [[1, 1, 324900], [60, 60, 5415], [21660, 21660, 15]], 'O': [[1, 1, 324900], [1, 1, 324900], [21660, 21660, 15]]}<trans_time_real />{'W': [[0, 1, 324900], [[0, 324900, 1], [9, 324900, 1]], [[9, 324900, 1], [2, 324900, 1]]], 'I': [[0, 1, 324900], [[8, 60, 5415], [8, 60, 5415]], [[348, 21660, 15], [87, 21660, 15]]], 'O': [[0, 1, 324900], [[0, 1, 324900], [1, 1, 324900]], [[21660, 21660, 15], [5415, 21660, 15]]]}<single_stall_cycle />{'W': [[-1], [-324900, -324891], [-324891, -324898]], 'I': [[-1], [-52, -52], [-21312, -21573]], 'O': [[-1], [-1, 0], [0, -16245]]}<single_stall_count />{'W': [324899, 0, 0], 'I': [324899, 5414, 14], 'O': [324900, 324900, 15]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [4872, 0], 'O': [324900, 0]}, 1: {'W': [0, 0], 'I': [43312, 4872], 'O': [324900, 324900]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-320028, -324900], [0, -324900]], 1: [[-281588, -320028], [0, 0]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.1<mem_area />120.7<mem_area_percentage />99.7 %</area></results><elapsed_time_second />1</simulation></root>