
*** Running vivado
    with args -log system_mean_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_0.tcl -notrace
Command: synth_design -top system_mean_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 451.254 ; gain = 98.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_0' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/synth/system_mean_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:12]
	Parameter ap_ST_fsm_state1 bound to: 5'b00001 
	Parameter ap_ST_fsm_state2 bound to: 5'b00010 
	Parameter ap_ST_fsm_state3 bound to: 5'b00100 
	Parameter ap_ST_fsm_state4 bound to: 5'b01000 
	Parameter ap_ST_fsm_state5 bound to: 5'b10000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:260]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_in_data_V_0_data_out_reg' and it is trimmed from '32' to '8' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:1055]
INFO: [Synth 8-6155] done synthesizing module 'mean' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_0' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/synth/system_mean_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 505.430 ; gain = 152.316
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 505.430 ; gain = 152.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 505.430 ; gain = 152.316
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_0/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 871.598 ; gain = 1.566
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'image_in_data_V_0_payload_B_reg' and it is trimmed from '32' to '8' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:871]
WARNING: [Synth 8-3936] Found unconnected internal register 'image_in_data_V_0_payload_A_reg' and it is trimmed from '32' to '8' bits. [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/b8c2/hdl/verilog/mean.v:865]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_130_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_142_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mean 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 44    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 14    
	   4 Input      2 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_142_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_130_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[31]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[30]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[29]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[28]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[27]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[26]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[25]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[24]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[23]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[22]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[21]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[20]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[19]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[18]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[17]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[16]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[15]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[14]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[13]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[12]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[11]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[10]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[9]
WARNING: [Synth 8-3331] design mean has unconnected port image_in_TDATA[8]
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[8]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[8]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[9]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[9]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[10]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[10]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[11]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[11]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[12]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[12]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[13]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[13]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[14]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[14]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[15]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[15]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[16]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[16]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[17]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[17]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[18]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[18]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[19]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[19]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[20]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[20]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[21]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[21]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[22]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[22]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[23]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[23]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[24]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[24]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[25]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[25]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[26]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[26]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[27]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[27]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[28]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[28]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[29]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[29]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_B_reg[30]' (FDRE) to 'inst/image_out_data_V_1_payload_B_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/image_out_data_V_1_payload_A_reg[30]' (FDRE) to 'inst/image_out_data_V_1_payload_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\image_out_data_V_1_payload_B_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\image_out_data_V_1_payload_A_reg[31] )
WARNING: [Synth 8-3332] Sequential element (image_out_data_V_1_payload_A_reg[31]) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (image_out_data_V_1_payload_B_reg[31]) is unused and will be removed from module mean.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 871.598 ; gain = 518.484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     3|
|3     |LUT2   |    11|
|4     |LUT3   |    60|
|5     |LUT4   |    18|
|6     |LUT5   |    44|
|7     |LUT6   |    27|
|8     |FDRE   |   180|
|9     |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   346|
|2     |  inst   |mean   |   346|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 882.461 ; gain = 163.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:44 . Memory (MB): peak = 882.461 ; gain = 529.348
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
69 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:47 . Memory (MB): peak = 882.461 ; gain = 540.820
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_0_synth_1/system_mean_0_0.dcp' has been generated.
