<stg><name>fp2sqr503_mont.136_Pipeline_VITIS_LOOP_47_1</name>


<trans_list>

<trans id="55" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_173"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:1 %store_ln44 = store i4 0, i4 %i_173

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:1 %i = load i4 %i_173

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:2 %icmp_ln47 = icmp_eq  i4 %i, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.i:3 %add_ln47 = add i4 %i, i4 1

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="4">
<![CDATA[
for.inc.i.split:3 %trunc_ln48 = trunc i4 %i

]]></Node>
<StgValue><ssdm name="trunc_ln48"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="3">
<![CDATA[
for.inc.i.split:4 %zext_ln48_36 = zext i3 %trunc_ln48

]]></Node>
<StgValue><ssdm name="zext_ln48_36"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:5 %a_addr = getelementptr i64 %a, i32 0, i32 %zext_ln48_36

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc.i.split:6 %tmp_913_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %trunc_ln48

]]></Node>
<StgValue><ssdm name="tmp_913_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.split:7 %zext_ln48_37 = zext i4 %tmp_913_cast

]]></Node>
<StgValue><ssdm name="zext_ln48_37"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:8 %a_addr_3 = getelementptr i64 %a, i32 0, i32 %zext_ln48_37

]]></Node>
<StgValue><ssdm name="a_addr_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:9 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:10 %a_load_2 = load i4 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:27 %store_ln44 = store i4 %add_ln47, i4 %i_173

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i:0 %borrow = phi i1 %borrowReg, void %for.inc.i.split, i1 0, void %newFuncRoot

]]></Node>
<StgValue><ssdm name="borrow"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln47 = br i1 %icmp_ln47, void %for.inc.i.split, void %for.end.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:9 %a_load = load i4 %a_addr

]]></Node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.split:10 %a_load_2 = load i4 %a_addr_3

]]></Node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:11 %tempReg = sub i64 %a_load, i64 %a_load_2

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end.i.exitStub:0 %write_ln48 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %borrow_out, i1 %borrow

]]></Node>
<StgValue><ssdm name="write_ln48"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end.i.exitStub:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:0 %specpipeline_ln44 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln44"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:1 %speclooptripcount_ln44 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln44"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:2 %specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_35

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:12 %xor_ln105 = xor i64 %a_load_2, i64 %a_load

]]></Node>
<StgValue><ssdm name="xor_ln105"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:13 %xor_ln105_130 = xor i64 %a_load_2, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln105_130"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:14 %or_ln105 = or i64 %xor_ln105_130, i64 %xor_ln105

]]></Node>
<StgValue><ssdm name="or_ln105"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:15 %xor_ln105_131 = xor i64 %a_load, i64 %or_ln105

]]></Node>
<StgValue><ssdm name="xor_ln105_131"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:16 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %xor_ln105_131, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:17 %sub_ln95 = sub i64 0, i64 %tempReg

]]></Node>
<StgValue><ssdm name="sub_ln95"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:18 %or_ln95 = or i64 %tempReg, i64 %sub_ln95

]]></Node>
<StgValue><ssdm name="or_ln95"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.split:19 %tmp_241 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln95, i32 63

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:20 %xor_ln48 = xor i1 %tmp_241, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln48"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:21 %and_ln48 = and i1 %borrow, i1 %xor_ln48

]]></Node>
<StgValue><ssdm name="and_ln48"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.split:22 %borrowReg = or i1 %and_ln48, i1 %tmp

]]></Node>
<StgValue><ssdm name="borrowReg"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.split:23 %zext_ln48 = zext i1 %borrow

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.split:24 %sub_ln48 = sub i64 %tempReg, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.split:25 %t2_addr = getelementptr i64 %t2, i32 0, i32 %zext_ln48_36

]]></Node>
<StgValue><ssdm name="t2_addr"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="64" op_1_bw="3">
<![CDATA[
for.inc.i.split:26 %store_ln48 = store i64 %sub_ln48, i3 %t2_addr

]]></Node>
<StgValue><ssdm name="store_ln48"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:28 %br_ln47 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="59" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="60" name="t2" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="t2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="borrow_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="borrow_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="63" from="StgValue_62" to="i_173" fromId="62" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln44" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="i_173" to="store_ln44" fromId="6" toId="7">
</dataflow>
<dataflow id="67" from="i_173" to="i" fromId="6" toId="9">
</dataflow>
<dataflow id="68" from="i" to="icmp_ln47" fromId="9" toId="10">
</dataflow>
<dataflow id="70" from="StgValue_69" to="icmp_ln47" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="i" to="add_ln47" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_72" to="add_ln47" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="i" to="trunc_ln48" fromId="9" toId="12">
</dataflow>
<dataflow id="75" from="trunc_ln48" to="zext_ln48_36" fromId="12" toId="13">
</dataflow>
<dataflow id="76" from="a" to="a_addr" fromId="59" toId="14">
</dataflow>
<dataflow id="78" from="StgValue_77" to="a_addr" fromId="77" toId="14">
</dataflow>
<dataflow id="79" from="zext_ln48_36" to="a_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="81" from="_ssdm_op_BitConcatenate.i4.i1.i3" to="tmp_913_cast" fromId="80" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="tmp_913_cast" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="trunc_ln48" to="tmp_913_cast" fromId="12" toId="15">
</dataflow>
<dataflow id="85" from="tmp_913_cast" to="zext_ln48_37" fromId="15" toId="16">
</dataflow>
<dataflow id="86" from="a" to="a_addr_3" fromId="59" toId="17">
</dataflow>
<dataflow id="87" from="StgValue_77" to="a_addr_3" fromId="77" toId="17">
</dataflow>
<dataflow id="88" from="zext_ln48_37" to="a_addr_3" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="a_addr" to="a_load" fromId="14" toId="18">
</dataflow>
<dataflow id="90" from="a_addr_3" to="a_load_2" fromId="17" toId="19">
</dataflow>
<dataflow id="91" from="add_ln47" to="store_ln44" fromId="11" toId="20">
</dataflow>
<dataflow id="92" from="i_173" to="store_ln44" fromId="6" toId="20">
</dataflow>
<dataflow id="93" from="borrowReg" to="borrow" fromId="39" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln47" to="borrow" fromId="44" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="96" from="StgValue_95" to="borrow" fromId="95" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="97" from="br_ln0" to="borrow" fromId="8" toId="21">
</dataflow>
<dataflow id="98" from="icmp_ln47" to="br_ln47" fromId="10" toId="22">
</dataflow>
<dataflow id="99" from="a_addr" to="a_load" fromId="14" toId="23">
</dataflow>
<dataflow id="100" from="a_addr_3" to="a_load_2" fromId="17" toId="24">
</dataflow>
<dataflow id="101" from="a_load" to="tempReg" fromId="23" toId="25">
</dataflow>
<dataflow id="102" from="a_load_2" to="tempReg" fromId="24" toId="25">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecPipeline" to="specpipeline_ln44" fromId="103" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_105" to="specpipeline_ln44" fromId="105" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_77" to="specpipeline_ln44" fromId="77" toId="26">
</dataflow>
<dataflow id="108" from="StgValue_77" to="specpipeline_ln44" fromId="77" toId="26">
</dataflow>
<dataflow id="109" from="StgValue_77" to="specpipeline_ln44" fromId="77" toId="26">
</dataflow>
<dataflow id="111" from="empty_44" to="specpipeline_ln44" fromId="110" toId="26">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln44" fromId="112" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_114" to="speclooptripcount_ln44" fromId="114" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_114" to="speclooptripcount_ln44" fromId="114" toId="27">
</dataflow>
<dataflow id="117" from="StgValue_114" to="speclooptripcount_ln44" fromId="114" toId="27">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopName" to="specloopname_ln47" fromId="118" toId="28">
</dataflow>
<dataflow id="121" from="empty_35" to="specloopname_ln47" fromId="120" toId="28">
</dataflow>
<dataflow id="122" from="a_load_2" to="xor_ln105" fromId="24" toId="29">
</dataflow>
<dataflow id="123" from="a_load" to="xor_ln105" fromId="23" toId="29">
</dataflow>
<dataflow id="124" from="a_load_2" to="xor_ln105_130" fromId="24" toId="30">
</dataflow>
<dataflow id="125" from="tempReg" to="xor_ln105_130" fromId="25" toId="30">
</dataflow>
<dataflow id="126" from="xor_ln105_130" to="or_ln105" fromId="30" toId="31">
</dataflow>
<dataflow id="127" from="xor_ln105" to="or_ln105" fromId="29" toId="31">
</dataflow>
<dataflow id="128" from="a_load" to="xor_ln105_131" fromId="23" toId="32">
</dataflow>
<dataflow id="129" from="or_ln105" to="xor_ln105_131" fromId="31" toId="32">
</dataflow>
<dataflow id="131" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="130" toId="33">
</dataflow>
<dataflow id="132" from="xor_ln105_131" to="tmp" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="StgValue_133" to="tmp" fromId="133" toId="33">
</dataflow>
<dataflow id="136" from="StgValue_135" to="sub_ln95" fromId="135" toId="34">
</dataflow>
<dataflow id="137" from="tempReg" to="sub_ln95" fromId="25" toId="34">
</dataflow>
<dataflow id="138" from="tempReg" to="or_ln95" fromId="25" toId="35">
</dataflow>
<dataflow id="139" from="sub_ln95" to="or_ln95" fromId="34" toId="35">
</dataflow>
<dataflow id="140" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp_241" fromId="130" toId="36">
</dataflow>
<dataflow id="141" from="or_ln95" to="tmp_241" fromId="35" toId="36">
</dataflow>
<dataflow id="142" from="StgValue_133" to="tmp_241" fromId="133" toId="36">
</dataflow>
<dataflow id="143" from="tmp_241" to="xor_ln48" fromId="36" toId="37">
</dataflow>
<dataflow id="144" from="StgValue_82" to="xor_ln48" fromId="82" toId="37">
</dataflow>
<dataflow id="145" from="borrow" to="and_ln48" fromId="21" toId="38">
</dataflow>
<dataflow id="146" from="xor_ln48" to="and_ln48" fromId="37" toId="38">
</dataflow>
<dataflow id="147" from="and_ln48" to="borrowReg" fromId="38" toId="39">
</dataflow>
<dataflow id="148" from="tmp" to="borrowReg" fromId="33" toId="39">
</dataflow>
<dataflow id="149" from="borrow" to="zext_ln48" fromId="21" toId="40">
</dataflow>
<dataflow id="150" from="tempReg" to="sub_ln48" fromId="25" toId="41">
</dataflow>
<dataflow id="151" from="zext_ln48" to="sub_ln48" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="t2" to="t2_addr" fromId="60" toId="42">
</dataflow>
<dataflow id="153" from="StgValue_77" to="t2_addr" fromId="77" toId="42">
</dataflow>
<dataflow id="154" from="zext_ln48_36" to="t2_addr" fromId="13" toId="42">
</dataflow>
<dataflow id="155" from="sub_ln48" to="store_ln48" fromId="41" toId="43">
</dataflow>
<dataflow id="156" from="t2_addr" to="store_ln48" fromId="42" toId="43">
</dataflow>
<dataflow id="158" from="_ssdm_op_Write.ap_auto.i1P0A" to="write_ln48" fromId="157" toId="45">
</dataflow>
<dataflow id="159" from="borrow_out" to="write_ln48" fromId="61" toId="45">
</dataflow>
<dataflow id="160" from="borrow" to="write_ln48" fromId="21" toId="45">
</dataflow>
<dataflow id="161" from="icmp_ln47" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="162" from="icmp_ln47" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="163" from="icmp_ln47" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
