-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_A_IO_L2_in_6_x1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    fifo_A_A_IO_L2_in_6_x110_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    fifo_A_A_IO_L2_in_6_x110_empty_n : IN STD_LOGIC;
    fifo_A_A_IO_L2_in_6_x110_read : OUT STD_LOGIC;
    fifo_A_A_IO_L2_in_7_x111_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_A_A_IO_L2_in_7_x111_full_n : IN STD_LOGIC;
    fifo_A_A_IO_L2_in_7_x111_write : OUT STD_LOGIC;
    fifo_A_PE_6_0_x174_din : OUT STD_LOGIC_VECTOR (511 downto 0);
    fifo_A_PE_6_0_x174_full_n : IN STD_LOGIC;
    fifo_A_PE_6_0_x174_write : OUT STD_LOGIC );
end;


architecture behav of top_A_IO_L2_in_6_x1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal fifo_A_A_IO_L2_in_6_x110_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln870_8_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_1581_reg_662 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal icmp_ln870_reg_708 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_1578_reg_725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal fifo_A_A_IO_L2_in_7_x111_blk_n : STD_LOGIC;
    signal fifo_A_PE_6_0_x174_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal add_ln691_fu_395_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_reg_618 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln691_1692_fu_407_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln691_1692_reg_626 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal add_ln691_1697_fu_419_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln691_1697_reg_634 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal icmp_ln870_8_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal icmp_ln890_1576_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1696_fu_443_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1696_reg_649 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal add_ln691_1695_fu_455_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1695_reg_657 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln890_1581_fu_461_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1699_fu_472_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1702_fu_478_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1702_reg_671 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal arb_19_reg_247 : STD_LOGIC_VECTOR (0 downto 0);
    signal intra_trans_en_22_reg_234 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1700_fu_490_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1700_reg_679 : STD_LOGIC_VECTOR (3 downto 0);
    signal arb_fu_502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_1577_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_1580_fu_484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1703_fu_508_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1703_reg_692 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal icmp_ln890_1584_fu_519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln870_fu_531_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln890_1575_fu_525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1694_fu_537_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1694_reg_712 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal add_ln691_1693_fu_549_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1693_reg_720 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal icmp_ln890_1578_fu_555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1698_fu_566_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1701_fu_572_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1701_reg_734 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal icmp_ln890_1583_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln691_1690_fu_589_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1690_reg_747 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal add_ln691_1691_fu_601_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln691_1691_reg_755 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal icmp_ln890_1573_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_A_ping_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal local_A_ping_V_0_ce0 : STD_LOGIC;
    signal local_A_ping_V_0_we0 : STD_LOGIC;
    signal local_A_ping_V_0_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal local_A_pong_V_0_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal local_A_pong_V_0_ce0 : STD_LOGIC;
    signal local_A_pong_V_0_we0 : STD_LOGIC;
    signal local_A_pong_V_0_q0 : STD_LOGIC_VECTOR (511 downto 0);
    signal c0_V_reg_174 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_1572_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal intra_trans_en_reg_185 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_V_reg_199 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln890_1574_fu_425_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_fu_401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal intra_trans_en_21_reg_210 : STD_LOGIC_VECTOR (0 downto 0);
    signal c2_V_reg_223 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_arb_19_phi_fu_251_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal c3_V_8_reg_259 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op90_read_state9 : BOOLEAN;
    signal ap_block_state9 : BOOLEAN;
    signal c4_V_42_reg_271 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal c4_V_41_reg_282 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_22_reg_294 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_21_reg_305 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_24_reg_316 : STD_LOGIC_VECTOR (3 downto 0);
    signal c3_V_reg_327 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_predicate_op156_read_state17 : BOOLEAN;
    signal ap_block_state17 : BOOLEAN;
    signal c4_V_40_reg_339 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_state15 : BOOLEAN;
    signal c4_V_reg_350 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_23_reg_362 : STD_LOGIC_VECTOR (3 downto 0);
    signal c6_V_reg_373 : STD_LOGIC_VECTOR (3 downto 0);
    signal c7_V_reg_384 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln890_1571_fu_595_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln890_238_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_240_fu_514_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_237_fu_561_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_239_fu_578_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln890_fu_607_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln890_1582_fu_449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln890_1579_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component top_B_IO_L2_in_boundary_x0_local_B_ping_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (511 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (511 downto 0) );
    end component;



begin
    local_A_ping_V_0_U : component top_B_IO_L2_in_boundary_x0_local_B_ping_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_A_ping_V_0_address0,
        ce0 => local_A_ping_V_0_ce0,
        we0 => local_A_ping_V_0_we0,
        d0 => fifo_A_A_IO_L2_in_6_x110_dout,
        q0 => local_A_ping_V_0_q0);

    local_A_pong_V_0_U : component top_B_IO_L2_in_boundary_x0_local_B_ping_V_0
    generic map (
        DataWidth => 512,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_A_pong_V_0_address0,
        ce0 => local_A_pong_V_0_ce0,
        we0 => local_A_pong_V_0_we0,
        d0 => fifo_A_A_IO_L2_in_6_x110_dout,
        q0 => local_A_pong_V_0_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln890_1571_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    arb_19_reg_247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((intra_trans_en_22_reg_234 = ap_const_lv1_0) or ((icmp_ln890_1577_fu_496_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) or ((icmp_ln890_1580_fu_484_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))))) then 
                arb_19_reg_247 <= arb_fu_502_p2;
            elsif (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                arb_19_reg_247 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    c0_V_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_V_reg_174 <= ap_const_lv5_0;
            elsif (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_V_reg_174 <= add_ln691_reg_618;
            end if; 
        end if;
    end process;

    c1_V_reg_199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_401_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c1_V_reg_199 <= ap_const_lv5_0;
            elsif (((icmp_ln890_1574_fu_425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c1_V_reg_199 <= add_ln691_1692_reg_626;
            end if; 
        end if;
    end process;

    c2_V_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((intra_trans_en_22_reg_234 = ap_const_lv1_0) or ((icmp_ln890_1577_fu_496_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) or ((icmp_ln890_1580_fu_484_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))))) then 
                c2_V_reg_223 <= add_ln691_1697_reg_634;
            elsif (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c2_V_reg_223 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    c3_V_8_reg_259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_arb_19_phi_fu_251_p4 = ap_const_lv1_0) and (icmp_ln890_1574_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c3_V_8_reg_259 <= ap_const_lv4_6;
            elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln890_1581_reg_662 = ap_const_lv1_1) or (icmp_ln870_8_reg_645 = ap_const_lv1_0)))) then 
                c3_V_8_reg_259 <= add_ln691_1699_fu_472_p2;
            end if; 
        end if;
    end process;

    c3_V_reg_327_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_arb_19_phi_fu_251_p4 = ap_const_lv1_1) and (icmp_ln890_1574_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                c3_V_reg_327 <= ap_const_lv4_6;
            elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln890_1578_reg_725 = ap_const_lv1_1) or (icmp_ln870_reg_708 = ap_const_lv1_0)))) then 
                c3_V_reg_327 <= add_ln691_1698_fu_566_p2;
            end if; 
        end if;
    end process;

    c4_V_40_reg_339_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_0) and (icmp_ln870_fu_531_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                c4_V_40_reg_339 <= ap_const_lv4_0;
            elsif ((not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                c4_V_40_reg_339 <= add_ln691_1694_reg_712;
            end if; 
        end if;
    end process;

    c4_V_41_reg_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_0) and (icmp_ln870_8_fu_437_p2 = ap_const_lv1_1))) then 
                c4_V_41_reg_282 <= ap_const_lv4_0;
            elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (icmp_ln890_1581_reg_662 = ap_const_lv1_0) and (icmp_ln870_8_reg_645 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                c4_V_41_reg_282 <= add_ln691_1695_reg_657;
            end if; 
        end if;
    end process;

    c4_V_42_reg_271_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_0) and (icmp_ln870_8_fu_437_p2 = ap_const_lv1_0))) then 
                c4_V_42_reg_271 <= ap_const_lv4_0;
            elsif ((not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                c4_V_42_reg_271 <= add_ln691_1696_reg_649;
            end if; 
        end if;
    end process;

    c4_V_reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_0) and (icmp_ln870_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                c4_V_reg_350 <= ap_const_lv4_0;
            elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (icmp_ln890_1578_reg_725 = ap_const_lv1_0) and (icmp_ln870_reg_708 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
                c4_V_reg_350 <= add_ln691_1693_reg_720;
            end if; 
        end if;
    end process;

    c6_V_21_reg_305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13) and (intra_trans_en_22_reg_234 = ap_const_lv1_1))) then 
                c6_V_21_reg_305 <= ap_const_lv4_0;
            elsif (((icmp_ln890_1583_fu_583_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
                c6_V_21_reg_305 <= add_ln691_1700_reg_679;
            end if; 
        end if;
    end process;

    c6_V_22_reg_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_1))) then 
                c6_V_22_reg_294 <= ap_const_lv4_0;
            elsif (((icmp_ln890_1584_fu_519_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                c6_V_22_reg_294 <= add_ln691_1702_reg_671;
            end if; 
        end if;
    end process;

    c6_V_reg_373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_401_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c6_V_reg_373 <= ap_const_lv4_0;
            elsif (((icmp_ln890_1573_fu_612_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then 
                c6_V_reg_373 <= add_ln691_1690_reg_747;
            end if; 
        end if;
    end process;

    c7_V_23_reg_362_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln890_1577_fu_496_p2 = ap_const_lv1_0) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) then 
                c7_V_23_reg_362 <= ap_const_lv4_0;
            elsif (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
                c7_V_23_reg_362 <= add_ln691_1701_reg_734;
            end if; 
        end if;
    end process;

    c7_V_24_reg_316_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln890_1580_fu_484_p2 = ap_const_lv1_0) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))) then 
                c7_V_24_reg_316 <= ap_const_lv4_0;
            elsif (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then 
                c7_V_24_reg_316 <= add_ln691_1703_reg_692;
            end if; 
        end if;
    end process;

    c7_V_reg_384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1571_fu_595_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
                c7_V_reg_384 <= ap_const_lv4_0;
            elsif (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
                c7_V_reg_384 <= add_ln691_1691_reg_755;
            end if; 
        end if;
    end process;

    intra_trans_en_21_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_fu_401_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                intra_trans_en_21_reg_210 <= intra_trans_en_reg_185;
            elsif (((icmp_ln890_1574_fu_425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                intra_trans_en_21_reg_210 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    intra_trans_en_22_reg_234_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((intra_trans_en_22_reg_234 = ap_const_lv1_0) or ((icmp_ln890_1577_fu_496_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) or ((icmp_ln890_1580_fu_484_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))))) then 
                intra_trans_en_22_reg_234 <= ap_const_lv1_1;
            elsif (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                intra_trans_en_22_reg_234 <= intra_trans_en_21_reg_210;
            end if; 
        end if;
    end process;

    intra_trans_en_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                intra_trans_en_reg_185 <= ap_const_lv1_0;
            elsif (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                intra_trans_en_reg_185 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                add_ln691_1690_reg_747 <= add_ln691_1690_fu_589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                add_ln691_1691_reg_755 <= add_ln691_1691_fu_601_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                add_ln691_1692_reg_626 <= add_ln691_1692_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                add_ln691_1693_reg_720 <= add_ln691_1693_fu_549_p2;
                icmp_ln890_1578_reg_725 <= icmp_ln890_1578_fu_555_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                add_ln691_1694_reg_712 <= add_ln691_1694_fu_537_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln691_1695_reg_657 <= add_ln691_1695_fu_455_p2;
                icmp_ln890_1581_reg_662 <= icmp_ln890_1581_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                add_ln691_1696_reg_649 <= add_ln691_1696_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                add_ln691_1697_reg_634 <= add_ln691_1697_fu_419_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) then
                add_ln691_1700_reg_679 <= add_ln691_1700_fu_490_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                add_ln691_1701_reg_734 <= add_ln691_1701_fu_572_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))) then
                add_ln691_1702_reg_671 <= add_ln691_1702_fu_478_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                add_ln691_1703_reg_692 <= add_ln691_1703_fu_508_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln691_reg_618 <= add_ln691_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_0))) then
                icmp_ln870_8_reg_645 <= icmp_ln870_8_fu_437_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                icmp_ln870_reg_708 <= icmp_ln870_fu_531_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, fifo_A_A_IO_L2_in_6_x110_empty_n, fifo_A_A_IO_L2_in_7_x111_full_n, fifo_A_PE_6_0_x174_full_n, ap_CS_fsm_state9, icmp_ln870_8_reg_645, icmp_ln890_1581_reg_662, ap_CS_fsm_state7, ap_CS_fsm_state17, icmp_ln870_reg_708, icmp_ln890_1578_reg_725, ap_CS_fsm_state15, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, icmp_ln870_8_fu_437_p2, ap_CS_fsm_state5, icmp_ln890_1576_fu_431_p2, ap_CS_fsm_state6, ap_CS_fsm_state10, arb_19_reg_247, intra_trans_en_22_reg_234, icmp_ln890_1577_fu_496_p2, icmp_ln890_1580_fu_484_p2, ap_CS_fsm_state11, icmp_ln890_1584_fu_519_p2, icmp_ln870_fu_531_p2, ap_CS_fsm_state13, icmp_ln890_1575_fu_525_p2, ap_CS_fsm_state14, ap_CS_fsm_state18, icmp_ln890_1583_fu_583_p2, ap_CS_fsm_state20, ap_CS_fsm_state21, icmp_ln890_1573_fu_612_p2, icmp_ln890_1572_fu_413_p2, icmp_ln890_1574_fu_425_p2, icmp_ln890_fu_401_p2, ap_phi_mux_arb_19_phi_fu_251_p4, ap_predicate_op90_read_state9, ap_predicate_op156_read_state17, icmp_ln890_1571_fu_595_p2, icmp_ln890_1582_fu_449_p2, icmp_ln890_1579_fu_543_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln890_fu_401_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln890_1572_fu_413_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((icmp_ln890_1574_fu_425_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif (((ap_phi_mux_arb_19_phi_fu_251_p4 = ap_const_lv1_1) and (icmp_ln890_1574_fu_425_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state5) and (icmp_ln890_1576_fu_431_p2 = ap_const_lv1_0) and (icmp_ln870_8_fu_437_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln890_1582_fu_449_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state9) and ((icmp_ln890_1581_reg_662 = ap_const_lv1_1) or (icmp_ln870_8_reg_645 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (icmp_ln890_1581_reg_662 = ap_const_lv1_0) and (icmp_ln870_8_reg_645 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state10) and (((intra_trans_en_22_reg_234 = ap_const_lv1_0) or ((icmp_ln890_1577_fu_496_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) or ((icmp_ln890_1580_fu_484_p2 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln890_1577_fu_496_p2 = ap_const_lv1_0) and (intra_trans_en_22_reg_234 = ap_const_lv1_1) and (arb_19_reg_247 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln890_1584_fu_519_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                if (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((icmp_ln890_1575_fu_525_p2 = ap_const_lv1_0) and (icmp_ln870_fu_531_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((icmp_ln890_1579_fu_543_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state15 => 
                if ((not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state17) and ((icmp_ln890_1578_reg_725 = ap_const_lv1_1) or (icmp_ln870_reg_708 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                elsif ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (icmp_ln890_1578_reg_725 = ap_const_lv1_0) and (icmp_ln870_reg_708 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                if (((icmp_ln890_1583_fu_583_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state19 => 
                if (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((icmp_ln890_1571_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state21 => 
                if (((icmp_ln890_1573_fu_612_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state22 => 
                if (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state21;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln691_1690_fu_589_p2 <= std_logic_vector(unsigned(c6_V_reg_373) + unsigned(ap_const_lv4_1));
    add_ln691_1691_fu_601_p2 <= std_logic_vector(unsigned(c7_V_reg_384) + unsigned(ap_const_lv4_1));
    add_ln691_1692_fu_407_p2 <= std_logic_vector(unsigned(c1_V_reg_199) + unsigned(ap_const_lv5_1));
    add_ln691_1693_fu_549_p2 <= std_logic_vector(unsigned(c4_V_reg_350) + unsigned(ap_const_lv4_1));
    add_ln691_1694_fu_537_p2 <= std_logic_vector(unsigned(c4_V_40_reg_339) + unsigned(ap_const_lv4_1));
    add_ln691_1695_fu_455_p2 <= std_logic_vector(unsigned(c4_V_41_reg_282) + unsigned(ap_const_lv4_1));
    add_ln691_1696_fu_443_p2 <= std_logic_vector(unsigned(c4_V_42_reg_271) + unsigned(ap_const_lv4_1));
    add_ln691_1697_fu_419_p2 <= std_logic_vector(unsigned(c2_V_reg_223) + unsigned(ap_const_lv6_1));
    add_ln691_1698_fu_566_p2 <= std_logic_vector(unsigned(c3_V_reg_327) + unsigned(ap_const_lv4_1));
    add_ln691_1699_fu_472_p2 <= std_logic_vector(unsigned(c3_V_8_reg_259) + unsigned(ap_const_lv4_1));
    add_ln691_1700_fu_490_p2 <= std_logic_vector(unsigned(c6_V_21_reg_305) + unsigned(ap_const_lv4_1));
    add_ln691_1701_fu_572_p2 <= std_logic_vector(unsigned(c7_V_23_reg_362) + unsigned(ap_const_lv4_1));
    add_ln691_1702_fu_478_p2 <= std_logic_vector(unsigned(c6_V_22_reg_294) + unsigned(ap_const_lv4_1));
    add_ln691_1703_fu_508_p2 <= std_logic_vector(unsigned(c7_V_24_reg_316) + unsigned(ap_const_lv4_1));
    add_ln691_fu_395_p2 <= std_logic_vector(unsigned(c0_V_reg_174) + unsigned(ap_const_lv5_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state15_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, fifo_A_A_IO_L2_in_7_x111_full_n)
    begin
                ap_block_state15 <= ((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0));
    end process;


    ap_block_state17_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_predicate_op156_read_state17)
    begin
                ap_block_state17 <= ((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1));
    end process;


    ap_block_state7_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, fifo_A_A_IO_L2_in_7_x111_full_n)
    begin
                ap_block_state7 <= ((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_predicate_op90_read_state9)
    begin
                ap_block_state9 <= ((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state20, icmp_ln890_1571_fu_595_p2)
    begin
        if (((icmp_ln890_1571_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_arb_19_phi_fu_251_p4 <= arb_19_reg_247;

    ap_predicate_op156_read_state17_assign_proc : process(icmp_ln870_reg_708, icmp_ln890_1578_reg_725)
    begin
                ap_predicate_op156_read_state17 <= ((icmp_ln890_1578_reg_725 = ap_const_lv1_0) and (icmp_ln870_reg_708 = ap_const_lv1_1));
    end process;


    ap_predicate_op90_read_state9_assign_proc : process(icmp_ln870_8_reg_645, icmp_ln890_1581_reg_662)
    begin
                ap_predicate_op90_read_state9 <= ((icmp_ln890_1581_reg_662 = ap_const_lv1_0) and (icmp_ln870_8_reg_645 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state20, icmp_ln890_1571_fu_595_p2)
    begin
        if (((icmp_ln890_1571_fu_595_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    arb_fu_502_p2 <= (arb_19_reg_247 xor ap_const_lv1_1);

    fifo_A_A_IO_L2_in_6_x110_blk_n_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_CS_fsm_state9, icmp_ln870_8_reg_645, icmp_ln890_1581_reg_662, ap_CS_fsm_state7, ap_CS_fsm_state17, icmp_ln870_reg_708, icmp_ln890_1578_reg_725, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state7) or ((icmp_ln890_1578_reg_725 = ap_const_lv1_0) and (icmp_ln870_reg_708 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or ((icmp_ln890_1581_reg_662 = ap_const_lv1_0) and (icmp_ln870_8_reg_645 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            fifo_A_A_IO_L2_in_6_x110_blk_n <= fifo_A_A_IO_L2_in_6_x110_empty_n;
        else 
            fifo_A_A_IO_L2_in_6_x110_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_A_A_IO_L2_in_6_x110_read_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, fifo_A_A_IO_L2_in_7_x111_full_n, ap_CS_fsm_state9, ap_CS_fsm_state7, ap_CS_fsm_state17, ap_CS_fsm_state15, ap_predicate_op90_read_state9, ap_predicate_op156_read_state17)
    begin
        if (((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (ap_predicate_op156_read_state17 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state17)) or (not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (ap_predicate_op90_read_state9 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            fifo_A_A_IO_L2_in_6_x110_read <= ap_const_logic_1;
        else 
            fifo_A_A_IO_L2_in_6_x110_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_A_A_IO_L2_in_7_x111_blk_n_assign_proc : process(fifo_A_A_IO_L2_in_7_x111_full_n, ap_CS_fsm_state7, ap_CS_fsm_state15)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            fifo_A_A_IO_L2_in_7_x111_blk_n <= fifo_A_A_IO_L2_in_7_x111_full_n;
        else 
            fifo_A_A_IO_L2_in_7_x111_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    fifo_A_A_IO_L2_in_7_x111_din <= fifo_A_A_IO_L2_in_6_x110_dout;

    fifo_A_A_IO_L2_in_7_x111_write_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, fifo_A_A_IO_L2_in_7_x111_full_n, ap_CS_fsm_state7, ap_CS_fsm_state15)
    begin
        if (((not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state15)) or (not(((fifo_A_A_IO_L2_in_7_x111_full_n = ap_const_logic_0) or (fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            fifo_A_A_IO_L2_in_7_x111_write <= ap_const_logic_1;
        else 
            fifo_A_A_IO_L2_in_7_x111_write <= ap_const_logic_0;
        end if; 
    end process;


    fifo_A_PE_6_0_x174_blk_n_assign_proc : process(fifo_A_PE_6_0_x174_full_n, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state22)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state12))) then 
            fifo_A_PE_6_0_x174_blk_n <= fifo_A_PE_6_0_x174_full_n;
        else 
            fifo_A_PE_6_0_x174_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    fifo_A_PE_6_0_x174_din_assign_proc : process(fifo_A_PE_6_0_x174_full_n, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state22, local_A_ping_V_0_q0, local_A_pong_V_0_q0)
    begin
        if (((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then 
            fifo_A_PE_6_0_x174_din <= local_A_pong_V_0_q0;
        elsif ((((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            fifo_A_PE_6_0_x174_din <= local_A_ping_V_0_q0;
        else 
            fifo_A_PE_6_0_x174_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    fifo_A_PE_6_0_x174_write_assign_proc : process(fifo_A_PE_6_0_x174_full_n, ap_CS_fsm_state12, ap_CS_fsm_state19, ap_CS_fsm_state22)
    begin
        if ((((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22)) or ((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19)) or ((fifo_A_PE_6_0_x174_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            fifo_A_PE_6_0_x174_write <= ap_const_logic_1;
        else 
            fifo_A_PE_6_0_x174_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln870_8_fu_437_p2 <= "1" when (c3_V_8_reg_259 = ap_const_lv4_6) else "0";
    icmp_ln870_fu_531_p2 <= "1" when (c3_V_reg_327 = ap_const_lv4_6) else "0";
    icmp_ln890_1571_fu_595_p2 <= "1" when (c6_V_reg_373 = ap_const_lv4_8) else "0";
    icmp_ln890_1572_fu_413_p2 <= "1" when (c1_V_reg_199 = ap_const_lv5_10) else "0";
    icmp_ln890_1573_fu_612_p2 <= "1" when (c7_V_reg_384 = ap_const_lv4_8) else "0";
    icmp_ln890_1574_fu_425_p2 <= "1" when (c2_V_reg_223 = ap_const_lv6_20) else "0";
    icmp_ln890_1575_fu_525_p2 <= "1" when (c3_V_reg_327 = ap_const_lv4_8) else "0";
    icmp_ln890_1576_fu_431_p2 <= "1" when (c3_V_8_reg_259 = ap_const_lv4_8) else "0";
    icmp_ln890_1577_fu_496_p2 <= "1" when (c6_V_21_reg_305 = ap_const_lv4_8) else "0";
    icmp_ln890_1578_fu_555_p2 <= "1" when (c4_V_reg_350 = ap_const_lv4_8) else "0";
    icmp_ln890_1579_fu_543_p2 <= "1" when (c4_V_40_reg_339 = ap_const_lv4_8) else "0";
    icmp_ln890_1580_fu_484_p2 <= "1" when (c6_V_22_reg_294 = ap_const_lv4_8) else "0";
    icmp_ln890_1581_fu_461_p2 <= "1" when (c4_V_41_reg_282 = ap_const_lv4_8) else "0";
    icmp_ln890_1582_fu_449_p2 <= "1" when (c4_V_42_reg_271 = ap_const_lv4_8) else "0";
    icmp_ln890_1583_fu_583_p2 <= "1" when (c7_V_23_reg_362 = ap_const_lv4_8) else "0";
    icmp_ln890_1584_fu_519_p2 <= "1" when (c7_V_24_reg_316 = ap_const_lv4_8) else "0";
    icmp_ln890_fu_401_p2 <= "1" when (c0_V_reg_174 = ap_const_lv5_10) else "0";

    local_A_ping_V_0_address0_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state21, zext_ln890_240_fu_514_p1, zext_ln890_237_fu_561_p1, zext_ln890_fu_607_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            local_A_ping_V_0_address0 <= zext_ln890_fu_607_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            local_A_ping_V_0_address0 <= zext_ln890_237_fu_561_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            local_A_ping_V_0_address0 <= zext_ln890_240_fu_514_p1(3 - 1 downto 0);
        else 
            local_A_ping_V_0_address0 <= "XXX";
        end if; 
    end process;


    local_A_ping_V_0_ce0_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_CS_fsm_state17, ap_CS_fsm_state11, ap_CS_fsm_state21, ap_predicate_op156_read_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state11) or (not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state17)))) then 
            local_A_ping_V_0_ce0 <= ap_const_logic_1;
        else 
            local_A_ping_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_A_ping_V_0_we0_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_CS_fsm_state17, icmp_ln870_reg_708, icmp_ln890_1578_reg_725, ap_predicate_op156_read_state17)
    begin
        if ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op156_read_state17 = ap_const_boolean_1))) and (icmp_ln890_1578_reg_725 = ap_const_lv1_0) and (icmp_ln870_reg_708 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            local_A_ping_V_0_we0 <= ap_const_logic_1;
        else 
            local_A_ping_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    local_A_pong_V_0_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state18, zext_ln890_238_fu_467_p1, zext_ln890_239_fu_578_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            local_A_pong_V_0_address0 <= zext_ln890_239_fu_578_p1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            local_A_pong_V_0_address0 <= zext_ln890_238_fu_467_p1(3 - 1 downto 0);
        else 
            local_A_pong_V_0_address0 <= "XXX";
        end if; 
    end process;


    local_A_pong_V_0_ce0_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_CS_fsm_state9, ap_CS_fsm_state18, ap_predicate_op90_read_state9)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state18) or (not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            local_A_pong_V_0_ce0 <= ap_const_logic_1;
        else 
            local_A_pong_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_A_pong_V_0_we0_assign_proc : process(fifo_A_A_IO_L2_in_6_x110_empty_n, ap_CS_fsm_state9, icmp_ln870_8_reg_645, icmp_ln890_1581_reg_662, ap_predicate_op90_read_state9)
    begin
        if ((not(((fifo_A_A_IO_L2_in_6_x110_empty_n = ap_const_logic_0) and (ap_predicate_op90_read_state9 = ap_const_boolean_1))) and (icmp_ln890_1581_reg_662 = ap_const_lv1_0) and (icmp_ln870_8_reg_645 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            local_A_pong_V_0_we0 <= ap_const_logic_1;
        else 
            local_A_pong_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln890_237_fu_561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c4_V_reg_350),64));
    zext_ln890_238_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c4_V_41_reg_282),64));
    zext_ln890_239_fu_578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c7_V_23_reg_362),64));
    zext_ln890_240_fu_514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c7_V_24_reg_316),64));
    zext_ln890_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(c7_V_reg_384),64));
end behav;
