// Seed: 2947044271
module module_0 (
    input tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    output tri0 id_5,
    input wor id_6,
    input supply0 id_7
    , id_11,
    input supply0 id_8,
    input tri0 id_9
);
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1
);
  reg id_3;
  reg id_4;
  assign id_1 = 1;
  assign id_3 = id_0 == 1;
  module_0(
      id_0, id_0, id_0, id_0, id_0, id_1, id_0, id_0, id_0, id_0
  );
  always @(posedge 1 or posedge id_0) id_3 = 1;
  reg id_5;
  always @(posedge id_3 or id_4) begin
    id_5 <= #1 1;
    id_3 = id_5;
  end
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_7 = id_6;
endmodule
