ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 4
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"rosic_FourierTransformerRadix2.cpp"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp"
  19              		.section	.text._Z6makectiPiPd,"ax",%progbits
  20              		.align	1
  21              		.global	_Z6makectiPiPd
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_Z6makectiPiPd:
  27              	.LVL0:
  28              	.LFB648:
  29              		.file 2 "open303/Source/DSPCode/fft4g.c"
   1:open303/Source/DSPCode/fft4g.c **** /*
   2:open303/Source/DSPCode/fft4g.c **** Fast Fourier/Cosine/Sine Transform
   3:open303/Source/DSPCode/fft4g.c ****     dimension   :one
   4:open303/Source/DSPCode/fft4g.c ****     data length :power of 2
   5:open303/Source/DSPCode/fft4g.c ****     decimation  :frequency
   6:open303/Source/DSPCode/fft4g.c ****     radix       :4, 2
   7:open303/Source/DSPCode/fft4g.c ****     data        :inplace
   8:open303/Source/DSPCode/fft4g.c ****     table       :use
   9:open303/Source/DSPCode/fft4g.c **** functions
  10:open303/Source/DSPCode/fft4g.c ****     cdft: Complex Discrete Fourier Transform
  11:open303/Source/DSPCode/fft4g.c ****     rdft: Real Discrete Fourier Transform
  12:open303/Source/DSPCode/fft4g.c ****     ddct: Discrete Cosine Transform
  13:open303/Source/DSPCode/fft4g.c ****     ddst: Discrete Sine Transform
  14:open303/Source/DSPCode/fft4g.c ****     dfct: Cosine Transform of RDFT (Real Symmetric DFT)
  15:open303/Source/DSPCode/fft4g.c ****     dfst: Sine Transform of RDFT (Real Anti-symmetric DFT)
  16:open303/Source/DSPCode/fft4g.c **** function prototypes
  17:open303/Source/DSPCode/fft4g.c ****     void cdft(int, int, double *, int *, double *);
  18:open303/Source/DSPCode/fft4g.c ****     void rdft(int, int, double *, int *, double *);
  19:open303/Source/DSPCode/fft4g.c ****     void ddct(int, int, double *, int *, double *);
  20:open303/Source/DSPCode/fft4g.c ****     void ddst(int, int, double *, int *, double *);
  21:open303/Source/DSPCode/fft4g.c ****     void dfct(int, double *, double *, int *, double *);
  22:open303/Source/DSPCode/fft4g.c ****     void dfst(int, double *, double *, int *, double *);
  23:open303/Source/DSPCode/fft4g.c **** 
  24:open303/Source/DSPCode/fft4g.c **** 
  25:open303/Source/DSPCode/fft4g.c **** -------- Complex DFT (Discrete Fourier Transform) --------
  26:open303/Source/DSPCode/fft4g.c ****     [definition]
  27:open303/Source/DSPCode/fft4g.c ****         <case1>
  28:open303/Source/DSPCode/fft4g.c ****             X[k] = sum_j=0^n-1 x[j]*exp(2*pi*i*j*k/n), 0<=k<n
  29:open303/Source/DSPCode/fft4g.c ****         <case2>
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 2


  30:open303/Source/DSPCode/fft4g.c ****             X[k] = sum_j=0^n-1 x[j]*exp(-2*pi*i*j*k/n), 0<=k<n
  31:open303/Source/DSPCode/fft4g.c ****         (notes: sum_j=0^n-1 is a summation from j=0 to n-1)
  32:open303/Source/DSPCode/fft4g.c ****     [usage]
  33:open303/Source/DSPCode/fft4g.c ****         <case1>
  34:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
  35:open303/Source/DSPCode/fft4g.c ****             cdft(2*n, 1, a, ip, w);
  36:open303/Source/DSPCode/fft4g.c ****         <case2>
  37:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
  38:open303/Source/DSPCode/fft4g.c ****             cdft(2*n, -1, a, ip, w);
  39:open303/Source/DSPCode/fft4g.c ****     [parameters]
  40:open303/Source/DSPCode/fft4g.c ****         2*n            :data length (int)
  41:open303/Source/DSPCode/fft4g.c ****                         n >= 1, n = power of 2
  42:open303/Source/DSPCode/fft4g.c ****         a[0...2*n-1]   :input/output data (double *)
  43:open303/Source/DSPCode/fft4g.c ****                         input data
  44:open303/Source/DSPCode/fft4g.c ****                             a[2*j] = Re(x[j]), 
  45:open303/Source/DSPCode/fft4g.c ****                             a[2*j+1] = Im(x[j]), 0<=j<n
  46:open303/Source/DSPCode/fft4g.c ****                         output data
  47:open303/Source/DSPCode/fft4g.c ****                             a[2*k] = Re(X[k]), 
  48:open303/Source/DSPCode/fft4g.c ****                             a[2*k+1] = Im(X[k]), 0<=k<n
  49:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
  50:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n)
  51:open303/Source/DSPCode/fft4g.c ****                         strictly, 
  52:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
  53:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n+0.5)/log(2))/2).
  54:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
  55:open303/Source/DSPCode/fft4g.c ****         w[0...n/2-1]   :cos/sin table (double *)
  56:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
  57:open303/Source/DSPCode/fft4g.c ****     [remark]
  58:open303/Source/DSPCode/fft4g.c ****         Inverse of 
  59:open303/Source/DSPCode/fft4g.c ****             cdft(2*n, -1, a, ip, w);
  60:open303/Source/DSPCode/fft4g.c ****         is 
  61:open303/Source/DSPCode/fft4g.c ****             cdft(2*n, 1, a, ip, w);
  62:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j <= 2 * n - 1; j++) {
  63:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 1.0 / n;
  64:open303/Source/DSPCode/fft4g.c ****             }
  65:open303/Source/DSPCode/fft4g.c ****         .
  66:open303/Source/DSPCode/fft4g.c **** 
  67:open303/Source/DSPCode/fft4g.c **** 
  68:open303/Source/DSPCode/fft4g.c **** -------- Real DFT / Inverse of Real DFT --------
  69:open303/Source/DSPCode/fft4g.c ****     [definition]
  70:open303/Source/DSPCode/fft4g.c ****         <case1> RDFT
  71:open303/Source/DSPCode/fft4g.c ****             R[k] = sum_j=0^n-1 a[j]*cos(2*pi*j*k/n), 0<=k<=n/2
  72:open303/Source/DSPCode/fft4g.c ****             I[k] = sum_j=0^n-1 a[j]*sin(2*pi*j*k/n), 0<k<n/2
  73:open303/Source/DSPCode/fft4g.c ****         <case2> IRDFT (excluding scale)
  74:open303/Source/DSPCode/fft4g.c ****             a[k] = (R[0] + R[n/2]*cos(pi*k))/2 + 
  75:open303/Source/DSPCode/fft4g.c ****                    sum_j=1^n/2-1 R[j]*cos(2*pi*j*k/n) + 
  76:open303/Source/DSPCode/fft4g.c ****                    sum_j=1^n/2-1 I[j]*sin(2*pi*j*k/n), 0<=k<n
  77:open303/Source/DSPCode/fft4g.c ****     [usage]
  78:open303/Source/DSPCode/fft4g.c ****         <case1>
  79:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
  80:open303/Source/DSPCode/fft4g.c ****             rdft(n, 1, a, ip, w);
  81:open303/Source/DSPCode/fft4g.c ****         <case2>
  82:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
  83:open303/Source/DSPCode/fft4g.c ****             rdft(n, -1, a, ip, w);
  84:open303/Source/DSPCode/fft4g.c ****     [parameters]
  85:open303/Source/DSPCode/fft4g.c ****         n              :data length (int)
  86:open303/Source/DSPCode/fft4g.c ****                         n >= 2, n = power of 2
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 3


  87:open303/Source/DSPCode/fft4g.c ****         a[0...n-1]     :input/output data (double *)
  88:open303/Source/DSPCode/fft4g.c ****                         <case1>
  89:open303/Source/DSPCode/fft4g.c ****                             output data
  90:open303/Source/DSPCode/fft4g.c ****                                 a[2*k] = R[k], 0<=k<n/2
  91:open303/Source/DSPCode/fft4g.c ****                                 a[2*k+1] = I[k], 0<k<n/2
  92:open303/Source/DSPCode/fft4g.c ****                                 a[1] = R[n/2]
  93:open303/Source/DSPCode/fft4g.c ****                         <case2>
  94:open303/Source/DSPCode/fft4g.c ****                             input data
  95:open303/Source/DSPCode/fft4g.c ****                                 a[2*j] = R[j], 0<=j<n/2
  96:open303/Source/DSPCode/fft4g.c ****                                 a[2*j+1] = I[j], 0<j<n/2
  97:open303/Source/DSPCode/fft4g.c ****                                 a[1] = R[n/2]
  98:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
  99:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n/2)
 100:open303/Source/DSPCode/fft4g.c ****                         strictly, 
 101:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
 102:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n/2+0.5)/log(2))/2).
 103:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
 104:open303/Source/DSPCode/fft4g.c ****         w[0...n/2-1]   :cos/sin table (double *)
 105:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
 106:open303/Source/DSPCode/fft4g.c ****     [remark]
 107:open303/Source/DSPCode/fft4g.c ****         Inverse of 
 108:open303/Source/DSPCode/fft4g.c ****             rdft(n, 1, a, ip, w);
 109:open303/Source/DSPCode/fft4g.c ****         is 
 110:open303/Source/DSPCode/fft4g.c ****             rdft(n, -1, a, ip, w);
 111:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j <= n - 1; j++) {
 112:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 2.0 / n;
 113:open303/Source/DSPCode/fft4g.c ****             }
 114:open303/Source/DSPCode/fft4g.c ****         .
 115:open303/Source/DSPCode/fft4g.c **** 
 116:open303/Source/DSPCode/fft4g.c **** 
 117:open303/Source/DSPCode/fft4g.c **** -------- DCT (Discrete Cosine Transform) / Inverse of DCT --------
 118:open303/Source/DSPCode/fft4g.c ****     [definition]
 119:open303/Source/DSPCode/fft4g.c ****         <case1> IDCT (excluding scale)
 120:open303/Source/DSPCode/fft4g.c ****             C[k] = sum_j=0^n-1 a[j]*cos(pi*j*(k+1/2)/n), 0<=k<n
 121:open303/Source/DSPCode/fft4g.c ****         <case2> DCT
 122:open303/Source/DSPCode/fft4g.c ****             C[k] = sum_j=0^n-1 a[j]*cos(pi*(j+1/2)*k/n), 0<=k<n
 123:open303/Source/DSPCode/fft4g.c ****     [usage]
 124:open303/Source/DSPCode/fft4g.c ****         <case1>
 125:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
 126:open303/Source/DSPCode/fft4g.c ****             ddct(n, 1, a, ip, w);
 127:open303/Source/DSPCode/fft4g.c ****         <case2>
 128:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
 129:open303/Source/DSPCode/fft4g.c ****             ddct(n, -1, a, ip, w);
 130:open303/Source/DSPCode/fft4g.c ****     [parameters]
 131:open303/Source/DSPCode/fft4g.c ****         n              :data length (int)
 132:open303/Source/DSPCode/fft4g.c ****                         n >= 2, n = power of 2
 133:open303/Source/DSPCode/fft4g.c ****         a[0...n-1]     :input/output data (double *)
 134:open303/Source/DSPCode/fft4g.c ****                         output data
 135:open303/Source/DSPCode/fft4g.c ****                             a[k] = C[k], 0<=k<n
 136:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
 137:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n/2)
 138:open303/Source/DSPCode/fft4g.c ****                         strictly, 
 139:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
 140:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n/2+0.5)/log(2))/2).
 141:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
 142:open303/Source/DSPCode/fft4g.c ****         w[0...n*5/4-1] :cos/sin table (double *)
 143:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 4


 144:open303/Source/DSPCode/fft4g.c ****     [remark]
 145:open303/Source/DSPCode/fft4g.c ****         Inverse of 
 146:open303/Source/DSPCode/fft4g.c ****             ddct(n, -1, a, ip, w);
 147:open303/Source/DSPCode/fft4g.c ****         is 
 148:open303/Source/DSPCode/fft4g.c ****             a[0] *= 0.5;
 149:open303/Source/DSPCode/fft4g.c ****             ddct(n, 1, a, ip, w);
 150:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j <= n - 1; j++) {
 151:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 2.0 / n;
 152:open303/Source/DSPCode/fft4g.c ****             }
 153:open303/Source/DSPCode/fft4g.c ****         .
 154:open303/Source/DSPCode/fft4g.c **** 
 155:open303/Source/DSPCode/fft4g.c **** 
 156:open303/Source/DSPCode/fft4g.c **** -------- DST (Discrete Sine Transform) / Inverse of DST --------
 157:open303/Source/DSPCode/fft4g.c ****     [definition]
 158:open303/Source/DSPCode/fft4g.c ****         <case1> IDST (excluding scale)
 159:open303/Source/DSPCode/fft4g.c ****             S[k] = sum_j=1^n A[j]*sin(pi*j*(k+1/2)/n), 0<=k<n
 160:open303/Source/DSPCode/fft4g.c ****         <case2> DST
 161:open303/Source/DSPCode/fft4g.c ****             S[k] = sum_j=0^n-1 a[j]*sin(pi*(j+1/2)*k/n), 0<k<=n
 162:open303/Source/DSPCode/fft4g.c ****     [usage]
 163:open303/Source/DSPCode/fft4g.c ****         <case1>
 164:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
 165:open303/Source/DSPCode/fft4g.c ****             ddst(n, 1, a, ip, w);
 166:open303/Source/DSPCode/fft4g.c ****         <case2>
 167:open303/Source/DSPCode/fft4g.c ****             ip[0] = 0; // first time only
 168:open303/Source/DSPCode/fft4g.c ****             ddst(n, -1, a, ip, w);
 169:open303/Source/DSPCode/fft4g.c ****     [parameters]
 170:open303/Source/DSPCode/fft4g.c ****         n              :data length (int)
 171:open303/Source/DSPCode/fft4g.c ****                         n >= 2, n = power of 2
 172:open303/Source/DSPCode/fft4g.c ****         a[0...n-1]     :input/output data (double *)
 173:open303/Source/DSPCode/fft4g.c ****                         <case1>
 174:open303/Source/DSPCode/fft4g.c ****                             input data
 175:open303/Source/DSPCode/fft4g.c ****                                 a[j] = A[j], 0<j<n
 176:open303/Source/DSPCode/fft4g.c ****                                 a[0] = A[n]
 177:open303/Source/DSPCode/fft4g.c ****                             output data
 178:open303/Source/DSPCode/fft4g.c ****                                 a[k] = S[k], 0<=k<n
 179:open303/Source/DSPCode/fft4g.c ****                         <case2>
 180:open303/Source/DSPCode/fft4g.c ****                             output data
 181:open303/Source/DSPCode/fft4g.c ****                                 a[k] = S[k], 0<k<n
 182:open303/Source/DSPCode/fft4g.c ****                                 a[0] = S[n]
 183:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
 184:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n/2)
 185:open303/Source/DSPCode/fft4g.c ****                         strictly, 
 186:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
 187:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n/2+0.5)/log(2))/2).
 188:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
 189:open303/Source/DSPCode/fft4g.c ****         w[0...n*5/4-1] :cos/sin table (double *)
 190:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
 191:open303/Source/DSPCode/fft4g.c ****     [remark]
 192:open303/Source/DSPCode/fft4g.c ****         Inverse of 
 193:open303/Source/DSPCode/fft4g.c ****             ddst(n, -1, a, ip, w);
 194:open303/Source/DSPCode/fft4g.c ****         is 
 195:open303/Source/DSPCode/fft4g.c ****             a[0] *= 0.5;
 196:open303/Source/DSPCode/fft4g.c ****             ddst(n, 1, a, ip, w);
 197:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j <= n - 1; j++) {
 198:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 2.0 / n;
 199:open303/Source/DSPCode/fft4g.c ****             }
 200:open303/Source/DSPCode/fft4g.c ****         .
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 5


 201:open303/Source/DSPCode/fft4g.c **** 
 202:open303/Source/DSPCode/fft4g.c **** 
 203:open303/Source/DSPCode/fft4g.c **** -------- Cosine Transform of RDFT (Real Symmetric DFT) --------
 204:open303/Source/DSPCode/fft4g.c ****     [definition]
 205:open303/Source/DSPCode/fft4g.c ****         C[k] = sum_j=0^n a[j]*cos(pi*j*k/n), 0<=k<=n
 206:open303/Source/DSPCode/fft4g.c ****     [usage]
 207:open303/Source/DSPCode/fft4g.c ****         ip[0] = 0; // first time only
 208:open303/Source/DSPCode/fft4g.c ****         dfct(n, a, t, ip, w);
 209:open303/Source/DSPCode/fft4g.c ****     [parameters]
 210:open303/Source/DSPCode/fft4g.c ****         n              :data length - 1 (int)
 211:open303/Source/DSPCode/fft4g.c ****                         n >= 2, n = power of 2
 212:open303/Source/DSPCode/fft4g.c ****         a[0...n]       :input/output data (double *)
 213:open303/Source/DSPCode/fft4g.c ****                         output data
 214:open303/Source/DSPCode/fft4g.c ****                             a[k] = C[k], 0<=k<=n
 215:open303/Source/DSPCode/fft4g.c ****         t[0...n/2]     :work area (double *)
 216:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
 217:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n/4)
 218:open303/Source/DSPCode/fft4g.c ****                         strictly, 
 219:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
 220:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n/4+0.5)/log(2))/2).
 221:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
 222:open303/Source/DSPCode/fft4g.c ****         w[0...n*5/8-1] :cos/sin table (double *)
 223:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
 224:open303/Source/DSPCode/fft4g.c ****     [remark]
 225:open303/Source/DSPCode/fft4g.c ****         Inverse of 
 226:open303/Source/DSPCode/fft4g.c ****             a[0] *= 0.5;
 227:open303/Source/DSPCode/fft4g.c ****             a[n] *= 0.5;
 228:open303/Source/DSPCode/fft4g.c ****             dfct(n, a, t, ip, w);
 229:open303/Source/DSPCode/fft4g.c ****         is 
 230:open303/Source/DSPCode/fft4g.c ****             a[0] *= 0.5;
 231:open303/Source/DSPCode/fft4g.c ****             a[n] *= 0.5;
 232:open303/Source/DSPCode/fft4g.c ****             dfct(n, a, t, ip, w);
 233:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j <= n; j++) {
 234:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 2.0 / n;
 235:open303/Source/DSPCode/fft4g.c ****             }
 236:open303/Source/DSPCode/fft4g.c ****         .
 237:open303/Source/DSPCode/fft4g.c **** 
 238:open303/Source/DSPCode/fft4g.c **** 
 239:open303/Source/DSPCode/fft4g.c **** -------- Sine Transform of RDFT (Real Anti-symmetric DFT) --------
 240:open303/Source/DSPCode/fft4g.c ****     [definition]
 241:open303/Source/DSPCode/fft4g.c ****         S[k] = sum_j=1^n-1 a[j]*sin(pi*j*k/n), 0<k<n
 242:open303/Source/DSPCode/fft4g.c ****     [usage]
 243:open303/Source/DSPCode/fft4g.c ****         ip[0] = 0; // first time only
 244:open303/Source/DSPCode/fft4g.c ****         dfst(n, a, t, ip, w);
 245:open303/Source/DSPCode/fft4g.c ****     [parameters]
 246:open303/Source/DSPCode/fft4g.c ****         n              :data length + 1 (int)
 247:open303/Source/DSPCode/fft4g.c ****                         n >= 2, n = power of 2
 248:open303/Source/DSPCode/fft4g.c ****         a[0...n-1]     :input/output data (double *)
 249:open303/Source/DSPCode/fft4g.c ****                         output data
 250:open303/Source/DSPCode/fft4g.c ****                             a[k] = S[k], 0<k<n
 251:open303/Source/DSPCode/fft4g.c ****                         (a[0] is used for work area)
 252:open303/Source/DSPCode/fft4g.c ****         t[0...n/2-1]   :work area (double *)
 253:open303/Source/DSPCode/fft4g.c ****         ip[0...*]      :work area for bit reversal (int *)
 254:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 2+sqrt(n/4)
 255:open303/Source/DSPCode/fft4g.c ****                         strictly, 
 256:open303/Source/DSPCode/fft4g.c ****                         length of ip >= 
 257:open303/Source/DSPCode/fft4g.c ****                             2+(1<<(int)(log(n/4+0.5)/log(2))/2).
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 6


 258:open303/Source/DSPCode/fft4g.c ****                         ip[0],ip[1] are pointers of the cos/sin table.
 259:open303/Source/DSPCode/fft4g.c ****         w[0...n*5/8-1] :cos/sin table (double *)
 260:open303/Source/DSPCode/fft4g.c ****                         w[],ip[] are initialized if ip[0] == 0.
 261:open303/Source/DSPCode/fft4g.c ****     [remark]
 262:open303/Source/DSPCode/fft4g.c ****         Inverse of 
 263:open303/Source/DSPCode/fft4g.c ****             dfst(n, a, t, ip, w);
 264:open303/Source/DSPCode/fft4g.c ****         is 
 265:open303/Source/DSPCode/fft4g.c ****             dfst(n, a, t, ip, w);
 266:open303/Source/DSPCode/fft4g.c ****             for (j = 1; j <= n - 1; j++) {
 267:open303/Source/DSPCode/fft4g.c ****                 a[j] *= 2.0 / n;
 268:open303/Source/DSPCode/fft4g.c ****             }
 269:open303/Source/DSPCode/fft4g.c ****         .
 270:open303/Source/DSPCode/fft4g.c **** 
 271:open303/Source/DSPCode/fft4g.c **** 
 272:open303/Source/DSPCode/fft4g.c **** Appendix :
 273:open303/Source/DSPCode/fft4g.c ****     The cos/sin table is recalculated when the larger table required.
 274:open303/Source/DSPCode/fft4g.c ****     w[] and ip[] are compatible with all routines.
 275:open303/Source/DSPCode/fft4g.c **** */
 276:open303/Source/DSPCode/fft4g.c **** 
 277:open303/Source/DSPCode/fft4g.c **** 
 278:open303/Source/DSPCode/fft4g.c **** void cdft(int n, int isgn, double *a, int *ip, double *w)
 279:open303/Source/DSPCode/fft4g.c **** {
 280:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 281:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 282:open303/Source/DSPCode/fft4g.c ****     void bitrv2conj(int n, int *ip, double *a);
 283:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 284:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 285:open303/Source/DSPCode/fft4g.c ****     
 286:open303/Source/DSPCode/fft4g.c ****     if (n > (ip[0] << 2)) {
 287:open303/Source/DSPCode/fft4g.c ****         makewt(n >> 2, ip, w);
 288:open303/Source/DSPCode/fft4g.c ****     }
 289:open303/Source/DSPCode/fft4g.c ****     if (n > 4) {
 290:open303/Source/DSPCode/fft4g.c ****         if (isgn >= 0) {
 291:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 292:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 293:open303/Source/DSPCode/fft4g.c ****         } else {
 294:open303/Source/DSPCode/fft4g.c ****             bitrv2conj(n, ip + 2, a);
 295:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 296:open303/Source/DSPCode/fft4g.c ****         }
 297:open303/Source/DSPCode/fft4g.c ****     } else if (n == 4) {
 298:open303/Source/DSPCode/fft4g.c ****         cftfsub(n, a, w);
 299:open303/Source/DSPCode/fft4g.c ****     }
 300:open303/Source/DSPCode/fft4g.c **** }
 301:open303/Source/DSPCode/fft4g.c **** 
 302:open303/Source/DSPCode/fft4g.c **** 
 303:open303/Source/DSPCode/fft4g.c **** void rdft(int n, int isgn, double *a, int *ip, double *w)
 304:open303/Source/DSPCode/fft4g.c **** {
 305:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 306:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 307:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 308:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 309:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 310:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 311:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 312:open303/Source/DSPCode/fft4g.c ****     int nw, nc;
 313:open303/Source/DSPCode/fft4g.c ****     double xi;
 314:open303/Source/DSPCode/fft4g.c ****     
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 7


 315:open303/Source/DSPCode/fft4g.c ****     nw = ip[0];
 316:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 317:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 318:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 319:open303/Source/DSPCode/fft4g.c ****     }
 320:open303/Source/DSPCode/fft4g.c ****     nc = ip[1];
 321:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 2)) {
 322:open303/Source/DSPCode/fft4g.c ****         nc = n >> 2;
 323:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 324:open303/Source/DSPCode/fft4g.c ****     }
 325:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 326:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 327:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 328:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 329:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 330:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 331:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 332:open303/Source/DSPCode/fft4g.c ****         }
 333:open303/Source/DSPCode/fft4g.c ****         xi = a[0] - a[1];
 334:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 335:open303/Source/DSPCode/fft4g.c ****         a[1] = xi;
 336:open303/Source/DSPCode/fft4g.c ****     } else {
 337:open303/Source/DSPCode/fft4g.c ****         a[1] = 0.5 * (a[0] - a[1]);
 338:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 339:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 340:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 341:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 342:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 343:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 344:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 345:open303/Source/DSPCode/fft4g.c ****         }
 346:open303/Source/DSPCode/fft4g.c ****     }
 347:open303/Source/DSPCode/fft4g.c **** }
 348:open303/Source/DSPCode/fft4g.c **** 
 349:open303/Source/DSPCode/fft4g.c **** 
 350:open303/Source/DSPCode/fft4g.c **** void ddct(int n, int isgn, double *a, int *ip, double *w)
 351:open303/Source/DSPCode/fft4g.c **** {
 352:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 353:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 354:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 355:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 356:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 357:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 358:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 359:open303/Source/DSPCode/fft4g.c ****     void dctsub(int n, double *a, int nc, double *c);
 360:open303/Source/DSPCode/fft4g.c ****     int j, nw, nc;
 361:open303/Source/DSPCode/fft4g.c ****     double xr;
 362:open303/Source/DSPCode/fft4g.c ****     
 363:open303/Source/DSPCode/fft4g.c ****     nw = ip[0];
 364:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 365:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 366:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 367:open303/Source/DSPCode/fft4g.c ****     }
 368:open303/Source/DSPCode/fft4g.c ****     nc = ip[1];
 369:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
 370:open303/Source/DSPCode/fft4g.c ****         nc = n;
 371:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 8


 372:open303/Source/DSPCode/fft4g.c ****     }
 373:open303/Source/DSPCode/fft4g.c ****     if (isgn < 0) {
 374:open303/Source/DSPCode/fft4g.c ****         xr = a[n - 1];
 375:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 376:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 377:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
 378:open303/Source/DSPCode/fft4g.c ****         }
 379:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] - xr;
 380:open303/Source/DSPCode/fft4g.c ****         a[0] += xr;
 381:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 382:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 383:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 384:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 385:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 386:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 387:open303/Source/DSPCode/fft4g.c ****         }
 388:open303/Source/DSPCode/fft4g.c ****     }
 389:open303/Source/DSPCode/fft4g.c ****     dctsub(n, a, nc, w + nw);
 390:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 391:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 392:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 393:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 394:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 395:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 396:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 397:open303/Source/DSPCode/fft4g.c ****         }
 398:open303/Source/DSPCode/fft4g.c ****         xr = a[0] - a[1];
 399:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 400:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 401:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 402:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 403:open303/Source/DSPCode/fft4g.c ****         }
 404:open303/Source/DSPCode/fft4g.c ****         a[n - 1] = xr;
 405:open303/Source/DSPCode/fft4g.c ****     }
 406:open303/Source/DSPCode/fft4g.c **** }
 407:open303/Source/DSPCode/fft4g.c **** 
 408:open303/Source/DSPCode/fft4g.c **** 
 409:open303/Source/DSPCode/fft4g.c **** void ddst(int n, int isgn, double *a, int *ip, double *w)
 410:open303/Source/DSPCode/fft4g.c **** {
 411:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 412:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 413:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 414:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 415:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 416:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 417:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 418:open303/Source/DSPCode/fft4g.c ****     void dstsub(int n, double *a, int nc, double *c);
 419:open303/Source/DSPCode/fft4g.c ****     int j, nw, nc;
 420:open303/Source/DSPCode/fft4g.c ****     double xr;
 421:open303/Source/DSPCode/fft4g.c ****     
 422:open303/Source/DSPCode/fft4g.c ****     nw = ip[0];
 423:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 424:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 425:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 426:open303/Source/DSPCode/fft4g.c ****     }
 427:open303/Source/DSPCode/fft4g.c ****     nc = ip[1];
 428:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 9


 429:open303/Source/DSPCode/fft4g.c ****         nc = n;
 430:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 431:open303/Source/DSPCode/fft4g.c ****     }
 432:open303/Source/DSPCode/fft4g.c ****     if (isgn < 0) {
 433:open303/Source/DSPCode/fft4g.c ****         xr = a[n - 1];
 434:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 435:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 436:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 437:open303/Source/DSPCode/fft4g.c ****         }
 438:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + xr;
 439:open303/Source/DSPCode/fft4g.c ****         a[0] -= xr;
 440:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 441:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 442:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 443:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 444:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 445:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 446:open303/Source/DSPCode/fft4g.c ****         }
 447:open303/Source/DSPCode/fft4g.c ****     }
 448:open303/Source/DSPCode/fft4g.c ****     dstsub(n, a, nc, w + nw);
 449:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 450:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 451:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 452:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 453:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 454:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 455:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 456:open303/Source/DSPCode/fft4g.c ****         }
 457:open303/Source/DSPCode/fft4g.c ****         xr = a[0] - a[1];
 458:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 459:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 460:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 461:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 462:open303/Source/DSPCode/fft4g.c ****         }
 463:open303/Source/DSPCode/fft4g.c ****         a[n - 1] = -xr;
 464:open303/Source/DSPCode/fft4g.c ****     }
 465:open303/Source/DSPCode/fft4g.c **** }
 466:open303/Source/DSPCode/fft4g.c **** 
 467:open303/Source/DSPCode/fft4g.c **** 
 468:open303/Source/DSPCode/fft4g.c **** void dfct(int n, double *a, double *t, int *ip, double *w)
 469:open303/Source/DSPCode/fft4g.c **** {
 470:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 471:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 472:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 473:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 474:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 475:open303/Source/DSPCode/fft4g.c ****     void dctsub(int n, double *a, int nc, double *c);
 476:open303/Source/DSPCode/fft4g.c ****     int j, k, l, m, mh, nw, nc;
 477:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 478:open303/Source/DSPCode/fft4g.c ****     
 479:open303/Source/DSPCode/fft4g.c ****     nw = ip[0];
 480:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 481:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 482:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 483:open303/Source/DSPCode/fft4g.c ****     }
 484:open303/Source/DSPCode/fft4g.c ****     nc = ip[1];
 485:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 10


 486:open303/Source/DSPCode/fft4g.c ****         nc = n >> 1;
 487:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 488:open303/Source/DSPCode/fft4g.c ****     }
 489:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 490:open303/Source/DSPCode/fft4g.c ****     yi = a[m];
 491:open303/Source/DSPCode/fft4g.c ****     xi = a[0] + a[n];
 492:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 493:open303/Source/DSPCode/fft4g.c ****     t[0] = xi - yi;
 494:open303/Source/DSPCode/fft4g.c ****     t[m] = xi + yi;
 495:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 496:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 497:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 498:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 499:open303/Source/DSPCode/fft4g.c ****             xr = a[j] - a[n - j];
 500:open303/Source/DSPCode/fft4g.c ****             xi = a[j] + a[n - j];
 501:open303/Source/DSPCode/fft4g.c ****             yr = a[k] - a[n - k];
 502:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 503:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 504:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 505:open303/Source/DSPCode/fft4g.c ****             t[j] = xi - yi;
 506:open303/Source/DSPCode/fft4g.c ****             t[k] = xi + yi;
 507:open303/Source/DSPCode/fft4g.c ****         }
 508:open303/Source/DSPCode/fft4g.c ****         t[mh] = a[mh] + a[n - mh];
 509:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 510:open303/Source/DSPCode/fft4g.c ****         dctsub(m, a, nc, w + nw);
 511:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 512:open303/Source/DSPCode/fft4g.c ****             bitrv2(m, ip + 2, a);
 513:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 514:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 515:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 516:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 517:open303/Source/DSPCode/fft4g.c ****         }
 518:open303/Source/DSPCode/fft4g.c ****         a[n - 1] = a[0] - a[1];
 519:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 520:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 521:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 522:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = a[j] - a[j + 1];
 523:open303/Source/DSPCode/fft4g.c ****         }
 524:open303/Source/DSPCode/fft4g.c ****         l = 2;
 525:open303/Source/DSPCode/fft4g.c ****         m = mh;
 526:open303/Source/DSPCode/fft4g.c ****         while (m >= 2) {
 527:open303/Source/DSPCode/fft4g.c ****             dctsub(m, t, nc, w + nw);
 528:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 529:open303/Source/DSPCode/fft4g.c ****                 bitrv2(m, ip + 2, t);
 530:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 531:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 532:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 533:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 534:open303/Source/DSPCode/fft4g.c ****             }
 535:open303/Source/DSPCode/fft4g.c ****             a[n - l] = t[0] - t[1];
 536:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 537:open303/Source/DSPCode/fft4g.c ****             k = 0;
 538:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < m; j += 2) {
 539:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 540:open303/Source/DSPCode/fft4g.c ****                 a[k - l] = t[j] - t[j + 1];
 541:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 542:open303/Source/DSPCode/fft4g.c ****             }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 11


 543:open303/Source/DSPCode/fft4g.c ****             l <<= 1;
 544:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 545:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < mh; j++) {
 546:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 547:open303/Source/DSPCode/fft4g.c ****                 t[j] = t[m + k] - t[m + j];
 548:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] + t[m + j];
 549:open303/Source/DSPCode/fft4g.c ****             }
 550:open303/Source/DSPCode/fft4g.c ****             t[mh] = t[m + mh];
 551:open303/Source/DSPCode/fft4g.c ****             m = mh;
 552:open303/Source/DSPCode/fft4g.c ****         }
 553:open303/Source/DSPCode/fft4g.c ****         a[l] = t[0];
 554:open303/Source/DSPCode/fft4g.c ****         a[n] = t[2] - t[1];
 555:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 556:open303/Source/DSPCode/fft4g.c ****     } else {
 557:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0];
 558:open303/Source/DSPCode/fft4g.c ****         a[2] = t[0];
 559:open303/Source/DSPCode/fft4g.c ****         a[0] = t[1];
 560:open303/Source/DSPCode/fft4g.c ****     }
 561:open303/Source/DSPCode/fft4g.c **** }
 562:open303/Source/DSPCode/fft4g.c **** 
 563:open303/Source/DSPCode/fft4g.c **** 
 564:open303/Source/DSPCode/fft4g.c **** void dfst(int n, double *a, double *t, int *ip, double *w)
 565:open303/Source/DSPCode/fft4g.c **** {
 566:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 567:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 568:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 569:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 570:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 571:open303/Source/DSPCode/fft4g.c ****     void dstsub(int n, double *a, int nc, double *c);
 572:open303/Source/DSPCode/fft4g.c ****     int j, k, l, m, mh, nw, nc;
 573:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 574:open303/Source/DSPCode/fft4g.c ****     
 575:open303/Source/DSPCode/fft4g.c ****     nw = ip[0];
 576:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 577:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 578:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 579:open303/Source/DSPCode/fft4g.c ****     }
 580:open303/Source/DSPCode/fft4g.c ****     nc = ip[1];
 581:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 582:open303/Source/DSPCode/fft4g.c ****         nc = n >> 1;
 583:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 584:open303/Source/DSPCode/fft4g.c ****     }
 585:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 586:open303/Source/DSPCode/fft4g.c ****         m = n >> 1;
 587:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 588:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 589:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 590:open303/Source/DSPCode/fft4g.c ****             xr = a[j] + a[n - j];
 591:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 592:open303/Source/DSPCode/fft4g.c ****             yr = a[k] + a[n - k];
 593:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 594:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 595:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 596:open303/Source/DSPCode/fft4g.c ****             t[j] = xi + yi;
 597:open303/Source/DSPCode/fft4g.c ****             t[k] = xi - yi;
 598:open303/Source/DSPCode/fft4g.c ****         }
 599:open303/Source/DSPCode/fft4g.c ****         t[0] = a[mh] - a[n - mh];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 12


 600:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 601:open303/Source/DSPCode/fft4g.c ****         a[0] = a[m];
 602:open303/Source/DSPCode/fft4g.c ****         dstsub(m, a, nc, w + nw);
 603:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 604:open303/Source/DSPCode/fft4g.c ****             bitrv2(m, ip + 2, a);
 605:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 606:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 607:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 608:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 609:open303/Source/DSPCode/fft4g.c ****         }
 610:open303/Source/DSPCode/fft4g.c ****         a[n - 1] = a[1] - a[0];
 611:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 612:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 613:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 614:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = -a[j] - a[j + 1];
 615:open303/Source/DSPCode/fft4g.c ****         }
 616:open303/Source/DSPCode/fft4g.c ****         l = 2;
 617:open303/Source/DSPCode/fft4g.c ****         m = mh;
 618:open303/Source/DSPCode/fft4g.c ****         while (m >= 2) {
 619:open303/Source/DSPCode/fft4g.c ****             dstsub(m, t, nc, w + nw);
 620:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 621:open303/Source/DSPCode/fft4g.c ****                 bitrv2(m, ip + 2, t);
 622:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 623:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 624:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 625:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 626:open303/Source/DSPCode/fft4g.c ****             }
 627:open303/Source/DSPCode/fft4g.c ****             a[n - l] = t[1] - t[0];
 628:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 629:open303/Source/DSPCode/fft4g.c ****             k = 0;
 630:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < m; j += 2) {
 631:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 632:open303/Source/DSPCode/fft4g.c ****                 a[k - l] = -t[j] - t[j + 1];
 633:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 634:open303/Source/DSPCode/fft4g.c ****             }
 635:open303/Source/DSPCode/fft4g.c ****             l <<= 1;
 636:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 637:open303/Source/DSPCode/fft4g.c ****             for (j = 1; j < mh; j++) {
 638:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 639:open303/Source/DSPCode/fft4g.c ****                 t[j] = t[m + k] + t[m + j];
 640:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] - t[m + j];
 641:open303/Source/DSPCode/fft4g.c ****             }
 642:open303/Source/DSPCode/fft4g.c ****             t[0] = t[m + mh];
 643:open303/Source/DSPCode/fft4g.c ****             m = mh;
 644:open303/Source/DSPCode/fft4g.c ****         }
 645:open303/Source/DSPCode/fft4g.c ****         a[l] = t[0];
 646:open303/Source/DSPCode/fft4g.c ****     }
 647:open303/Source/DSPCode/fft4g.c ****     a[0] = 0;
 648:open303/Source/DSPCode/fft4g.c **** }
 649:open303/Source/DSPCode/fft4g.c **** 
 650:open303/Source/DSPCode/fft4g.c **** 
 651:open303/Source/DSPCode/fft4g.c **** /* -------- initializing routines -------- */
 652:open303/Source/DSPCode/fft4g.c **** 
 653:open303/Source/DSPCode/fft4g.c **** 
 654:open303/Source/DSPCode/fft4g.c **** #include <math.h>
 655:open303/Source/DSPCode/fft4g.c **** 
 656:open303/Source/DSPCode/fft4g.c **** void makewt(int nw, int *ip, double *w)
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 13


 657:open303/Source/DSPCode/fft4g.c **** {
 658:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 659:open303/Source/DSPCode/fft4g.c ****     int j, nwh;
 660:open303/Source/DSPCode/fft4g.c ****     double delta, x, y;
 661:open303/Source/DSPCode/fft4g.c ****     
 662:open303/Source/DSPCode/fft4g.c ****     ip[0] = nw;
 663:open303/Source/DSPCode/fft4g.c ****     ip[1] = 1;
 664:open303/Source/DSPCode/fft4g.c ****     if (nw > 2) {
 665:open303/Source/DSPCode/fft4g.c ****         nwh = nw >> 1;
 666:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nwh;
 667:open303/Source/DSPCode/fft4g.c ****         w[0] = 1;
 668:open303/Source/DSPCode/fft4g.c ****         w[1] = 0;
 669:open303/Source/DSPCode/fft4g.c ****         w[nwh] = cos(delta * nwh);
 670:open303/Source/DSPCode/fft4g.c ****         w[nwh + 1] = w[nwh];
 671:open303/Source/DSPCode/fft4g.c ****         if (nwh > 2) {
 672:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < nwh; j += 2) {
 673:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 674:open303/Source/DSPCode/fft4g.c ****                 y = sin(delta * j);
 675:open303/Source/DSPCode/fft4g.c ****                 w[j] = x;
 676:open303/Source/DSPCode/fft4g.c ****                 w[j + 1] = y;
 677:open303/Source/DSPCode/fft4g.c ****                 w[nw - j] = y;
 678:open303/Source/DSPCode/fft4g.c ****                 w[nw - j + 1] = x;
 679:open303/Source/DSPCode/fft4g.c ****             }
 680:open303/Source/DSPCode/fft4g.c ****             bitrv2(nw, ip + 2, w);
 681:open303/Source/DSPCode/fft4g.c ****         }
 682:open303/Source/DSPCode/fft4g.c ****     }
 683:open303/Source/DSPCode/fft4g.c **** }
 684:open303/Source/DSPCode/fft4g.c **** 
 685:open303/Source/DSPCode/fft4g.c **** 
 686:open303/Source/DSPCode/fft4g.c **** void makect(int nc, int *ip, double *c)
 687:open303/Source/DSPCode/fft4g.c **** {
  30              		.loc 2 687 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
 688:open303/Source/DSPCode/fft4g.c ****     int j, nch;
 689:open303/Source/DSPCode/fft4g.c ****     double delta;
 690:open303/Source/DSPCode/fft4g.c ****     
 691:open303/Source/DSPCode/fft4g.c ****     ip[1] = nc;
 692:open303/Source/DSPCode/fft4g.c ****     if (nc > 1) {
  34              		.loc 2 692 5 is_stmt 0 view .LVU1
  35 0000 0128     		cmp	r0, #1
 687:open303/Source/DSPCode/fft4g.c ****     int j, nch;
  36              		.loc 2 687 1 view .LVU2
  37 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
  38              		.cfi_def_cfa_offset 24
  39              		.cfi_offset 3, -24
  40              		.cfi_offset 4, -20
  41              		.cfi_offset 5, -16
  42              		.cfi_offset 6, -12
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0004 0546     		mov	r5, r0
 688:open303/Source/DSPCode/fft4g.c ****     int j, nch;
  46              		.loc 2 688 5 is_stmt 1 view .LVU3
 689:open303/Source/DSPCode/fft4g.c ****     
  47              		.loc 2 689 5 view .LVU4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 14


 691:open303/Source/DSPCode/fft4g.c ****     if (nc > 1) {
  48              		.loc 2 691 5 view .LVU5
 687:open303/Source/DSPCode/fft4g.c ****     int j, nch;
  49              		.loc 2 687 1 is_stmt 0 view .LVU6
  50 0006 1446     		mov	r4, r2
  51 0008 2DED068B 		vpush.64	{d8, d9, d10}
  52              		.cfi_def_cfa_offset 48
  53              		.cfi_offset 80, -48
  54              		.cfi_offset 81, -44
  55              		.cfi_offset 82, -40
  56              		.cfi_offset 83, -36
  57              		.cfi_offset 84, -32
  58              		.cfi_offset 85, -28
 691:open303/Source/DSPCode/fft4g.c ****     if (nc > 1) {
  59              		.loc 2 691 11 view .LVU7
  60 000c 4860     		str	r0, [r1, #4]
  61              		.loc 2 692 5 is_stmt 1 view .LVU8
  62 000e 1DDD     		ble	.L1
  63              	.LVL1:
  64              	.LBB8:
  65              	.LBI8:
 686:open303/Source/DSPCode/fft4g.c **** {
  66              		.loc 2 686 6 view .LVU9
  67              	.LBB9:
 693:open303/Source/DSPCode/fft4g.c ****         nch = nc >> 1;
  68              		.loc 2 693 9 view .LVU10
  69              		.loc 2 693 13 is_stmt 0 view .LVU11
  70 0010 4610     		asrs	r6, r0, #1
  71              	.LVL2:
 694:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nch;
  72              		.loc 2 694 9 is_stmt 1 view .LVU12
 695:open303/Source/DSPCode/fft4g.c ****         c[0] = cos(delta * nch);
 696:open303/Source/DSPCode/fft4g.c ****         c[nch] = 0.5 * c[0];
  73              		.loc 2 696 22 is_stmt 0 view .LVU13
  74 0012 B6EE00AB 		vmov.f64	d10, #5.0e-1
  75 0016 04F10807 		add	r7, r4, #8
 694:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nch;
  76              		.loc 2 694 27 view .LVU14
  77 001a 07EE906A 		vmov	s15, r6	@ int
  78 001e B8EEE70B 		vcvt.f64.s32	d0, s15
 694:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nch;
  79              		.loc 2 694 15 view .LVU15
  80 0022 9FED197B 		vldr.64	d7, .L6
  81 0026 87EE009B 		vdiv.f64	d9, d7, d0
  82              	.LVL3:
 695:open303/Source/DSPCode/fft4g.c ****         c[0] = cos(delta * nch);
  83              		.loc 2 695 9 is_stmt 1 view .LVU16
 695:open303/Source/DSPCode/fft4g.c ****         c[0] = cos(delta * nch);
  84              		.loc 2 695 19 is_stmt 0 view .LVU17
  85 002a 20EE090B 		vmul.f64	d0, d0, d9
  86 002e FFF7FEFF 		bl	cos
  87              	.LVL4:
  88              		.loc 2 696 16 view .LVU18
  89 0032 04EBC603 		add	r3, r4, r6, lsl #3
 695:open303/Source/DSPCode/fft4g.c ****         c[0] = cos(delta * nch);
  90              		.loc 2 695 14 discriminator 1 view .LVU19
  91 0036 84ED000B 		vstr.64	d0, [r4]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 15


  92              		.loc 2 696 9 is_stmt 1 view .LVU20
  93              		.loc 2 696 22 is_stmt 0 view .LVU21
  94 003a 20EE0A0B 		vmul.f64	d0, d0, d10
  95 003e 04EBC504 		add	r4, r4, r5, lsl #3
  96              	.LVL5:
 697:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < nch; j++) {
  97              		.loc 2 697 16 view .LVU22
  98 0042 0125     		movs	r5, #1
  99              	.LVL6:
 696:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < nch; j++) {
 100              		.loc 2 696 16 view .LVU23
 101 0044 83ED000B 		vstr.64	d0, [r3]
 102              		.loc 2 697 9 is_stmt 1 view .LVU24
 103              	.LVL7:
 104              	.L3:
 105              		.loc 2 697 23 discriminator 1 view .LVU25
 106 0048 AE42     		cmp	r6, r5
 107 004a 02D1     		bne	.L4
 108              	.LVL8:
 109              	.L1:
 110              		.loc 2 697 23 is_stmt 0 discriminator 1 view .LVU26
 111              	.LBE9:
 112              	.LBE8:
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 699:open303/Source/DSPCode/fft4g.c ****             c[nc - j] = 0.5 * sin(delta * j);
 700:open303/Source/DSPCode/fft4g.c ****         }
 701:open303/Source/DSPCode/fft4g.c ****     }
 702:open303/Source/DSPCode/fft4g.c **** }
 113              		.loc 2 702 1 view .LVU27
 114 004c BDEC068B 		vldm	sp!, {d8-d10}
 115              		.cfi_remember_state
 116              		.cfi_restore 84
 117              		.cfi_restore 85
 118              		.cfi_restore 82
 119              		.cfi_restore 83
 120              		.cfi_restore 80
 121              		.cfi_restore 81
 122              		.cfi_def_cfa_offset 24
 123 0050 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 124              	.LVL9:
 125              	.L4:
 126              		.cfi_restore_state
 127              	.LBB11:
 128              	.LBB10:
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 129              		.loc 2 698 13 is_stmt 1 view .LVU28
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 130              		.loc 2 698 29 is_stmt 0 view .LVU29
 131 0052 07EE905A 		vmov	s15, r5	@ int
 697:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 132              		.loc 2 697 9 discriminator 3 view .LVU30
 133 0056 0135     		adds	r5, r5, #1
 134              	.LVL10:
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 135              		.loc 2 698 29 view .LVU31
 136 0058 B8EEE78B 		vcvt.f64.s32	d8, s15
 137 005c 28EE098B 		vmul.f64	d8, d8, d9
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 16


 138 0060 B0EE480B 		vmov.f64	d0, d8
 139 0064 FFF7FEFF 		bl	cos
 140              	.LVL11:
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 141              		.loc 2 698 24 discriminator 1 view .LVU32
 142 0068 20EE0A0B 		vmul.f64	d0, d0, d10
 698:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 143              		.loc 2 698 18 discriminator 1 view .LVU33
 144 006c A7EC020B 		vstmia.64	r7!, {d0}
 699:open303/Source/DSPCode/fft4g.c ****         }
 145              		.loc 2 699 13 is_stmt 1 view .LVU34
 699:open303/Source/DSPCode/fft4g.c ****         }
 146              		.loc 2 699 34 is_stmt 0 view .LVU35
 147 0070 B0EE480B 		vmov.f64	d0, d8
 148 0074 FFF7FEFF 		bl	sin
 149              	.LVL12:
 699:open303/Source/DSPCode/fft4g.c ****         }
 150              		.loc 2 699 29 discriminator 1 view .LVU36
 151 0078 20EE0A0B 		vmul.f64	d0, d0, d10
 699:open303/Source/DSPCode/fft4g.c ****         }
 152              		.loc 2 699 23 discriminator 1 view .LVU37
 153 007c 24ED020B 		vstmdb.64	r4!, {d0}
 697:open303/Source/DSPCode/fft4g.c ****             c[j] = 0.5 * cos(delta * j);
 154              		.loc 2 697 9 is_stmt 1 discriminator 3 view .LVU38
 155 0080 E2E7     		b	.L3
 156              	.L7:
 157 0082 00BFAFF3 		.align	3
 157      0080
 158              	.L6:
 159 0088 182D4454 		.word	1413754136
 160 008c FB21E93F 		.word	1072243195
 161              	.LBE10:
 162              	.LBE11:
 163              		.cfi_endproc
 164              	.LFE648:
 166              		.section	.text._Z6bitrv2iPiPd,"ax",%progbits
 167              		.align	1
 168              		.global	_Z6bitrv2iPiPd
 169              		.syntax unified
 170              		.thumb
 171              		.thumb_func
 173              	_Z6bitrv2iPiPd:
 174              	.LVL13:
 175              	.LFB649:
 703:open303/Source/DSPCode/fft4g.c **** 
 704:open303/Source/DSPCode/fft4g.c **** 
 705:open303/Source/DSPCode/fft4g.c **** /* -------- child routines -------- */
 706:open303/Source/DSPCode/fft4g.c **** 
 707:open303/Source/DSPCode/fft4g.c **** 
 708:open303/Source/DSPCode/fft4g.c **** void bitrv2(int n, int *ip, double *a)
 709:open303/Source/DSPCode/fft4g.c **** {
 176              		.loc 2 709 1 view -0
 177              		.cfi_startproc
 178              		@ args = 0, pretend = 0, frame = 8
 179              		@ frame_needed = 0, uses_anonymous_args = 0
 710:open303/Source/DSPCode/fft4g.c ****     int j, j1, k, k1, l, m, m2;
 180              		.loc 2 710 5 view .LVU40
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 17


 711:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 181              		.loc 2 711 5 view .LVU41
 712:open303/Source/DSPCode/fft4g.c ****     
 713:open303/Source/DSPCode/fft4g.c ****     ip[0] = 0;
 182              		.loc 2 713 5 view .LVU42
 709:open303/Source/DSPCode/fft4g.c ****     int j, j1, k, k1, l, m, m2;
 183              		.loc 2 709 1 is_stmt 0 view .LVU43
 184 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 185              		.cfi_def_cfa_offset 48
 186              		.cfi_offset 4, -36
 187              		.cfi_offset 5, -32
 188              		.cfi_offset 6, -28
 189              		.cfi_offset 7, -24
 190              		.cfi_offset 8, -20
 191              		.cfi_offset 9, -16
 192              		.cfi_offset 10, -12
 193              		.cfi_offset 11, -8
 194              		.cfi_offset 14, -4
 195              		.loc 2 713 11 view .LVU44
 196 0004 0023     		movs	r3, #0
 714:open303/Source/DSPCode/fft4g.c ****     l = n;
 715:open303/Source/DSPCode/fft4g.c ****     m = 1;
 197              		.loc 2 715 7 view .LVU45
 198 0006 0124     		movs	r4, #1
 713:open303/Source/DSPCode/fft4g.c ****     l = n;
 199              		.loc 2 713 11 view .LVU46
 200 0008 0B60     		str	r3, [r1]
 714:open303/Source/DSPCode/fft4g.c ****     l = n;
 201              		.loc 2 714 5 is_stmt 1 view .LVU47
 202              	.LVL14:
 203              		.loc 2 715 5 view .LVU48
 716:open303/Source/DSPCode/fft4g.c ****     while ((m << 3) < l) {
 204              		.loc 2 716 5 view .LVU49
 205              	.L9:
 206              		.loc 2 716 21 view .LVU50
 207              		.loc 2 716 15 is_stmt 0 view .LVU51
 208 000a E300     		lsls	r3, r4, #3
 209              		.loc 2 716 21 view .LVU52
 210 000c 8342     		cmp	r3, r0
 211 000e 0ADB     		blt	.L12
 717:open303/Source/DSPCode/fft4g.c ****         l >>= 1;
 718:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 719:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 720:open303/Source/DSPCode/fft4g.c ****         }
 721:open303/Source/DSPCode/fft4g.c ****         m <<= 1;
 722:open303/Source/DSPCode/fft4g.c ****     }
 723:open303/Source/DSPCode/fft4g.c ****     m2 = 2 * m;
 212              		.loc 2 723 5 is_stmt 1 view .LVU53
 213              		.loc 2 723 8 is_stmt 0 view .LVU54
 214 0010 4FEA4405 		lsl	r5, r4, #1
 215              	.LVL15:
 724:open303/Source/DSPCode/fft4g.c ****     if ((m << 3) == l) {
 216              		.loc 2 724 5 is_stmt 1 view .LVU55
 217 0014 16D0     		beq	.L13
 218 0016 8C46     		mov	ip, r1
 725:open303/Source/DSPCode/fft4g.c ****         for (k = 0; k < m; k++) {
 726:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 18


 727:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 728:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 729:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 730:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 731:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 732:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 733:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 734:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 735:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 736:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 737:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 738:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 739:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 740:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 741:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 742:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 743:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 744:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 745:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 746:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 747:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 748:open303/Source/DSPCode/fft4g.c ****                 k1 -= m2;
 749:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 750:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 751:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 752:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 753:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 754:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 755:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 756:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 757:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 758:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 759:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 760:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 761:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 762:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 763:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 764:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 765:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 766:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 767:open303/Source/DSPCode/fft4g.c ****             }
 768:open303/Source/DSPCode/fft4g.c ****             j1 = 2 * k + m2 + ip[k];
 769:open303/Source/DSPCode/fft4g.c ****             k1 = j1 + m2;
 770:open303/Source/DSPCode/fft4g.c ****             xr = a[j1];
 771:open303/Source/DSPCode/fft4g.c ****             xi = a[j1 + 1];
 772:open303/Source/DSPCode/fft4g.c ****             yr = a[k1];
 773:open303/Source/DSPCode/fft4g.c ****             yi = a[k1 + 1];
 774:open303/Source/DSPCode/fft4g.c ****             a[j1] = yr;
 775:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 776:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 777:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 778:open303/Source/DSPCode/fft4g.c ****         }
 779:open303/Source/DSPCode/fft4g.c ****     } else {
 780:open303/Source/DSPCode/fft4g.c ****         for (k = 1; k < m; k++) {
 219              		.loc 2 780 16 is_stmt 0 view .LVU56
 220 0018 0127     		movs	r7, #1
 221              	.LVL16:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 19


 222              	.L14:
 223              		.loc 2 780 23 is_stmt 1 discriminator 1 view .LVU57
 224 001a A742     		cmp	r7, r4
 225 001c C0F29980 		blt	.L20
 226              	.LVL17:
 227              	.L8:
 781:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 782:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 783:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 784:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 785:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 786:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 787:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 788:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 789:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 790:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 791:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 792:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 793:open303/Source/DSPCode/fft4g.c ****                 k1 += m2;
 794:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 795:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 796:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 797:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 798:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 799:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 800:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 801:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 802:open303/Source/DSPCode/fft4g.c ****             }
 803:open303/Source/DSPCode/fft4g.c ****         }
 804:open303/Source/DSPCode/fft4g.c ****     }
 805:open303/Source/DSPCode/fft4g.c **** }
 228              		.loc 2 805 1 is_stmt 0 view .LVU58
 229 0020 03B0     		add	sp, sp, #12
 230              		.cfi_remember_state
 231              		.cfi_def_cfa_offset 36
 232              		@ sp needed
 233 0022 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 234              	.LVL18:
 235              	.L12:
 236              		.cfi_restore_state
 717:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 237              		.loc 2 717 9 is_stmt 1 view .LVU59
 717:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 238              		.loc 2 717 11 is_stmt 0 view .LVU60
 239 0026 4010     		asrs	r0, r0, #1
 240              	.LVL19:
 718:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 241              		.loc 2 718 9 is_stmt 1 view .LVU61
 718:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 242              		.loc 2 718 16 is_stmt 0 view .LVU62
 243 0028 0023     		movs	r3, #0
 244 002a 01EB8406 		add	r6, r1, r4, lsl #2
 245              	.LVL20:
 246              	.L10:
 718:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 247              		.loc 2 718 23 is_stmt 1 discriminator 1 view .LVU63
 248 002e A342     		cmp	r3, r4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 20


 249 0030 01DB     		blt	.L11
 721:open303/Source/DSPCode/fft4g.c ****     }
 250              		.loc 2 721 9 view .LVU64
 721:open303/Source/DSPCode/fft4g.c ****     }
 251              		.loc 2 721 11 is_stmt 0 view .LVU65
 252 0032 6400     		lsls	r4, r4, #1
 253              	.LVL21:
 721:open303/Source/DSPCode/fft4g.c ****     }
 254              		.loc 2 721 11 view .LVU66
 255 0034 E9E7     		b	.L9
 256              	.LVL22:
 257              	.L11:
 719:open303/Source/DSPCode/fft4g.c ****         }
 258              		.loc 2 719 13 is_stmt 1 view .LVU67
 719:open303/Source/DSPCode/fft4g.c ****         }
 259              		.loc 2 719 31 is_stmt 0 view .LVU68
 260 0036 51F82350 		ldr	r5, [r1, r3, lsl #2]
 718:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 261              		.loc 2 718 9 discriminator 3 view .LVU69
 262 003a 0133     		adds	r3, r3, #1
 263              	.LVL23:
 719:open303/Source/DSPCode/fft4g.c ****         }
 264              		.loc 2 719 31 view .LVU70
 265 003c 0544     		add	r5, r5, r0
 719:open303/Source/DSPCode/fft4g.c ****         }
 266              		.loc 2 719 23 view .LVU71
 267 003e 46F8045B 		str	r5, [r6], #4
 718:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 268              		.loc 2 718 9 is_stmt 1 discriminator 3 view .LVU72
 269 0042 F4E7     		b	.L10
 270              	.LVL24:
 271              	.L13:
 738:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 272              		.loc 2 738 25 is_stmt 0 view .LVU73
 273 0044 4FEA840E 		lsl	lr, r4, #2
 274 0048 AC46     		mov	ip, r5
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 275              		.loc 2 725 16 view .LVU74
 276 004a 0026     		movs	r6, #0
 277              	.LVL25:
 278              	.L15:
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 279              		.loc 2 725 23 is_stmt 1 discriminator 1 view .LVU75
 280 004c A642     		cmp	r6, r4
 281 004e E7DA     		bge	.L8
 282 0050 7300     		lsls	r3, r6, #1
 726:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 283              		.loc 2 726 20 is_stmt 0 view .LVU76
 284 0052 0027     		movs	r7, #0
 285 0054 0193     		str	r3, [sp, #4]
 286 0056 5EE0     		b	.L18
 287              	.LVL26:
 288              	.L16:
 727:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 289              		.loc 2 727 17 is_stmt 1 view .LVU77
 727:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 290              		.loc 2 727 20 is_stmt 0 view .LVU78
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 21


 291 0058 03EB4703 		add	r3, r3, r7, lsl #1
 728:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 292              		.loc 2 728 20 view .LVU79
 293 005c 51F82700 		ldr	r0, [r1, r7, lsl #2]
 726:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 294              		.loc 2 726 13 discriminator 3 view .LVU80
 295 0060 0137     		adds	r7, r7, #1
 727:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 296              		.loc 2 727 20 view .LVU81
 297 0062 0093     		str	r3, [sp]
 298              	.LVL27:
 728:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 299              		.loc 2 728 17 is_stmt 1 view .LVU82
 728:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 300              		.loc 2 728 20 is_stmt 0 view .LVU83
 301 0064 019B     		ldr	r3, [sp, #4]
 302              	.LVL28:
 728:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 303              		.loc 2 728 20 view .LVU84
 304 0066 1844     		add	r0, r0, r3
 305              	.LVL29:
 729:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 306              		.loc 2 729 17 is_stmt 1 view .LVU85
 729:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 307              		.loc 2 729 26 is_stmt 0 view .LVU86
 308 0068 009B     		ldr	r3, [sp]
 731:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 309              		.loc 2 731 26 view .LVU87
 310 006a 02EBC009 		add	r9, r2, r0, lsl #3
 738:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 311              		.loc 2 738 20 view .LVU88
 312 006e 7044     		add	r0, r0, lr
 313              	.LVL30:
 729:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 314              		.loc 2 729 26 view .LVU89
 315 0070 02EBC30B 		add	fp, r2, r3, lsl #3
 737:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 316              		.loc 2 737 20 view .LVU90
 317 0074 2B44     		add	r3, r3, r5
 729:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 318              		.loc 2 729 20 view .LVU91
 319 0076 9BED006B 		vldr.64	d6, [fp]
 320              	.LVL31:
 730:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 321              		.loc 2 730 17 is_stmt 1 view .LVU92
 730:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 322              		.loc 2 730 20 is_stmt 0 view .LVU93
 323 007a 9BED027B 		vldr.64	d7, [fp, #8]
 324              	.LVL32:
 731:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 325              		.loc 2 731 17 is_stmt 1 view .LVU94
 731:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 326              		.loc 2 731 20 is_stmt 0 view .LVU95
 327 007e 99ED004B 		vldr.64	d4, [r9]
 328              	.LVL33:
 732:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 329              		.loc 2 732 17 is_stmt 1 view .LVU96
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 22


 732:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 330              		.loc 2 732 20 is_stmt 0 view .LVU97
 331 0082 99ED025B 		vldr.64	d5, [r9, #8]
 332              	.LVL34:
 733:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 333              		.loc 2 733 17 is_stmt 1 view .LVU98
 733:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 334              		.loc 2 733 23 is_stmt 0 view .LVU99
 335 0086 8BED004B 		vstr.64	d4, [fp]
 734:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 336              		.loc 2 734 17 is_stmt 1 view .LVU100
 734:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 337              		.loc 2 734 27 is_stmt 0 view .LVU101
 338 008a 8BED025B 		vstr.64	d5, [fp, #8]
 735:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 339              		.loc 2 735 17 is_stmt 1 view .LVU102
 735:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 340              		.loc 2 735 23 is_stmt 0 view .LVU103
 341 008e 89ED006B 		vstr.64	d6, [r9]
 736:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 342              		.loc 2 736 17 is_stmt 1 view .LVU104
 736:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 343              		.loc 2 736 27 is_stmt 0 view .LVU105
 344 0092 89ED027B 		vstr.64	d7, [r9, #8]
 737:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 345              		.loc 2 737 17 is_stmt 1 view .LVU106
 346              	.LVL35:
 738:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 347              		.loc 2 738 17 view .LVU107
 739:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 348              		.loc 2 739 17 view .LVU108
 739:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 349              		.loc 2 739 26 is_stmt 0 view .LVU109
 350 0096 02EBC30B 		add	fp, r2, r3, lsl #3
 747:open303/Source/DSPCode/fft4g.c ****                 k1 -= m2;
 351              		.loc 2 747 20 view .LVU110
 352 009a 2B44     		add	r3, r3, r5
 353              	.LVL36:
 741:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 354              		.loc 2 741 26 view .LVU111
 355 009c 02EBC009 		add	r9, r2, r0, lsl #3
 748:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 356              		.loc 2 748 20 view .LVU112
 357 00a0 401B     		subs	r0, r0, r5
 358              	.LVL37:
 739:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 359              		.loc 2 739 20 view .LVU113
 360 00a2 9BED006B 		vldr.64	d6, [fp]
 361              	.LVL38:
 740:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 362              		.loc 2 740 17 is_stmt 1 view .LVU114
 740:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 363              		.loc 2 740 20 is_stmt 0 view .LVU115
 364 00a6 9BED027B 		vldr.64	d7, [fp, #8]
 365              	.LVL39:
 741:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 366              		.loc 2 741 17 is_stmt 1 view .LVU116
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 23


 741:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 367              		.loc 2 741 20 is_stmt 0 view .LVU117
 368 00aa 99ED004B 		vldr.64	d4, [r9]
 369              	.LVL40:
 742:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 370              		.loc 2 742 17 is_stmt 1 view .LVU118
 742:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 371              		.loc 2 742 20 is_stmt 0 view .LVU119
 372 00ae 99ED025B 		vldr.64	d5, [r9, #8]
 373              	.LVL41:
 743:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 374              		.loc 2 743 17 is_stmt 1 view .LVU120
 743:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 375              		.loc 2 743 23 is_stmt 0 view .LVU121
 376 00b2 8BED004B 		vstr.64	d4, [fp]
 744:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 377              		.loc 2 744 17 is_stmt 1 view .LVU122
 744:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 378              		.loc 2 744 27 is_stmt 0 view .LVU123
 379 00b6 8BED025B 		vstr.64	d5, [fp, #8]
 745:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 380              		.loc 2 745 17 is_stmt 1 view .LVU124
 745:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 381              		.loc 2 745 23 is_stmt 0 view .LVU125
 382 00ba 89ED006B 		vstr.64	d6, [r9]
 746:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 383              		.loc 2 746 17 is_stmt 1 view .LVU126
 746:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 384              		.loc 2 746 27 is_stmt 0 view .LVU127
 385 00be 89ED027B 		vstr.64	d7, [r9, #8]
 747:open303/Source/DSPCode/fft4g.c ****                 k1 -= m2;
 386              		.loc 2 747 17 is_stmt 1 view .LVU128
 387              	.LVL42:
 748:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 388              		.loc 2 748 17 view .LVU129
 749:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 389              		.loc 2 749 17 view .LVU130
 749:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 390              		.loc 2 749 26 is_stmt 0 view .LVU131
 391 00c2 02EBC30B 		add	fp, r2, r3, lsl #3
 757:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 392              		.loc 2 757 20 view .LVU132
 393 00c6 2B44     		add	r3, r3, r5
 394              	.LVL43:
 751:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 395              		.loc 2 751 26 view .LVU133
 396 00c8 02EBC009 		add	r9, r2, r0, lsl #3
 758:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 397              		.loc 2 758 20 view .LVU134
 398 00cc 7044     		add	r0, r0, lr
 399              	.LVL44:
 759:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 400              		.loc 2 759 26 view .LVU135
 401 00ce 02EBC308 		add	r8, r2, r3, lsl #3
 749:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 402              		.loc 2 749 20 view .LVU136
 403 00d2 9BED006B 		vldr.64	d6, [fp]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 24


 404              	.LVL45:
 750:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 405              		.loc 2 750 17 is_stmt 1 view .LVU137
 750:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 406              		.loc 2 750 20 is_stmt 0 view .LVU138
 407 00d6 9BED027B 		vldr.64	d7, [fp, #8]
 408              	.LVL46:
 751:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 409              		.loc 2 751 17 is_stmt 1 view .LVU139
 752:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 410              		.loc 2 752 20 is_stmt 0 view .LVU140
 411 00da 99ED025B 		vldr.64	d5, [r9, #8]
 412              	.LVL47:
 751:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 413              		.loc 2 751 20 view .LVU141
 414 00de 99ED004B 		vldr.64	d4, [r9]
 415              	.LVL48:
 752:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 416              		.loc 2 752 17 is_stmt 1 view .LVU142
 753:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 417              		.loc 2 753 17 view .LVU143
 754:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 418              		.loc 2 754 27 is_stmt 0 view .LVU144
 419 00e2 8BED025B 		vstr.64	d5, [fp, #8]
 753:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 420              		.loc 2 753 23 view .LVU145
 421 00e6 8BED004B 		vstr.64	d4, [fp]
 754:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 422              		.loc 2 754 17 is_stmt 1 view .LVU146
 755:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 423              		.loc 2 755 17 view .LVU147
 755:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 424              		.loc 2 755 23 is_stmt 0 view .LVU148
 425 00ea 89ED006B 		vstr.64	d6, [r9]
 756:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 426              		.loc 2 756 17 is_stmt 1 view .LVU149
 756:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 427              		.loc 2 756 27 is_stmt 0 view .LVU150
 428 00ee 89ED027B 		vstr.64	d7, [r9, #8]
 757:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 429              		.loc 2 757 17 is_stmt 1 view .LVU151
 430              	.LVL49:
 758:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 431              		.loc 2 758 17 view .LVU152
 759:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 432              		.loc 2 759 17 view .LVU153
 761:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 433              		.loc 2 761 26 is_stmt 0 view .LVU154
 434 00f2 02EBC009 		add	r9, r2, r0, lsl #3
 759:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 435              		.loc 2 759 20 view .LVU155
 436 00f6 98ED007B 		vldr.64	d7, [r8]
 437              	.LVL50:
 760:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 438              		.loc 2 760 17 is_stmt 1 view .LVU156
 762:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 439              		.loc 2 762 20 is_stmt 0 view .LVU157
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 25


 440 00fa 99ED026B 		vldr.64	d6, [r9, #8]
 761:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 441              		.loc 2 761 20 view .LVU158
 442 00fe 99ED005B 		vldr.64	d5, [r9]
 443              	.LVL51:
 760:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 444              		.loc 2 760 20 view .LVU159
 445 0102 D8E902AB 		ldrd	r10, [r8, #8]
 446              	.LVL52:
 761:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 447              		.loc 2 761 17 is_stmt 1 view .LVU160
 762:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 448              		.loc 2 762 17 view .LVU161
 763:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 449              		.loc 2 763 17 view .LVU162
 763:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 450              		.loc 2 763 23 is_stmt 0 view .LVU163
 451 0106 88ED005B 		vstr.64	d5, [r8]
 764:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 452              		.loc 2 764 17 is_stmt 1 view .LVU164
 764:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 453              		.loc 2 764 27 is_stmt 0 view .LVU165
 454 010a 88ED026B 		vstr.64	d6, [r8, #8]
 765:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 455              		.loc 2 765 17 is_stmt 1 view .LVU166
 765:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 456              		.loc 2 765 23 is_stmt 0 view .LVU167
 457 010e 89ED007B 		vstr.64	d7, [r9]
 766:open303/Source/DSPCode/fft4g.c ****             }
 458              		.loc 2 766 17 is_stmt 1 view .LVU168
 766:open303/Source/DSPCode/fft4g.c ****             }
 459              		.loc 2 766 27 is_stmt 0 view .LVU169
 460 0112 C9E902AB 		strd	r10, [r9, #8]
 726:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 461              		.loc 2 726 13 is_stmt 1 discriminator 3 view .LVU170
 462              	.LVL53:
 463              	.L18:
 726:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 464              		.loc 2 726 27 discriminator 1 view .LVU171
 465 0116 B742     		cmp	r7, r6
 466 0118 51F82630 		ldr	r3, [r1, r6, lsl #2]
 467 011c 9CD1     		bne	.L16
 768:open303/Source/DSPCode/fft4g.c ****             k1 = j1 + m2;
 468              		.loc 2 768 13 view .LVU172
 768:open303/Source/DSPCode/fft4g.c ****             k1 = j1 + m2;
 469              		.loc 2 768 16 is_stmt 0 view .LVU173
 470 011e 6344     		add	r3, r3, ip
 471              	.LVL54:
 769:open303/Source/DSPCode/fft4g.c ****             xr = a[j1];
 472              		.loc 2 769 13 is_stmt 1 view .LVU174
 770:open303/Source/DSPCode/fft4g.c ****             xi = a[j1 + 1];
 473              		.loc 2 770 13 view .LVU175
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 474              		.loc 2 725 9 is_stmt 0 discriminator 2 view .LVU176
 475 0120 0136     		adds	r6, r6, #1
 476              	.LVL55:
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 26


 477              		.loc 2 725 9 discriminator 2 view .LVU177
 478 0122 0CF1020C 		add	ip, ip, #2
 770:open303/Source/DSPCode/fft4g.c ****             xi = a[j1 + 1];
 479              		.loc 2 770 22 view .LVU178
 480 0126 02EBC308 		add	r8, r2, r3, lsl #3
 769:open303/Source/DSPCode/fft4g.c ****             xr = a[j1];
 481              		.loc 2 769 16 view .LVU179
 482 012a 2B44     		add	r3, r3, r5
 483              	.LVL56:
 772:open303/Source/DSPCode/fft4g.c ****             yi = a[k1 + 1];
 484              		.loc 2 772 22 view .LVU180
 485 012c 02EBC300 		add	r0, r2, r3, lsl #3
 770:open303/Source/DSPCode/fft4g.c ****             xi = a[j1 + 1];
 486              		.loc 2 770 16 view .LVU181
 487 0130 98ED007B 		vldr.64	d7, [r8]
 488              	.LVL57:
 771:open303/Source/DSPCode/fft4g.c ****             yr = a[k1];
 489              		.loc 2 771 13 is_stmt 1 view .LVU182
 772:open303/Source/DSPCode/fft4g.c ****             yi = a[k1 + 1];
 490              		.loc 2 772 16 is_stmt 0 view .LVU183
 491 0134 90ED005B 		vldr.64	d5, [r0]
 773:open303/Source/DSPCode/fft4g.c ****             a[j1] = yr;
 492              		.loc 2 773 16 view .LVU184
 493 0138 90ED026B 		vldr.64	d6, [r0, #8]
 771:open303/Source/DSPCode/fft4g.c ****             yr = a[k1];
 494              		.loc 2 771 16 view .LVU185
 495 013c D8E902AB 		ldrd	r10, [r8, #8]
 496              	.LVL58:
 772:open303/Source/DSPCode/fft4g.c ****             yi = a[k1 + 1];
 497              		.loc 2 772 13 is_stmt 1 view .LVU186
 773:open303/Source/DSPCode/fft4g.c ****             a[j1] = yr;
 498              		.loc 2 773 13 view .LVU187
 774:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 499              		.loc 2 774 13 view .LVU188
 774:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 500              		.loc 2 774 19 is_stmt 0 view .LVU189
 501 0140 88ED005B 		vstr.64	d5, [r8]
 775:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 502              		.loc 2 775 13 is_stmt 1 view .LVU190
 775:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 503              		.loc 2 775 23 is_stmt 0 view .LVU191
 504 0144 88ED026B 		vstr.64	d6, [r8, #8]
 776:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 505              		.loc 2 776 13 is_stmt 1 view .LVU192
 776:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 506              		.loc 2 776 19 is_stmt 0 view .LVU193
 507 0148 80ED007B 		vstr.64	d7, [r0]
 777:open303/Source/DSPCode/fft4g.c ****         }
 508              		.loc 2 777 13 is_stmt 1 view .LVU194
 777:open303/Source/DSPCode/fft4g.c ****         }
 509              		.loc 2 777 23 is_stmt 0 view .LVU195
 510 014c C0E902AB 		strd	r10, [r0, #8]
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 511              		.loc 2 725 9 is_stmt 1 discriminator 2 view .LVU196
 512              	.LVL59:
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 513              		.loc 2 725 9 is_stmt 0 discriminator 2 view .LVU197
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 27


 514 0150 7CE7     		b	.L15
 515              	.LVL60:
 516              	.L20:
 725:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 517              		.loc 2 725 9 discriminator 2 view .LVU198
 518 0152 DCF80430 		ldr	r3, [ip, #4]
 782:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 519              		.loc 2 782 34 view .LVU199
 520 0156 0CF1040E 		add	lr, ip, #4
 783:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 521              		.loc 2 783 24 view .LVU200
 522 015a 4FEA4708 		lsl	r8, r7, #1
 523 015e 8946     		mov	r9, r1
 524 0160 02EBC306 		add	r6, r2, r3, lsl #3
 525 0164 2B44     		add	r3, r3, r5
 526 0166 02EBC303 		add	r3, r2, r3, lsl #3
 527              	.L19:
 782:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 528              		.loc 2 782 17 is_stmt 1 view .LVU201
 529              	.LVL61:
 783:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 530              		.loc 2 783 17 view .LVU202
 783:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 531              		.loc 2 783 34 is_stmt 0 view .LVU203
 532 016a 59F8040B 		ldr	r0, [r9], #4
 781:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 533              		.loc 2 781 27 discriminator 1 view .LVU204
 534 016e 1036     		adds	r6, r6, #16
 535 0170 1033     		adds	r3, r3, #16
 783:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 536              		.loc 2 783 20 view .LVU205
 537 0172 4044     		add	r0, r0, r8
 538              	.LVL62:
 784:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 539              		.loc 2 784 17 is_stmt 1 view .LVU206
 786:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 540              		.loc 2 786 26 is_stmt 0 view .LVU207
 541 0174 02EBC00B 		add	fp, r2, r0, lsl #3
 793:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 542              		.loc 2 793 20 view .LVU208
 543 0178 2844     		add	r0, r0, r5
 544              	.LVL63:
 784:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 545              		.loc 2 784 20 view .LVU209
 546 017a 16ED046B 		vldr.64	d6, [r6, #-16]
 547              	.LVL64:
 785:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 548              		.loc 2 785 17 is_stmt 1 view .LVU210
 785:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 549              		.loc 2 785 20 is_stmt 0 view .LVU211
 550 017e 16ED027B 		vldr.64	d7, [r6, #-8]
 551              	.LVL65:
 786:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 552              		.loc 2 786 17 is_stmt 1 view .LVU212
 786:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 553              		.loc 2 786 20 is_stmt 0 view .LVU213
 554 0182 9BED004B 		vldr.64	d4, [fp]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 28


 555              	.LVL66:
 787:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 556              		.loc 2 787 17 is_stmt 1 view .LVU214
 787:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 557              		.loc 2 787 20 is_stmt 0 view .LVU215
 558 0186 9BED025B 		vldr.64	d5, [fp, #8]
 559              	.LVL67:
 788:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 560              		.loc 2 788 17 is_stmt 1 view .LVU216
 796:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 561              		.loc 2 796 26 is_stmt 0 view .LVU217
 562 018a 02EBC00A 		add	r10, r2, r0, lsl #3
 781:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 563              		.loc 2 781 27 discriminator 1 view .LVU218
 564 018e 0CF10400 		add	r0, ip, #4
 788:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 565              		.loc 2 788 23 view .LVU219
 566 0192 06ED044B 		vstr.64	d4, [r6, #-16]
 789:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 567              		.loc 2 789 17 is_stmt 1 view .LVU220
 789:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 568              		.loc 2 789 27 is_stmt 0 view .LVU221
 569 0196 06ED025B 		vstr.64	d5, [r6, #-8]
 790:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 570              		.loc 2 790 17 is_stmt 1 view .LVU222
 790:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 571              		.loc 2 790 23 is_stmt 0 view .LVU223
 572 019a 8BED006B 		vstr.64	d6, [fp]
 791:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 573              		.loc 2 791 17 is_stmt 1 view .LVU224
 791:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 574              		.loc 2 791 27 is_stmt 0 view .LVU225
 575 019e 8BED027B 		vstr.64	d7, [fp, #8]
 792:open303/Source/DSPCode/fft4g.c ****                 k1 += m2;
 576              		.loc 2 792 17 is_stmt 1 view .LVU226
 793:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 577              		.loc 2 793 17 view .LVU227
 578              	.LVL68:
 794:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 579              		.loc 2 794 17 view .LVU228
 794:open303/Source/DSPCode/fft4g.c ****                 xi = a[j1 + 1];
 580              		.loc 2 794 20 is_stmt 0 view .LVU229
 581 01a2 13ED046B 		vldr.64	d6, [r3, #-16]
 582              	.LVL69:
 795:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 583              		.loc 2 795 17 is_stmt 1 view .LVU230
 795:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 584              		.loc 2 795 20 is_stmt 0 view .LVU231
 585 01a6 13ED027B 		vldr.64	d7, [r3, #-8]
 586              	.LVL70:
 796:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 587              		.loc 2 796 17 is_stmt 1 view .LVU232
 796:open303/Source/DSPCode/fft4g.c ****                 yi = a[k1 + 1];
 588              		.loc 2 796 20 is_stmt 0 view .LVU233
 589 01aa 9AED004B 		vldr.64	d4, [r10]
 590              	.LVL71:
 797:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 29


 591              		.loc 2 797 17 is_stmt 1 view .LVU234
 797:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 592              		.loc 2 797 20 is_stmt 0 view .LVU235
 593 01ae 9AED025B 		vldr.64	d5, [r10, #8]
 594              	.LVL72:
 798:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 595              		.loc 2 798 17 is_stmt 1 view .LVU236
 781:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 596              		.loc 2 781 27 is_stmt 0 discriminator 1 view .LVU237
 597 01b2 4845     		cmp	r0, r9
 798:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 598              		.loc 2 798 23 view .LVU238
 599 01b4 03ED044B 		vstr.64	d4, [r3, #-16]
 799:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 600              		.loc 2 799 17 is_stmt 1 view .LVU239
 799:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 601              		.loc 2 799 27 is_stmt 0 view .LVU240
 602 01b8 03ED025B 		vstr.64	d5, [r3, #-8]
 800:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 603              		.loc 2 800 17 is_stmt 1 view .LVU241
 800:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 604              		.loc 2 800 23 is_stmt 0 view .LVU242
 605 01bc 8AED006B 		vstr.64	d6, [r10]
 801:open303/Source/DSPCode/fft4g.c ****             }
 606              		.loc 2 801 17 is_stmt 1 view .LVU243
 801:open303/Source/DSPCode/fft4g.c ****             }
 607              		.loc 2 801 27 is_stmt 0 view .LVU244
 608 01c0 8AED027B 		vstr.64	d7, [r10, #8]
 781:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 609              		.loc 2 781 13 is_stmt 1 discriminator 3 view .LVU245
 781:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 610              		.loc 2 781 27 discriminator 1 view .LVU246
 611 01c4 D1D1     		bne	.L19
 780:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 612              		.loc 2 780 9 discriminator 2 view .LVU247
 613 01c6 0137     		adds	r7, r7, #1
 614              	.LVL73:
 780:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 615              		.loc 2 780 9 is_stmt 0 discriminator 2 view .LVU248
 616 01c8 F446     		mov	ip, lr
 617 01ca 26E7     		b	.L14
 618              		.cfi_endproc
 619              	.LFE649:
 621              		.section	.text._Z6makewtiPiPd,"ax",%progbits
 622              		.align	1
 623              		.global	_Z6makewtiPiPd
 624              		.syntax unified
 625              		.thumb
 626              		.thumb_func
 628              	_Z6makewtiPiPd:
 629              	.LVL74:
 630              	.LFB647:
 657:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 631              		.loc 2 657 1 is_stmt 1 view -0
 632              		.cfi_startproc
 633              		@ args = 0, pretend = 0, frame = 0
 634              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 30


 658:open303/Source/DSPCode/fft4g.c ****     int j, nwh;
 635              		.loc 2 658 5 view .LVU250
 659:open303/Source/DSPCode/fft4g.c ****     double delta, x, y;
 636              		.loc 2 659 5 view .LVU251
 660:open303/Source/DSPCode/fft4g.c ****     
 637              		.loc 2 660 5 view .LVU252
 662:open303/Source/DSPCode/fft4g.c ****     ip[1] = 1;
 638              		.loc 2 662 5 view .LVU253
 663:open303/Source/DSPCode/fft4g.c ****     if (nw > 2) {
 639              		.loc 2 663 11 is_stmt 0 view .LVU254
 640 0000 0123     		movs	r3, #1
 664:open303/Source/DSPCode/fft4g.c ****         nwh = nw >> 1;
 641              		.loc 2 664 5 view .LVU255
 642 0002 0228     		cmp	r0, #2
 657:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 643              		.loc 2 657 1 view .LVU256
 644 0004 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 645              		.cfi_def_cfa_offset 32
 646              		.cfi_offset 4, -32
 647              		.cfi_offset 5, -28
 648              		.cfi_offset 6, -24
 649              		.cfi_offset 7, -20
 650              		.cfi_offset 8, -16
 651              		.cfi_offset 9, -12
 652              		.cfi_offset 10, -8
 653              		.cfi_offset 14, -4
 654 0008 0546     		mov	r5, r0
 655 000a 8A46     		mov	r10, r1
 656 000c 1446     		mov	r4, r2
 657 000e 2DED068B 		vpush.64	{d8, d9, d10}
 658              		.cfi_def_cfa_offset 56
 659              		.cfi_offset 80, -56
 660              		.cfi_offset 81, -52
 661              		.cfi_offset 82, -48
 662              		.cfi_offset 83, -44
 663              		.cfi_offset 84, -40
 664              		.cfi_offset 85, -36
 662:open303/Source/DSPCode/fft4g.c ****     ip[1] = 1;
 665              		.loc 2 662 11 view .LVU257
 666 0012 0860     		str	r0, [r1]
 663:open303/Source/DSPCode/fft4g.c ****     if (nw > 2) {
 667              		.loc 2 663 5 is_stmt 1 view .LVU258
 663:open303/Source/DSPCode/fft4g.c ****     if (nw > 2) {
 668              		.loc 2 663 11 is_stmt 0 view .LVU259
 669 0014 4B60     		str	r3, [r1, #4]
 664:open303/Source/DSPCode/fft4g.c ****         nwh = nw >> 1;
 670              		.loc 2 664 5 is_stmt 1 view .LVU260
 671 0016 4ADD     		ble	.L23
 672              	.LVL75:
 673              	.LBB14:
 674              	.LBI14:
 656:open303/Source/DSPCode/fft4g.c **** {
 675              		.loc 2 656 6 view .LVU261
 676              	.LBB15:
 665:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nwh;
 677              		.loc 2 665 9 view .LVU262
 665:open303/Source/DSPCode/fft4g.c ****         delta = atan(1.0) / nwh;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 31


 678              		.loc 2 665 13 is_stmt 0 view .LVU263
 679 0018 40FA03F7 		asr	r7, r0, r3
 680              	.LVL76:
 666:open303/Source/DSPCode/fft4g.c ****         w[0] = 1;
 681              		.loc 2 666 9 is_stmt 1 view .LVU264
 667:open303/Source/DSPCode/fft4g.c ****         w[1] = 0;
 682              		.loc 2 667 14 is_stmt 0 view .LVU265
 683 001c 0022     		movs	r2, #0
 684              	.LVL77:
 667:open303/Source/DSPCode/fft4g.c ****         w[1] = 0;
 685              		.loc 2 667 14 view .LVU266
 686 001e 284B     		ldr	r3, .L29+8
 666:open303/Source/DSPCode/fft4g.c ****         w[0] = 1;
 687              		.loc 2 666 27 view .LVU267
 688 0020 07EE907A 		vmov	s15, r7	@ int
 689 0024 B8EEE70B 		vcvt.f64.s32	d0, s15
 666:open303/Source/DSPCode/fft4g.c ****         w[0] = 1;
 690              		.loc 2 666 15 view .LVU268
 691 0028 9FED237B 		vldr.64	d7, .L29
 667:open303/Source/DSPCode/fft4g.c ****         w[1] = 0;
 692              		.loc 2 667 14 view .LVU269
 693 002c C4E90023 		strd	r2, [r4]
 668:open303/Source/DSPCode/fft4g.c ****         w[nwh] = cos(delta * nwh);
 694              		.loc 2 668 14 view .LVU270
 695 0030 0023     		movs	r3, #0
 696 0032 0022     		movs	r2, #0
 666:open303/Source/DSPCode/fft4g.c ****         w[0] = 1;
 697              		.loc 2 666 15 view .LVU271
 698 0034 87EE00AB 		vdiv.f64	d10, d7, d0
 699              	.LVL78:
 667:open303/Source/DSPCode/fft4g.c ****         w[1] = 0;
 700              		.loc 2 667 9 is_stmt 1 view .LVU272
 668:open303/Source/DSPCode/fft4g.c ****         w[nwh] = cos(delta * nwh);
 701              		.loc 2 668 9 view .LVU273
 668:open303/Source/DSPCode/fft4g.c ****         w[nwh] = cos(delta * nwh);
 702              		.loc 2 668 14 is_stmt 0 view .LVU274
 703 0038 C4E90223 		strd	r2, [r4, #8]
 669:open303/Source/DSPCode/fft4g.c ****         w[nwh + 1] = w[nwh];
 704              		.loc 2 669 9 is_stmt 1 view .LVU275
 669:open303/Source/DSPCode/fft4g.c ****         w[nwh + 1] = w[nwh];
 705              		.loc 2 669 21 is_stmt 0 view .LVU276
 706 003c 20EE0A0B 		vmul.f64	d0, d0, d10
 707 0040 FFF7FEFF 		bl	cos
 708              	.LVL79:
 671:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < nwh; j += 2) {
 709              		.loc 2 671 9 view .LVU277
 710 0044 022F     		cmp	r7, #2
 669:open303/Source/DSPCode/fft4g.c ****         w[nwh + 1] = w[nwh];
 711              		.loc 2 669 16 discriminator 1 view .LVU278
 712 0046 04EBC703 		add	r3, r4, r7, lsl #3
 713 004a 83ED000B 		vstr.64	d0, [r3]
 670:open303/Source/DSPCode/fft4g.c ****         if (nwh > 2) {
 714              		.loc 2 670 9 is_stmt 1 view .LVU279
 670:open303/Source/DSPCode/fft4g.c ****         if (nwh > 2) {
 715              		.loc 2 670 20 is_stmt 0 view .LVU280
 716 004e 83ED020B 		vstr.64	d0, [r3, #8]
 671:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < nwh; j += 2) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 32


 717              		.loc 2 671 9 is_stmt 1 view .LVU281
 718 0052 2CDD     		ble	.L23
 719 0054 A146     		mov	r9, r4
 720 0056 04EBC508 		add	r8, r4, r5, lsl #3
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 721              		.loc 2 672 20 is_stmt 0 view .LVU282
 722 005a 0226     		movs	r6, #2
 723              	.L27:
 724              	.LVL80:
 673:open303/Source/DSPCode/fft4g.c ****                 y = sin(delta * j);
 725              		.loc 2 673 17 is_stmt 1 view .LVU283
 673:open303/Source/DSPCode/fft4g.c ****                 y = sin(delta * j);
 726              		.loc 2 673 24 is_stmt 0 view .LVU284
 727 005c 07EE906A 		vmov	s15, r6	@ int
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 728              		.loc 2 672 36 discriminator 3 view .LVU285
 729 0060 0236     		adds	r6, r6, #2
 730              	.LVL81:
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 731              		.loc 2 672 27 discriminator 1 view .LVU286
 732 0062 09F11009 		add	r9, r9, #16
 733 0066 A8F11008 		sub	r8, r8, #16
 673:open303/Source/DSPCode/fft4g.c ****                 y = sin(delta * j);
 734              		.loc 2 673 24 view .LVU287
 735 006a B8EEE78B 		vcvt.f64.s32	d8, s15
 736 006e 28EE0A8B 		vmul.f64	d8, d8, d10
 737 0072 B0EE480B 		vmov.f64	d0, d8
 738 0076 FFF7FEFF 		bl	cos
 739              	.LVL82:
 673:open303/Source/DSPCode/fft4g.c ****                 y = sin(delta * j);
 740              		.loc 2 673 24 view .LVU288
 741 007a B0EE409B 		vmov.f64	d9, d0
 742              	.LVL83:
 674:open303/Source/DSPCode/fft4g.c ****                 w[j] = x;
 743              		.loc 2 674 17 is_stmt 1 view .LVU289
 674:open303/Source/DSPCode/fft4g.c ****                 w[j] = x;
 744              		.loc 2 674 24 is_stmt 0 view .LVU290
 745 007e B0EE480B 		vmov.f64	d0, d8
 746              	.LVL84:
 674:open303/Source/DSPCode/fft4g.c ****                 w[j] = x;
 747              		.loc 2 674 24 view .LVU291
 748 0082 FFF7FEFF 		bl	sin
 749              	.LVL85:
 675:open303/Source/DSPCode/fft4g.c ****                 w[j + 1] = y;
 750              		.loc 2 675 17 is_stmt 1 view .LVU292
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 751              		.loc 2 672 27 is_stmt 0 discriminator 1 view .LVU293
 752 0086 B742     		cmp	r7, r6
 675:open303/Source/DSPCode/fft4g.c ****                 w[j + 1] = y;
 753              		.loc 2 675 22 view .LVU294
 754 0088 89ED009B 		vstr.64	d9, [r9]
 676:open303/Source/DSPCode/fft4g.c ****                 w[nw - j] = y;
 755              		.loc 2 676 17 is_stmt 1 view .LVU295
 676:open303/Source/DSPCode/fft4g.c ****                 w[nw - j] = y;
 756              		.loc 2 676 26 is_stmt 0 view .LVU296
 757 008c 89ED020B 		vstr.64	d0, [r9, #8]
 677:open303/Source/DSPCode/fft4g.c ****                 w[nw - j + 1] = x;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 33


 758              		.loc 2 677 17 is_stmt 1 view .LVU297
 677:open303/Source/DSPCode/fft4g.c ****                 w[nw - j + 1] = x;
 759              		.loc 2 677 27 is_stmt 0 view .LVU298
 760 0090 88ED000B 		vstr.64	d0, [r8]
 678:open303/Source/DSPCode/fft4g.c ****             }
 761              		.loc 2 678 17 is_stmt 1 view .LVU299
 678:open303/Source/DSPCode/fft4g.c ****             }
 762              		.loc 2 678 31 is_stmt 0 view .LVU300
 763 0094 88ED029B 		vstr.64	d9, [r8, #8]
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 764              		.loc 2 672 13 is_stmt 1 discriminator 3 view .LVU301
 765              	.LVL86:
 672:open303/Source/DSPCode/fft4g.c ****                 x = cos(delta * j);
 766              		.loc 2 672 27 discriminator 1 view .LVU302
 767 0098 E0DC     		bgt	.L27
 680:open303/Source/DSPCode/fft4g.c ****         }
 768              		.loc 2 680 13 view .LVU303
 680:open303/Source/DSPCode/fft4g.c ****         }
 769              		.loc 2 680 19 is_stmt 0 view .LVU304
 770 009a 2246     		mov	r2, r4
 771 009c 0AF10801 		add	r1, r10, #8
 772 00a0 2846     		mov	r0, r5
 773              	.LBE15:
 774              	.LBE14:
 683:open303/Source/DSPCode/fft4g.c **** 
 775              		.loc 2 683 1 view .LVU305
 776 00a2 BDEC068B 		vldm	sp!, {d8-d10}
 777              		.cfi_remember_state
 778              		.cfi_restore 84
 779              		.cfi_restore 85
 780              		.cfi_restore 82
 781              		.cfi_restore 83
 782              		.cfi_restore 80
 783              		.cfi_restore 81
 784              		.cfi_def_cfa_offset 32
 785              	.LVL87:
 683:open303/Source/DSPCode/fft4g.c **** 
 786              		.loc 2 683 1 view .LVU306
 787 00a6 BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 788              		.cfi_restore 14
 789              		.cfi_restore 10
 790              		.cfi_restore 9
 791              		.cfi_restore 8
 792              		.cfi_restore 7
 793              		.cfi_restore 6
 794              		.cfi_restore 5
 795              		.cfi_restore 4
 796              		.cfi_def_cfa_offset 0
 797              	.LVL88:
 798              	.LBB17:
 799              	.LBB16:
 680:open303/Source/DSPCode/fft4g.c ****         }
 800              		.loc 2 680 19 view .LVU307
 801 00aa FFF7FEBF 		b	_Z6bitrv2iPiPd
 802              	.LVL89:
 803              	.L23:
 804              		.cfi_restore_state
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 34


 680:open303/Source/DSPCode/fft4g.c ****         }
 805              		.loc 2 680 19 view .LVU308
 806              	.LBE16:
 807              	.LBE17:
 683:open303/Source/DSPCode/fft4g.c **** 
 808              		.loc 2 683 1 view .LVU309
 809 00ae BDEC068B 		vldm	sp!, {d8-d10}
 810              		.cfi_restore 84
 811              		.cfi_restore 85
 812              		.cfi_restore 82
 813              		.cfi_restore 83
 814              		.cfi_restore 80
 815              		.cfi_restore 81
 816              		.cfi_def_cfa_offset 32
 817 00b2 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 818              	.LVL90:
 819              	.L30:
 683:open303/Source/DSPCode/fft4g.c **** 
 820              		.loc 2 683 1 view .LVU310
 821 00b6 00BF     		.align	3
 822              	.L29:
 823 00b8 182D4454 		.word	1413754136
 824 00bc FB21E93F 		.word	1072243195
 825 00c0 0000F03F 		.word	1072693248
 826              		.cfi_endproc
 827              	.LFE647:
 829              		.section	.text._Z10bitrv2conjiPiPd,"ax",%progbits
 830              		.align	1
 831              		.global	_Z10bitrv2conjiPiPd
 832              		.syntax unified
 833              		.thumb
 834              		.thumb_func
 836              	_Z10bitrv2conjiPiPd:
 837              	.LVL91:
 838              	.LFB650:
 806:open303/Source/DSPCode/fft4g.c **** 
 807:open303/Source/DSPCode/fft4g.c **** 
 808:open303/Source/DSPCode/fft4g.c **** void bitrv2conj(int n, int *ip, double *a)
 809:open303/Source/DSPCode/fft4g.c **** {
 839              		.loc 2 809 1 is_stmt 1 view -0
 840              		.cfi_startproc
 841              		@ args = 0, pretend = 0, frame = 8
 842              		@ frame_needed = 0, uses_anonymous_args = 0
 810:open303/Source/DSPCode/fft4g.c ****     int j, j1, k, k1, l, m, m2;
 843              		.loc 2 810 5 view .LVU312
 811:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 844              		.loc 2 811 5 view .LVU313
 812:open303/Source/DSPCode/fft4g.c ****     
 813:open303/Source/DSPCode/fft4g.c ****     ip[0] = 0;
 845              		.loc 2 813 5 view .LVU314
 809:open303/Source/DSPCode/fft4g.c ****     int j, j1, k, k1, l, m, m2;
 846              		.loc 2 809 1 is_stmt 0 view .LVU315
 847 0000 2DE9F74F 		push	{r0, r1, r2, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 848              		.cfi_def_cfa_offset 48
 849              		.cfi_offset 4, -36
 850              		.cfi_offset 5, -32
 851              		.cfi_offset 6, -28
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 35


 852              		.cfi_offset 7, -24
 853              		.cfi_offset 8, -20
 854              		.cfi_offset 9, -16
 855              		.cfi_offset 10, -12
 856              		.cfi_offset 11, -8
 857              		.cfi_offset 14, -4
 858              		.loc 2 813 11 view .LVU316
 859 0004 0023     		movs	r3, #0
 814:open303/Source/DSPCode/fft4g.c ****     l = n;
 815:open303/Source/DSPCode/fft4g.c ****     m = 1;
 860              		.loc 2 815 7 view .LVU317
 861 0006 0125     		movs	r5, #1
 813:open303/Source/DSPCode/fft4g.c ****     l = n;
 862              		.loc 2 813 11 view .LVU318
 863 0008 0B60     		str	r3, [r1]
 814:open303/Source/DSPCode/fft4g.c ****     l = n;
 864              		.loc 2 814 5 is_stmt 1 view .LVU319
 865              	.LVL92:
 866              		.loc 2 815 5 view .LVU320
 816:open303/Source/DSPCode/fft4g.c ****     while ((m << 3) < l) {
 867              		.loc 2 816 5 view .LVU321
 868              	.L32:
 869              		.loc 2 816 21 view .LVU322
 870              		.loc 2 816 15 is_stmt 0 view .LVU323
 871 000a EB00     		lsls	r3, r5, #3
 872              		.loc 2 816 21 view .LVU324
 873 000c 8342     		cmp	r3, r0
 874 000e 0DDB     		blt	.L35
 817:open303/Source/DSPCode/fft4g.c ****         l >>= 1;
 818:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 819:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 820:open303/Source/DSPCode/fft4g.c ****         }
 821:open303/Source/DSPCode/fft4g.c ****         m <<= 1;
 822:open303/Source/DSPCode/fft4g.c ****     }
 823:open303/Source/DSPCode/fft4g.c ****     m2 = 2 * m;
 875              		.loc 2 823 5 is_stmt 1 view .LVU325
 876              		.loc 2 823 8 is_stmt 0 view .LVU326
 877 0010 4FEA4500 		lsl	r0, r5, #1
 878              	.LVL93:
 824:open303/Source/DSPCode/fft4g.c ****     if ((m << 3) == l) {
 879              		.loc 2 824 5 is_stmt 1 view .LVU327
 880 0014 40F0BB80 		bne	.L36
 825:open303/Source/DSPCode/fft4g.c ****         for (k = 0; k < m; k++) {
 826:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 827:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 828:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 829:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 830:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 831:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 832:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 833:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 834:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 835:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 836:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 837:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 838:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 881              		.loc 2 838 25 is_stmt 0 view .LVU328
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 36


 882 0018 AE00     		lsls	r6, r5, #2
 825:open303/Source/DSPCode/fft4g.c ****         for (k = 0; k < m; k++) {
 883              		.loc 2 825 16 view .LVU329
 884 001a 0024     		movs	r4, #0
 885              	.L37:
 886              	.LVL94:
 825:open303/Source/DSPCode/fft4g.c ****         for (k = 0; k < m; k++) {
 887              		.loc 2 825 23 is_stmt 1 discriminator 1 view .LVU330
 888 001c AC42     		cmp	r4, r5
 889 001e 80F2CA80 		bge	.L31
 890 0022 4FEA440E 		lsl	lr, r4, #1
 826:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 891              		.loc 2 826 20 is_stmt 0 view .LVU331
 892 0026 4FF0000C 		mov	ip, #0
 893 002a 7BE0     		b	.L40
 894              	.LVL95:
 895              	.L35:
 817:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 896              		.loc 2 817 9 is_stmt 1 view .LVU332
 817:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < m; j++) {
 897              		.loc 2 817 11 is_stmt 0 view .LVU333
 898 002c 4010     		asrs	r0, r0, #1
 899              	.LVL96:
 818:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 900              		.loc 2 818 9 is_stmt 1 view .LVU334
 818:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 901              		.loc 2 818 16 is_stmt 0 view .LVU335
 902 002e 0023     		movs	r3, #0
 903 0030 01EB8506 		add	r6, r1, r5, lsl #2
 904              	.LVL97:
 905              	.L33:
 818:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 906              		.loc 2 818 23 is_stmt 1 discriminator 1 view .LVU336
 907 0034 AB42     		cmp	r3, r5
 908 0036 01DB     		blt	.L34
 821:open303/Source/DSPCode/fft4g.c ****     }
 909              		.loc 2 821 9 view .LVU337
 821:open303/Source/DSPCode/fft4g.c ****     }
 910              		.loc 2 821 11 is_stmt 0 view .LVU338
 911 0038 6D00     		lsls	r5, r5, #1
 912              	.LVL98:
 821:open303/Source/DSPCode/fft4g.c ****     }
 913              		.loc 2 821 11 view .LVU339
 914 003a E6E7     		b	.L32
 915              	.LVL99:
 916              	.L34:
 819:open303/Source/DSPCode/fft4g.c ****         }
 917              		.loc 2 819 13 is_stmt 1 view .LVU340
 819:open303/Source/DSPCode/fft4g.c ****         }
 918              		.loc 2 819 31 is_stmt 0 view .LVU341
 919 003c 51F82340 		ldr	r4, [r1, r3, lsl #2]
 818:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 920              		.loc 2 818 9 discriminator 3 view .LVU342
 921 0040 0133     		adds	r3, r3, #1
 922              	.LVL100:
 819:open303/Source/DSPCode/fft4g.c ****         }
 923              		.loc 2 819 31 view .LVU343
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 37


 924 0042 0444     		add	r4, r4, r0
 819:open303/Source/DSPCode/fft4g.c ****         }
 925              		.loc 2 819 23 view .LVU344
 926 0044 46F8044B 		str	r4, [r6], #4
 818:open303/Source/DSPCode/fft4g.c ****             ip[m + j] = ip[j] + l;
 927              		.loc 2 818 9 is_stmt 1 discriminator 3 view .LVU345
 928 0048 F4E7     		b	.L33
 929              	.LVL101:
 930              	.L38:
 827:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 931              		.loc 2 827 17 view .LVU346
 828:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 932              		.loc 2 828 20 is_stmt 0 view .LVU347
 933 004a 51F82C70 		ldr	r7, [r1, ip, lsl #2]
 827:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 934              		.loc 2 827 20 view .LVU348
 935 004e 03EB4C03 		add	r3, r3, ip, lsl #1
 936              	.LVL102:
 828:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 937              		.loc 2 828 17 is_stmt 1 view .LVU349
 826:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 938              		.loc 2 826 13 is_stmt 0 discriminator 3 view .LVU350
 939 0052 0CF1010C 		add	ip, ip, #1
 828:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 940              		.loc 2 828 20 view .LVU351
 941 0056 7744     		add	r7, r7, lr
 942              	.LVL103:
 829:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 943              		.loc 2 829 17 is_stmt 1 view .LVU352
 829:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 944              		.loc 2 829 26 is_stmt 0 view .LVU353
 945 0058 02EBC30B 		add	fp, r2, r3, lsl #3
 837:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 946              		.loc 2 837 20 view .LVU354
 947 005c 0344     		add	r3, r3, r0
 948              	.LVL104:
 831:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 949              		.loc 2 831 26 view .LVU355
 950 005e 02EBC709 		add	r9, r2, r7, lsl #3
 951              		.loc 2 838 20 view .LVU356
 952 0062 3744     		add	r7, r7, r6
 953              	.LVL105:
 830:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 954              		.loc 2 830 20 view .LVU357
 955 0064 9BED027B 		vldr.64	d7, [fp, #8]
 832:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 956              		.loc 2 832 20 view .LVU358
 957 0068 99ED026B 		vldr.64	d6, [r9, #8]
 829:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 958              		.loc 2 829 20 view .LVU359
 959 006c 9BED005B 		vldr.64	d5, [fp]
 960              	.LVL106:
 830:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 961              		.loc 2 830 17 is_stmt 1 view .LVU360
 831:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 962              		.loc 2 831 20 is_stmt 0 view .LVU361
 963 0070 99ED004B 		vldr.64	d4, [r9]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 38


 830:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 964              		.loc 2 830 20 view .LVU362
 965 0074 B1EE477B 		vneg.f64	d7, d7
 966              	.LVL107:
 831:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 967              		.loc 2 831 17 is_stmt 1 view .LVU363
 832:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 968              		.loc 2 832 17 view .LVU364
 832:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 969              		.loc 2 832 20 is_stmt 0 view .LVU365
 970 0078 B1EE466B 		vneg.f64	d6, d6
 971              	.LVL108:
 833:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 972              		.loc 2 833 17 is_stmt 1 view .LVU366
 833:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 973              		.loc 2 833 23 is_stmt 0 view .LVU367
 974 007c 8BED004B 		vstr.64	d4, [fp]
 834:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 975              		.loc 2 834 17 is_stmt 1 view .LVU368
 834:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 976              		.loc 2 834 27 is_stmt 0 view .LVU369
 977 0080 8BED026B 		vstr.64	d6, [fp, #8]
 835:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 978              		.loc 2 835 17 is_stmt 1 view .LVU370
 835:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 979              		.loc 2 835 23 is_stmt 0 view .LVU371
 980 0084 89ED005B 		vstr.64	d5, [r9]
 836:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 981              		.loc 2 836 17 is_stmt 1 view .LVU372
 836:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 982              		.loc 2 836 27 is_stmt 0 view .LVU373
 983 0088 89ED027B 		vstr.64	d7, [r9, #8]
 837:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 984              		.loc 2 837 17 is_stmt 1 view .LVU374
 985              	.LVL109:
 986              		.loc 2 838 17 view .LVU375
 839:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 987              		.loc 2 839 17 view .LVU376
 988              		.loc 2 839 26 is_stmt 0 view .LVU377
 989 008c 02EBC30B 		add	fp, r2, r3, lsl #3
 840:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 841:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 842:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 843:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 844:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 845:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 846:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 847:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 990              		.loc 2 847 20 view .LVU378
 991 0090 0344     		add	r3, r3, r0
 992              	.LVL110:
 841:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 993              		.loc 2 841 26 view .LVU379
 994 0092 02EBC709 		add	r9, r2, r7, lsl #3
 848:open303/Source/DSPCode/fft4g.c ****                 k1 -= m2;
 995              		.loc 2 848 20 view .LVU380
 996 0096 3F1A     		subs	r7, r7, r0
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 39


 997              	.LVL111:
 840:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 998              		.loc 2 840 20 view .LVU381
 999 0098 9BED027B 		vldr.64	d7, [fp, #8]
 1000              	.LVL112:
 842:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1001              		.loc 2 842 20 view .LVU382
 1002 009c 99ED026B 		vldr.64	d6, [r9, #8]
 1003              	.LVL113:
 839:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1004              		.loc 2 839 20 view .LVU383
 1005 00a0 9BED005B 		vldr.64	d5, [fp]
 1006              	.LVL114:
 840:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1007              		.loc 2 840 17 is_stmt 1 view .LVU384
 841:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1008              		.loc 2 841 20 is_stmt 0 view .LVU385
 1009 00a4 99ED004B 		vldr.64	d4, [r9]
 1010              	.LVL115:
 840:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1011              		.loc 2 840 20 view .LVU386
 1012 00a8 B1EE477B 		vneg.f64	d7, d7
 1013              	.LVL116:
 841:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1014              		.loc 2 841 17 is_stmt 1 view .LVU387
 842:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1015              		.loc 2 842 17 view .LVU388
 842:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1016              		.loc 2 842 20 is_stmt 0 view .LVU389
 1017 00ac B1EE466B 		vneg.f64	d6, d6
 1018              	.LVL117:
 843:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1019              		.loc 2 843 17 is_stmt 1 view .LVU390
 843:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1020              		.loc 2 843 23 is_stmt 0 view .LVU391
 1021 00b0 8BED004B 		vstr.64	d4, [fp]
 844:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1022              		.loc 2 844 17 is_stmt 1 view .LVU392
 844:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1023              		.loc 2 844 27 is_stmt 0 view .LVU393
 1024 00b4 8BED026B 		vstr.64	d6, [fp, #8]
 845:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1025              		.loc 2 845 17 is_stmt 1 view .LVU394
 845:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1026              		.loc 2 845 23 is_stmt 0 view .LVU395
 1027 00b8 89ED005B 		vstr.64	d5, [r9]
 846:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1028              		.loc 2 846 17 is_stmt 1 view .LVU396
 846:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1029              		.loc 2 846 27 is_stmt 0 view .LVU397
 1030 00bc 89ED027B 		vstr.64	d7, [r9, #8]
 847:open303/Source/DSPCode/fft4g.c ****                 k1 -= m2;
 1031              		.loc 2 847 17 is_stmt 1 view .LVU398
 1032              	.LVL118:
 1033              		.loc 2 848 17 view .LVU399
 849:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1034              		.loc 2 849 17 view .LVU400
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 40


 1035              		.loc 2 849 26 is_stmt 0 view .LVU401
 1036 00c0 02EBC30B 		add	fp, r2, r3, lsl #3
 850:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 851:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 852:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 853:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 854:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 855:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 856:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 857:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1037              		.loc 2 857 20 view .LVU402
 1038 00c4 0344     		add	r3, r3, r0
 1039              	.LVL119:
 851:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1040              		.loc 2 851 26 view .LVU403
 1041 00c6 02EBC709 		add	r9, r2, r7, lsl #3
 858:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 1042              		.loc 2 858 20 view .LVU404
 1043 00ca 3744     		add	r7, r7, r6
 1044              	.LVL120:
 859:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1045              		.loc 2 859 26 view .LVU405
 1046 00cc 02EBC308 		add	r8, r2, r3, lsl #3
 850:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1047              		.loc 2 850 20 view .LVU406
 1048 00d0 9BED027B 		vldr.64	d7, [fp, #8]
 1049              	.LVL121:
 852:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1050              		.loc 2 852 20 view .LVU407
 1051 00d4 99ED026B 		vldr.64	d6, [r9, #8]
 1052              	.LVL122:
 849:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1053              		.loc 2 849 20 view .LVU408
 1054 00d8 9BED005B 		vldr.64	d5, [fp]
 1055              	.LVL123:
 850:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1056              		.loc 2 850 17 is_stmt 1 view .LVU409
 851:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1057              		.loc 2 851 20 is_stmt 0 view .LVU410
 1058 00dc 99ED004B 		vldr.64	d4, [r9]
 1059              	.LVL124:
 850:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1060              		.loc 2 850 20 view .LVU411
 1061 00e0 B1EE477B 		vneg.f64	d7, d7
 1062              	.LVL125:
 851:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1063              		.loc 2 851 17 is_stmt 1 view .LVU412
 852:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1064              		.loc 2 852 17 view .LVU413
 852:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1065              		.loc 2 852 20 is_stmt 0 view .LVU414
 1066 00e4 B1EE466B 		vneg.f64	d6, d6
 1067              	.LVL126:
 853:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1068              		.loc 2 853 17 is_stmt 1 view .LVU415
 853:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1069              		.loc 2 853 23 is_stmt 0 view .LVU416
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 41


 1070 00e8 8BED004B 		vstr.64	d4, [fp]
 854:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1071              		.loc 2 854 17 is_stmt 1 view .LVU417
 854:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1072              		.loc 2 854 27 is_stmt 0 view .LVU418
 1073 00ec 8BED026B 		vstr.64	d6, [fp, #8]
 855:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1074              		.loc 2 855 17 is_stmt 1 view .LVU419
 855:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1075              		.loc 2 855 23 is_stmt 0 view .LVU420
 1076 00f0 89ED005B 		vstr.64	d5, [r9]
 856:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1077              		.loc 2 856 17 is_stmt 1 view .LVU421
 856:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1078              		.loc 2 856 27 is_stmt 0 view .LVU422
 1079 00f4 89ED027B 		vstr.64	d7, [r9, #8]
 857:open303/Source/DSPCode/fft4g.c ****                 k1 += 2 * m2;
 1080              		.loc 2 857 17 is_stmt 1 view .LVU423
 1081              	.LVL127:
 858:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1082              		.loc 2 858 17 view .LVU424
 1083              		.loc 2 859 17 view .LVU425
 860:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 861:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1084              		.loc 2 861 26 is_stmt 0 view .LVU426
 1085 00f8 02EBC709 		add	r9, r2, r7, lsl #3
 860:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1086              		.loc 2 860 20 view .LVU427
 1087 00fc 98ED027B 		vldr.64	d7, [r8, #8]
 1088              	.LVL128:
 862:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1089              		.loc 2 862 20 view .LVU428
 1090 0100 99ED026B 		vldr.64	d6, [r9, #8]
 1091              	.LVL129:
 861:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1092              		.loc 2 861 20 view .LVU429
 1093 0104 99ED005B 		vldr.64	d5, [r9]
 1094              	.LVL130:
 860:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1095              		.loc 2 860 20 view .LVU430
 1096 0108 B1EE477B 		vneg.f64	d7, d7
 1097              		.loc 2 862 20 view .LVU431
 1098 010c B1EE466B 		vneg.f64	d6, d6
 859:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1099              		.loc 2 859 20 view .LVU432
 1100 0110 D8E900AB 		ldrd	r10, [r8]
 1101              	.LVL131:
 860:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1102              		.loc 2 860 17 is_stmt 1 view .LVU433
 861:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1103              		.loc 2 861 17 view .LVU434
 1104              		.loc 2 862 17 view .LVU435
 863:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1105              		.loc 2 863 17 view .LVU436
 864:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1106              		.loc 2 864 27 is_stmt 0 view .LVU437
 1107 0114 88ED026B 		vstr.64	d6, [r8, #8]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 42


 863:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1108              		.loc 2 863 23 view .LVU438
 1109 0118 88ED005B 		vstr.64	d5, [r8]
 1110              		.loc 2 864 17 is_stmt 1 view .LVU439
 865:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1111              		.loc 2 865 17 view .LVU440
 1112              		.loc 2 865 23 is_stmt 0 view .LVU441
 1113 011c C9E900AB 		strd	r10, [r9]
 866:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1114              		.loc 2 866 17 is_stmt 1 view .LVU442
 1115              		.loc 2 866 27 is_stmt 0 view .LVU443
 1116 0120 89ED027B 		vstr.64	d7, [r9, #8]
 826:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1117              		.loc 2 826 13 is_stmt 1 discriminator 3 view .LVU444
 1118              	.LVL132:
 1119              	.L40:
 826:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1120              		.loc 2 826 27 discriminator 1 view .LVU445
 1121 0124 A445     		cmp	ip, r4
 1122 0126 51F82430 		ldr	r3, [r1, r4, lsl #2]
 1123 012a 8ED1     		bne	.L38
 867:open303/Source/DSPCode/fft4g.c ****             }
 868:open303/Source/DSPCode/fft4g.c ****             k1 = 2 * k + ip[k];
 1124              		.loc 2 868 13 view .LVU446
 1125              		.loc 2 868 16 is_stmt 0 view .LVU447
 1126 012c 7344     		add	r3, r3, lr
 1127              	.LVL133:
 869:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 1128              		.loc 2 869 13 is_stmt 1 view .LVU448
 825:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1129              		.loc 2 825 9 is_stmt 0 discriminator 2 view .LVU449
 1130 012e 0134     		adds	r4, r4, #1
 1131              	.LVL134:
 1132              		.loc 2 869 31 view .LVU450
 1133 0130 5F1C     		adds	r7, r3, #1
 1134              		.loc 2 869 34 view .LVU451
 1135 0132 02EBC707 		add	r7, r2, r7, lsl #3
 1136              		.loc 2 869 25 view .LVU452
 1137 0136 97ED007B 		vldr.64	d7, [r7]
 1138 013a B1EE477B 		vneg.f64	d7, d7
 1139              		.loc 2 869 23 view .LVU453
 1140 013e 87ED007B 		vstr.64	d7, [r7]
 870:open303/Source/DSPCode/fft4g.c ****             j1 = k1 + m2;
 1141              		.loc 2 870 13 is_stmt 1 view .LVU454
 1142              		.loc 2 870 16 is_stmt 0 view .LVU455
 1143 0142 C718     		adds	r7, r0, r3
 1144              	.LVL135:
 871:open303/Source/DSPCode/fft4g.c ****             k1 = j1 + m2;
 1145              		.loc 2 871 13 is_stmt 1 view .LVU456
 1146              		.loc 2 871 16 is_stmt 0 view .LVU457
 1147 0144 03EB4003 		add	r3, r3, r0, lsl #1
 1148              	.LVL136:
 872:open303/Source/DSPCode/fft4g.c ****             xr = a[j1];
 1149              		.loc 2 872 13 is_stmt 1 view .LVU458
 1150              		.loc 2 872 22 is_stmt 0 view .LVU459
 1151 0148 02EBC708 		add	r8, r2, r7, lsl #3
 873:open303/Source/DSPCode/fft4g.c ****             xi = -a[j1 + 1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 43


 874:open303/Source/DSPCode/fft4g.c ****             yr = a[k1];
 1152              		.loc 2 874 22 view .LVU460
 1153 014c 02EBC30E 		add	lr, r2, r3, lsl #3
 875:open303/Source/DSPCode/fft4g.c ****             yi = -a[k1 + 1];
 876:open303/Source/DSPCode/fft4g.c ****             a[j1] = yr;
 877:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 878:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 879:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 880:open303/Source/DSPCode/fft4g.c ****             k1 += m2;
 1154              		.loc 2 880 16 view .LVU461
 1155 0150 0344     		add	r3, r3, r0
 1156              	.LVL137:
 873:open303/Source/DSPCode/fft4g.c ****             xi = -a[j1 + 1];
 1157              		.loc 2 873 16 view .LVU462
 1158 0152 98ED027B 		vldr.64	d7, [r8, #8]
 875:open303/Source/DSPCode/fft4g.c ****             yi = -a[k1 + 1];
 1159              		.loc 2 875 16 view .LVU463
 1160 0156 9EED026B 		vldr.64	d6, [lr, #8]
 881:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 1161              		.loc 2 881 31 view .LVU464
 1162 015a 0133     		adds	r3, r3, #1
 873:open303/Source/DSPCode/fft4g.c ****             xi = -a[j1 + 1];
 1163              		.loc 2 873 16 view .LVU465
 1164 015c B1EE477B 		vneg.f64	d7, d7
 875:open303/Source/DSPCode/fft4g.c ****             yi = -a[k1 + 1];
 1165              		.loc 2 875 16 view .LVU466
 1166 0160 B1EE466B 		vneg.f64	d6, d6
 1167              		.loc 2 881 34 view .LVU467
 1168 0164 02EBC303 		add	r3, r2, r3, lsl #3
 874:open303/Source/DSPCode/fft4g.c ****             yi = -a[k1 + 1];
 1169              		.loc 2 874 16 view .LVU468
 1170 0168 9EED005B 		vldr.64	d5, [lr]
 872:open303/Source/DSPCode/fft4g.c ****             xi = -a[j1 + 1];
 1171              		.loc 2 872 16 view .LVU469
 1172 016c D8E900AB 		ldrd	r10, [r8]
 1173              	.LVL138:
 873:open303/Source/DSPCode/fft4g.c ****             yr = a[k1];
 1174              		.loc 2 873 13 is_stmt 1 view .LVU470
 874:open303/Source/DSPCode/fft4g.c ****             yi = -a[k1 + 1];
 1175              		.loc 2 874 13 view .LVU471
 875:open303/Source/DSPCode/fft4g.c ****             a[j1] = yr;
 1176              		.loc 2 875 13 view .LVU472
 876:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 1177              		.loc 2 876 13 view .LVU473
 877:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 1178              		.loc 2 877 23 is_stmt 0 view .LVU474
 1179 0170 88ED026B 		vstr.64	d6, [r8, #8]
 876:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = yi;
 1180              		.loc 2 876 19 view .LVU475
 1181 0174 88ED005B 		vstr.64	d5, [r8]
 877:open303/Source/DSPCode/fft4g.c ****             a[k1] = xr;
 1182              		.loc 2 877 13 is_stmt 1 view .LVU476
 878:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 1183              		.loc 2 878 13 view .LVU477
 878:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = xi;
 1184              		.loc 2 878 19 is_stmt 0 view .LVU478
 1185 0178 CEE900AB 		strd	r10, [lr]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 44


 879:open303/Source/DSPCode/fft4g.c ****             k1 += m2;
 1186              		.loc 2 879 13 is_stmt 1 view .LVU479
 879:open303/Source/DSPCode/fft4g.c ****             k1 += m2;
 1187              		.loc 2 879 23 is_stmt 0 view .LVU480
 1188 017c 8EED027B 		vstr.64	d7, [lr, #8]
 880:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 1189              		.loc 2 880 13 is_stmt 1 view .LVU481
 1190              	.LVL139:
 1191              		.loc 2 881 13 view .LVU482
 1192              		.loc 2 881 25 is_stmt 0 view .LVU483
 1193 0180 93ED007B 		vldr.64	d7, [r3]
 1194              	.LVL140:
 1195              		.loc 2 881 25 view .LVU484
 1196 0184 B1EE477B 		vneg.f64	d7, d7
 1197              		.loc 2 881 23 view .LVU485
 1198 0188 83ED007B 		vstr.64	d7, [r3]
 1199              	.LVL141:
 825:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1200              		.loc 2 825 9 is_stmt 1 discriminator 2 view .LVU486
 1201 018c 46E7     		b	.L37
 1202              	.LVL142:
 1203              	.L36:
 882:open303/Source/DSPCode/fft4g.c ****         }
 883:open303/Source/DSPCode/fft4g.c ****     } else {
 884:open303/Source/DSPCode/fft4g.c ****         a[1] = -a[1];
 1204              		.loc 2 884 9 view .LVU487
 1205              		.loc 2 884 16 is_stmt 0 view .LVU488
 1206 018e 92ED027B 		vldr.64	d7, [r2, #8]
 885:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1207              		.loc 2 885 27 view .LVU489
 1208 0192 431C     		adds	r3, r0, #1
 886:open303/Source/DSPCode/fft4g.c ****         for (k = 1; k < m; k++) {
 1209              		.loc 2 886 9 view .LVU490
 1210 0194 8E46     		mov	lr, r1
 1211              		.loc 2 886 16 view .LVU491
 1212 0196 4FF0010C 		mov	ip, #1
 884:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1213              		.loc 2 884 16 view .LVU492
 1214 019a B1EE477B 		vneg.f64	d7, d7
 885:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1215              		.loc 2 885 30 view .LVU493
 1216 019e 02EBC303 		add	r3, r2, r3, lsl #3
 884:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1217              		.loc 2 884 14 view .LVU494
 1218 01a2 82ED027B 		vstr.64	d7, [r2, #8]
 885:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1219              		.loc 2 885 9 is_stmt 1 view .LVU495
 885:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1220              		.loc 2 885 21 is_stmt 0 view .LVU496
 1221 01a6 93ED007B 		vldr.64	d7, [r3]
 1222 01aa B1EE477B 		vneg.f64	d7, d7
 885:open303/Source/DSPCode/fft4g.c ****         a[m2 + 1] = -a[m2 + 1];
 1223              		.loc 2 885 19 view .LVU497
 1224 01ae 83ED007B 		vstr.64	d7, [r3]
 1225              		.loc 2 886 9 is_stmt 1 view .LVU498
 1226              	.LVL143:
 1227              	.L41:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 45


 1228              		.loc 2 886 23 discriminator 1 view .LVU499
 1229 01b2 AC45     		cmp	ip, r5
 1230 01b4 02DB     		blt	.L43
 1231              	.LVL144:
 1232              	.L31:
 887:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 888:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 889:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 890:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 891:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 892:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 893:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 894:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 895:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 896:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 897:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 898:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 899:open303/Source/DSPCode/fft4g.c ****                 k1 += m2;
 900:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 901:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 902:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 903:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 904:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 905:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 906:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 907:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 908:open303/Source/DSPCode/fft4g.c ****             }
 909:open303/Source/DSPCode/fft4g.c ****             k1 = 2 * k + ip[k];
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 911:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 912:open303/Source/DSPCode/fft4g.c ****         }
 913:open303/Source/DSPCode/fft4g.c ****     }
 914:open303/Source/DSPCode/fft4g.c **** }
 1233              		.loc 2 914 1 is_stmt 0 view .LVU500
 1234 01b6 03B0     		add	sp, sp, #12
 1235              		.cfi_remember_state
 1236              		.cfi_def_cfa_offset 36
 1237              		@ sp needed
 1238 01b8 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1239              	.LVL145:
 1240              	.L43:
 1241              		.cfi_restore_state
 888:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 1242              		.loc 2 888 34 view .LVU501
 1243 01bc 0EF10403 		add	r3, lr, #4
 889:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1244              		.loc 2 889 24 view .LVU502
 1245 01c0 4FEA4C09 		lsl	r9, ip, #1
 1246 01c4 8846     		mov	r8, r1
 888:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 1247              		.loc 2 888 34 view .LVU503
 1248 01c6 0193     		str	r3, [sp, #4]
 1249 01c8 DEF80430 		ldr	r3, [lr, #4]
 1250 01cc C618     		adds	r6, r0, r3
 1251 01ce 02EBC307 		add	r7, r2, r3, lsl #3
 1252 01d2 02EBC606 		add	r6, r2, r6, lsl #3
 1253              	.L42:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 46


 888:open303/Source/DSPCode/fft4g.c ****                 k1 = 2 * k + ip[j];
 1254              		.loc 2 888 17 is_stmt 1 view .LVU504
 1255              	.LVL146:
 889:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1256              		.loc 2 889 17 view .LVU505
 889:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1257              		.loc 2 889 34 is_stmt 0 view .LVU506
 1258 01d6 58F8044B 		ldr	r4, [r8], #4
 887:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1259              		.loc 2 887 27 discriminator 1 view .LVU507
 1260 01da 1037     		adds	r7, r7, #16
 1261 01dc 1036     		adds	r6, r6, #16
 889:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1262              		.loc 2 889 20 view .LVU508
 1263 01de 4C44     		add	r4, r4, r9
 1264              	.LVL147:
 890:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1265              		.loc 2 890 17 is_stmt 1 view .LVU509
 892:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1266              		.loc 2 892 26 is_stmt 0 view .LVU510
 1267 01e0 02EBC40B 		add	fp, r2, r4, lsl #3
 899:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1268              		.loc 2 899 20 view .LVU511
 1269 01e4 0444     		add	r4, r4, r0
 1270              	.LVL148:
 891:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1271              		.loc 2 891 20 view .LVU512
 1272 01e6 17ED027B 		vldr.64	d7, [r7, #-8]
 893:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1273              		.loc 2 893 20 view .LVU513
 1274 01ea 9BED026B 		vldr.64	d6, [fp, #8]
 890:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1275              		.loc 2 890 20 view .LVU514
 1276 01ee 17ED045B 		vldr.64	d5, [r7, #-16]
 1277              	.LVL149:
 891:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1278              		.loc 2 891 17 is_stmt 1 view .LVU515
 892:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1279              		.loc 2 892 20 is_stmt 0 view .LVU516
 1280 01f2 9BED004B 		vldr.64	d4, [fp]
 891:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1281              		.loc 2 891 20 view .LVU517
 1282 01f6 B1EE477B 		vneg.f64	d7, d7
 1283              	.LVL150:
 892:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1284              		.loc 2 892 17 is_stmt 1 view .LVU518
 893:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1285              		.loc 2 893 17 view .LVU519
 902:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1286              		.loc 2 902 26 is_stmt 0 view .LVU520
 1287 01fa 02EBC40A 		add	r10, r2, r4, lsl #3
 893:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1288              		.loc 2 893 20 view .LVU521
 1289 01fe B1EE466B 		vneg.f64	d6, d6
 1290              	.LVL151:
 894:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1291              		.loc 2 894 17 is_stmt 1 view .LVU522
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 47


 887:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1292              		.loc 2 887 27 is_stmt 0 discriminator 1 view .LVU523
 1293 0202 0EF10404 		add	r4, lr, #4
 894:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1294              		.loc 2 894 23 view .LVU524
 1295 0206 07ED044B 		vstr.64	d4, [r7, #-16]
 895:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1296              		.loc 2 895 17 is_stmt 1 view .LVU525
 895:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1297              		.loc 2 895 27 is_stmt 0 view .LVU526
 1298 020a 07ED026B 		vstr.64	d6, [r7, #-8]
 896:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1299              		.loc 2 896 17 is_stmt 1 view .LVU527
 896:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1300              		.loc 2 896 23 is_stmt 0 view .LVU528
 1301 020e 8BED005B 		vstr.64	d5, [fp]
 897:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1302              		.loc 2 897 17 is_stmt 1 view .LVU529
 897:open303/Source/DSPCode/fft4g.c ****                 j1 += m2;
 1303              		.loc 2 897 27 is_stmt 0 view .LVU530
 1304 0212 8BED027B 		vstr.64	d7, [fp, #8]
 898:open303/Source/DSPCode/fft4g.c ****                 k1 += m2;
 1305              		.loc 2 898 17 is_stmt 1 view .LVU531
 899:open303/Source/DSPCode/fft4g.c ****                 xr = a[j1];
 1306              		.loc 2 899 17 view .LVU532
 1307              	.LVL152:
 900:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1308              		.loc 2 900 17 view .LVU533
 901:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1309              		.loc 2 901 20 is_stmt 0 view .LVU534
 1310 0216 16ED027B 		vldr.64	d7, [r6, #-8]
 1311              	.LVL153:
 903:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1312              		.loc 2 903 20 view .LVU535
 1313 021a 9AED026B 		vldr.64	d6, [r10, #8]
 1314              	.LVL154:
 900:open303/Source/DSPCode/fft4g.c ****                 xi = -a[j1 + 1];
 1315              		.loc 2 900 20 view .LVU536
 1316 021e 16ED045B 		vldr.64	d5, [r6, #-16]
 1317              	.LVL155:
 901:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1318              		.loc 2 901 17 is_stmt 1 view .LVU537
 902:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1319              		.loc 2 902 20 is_stmt 0 view .LVU538
 1320 0222 9AED004B 		vldr.64	d4, [r10]
 1321              	.LVL156:
 901:open303/Source/DSPCode/fft4g.c ****                 yr = a[k1];
 1322              		.loc 2 901 20 view .LVU539
 1323 0226 B1EE477B 		vneg.f64	d7, d7
 1324              	.LVL157:
 902:open303/Source/DSPCode/fft4g.c ****                 yi = -a[k1 + 1];
 1325              		.loc 2 902 17 is_stmt 1 view .LVU540
 903:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1326              		.loc 2 903 17 view .LVU541
 887:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1327              		.loc 2 887 27 is_stmt 0 discriminator 1 view .LVU542
 1328 022a 4445     		cmp	r4, r8
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 48


 903:open303/Source/DSPCode/fft4g.c ****                 a[j1] = yr;
 1329              		.loc 2 903 20 view .LVU543
 1330 022c B1EE466B 		vneg.f64	d6, d6
 1331              	.LVL158:
 904:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1332              		.loc 2 904 17 is_stmt 1 view .LVU544
 904:open303/Source/DSPCode/fft4g.c ****                 a[j1 + 1] = yi;
 1333              		.loc 2 904 23 is_stmt 0 view .LVU545
 1334 0230 06ED044B 		vstr.64	d4, [r6, #-16]
 905:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1335              		.loc 2 905 17 is_stmt 1 view .LVU546
 905:open303/Source/DSPCode/fft4g.c ****                 a[k1] = xr;
 1336              		.loc 2 905 27 is_stmt 0 view .LVU547
 1337 0234 06ED026B 		vstr.64	d6, [r6, #-8]
 906:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1338              		.loc 2 906 17 is_stmt 1 view .LVU548
 906:open303/Source/DSPCode/fft4g.c ****                 a[k1 + 1] = xi;
 1339              		.loc 2 906 23 is_stmt 0 view .LVU549
 1340 0238 8AED005B 		vstr.64	d5, [r10]
 907:open303/Source/DSPCode/fft4g.c ****             }
 1341              		.loc 2 907 17 is_stmt 1 view .LVU550
 907:open303/Source/DSPCode/fft4g.c ****             }
 1342              		.loc 2 907 27 is_stmt 0 view .LVU551
 1343 023c 8AED027B 		vstr.64	d7, [r10, #8]
 887:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1344              		.loc 2 887 13 is_stmt 1 discriminator 3 view .LVU552
 887:open303/Source/DSPCode/fft4g.c ****                 j1 = 2 * j + ip[k];
 1345              		.loc 2 887 27 discriminator 1 view .LVU553
 1346 0240 C9D1     		bne	.L42
 909:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 1347              		.loc 2 909 13 view .LVU554
 909:open303/Source/DSPCode/fft4g.c ****             a[k1 + 1] = -a[k1 + 1];
 1348              		.loc 2 909 16 is_stmt 0 view .LVU555
 1349 0242 4B44     		add	r3, r3, r9
 1350              	.LVL159:
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1351              		.loc 2 910 13 is_stmt 1 view .LVU556
 886:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1352              		.loc 2 886 9 is_stmt 0 discriminator 2 view .LVU557
 1353 0244 0CF1010C 		add	ip, ip, #1
 1354              	.LVL160:
 886:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1355              		.loc 2 886 9 discriminator 2 view .LVU558
 1356 0248 DDF804E0 		ldr	lr, [sp, #4]
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1357              		.loc 2 910 31 view .LVU559
 1358 024c 5C1C     		adds	r4, r3, #1
 911:open303/Source/DSPCode/fft4g.c ****         }
 1359              		.loc 2 911 36 view .LVU560
 1360 024e 0344     		add	r3, r3, r0
 1361              	.LVL161:
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1362              		.loc 2 910 34 view .LVU561
 1363 0250 02EBC404 		add	r4, r2, r4, lsl #3
 1364              	.LVL162:
 911:open303/Source/DSPCode/fft4g.c ****         }
 1365              		.loc 2 911 41 view .LVU562
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 49


 1366 0254 0133     		adds	r3, r3, #1
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1367              		.loc 2 910 25 view .LVU563
 1368 0256 94ED007B 		vldr.64	d7, [r4]
 1369              	.LVL163:
 911:open303/Source/DSPCode/fft4g.c ****         }
 1370              		.loc 2 911 44 view .LVU564
 1371 025a 02EBC303 		add	r3, r2, r3, lsl #3
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1372              		.loc 2 910 25 view .LVU565
 1373 025e B1EE477B 		vneg.f64	d7, d7
 910:open303/Source/DSPCode/fft4g.c ****             a[k1 + m2 + 1] = -a[k1 + m2 + 1];
 1374              		.loc 2 910 23 view .LVU566
 1375 0262 84ED007B 		vstr.64	d7, [r4]
 1376              	.LVL164:
 911:open303/Source/DSPCode/fft4g.c ****         }
 1377              		.loc 2 911 13 is_stmt 1 view .LVU567
 911:open303/Source/DSPCode/fft4g.c ****         }
 1378              		.loc 2 911 30 is_stmt 0 view .LVU568
 1379 0266 93ED007B 		vldr.64	d7, [r3]
 1380 026a B1EE477B 		vneg.f64	d7, d7
 911:open303/Source/DSPCode/fft4g.c ****         }
 1381              		.loc 2 911 28 view .LVU569
 1382 026e 83ED007B 		vstr.64	d7, [r3]
 886:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1383              		.loc 2 886 9 is_stmt 1 discriminator 2 view .LVU570
 1384              	.LVL165:
 886:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < k; j++) {
 1385              		.loc 2 886 9 is_stmt 0 discriminator 2 view .LVU571
 1386 0272 9EE7     		b	.L41
 1387              		.cfi_endproc
 1388              	.LFE650:
 1390              		.section	.text._Z6cft1stiPdS_,"ax",%progbits
 1391              		.align	1
 1392              		.global	_Z6cft1stiPdS_
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	_Z6cft1stiPdS_:
 1398              	.LVL166:
 1399              	.LFB653:
 915:open303/Source/DSPCode/fft4g.c **** 
 916:open303/Source/DSPCode/fft4g.c **** 
 917:open303/Source/DSPCode/fft4g.c **** void cftfsub(int n, double *a, double *w)
 918:open303/Source/DSPCode/fft4g.c **** {
 919:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 920:open303/Source/DSPCode/fft4g.c ****     void cftmdl(int n, int l, double *a, double *w);
 921:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, l;
 922:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 923:open303/Source/DSPCode/fft4g.c ****     
 924:open303/Source/DSPCode/fft4g.c ****     l = 2;
 925:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 926:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
 927:open303/Source/DSPCode/fft4g.c ****         l = 8;
 928:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 929:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 930:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 50


 931:open303/Source/DSPCode/fft4g.c ****         }
 932:open303/Source/DSPCode/fft4g.c ****     }
 933:open303/Source/DSPCode/fft4g.c ****     if ((l << 2) == n) {
 934:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 935:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 936:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
 937:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 938:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 939:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 940:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 941:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 942:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 943:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 944:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 945:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 946:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 947:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 948:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 949:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i - x2i;
 950:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 951:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i + x3r;
 952:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 953:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i - x3r;
 954:open303/Source/DSPCode/fft4g.c ****         }
 955:open303/Source/DSPCode/fft4g.c ****     } else {
 956:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 957:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 958:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] - a[j1];
 959:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 960:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 961:open303/Source/DSPCode/fft4g.c ****             a[j + 1] += a[j1 + 1];
 962:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 963:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
 964:open303/Source/DSPCode/fft4g.c ****         }
 965:open303/Source/DSPCode/fft4g.c ****     }
 966:open303/Source/DSPCode/fft4g.c **** }
 967:open303/Source/DSPCode/fft4g.c **** 
 968:open303/Source/DSPCode/fft4g.c **** 
 969:open303/Source/DSPCode/fft4g.c **** void cftbsub(int n, double *a, double *w)
 970:open303/Source/DSPCode/fft4g.c **** {
 971:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 972:open303/Source/DSPCode/fft4g.c ****     void cftmdl(int n, int l, double *a, double *w);
 973:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, l;
 974:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 975:open303/Source/DSPCode/fft4g.c ****     
 976:open303/Source/DSPCode/fft4g.c ****     l = 2;
 977:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 978:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
 979:open303/Source/DSPCode/fft4g.c ****         l = 8;
 980:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 981:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 982:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
 983:open303/Source/DSPCode/fft4g.c ****         }
 984:open303/Source/DSPCode/fft4g.c ****     }
 985:open303/Source/DSPCode/fft4g.c ****     if ((l << 2) == n) {
 986:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 987:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 51


 988:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
 989:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 990:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 991:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 992:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 993:open303/Source/DSPCode/fft4g.c ****             x1i = -a[j + 1] + a[j1 + 1];
 994:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 995:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 996:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 997:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 998:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 999:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i - x2i;
1000:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
1001:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i + x2i;
1002:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
1003:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i - x3r;
1004:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
1005:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i + x3r;
1006:open303/Source/DSPCode/fft4g.c ****         }
1007:open303/Source/DSPCode/fft4g.c ****     } else {
1008:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
1009:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
1010:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] - a[j1];
1011:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
1012:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
1013:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j + 1] - a[j1 + 1];
1014:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
1015:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
1016:open303/Source/DSPCode/fft4g.c ****         }
1017:open303/Source/DSPCode/fft4g.c ****     }
1018:open303/Source/DSPCode/fft4g.c **** }
1019:open303/Source/DSPCode/fft4g.c **** 
1020:open303/Source/DSPCode/fft4g.c **** 
1021:open303/Source/DSPCode/fft4g.c **** void cft1st(int n, double *a, double *w)
1022:open303/Source/DSPCode/fft4g.c **** {
 1400              		.loc 2 1022 1 is_stmt 1 view -0
 1401              		.cfi_startproc
 1402              		@ args = 0, pretend = 0, frame = 0
 1403              		@ frame_needed = 0, uses_anonymous_args = 0
1023:open303/Source/DSPCode/fft4g.c ****     int j, k1, k2;
 1404              		.loc 2 1023 5 view .LVU573
1024:open303/Source/DSPCode/fft4g.c ****     double wk1r, wk1i, wk2r, wk2i, wk3r, wk3i;
 1405              		.loc 2 1024 5 view .LVU574
1025:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 1406              		.loc 2 1025 5 view .LVU575
1026:open303/Source/DSPCode/fft4g.c ****     
1027:open303/Source/DSPCode/fft4g.c ****     x0r = a[0] + a[2];
 1407              		.loc 2 1027 5 view .LVU576
 1408              		.loc 2 1027 21 is_stmt 0 view .LVU577
 1409 0000 91ED044B 		vldr.64	d4, [r1, #16]
 1410              		.loc 2 1027 14 view .LVU578
 1411 0004 91ED006B 		vldr.64	d6, [r1]
1022:open303/Source/DSPCode/fft4g.c ****     int j, k1, k2;
 1412              		.loc 2 1022 1 view .LVU579
 1413 0008 30B5     		push	{r4, r5, lr}
 1414              		.cfi_def_cfa_offset 12
 1415              		.cfi_offset 4, -12
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 52


 1416              		.cfi_offset 5, -8
 1417              		.cfi_offset 14, -4
1028:open303/Source/DSPCode/fft4g.c ****     x0i = a[1] + a[3];
 1418              		.loc 2 1028 21 view .LVU580
 1419 000a 91ED065B 		vldr.64	d5, [r1, #24]
1022:open303/Source/DSPCode/fft4g.c ****     int j, k1, k2;
 1420              		.loc 2 1022 1 view .LVU581
 1421 000e 2DED108B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14, d15}
 1422              		.cfi_def_cfa_offset 76
 1423              		.cfi_offset 80, -76
 1424              		.cfi_offset 81, -72
 1425              		.cfi_offset 82, -68
 1426              		.cfi_offset 83, -64
 1427              		.cfi_offset 84, -60
 1428              		.cfi_offset 85, -56
 1429              		.cfi_offset 86, -52
 1430              		.cfi_offset 87, -48
 1431              		.cfi_offset 88, -44
 1432              		.cfi_offset 89, -40
 1433              		.cfi_offset 90, -36
 1434              		.cfi_offset 91, -32
 1435              		.cfi_offset 92, -28
 1436              		.cfi_offset 93, -24
 1437              		.cfi_offset 94, -20
 1438              		.cfi_offset 95, -16
 1439              		.loc 2 1028 14 view .LVU582
 1440 0012 91ED027B 		vldr.64	d7, [r1, #8]
1029:open303/Source/DSPCode/fft4g.c ****     x1r = a[0] - a[2];
1030:open303/Source/DSPCode/fft4g.c ****     x1i = a[1] - a[3];
1031:open303/Source/DSPCode/fft4g.c ****     x2r = a[4] + a[6];
 1441              		.loc 2 1031 21 view .LVU583
 1442 0016 91ED0C9B 		vldr.64	d9, [r1, #48]
1027:open303/Source/DSPCode/fft4g.c ****     x0i = a[1] + a[3];
 1443              		.loc 2 1027 9 view .LVU584
 1444 001a 36EE042B 		vadd.f64	d2, d6, d4
 1445              	.LVL167:
1028:open303/Source/DSPCode/fft4g.c ****     x0i = a[1] + a[3];
 1446              		.loc 2 1028 5 is_stmt 1 view .LVU585
1032:open303/Source/DSPCode/fft4g.c ****     x2i = a[5] + a[7];
1033:open303/Source/DSPCode/fft4g.c ****     x3r = a[4] - a[6];
1034:open303/Source/DSPCode/fft4g.c ****     x3i = a[5] - a[7];
1035:open303/Source/DSPCode/fft4g.c ****     a[0] = x0r + x2r;
1036:open303/Source/DSPCode/fft4g.c ****     a[1] = x0i + x2i;
1037:open303/Source/DSPCode/fft4g.c ****     a[4] = x0r - x2r;
1038:open303/Source/DSPCode/fft4g.c ****     a[5] = x0i - x2i;
1039:open303/Source/DSPCode/fft4g.c ****     a[2] = x1r - x3i;
1040:open303/Source/DSPCode/fft4g.c ****     a[3] = x1i + x3r;
1041:open303/Source/DSPCode/fft4g.c ****     a[6] = x1r + x3i;
1042:open303/Source/DSPCode/fft4g.c ****     a[7] = x1i - x3r;
1043:open303/Source/DSPCode/fft4g.c ****     wk1r = w[2];
 1447              		.loc 2 1043 10 is_stmt 0 view .LVU586
 1448 001e 02F11003 		add	r3, r2, #16
1029:open303/Source/DSPCode/fft4g.c ****     x1i = a[1] - a[3];
 1449              		.loc 2 1029 9 view .LVU587
 1450 0022 36EE446B 		vsub.f64	d6, d6, d4
 1451 0026 02F12004 		add	r4, r2, #32
1028:open303/Source/DSPCode/fft4g.c ****     x1r = a[0] - a[2];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 53


 1452              		.loc 2 1028 9 view .LVU588
 1453 002a 37EE053B 		vadd.f64	d3, d7, d5
 1454              	.LVL168:
1029:open303/Source/DSPCode/fft4g.c ****     x1i = a[1] - a[3];
 1455              		.loc 2 1029 5 is_stmt 1 view .LVU589
1030:open303/Source/DSPCode/fft4g.c ****     x2r = a[4] + a[6];
 1456              		.loc 2 1030 5 view .LVU590
 1457 002e 8031     		adds	r1, r1, #128
 1458              	.LVL169:
1030:open303/Source/DSPCode/fft4g.c ****     x2r = a[4] + a[6];
 1459              		.loc 2 1030 9 is_stmt 0 view .LVU591
 1460 0030 37EE457B 		vsub.f64	d7, d7, d5
 1461              	.LVL170:
1031:open303/Source/DSPCode/fft4g.c ****     x2i = a[5] + a[7];
 1462              		.loc 2 1031 5 is_stmt 1 view .LVU592
1031:open303/Source/DSPCode/fft4g.c ****     x2i = a[5] + a[7];
 1463              		.loc 2 1031 14 is_stmt 0 view .LVU593
 1464 0034 11ED184B 		vldr.64	d4, [r1, #-96]
1032:open303/Source/DSPCode/fft4g.c ****     x3r = a[4] - a[6];
 1465              		.loc 2 1032 21 view .LVU594
 1466 0038 11ED121B 		vldr.64	d1, [r1, #-72]
1032:open303/Source/DSPCode/fft4g.c ****     x3r = a[4] - a[6];
 1467              		.loc 2 1032 14 view .LVU595
 1468 003c 11ED165B 		vldr.64	d5, [r1, #-88]
1031:open303/Source/DSPCode/fft4g.c ****     x2i = a[5] + a[7];
 1469              		.loc 2 1031 9 view .LVU596
 1470 0040 34EE098B 		vadd.f64	d8, d4, d9
 1471              	.LVL171:
1032:open303/Source/DSPCode/fft4g.c ****     x3r = a[4] - a[6];
 1472              		.loc 2 1032 5 is_stmt 1 view .LVU597
1033:open303/Source/DSPCode/fft4g.c ****     x3i = a[5] - a[7];
 1473              		.loc 2 1033 9 is_stmt 0 view .LVU598
 1474 0044 34EE494B 		vsub.f64	d4, d4, d9
1032:open303/Source/DSPCode/fft4g.c ****     x3r = a[4] - a[6];
 1475              		.loc 2 1032 9 view .LVU599
 1476 0048 35EE010B 		vadd.f64	d0, d5, d1
 1477              	.LVL172:
1033:open303/Source/DSPCode/fft4g.c ****     x3i = a[5] - a[7];
 1478              		.loc 2 1033 5 is_stmt 1 view .LVU600
1034:open303/Source/DSPCode/fft4g.c ****     a[0] = x0r + x2r;
 1479              		.loc 2 1034 5 view .LVU601
1034:open303/Source/DSPCode/fft4g.c ****     a[0] = x0r + x2r;
 1480              		.loc 2 1034 9 is_stmt 0 view .LVU602
 1481 004c 35EE415B 		vsub.f64	d5, d5, d1
 1482              	.LVL173:
1035:open303/Source/DSPCode/fft4g.c ****     a[1] = x0i + x2i;
 1483              		.loc 2 1035 5 is_stmt 1 view .LVU603
1035:open303/Source/DSPCode/fft4g.c ****     a[1] = x0i + x2i;
 1484              		.loc 2 1035 16 is_stmt 0 view .LVU604
 1485 0050 32EE081B 		vadd.f64	d1, d2, d8
1037:open303/Source/DSPCode/fft4g.c ****     a[5] = x0i - x2i;
 1486              		.loc 2 1037 16 view .LVU605
 1487 0054 32EE482B 		vsub.f64	d2, d2, d8
 1488              	.LVL174:
1035:open303/Source/DSPCode/fft4g.c ****     a[1] = x0i + x2i;
 1489              		.loc 2 1035 10 view .LVU606
 1490 0058 01ED201B 		vstr.64	d1, [r1, #-128]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 54


 1491              	.LVL175:
1036:open303/Source/DSPCode/fft4g.c ****     a[4] = x0r - x2r;
 1492              		.loc 2 1036 5 is_stmt 1 view .LVU607
1036:open303/Source/DSPCode/fft4g.c ****     a[4] = x0r - x2r;
 1493              		.loc 2 1036 16 is_stmt 0 view .LVU608
 1494 005c 33EE001B 		vadd.f64	d1, d3, d0
1038:open303/Source/DSPCode/fft4g.c ****     a[2] = x1r - x3i;
 1495              		.loc 2 1038 16 view .LVU609
 1496 0060 33EE403B 		vsub.f64	d3, d3, d0
 1497              	.LVL176:
1037:open303/Source/DSPCode/fft4g.c ****     a[5] = x0i - x2i;
 1498              		.loc 2 1037 10 view .LVU610
 1499 0064 01ED182B 		vstr.64	d2, [r1, #-96]
1038:open303/Source/DSPCode/fft4g.c ****     a[2] = x1r - x3i;
 1500              		.loc 2 1038 10 view .LVU611
 1501 0068 01ED163B 		vstr.64	d3, [r1, #-88]
1039:open303/Source/DSPCode/fft4g.c ****     a[3] = x1i + x3r;
 1502              		.loc 2 1039 16 view .LVU612
 1503 006c 36EE453B 		vsub.f64	d3, d6, d5
1041:open303/Source/DSPCode/fft4g.c ****     a[7] = x1i - x3r;
 1504              		.loc 2 1041 16 view .LVU613
 1505 0070 36EE056B 		vadd.f64	d6, d6, d5
 1506              	.LVL177:
1044:open303/Source/DSPCode/fft4g.c ****     x0r = a[8] + a[10];
1045:open303/Source/DSPCode/fft4g.c ****     x0i = a[9] + a[11];
 1507              		.loc 2 1045 14 view .LVU614
 1508 0074 11ED0E2B 		vldr.64	d2, [r1, #-56]
1039:open303/Source/DSPCode/fft4g.c ****     a[3] = x1i + x3r;
 1509              		.loc 2 1039 10 view .LVU615
 1510 0078 01ED1C3B 		vstr.64	d3, [r1, #-112]
1041:open303/Source/DSPCode/fft4g.c ****     a[7] = x1i - x3r;
 1511              		.loc 2 1041 10 view .LVU616
 1512 007c 01ED146B 		vstr.64	d6, [r1, #-80]
1040:open303/Source/DSPCode/fft4g.c ****     a[6] = x1r + x3i;
 1513              		.loc 2 1040 16 view .LVU617
 1514 0080 37EE043B 		vadd.f64	d3, d7, d4
1042:open303/Source/DSPCode/fft4g.c ****     wk1r = w[2];
 1515              		.loc 2 1042 16 view .LVU618
 1516 0084 37EE447B 		vsub.f64	d7, d7, d4
 1517              	.LVL178:
 1518              		.loc 2 1045 22 view .LVU619
 1519 0088 11ED0A6B 		vldr.64	d6, [r1, #-40]
1044:open303/Source/DSPCode/fft4g.c ****     x0i = a[9] + a[11];
 1520              		.loc 2 1044 22 view .LVU620
 1521 008c 11ED0C5B 		vldr.64	d5, [r1, #-48]
 1522              	.LVL179:
1042:open303/Source/DSPCode/fft4g.c ****     wk1r = w[2];
 1523              		.loc 2 1042 10 view .LVU621
 1524 0090 01ED127B 		vstr.64	d7, [r1, #-72]
 1525              		.loc 2 1045 9 view .LVU622
 1526 0094 32EE069B 		vadd.f64	d9, d2, d6
1046:open303/Source/DSPCode/fft4g.c ****     x1r = a[8] - a[10];
1047:open303/Source/DSPCode/fft4g.c ****     x1i = a[9] - a[11];
 1527              		.loc 2 1047 9 view .LVU623
 1528 0098 32EE462B 		vsub.f64	d2, d2, d6
1044:open303/Source/DSPCode/fft4g.c ****     x0i = a[9] + a[11];
 1529              		.loc 2 1044 14 view .LVU624
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 55


 1530 009c 11ED107B 		vldr.64	d7, [r1, #-64]
1048:open303/Source/DSPCode/fft4g.c ****     x2r = a[12] + a[14];
 1531              		.loc 2 1048 15 view .LVU625
 1532 00a0 11ED086B 		vldr.64	d6, [r1, #-32]
 1533              		.loc 2 1048 23 view .LVU626
 1534 00a4 11ED04BB 		vldr.64	d11, [r1, #-16]
1044:open303/Source/DSPCode/fft4g.c ****     x0i = a[9] + a[11];
 1535              		.loc 2 1044 9 view .LVU627
 1536 00a8 37EE050B 		vadd.f64	d0, d7, d5
 1537              	.LVL180:
1046:open303/Source/DSPCode/fft4g.c ****     x1r = a[8] - a[10];
 1538              		.loc 2 1046 9 view .LVU628
 1539 00ac 37EE457B 		vsub.f64	d7, d7, d5
 1540              		.loc 2 1048 9 view .LVU629
 1541 00b0 36EE0B8B 		vadd.f64	d8, d6, d11
 1542              	.LVL181:
1049:open303/Source/DSPCode/fft4g.c ****     x2i = a[13] + a[15];
1050:open303/Source/DSPCode/fft4g.c ****     x3r = a[12] - a[14];
 1543              		.loc 2 1050 9 view .LVU630
 1544 00b4 36EE4BBB 		vsub.f64	d11, d6, d11
1036:open303/Source/DSPCode/fft4g.c ****     a[4] = x0r - x2r;
 1545              		.loc 2 1036 10 view .LVU631
 1546 00b8 01ED1E1B 		vstr.64	d1, [r1, #-120]
 1547              	.LVL182:
1037:open303/Source/DSPCode/fft4g.c ****     a[5] = x0i - x2i;
 1548              		.loc 2 1037 5 is_stmt 1 view .LVU632
1038:open303/Source/DSPCode/fft4g.c ****     a[2] = x1r - x3i;
 1549              		.loc 2 1038 5 view .LVU633
1039:open303/Source/DSPCode/fft4g.c ****     a[3] = x1i + x3r;
 1550              		.loc 2 1039 5 view .LVU634
1040:open303/Source/DSPCode/fft4g.c ****     a[6] = x1r + x3i;
 1551              		.loc 2 1040 5 view .LVU635
1049:open303/Source/DSPCode/fft4g.c ****     x3r = a[12] - a[14];
 1552              		.loc 2 1049 23 is_stmt 0 view .LVU636
 1553 00bc 11ED02AB 		vldr.64	d10, [r1, #-8]
1049:open303/Source/DSPCode/fft4g.c ****     x3r = a[12] - a[14];
 1554              		.loc 2 1049 15 view .LVU637
 1555 00c0 11ED061B 		vldr.64	d1, [r1, #-24]
1051:open303/Source/DSPCode/fft4g.c ****     x3i = a[13] - a[15];
1052:open303/Source/DSPCode/fft4g.c ****     a[8] = x0r + x2r;
 1556              		.loc 2 1052 16 view .LVU638
 1557 00c4 30EE086B 		vadd.f64	d6, d0, d8
1053:open303/Source/DSPCode/fft4g.c ****     a[9] = x0i + x2i;
1054:open303/Source/DSPCode/fft4g.c ****     a[12] = x2i - x0i;
1055:open303/Source/DSPCode/fft4g.c ****     a[13] = x0r - x2r;
 1558              		.loc 2 1055 17 view .LVU639
 1559 00c8 30EE480B 		vsub.f64	d0, d0, d8
1049:open303/Source/DSPCode/fft4g.c ****     x3r = a[12] - a[14];
 1560              		.loc 2 1049 9 view .LVU640
 1561 00cc 31EE0A4B 		vadd.f64	d4, d1, d10
 1562              	.LVL183:
1051:open303/Source/DSPCode/fft4g.c ****     x3i = a[13] - a[15];
 1563              		.loc 2 1051 9 view .LVU641
 1564 00d0 31EE4A1B 		vsub.f64	d1, d1, d10
1040:open303/Source/DSPCode/fft4g.c ****     a[6] = x1r + x3i;
 1565              		.loc 2 1040 10 view .LVU642
 1566 00d4 01ED1A3B 		vstr.64	d3, [r1, #-104]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 56


1041:open303/Source/DSPCode/fft4g.c ****     a[7] = x1i - x3r;
 1567              		.loc 2 1041 5 is_stmt 1 view .LVU643
1042:open303/Source/DSPCode/fft4g.c ****     wk1r = w[2];
 1568              		.loc 2 1042 5 view .LVU644
1043:open303/Source/DSPCode/fft4g.c ****     x0r = a[8] + a[10];
 1569              		.loc 2 1043 5 view .LVU645
1043:open303/Source/DSPCode/fft4g.c ****     x0r = a[8] + a[10];
 1570              		.loc 2 1043 10 is_stmt 0 view .LVU646
 1571 00d8 93ED003B 		vldr.64	d3, [r3]
 1572              	.LVL184:
1044:open303/Source/DSPCode/fft4g.c ****     x0i = a[9] + a[11];
 1573              		.loc 2 1044 5 is_stmt 1 view .LVU647
1045:open303/Source/DSPCode/fft4g.c ****     x1r = a[8] - a[10];
 1574              		.loc 2 1045 5 view .LVU648
1046:open303/Source/DSPCode/fft4g.c ****     x1i = a[9] - a[11];
 1575              		.loc 2 1046 5 view .LVU649
1047:open303/Source/DSPCode/fft4g.c ****     x2r = a[12] + a[14];
 1576              		.loc 2 1047 5 view .LVU650
1048:open303/Source/DSPCode/fft4g.c ****     x2i = a[13] + a[15];
 1577              		.loc 2 1048 5 view .LVU651
1049:open303/Source/DSPCode/fft4g.c ****     x3r = a[12] - a[14];
 1578              		.loc 2 1049 5 view .LVU652
1050:open303/Source/DSPCode/fft4g.c ****     x3i = a[13] - a[15];
 1579              		.loc 2 1050 5 view .LVU653
1051:open303/Source/DSPCode/fft4g.c ****     a[8] = x0r + x2r;
 1580              		.loc 2 1051 5 view .LVU654
1052:open303/Source/DSPCode/fft4g.c ****     a[9] = x0i + x2i;
 1581              		.loc 2 1052 5 view .LVU655
1052:open303/Source/DSPCode/fft4g.c ****     a[9] = x0i + x2i;
 1582              		.loc 2 1052 10 is_stmt 0 view .LVU656
 1583 00dc 01ED106B 		vstr.64	d6, [r1, #-64]
1053:open303/Source/DSPCode/fft4g.c ****     a[12] = x2i - x0i;
 1584              		.loc 2 1053 5 is_stmt 1 view .LVU657
1053:open303/Source/DSPCode/fft4g.c ****     a[12] = x2i - x0i;
 1585              		.loc 2 1053 16 is_stmt 0 view .LVU658
 1586 00e0 39EE046B 		vadd.f64	d6, d9, d4
1054:open303/Source/DSPCode/fft4g.c ****     a[13] = x0r - x2r;
 1587              		.loc 2 1054 17 view .LVU659
 1588 00e4 34EE494B 		vsub.f64	d4, d4, d9
 1589              	.LVL185:
1053:open303/Source/DSPCode/fft4g.c ****     a[12] = x2i - x0i;
 1590              		.loc 2 1053 10 view .LVU660
 1591 00e8 01ED0E6B 		vstr.64	d6, [r1, #-56]
1054:open303/Source/DSPCode/fft4g.c ****     a[13] = x0r - x2r;
 1592              		.loc 2 1054 5 is_stmt 1 view .LVU661
1054:open303/Source/DSPCode/fft4g.c ****     a[13] = x0r - x2r;
 1593              		.loc 2 1054 11 is_stmt 0 view .LVU662
 1594 00ec 01ED084B 		vstr.64	d4, [r1, #-32]
 1595              		.loc 2 1055 5 is_stmt 1 view .LVU663
1056:open303/Source/DSPCode/fft4g.c ****     x0r = x1r - x3i;
 1596              		.loc 2 1056 9 is_stmt 0 view .LVU664
 1597 00f0 37EE416B 		vsub.f64	d6, d7, d1
1057:open303/Source/DSPCode/fft4g.c ****     x0i = x1i + x3r;
1058:open303/Source/DSPCode/fft4g.c ****     a[10] = wk1r * (x0r - x0i);
1059:open303/Source/DSPCode/fft4g.c ****     a[11] = wk1r * (x0r + x0i);
1060:open303/Source/DSPCode/fft4g.c ****     x0r = x3i + x1r;
 1598              		.loc 2 1060 9 view .LVU665
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 57


 1599 00f4 37EE017B 		vadd.f64	d7, d7, d1
 1600              	.LVL186:
1055:open303/Source/DSPCode/fft4g.c ****     x0r = x1r - x3i;
 1601              		.loc 2 1055 11 view .LVU666
 1602 00f8 01ED060B 		vstr.64	d0, [r1, #-24]
 1603              	.LVL187:
1056:open303/Source/DSPCode/fft4g.c ****     x0r = x1r - x3i;
 1604              		.loc 2 1056 5 is_stmt 1 view .LVU667
1057:open303/Source/DSPCode/fft4g.c ****     x0i = x1i + x3r;
 1605              		.loc 2 1057 5 view .LVU668
1057:open303/Source/DSPCode/fft4g.c ****     x0i = x1i + x3r;
 1606              		.loc 2 1057 9 is_stmt 0 view .LVU669
 1607 00fc 32EE0B0B 		vadd.f64	d0, d2, d11
 1608              	.LVL188:
1058:open303/Source/DSPCode/fft4g.c ****     a[11] = wk1r * (x0r + x0i);
 1609              		.loc 2 1058 5 is_stmt 1 view .LVU670
1061:open303/Source/DSPCode/fft4g.c ****     x0i = x3r - x1i;
 1610              		.loc 2 1061 9 is_stmt 0 view .LVU671
 1611 0100 3BEE422B 		vsub.f64	d2, d11, d2
 1612              	.LVL189:
1058:open303/Source/DSPCode/fft4g.c ****     a[11] = wk1r * (x0r + x0i);
 1613              		.loc 2 1058 25 view .LVU672
 1614 0104 36EE404B 		vsub.f64	d4, d6, d0
1062:open303/Source/DSPCode/fft4g.c ****     a[14] = wk1r * (x0i - x0r);
 1615              		.loc 2 1062 25 view .LVU673
 1616 0108 32EE475B 		vsub.f64	d5, d2, d7
1059:open303/Source/DSPCode/fft4g.c ****     x0r = x3i + x1r;
 1617              		.loc 2 1059 25 view .LVU674
 1618 010c 36EE006B 		vadd.f64	d6, d6, d0
 1619              	.LVL190:
1063:open303/Source/DSPCode/fft4g.c ****     a[15] = wk1r * (x0i + x0r);
 1620              		.loc 2 1063 25 view .LVU675
 1621 0110 37EE027B 		vadd.f64	d7, d7, d2
1058:open303/Source/DSPCode/fft4g.c ****     a[11] = wk1r * (x0r + x0i);
 1622              		.loc 2 1058 18 view .LVU676
 1623 0114 24EE034B 		vmul.f64	d4, d4, d3
1059:open303/Source/DSPCode/fft4g.c ****     x0r = x3i + x1r;
 1624              		.loc 2 1059 18 view .LVU677
 1625 0118 26EE036B 		vmul.f64	d6, d6, d3
1062:open303/Source/DSPCode/fft4g.c ****     a[15] = wk1r * (x0i + x0r);
 1626              		.loc 2 1062 18 view .LVU678
 1627 011c 25EE035B 		vmul.f64	d5, d5, d3
 1628              		.loc 2 1063 18 view .LVU679
 1629 0120 27EE037B 		vmul.f64	d7, d7, d3
1058:open303/Source/DSPCode/fft4g.c ****     a[11] = wk1r * (x0r + x0i);
 1630              		.loc 2 1058 11 view .LVU680
 1631 0124 01ED0C4B 		vstr.64	d4, [r1, #-48]
1059:open303/Source/DSPCode/fft4g.c ****     x0r = x3i + x1r;
 1632              		.loc 2 1059 5 is_stmt 1 view .LVU681
1059:open303/Source/DSPCode/fft4g.c ****     x0r = x3i + x1r;
 1633              		.loc 2 1059 11 is_stmt 0 view .LVU682
 1634 0128 01ED0A6B 		vstr.64	d6, [r1, #-40]
1060:open303/Source/DSPCode/fft4g.c ****     x0i = x3r - x1i;
 1635              		.loc 2 1060 5 is_stmt 1 view .LVU683
 1636              	.LVL191:
1061:open303/Source/DSPCode/fft4g.c ****     a[14] = wk1r * (x0i - x0r);
 1637              		.loc 2 1061 5 view .LVU684
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 58


1062:open303/Source/DSPCode/fft4g.c ****     a[15] = wk1r * (x0i + x0r);
 1638              		.loc 2 1062 5 view .LVU685
1062:open303/Source/DSPCode/fft4g.c ****     a[15] = wk1r * (x0i + x0r);
 1639              		.loc 2 1062 11 is_stmt 0 view .LVU686
 1640 012c 01ED045B 		vstr.64	d5, [r1, #-16]
 1641              		.loc 2 1063 5 is_stmt 1 view .LVU687
 1642              		.loc 2 1063 11 is_stmt 0 view .LVU688
 1643 0130 01ED027B 		vstr.64	d7, [r1, #-8]
1064:open303/Source/DSPCode/fft4g.c ****     k1 = 0;
 1644              		.loc 2 1064 5 is_stmt 1 view .LVU689
 1645              	.LVL192:
1065:open303/Source/DSPCode/fft4g.c ****     for (j = 16; j < n; j += 16) {
 1646              		.loc 2 1065 5 view .LVU690
 1647              	.L47:
 1648              		.loc 2 1065 20 discriminator 1 view .LVU691
 1649 0134 9D1A     		subs	r5, r3, r2
 1650 0136 A842     		cmp	r0, r5
 1651 0138 02DC     		bgt	.L48
1066:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
1067:open303/Source/DSPCode/fft4g.c ****         k2 = 2 * k1;
1068:open303/Source/DSPCode/fft4g.c ****         wk2r = w[k1];
1069:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
1070:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
1071:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
1072:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
1073:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
1074:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j + 2];
1075:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
1076:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j + 2];
1077:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j + 3];
1078:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 4] + a[j + 6];
1079:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 5] + a[j + 7];
1080:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 4] - a[j + 6];
1081:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 5] - a[j + 7];
1082:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
1083:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
1084:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
1085:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
1086:open303/Source/DSPCode/fft4g.c ****         a[j + 4] = wk2r * x0r - wk2i * x0i;
1087:open303/Source/DSPCode/fft4g.c ****         a[j + 5] = wk2r * x0i + wk2i * x0r;
1088:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
1089:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
1090:open303/Source/DSPCode/fft4g.c ****         a[j + 2] = wk1r * x0r - wk1i * x0i;
1091:open303/Source/DSPCode/fft4g.c ****         a[j + 3] = wk1r * x0i + wk1i * x0r;
1092:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
1093:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
1094:open303/Source/DSPCode/fft4g.c ****         a[j + 6] = wk3r * x0r - wk3i * x0i;
1095:open303/Source/DSPCode/fft4g.c ****         a[j + 7] = wk3r * x0i + wk3i * x0r;
1096:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
1097:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
1098:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
1099:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
1100:open303/Source/DSPCode/fft4g.c ****         x0r = a[j + 8] + a[j + 10];
1101:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 9] + a[j + 11];
1102:open303/Source/DSPCode/fft4g.c ****         x1r = a[j + 8] - a[j + 10];
1103:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 9] - a[j + 11];
1104:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 12] + a[j + 14];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 59


1105:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 13] + a[j + 15];
1106:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 12] - a[j + 14];
1107:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 13] - a[j + 15];
1108:open303/Source/DSPCode/fft4g.c ****         a[j + 8] = x0r + x2r;
1109:open303/Source/DSPCode/fft4g.c ****         a[j + 9] = x0i + x2i;
1110:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
1111:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
1112:open303/Source/DSPCode/fft4g.c ****         a[j + 12] = -wk2i * x0r - wk2r * x0i;
1113:open303/Source/DSPCode/fft4g.c ****         a[j + 13] = -wk2i * x0i + wk2r * x0r;
1114:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
1115:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
1116:open303/Source/DSPCode/fft4g.c ****         a[j + 10] = wk1r * x0r - wk1i * x0i;
1117:open303/Source/DSPCode/fft4g.c ****         a[j + 11] = wk1r * x0i + wk1i * x0r;
1118:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
1119:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
1120:open303/Source/DSPCode/fft4g.c ****         a[j + 14] = wk3r * x0r - wk3i * x0i;
1121:open303/Source/DSPCode/fft4g.c ****         a[j + 15] = wk3r * x0i + wk3i * x0r;
1122:open303/Source/DSPCode/fft4g.c ****     }
1123:open303/Source/DSPCode/fft4g.c **** }
 1652              		.loc 2 1123 1 is_stmt 0 view .LVU692
 1653 013a BDEC108B 		vldm	sp!, {d8-d15}
 1654              		.cfi_remember_state
 1655              		.cfi_restore 94
 1656              		.cfi_restore 95
 1657              		.cfi_restore 92
 1658              		.cfi_restore 93
 1659              		.cfi_restore 90
 1660              		.cfi_restore 91
 1661              		.cfi_restore 88
 1662              		.cfi_restore 89
 1663              		.cfi_restore 86
 1664              		.cfi_restore 87
 1665              		.cfi_restore 84
 1666              		.cfi_restore 85
 1667              		.cfi_restore 82
 1668              		.cfi_restore 83
 1669              		.cfi_restore 80
 1670              		.cfi_restore 81
 1671              		.cfi_def_cfa_offset 12
 1672 013e 30BD     		pop	{r4, r5, pc}
 1673              	.L48:
 1674              		.cfi_restore_state
1066:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
 1675              		.loc 2 1066 9 is_stmt 1 view .LVU693
 1676              	.LVL193:
1067:open303/Source/DSPCode/fft4g.c ****         wk2r = w[k1];
 1677              		.loc 2 1067 9 view .LVU694
1068:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
 1678              		.loc 2 1068 9 view .LVU695
1068:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
 1679              		.loc 2 1068 14 is_stmt 0 view .LVU696
 1680 0140 1D46     		mov	r5, r3
 1681 0142 1033     		adds	r3, r3, #16
 1682              	.LVL194:
1068:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
 1683              		.loc 2 1068 14 view .LVU697
 1684 0144 95ED007B 		vldr.64	d7, [r5]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 60


 1685              	.LVL195:
1069:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
 1686              		.loc 2 1069 9 is_stmt 1 view .LVU698
1070:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
 1687              		.loc 2 1070 14 is_stmt 0 view .LVU699
 1688 0148 2546     		mov	r5, r4
 1689              	.LVL196:
1070:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
 1690              		.loc 2 1070 14 view .LVU700
 1691 014a 2034     		adds	r4, r4, #32
 1692 014c 95ED001B 		vldr.64	d1, [r5]
1069:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
 1693              		.loc 2 1069 14 view .LVU701
 1694 0150 13ED023B 		vldr.64	d3, [r3, #-8]
 1695              	.LVL197:
1070:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
 1696              		.loc 2 1070 9 is_stmt 1 view .LVU702
1071:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
 1697              		.loc 2 1071 9 view .LVU703
1071:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
 1698              		.loc 2 1071 14 is_stmt 0 view .LVU704
 1699 0154 14ED064B 		vldr.64	d4, [r4, #-24]
 1700              	.LVL198:
1072:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 1701              		.loc 2 1072 9 is_stmt 1 view .LVU705
1072:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 1702              		.loc 2 1072 14 is_stmt 0 view .LVU706
 1703 0158 B0EE41EB 		vmov.f64	d14, d1
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1704              		.loc 2 1074 18 view .LVU707
 1705 015c 0D46     		mov	r5, r1
1072:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 1706              		.loc 2 1072 25 view .LVU708
 1707 015e 33EE036B 		vadd.f64	d6, d3, d3
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1708              		.loc 2 1074 18 view .LVU709
 1709 0162 8031     		adds	r1, r1, #128
1073:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j + 2];
 1710              		.loc 2 1073 14 view .LVU710
 1711 0164 B0EE44DB 		vmov.f64	d13, d4
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1712              		.loc 2 1074 18 view .LVU711
 1713 0168 95ED005B 		vldr.64	d5, [r5]
1072:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 1714              		.loc 2 1072 14 view .LVU712
 1715 016c A6EE44EB 		vfms.f64	d14, d6, d4
 1716              	.LVL199:
1073:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j + 2];
 1717              		.loc 2 1073 9 is_stmt 1 view .LVU713
1073:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j + 2];
 1718              		.loc 2 1073 14 is_stmt 0 view .LVU714
 1719 0170 96EE01DB 		vfnms.f64	d13, d6, d1
 1720              	.LVL200:
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1721              		.loc 2 1074 9 is_stmt 1 view .LVU715
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1722              		.loc 2 1074 29 is_stmt 0 view .LVU716
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 61


 1723 0174 11ED1C2B 		vldr.64	d2, [r1, #-112]
1075:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j + 2];
 1724              		.loc 2 1075 22 view .LVU717
 1725 0178 11ED1E6B 		vldr.64	d6, [r1, #-120]
1078:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 5] + a[j + 7];
 1726              		.loc 2 1078 22 view .LVU718
 1727 017c 11ED18AB 		vldr.64	d10, [r1, #-96]
1075:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j + 2];
 1728              		.loc 2 1075 33 view .LVU719
 1729 0180 11ED1ABB 		vldr.64	d11, [r1, #-104]
1078:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 5] + a[j + 7];
 1730              		.loc 2 1078 33 view .LVU720
 1731 0184 11ED14CB 		vldr.64	d12, [r1, #-80]
1074:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j + 3];
 1732              		.loc 2 1074 13 view .LVU721
 1733 0188 35EE029B 		vadd.f64	d9, d5, d2
 1734              	.LVL201:
1075:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j + 2];
 1735              		.loc 2 1075 9 is_stmt 1 view .LVU722
1075:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j + 2];
 1736              		.loc 2 1075 13 is_stmt 0 view .LVU723
 1737 018c 36EE0B8B 		vadd.f64	d8, d6, d11
 1738              	.LVL202:
1076:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j + 3];
 1739              		.loc 2 1076 9 is_stmt 1 view .LVU724
1076:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j + 3];
 1740              		.loc 2 1076 13 is_stmt 0 view .LVU725
 1741 0190 35EE425B 		vsub.f64	d5, d5, d2
 1742              	.LVL203:
1077:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 4] + a[j + 6];
 1743              		.loc 2 1077 9 is_stmt 1 view .LVU726
1077:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 4] + a[j + 6];
 1744              		.loc 2 1077 13 is_stmt 0 view .LVU727
 1745 0194 36EE4BBB 		vsub.f64	d11, d6, d11
 1746              	.LVL204:
1078:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 5] + a[j + 7];
 1747              		.loc 2 1078 9 is_stmt 1 view .LVU728
1078:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 5] + a[j + 7];
 1748              		.loc 2 1078 13 is_stmt 0 view .LVU729
 1749 0198 3AEE0C6B 		vadd.f64	d6, d10, d12
 1750              	.LVL205:
1079:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 4] - a[j + 6];
 1751              		.loc 2 1079 9 is_stmt 1 view .LVU730
1080:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 5] - a[j + 7];
 1752              		.loc 2 1080 13 is_stmt 0 view .LVU731
 1753 019c 3AEE4CCB 		vsub.f64	d12, d10, d12
1079:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 4] - a[j + 6];
 1754              		.loc 2 1079 22 view .LVU732
 1755 01a0 11ED16FB 		vldr.64	d15, [r1, #-88]
1079:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 4] - a[j + 6];
 1756              		.loc 2 1079 13 view .LVU733
 1757 01a4 11ED122B 		vldr.64	d2, [r1, #-72]
1082:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 1758              		.loc 2 1082 20 view .LVU734
 1759 01a8 39EE06AB 		vadd.f64	d10, d9, d6
1084:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
 1760              		.loc 2 1084 13 view .LVU735
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 62


 1761 01ac 39EE466B 		vsub.f64	d6, d9, d6
 1762              	.LVL206:
1079:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 4] - a[j + 6];
 1763              		.loc 2 1079 13 view .LVU736
 1764 01b0 3FEE022B 		vadd.f64	d2, d15, d2
 1765              	.LVL207:
1080:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 5] - a[j + 7];
 1766              		.loc 2 1080 9 is_stmt 1 view .LVU737
1081:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 1767              		.loc 2 1081 9 view .LVU738
1082:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 1768              		.loc 2 1082 14 is_stmt 0 view .LVU739
 1769 01b4 01ED20AB 		vstr.64	d10, [r1, #-128]
1083:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1770              		.loc 2 1083 24 view .LVU740
 1771 01b8 38EE02AB 		vadd.f64	d10, d8, d2
1085:open303/Source/DSPCode/fft4g.c ****         a[j + 4] = wk2r * x0r - wk2i * x0i;
 1772              		.loc 2 1085 13 view .LVU741
 1773 01bc 38EE422B 		vsub.f64	d2, d8, d2
 1774              	.LVL208:
1081:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 1775              		.loc 2 1081 13 view .LVU742
 1776 01c0 11ED120B 		vldr.64	d0, [r1, #-72]
1086:open303/Source/DSPCode/fft4g.c ****         a[j + 5] = wk2r * x0i + wk2i * x0r;
 1777              		.loc 2 1086 18 view .LVU743
 1778 01c4 22EE438B 		vnmul.f64	d8, d2, d3
 1779              	.LVL209:
1081:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 1780              		.loc 2 1081 13 view .LVU744
 1781 01c8 3FEE40FB 		vsub.f64	d15, d15, d0
 1782              	.LVL210:
1082:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 1783              		.loc 2 1082 9 is_stmt 1 view .LVU745
1083:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1784              		.loc 2 1083 9 view .LVU746
1083:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1785              		.loc 2 1083 18 is_stmt 0 view .LVU747
 1786 01cc 01ED1EAB 		vstr.64	d10, [r1, #-120]
 1787              	.LVL211:
1084:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
 1788              		.loc 2 1084 9 is_stmt 1 view .LVU748
1085:open303/Source/DSPCode/fft4g.c ****         a[j + 4] = wk2r * x0r - wk2i * x0i;
 1789              		.loc 2 1085 9 view .LVU749
1086:open303/Source/DSPCode/fft4g.c ****         a[j + 5] = wk2r * x0i + wk2i * x0r;
 1790              		.loc 2 1086 9 view .LVU750
1086:open303/Source/DSPCode/fft4g.c ****         a[j + 5] = wk2r * x0i + wk2i * x0r;
 1791              		.loc 2 1086 18 is_stmt 0 view .LVU751
 1792 01d0 A7EE068B 		vfma.f64	d8, d7, d6
1087:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1793              		.loc 2 1087 38 view .LVU752
 1794 01d4 23EE066B 		vmul.f64	d6, d3, d6
 1795              	.LVL212:
1104:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 13] + a[j + 15];
 1796              		.loc 2 1104 23 view .LVU753
 1797 01d8 11ED08AB 		vldr.64	d10, [r1, #-32]
1107:open303/Source/DSPCode/fft4g.c ****         a[j + 8] = x0r + x2r;
 1798              		.loc 2 1107 13 view .LVU754
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 63


 1799 01dc 11ED020B 		vldr.64	d0, [r1, #-8]
1087:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1800              		.loc 2 1087 18 view .LVU755
 1801 01e0 A7EE026B 		vfma.f64	d6, d7, d2
1089:open303/Source/DSPCode/fft4g.c ****         a[j + 2] = wk1r * x0r - wk1i * x0i;
 1802              		.loc 2 1089 13 view .LVU756
 1803 01e4 3BEE0C2B 		vadd.f64	d2, d11, d12
 1804              	.LVL213:
1093:open303/Source/DSPCode/fft4g.c ****         a[j + 6] = wk3r * x0r - wk3i * x0i;
 1805              		.loc 2 1093 13 view .LVU757
 1806 01e8 3BEE4CBB 		vsub.f64	d11, d11, d12
 1807              	.LVL214:
1086:open303/Source/DSPCode/fft4g.c ****         a[j + 5] = wk2r * x0i + wk2i * x0r;
 1808              		.loc 2 1086 18 view .LVU758
 1809 01ec 01ED188B 		vstr.64	d8, [r1, #-96]
 1810              	.LVL215:
1087:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1811              		.loc 2 1087 9 is_stmt 1 view .LVU759
1088:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 1812              		.loc 2 1088 13 is_stmt 0 view .LVU760
 1813 01f0 35EE4F8B 		vsub.f64	d8, d5, d15
1092:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
 1814              		.loc 2 1092 13 view .LVU761
 1815 01f4 35EE0F5B 		vadd.f64	d5, d5, d15
 1816              	.LVL216:
1087:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1817              		.loc 2 1087 18 view .LVU762
 1818 01f8 01ED166B 		vstr.64	d6, [r1, #-88]
 1819              	.LVL217:
1088:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 1820              		.loc 2 1088 9 is_stmt 1 view .LVU763
1089:open303/Source/DSPCode/fft4g.c ****         a[j + 2] = wk1r * x0r - wk1i * x0i;
 1821              		.loc 2 1089 9 view .LVU764
1090:open303/Source/DSPCode/fft4g.c ****         a[j + 3] = wk1r * x0i + wk1i * x0r;
 1822              		.loc 2 1090 9 view .LVU765
1090:open303/Source/DSPCode/fft4g.c ****         a[j + 3] = wk1r * x0i + wk1i * x0r;
 1823              		.loc 2 1090 18 is_stmt 0 view .LVU766
 1824 01fc 22EE446B 		vnmul.f64	d6, d2, d4
1091:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1825              		.loc 2 1091 38 view .LVU767
 1826 0200 24EE084B 		vmul.f64	d4, d4, d8
 1827              	.LVL218:
1090:open303/Source/DSPCode/fft4g.c ****         a[j + 3] = wk1r * x0i + wk1i * x0r;
 1828              		.loc 2 1090 18 view .LVU768
 1829 0204 A1EE086B 		vfma.f64	d6, d1, d8
1091:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1830              		.loc 2 1091 18 view .LVU769
 1831 0208 A1EE024B 		vfma.f64	d4, d1, d2
1104:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 13] + a[j + 15];
 1832              		.loc 2 1104 35 view .LVU770
 1833 020c 11ED04CB 		vldr.64	d12, [r1, #-16]
 1834              	.LVL219:
1090:open303/Source/DSPCode/fft4g.c ****         a[j + 3] = wk1r * x0i + wk1i * x0r;
 1835              		.loc 2 1090 18 view .LVU771
 1836 0210 01ED1C6B 		vstr.64	d6, [r1, #-112]
1091:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1837              		.loc 2 1091 9 is_stmt 1 view .LVU772
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 64


1094:open303/Source/DSPCode/fft4g.c ****         a[j + 7] = wk3r * x0i + wk3i * x0r;
 1838              		.loc 2 1094 18 is_stmt 0 view .LVU773
 1839 0214 2BEE4D6B 		vnmul.f64	d6, d11, d13
1095:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
 1840              		.loc 2 1095 38 view .LVU774
 1841 0218 2DEE05DB 		vmul.f64	d13, d13, d5
 1842              	.LVL220:
1094:open303/Source/DSPCode/fft4g.c ****         a[j + 7] = wk3r * x0i + wk3i * x0r;
 1843              		.loc 2 1094 18 view .LVU775
 1844 021c AEEE056B 		vfma.f64	d6, d14, d5
1095:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
 1845              		.loc 2 1095 18 view .LVU776
 1846 0220 AEEE0BDB 		vfma.f64	d13, d14, d11
1091:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1847              		.loc 2 1091 18 view .LVU777
 1848 0224 01ED1A4B 		vstr.64	d4, [r1, #-104]
1092:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
 1849              		.loc 2 1092 9 is_stmt 1 view .LVU778
 1850              	.LVL221:
1093:open303/Source/DSPCode/fft4g.c ****         a[j + 6] = wk3r * x0r - wk3i * x0i;
 1851              		.loc 2 1093 9 view .LVU779
1094:open303/Source/DSPCode/fft4g.c ****         a[j + 7] = wk3r * x0i + wk3i * x0r;
 1852              		.loc 2 1094 9 view .LVU780
1094:open303/Source/DSPCode/fft4g.c ****         a[j + 7] = wk3r * x0i + wk3i * x0r;
 1853              		.loc 2 1094 18 is_stmt 0 view .LVU781
 1854 0228 01ED146B 		vstr.64	d6, [r1, #-80]
1095:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
 1855              		.loc 2 1095 9 is_stmt 1 view .LVU782
1098:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 1856              		.loc 2 1098 25 is_stmt 0 view .LVU783
 1857 022c 37EE076B 		vadd.f64	d6, d7, d7
1100:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 9] + a[j + 11];
 1858              		.loc 2 1100 34 view .LVU784
 1859 0230 11ED0C2B 		vldr.64	d2, [r1, #-48]
1095:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
 1860              		.loc 2 1095 18 view .LVU785
 1861 0234 01ED12DB 		vstr.64	d13, [r1, #-72]
1096:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
 1862              		.loc 2 1096 9 is_stmt 1 view .LVU786
1096:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
 1863              		.loc 2 1096 14 is_stmt 0 view .LVU787
 1864 0238 14ED041B 		vldr.64	d1, [r4, #-16]
 1865              	.LVL222:
1097:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
 1866              		.loc 2 1097 9 is_stmt 1 view .LVU788
1097:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
 1867              		.loc 2 1097 14 is_stmt 0 view .LVU789
 1868 023c 14ED025B 		vldr.64	d5, [r4, #-8]
 1869              	.LVL223:
1098:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 1870              		.loc 2 1098 9 is_stmt 1 view .LVU790
1101:open303/Source/DSPCode/fft4g.c ****         x1r = a[j + 8] - a[j + 10];
 1871              		.loc 2 1101 22 is_stmt 0 view .LVU791
 1872 0240 11ED0E4B 		vldr.64	d4, [r1, #-56]
1098:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 1873              		.loc 2 1098 14 view .LVU792
 1874 0244 B0EE41EB 		vmov.f64	d14, d1
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 65


 1875              	.LVL224:
1099:open303/Source/DSPCode/fft4g.c ****         x0r = a[j + 8] + a[j + 10];
 1876              		.loc 2 1099 14 view .LVU793
 1877 0248 B0EE45DB 		vmov.f64	d13, d5
1098:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 1878              		.loc 2 1098 14 view .LVU794
 1879 024c A6EE45EB 		vfms.f64	d14, d6, d5
 1880              	.LVL225:
1099:open303/Source/DSPCode/fft4g.c ****         x0r = a[j + 8] + a[j + 10];
 1881              		.loc 2 1099 9 is_stmt 1 view .LVU795
1099:open303/Source/DSPCode/fft4g.c ****         x0r = a[j + 8] + a[j + 10];
 1882              		.loc 2 1099 14 is_stmt 0 view .LVU796
 1883 0250 96EE01DB 		vfnms.f64	d13, d6, d1
 1884              	.LVL226:
1100:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 9] + a[j + 11];
 1885              		.loc 2 1100 9 is_stmt 1 view .LVU797
1101:open303/Source/DSPCode/fft4g.c ****         x1r = a[j + 8] - a[j + 10];
 1886              		.loc 2 1101 34 is_stmt 0 view .LVU798
 1887 0254 11ED0ABB 		vldr.64	d11, [r1, #-40]
 1888              	.LVL227:
1100:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 9] + a[j + 11];
 1889              		.loc 2 1100 22 view .LVU799
 1890 0258 11ED106B 		vldr.64	d6, [r1, #-64]
1105:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 12] - a[j + 14];
 1891              		.loc 2 1105 23 view .LVU800
 1892 025c 11ED06FB 		vldr.64	d15, [r1, #-24]
 1893              	.LVL228:
1101:open303/Source/DSPCode/fft4g.c ****         x1r = a[j + 8] - a[j + 10];
 1894              		.loc 2 1101 13 view .LVU801
 1895 0260 34EE0B8B 		vadd.f64	d8, d4, d11
1100:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 9] + a[j + 11];
 1896              		.loc 2 1100 13 view .LVU802
 1897 0264 36EE029B 		vadd.f64	d9, d6, d2
 1898              	.LVL229:
1101:open303/Source/DSPCode/fft4g.c ****         x1r = a[j + 8] - a[j + 10];
 1899              		.loc 2 1101 9 is_stmt 1 view .LVU803
1102:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 9] - a[j + 11];
 1900              		.loc 2 1102 9 view .LVU804
1103:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 12] + a[j + 14];
 1901              		.loc 2 1103 13 is_stmt 0 view .LVU805
 1902 0268 34EE4BBB 		vsub.f64	d11, d4, d11
1102:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 9] - a[j + 11];
 1903              		.loc 2 1102 13 view .LVU806
 1904 026c 36EE426B 		vsub.f64	d6, d6, d2
 1905              	.LVL230:
1103:open303/Source/DSPCode/fft4g.c ****         x2r = a[j + 12] + a[j + 14];
 1906              		.loc 2 1103 9 is_stmt 1 view .LVU807
1104:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 13] + a[j + 15];
 1907              		.loc 2 1104 9 view .LVU808
1104:open303/Source/DSPCode/fft4g.c ****         x2i = a[j + 13] + a[j + 15];
 1908              		.loc 2 1104 13 is_stmt 0 view .LVU809
 1909 0270 3AEE0C2B 		vadd.f64	d2, d10, d12
 1910              	.LVL231:
1105:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 12] - a[j + 14];
 1911              		.loc 2 1105 9 is_stmt 1 view .LVU810
1106:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 13] - a[j + 15];
 1912              		.loc 2 1106 13 is_stmt 0 view .LVU811
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 66


 1913 0274 3AEE4CCB 		vsub.f64	d12, d10, d12
1105:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 12] - a[j + 14];
 1914              		.loc 2 1105 13 view .LVU812
 1915 0278 11ED024B 		vldr.64	d4, [r1, #-8]
1108:open303/Source/DSPCode/fft4g.c ****         a[j + 9] = x0i + x2i;
 1916              		.loc 2 1108 24 view .LVU813
 1917 027c 39EE02AB 		vadd.f64	d10, d9, d2
1110:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
 1918              		.loc 2 1110 13 view .LVU814
 1919 0280 39EE422B 		vsub.f64	d2, d9, d2
 1920              	.LVL232:
1105:open303/Source/DSPCode/fft4g.c ****         x3r = a[j + 12] - a[j + 14];
 1921              		.loc 2 1105 13 view .LVU815
 1922 0284 3FEE044B 		vadd.f64	d4, d15, d4
 1923              	.LVL233:
1106:open303/Source/DSPCode/fft4g.c ****         x3i = a[j + 13] - a[j + 15];
 1924              		.loc 2 1106 9 is_stmt 1 view .LVU816
1107:open303/Source/DSPCode/fft4g.c ****         a[j + 8] = x0r + x2r;
 1925              		.loc 2 1107 9 view .LVU817
1107:open303/Source/DSPCode/fft4g.c ****         a[j + 8] = x0r + x2r;
 1926              		.loc 2 1107 13 is_stmt 0 view .LVU818
 1927 0288 3FEE40FB 		vsub.f64	d15, d15, d0
 1928              	.LVL234:
1108:open303/Source/DSPCode/fft4g.c ****         a[j + 9] = x0i + x2i;
 1929              		.loc 2 1108 9 is_stmt 1 view .LVU819
1108:open303/Source/DSPCode/fft4g.c ****         a[j + 9] = x0i + x2i;
 1930              		.loc 2 1108 18 is_stmt 0 view .LVU820
 1931 028c 01ED10AB 		vstr.64	d10, [r1, #-64]
1109:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1932              		.loc 2 1109 9 is_stmt 1 view .LVU821
1109:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1933              		.loc 2 1109 24 is_stmt 0 view .LVU822
 1934 0290 38EE04AB 		vadd.f64	d10, d8, d4
1111:open303/Source/DSPCode/fft4g.c ****         a[j + 12] = -wk2i * x0r - wk2r * x0i;
 1935              		.loc 2 1111 13 view .LVU823
 1936 0294 38EE444B 		vsub.f64	d4, d8, d4
 1937              	.LVL235:
1109:open303/Source/DSPCode/fft4g.c ****         x0r -= x2r;
 1938              		.loc 2 1109 18 view .LVU824
 1939 0298 01ED0EAB 		vstr.64	d10, [r1, #-56]
1110:open303/Source/DSPCode/fft4g.c ****         x0i -= x2i;
 1940              		.loc 2 1110 9 is_stmt 1 view .LVU825
 1941              	.LVL236:
1111:open303/Source/DSPCode/fft4g.c ****         a[j + 12] = -wk2i * x0r - wk2r * x0i;
 1942              		.loc 2 1111 9 view .LVU826
1112:open303/Source/DSPCode/fft4g.c ****         a[j + 13] = -wk2i * x0i + wk2r * x0r;
 1943              		.loc 2 1112 9 view .LVU827
1112:open303/Source/DSPCode/fft4g.c ****         a[j + 13] = -wk2i * x0i + wk2r * x0r;
 1944              		.loc 2 1112 19 is_stmt 0 view .LVU828
 1945 029c 24EE478B 		vnmul.f64	d8, d4, d7
1113:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1946              		.loc 2 1113 40 view .LVU829
 1947 02a0 27EE027B 		vmul.f64	d7, d7, d2
 1948              	.LVL237:
1112:open303/Source/DSPCode/fft4g.c ****         a[j + 13] = -wk2i * x0i + wk2r * x0r;
 1949              		.loc 2 1112 19 view .LVU830
 1950 02a4 A3EE428B 		vfms.f64	d8, d3, d2
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 67


1113:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1951              		.loc 2 1113 19 view .LVU831
 1952 02a8 A3EE447B 		vfms.f64	d7, d3, d4
1114:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 1953              		.loc 2 1114 13 view .LVU832
 1954 02ac 36EE4F3B 		vsub.f64	d3, d6, d15
 1955              	.LVL238:
1118:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
 1956              		.loc 2 1118 13 view .LVU833
 1957 02b0 36EE0F6B 		vadd.f64	d6, d6, d15
 1958              	.LVL239:
1112:open303/Source/DSPCode/fft4g.c ****         a[j + 13] = -wk2i * x0i + wk2r * x0r;
 1959              		.loc 2 1112 19 view .LVU834
 1960 02b4 01ED088B 		vstr.64	d8, [r1, #-32]
 1961              	.LVL240:
1113:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1962              		.loc 2 1113 9 is_stmt 1 view .LVU835
1113:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 1963              		.loc 2 1113 19 is_stmt 0 view .LVU836
 1964 02b8 01ED067B 		vstr.64	d7, [r1, #-24]
 1965              	.LVL241:
1114:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 1966              		.loc 2 1114 9 is_stmt 1 view .LVU837
1115:open303/Source/DSPCode/fft4g.c ****         a[j + 10] = wk1r * x0r - wk1i * x0i;
 1967              		.loc 2 1115 9 view .LVU838
1115:open303/Source/DSPCode/fft4g.c ****         a[j + 10] = wk1r * x0r - wk1i * x0i;
 1968              		.loc 2 1115 13 is_stmt 0 view .LVU839
 1969 02bc 3BEE0C7B 		vadd.f64	d7, d11, d12
 1970              	.LVL242:
1116:open303/Source/DSPCode/fft4g.c ****         a[j + 11] = wk1r * x0i + wk1i * x0r;
 1971              		.loc 2 1116 9 is_stmt 1 view .LVU840
1119:open303/Source/DSPCode/fft4g.c ****         a[j + 14] = wk3r * x0r - wk3i * x0i;
 1972              		.loc 2 1119 13 is_stmt 0 view .LVU841
 1973 02c0 3BEE4CBB 		vsub.f64	d11, d11, d12
 1974              	.LVL243:
1116:open303/Source/DSPCode/fft4g.c ****         a[j + 11] = wk1r * x0i + wk1i * x0r;
 1975              		.loc 2 1116 19 view .LVU842
 1976 02c4 27EE454B 		vnmul.f64	d4, d7, d5
1117:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1977              		.loc 2 1117 39 view .LVU843
 1978 02c8 25EE035B 		vmul.f64	d5, d5, d3
 1979              	.LVL244:
1116:open303/Source/DSPCode/fft4g.c ****         a[j + 11] = wk1r * x0i + wk1i * x0r;
 1980              		.loc 2 1116 19 view .LVU844
 1981 02cc A1EE034B 		vfma.f64	d4, d1, d3
1117:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1982              		.loc 2 1117 19 view .LVU845
 1983 02d0 A1EE075B 		vfma.f64	d5, d1, d7
1120:open303/Source/DSPCode/fft4g.c ****         a[j + 15] = wk3r * x0i + wk3i * x0r;
 1984              		.loc 2 1120 19 view .LVU846
 1985 02d4 2BEE4D7B 		vnmul.f64	d7, d11, d13
 1986              	.LVL245:
1121:open303/Source/DSPCode/fft4g.c ****     }
 1987              		.loc 2 1121 39 view .LVU847
 1988 02d8 2DEE06DB 		vmul.f64	d13, d13, d6
 1989              	.LVL246:
1120:open303/Source/DSPCode/fft4g.c ****         a[j + 15] = wk3r * x0i + wk3i * x0r;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 68


 1990              		.loc 2 1120 19 view .LVU848
 1991 02dc AEEE067B 		vfma.f64	d7, d14, d6
1121:open303/Source/DSPCode/fft4g.c ****     }
 1992              		.loc 2 1121 19 view .LVU849
 1993 02e0 AEEE0BDB 		vfma.f64	d13, d14, d11
1116:open303/Source/DSPCode/fft4g.c ****         a[j + 11] = wk1r * x0i + wk1i * x0r;
 1994              		.loc 2 1116 19 view .LVU850
 1995 02e4 01ED0C4B 		vstr.64	d4, [r1, #-48]
1117:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1996              		.loc 2 1117 9 is_stmt 1 view .LVU851
1117:open303/Source/DSPCode/fft4g.c ****         x0r = x1r + x3i;
 1997              		.loc 2 1117 19 is_stmt 0 view .LVU852
 1998 02e8 01ED0A5B 		vstr.64	d5, [r1, #-40]
1118:open303/Source/DSPCode/fft4g.c ****         x0i = x1i - x3r;
 1999              		.loc 2 1118 9 is_stmt 1 view .LVU853
 2000              	.LVL247:
1119:open303/Source/DSPCode/fft4g.c ****         a[j + 14] = wk3r * x0r - wk3i * x0i;
 2001              		.loc 2 1119 9 view .LVU854
1120:open303/Source/DSPCode/fft4g.c ****         a[j + 15] = wk3r * x0i + wk3i * x0r;
 2002              		.loc 2 1120 9 view .LVU855
1120:open303/Source/DSPCode/fft4g.c ****         a[j + 15] = wk3r * x0i + wk3i * x0r;
 2003              		.loc 2 1120 19 is_stmt 0 view .LVU856
 2004 02ec 01ED047B 		vstr.64	d7, [r1, #-16]
1121:open303/Source/DSPCode/fft4g.c ****     }
 2005              		.loc 2 1121 9 is_stmt 1 view .LVU857
1121:open303/Source/DSPCode/fft4g.c ****     }
 2006              		.loc 2 1121 19 is_stmt 0 view .LVU858
 2007 02f0 01ED02DB 		vstr.64	d13, [r1, #-8]
1065:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
 2008              		.loc 2 1065 5 is_stmt 1 discriminator 3 view .LVU859
 2009 02f4 1EE7     		b	.L47
 2010              		.cfi_endproc
 2011              	.LFE653:
 2013              		.section	.text._Z6cftmdliiPdS_,"ax",%progbits
 2014              		.align	1
 2015              		.global	_Z6cftmdliiPdS_
 2016              		.syntax unified
 2017              		.thumb
 2018              		.thumb_func
 2020              	_Z6cftmdliiPdS_:
 2021              	.LVL248:
 2022              	.LFB654:
1124:open303/Source/DSPCode/fft4g.c **** 
1125:open303/Source/DSPCode/fft4g.c **** 
1126:open303/Source/DSPCode/fft4g.c **** void cftmdl(int n, int l, double *a, double *w)
1127:open303/Source/DSPCode/fft4g.c **** {
 2023              		.loc 2 1127 1 view -0
 2024              		.cfi_startproc
 2025              		@ args = 0, pretend = 0, frame = 16
 2026              		@ frame_needed = 0, uses_anonymous_args = 0
 2027              		.loc 2 1127 1 is_stmt 0 view .LVU861
 2028 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2029              		.cfi_def_cfa_offset 36
 2030              		.cfi_offset 4, -36
 2031              		.cfi_offset 5, -32
 2032              		.cfi_offset 6, -28
 2033              		.cfi_offset 7, -24
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 69


 2034              		.cfi_offset 8, -20
 2035              		.cfi_offset 9, -16
 2036              		.cfi_offset 10, -12
 2037              		.cfi_offset 11, -8
 2038              		.cfi_offset 14, -4
 2039 0004 02EBC104 		add	r4, r2, r1, lsl #3
 2040 0008 1826     		movs	r6, #24
1128:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, k, k1, k2, m, m2;
1129:open303/Source/DSPCode/fft4g.c ****     double wk1r, wk1i, wk2r, wk2i, wk3r, wk3i;
1130:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
1131:open303/Source/DSPCode/fft4g.c ****     
1132:open303/Source/DSPCode/fft4g.c ****     m = l << 2;
1133:open303/Source/DSPCode/fft4g.c ****     for (j = 0; j < l; j += 2) {
 2041              		.loc 2 1133 5 view .LVU862
 2042 000a 02EB0117 		add	r7, r2, r1, lsl #4
 2043              		.loc 2 1133 12 view .LVU863
 2044 000e 4FF0000E 		mov	lr, #0
 2045              		.loc 2 1133 5 view .LVU864
 2046 0012 02EBC105 		add	r5, r2, r1, lsl #3
1127:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, k, k1, k2, m, m2;
 2047              		.loc 2 1127 1 view .LVU865
 2048 0016 2DED108B 		vpush.64	{d8, d9, d10, d11, d12, d13, d14, d15}
 2049              		.cfi_def_cfa_offset 100
 2050              		.cfi_offset 80, -100
 2051              		.cfi_offset 81, -96
 2052              		.cfi_offset 82, -92
 2053              		.cfi_offset 83, -88
 2054              		.cfi_offset 84, -84
 2055              		.cfi_offset 85, -80
 2056              		.cfi_offset 86, -76
 2057              		.cfi_offset 87, -72
 2058              		.cfi_offset 88, -68
 2059              		.cfi_offset 89, -64
 2060              		.cfi_offset 90, -60
 2061              		.cfi_offset 91, -56
 2062              		.cfi_offset 92, -52
 2063              		.cfi_offset 93, -48
 2064              		.cfi_offset 94, -44
 2065              		.cfi_offset 95, -40
 2066 001a 85B0     		sub	sp, sp, #20
 2067              		.cfi_def_cfa_offset 120
 2068 001c 0194     		str	r4, [sp, #4]
 2069 001e 02EB0114 		add	r4, r2, r1, lsl #4
1127:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, k, k1, k2, m, m2;
 2070              		.loc 2 1127 1 view .LVU866
 2071 0022 0390     		str	r0, [sp, #12]
1128:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, k, k1, k2, m, m2;
 2072              		.loc 2 1128 5 is_stmt 1 view .LVU867
1129:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 2073              		.loc 2 1129 5 view .LVU868
1130:open303/Source/DSPCode/fft4g.c ****     
 2074              		.loc 2 1130 5 view .LVU869
1132:open303/Source/DSPCode/fft4g.c ****     for (j = 0; j < l; j += 2) {
 2075              		.loc 2 1132 5 view .LVU870
1132:open303/Source/DSPCode/fft4g.c ****     for (j = 0; j < l; j += 2) {
 2076              		.loc 2 1132 7 is_stmt 0 view .LVU871
 2077 0024 8800     		lsls	r0, r1, #2
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 70


 2078              	.LVL249:
 2079              		.loc 2 1133 5 is_stmt 1 view .LVU872
 2080              		.loc 2 1133 5 is_stmt 0 view .LVU873
 2081 0026 0294     		str	r4, [sp, #8]
 2082 0028 06FB0124 		mla	r4, r6, r1, r2
 2083 002c A446     		mov	ip, r4
 2084 002e 0094     		str	r4, [sp]
 2085 0030 1446     		mov	r4, r2
 2086              	.LVL250:
 2087              	.L50:
 2088              		.loc 2 1133 19 is_stmt 1 discriminator 1 view .LVU874
 2089 0032 8E45     		cmp	lr, r1
 2090 0034 20DB     		blt	.L51
1134:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
1135:open303/Source/DSPCode/fft4g.c ****         j2 = j1 + l;
1136:open303/Source/DSPCode/fft4g.c ****         j3 = j2 + l;
1137:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j1];
1138:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
1139:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
1140:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
1141:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
1142:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
1143:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
1144:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
1145:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
1146:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
1147:open303/Source/DSPCode/fft4g.c ****         a[j2] = x0r - x2r;
1148:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0i - x2i;
1149:open303/Source/DSPCode/fft4g.c ****         a[j1] = x1r - x3i;
1150:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = x1i + x3r;
1151:open303/Source/DSPCode/fft4g.c ****         a[j3] = x1r + x3i;
1152:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = x1i - x3r;
1153:open303/Source/DSPCode/fft4g.c ****     }
1154:open303/Source/DSPCode/fft4g.c ****     wk1r = w[2];
 2091              		.loc 2 1154 5 view .LVU875
 2092 0036 01EB4104 		add	r4, r1, r1, lsl #1
 2093 003a 00EB010E 		add	lr, r0, r1
 2094              	.LVL251:
 2095              		.loc 2 1154 5 is_stmt 0 view .LVU876
 2096 003e 00EB4105 		add	r5, r0, r1, lsl #1
1155:open303/Source/DSPCode/fft4g.c ****     for (j = m; j < l + m; j += 2) {
 2097              		.loc 2 1155 12 view .LVU877
 2098 0042 8046     		mov	r8, r0
 2099 0044 0444     		add	r4, r4, r0
 2100 0046 02EBC007 		add	r7, r2, r0, lsl #3
 2101 004a 02EBCE0C 		add	ip, r2, lr, lsl #3
 2102 004e 02EBC505 		add	r5, r2, r5, lsl #3
 2103 0052 02EBC404 		add	r4, r2, r4, lsl #3
1154:open303/Source/DSPCode/fft4g.c ****     for (j = m; j < l + m; j += 2) {
 2104              		.loc 2 1154 10 view .LVU878
 2105 0056 93ED044B 		vldr.64	d4, [r3, #16]
 2106              	.LVL252:
 2107              		.loc 2 1155 5 is_stmt 1 view .LVU879
 2108              	.L52:
 2109              		.loc 2 1155 19 discriminator 1 view .LVU880
 2110 005a C645     		cmp	lr, r8
 2111 005c 58DC     		bgt	.L53
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 71


1156:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
1157:open303/Source/DSPCode/fft4g.c ****         j2 = j1 + l;
1158:open303/Source/DSPCode/fft4g.c ****         j3 = j2 + l;
1159:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j1];
1160:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
1161:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
1162:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
1163:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
1164:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
1165:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
1166:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
1167:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
1168:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
1169:open303/Source/DSPCode/fft4g.c ****         a[j2] = x2i - x0i;
1170:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0r - x2r;
1171:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
1172:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
1173:open303/Source/DSPCode/fft4g.c ****         a[j1] = wk1r * (x0r - x0i);
1174:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = wk1r * (x0r + x0i);
1175:open303/Source/DSPCode/fft4g.c ****         x0r = x3i + x1r;
1176:open303/Source/DSPCode/fft4g.c ****         x0i = x3r - x1i;
1177:open303/Source/DSPCode/fft4g.c ****         a[j3] = wk1r * (x0i - x0r);
1178:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = wk1r * (x0i + x0r);
1179:open303/Source/DSPCode/fft4g.c ****     }
1180:open303/Source/DSPCode/fft4g.c ****     k1 = 0;
 2112              		.loc 2 1180 5 view .LVU881
 2113              	.LVL253:
1181:open303/Source/DSPCode/fft4g.c ****     m2 = 2 * m;
 2114              		.loc 2 1181 5 view .LVU882
1182:open303/Source/DSPCode/fft4g.c ****     for (k = m2; k < n; k += m2) {
 2115              		.loc 2 1182 5 view .LVU883
 2116              		.loc 2 1182 5 is_stmt 0 view .LVU884
 2117 005e 00EB4005 		add	r5, r0, r0, lsl #1
 2118 0062 9946     		mov	r9, r3
 2119              		.loc 2 1182 12 view .LVU885
 2120 0064 4400     		lsls	r4, r0, #1
 2121              	.LVL254:
 2122              	.L54:
 2123              		.loc 2 1182 20 is_stmt 1 discriminator 1 view .LVU886
 2124 0066 039E     		ldr	r6, [sp, #12]
 2125 0068 B442     		cmp	r4, r6
 2126 006a C0F2AD80 		blt	.L59
1183:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
1184:open303/Source/DSPCode/fft4g.c ****         k2 = 2 * k1;
1185:open303/Source/DSPCode/fft4g.c ****         wk2r = w[k1];
1186:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
1187:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
1188:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
1189:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
1190:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
1191:open303/Source/DSPCode/fft4g.c ****         for (j = k; j < l + k; j += 2) {
1192:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
1193:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
1194:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
1195:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
1196:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
1197:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 72


1198:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
1199:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
1200:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
1201:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
1202:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
1203:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
1204:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
1205:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
1206:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
1207:open303/Source/DSPCode/fft4g.c ****             a[j2] = wk2r * x0r - wk2i * x0i;
1208:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = wk2r * x0i + wk2i * x0r;
1209:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
1210:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
1211:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
1212:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
1213:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
1214:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
1215:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
1216:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
1217:open303/Source/DSPCode/fft4g.c ****         }
1218:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2 + 2];
1219:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
1220:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
1221:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
1222:open303/Source/DSPCode/fft4g.c ****         for (j = k + m; j < l + (k + m); j += 2) {
1223:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
1224:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
1225:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
1226:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
1227:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
1228:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
1229:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
1230:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
1231:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
1232:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
1233:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
1234:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
1235:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
1236:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
1237:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
1238:open303/Source/DSPCode/fft4g.c ****             a[j2] = -wk2i * x0r - wk2r * x0i;
1239:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = -wk2i * x0i + wk2r * x0r;
1240:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
1241:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
1242:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
1243:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
1244:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
1245:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
1246:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
1247:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
1248:open303/Source/DSPCode/fft4g.c ****         }
1249:open303/Source/DSPCode/fft4g.c ****     }
1250:open303/Source/DSPCode/fft4g.c **** }
 2127              		.loc 2 1250 1 is_stmt 0 view .LVU887
 2128 006e 05B0     		add	sp, sp, #20
 2129              		.cfi_remember_state
 2130              		.cfi_def_cfa_offset 100
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 73


 2131              		@ sp needed
 2132 0070 BDEC108B 		vldm	sp!, {d8-d15}
 2133              		.cfi_restore 94
 2134              		.cfi_restore 95
 2135              		.cfi_restore 92
 2136              		.cfi_restore 93
 2137              		.cfi_restore 90
 2138              		.cfi_restore 91
 2139              		.cfi_restore 88
 2140              		.cfi_restore 89
 2141              		.cfi_restore 86
 2142              		.cfi_restore 87
 2143              		.cfi_restore 84
 2144              		.cfi_restore 85
 2145              		.cfi_restore 82
 2146              		.cfi_restore 83
 2147              		.cfi_restore 80
 2148              		.cfi_restore 81
 2149              		.cfi_def_cfa_offset 36
 2150 0074 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2151              	.LVL255:
 2152              	.L51:
 2153              		.cfi_restore_state
1134:open303/Source/DSPCode/fft4g.c ****         j2 = j1 + l;
 2154              		.loc 2 1134 9 is_stmt 1 view .LVU888
1135:open303/Source/DSPCode/fft4g.c ****         j3 = j2 + l;
 2155              		.loc 2 1135 9 view .LVU889
1136:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j1];
 2156              		.loc 2 1136 9 view .LVU890
1137:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2157              		.loc 2 1137 9 view .LVU891
1137:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2158              		.loc 2 1137 18 is_stmt 0 view .LVU892
 2159 0078 2646     		mov	r6, r4
1133:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
 2160              		.loc 2 1133 26 discriminator 3 view .LVU893
 2161 007a 0EF1020E 		add	lr, lr, #2
 2162              	.LVL256:
1137:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2163              		.loc 2 1137 18 view .LVU894
 2164 007e 1034     		adds	r4, r4, #16
 2165 0080 96ED006B 		vldr.64	d6, [r6]
1137:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2166              		.loc 2 1137 26 view .LVU895
 2167 0084 2E46     		mov	r6, r5
 2168 0086 1035     		adds	r5, r5, #16
 2169 0088 96ED004B 		vldr.64	d4, [r6]
1141:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2170              		.loc 2 1141 19 view .LVU896
 2171 008c 3E46     		mov	r6, r7
 2172 008e 1037     		adds	r7, r7, #16
1137:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2173              		.loc 2 1137 13 view .LVU897
 2174 0090 36EE042B 		vadd.f64	d2, d6, d4
 2175              	.LVL257:
1138:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2176              		.loc 2 1138 9 is_stmt 1 view .LVU898
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 74


1139:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
 2177              		.loc 2 1139 13 is_stmt 0 view .LVU899
 2178 0094 36EE446B 		vsub.f64	d6, d6, d4
1141:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2179              		.loc 2 1141 19 view .LVU900
 2180 0098 96ED004B 		vldr.64	d4, [r6]
1141:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2181              		.loc 2 1141 27 view .LVU901
 2182 009c 6646     		mov	r6, ip
 2183 009e 0CF1100C 		add	ip, ip, #16
 2184 00a2 96ED009B 		vldr.64	d9, [r6]
1138:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2185              		.loc 2 1138 34 view .LVU902
 2186 00a6 15ED025B 		vldr.64	d5, [r5, #-8]
1138:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2187              		.loc 2 1138 22 view .LVU903
 2188 00aa 14ED027B 		vldr.64	d7, [r4, #-8]
1142:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2189              		.loc 2 1142 35 view .LVU904
 2190 00ae 1CED021B 		vldr.64	d1, [ip, #-8]
1141:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2191              		.loc 2 1141 13 view .LVU905
 2192 00b2 34EE098B 		vadd.f64	d8, d4, d9
1138:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2193              		.loc 2 1138 13 view .LVU906
 2194 00b6 37EE053B 		vadd.f64	d3, d7, d5
 2195              	.LVL258:
1139:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
 2196              		.loc 2 1139 9 is_stmt 1 view .LVU907
1140:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
 2197              		.loc 2 1140 9 view .LVU908
1140:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
 2198              		.loc 2 1140 13 is_stmt 0 view .LVU909
 2199 00ba 37EE457B 		vsub.f64	d7, d7, d5
 2200              	.LVL259:
1141:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2201              		.loc 2 1141 9 is_stmt 1 view .LVU910
1142:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2202              		.loc 2 1142 9 view .LVU911
1143:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
 2203              		.loc 2 1143 13 is_stmt 0 view .LVU912
 2204 00be 34EE494B 		vsub.f64	d4, d4, d9
1142:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2205              		.loc 2 1142 23 view .LVU913
 2206 00c2 17ED025B 		vldr.64	d5, [r7, #-8]
1142:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2207              		.loc 2 1142 13 view .LVU914
 2208 00c6 35EE010B 		vadd.f64	d0, d5, d1
 2209              	.LVL260:
1143:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
 2210              		.loc 2 1143 9 is_stmt 1 view .LVU915
1144:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 2211              		.loc 2 1144 9 view .LVU916
1144:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 2212              		.loc 2 1144 13 is_stmt 0 view .LVU917
 2213 00ca 35EE415B 		vsub.f64	d5, d5, d1
 2214              	.LVL261:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 75


1145:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 2215              		.loc 2 1145 9 is_stmt 1 view .LVU918
1145:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 2216              		.loc 2 1145 20 is_stmt 0 view .LVU919
 2217 00ce 32EE081B 		vadd.f64	d1, d2, d8
1147:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0i - x2i;
 2218              		.loc 2 1147 21 view .LVU920
 2219 00d2 32EE482B 		vsub.f64	d2, d2, d8
 2220              	.LVL262:
1145:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 2221              		.loc 2 1145 14 view .LVU921
 2222 00d6 04ED041B 		vstr.64	d1, [r4, #-16]
 2223              	.LVL263:
1146:open303/Source/DSPCode/fft4g.c ****         a[j2] = x0r - x2r;
 2224              		.loc 2 1146 9 is_stmt 1 view .LVU922
1146:open303/Source/DSPCode/fft4g.c ****         a[j2] = x0r - x2r;
 2225              		.loc 2 1146 24 is_stmt 0 view .LVU923
 2226 00da 33EE001B 		vadd.f64	d1, d3, d0
1148:open303/Source/DSPCode/fft4g.c ****         a[j1] = x1r - x3i;
 2227              		.loc 2 1148 25 view .LVU924
 2228 00de 33EE403B 		vsub.f64	d3, d3, d0
 2229              	.LVL264:
1146:open303/Source/DSPCode/fft4g.c ****         a[j2] = x0r - x2r;
 2230              		.loc 2 1146 18 view .LVU925
 2231 00e2 04ED021B 		vstr.64	d1, [r4, #-8]
1147:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0i - x2i;
 2232              		.loc 2 1147 9 is_stmt 1 view .LVU926
1148:open303/Source/DSPCode/fft4g.c ****         a[j1] = x1r - x3i;
 2233              		.loc 2 1148 19 is_stmt 0 view .LVU927
 2234 00e6 07ED023B 		vstr.64	d3, [r7, #-8]
1149:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = x1i + x3r;
 2235              		.loc 2 1149 21 view .LVU928
 2236 00ea 36EE453B 		vsub.f64	d3, d6, d5
1151:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = x1i - x3r;
 2237              		.loc 2 1151 21 view .LVU929
 2238 00ee 36EE056B 		vadd.f64	d6, d6, d5
 2239              	.LVL265:
1147:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0i - x2i;
 2240              		.loc 2 1147 15 view .LVU930
 2241 00f2 07ED042B 		vstr.64	d2, [r7, #-16]
1148:open303/Source/DSPCode/fft4g.c ****         a[j1] = x1r - x3i;
 2242              		.loc 2 1148 9 is_stmt 1 view .LVU931
1149:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = x1i + x3r;
 2243              		.loc 2 1149 9 view .LVU932
1149:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = x1i + x3r;
 2244              		.loc 2 1149 15 is_stmt 0 view .LVU933
 2245 00f6 05ED043B 		vstr.64	d3, [r5, #-16]
1150:open303/Source/DSPCode/fft4g.c ****         a[j3] = x1r + x3i;
 2246              		.loc 2 1150 9 is_stmt 1 view .LVU934
1150:open303/Source/DSPCode/fft4g.c ****         a[j3] = x1r + x3i;
 2247              		.loc 2 1150 25 is_stmt 0 view .LVU935
 2248 00fa 37EE043B 		vadd.f64	d3, d7, d4
1152:open303/Source/DSPCode/fft4g.c ****     }
 2249              		.loc 2 1152 25 view .LVU936
 2250 00fe 37EE447B 		vsub.f64	d7, d7, d4
 2251              	.LVL266:
1150:open303/Source/DSPCode/fft4g.c ****         a[j3] = x1r + x3i;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 76


 2252              		.loc 2 1150 19 view .LVU937
 2253 0102 05ED023B 		vstr.64	d3, [r5, #-8]
1151:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = x1i - x3r;
 2254              		.loc 2 1151 9 is_stmt 1 view .LVU938
1151:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = x1i - x3r;
 2255              		.loc 2 1151 15 is_stmt 0 view .LVU939
 2256 0106 0CED046B 		vstr.64	d6, [ip, #-16]
1152:open303/Source/DSPCode/fft4g.c ****     }
 2257              		.loc 2 1152 9 is_stmt 1 view .LVU940
1152:open303/Source/DSPCode/fft4g.c ****     }
 2258              		.loc 2 1152 19 is_stmt 0 view .LVU941
 2259 010a 0CED027B 		vstr.64	d7, [ip, #-8]
1133:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
 2260              		.loc 2 1133 5 is_stmt 1 discriminator 3 view .LVU942
 2261 010e 90E7     		b	.L50
 2262              	.LVL267:
 2263              	.L53:
1156:open303/Source/DSPCode/fft4g.c ****         j2 = j1 + l;
 2264              		.loc 2 1156 9 view .LVU943
1157:open303/Source/DSPCode/fft4g.c ****         j3 = j2 + l;
 2265              		.loc 2 1157 9 view .LVU944
1158:open303/Source/DSPCode/fft4g.c ****         x0r = a[j] + a[j1];
 2266              		.loc 2 1158 9 view .LVU945
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2267              		.loc 2 1159 9 view .LVU946
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2268              		.loc 2 1159 18 is_stmt 0 view .LVU947
 2269 0110 3E46     		mov	r6, r7
1155:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
 2270              		.loc 2 1155 30 discriminator 3 view .LVU948
 2271 0112 08F10208 		add	r8, r8, #2
 2272              	.LVL268:
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2273              		.loc 2 1159 18 view .LVU949
 2274 0116 1037     		adds	r7, r7, #16
 2275 0118 96ED007B 		vldr.64	d7, [r6]
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2276              		.loc 2 1159 26 view .LVU950
 2277 011c 6646     		mov	r6, ip
 2278 011e 0CF1100C 		add	ip, ip, #16
1160:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2279              		.loc 2 1160 22 view .LVU951
 2280 0122 17ED022B 		vldr.64	d2, [r7, #-8]
1160:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2281              		.loc 2 1160 34 view .LVU952
 2282 0126 1CED026B 		vldr.64	d6, [ip, #-8]
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2283              		.loc 2 1159 26 view .LVU953
 2284 012a 96ED005B 		vldr.64	d5, [r6]
1163:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2285              		.loc 2 1163 19 view .LVU954
 2286 012e 2E46     		mov	r6, r5
 2287 0130 1035     		adds	r5, r5, #16
1160:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2288              		.loc 2 1160 13 view .LVU955
 2289 0132 32EE069B 		vadd.f64	d9, d2, d6
1162:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 77


 2290              		.loc 2 1162 13 view .LVU956
 2291 0136 32EE462B 		vsub.f64	d2, d2, d6
1159:open303/Source/DSPCode/fft4g.c ****         x0i = a[j + 1] + a[j1 + 1];
 2292              		.loc 2 1159 13 view .LVU957
 2293 013a 37EE050B 		vadd.f64	d0, d7, d5
 2294              	.LVL269:
1160:open303/Source/DSPCode/fft4g.c ****         x1r = a[j] - a[j1];
 2295              		.loc 2 1160 9 is_stmt 1 view .LVU958
1161:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
 2296              		.loc 2 1161 9 view .LVU959
1161:open303/Source/DSPCode/fft4g.c ****         x1i = a[j + 1] - a[j1 + 1];
 2297              		.loc 2 1161 13 is_stmt 0 view .LVU960
 2298 013e 37EE457B 		vsub.f64	d7, d7, d5
 2299              	.LVL270:
1162:open303/Source/DSPCode/fft4g.c ****         x2r = a[j2] + a[j3];
 2300              		.loc 2 1162 9 is_stmt 1 view .LVU961
1163:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2301              		.loc 2 1163 9 view .LVU962
1163:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2302              		.loc 2 1163 19 is_stmt 0 view .LVU963
 2303 0142 96ED006B 		vldr.64	d6, [r6]
1163:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2304              		.loc 2 1163 27 view .LVU964
 2305 0146 2646     		mov	r6, r4
 2306 0148 1034     		adds	r4, r4, #16
 2307 014a 96ED00BB 		vldr.64	d11, [r6]
1164:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2308              		.loc 2 1164 23 view .LVU965
 2309 014e 15ED021B 		vldr.64	d1, [r5, #-8]
1164:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2310              		.loc 2 1164 35 view .LVU966
 2311 0152 14ED02AB 		vldr.64	d10, [r4, #-8]
1163:open303/Source/DSPCode/fft4g.c ****         x2i = a[j2 + 1] + a[j3 + 1];
 2312              		.loc 2 1163 13 view .LVU967
 2313 0156 36EE0B8B 		vadd.f64	d8, d6, d11
 2314              	.LVL271:
1164:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2315              		.loc 2 1164 9 is_stmt 1 view .LVU968
1165:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
 2316              		.loc 2 1165 13 is_stmt 0 view .LVU969
 2317 015a 36EE4BBB 		vsub.f64	d11, d6, d11
1164:open303/Source/DSPCode/fft4g.c ****         x3r = a[j2] - a[j3];
 2318              		.loc 2 1164 13 view .LVU970
 2319 015e 31EE0A3B 		vadd.f64	d3, d1, d10
 2320              	.LVL272:
1165:open303/Source/DSPCode/fft4g.c ****         x3i = a[j2 + 1] - a[j3 + 1];
 2321              		.loc 2 1165 9 is_stmt 1 view .LVU971
1166:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 2322              		.loc 2 1166 9 view .LVU972
1167:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 2323              		.loc 2 1167 20 is_stmt 0 view .LVU973
 2324 0162 30EE086B 		vadd.f64	d6, d0, d8
1166:open303/Source/DSPCode/fft4g.c ****         a[j] = x0r + x2r;
 2325              		.loc 2 1166 13 view .LVU974
 2326 0166 31EE4A1B 		vsub.f64	d1, d1, d10
 2327              	.LVL273:
1167:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 78


 2328              		.loc 2 1167 9 is_stmt 1 view .LVU975
1170:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 2329              		.loc 2 1170 25 is_stmt 0 view .LVU976
 2330 016a 30EE480B 		vsub.f64	d0, d0, d8
 2331              	.LVL274:
1167:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = x0i + x2i;
 2332              		.loc 2 1167 14 view .LVU977
 2333 016e 07ED046B 		vstr.64	d6, [r7, #-16]
 2334              	.LVL275:
1168:open303/Source/DSPCode/fft4g.c ****         a[j2] = x2i - x0i;
 2335              		.loc 2 1168 9 is_stmt 1 view .LVU978
1168:open303/Source/DSPCode/fft4g.c ****         a[j2] = x2i - x0i;
 2336              		.loc 2 1168 24 is_stmt 0 view .LVU979
 2337 0172 39EE036B 		vadd.f64	d6, d9, d3
1169:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0r - x2r;
 2338              		.loc 2 1169 21 view .LVU980
 2339 0176 33EE493B 		vsub.f64	d3, d3, d9
 2340              	.LVL276:
1168:open303/Source/DSPCode/fft4g.c ****         a[j2] = x2i - x0i;
 2341              		.loc 2 1168 18 view .LVU981
 2342 017a 07ED026B 		vstr.64	d6, [r7, #-8]
1169:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0r - x2r;
 2343              		.loc 2 1169 9 is_stmt 1 view .LVU982
1170:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 2344              		.loc 2 1170 19 is_stmt 0 view .LVU983
 2345 017e 05ED020B 		vstr.64	d0, [r5, #-8]
1171:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 2346              		.loc 2 1171 13 view .LVU984
 2347 0182 37EE416B 		vsub.f64	d6, d7, d1
1172:open303/Source/DSPCode/fft4g.c ****         a[j1] = wk1r * (x0r - x0i);
 2348              		.loc 2 1172 13 view .LVU985
 2349 0186 32EE0B0B 		vadd.f64	d0, d2, d11
1175:open303/Source/DSPCode/fft4g.c ****         x0i = x3r - x1i;
 2350              		.loc 2 1175 13 view .LVU986
 2351 018a 37EE017B 		vadd.f64	d7, d7, d1
 2352              	.LVL277:
1176:open303/Source/DSPCode/fft4g.c ****         a[j3] = wk1r * (x0i - x0r);
 2353              		.loc 2 1176 13 view .LVU987
 2354 018e 3BEE422B 		vsub.f64	d2, d11, d2
 2355              	.LVL278:
1169:open303/Source/DSPCode/fft4g.c ****         a[j2 + 1] = x0r - x2r;
 2356              		.loc 2 1169 15 view .LVU988
 2357 0192 05ED043B 		vstr.64	d3, [r5, #-16]
1170:open303/Source/DSPCode/fft4g.c ****         x0r = x1r - x3i;
 2358              		.loc 2 1170 9 is_stmt 1 view .LVU989
1171:open303/Source/DSPCode/fft4g.c ****         x0i = x1i + x3r;
 2359              		.loc 2 1171 9 view .LVU990
 2360              	.LVL279:
1172:open303/Source/DSPCode/fft4g.c ****         a[j1] = wk1r * (x0r - x0i);
 2361              		.loc 2 1172 9 view .LVU991
1173:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = wk1r * (x0r + x0i);
 2362              		.loc 2 1173 9 view .LVU992
1177:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = wk1r * (x0i + x0r);
 2363              		.loc 2 1177 29 is_stmt 0 view .LVU993
 2364 0196 32EE475B 		vsub.f64	d5, d2, d7
1173:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = wk1r * (x0r + x0i);
 2365              		.loc 2 1173 29 view .LVU994
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 79


 2366 019a 36EE403B 		vsub.f64	d3, d6, d0
1178:open303/Source/DSPCode/fft4g.c ****     }
 2367              		.loc 2 1178 33 view .LVU995
 2368 019e 37EE027B 		vadd.f64	d7, d7, d2
1174:open303/Source/DSPCode/fft4g.c ****         x0r = x3i + x1r;
 2369              		.loc 2 1174 33 view .LVU996
 2370 01a2 36EE006B 		vadd.f64	d6, d6, d0
 2371              	.LVL280:
1173:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = wk1r * (x0r + x0i);
 2372              		.loc 2 1173 22 view .LVU997
 2373 01a6 23EE043B 		vmul.f64	d3, d3, d4
1174:open303/Source/DSPCode/fft4g.c ****         x0r = x3i + x1r;
 2374              		.loc 2 1174 26 view .LVU998
 2375 01aa 26EE046B 		vmul.f64	d6, d6, d4
1177:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = wk1r * (x0i + x0r);
 2376              		.loc 2 1177 22 view .LVU999
 2377 01ae 25EE045B 		vmul.f64	d5, d5, d4
1178:open303/Source/DSPCode/fft4g.c ****     }
 2378              		.loc 2 1178 26 view .LVU1000
 2379 01b2 27EE047B 		vmul.f64	d7, d7, d4
1173:open303/Source/DSPCode/fft4g.c ****         a[j1 + 1] = wk1r * (x0r + x0i);
 2380              		.loc 2 1173 15 view .LVU1001
 2381 01b6 0CED043B 		vstr.64	d3, [ip, #-16]
1174:open303/Source/DSPCode/fft4g.c ****         x0r = x3i + x1r;
 2382              		.loc 2 1174 9 is_stmt 1 view .LVU1002
1174:open303/Source/DSPCode/fft4g.c ****         x0r = x3i + x1r;
 2383              		.loc 2 1174 19 is_stmt 0 view .LVU1003
 2384 01ba 0CED026B 		vstr.64	d6, [ip, #-8]
1175:open303/Source/DSPCode/fft4g.c ****         x0i = x3r - x1i;
 2385              		.loc 2 1175 9 is_stmt 1 view .LVU1004
 2386              	.LVL281:
1176:open303/Source/DSPCode/fft4g.c ****         a[j3] = wk1r * (x0i - x0r);
 2387              		.loc 2 1176 9 view .LVU1005
1177:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = wk1r * (x0i + x0r);
 2388              		.loc 2 1177 9 view .LVU1006
1177:open303/Source/DSPCode/fft4g.c ****         a[j3 + 1] = wk1r * (x0i + x0r);
 2389              		.loc 2 1177 15 is_stmt 0 view .LVU1007
 2390 01be 04ED045B 		vstr.64	d5, [r4, #-16]
1178:open303/Source/DSPCode/fft4g.c ****     }
 2391              		.loc 2 1178 9 is_stmt 1 view .LVU1008
1178:open303/Source/DSPCode/fft4g.c ****     }
 2392              		.loc 2 1178 19 is_stmt 0 view .LVU1009
 2393 01c2 04ED027B 		vstr.64	d7, [r4, #-8]
1155:open303/Source/DSPCode/fft4g.c ****         j1 = j + l;
 2394              		.loc 2 1155 5 is_stmt 1 discriminator 3 view .LVU1010
 2395 01c6 48E7     		b	.L52
 2396              	.LVL282:
 2397              	.L59:
1183:open303/Source/DSPCode/fft4g.c ****         k2 = 2 * k1;
 2398              		.loc 2 1183 9 view .LVU1011
1184:open303/Source/DSPCode/fft4g.c ****         wk2r = w[k1];
 2399              		.loc 2 1184 9 view .LVU1012
1185:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
 2400              		.loc 2 1185 9 view .LVU1013
1187:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
 2401              		.loc 2 1187 14 is_stmt 0 view .LVU1014
 2402 01c8 93ED081B 		vldr.64	d1, [r3, #32]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 80


1188:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
 2403              		.loc 2 1188 14 view .LVU1015
 2404 01cc 93ED0A0B 		vldr.64	d0, [r3, #40]
1186:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
 2405              		.loc 2 1186 14 view .LVU1016
 2406 01d0 99ED064B 		vldr.64	d4, [r9, #24]
1189:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 2407              		.loc 2 1189 14 view .LVU1017
 2408 01d4 B0EE41EB 		vmov.f64	d14, d1
 2409 01d8 019E     		ldr	r6, [sp, #4]
1190:open303/Source/DSPCode/fft4g.c ****         for (j = k; j < l + k; j += 2) {
 2410              		.loc 2 1190 14 view .LVU1018
 2411 01da B0EE40DB 		vmov.f64	d13, d0
 2412 01de 02EBC407 		add	r7, r2, r4, lsl #3
1189:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 2413              		.loc 2 1189 25 view .LVU1019
 2414 01e2 34EE047B 		vadd.f64	d7, d4, d4
 2415 01e6 06EBC40C 		add	ip, r6, r4, lsl #3
 2416 01ea 029E     		ldr	r6, [sp, #8]
1191:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2417              		.loc 2 1191 16 view .LVU1020
 2418 01ec A246     		mov	r10, r4
1189:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 2419              		.loc 2 1189 14 view .LVU1021
 2420 01ee A7EE40EB 		vfms.f64	d14, d7, d0
 2421 01f2 06EBC40E 		add	lr, r6, r4, lsl #3
 2422 01f6 009E     		ldr	r6, [sp]
 2423 01f8 06EBC408 		add	r8, r6, r4, lsl #3
1190:open303/Source/DSPCode/fft4g.c ****         for (j = k; j < l + k; j += 2) {
 2424              		.loc 2 1190 14 view .LVU1022
 2425 01fc 97EE01DB 		vfnms.f64	d13, d7, d1
1185:open303/Source/DSPCode/fft4g.c ****         wk2i = w[k1 + 1];
 2426              		.loc 2 1185 14 view .LVU1023
 2427 0200 99ED045B 		vldr.64	d5, [r9, #16]
 2428              	.LVL283:
1186:open303/Source/DSPCode/fft4g.c ****         wk1r = w[k2];
 2429              		.loc 2 1186 9 is_stmt 1 view .LVU1024
1187:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 1];
 2430              		.loc 2 1187 9 view .LVU1025
1188:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2i * wk1i;
 2431              		.loc 2 1188 9 view .LVU1026
1189:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2i * wk1r - wk1i;
 2432              		.loc 2 1189 9 view .LVU1027
1190:open303/Source/DSPCode/fft4g.c ****         for (j = k; j < l + k; j += 2) {
 2433              		.loc 2 1190 9 view .LVU1028
1191:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2434              		.loc 2 1191 9 view .LVU1029
 2435              	.L55:
1191:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2436              		.loc 2 1191 23 discriminator 1 view .LVU1030
 2437 0204 04EB010B 		add	fp, r4, r1
 2438 0208 DA45     		cmp	r10, fp
 2439 020a 25DB     		blt	.L56
1218:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
 2440              		.loc 2 1218 9 view .LVU1031
1220:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 2441              		.loc 2 1220 25 is_stmt 0 view .LVU1032
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 81


 2442 020c 35EE057B 		vadd.f64	d7, d5, d5
 2443 0210 019E     		ldr	r6, [sp, #4]
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2444              		.loc 2 1222 16 view .LVU1033
 2445 0212 AA46     		mov	r10, r5
 2446              	.LVL284:
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2447              		.loc 2 1222 16 view .LVU1034
 2448 0214 02EBC507 		add	r7, r2, r5, lsl #3
 2449 0218 06EBC50C 		add	ip, r6, r5, lsl #3
 2450 021c 029E     		ldr	r6, [sp, #8]
1218:open303/Source/DSPCode/fft4g.c ****         wk1i = w[k2 + 3];
 2451              		.loc 2 1218 14 view .LVU1035
 2452 021e 93ED0C1B 		vldr.64	d1, [r3, #48]
 2453              	.LVL285:
1219:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
 2454              		.loc 2 1219 9 is_stmt 1 view .LVU1036
1219:open303/Source/DSPCode/fft4g.c ****         wk3r = wk1r - 2 * wk2r * wk1i;
 2455              		.loc 2 1219 14 is_stmt 0 view .LVU1037
 2456 0222 93ED0E0B 		vldr.64	d0, [r3, #56]
 2457              	.LVL286:
1220:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 2458              		.loc 2 1220 9 is_stmt 1 view .LVU1038
 2459 0226 06EBC50E 		add	lr, r6, r5, lsl #3
 2460 022a 009E     		ldr	r6, [sp]
1220:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 2461              		.loc 2 1220 14 is_stmt 0 view .LVU1039
 2462 022c B0EE41EB 		vmov.f64	d14, d1
 2463              	.LVL287:
1221:open303/Source/DSPCode/fft4g.c ****         for (j = k + m; j < l + (k + m); j += 2) {
 2464              		.loc 2 1221 14 view .LVU1040
 2465 0230 B0EE40DB 		vmov.f64	d13, d0
 2466              	.LVL288:
1221:open303/Source/DSPCode/fft4g.c ****         for (j = k + m; j < l + (k + m); j += 2) {
 2467              		.loc 2 1221 14 view .LVU1041
 2468 0234 06EBC508 		add	r8, r6, r5, lsl #3
1220:open303/Source/DSPCode/fft4g.c ****         wk3i = 2 * wk2r * wk1r - wk1i;
 2469              		.loc 2 1220 14 view .LVU1042
 2470 0238 A7EE40EB 		vfms.f64	d14, d7, d0
 2471              	.LVL289:
1221:open303/Source/DSPCode/fft4g.c ****         for (j = k + m; j < l + (k + m); j += 2) {
 2472              		.loc 2 1221 9 is_stmt 1 view .LVU1043
1221:open303/Source/DSPCode/fft4g.c ****         for (j = k + m; j < l + (k + m); j += 2) {
 2473              		.loc 2 1221 14 is_stmt 0 view .LVU1044
 2474 023c 97EE01DB 		vfnms.f64	d13, d7, d1
 2475              	.LVL290:
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2476              		.loc 2 1222 9 is_stmt 1 view .LVU1045
 2477              	.L57:
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2478              		.loc 2 1222 27 discriminator 1 view .LVU1046
 2479 0240 05EB010B 		add	fp, r5, r1
 2480 0244 DA45     		cmp	r10, fp
 2481 0246 6DDB     		blt	.L58
1182:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
 2482              		.loc 2 1182 5 discriminator 2 view .LVU1047
1182:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 82


 2483              		.loc 2 1182 27 is_stmt 0 discriminator 2 view .LVU1048
 2484 0248 04EB4004 		add	r4, r4, r0, lsl #1
 2485              	.LVL291:
1182:open303/Source/DSPCode/fft4g.c ****         k1 += 2;
 2486              		.loc 2 1182 27 discriminator 2 view .LVU1049
 2487 024c 2033     		adds	r3, r3, #32
 2488 024e 05EB4005 		add	r5, r5, r0, lsl #1
 2489 0252 09F11009 		add	r9, r9, #16
 2490 0256 06E7     		b	.L54
 2491              	.L56:
1192:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
 2492              		.loc 2 1192 13 is_stmt 1 view .LVU1050
 2493              	.LVL292:
1193:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 2494              		.loc 2 1193 13 view .LVU1051
1194:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 2495              		.loc 2 1194 13 view .LVU1052
1195:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2496              		.loc 2 1195 13 view .LVU1053
1195:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2497              		.loc 2 1195 22 is_stmt 0 view .LVU1054
 2498 0258 3E46     		mov	r6, r7
1191:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2499              		.loc 2 1191 34 discriminator 3 view .LVU1055
 2500 025a 0AF1020A 		add	r10, r10, #2
 2501              	.LVL293:
1195:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2502              		.loc 2 1195 22 view .LVU1056
 2503 025e 1037     		adds	r7, r7, #16
 2504 0260 96ED003B 		vldr.64	d3, [r6]
1195:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2505              		.loc 2 1195 30 view .LVU1057
 2506 0264 6646     		mov	r6, ip
 2507 0266 0CF1100C 		add	ip, ip, #16
 2508 026a 96ED006B 		vldr.64	d6, [r6]
1199:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2509              		.loc 2 1199 23 view .LVU1058
 2510 026e 7646     		mov	r6, lr
 2511 0270 0EF1100E 		add	lr, lr, #16
 2512 0274 96ED00AB 		vldr.64	d10, [r6]
1199:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2513              		.loc 2 1199 31 view .LVU1059
 2514 0278 4646     		mov	r6, r8
 2515 027a 08F11008 		add	r8, r8, #16
1195:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2516              		.loc 2 1195 17 view .LVU1060
 2517 027e 33EE069B 		vadd.f64	d9, d3, d6
 2518              	.LVL294:
1196:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2519              		.loc 2 1196 13 is_stmt 1 view .LVU1061
1197:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2520              		.loc 2 1197 17 is_stmt 0 view .LVU1062
 2521 0282 33EE463B 		vsub.f64	d3, d3, d6
1199:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2522              		.loc 2 1199 31 view .LVU1063
 2523 0286 96ED00CB 		vldr.64	d12, [r6]
1196:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 83


 2524              		.loc 2 1196 26 view .LVU1064
 2525 028a 17ED027B 		vldr.64	d7, [r7, #-8]
1196:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2526              		.loc 2 1196 38 view .LVU1065
 2527 028e 1CED02BB 		vldr.64	d11, [ip, #-8]
1200:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2528              		.loc 2 1200 27 view .LVU1066
 2529 0292 1EED02FB 		vldr.64	d15, [lr, #-8]
1199:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2530              		.loc 2 1199 17 view .LVU1067
 2531 0296 3AEE0C6B 		vadd.f64	d6, d10, d12
1196:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2532              		.loc 2 1196 17 view .LVU1068
 2533 029a 37EE0B8B 		vadd.f64	d8, d7, d11
 2534              	.LVL295:
1197:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2535              		.loc 2 1197 13 is_stmt 1 view .LVU1069
1198:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2536              		.loc 2 1198 13 view .LVU1070
1198:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2537              		.loc 2 1198 17 is_stmt 0 view .LVU1071
 2538 029e 37EE4BBB 		vsub.f64	d11, d7, d11
 2539              	.LVL296:
1199:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2540              		.loc 2 1199 13 is_stmt 1 view .LVU1072
1200:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2541              		.loc 2 1200 13 view .LVU1073
1201:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 2542              		.loc 2 1201 17 is_stmt 0 view .LVU1074
 2543 02a2 3AEE4CCB 		vsub.f64	d12, d10, d12
1203:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 2544              		.loc 2 1203 24 view .LVU1075
 2545 02a6 39EE06AB 		vadd.f64	d10, d9, d6
1205:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
 2546              		.loc 2 1205 17 view .LVU1076
 2547 02aa 39EE466B 		vsub.f64	d6, d9, d6
 2548              	.LVL297:
1200:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2549              		.loc 2 1200 17 view .LVU1077
 2550 02ae 18ED027B 		vldr.64	d7, [r8, #-8]
1203:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 2551              		.loc 2 1203 18 view .LVU1078
 2552 02b2 07ED04AB 		vstr.64	d10, [r7, #-16]
 2553              	.LVL298:
1200:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2554              		.loc 2 1200 17 view .LVU1079
 2555 02b6 3FEE072B 		vadd.f64	d2, d15, d7
 2556              	.LVL299:
1201:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 2557              		.loc 2 1201 13 is_stmt 1 view .LVU1080
1202:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 2558              		.loc 2 1202 13 view .LVU1081
1202:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 2559              		.loc 2 1202 17 is_stmt 0 view .LVU1082
 2560 02ba 3FEE477B 		vsub.f64	d7, d15, d7
 2561              	.LVL300:
1203:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 84


 2562              		.loc 2 1203 13 is_stmt 1 view .LVU1083
1204:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2563              		.loc 2 1204 13 view .LVU1084
1204:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2564              		.loc 2 1204 28 is_stmt 0 view .LVU1085
 2565 02be 38EE02AB 		vadd.f64	d10, d8, d2
1206:open303/Source/DSPCode/fft4g.c ****             a[j2] = wk2r * x0r - wk2i * x0i;
 2566              		.loc 2 1206 17 view .LVU1086
 2567 02c2 38EE422B 		vsub.f64	d2, d8, d2
 2568              	.LVL301:
1204:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2569              		.loc 2 1204 22 view .LVU1087
 2570 02c6 07ED02AB 		vstr.64	d10, [r7, #-8]
1205:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
 2571              		.loc 2 1205 13 is_stmt 1 view .LVU1088
 2572              	.LVL302:
1206:open303/Source/DSPCode/fft4g.c ****             a[j2] = wk2r * x0r - wk2i * x0i;
 2573              		.loc 2 1206 13 view .LVU1089
1207:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = wk2r * x0i + wk2i * x0r;
 2574              		.loc 2 1207 13 view .LVU1090
1207:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = wk2r * x0i + wk2i * x0r;
 2575              		.loc 2 1207 19 is_stmt 0 view .LVU1091
 2576 02ca 22EE448B 		vnmul.f64	d8, d2, d4
 2577 02ce A5EE068B 		vfma.f64	d8, d5, d6
1208:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2578              		.loc 2 1208 43 view .LVU1092
 2579 02d2 24EE066B 		vmul.f64	d6, d4, d6
 2580              	.LVL303:
1208:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2581              		.loc 2 1208 23 view .LVU1093
 2582 02d6 A5EE026B 		vfma.f64	d6, d5, d2
1207:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = wk2r * x0i + wk2i * x0r;
 2583              		.loc 2 1207 19 view .LVU1094
 2584 02da 0EED048B 		vstr.64	d8, [lr, #-16]
1208:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2585              		.loc 2 1208 13 is_stmt 1 view .LVU1095
1210:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
 2586              		.loc 2 1210 17 is_stmt 0 view .LVU1096
 2587 02de 3BEE0C8B 		vadd.f64	d8, d11, d12
1214:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
 2588              		.loc 2 1214 17 view .LVU1097
 2589 02e2 3BEE4CBB 		vsub.f64	d11, d11, d12
 2590              	.LVL304:
1211:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2591              		.loc 2 1211 19 view .LVU1098
 2592 02e6 28EE402B 		vnmul.f64	d2, d8, d0
 2593              	.LVL305:
1208:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2594              		.loc 2 1208 23 view .LVU1099
 2595 02ea 0EED026B 		vstr.64	d6, [lr, #-8]
1209:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
 2596              		.loc 2 1209 13 is_stmt 1 view .LVU1100
1209:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
 2597              		.loc 2 1209 17 is_stmt 0 view .LVU1101
 2598 02ee 33EE476B 		vsub.f64	d6, d3, d7
 2599              	.LVL306:
1210:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 85


 2600              		.loc 2 1210 13 is_stmt 1 view .LVU1102
1211:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2601              		.loc 2 1211 13 view .LVU1103
1213:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
 2602              		.loc 2 1213 17 is_stmt 0 view .LVU1104
 2603 02f2 33EE077B 		vadd.f64	d7, d3, d7
 2604              	.LVL307:
1211:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2605              		.loc 2 1211 19 view .LVU1105
 2606 02f6 A1EE062B 		vfma.f64	d2, d1, d6
1212:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2607              		.loc 2 1212 43 view .LVU1106
 2608 02fa 20EE066B 		vmul.f64	d6, d0, d6
 2609              	.LVL308:
1212:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2610              		.loc 2 1212 23 view .LVU1107
 2611 02fe A1EE086B 		vfma.f64	d6, d1, d8
1211:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2612              		.loc 2 1211 19 view .LVU1108
 2613 0302 0CED042B 		vstr.64	d2, [ip, #-16]
1212:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2614              		.loc 2 1212 13 is_stmt 1 view .LVU1109
1212:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2615              		.loc 2 1212 23 is_stmt 0 view .LVU1110
 2616 0306 0CED026B 		vstr.64	d6, [ip, #-8]
1213:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
 2617              		.loc 2 1213 13 is_stmt 1 view .LVU1111
 2618              	.LVL309:
1214:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
 2619              		.loc 2 1214 13 view .LVU1112
1215:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2620              		.loc 2 1215 13 view .LVU1113
1215:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2621              		.loc 2 1215 19 is_stmt 0 view .LVU1114
 2622 030a 2BEE4D6B 		vnmul.f64	d6, d11, d13
 2623 030e AEEE076B 		vfma.f64	d6, d14, d7
1216:open303/Source/DSPCode/fft4g.c ****         }
 2624              		.loc 2 1216 43 view .LVU1115
 2625 0312 2DEE077B 		vmul.f64	d7, d13, d7
 2626              	.LVL310:
1216:open303/Source/DSPCode/fft4g.c ****         }
 2627              		.loc 2 1216 23 view .LVU1116
 2628 0316 AEEE0B7B 		vfma.f64	d7, d14, d11
1215:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2629              		.loc 2 1215 19 view .LVU1117
 2630 031a 08ED046B 		vstr.64	d6, [r8, #-16]
1216:open303/Source/DSPCode/fft4g.c ****         }
 2631              		.loc 2 1216 13 is_stmt 1 view .LVU1118
1216:open303/Source/DSPCode/fft4g.c ****         }
 2632              		.loc 2 1216 23 is_stmt 0 view .LVU1119
 2633 031e 08ED027B 		vstr.64	d7, [r8, #-8]
1191:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2634              		.loc 2 1191 9 is_stmt 1 discriminator 3 view .LVU1120
 2635 0322 6FE7     		b	.L55
 2636              	.LVL311:
 2637              	.L58:
1223:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 86


 2638              		.loc 2 1223 13 view .LVU1121
1224:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 2639              		.loc 2 1224 13 view .LVU1122
1225:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 2640              		.loc 2 1225 13 view .LVU1123
1226:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2641              		.loc 2 1226 13 view .LVU1124
1226:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2642              		.loc 2 1226 22 is_stmt 0 view .LVU1125
 2643 0324 3E46     		mov	r6, r7
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2644              		.loc 2 1222 44 discriminator 3 view .LVU1126
 2645 0326 0AF1020A 		add	r10, r10, #2
 2646              	.LVL312:
1226:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2647              		.loc 2 1226 22 view .LVU1127
 2648 032a 1037     		adds	r7, r7, #16
 2649 032c 96ED003B 		vldr.64	d3, [r6]
1226:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2650              		.loc 2 1226 30 view .LVU1128
 2651 0330 6646     		mov	r6, ip
 2652 0332 0CF1100C 		add	ip, ip, #16
 2653 0336 96ED006B 		vldr.64	d6, [r6]
1230:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2654              		.loc 2 1230 23 view .LVU1129
 2655 033a 7646     		mov	r6, lr
 2656 033c 0EF1100E 		add	lr, lr, #16
 2657 0340 96ED00AB 		vldr.64	d10, [r6]
1230:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2658              		.loc 2 1230 31 view .LVU1130
 2659 0344 4646     		mov	r6, r8
 2660 0346 08F11008 		add	r8, r8, #16
1226:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2661              		.loc 2 1226 17 view .LVU1131
 2662 034a 33EE069B 		vadd.f64	d9, d3, d6
 2663              	.LVL313:
1227:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2664              		.loc 2 1227 13 is_stmt 1 view .LVU1132
1228:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2665              		.loc 2 1228 17 is_stmt 0 view .LVU1133
 2666 034e 33EE463B 		vsub.f64	d3, d3, d6
1230:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2667              		.loc 2 1230 31 view .LVU1134
 2668 0352 96ED00CB 		vldr.64	d12, [r6]
1227:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2669              		.loc 2 1227 26 view .LVU1135
 2670 0356 17ED027B 		vldr.64	d7, [r7, #-8]
1227:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2671              		.loc 2 1227 38 view .LVU1136
 2672 035a 1CED02BB 		vldr.64	d11, [ip, #-8]
1231:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2673              		.loc 2 1231 27 view .LVU1137
 2674 035e 1EED02FB 		vldr.64	d15, [lr, #-8]
1230:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2675              		.loc 2 1230 17 view .LVU1138
 2676 0362 3AEE0C6B 		vadd.f64	d6, d10, d12
1227:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 87


 2677              		.loc 2 1227 17 view .LVU1139
 2678 0366 37EE0B8B 		vadd.f64	d8, d7, d11
 2679              	.LVL314:
1228:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2680              		.loc 2 1228 13 is_stmt 1 view .LVU1140
1229:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2681              		.loc 2 1229 13 view .LVU1141
1229:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2682              		.loc 2 1229 17 is_stmt 0 view .LVU1142
 2683 036a 37EE4BBB 		vsub.f64	d11, d7, d11
 2684              	.LVL315:
1230:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2685              		.loc 2 1230 13 is_stmt 1 view .LVU1143
1231:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2686              		.loc 2 1231 13 view .LVU1144
1232:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 2687              		.loc 2 1232 17 is_stmt 0 view .LVU1145
 2688 036e 3AEE4CCB 		vsub.f64	d12, d10, d12
1234:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 2689              		.loc 2 1234 24 view .LVU1146
 2690 0372 39EE06AB 		vadd.f64	d10, d9, d6
1236:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
 2691              		.loc 2 1236 17 view .LVU1147
 2692 0376 39EE466B 		vsub.f64	d6, d9, d6
 2693              	.LVL316:
1231:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2694              		.loc 2 1231 17 view .LVU1148
 2695 037a 18ED027B 		vldr.64	d7, [r8, #-8]
1234:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 2696              		.loc 2 1234 18 view .LVU1149
 2697 037e 07ED04AB 		vstr.64	d10, [r7, #-16]
 2698              	.LVL317:
1231:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2699              		.loc 2 1231 17 view .LVU1150
 2700 0382 3FEE072B 		vadd.f64	d2, d15, d7
 2701              	.LVL318:
1232:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 2702              		.loc 2 1232 13 is_stmt 1 view .LVU1151
1233:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 2703              		.loc 2 1233 13 view .LVU1152
1233:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 2704              		.loc 2 1233 17 is_stmt 0 view .LVU1153
 2705 0386 3FEE477B 		vsub.f64	d7, d15, d7
 2706              	.LVL319:
1234:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 2707              		.loc 2 1234 13 is_stmt 1 view .LVU1154
1235:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2708              		.loc 2 1235 13 view .LVU1155
1235:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2709              		.loc 2 1235 28 is_stmt 0 view .LVU1156
 2710 038a 38EE02AB 		vadd.f64	d10, d8, d2
1237:open303/Source/DSPCode/fft4g.c ****             a[j2] = -wk2i * x0r - wk2r * x0i;
 2711              		.loc 2 1237 17 view .LVU1157
 2712 038e 38EE422B 		vsub.f64	d2, d8, d2
 2713              	.LVL320:
1235:open303/Source/DSPCode/fft4g.c ****             x0r -= x2r;
 2714              		.loc 2 1235 22 view .LVU1158
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 88


 2715 0392 07ED02AB 		vstr.64	d10, [r7, #-8]
1236:open303/Source/DSPCode/fft4g.c ****             x0i -= x2i;
 2716              		.loc 2 1236 13 is_stmt 1 view .LVU1159
 2717              	.LVL321:
1237:open303/Source/DSPCode/fft4g.c ****             a[j2] = -wk2i * x0r - wk2r * x0i;
 2718              		.loc 2 1237 13 view .LVU1160
1238:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = -wk2i * x0i + wk2r * x0r;
 2719              		.loc 2 1238 13 view .LVU1161
1238:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = -wk2i * x0i + wk2r * x0r;
 2720              		.loc 2 1238 19 is_stmt 0 view .LVU1162
 2721 0396 22EE458B 		vnmul.f64	d8, d2, d5
 2722 039a A4EE468B 		vfms.f64	d8, d4, d6
1239:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2723              		.loc 2 1239 44 view .LVU1163
 2724 039e 25EE066B 		vmul.f64	d6, d5, d6
 2725              	.LVL322:
1239:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2726              		.loc 2 1239 23 view .LVU1164
 2727 03a2 A4EE426B 		vfms.f64	d6, d4, d2
1238:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = -wk2i * x0i + wk2r * x0r;
 2728              		.loc 2 1238 19 view .LVU1165
 2729 03a6 0EED048B 		vstr.64	d8, [lr, #-16]
1239:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2730              		.loc 2 1239 13 is_stmt 1 view .LVU1166
1241:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
 2731              		.loc 2 1241 17 is_stmt 0 view .LVU1167
 2732 03aa 3BEE0C8B 		vadd.f64	d8, d11, d12
1245:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
 2733              		.loc 2 1245 17 view .LVU1168
 2734 03ae 3BEE4CBB 		vsub.f64	d11, d11, d12
 2735              	.LVL323:
1242:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2736              		.loc 2 1242 19 view .LVU1169
 2737 03b2 28EE402B 		vnmul.f64	d2, d8, d0
 2738              	.LVL324:
1239:open303/Source/DSPCode/fft4g.c ****             x0r = x1r - x3i;
 2739              		.loc 2 1239 23 view .LVU1170
 2740 03b6 0EED026B 		vstr.64	d6, [lr, #-8]
1240:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
 2741              		.loc 2 1240 13 is_stmt 1 view .LVU1171
1240:open303/Source/DSPCode/fft4g.c ****             x0i = x1i + x3r;
 2742              		.loc 2 1240 17 is_stmt 0 view .LVU1172
 2743 03ba 33EE476B 		vsub.f64	d6, d3, d7
 2744              	.LVL325:
1241:open303/Source/DSPCode/fft4g.c ****             a[j1] = wk1r * x0r - wk1i * x0i;
 2745              		.loc 2 1241 13 is_stmt 1 view .LVU1173
1242:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2746              		.loc 2 1242 13 view .LVU1174
1244:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
 2747              		.loc 2 1244 17 is_stmt 0 view .LVU1175
 2748 03be 33EE077B 		vadd.f64	d7, d3, d7
 2749              	.LVL326:
1242:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2750              		.loc 2 1242 19 view .LVU1176
 2751 03c2 A1EE062B 		vfma.f64	d2, d1, d6
1243:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2752              		.loc 2 1243 43 view .LVU1177
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 89


 2753 03c6 20EE066B 		vmul.f64	d6, d0, d6
 2754              	.LVL327:
1243:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2755              		.loc 2 1243 23 view .LVU1178
 2756 03ca A1EE086B 		vfma.f64	d6, d1, d8
1242:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = wk1r * x0i + wk1i * x0r;
 2757              		.loc 2 1242 19 view .LVU1179
 2758 03ce 0CED042B 		vstr.64	d2, [ip, #-16]
1243:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2759              		.loc 2 1243 13 is_stmt 1 view .LVU1180
1243:open303/Source/DSPCode/fft4g.c ****             x0r = x1r + x3i;
 2760              		.loc 2 1243 23 is_stmt 0 view .LVU1181
 2761 03d2 0CED026B 		vstr.64	d6, [ip, #-8]
1244:open303/Source/DSPCode/fft4g.c ****             x0i = x1i - x3r;
 2762              		.loc 2 1244 13 is_stmt 1 view .LVU1182
 2763              	.LVL328:
1245:open303/Source/DSPCode/fft4g.c ****             a[j3] = wk3r * x0r - wk3i * x0i;
 2764              		.loc 2 1245 13 view .LVU1183
1246:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2765              		.loc 2 1246 13 view .LVU1184
1246:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2766              		.loc 2 1246 19 is_stmt 0 view .LVU1185
 2767 03d6 2BEE4D6B 		vnmul.f64	d6, d11, d13
 2768 03da AEEE076B 		vfma.f64	d6, d14, d7
1247:open303/Source/DSPCode/fft4g.c ****         }
 2769              		.loc 2 1247 43 view .LVU1186
 2770 03de 2DEE077B 		vmul.f64	d7, d13, d7
 2771              	.LVL329:
1247:open303/Source/DSPCode/fft4g.c ****         }
 2772              		.loc 2 1247 23 view .LVU1187
 2773 03e2 AEEE0B7B 		vfma.f64	d7, d14, d11
1246:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = wk3r * x0i + wk3i * x0r;
 2774              		.loc 2 1246 19 view .LVU1188
 2775 03e6 08ED046B 		vstr.64	d6, [r8, #-16]
1247:open303/Source/DSPCode/fft4g.c ****         }
 2776              		.loc 2 1247 13 is_stmt 1 view .LVU1189
1247:open303/Source/DSPCode/fft4g.c ****         }
 2777              		.loc 2 1247 23 is_stmt 0 view .LVU1190
 2778 03ea 08ED027B 		vstr.64	d7, [r8, #-8]
1222:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2779              		.loc 2 1222 9 is_stmt 1 discriminator 3 view .LVU1191
 2780 03ee 27E7     		b	.L57
 2781              		.cfi_endproc
 2782              	.LFE654:
 2784              		.section	.text._Z7cftfsubiPdS_,"ax",%progbits
 2785              		.align	1
 2786              		.global	_Z7cftfsubiPdS_
 2787              		.syntax unified
 2788              		.thumb
 2789              		.thumb_func
 2791              	_Z7cftfsubiPdS_:
 2792              	.LVL330:
 2793              	.LFB651:
 918:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 2794              		.loc 2 918 1 view -0
 2795              		.cfi_startproc
 2796              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 90


 2797              		@ frame_needed = 0, uses_anonymous_args = 0
 919:open303/Source/DSPCode/fft4g.c ****     void cftmdl(int n, int l, double *a, double *w);
 2798              		.loc 2 919 5 view .LVU1193
 920:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, l;
 2799              		.loc 2 920 5 view .LVU1194
 921:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 2800              		.loc 2 921 5 view .LVU1195
 922:open303/Source/DSPCode/fft4g.c ****     
 2801              		.loc 2 922 5 view .LVU1196
 924:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 2802              		.loc 2 924 5 view .LVU1197
 925:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
 2803              		.loc 2 925 5 view .LVU1198
 2804 0000 0828     		cmp	r0, #8
 918:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 2805              		.loc 2 918 1 is_stmt 0 view .LVU1199
 2806 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 2807              		.cfi_def_cfa_offset 24
 2808              		.cfi_offset 3, -24
 2809              		.cfi_offset 4, -20
 2810              		.cfi_offset 5, -16
 2811              		.cfi_offset 6, -12
 2812              		.cfi_offset 7, -8
 2813              		.cfi_offset 14, -4
 2814 0004 0546     		mov	r5, r0
 2815 0006 0C46     		mov	r4, r1
 2816 0008 1746     		mov	r7, r2
 2817 000a 2DED048B 		vpush.64	{d8, d9}
 2818              		.cfi_def_cfa_offset 40
 2819              		.cfi_offset 80, -40
 2820              		.cfi_offset 81, -36
 2821              		.cfi_offset 82, -32
 2822              		.cfi_offset 83, -28
 925:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
 2823              		.loc 2 925 5 view .LVU1200
 2824 000e 36DD     		ble	.L70
 926:open303/Source/DSPCode/fft4g.c ****         l = 8;
 2825              		.loc 2 926 9 is_stmt 1 view .LVU1201
 926:open303/Source/DSPCode/fft4g.c ****         l = 8;
 2826              		.loc 2 926 15 is_stmt 0 view .LVU1202
 2827 0010 FFF7FEFF 		bl	_Z6cft1stiPdS_
 2828              	.LVL331:
 927:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 2829              		.loc 2 927 9 is_stmt 1 view .LVU1203
 928:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 2830              		.loc 2 928 9 view .LVU1204
 927:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 2831              		.loc 2 927 11 is_stmt 0 view .LVU1205
 2832 0014 0821     		movs	r1, #8
 2833              	.LVL332:
 2834              	.L62:
 928:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 2835              		.loc 2 928 25 is_stmt 1 view .LVU1206
 2836 0016 B5EB810F 		cmp	r5, r1, lsl #2
 928:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 2837              		.loc 2 928 19 is_stmt 0 view .LVU1207
 2838 001a 4FEA8106 		lsl	r6, r1, #2
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 91


 928:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 2839              		.loc 2 928 25 view .LVU1208
 2840 001e 27DC     		bgt	.L63
 2841              	.LVL333:
 2842              	.L61:
 933:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 2843              		.loc 2 933 5 is_stmt 1 view .LVU1209
 2844 0020 B542     		cmp	r5, r6
 2845 0022 2246     		mov	r2, r4
 2846 0024 2ED0     		beq	.L64
 2847              	.LVL334:
 933:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 2848              		.loc 2 933 5 is_stmt 0 view .LVU1210
 2849 0026 04EBC103 		add	r3, r4, r1, lsl #3
 956:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2850              		.loc 2 956 16 view .LVU1211
 2851 002a 0020     		movs	r0, #0
 2852              	.LVL335:
 2853              	.L65:
 956:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2854              		.loc 2 956 23 is_stmt 1 discriminator 1 view .LVU1212
 2855 002c 8842     		cmp	r0, r1
 2856 002e 33DA     		bge	.L60
 957:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] - a[j1];
 2857              		.loc 2 957 13 view .LVU1213
 958:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 2858              		.loc 2 958 13 view .LVU1214
 958:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 2859              		.loc 2 958 22 is_stmt 0 view .LVU1215
 2860 0030 1446     		mov	r4, r2
 956:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2861              		.loc 2 956 30 discriminator 3 view .LVU1216
 2862 0032 0230     		adds	r0, r0, #2
 2863              	.LVL336:
 958:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 2864              		.loc 2 958 22 view .LVU1217
 2865 0034 1032     		adds	r2, r2, #16
 2866 0036 94ED007B 		vldr.64	d7, [r4]
 958:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 2867              		.loc 2 958 30 view .LVU1218
 2868 003a 1C46     		mov	r4, r3
 2869 003c 1033     		adds	r3, r3, #16
 2870 003e 94ED004B 		vldr.64	d4, [r4]
 2871              	.LVL337:
 959:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 2872              		.loc 2 959 13 is_stmt 1 view .LVU1219
 959:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 2873              		.loc 2 959 26 is_stmt 0 view .LVU1220
 2874 0042 12ED023B 		vldr.64	d3, [r2, #-8]
 959:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 2875              		.loc 2 959 17 view .LVU1221
 2876 0046 13ED026B 		vldr.64	d6, [r3, #-8]
 960:open303/Source/DSPCode/fft4g.c ****             a[j + 1] += a[j1 + 1];
 2877              		.loc 2 960 18 view .LVU1222
 2878 004a 37EE045B 		vadd.f64	d5, d7, d4
 958:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] - a[j1 + 1];
 2879              		.loc 2 958 17 view .LVU1223
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 92


 2880 004e 37EE447B 		vsub.f64	d7, d7, d4
 2881              	.LVL338:
 959:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 2882              		.loc 2 959 17 view .LVU1224
 2883 0052 33EE466B 		vsub.f64	d6, d3, d6
 2884              	.LVL339:
 960:open303/Source/DSPCode/fft4g.c ****             a[j + 1] += a[j1 + 1];
 2885              		.loc 2 960 13 is_stmt 1 view .LVU1225
 960:open303/Source/DSPCode/fft4g.c ****             a[j + 1] += a[j1 + 1];
 2886              		.loc 2 960 18 is_stmt 0 view .LVU1226
 2887 0056 02ED045B 		vstr.64	d5, [r2, #-16]
 961:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 2888              		.loc 2 961 13 is_stmt 1 view .LVU1227
 961:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 2889              		.loc 2 961 22 is_stmt 0 view .LVU1228
 2890 005a 13ED025B 		vldr.64	d5, [r3, #-8]
 2891 005e 35EE035B 		vadd.f64	d5, d5, d3
 2892 0062 02ED025B 		vstr.64	d5, [r2, #-8]
 962:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
 2893              		.loc 2 962 13 is_stmt 1 view .LVU1229
 962:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
 2894              		.loc 2 962 19 is_stmt 0 view .LVU1230
 2895 0066 03ED047B 		vstr.64	d7, [r3, #-16]
 963:open303/Source/DSPCode/fft4g.c ****         }
 2896              		.loc 2 963 13 is_stmt 1 view .LVU1231
 963:open303/Source/DSPCode/fft4g.c ****         }
 2897              		.loc 2 963 23 is_stmt 0 view .LVU1232
 2898 006a 03ED026B 		vstr.64	d6, [r3, #-8]
 956:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2899              		.loc 2 956 9 is_stmt 1 discriminator 3 view .LVU1233
 2900 006e DDE7     		b	.L65
 2901              	.LVL340:
 2902              	.L63:
 929:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
 2903              		.loc 2 929 13 view .LVU1234
 929:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
 2904              		.loc 2 929 19 is_stmt 0 view .LVU1235
 2905 0070 3B46     		mov	r3, r7
 2906 0072 2246     		mov	r2, r4
 2907 0074 2846     		mov	r0, r5
 2908 0076 FFF7FEFF 		bl	_Z6cftmdliiPdS_
 2909              	.LVL341:
 930:open303/Source/DSPCode/fft4g.c ****         }
 2910              		.loc 2 930 13 is_stmt 1 view .LVU1236
 930:open303/Source/DSPCode/fft4g.c ****         }
 2911              		.loc 2 930 15 is_stmt 0 view .LVU1237
 2912 007a 3146     		mov	r1, r6
 2913 007c CBE7     		b	.L62
 2914              	.LVL342:
 2915              	.L70:
 930:open303/Source/DSPCode/fft4g.c ****         }
 2916              		.loc 2 930 15 view .LVU1238
 2917 007e 0826     		movs	r6, #8
 924:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 2918              		.loc 2 924 7 view .LVU1239
 2919 0080 0221     		movs	r1, #2
 2920              	.LVL343:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 93


 924:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 2921              		.loc 2 924 7 view .LVU1240
 2922 0082 CDE7     		b	.L61
 2923              	.LVL344:
 2924              	.L64:
 924:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 2925              		.loc 2 924 7 view .LVU1241
 2926 0084 1823     		movs	r3, #24
 2927 0086 04EBC100 		add	r0, r4, r1, lsl #3
 934:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2928              		.loc 2 934 16 view .LVU1242
 2929 008a 0025     		movs	r5, #0
 2930              	.LVL345:
 934:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2931              		.loc 2 934 16 view .LVU1243
 2932 008c 04EB0114 		add	r4, r4, r1, lsl #4
 2933 0090 03FB0123 		mla	r3, r3, r1, r2
 2934              	.LVL346:
 2935              	.L66:
 934:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2936              		.loc 2 934 23 is_stmt 1 discriminator 1 view .LVU1244
 2937 0094 8D42     		cmp	r5, r1
 2938 0096 02DB     		blt	.L67
 2939              	.LVL347:
 2940              	.L60:
 966:open303/Source/DSPCode/fft4g.c **** 
 2941              		.loc 2 966 1 is_stmt 0 view .LVU1245
 2942 0098 BDEC048B 		vldm	sp!, {d8-d9}
 2943              		.cfi_remember_state
 2944              		.cfi_restore 82
 2945              		.cfi_restore 83
 2946              		.cfi_restore 80
 2947              		.cfi_restore 81
 2948              		.cfi_def_cfa_offset 24
 2949 009c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 2950              	.LVL348:
 2951              	.L67:
 2952              		.cfi_restore_state
 935:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
 2953              		.loc 2 935 13 is_stmt 1 view .LVU1246
 936:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 2954              		.loc 2 936 13 view .LVU1247
 937:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 2955              		.loc 2 937 13 view .LVU1248
 938:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2956              		.loc 2 938 13 view .LVU1249
 938:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2957              		.loc 2 938 22 is_stmt 0 view .LVU1250
 2958 009e 1646     		mov	r6, r2
 934:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 2959              		.loc 2 934 30 discriminator 3 view .LVU1251
 2960 00a0 0235     		adds	r5, r5, #2
 2961              	.LVL349:
 938:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2962              		.loc 2 938 22 view .LVU1252
 2963 00a2 1032     		adds	r2, r2, #16
 2964 00a4 96ED006B 		vldr.64	d6, [r6]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 94


 938:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2965              		.loc 2 938 30 view .LVU1253
 2966 00a8 0646     		mov	r6, r0
 2967 00aa 1030     		adds	r0, r0, #16
 2968 00ac 96ED004B 		vldr.64	d4, [r6]
 942:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2969              		.loc 2 942 23 view .LVU1254
 2970 00b0 2646     		mov	r6, r4
 2971 00b2 1034     		adds	r4, r4, #16
 938:open303/Source/DSPCode/fft4g.c ****             x0i = a[j + 1] + a[j1 + 1];
 2972              		.loc 2 938 17 view .LVU1255
 2973 00b4 36EE042B 		vadd.f64	d2, d6, d4
 2974              	.LVL350:
 939:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2975              		.loc 2 939 13 is_stmt 1 view .LVU1256
 940:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2976              		.loc 2 940 17 is_stmt 0 view .LVU1257
 2977 00b8 36EE446B 		vsub.f64	d6, d6, d4
 942:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2978              		.loc 2 942 23 view .LVU1258
 2979 00bc 96ED004B 		vldr.64	d4, [r6]
 942:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2980              		.loc 2 942 31 view .LVU1259
 2981 00c0 1E46     		mov	r6, r3
 2982 00c2 1033     		adds	r3, r3, #16
 2983 00c4 96ED009B 		vldr.64	d9, [r6]
 939:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2984              		.loc 2 939 38 view .LVU1260
 2985 00c8 10ED025B 		vldr.64	d5, [r0, #-8]
 939:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2986              		.loc 2 939 26 view .LVU1261
 2987 00cc 12ED027B 		vldr.64	d7, [r2, #-8]
 943:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 2988              		.loc 2 943 39 view .LVU1262
 2989 00d0 13ED021B 		vldr.64	d1, [r3, #-8]
 942:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 2990              		.loc 2 942 17 view .LVU1263
 2991 00d4 34EE098B 		vadd.f64	d8, d4, d9
 939:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 2992              		.loc 2 939 17 view .LVU1264
 2993 00d8 37EE053B 		vadd.f64	d3, d7, d5
 2994              	.LVL351:
 940:open303/Source/DSPCode/fft4g.c ****             x1i = a[j + 1] - a[j1 + 1];
 2995              		.loc 2 940 13 is_stmt 1 view .LVU1265
 941:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2996              		.loc 2 941 13 view .LVU1266
 941:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 2997              		.loc 2 941 17 is_stmt 0 view .LVU1267
 2998 00dc 37EE457B 		vsub.f64	d7, d7, d5
 2999              	.LVL352:
 942:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3000              		.loc 2 942 13 is_stmt 1 view .LVU1268
 943:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3001              		.loc 2 943 13 view .LVU1269
 944:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 3002              		.loc 2 944 17 is_stmt 0 view .LVU1270
 3003 00e0 34EE494B 		vsub.f64	d4, d4, d9
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 95


 943:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3004              		.loc 2 943 27 view .LVU1271
 3005 00e4 14ED025B 		vldr.64	d5, [r4, #-8]
 943:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3006              		.loc 2 943 17 view .LVU1272
 3007 00e8 35EE010B 		vadd.f64	d0, d5, d1
 3008              	.LVL353:
 944:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 3009              		.loc 2 944 13 is_stmt 1 view .LVU1273
 945:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 3010              		.loc 2 945 13 view .LVU1274
 945:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 3011              		.loc 2 945 17 is_stmt 0 view .LVU1275
 3012 00ec 35EE415B 		vsub.f64	d5, d5, d1
 3013              	.LVL354:
 946:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 3014              		.loc 2 946 13 is_stmt 1 view .LVU1276
 946:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 3015              		.loc 2 946 24 is_stmt 0 view .LVU1277
 3016 00f0 32EE081B 		vadd.f64	d1, d2, d8
 948:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i - x2i;
 3017              		.loc 2 948 25 view .LVU1278
 3018 00f4 32EE482B 		vsub.f64	d2, d2, d8
 3019              	.LVL355:
 946:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i + x2i;
 3020              		.loc 2 946 18 view .LVU1279
 3021 00f8 02ED041B 		vstr.64	d1, [r2, #-16]
 3022              	.LVL356:
 947:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3023              		.loc 2 947 13 is_stmt 1 view .LVU1280
 947:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3024              		.loc 2 947 28 is_stmt 0 view .LVU1281
 3025 00fc 33EE001B 		vadd.f64	d1, d3, d0
 949:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3026              		.loc 2 949 29 view .LVU1282
 3027 0100 33EE403B 		vsub.f64	d3, d3, d0
 3028              	.LVL357:
 947:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3029              		.loc 2 947 22 view .LVU1283
 3030 0104 02ED021B 		vstr.64	d1, [r2, #-8]
 948:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i - x2i;
 3031              		.loc 2 948 13 is_stmt 1 view .LVU1284
 949:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3032              		.loc 2 949 23 is_stmt 0 view .LVU1285
 3033 0108 04ED023B 		vstr.64	d3, [r4, #-8]
 950:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i + x3r;
 3034              		.loc 2 950 25 view .LVU1286
 3035 010c 36EE453B 		vsub.f64	d3, d6, d5
 952:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i - x3r;
 3036              		.loc 2 952 25 view .LVU1287
 3037 0110 36EE056B 		vadd.f64	d6, d6, d5
 3038              	.LVL358:
 948:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i - x2i;
 3039              		.loc 2 948 19 view .LVU1288
 3040 0114 04ED042B 		vstr.64	d2, [r4, #-16]
 949:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3041              		.loc 2 949 13 is_stmt 1 view .LVU1289
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 96


 950:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i + x3r;
 3042              		.loc 2 950 13 view .LVU1290
 950:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i + x3r;
 3043              		.loc 2 950 19 is_stmt 0 view .LVU1291
 3044 0118 00ED043B 		vstr.64	d3, [r0, #-16]
 951:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3045              		.loc 2 951 13 is_stmt 1 view .LVU1292
 951:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3046              		.loc 2 951 29 is_stmt 0 view .LVU1293
 3047 011c 37EE043B 		vadd.f64	d3, d7, d4
 953:open303/Source/DSPCode/fft4g.c ****         }
 3048              		.loc 2 953 29 view .LVU1294
 3049 0120 37EE447B 		vsub.f64	d7, d7, d4
 3050              	.LVL359:
 951:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3051              		.loc 2 951 23 view .LVU1295
 3052 0124 00ED023B 		vstr.64	d3, [r0, #-8]
 952:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i - x3r;
 3053              		.loc 2 952 13 is_stmt 1 view .LVU1296
 952:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i - x3r;
 3054              		.loc 2 952 19 is_stmt 0 view .LVU1297
 3055 0128 03ED046B 		vstr.64	d6, [r3, #-16]
 953:open303/Source/DSPCode/fft4g.c ****         }
 3056              		.loc 2 953 13 is_stmt 1 view .LVU1298
 953:open303/Source/DSPCode/fft4g.c ****         }
 3057              		.loc 2 953 23 is_stmt 0 view .LVU1299
 3058 012c 03ED027B 		vstr.64	d7, [r3, #-8]
 934:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3059              		.loc 2 934 9 is_stmt 1 discriminator 3 view .LVU1300
 3060 0130 B0E7     		b	.L66
 3061              		.cfi_endproc
 3062              	.LFE651:
 3064              		.section	.text._Z7cftbsubiPdS_,"ax",%progbits
 3065              		.align	1
 3066              		.global	_Z7cftbsubiPdS_
 3067              		.syntax unified
 3068              		.thumb
 3069              		.thumb_func
 3071              	_Z7cftbsubiPdS_:
 3072              	.LVL360:
 3073              	.LFB652:
 970:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 3074              		.loc 2 970 1 view -0
 3075              		.cfi_startproc
 3076              		@ args = 0, pretend = 0, frame = 0
 3077              		@ frame_needed = 0, uses_anonymous_args = 0
 971:open303/Source/DSPCode/fft4g.c ****     void cftmdl(int n, int l, double *a, double *w);
 3078              		.loc 2 971 5 view .LVU1302
 972:open303/Source/DSPCode/fft4g.c ****     int j, j1, j2, j3, l;
 3079              		.loc 2 972 5 view .LVU1303
 973:open303/Source/DSPCode/fft4g.c ****     double x0r, x0i, x1r, x1i, x2r, x2i, x3r, x3i;
 3080              		.loc 2 973 5 view .LVU1304
 974:open303/Source/DSPCode/fft4g.c ****     
 3081              		.loc 2 974 5 view .LVU1305
 976:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 3082              		.loc 2 976 5 view .LVU1306
 977:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 97


 3083              		.loc 2 977 5 view .LVU1307
 3084 0000 0828     		cmp	r0, #8
 970:open303/Source/DSPCode/fft4g.c ****     void cft1st(int n, double *a, double *w);
 3085              		.loc 2 970 1 is_stmt 0 view .LVU1308
 3086 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 3087              		.cfi_def_cfa_offset 24
 3088              		.cfi_offset 3, -24
 3089              		.cfi_offset 4, -20
 3090              		.cfi_offset 5, -16
 3091              		.cfi_offset 6, -12
 3092              		.cfi_offset 7, -8
 3093              		.cfi_offset 14, -4
 3094 0004 0546     		mov	r5, r0
 3095 0006 0C46     		mov	r4, r1
 3096 0008 1746     		mov	r7, r2
 3097 000a 2DED048B 		vpush.64	{d8, d9}
 3098              		.cfi_def_cfa_offset 40
 3099              		.cfi_offset 80, -40
 3100              		.cfi_offset 81, -36
 3101              		.cfi_offset 82, -32
 3102              		.cfi_offset 83, -28
 977:open303/Source/DSPCode/fft4g.c ****         cft1st(n, a, w);
 3103              		.loc 2 977 5 view .LVU1309
 3104 000e 38DD     		ble	.L81
 978:open303/Source/DSPCode/fft4g.c ****         l = 8;
 3105              		.loc 2 978 9 is_stmt 1 view .LVU1310
 978:open303/Source/DSPCode/fft4g.c ****         l = 8;
 3106              		.loc 2 978 15 is_stmt 0 view .LVU1311
 3107 0010 FFF7FEFF 		bl	_Z6cft1stiPdS_
 3108              	.LVL361:
 979:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 3109              		.loc 2 979 9 is_stmt 1 view .LVU1312
 980:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 3110              		.loc 2 980 9 view .LVU1313
 979:open303/Source/DSPCode/fft4g.c ****         while ((l << 2) < n) {
 3111              		.loc 2 979 11 is_stmt 0 view .LVU1314
 3112 0014 0821     		movs	r1, #8
 3113              	.LVL362:
 3114              	.L73:
 980:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 3115              		.loc 2 980 25 is_stmt 1 view .LVU1315
 3116 0016 B5EB810F 		cmp	r5, r1, lsl #2
 980:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 3117              		.loc 2 980 19 is_stmt 0 view .LVU1316
 3118 001a 4FEA8106 		lsl	r6, r1, #2
 980:open303/Source/DSPCode/fft4g.c ****             cftmdl(n, l, a, w);
 3119              		.loc 2 980 25 view .LVU1317
 3120 001e 29DC     		bgt	.L74
 3121              	.LVL363:
 3122              	.L72:
 985:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
 3123              		.loc 2 985 5 is_stmt 1 view .LVU1318
 3124 0020 B542     		cmp	r5, r6
 3125 0022 2246     		mov	r2, r4
 3126 0024 30D0     		beq	.L75
 3127              	.LVL364:
 985:open303/Source/DSPCode/fft4g.c ****         for (j = 0; j < l; j += 2) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 98


 3128              		.loc 2 985 5 is_stmt 0 view .LVU1319
 3129 0026 04EBC103 		add	r3, r4, r1, lsl #3
1008:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3130              		.loc 2 1008 16 view .LVU1320
 3131 002a 0020     		movs	r0, #0
 3132              	.LVL365:
 3133              	.L76:
1008:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3134              		.loc 2 1008 23 is_stmt 1 discriminator 1 view .LVU1321
 3135 002c 8842     		cmp	r0, r1
 3136 002e 35DA     		bge	.L71
1009:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] - a[j1];
 3137              		.loc 2 1009 13 view .LVU1322
1010:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
 3138              		.loc 2 1010 13 view .LVU1323
1010:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
 3139              		.loc 2 1010 22 is_stmt 0 view .LVU1324
 3140 0030 1446     		mov	r4, r2
1008:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3141              		.loc 2 1008 30 discriminator 3 view .LVU1325
 3142 0032 0230     		adds	r0, r0, #2
 3143              	.LVL366:
1010:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
 3144              		.loc 2 1010 22 view .LVU1326
 3145 0034 1032     		adds	r2, r2, #16
 3146 0036 94ED006B 		vldr.64	d6, [r4]
1010:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
 3147              		.loc 2 1010 30 view .LVU1327
 3148 003a 1C46     		mov	r4, r3
 3149 003c 1033     		adds	r3, r3, #16
 3150 003e 94ED004B 		vldr.64	d4, [r4]
 3151              	.LVL367:
1011:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 3152              		.loc 2 1011 13 is_stmt 1 view .LVU1328
1011:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 3153              		.loc 2 1011 29 is_stmt 0 view .LVU1329
 3154 0042 12ED027B 		vldr.64	d7, [r2, #-8]
1011:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 3155              		.loc 2 1011 17 view .LVU1330
 3156 0046 13ED025B 		vldr.64	d5, [r3, #-8]
1012:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j + 1] - a[j1 + 1];
 3157              		.loc 2 1012 18 view .LVU1331
 3158 004a 36EE043B 		vadd.f64	d3, d6, d4
1010:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] + a[j1 + 1];
 3159              		.loc 2 1010 17 view .LVU1332
 3160 004e 36EE446B 		vsub.f64	d6, d6, d4
 3161              	.LVL368:
1011:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j1];
 3162              		.loc 2 1011 17 view .LVU1333
 3163 0052 35EE475B 		vsub.f64	d5, d5, d7
 3164              	.LVL369:
1012:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j + 1] - a[j1 + 1];
 3165              		.loc 2 1012 13 is_stmt 1 view .LVU1334
1013:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 3166              		.loc 2 1013 24 is_stmt 0 view .LVU1335
 3167 0056 B1EE477B 		vneg.f64	d7, d7
1012:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j + 1] - a[j1 + 1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 99


 3168              		.loc 2 1012 18 view .LVU1336
 3169 005a 02ED043B 		vstr.64	d3, [r2, #-16]
1013:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 3170              		.loc 2 1013 13 is_stmt 1 view .LVU1337
1013:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 3171              		.loc 2 1013 34 is_stmt 0 view .LVU1338
 3172 005e 13ED023B 		vldr.64	d3, [r3, #-8]
 3173 0062 37EE437B 		vsub.f64	d7, d7, d3
1013:open303/Source/DSPCode/fft4g.c ****             a[j1] = x0r;
 3174              		.loc 2 1013 22 view .LVU1339
 3175 0066 02ED027B 		vstr.64	d7, [r2, #-8]
1014:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
 3176              		.loc 2 1014 13 is_stmt 1 view .LVU1340
1014:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x0i;
 3177              		.loc 2 1014 19 is_stmt 0 view .LVU1341
 3178 006a 03ED046B 		vstr.64	d6, [r3, #-16]
1015:open303/Source/DSPCode/fft4g.c ****         }
 3179              		.loc 2 1015 13 is_stmt 1 view .LVU1342
1015:open303/Source/DSPCode/fft4g.c ****         }
 3180              		.loc 2 1015 23 is_stmt 0 view .LVU1343
 3181 006e 03ED025B 		vstr.64	d5, [r3, #-8]
1008:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3182              		.loc 2 1008 9 is_stmt 1 discriminator 3 view .LVU1344
 3183 0072 DBE7     		b	.L76
 3184              	.LVL370:
 3185              	.L74:
 981:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
 3186              		.loc 2 981 13 view .LVU1345
 981:open303/Source/DSPCode/fft4g.c ****             l <<= 2;
 3187              		.loc 2 981 19 is_stmt 0 view .LVU1346
 3188 0074 3B46     		mov	r3, r7
 3189 0076 2246     		mov	r2, r4
 3190 0078 2846     		mov	r0, r5
 3191 007a FFF7FEFF 		bl	_Z6cftmdliiPdS_
 3192              	.LVL371:
 982:open303/Source/DSPCode/fft4g.c ****         }
 3193              		.loc 2 982 13 is_stmt 1 view .LVU1347
 982:open303/Source/DSPCode/fft4g.c ****         }
 3194              		.loc 2 982 15 is_stmt 0 view .LVU1348
 3195 007e 3146     		mov	r1, r6
 3196 0080 C9E7     		b	.L73
 3197              	.LVL372:
 3198              	.L81:
 982:open303/Source/DSPCode/fft4g.c ****         }
 3199              		.loc 2 982 15 view .LVU1349
 3200 0082 0826     		movs	r6, #8
 976:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 3201              		.loc 2 976 7 view .LVU1350
 3202 0084 0221     		movs	r1, #2
 3203              	.LVL373:
 976:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 3204              		.loc 2 976 7 view .LVU1351
 3205 0086 CBE7     		b	.L72
 3206              	.LVL374:
 3207              	.L75:
 976:open303/Source/DSPCode/fft4g.c ****     if (n > 8) {
 3208              		.loc 2 976 7 view .LVU1352
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 100


 3209 0088 1823     		movs	r3, #24
 3210 008a 04EBC100 		add	r0, r4, r1, lsl #3
 986:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3211              		.loc 2 986 16 view .LVU1353
 3212 008e 0025     		movs	r5, #0
 3213              	.LVL375:
 986:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3214              		.loc 2 986 16 view .LVU1354
 3215 0090 04EB0114 		add	r4, r4, r1, lsl #4
 3216 0094 03FB0123 		mla	r3, r3, r1, r2
 3217              	.LVL376:
 3218              	.L77:
 986:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3219              		.loc 2 986 23 is_stmt 1 discriminator 1 view .LVU1355
 3220 0098 8D42     		cmp	r5, r1
 3221 009a 02DB     		blt	.L78
 3222              	.LVL377:
 3223              	.L71:
1018:open303/Source/DSPCode/fft4g.c **** 
 3224              		.loc 2 1018 1 is_stmt 0 view .LVU1356
 3225 009c BDEC048B 		vldm	sp!, {d8-d9}
 3226              		.cfi_remember_state
 3227              		.cfi_restore 82
 3228              		.cfi_restore 83
 3229              		.cfi_restore 80
 3230              		.cfi_restore 81
 3231              		.cfi_def_cfa_offset 24
 3232 00a0 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 3233              	.LVL378:
 3234              	.L78:
 3235              		.cfi_restore_state
 987:open303/Source/DSPCode/fft4g.c ****             j2 = j1 + l;
 3236              		.loc 2 987 13 is_stmt 1 view .LVU1357
 988:open303/Source/DSPCode/fft4g.c ****             j3 = j2 + l;
 3237              		.loc 2 988 13 view .LVU1358
 989:open303/Source/DSPCode/fft4g.c ****             x0r = a[j] + a[j1];
 3238              		.loc 2 989 13 view .LVU1359
 990:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 3239              		.loc 2 990 13 view .LVU1360
 990:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 3240              		.loc 2 990 22 is_stmt 0 view .LVU1361
 3241 00a2 1646     		mov	r6, r2
 986:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3242              		.loc 2 986 30 discriminator 3 view .LVU1362
 3243 00a4 0235     		adds	r5, r5, #2
 3244              	.LVL379:
 990:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 3245              		.loc 2 990 22 view .LVU1363
 3246 00a6 1032     		adds	r2, r2, #16
 3247 00a8 96ED006B 		vldr.64	d6, [r6]
 990:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 3248              		.loc 2 990 30 view .LVU1364
 3249 00ac 0646     		mov	r6, r0
 3250 00ae 1030     		adds	r0, r0, #16
 3251 00b0 96ED003B 		vldr.64	d3, [r6]
 994:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3252              		.loc 2 994 23 view .LVU1365
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 101


 3253 00b4 2646     		mov	r6, r4
 3254 00b6 1034     		adds	r4, r4, #16
 991:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 3255              		.loc 2 991 19 view .LVU1366
 3256 00b8 12ED024B 		vldr.64	d4, [r2, #-8]
 990:open303/Source/DSPCode/fft4g.c ****             x0i = -a[j + 1] - a[j1 + 1];
 3257              		.loc 2 990 17 view .LVU1367
 3258 00bc 36EE032B 		vadd.f64	d2, d6, d3
 3259              	.LVL380:
 991:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 3260              		.loc 2 991 13 is_stmt 1 view .LVU1368
 992:open303/Source/DSPCode/fft4g.c ****             x1i = -a[j + 1] + a[j1 + 1];
 3261              		.loc 2 992 17 is_stmt 0 view .LVU1369
 3262 00c0 36EE436B 		vsub.f64	d6, d6, d3
 991:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 3263              		.loc 2 991 19 view .LVU1370
 3264 00c4 B1EE445B 		vneg.f64	d5, d4
 994:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3265              		.loc 2 994 23 view .LVU1371
 3266 00c8 96ED003B 		vldr.64	d3, [r6]
 994:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3267              		.loc 2 994 31 view .LVU1372
 3268 00cc 1E46     		mov	r6, r3
 3269 00ce 1033     		adds	r3, r3, #16
 3270 00d0 96ED009B 		vldr.64	d9, [r6]
 991:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 3271              		.loc 2 991 39 view .LVU1373
 3272 00d4 10ED027B 		vldr.64	d7, [r0, #-8]
 995:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3273              		.loc 2 995 39 view .LVU1374
 3274 00d8 13ED021B 		vldr.64	d1, [r3, #-8]
 994:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3275              		.loc 2 994 17 view .LVU1375
 3276 00dc 33EE098B 		vadd.f64	d8, d3, d9
 991:open303/Source/DSPCode/fft4g.c ****             x1r = a[j] - a[j1];
 3277              		.loc 2 991 17 view .LVU1376
 3278 00e0 35EE475B 		vsub.f64	d5, d5, d7
 3279              	.LVL381:
 992:open303/Source/DSPCode/fft4g.c ****             x1i = -a[j + 1] + a[j1 + 1];
 3280              		.loc 2 992 13 is_stmt 1 view .LVU1377
 993:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 3281              		.loc 2 993 13 view .LVU1378
 993:open303/Source/DSPCode/fft4g.c ****             x2r = a[j2] + a[j3];
 3282              		.loc 2 993 17 is_stmt 0 view .LVU1379
 3283 00e4 37EE447B 		vsub.f64	d7, d7, d4
 3284              	.LVL382:
 994:open303/Source/DSPCode/fft4g.c ****             x2i = a[j2 + 1] + a[j3 + 1];
 3285              		.loc 2 994 13 is_stmt 1 view .LVU1380
 995:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3286              		.loc 2 995 13 view .LVU1381
 996:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 3287              		.loc 2 996 17 is_stmt 0 view .LVU1382
 3288 00e8 33EE493B 		vsub.f64	d3, d3, d9
 995:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
 3289              		.loc 2 995 27 view .LVU1383
 3290 00ec 14ED024B 		vldr.64	d4, [r4, #-8]
 995:open303/Source/DSPCode/fft4g.c ****             x3r = a[j2] - a[j3];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 102


 3291              		.loc 2 995 17 view .LVU1384
 3292 00f0 34EE010B 		vadd.f64	d0, d4, d1
 3293              	.LVL383:
 996:open303/Source/DSPCode/fft4g.c ****             x3i = a[j2 + 1] - a[j3 + 1];
 3294              		.loc 2 996 13 is_stmt 1 view .LVU1385
 997:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 3295              		.loc 2 997 13 view .LVU1386
 997:open303/Source/DSPCode/fft4g.c ****             a[j] = x0r + x2r;
 3296              		.loc 2 997 17 is_stmt 0 view .LVU1387
 3297 00f4 34EE414B 		vsub.f64	d4, d4, d1
 3298              	.LVL384:
 998:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i - x2i;
 3299              		.loc 2 998 13 is_stmt 1 view .LVU1388
 998:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i - x2i;
 3300              		.loc 2 998 24 is_stmt 0 view .LVU1389
 3301 00f8 32EE081B 		vadd.f64	d1, d2, d8
1000:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i + x2i;
 3302              		.loc 2 1000 25 view .LVU1390
 3303 00fc 32EE482B 		vsub.f64	d2, d2, d8
 3304              	.LVL385:
 998:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = x0i - x2i;
 3305              		.loc 2 998 18 view .LVU1391
 3306 0100 02ED041B 		vstr.64	d1, [r2, #-16]
 3307              	.LVL386:
 999:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3308              		.loc 2 999 13 is_stmt 1 view .LVU1392
 999:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3309              		.loc 2 999 28 is_stmt 0 view .LVU1393
 3310 0104 35EE401B 		vsub.f64	d1, d5, d0
1001:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3311              		.loc 2 1001 29 view .LVU1394
 3312 0108 35EE005B 		vadd.f64	d5, d5, d0
 3313              	.LVL387:
 999:open303/Source/DSPCode/fft4g.c ****             a[j2] = x0r - x2r;
 3314              		.loc 2 999 22 view .LVU1395
 3315 010c 02ED021B 		vstr.64	d1, [r2, #-8]
1000:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i + x2i;
 3316              		.loc 2 1000 13 is_stmt 1 view .LVU1396
1001:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3317              		.loc 2 1001 23 is_stmt 0 view .LVU1397
 3318 0110 04ED025B 		vstr.64	d5, [r4, #-8]
1002:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i - x3r;
 3319              		.loc 2 1002 25 view .LVU1398
 3320 0114 36EE445B 		vsub.f64	d5, d6, d4
1004:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i + x3r;
 3321              		.loc 2 1004 25 view .LVU1399
 3322 0118 36EE046B 		vadd.f64	d6, d6, d4
 3323              	.LVL388:
1000:open303/Source/DSPCode/fft4g.c ****             a[j2 + 1] = x0i + x2i;
 3324              		.loc 2 1000 19 view .LVU1400
 3325 011c 04ED042B 		vstr.64	d2, [r4, #-16]
1001:open303/Source/DSPCode/fft4g.c ****             a[j1] = x1r - x3i;
 3326              		.loc 2 1001 13 is_stmt 1 view .LVU1401
1002:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i - x3r;
 3327              		.loc 2 1002 13 view .LVU1402
1002:open303/Source/DSPCode/fft4g.c ****             a[j1 + 1] = x1i - x3r;
 3328              		.loc 2 1002 19 is_stmt 0 view .LVU1403
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 103


 3329 0120 00ED045B 		vstr.64	d5, [r0, #-16]
1003:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3330              		.loc 2 1003 13 is_stmt 1 view .LVU1404
1003:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3331              		.loc 2 1003 29 is_stmt 0 view .LVU1405
 3332 0124 37EE435B 		vsub.f64	d5, d7, d3
1005:open303/Source/DSPCode/fft4g.c ****         }
 3333              		.loc 2 1005 29 view .LVU1406
 3334 0128 37EE037B 		vadd.f64	d7, d7, d3
 3335              	.LVL389:
1003:open303/Source/DSPCode/fft4g.c ****             a[j3] = x1r + x3i;
 3336              		.loc 2 1003 23 view .LVU1407
 3337 012c 00ED025B 		vstr.64	d5, [r0, #-8]
1004:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i + x3r;
 3338              		.loc 2 1004 13 is_stmt 1 view .LVU1408
1004:open303/Source/DSPCode/fft4g.c ****             a[j3 + 1] = x1i + x3r;
 3339              		.loc 2 1004 19 is_stmt 0 view .LVU1409
 3340 0130 03ED046B 		vstr.64	d6, [r3, #-16]
1005:open303/Source/DSPCode/fft4g.c ****         }
 3341              		.loc 2 1005 13 is_stmt 1 view .LVU1410
1005:open303/Source/DSPCode/fft4g.c ****         }
 3342              		.loc 2 1005 23 is_stmt 0 view .LVU1411
 3343 0134 03ED027B 		vstr.64	d7, [r3, #-8]
 986:open303/Source/DSPCode/fft4g.c ****             j1 = j + l;
 3344              		.loc 2 986 9 is_stmt 1 discriminator 3 view .LVU1412
 3345 0138 AEE7     		b	.L77
 3346              		.cfi_endproc
 3347              	.LFE652:
 3349              		.section	.text._Z4cdftiiPdPiS_,"ax",%progbits
 3350              		.align	1
 3351              		.global	_Z4cdftiiPdPiS_
 3352              		.syntax unified
 3353              		.thumb
 3354              		.thumb_func
 3356              	_Z4cdftiiPdPiS_:
 3357              	.LVL390:
 3358              	.LFB641:
 279:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3359              		.loc 2 279 1 view -0
 3360              		.cfi_startproc
 3361              		@ args = 4, pretend = 0, frame = 0
 3362              		@ frame_needed = 0, uses_anonymous_args = 0
 280:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 3363              		.loc 2 280 5 view .LVU1414
 281:open303/Source/DSPCode/fft4g.c ****     void bitrv2conj(int n, int *ip, double *a);
 3364              		.loc 2 281 5 view .LVU1415
 282:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 3365              		.loc 2 282 5 view .LVU1416
 283:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 3366              		.loc 2 283 5 view .LVU1417
 284:open303/Source/DSPCode/fft4g.c ****     
 3367              		.loc 2 284 5 view .LVU1418
 286:open303/Source/DSPCode/fft4g.c ****         makewt(n >> 2, ip, w);
 3368              		.loc 2 286 5 view .LVU1419
 279:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3369              		.loc 2 279 1 is_stmt 0 view .LVU1420
 3370 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 104


 3371              		.cfi_def_cfa_offset 24
 3372              		.cfi_offset 4, -24
 3373              		.cfi_offset 5, -20
 3374              		.cfi_offset 6, -16
 3375              		.cfi_offset 7, -12
 3376              		.cfi_offset 8, -8
 3377              		.cfi_offset 14, -4
 279:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3378              		.loc 2 279 1 view .LVU1421
 3379 0004 1D46     		mov	r5, r3
 286:open303/Source/DSPCode/fft4g.c ****         makewt(n >> 2, ip, w);
 3380              		.loc 2 286 20 view .LVU1422
 3381 0006 1B68     		ldr	r3, [r3]
 3382              	.LVL391:
 279:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3383              		.loc 2 279 1 view .LVU1423
 3384 0008 0446     		mov	r4, r0
 3385 000a 8846     		mov	r8, r1
 286:open303/Source/DSPCode/fft4g.c ****         makewt(n >> 2, ip, w);
 3386              		.loc 2 286 5 view .LVU1424
 3387 000c B0EB830F 		cmp	r0, r3, lsl #2
 279:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3388              		.loc 2 279 1 view .LVU1425
 3389 0010 1646     		mov	r6, r2
 3390 0012 069F     		ldr	r7, [sp, #24]
 286:open303/Source/DSPCode/fft4g.c ****         makewt(n >> 2, ip, w);
 3391              		.loc 2 286 5 view .LVU1426
 3392 0014 04DD     		ble	.L83
 287:open303/Source/DSPCode/fft4g.c ****     }
 3393              		.loc 2 287 9 is_stmt 1 view .LVU1427
 287:open303/Source/DSPCode/fft4g.c ****     }
 3394              		.loc 2 287 15 is_stmt 0 view .LVU1428
 3395 0016 3A46     		mov	r2, r7
 3396              	.LVL392:
 287:open303/Source/DSPCode/fft4g.c ****     }
 3397              		.loc 2 287 15 view .LVU1429
 3398 0018 2946     		mov	r1, r5
 3399              	.LVL393:
 287:open303/Source/DSPCode/fft4g.c ****     }
 3400              		.loc 2 287 15 view .LVU1430
 3401 001a 8010     		asrs	r0, r0, #2
 3402              	.LVL394:
 287:open303/Source/DSPCode/fft4g.c ****     }
 3403              		.loc 2 287 15 view .LVU1431
 3404 001c FFF7FEFF 		bl	_Z6makewtiPiPd
 3405              	.LVL395:
 3406              	.L83:
 289:open303/Source/DSPCode/fft4g.c ****         if (isgn >= 0) {
 3407              		.loc 2 289 5 is_stmt 1 view .LVU1432
 3408 0020 042C     		cmp	r4, #4
 3409 0022 18DD     		ble	.L84
 3410              	.LVL396:
 3411              	.LBB20:
 3412              	.LBI20:
 278:open303/Source/DSPCode/fft4g.c **** {
 3413              		.loc 2 278 6 view .LVU1433
 3414              	.LBB21:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 105


 290:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 3415              		.loc 2 290 9 view .LVU1434
 3416 0024 B8F1000F 		cmp	r8, #0
 291:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3417              		.loc 2 291 19 is_stmt 0 view .LVU1435
 3418 0028 05F10801 		add	r1, r5, #8
 3419 002c 3246     		mov	r2, r6
 3420 002e 2046     		mov	r0, r4
 290:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 3421              		.loc 2 290 9 view .LVU1436
 3422 0030 08DB     		blt	.L85
 3423              	.LVL397:
 291:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3424              		.loc 2 291 13 is_stmt 1 view .LVU1437
 291:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3425              		.loc 2 291 19 is_stmt 0 view .LVU1438
 3426 0032 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 3427              	.LVL398:
 292:open303/Source/DSPCode/fft4g.c ****         } else {
 3428              		.loc 2 292 13 is_stmt 1 view .LVU1439
 3429              	.L87:
 292:open303/Source/DSPCode/fft4g.c ****         } else {
 3430              		.loc 2 292 13 is_stmt 0 view .LVU1440
 3431              	.LBE21:
 3432              	.LBE20:
 298:open303/Source/DSPCode/fft4g.c ****     }
 3433              		.loc 2 298 9 is_stmt 1 view .LVU1441
 298:open303/Source/DSPCode/fft4g.c ****     }
 3434              		.loc 2 298 16 is_stmt 0 view .LVU1442
 3435 0036 3A46     		mov	r2, r7
 3436 0038 3146     		mov	r1, r6
 3437 003a 2046     		mov	r0, r4
 300:open303/Source/DSPCode/fft4g.c **** 
 3438              		.loc 2 300 1 view .LVU1443
 3439 003c BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 3440              		.cfi_remember_state
 3441              		.cfi_restore 14
 3442              		.cfi_restore 8
 3443              		.cfi_restore 7
 3444              		.cfi_restore 6
 3445              		.cfi_restore 5
 3446              		.cfi_restore 4
 3447              		.cfi_def_cfa_offset 0
 3448              	.LVL399:
 298:open303/Source/DSPCode/fft4g.c ****     }
 3449              		.loc 2 298 16 view .LVU1444
 3450 0040 FFF7FEBF 		b	_Z7cftfsubiPdS_
 3451              	.LVL400:
 3452              	.L85:
 3453              		.cfi_restore_state
 3454              	.LBB24:
 3455              	.LBB22:
 294:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 3456              		.loc 2 294 13 is_stmt 1 view .LVU1445
 294:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 3457              		.loc 2 294 23 is_stmt 0 view .LVU1446
 3458 0044 FFF7FEFF 		bl	_Z10bitrv2conjiPiPd
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 106


 3459              	.LVL401:
 295:open303/Source/DSPCode/fft4g.c ****         }
 3460              		.loc 2 295 13 is_stmt 1 view .LVU1447
 295:open303/Source/DSPCode/fft4g.c ****         }
 3461              		.loc 2 295 20 is_stmt 0 view .LVU1448
 3462 0048 3A46     		mov	r2, r7
 3463              	.LVL402:
 295:open303/Source/DSPCode/fft4g.c ****         }
 3464              		.loc 2 295 20 view .LVU1449
 3465 004a 3146     		mov	r1, r6
 3466 004c 2046     		mov	r0, r4
 3467              	.LBE22:
 3468              	.LBE24:
 300:open303/Source/DSPCode/fft4g.c **** 
 3469              		.loc 2 300 1 view .LVU1450
 3470 004e BDE8F041 		pop	{r4, r5, r6, r7, r8, lr}
 3471              		.cfi_remember_state
 3472              		.cfi_restore 14
 3473              		.cfi_restore 8
 3474              		.cfi_restore 7
 3475              		.cfi_restore 6
 3476              		.cfi_restore 5
 3477              		.cfi_restore 4
 3478              		.cfi_def_cfa_offset 0
 3479              	.LVL403:
 3480              	.LBB25:
 3481              	.LBB23:
 295:open303/Source/DSPCode/fft4g.c ****         }
 3482              		.loc 2 295 20 view .LVU1451
 3483 0052 FFF7FEBF 		b	_Z7cftbsubiPdS_
 3484              	.LVL404:
 3485              	.L84:
 3486              		.cfi_restore_state
 295:open303/Source/DSPCode/fft4g.c ****         }
 3487              		.loc 2 295 20 view .LVU1452
 3488              	.LBE23:
 3489              	.LBE25:
 297:open303/Source/DSPCode/fft4g.c ****         cftfsub(n, a, w);
 3490              		.loc 2 297 12 is_stmt 1 view .LVU1453
 3491 0056 EED0     		beq	.L87
 300:open303/Source/DSPCode/fft4g.c **** 
 3492              		.loc 2 300 1 is_stmt 0 view .LVU1454
 3493 0058 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 300:open303/Source/DSPCode/fft4g.c **** 
 3494              		.loc 2 300 1 view .LVU1455
 3495              		.cfi_endproc
 3496              	.LFE641:
 3498              		.section	.text._Z7rftfsubiPdiS_,"ax",%progbits
 3499              		.align	1
 3500              		.global	_Z7rftfsubiPdiS_
 3501              		.syntax unified
 3502              		.thumb
 3503              		.thumb_func
 3505              	_Z7rftfsubiPdiS_:
 3506              	.LVL405:
 3507              	.LFB655:
1251:open303/Source/DSPCode/fft4g.c **** 
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 107


1252:open303/Source/DSPCode/fft4g.c **** 
1253:open303/Source/DSPCode/fft4g.c **** void rftfsub(int n, double *a, int nc, double *c)
1254:open303/Source/DSPCode/fft4g.c **** {
 3508              		.loc 2 1254 1 is_stmt 1 view -0
 3509              		.cfi_startproc
 3510              		@ args = 0, pretend = 0, frame = 0
 3511              		@ frame_needed = 0, uses_anonymous_args = 0
1255:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 3512              		.loc 2 1255 5 view .LVU1457
1256:open303/Source/DSPCode/fft4g.c ****     double wkr, wki, xr, xi, yr, yi;
 3513              		.loc 2 1256 5 view .LVU1458
1257:open303/Source/DSPCode/fft4g.c ****     
1258:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 3514              		.loc 2 1258 5 view .LVU1459
1254:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 3515              		.loc 2 1254 1 is_stmt 0 view .LVU1460
 3516 0000 70B5     		push	{r4, r5, r6, lr}
 3517              		.cfi_def_cfa_offset 16
 3518              		.cfi_offset 4, -16
 3519              		.cfi_offset 5, -12
 3520              		.cfi_offset 6, -8
 3521              		.cfi_offset 14, -4
 3522              		.loc 2 1258 7 view .LVU1461
 3523 0002 4610     		asrs	r6, r0, #1
 3524              	.LVL406:
1259:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3525              		.loc 2 1259 5 is_stmt 1 view .LVU1462
1260:open303/Source/DSPCode/fft4g.c ****     kk = 0;
 3526              		.loc 2 1260 5 view .LVU1463
1261:open303/Source/DSPCode/fft4g.c ****     for (j = 2; j < m; j += 2) {
 3527              		.loc 2 1261 5 view .LVU1464
 3528              		.loc 2 1261 5 is_stmt 0 view .LVU1465
 3529 0004 6FF00705 		mvn	r5, #7
1259:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3530              		.loc 2 1259 12 view .LVU1466
 3531 0008 5400     		lsls	r4, r2, #1
 3532 000a 03EBC202 		add	r2, r3, r2, lsl #3
 3533              	.LVL407:
1259:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3534              		.loc 2 1259 8 view .LVU1467
 3535 000e 94FBF6F4 		sdiv	r4, r4, r6
 3536              	.LVL408:
1259:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3537              		.loc 2 1259 8 view .LVU1468
 3538 0012 6C43     		muls	r4, r5, r4
 3539              	.LVL409:
1259:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3540              		.loc 2 1259 8 view .LVU1469
 3541 0014 01F11005 		add	r5, r1, #16
 3542 0018 01EBC001 		add	r1, r1, r0, lsl #3
 3543              	.LVL410:
 3544              		.loc 2 1261 12 view .LVU1470
 3545 001c 0220     		movs	r0, #2
 3546              	.LVL411:
 3547              		.loc 2 1261 12 view .LVU1471
 3548 001e 2244     		add	r2, r2, r4
 3549 0020 1B1B     		subs	r3, r3, r4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 108


 3550              	.LVL412:
 3551              	.L89:
 3552              		.loc 2 1261 19 is_stmt 1 discriminator 1 view .LVU1472
 3553 0022 B042     		cmp	r0, r6
 3554 0024 00DB     		blt	.L90
1262:open303/Source/DSPCode/fft4g.c ****         k = n - j;
1263:open303/Source/DSPCode/fft4g.c ****         kk += ks;
1264:open303/Source/DSPCode/fft4g.c ****         wkr = 0.5 - c[nc - kk];
1265:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
1266:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
1267:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
1268:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr - wki * xi;
1269:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi + wki * xr;
1270:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
1271:open303/Source/DSPCode/fft4g.c ****         a[j + 1] -= yi;
1272:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
1273:open303/Source/DSPCode/fft4g.c ****         a[k + 1] -= yi;
1274:open303/Source/DSPCode/fft4g.c ****     }
1275:open303/Source/DSPCode/fft4g.c **** }
 3555              		.loc 2 1275 1 is_stmt 0 view .LVU1473
 3556 0026 70BD     		pop	{r4, r5, r6, pc}
 3557              	.LVL413:
 3558              	.L90:
1262:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3559              		.loc 2 1262 9 is_stmt 1 view .LVU1474
1263:open303/Source/DSPCode/fft4g.c ****         wkr = 0.5 - c[nc - kk];
 3560              		.loc 2 1263 9 view .LVU1475
1264:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3561              		.loc 2 1264 9 view .LVU1476
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3562              		.loc 2 1266 17 is_stmt 0 view .LVU1477
 3563 0028 AC46     		mov	ip, r5
1264:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3564              		.loc 2 1264 13 view .LVU1478
 3565 002a B6EE002B 		vmov.f64	d2, #5.0e-1
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3566              		.loc 2 1266 17 view .LVU1479
 3567 002e 1035     		adds	r5, r5, #16
1261:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3568              		.loc 2 1261 26 discriminator 3 view .LVU1480
 3569 0030 0230     		adds	r0, r0, #2
 3570              	.LVL414:
1261:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3571              		.loc 2 1261 26 discriminator 3 view .LVU1481
 3572 0032 1039     		subs	r1, r1, #16
1264:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3573              		.loc 2 1264 13 view .LVU1482
 3574 0034 92ED007B 		vldr.64	d7, [r2]
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3575              		.loc 2 1266 17 view .LVU1483
 3576 0038 9CED004B 		vldr.64	d4, [ip]
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3577              		.loc 2 1266 12 view .LVU1484
 3578 003c 91ED001B 		vldr.64	d1, [r1]
1267:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr - wki * xi;
 3579              		.loc 2 1267 21 view .LVU1485
 3580 0040 15ED025B 		vldr.64	d5, [r5, #-8]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 109


1267:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr - wki * xi;
 3581              		.loc 2 1267 12 view .LVU1486
 3582 0044 91ED023B 		vldr.64	d3, [r1, #8]
1264:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3583              		.loc 2 1264 13 view .LVU1487
 3584 0048 32EE472B 		vsub.f64	d2, d2, d7
 3585              	.LVL415:
1265:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
 3586              		.loc 2 1265 9 is_stmt 1 view .LVU1488
 3587 004c 2244     		add	r2, r2, r4
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3588              		.loc 2 1266 12 is_stmt 0 view .LVU1489
 3589 004e 34EE411B 		vsub.f64	d1, d4, d1
1267:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr - wki * xi;
 3590              		.loc 2 1267 12 view .LVU1490
 3591 0052 35EE033B 		vadd.f64	d3, d5, d3
1265:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
 3592              		.loc 2 1265 13 view .LVU1491
 3593 0056 93ED007B 		vldr.64	d7, [r3]
 3594              	.LVL416:
1266:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3595              		.loc 2 1266 9 is_stmt 1 view .LVU1492
1267:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr - wki * xi;
 3596              		.loc 2 1267 9 view .LVU1493
1268:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi + wki * xr;
 3597              		.loc 2 1268 9 view .LVU1494
 3598 005a 1B1B     		subs	r3, r3, r4
1268:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi + wki * xr;
 3599              		.loc 2 1268 12 is_stmt 0 view .LVU1495
 3600 005c 23EE476B 		vnmul.f64	d6, d3, d7
1269:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3601              		.loc 2 1269 29 view .LVU1496
 3602 0060 27EE017B 		vmul.f64	d7, d7, d1
 3603              	.LVL417:
1268:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi + wki * xr;
 3604              		.loc 2 1268 12 view .LVU1497
 3605 0064 A2EE016B 		vfma.f64	d6, d2, d1
 3606              	.LVL418:
1269:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3607              		.loc 2 1269 9 is_stmt 1 view .LVU1498
1269:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3608              		.loc 2 1269 12 is_stmt 0 view .LVU1499
 3609 0068 A2EE037B 		vfma.f64	d7, d2, d3
 3610              	.LVL419:
1270:open303/Source/DSPCode/fft4g.c ****         a[j + 1] -= yi;
 3611              		.loc 2 1270 9 is_stmt 1 view .LVU1500
1270:open303/Source/DSPCode/fft4g.c ****         a[j + 1] -= yi;
 3612              		.loc 2 1270 14 is_stmt 0 view .LVU1501
 3613 006c 34EE464B 		vsub.f64	d4, d4, d6
 3614 0070 05ED044B 		vstr.64	d4, [r5, #-16]
1271:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
 3615              		.loc 2 1271 9 is_stmt 1 view .LVU1502
1271:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
 3616              		.loc 2 1271 18 is_stmt 0 view .LVU1503
 3617 0074 35EE475B 		vsub.f64	d5, d5, d7
 3618 0078 05ED025B 		vstr.64	d5, [r5, #-8]
1272:open303/Source/DSPCode/fft4g.c ****         a[k + 1] -= yi;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 110


 3619              		.loc 2 1272 9 is_stmt 1 view .LVU1504
1272:open303/Source/DSPCode/fft4g.c ****         a[k + 1] -= yi;
 3620              		.loc 2 1272 14 is_stmt 0 view .LVU1505
 3621 007c 91ED005B 		vldr.64	d5, [r1]
 3622 0080 35EE065B 		vadd.f64	d5, d5, d6
1273:open303/Source/DSPCode/fft4g.c ****     }
 3623              		.loc 2 1273 18 view .LVU1506
 3624 0084 91ED026B 		vldr.64	d6, [r1, #8]
 3625              	.LVL420:
1272:open303/Source/DSPCode/fft4g.c ****         a[k + 1] -= yi;
 3626              		.loc 2 1272 14 view .LVU1507
 3627 0088 81ED005B 		vstr.64	d5, [r1]
1273:open303/Source/DSPCode/fft4g.c ****     }
 3628              		.loc 2 1273 9 is_stmt 1 view .LVU1508
1273:open303/Source/DSPCode/fft4g.c ****     }
 3629              		.loc 2 1273 18 is_stmt 0 view .LVU1509
 3630 008c 36EE476B 		vsub.f64	d6, d6, d7
 3631 0090 81ED026B 		vstr.64	d6, [r1, #8]
1261:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3632              		.loc 2 1261 5 is_stmt 1 discriminator 3 view .LVU1510
 3633              	.LVL421:
1261:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3634              		.loc 2 1261 5 is_stmt 0 discriminator 3 view .LVU1511
 3635 0094 C5E7     		b	.L89
 3636              		.cfi_endproc
 3637              	.LFE655:
 3639              		.section	.text._Z7rftbsubiPdiS_,"ax",%progbits
 3640              		.align	1
 3641              		.global	_Z7rftbsubiPdiS_
 3642              		.syntax unified
 3643              		.thumb
 3644              		.thumb_func
 3646              	_Z7rftbsubiPdiS_:
 3647              	.LVL422:
 3648              	.LFB656:
1276:open303/Source/DSPCode/fft4g.c **** 
1277:open303/Source/DSPCode/fft4g.c **** 
1278:open303/Source/DSPCode/fft4g.c **** void rftbsub(int n, double *a, int nc, double *c)
1279:open303/Source/DSPCode/fft4g.c **** {
 3649              		.loc 2 1279 1 is_stmt 1 view -0
 3650              		.cfi_startproc
 3651              		@ args = 0, pretend = 0, frame = 0
 3652              		@ frame_needed = 0, uses_anonymous_args = 0
1280:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 3653              		.loc 2 1280 5 view .LVU1513
1281:open303/Source/DSPCode/fft4g.c ****     double wkr, wki, xr, xi, yr, yi;
 3654              		.loc 2 1281 5 view .LVU1514
1282:open303/Source/DSPCode/fft4g.c ****     
1283:open303/Source/DSPCode/fft4g.c ****     a[1] = -a[1];
 3655              		.loc 2 1283 5 view .LVU1515
1279:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 3656              		.loc 2 1279 1 is_stmt 0 view .LVU1516
 3657 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 3658              		.cfi_def_cfa_offset 20
 3659              		.cfi_offset 4, -20
 3660              		.cfi_offset 5, -16
 3661              		.cfi_offset 6, -12
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 111


 3662              		.cfi_offset 7, -8
 3663              		.cfi_offset 14, -4
1284:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 3664              		.loc 2 1284 7 view .LVU1517
 3665 0002 4510     		asrs	r5, r0, #1
 3666 0004 6FF00706 		mvn	r6, #7
1285:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3667              		.loc 2 1285 12 view .LVU1518
 3668 0008 5400     		lsls	r4, r2, #1
1286:open303/Source/DSPCode/fft4g.c ****     kk = 0;
1287:open303/Source/DSPCode/fft4g.c ****     for (j = 2; j < m; j += 2) {
 3669              		.loc 2 1287 12 view .LVU1519
 3670 000a 0227     		movs	r7, #2
 3671 000c 03EBC202 		add	r2, r3, r2, lsl #3
 3672              	.LVL423:
 3673              		.loc 2 1287 12 view .LVU1520
 3674 0010 01EBC000 		add	r0, r1, r0, lsl #3
 3675              	.LVL424:
1285:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3676              		.loc 2 1285 8 view .LVU1521
 3677 0014 94FBF5F4 		sdiv	r4, r4, r5
1283:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 3678              		.loc 2 1283 12 view .LVU1522
 3679 0018 91ED027B 		vldr.64	d7, [r1, #8]
 3680 001c 7443     		muls	r4, r6, r4
 3681 001e 01F11006 		add	r6, r1, #16
 3682 0022 B1EE477B 		vneg.f64	d7, d7
 3683 0026 2244     		add	r2, r2, r4
 3684 0028 1B1B     		subs	r3, r3, r4
 3685              	.LVL425:
1283:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 3686              		.loc 2 1283 10 view .LVU1523
 3687 002a 81ED027B 		vstr.64	d7, [r1, #8]
1284:open303/Source/DSPCode/fft4g.c ****     ks = 2 * nc / m;
 3688              		.loc 2 1284 5 is_stmt 1 view .LVU1524
 3689              	.LVL426:
1285:open303/Source/DSPCode/fft4g.c ****     kk = 0;
 3690              		.loc 2 1285 5 view .LVU1525
1286:open303/Source/DSPCode/fft4g.c ****     for (j = 2; j < m; j += 2) {
 3691              		.loc 2 1286 5 view .LVU1526
 3692              		.loc 2 1287 5 view .LVU1527
 3693              	.L92:
 3694              		.loc 2 1287 19 discriminator 1 view .LVU1528
 3695 002e AF42     		cmp	r7, r5
 3696 0030 09DB     		blt	.L93
1288:open303/Source/DSPCode/fft4g.c ****         k = n - j;
1289:open303/Source/DSPCode/fft4g.c ****         kk += ks;
1290:open303/Source/DSPCode/fft4g.c ****         wkr = 0.5 - c[nc - kk];
1291:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
1292:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
1293:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
1294:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr + wki * xi;
1295:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi - wki * xr;
1296:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
1297:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = yi - a[j + 1];
1298:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
1299:open303/Source/DSPCode/fft4g.c ****         a[k + 1] = yi - a[k + 1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 112


1300:open303/Source/DSPCode/fft4g.c ****     }
1301:open303/Source/DSPCode/fft4g.c ****     a[m + 1] = -a[m + 1];
 3697              		.loc 2 1301 5 view .LVU1529
 3698              		.loc 2 1301 21 is_stmt 0 view .LVU1530
 3699 0032 0135     		adds	r5, r5, #1
 3700              	.LVL427:
 3701              		.loc 2 1301 24 view .LVU1531
 3702 0034 01EBC501 		add	r1, r1, r5, lsl #3
 3703              	.LVL428:
 3704              		.loc 2 1301 16 view .LVU1532
 3705 0038 91ED007B 		vldr.64	d7, [r1]
 3706 003c B1EE477B 		vneg.f64	d7, d7
 3707              		.loc 2 1301 14 view .LVU1533
 3708 0040 81ED007B 		vstr.64	d7, [r1]
1302:open303/Source/DSPCode/fft4g.c **** }
 3709              		.loc 2 1302 1 view .LVU1534
 3710 0044 F0BD     		pop	{r4, r5, r6, r7, pc}
 3711              	.LVL429:
 3712              	.L93:
1288:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3713              		.loc 2 1288 9 is_stmt 1 view .LVU1535
1289:open303/Source/DSPCode/fft4g.c ****         wkr = 0.5 - c[nc - kk];
 3714              		.loc 2 1289 9 view .LVU1536
1290:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3715              		.loc 2 1290 9 view .LVU1537
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3716              		.loc 2 1292 17 is_stmt 0 view .LVU1538
 3717 0046 B446     		mov	ip, r6
1290:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3718              		.loc 2 1290 13 view .LVU1539
 3719 0048 B6EE002B 		vmov.f64	d2, #5.0e-1
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3720              		.loc 2 1292 17 view .LVU1540
 3721 004c 1036     		adds	r6, r6, #16
1287:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3722              		.loc 2 1287 26 discriminator 3 view .LVU1541
 3723 004e 0237     		adds	r7, r7, #2
 3724              	.LVL430:
1287:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3725              		.loc 2 1287 26 discriminator 3 view .LVU1542
 3726 0050 1038     		subs	r0, r0, #16
1293:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr + wki * xi;
 3727              		.loc 2 1293 21 view .LVU1543
 3728 0052 16ED025B 		vldr.64	d5, [r6, #-8]
1293:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr + wki * xi;
 3729              		.loc 2 1293 12 view .LVU1544
 3730 0056 90ED023B 		vldr.64	d3, [r0, #8]
1290:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3731              		.loc 2 1290 13 view .LVU1545
 3732 005a 92ED007B 		vldr.64	d7, [r2]
1291:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
 3733              		.loc 2 1291 13 view .LVU1546
 3734 005e 93ED001B 		vldr.64	d1, [r3]
1293:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr + wki * xi;
 3735              		.loc 2 1293 12 view .LVU1547
 3736 0062 35EE033B 		vadd.f64	d3, d5, d3
 3737 0066 2244     		add	r2, r2, r4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 113


1290:open303/Source/DSPCode/fft4g.c ****         wki = c[kk];
 3738              		.loc 2 1290 13 view .LVU1548
 3739 0068 32EE472B 		vsub.f64	d2, d2, d7
 3740              	.LVL431:
1291:open303/Source/DSPCode/fft4g.c ****         xr = a[j] - a[k];
 3741              		.loc 2 1291 9 is_stmt 1 view .LVU1549
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3742              		.loc 2 1292 9 view .LVU1550
 3743 006c 1B1B     		subs	r3, r3, r4
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3744              		.loc 2 1292 17 is_stmt 0 view .LVU1551
 3745 006e 9CED004B 		vldr.64	d4, [ip]
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3746              		.loc 2 1292 12 view .LVU1552
 3747 0072 90ED007B 		vldr.64	d7, [r0]
1294:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi - wki * xr;
 3748              		.loc 2 1294 29 view .LVU1553
 3749 0076 21EE036B 		vmul.f64	d6, d1, d3
1292:open303/Source/DSPCode/fft4g.c ****         xi = a[j + 1] + a[k + 1];
 3750              		.loc 2 1292 12 view .LVU1554
 3751 007a 34EE477B 		vsub.f64	d7, d4, d7
 3752              	.LVL432:
1293:open303/Source/DSPCode/fft4g.c ****         yr = wkr * xr + wki * xi;
 3753              		.loc 2 1293 9 is_stmt 1 view .LVU1555
1294:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi - wki * xr;
 3754              		.loc 2 1294 9 view .LVU1556
1294:open303/Source/DSPCode/fft4g.c ****         yi = wkr * xi - wki * xr;
 3755              		.loc 2 1294 12 is_stmt 0 view .LVU1557
 3756 007e A2EE076B 		vfma.f64	d6, d2, d7
 3757              	.LVL433:
1295:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3758              		.loc 2 1295 9 is_stmt 1 view .LVU1558
1295:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3759              		.loc 2 1295 12 is_stmt 0 view .LVU1559
 3760 0082 27EE417B 		vnmul.f64	d7, d7, d1
 3761              	.LVL434:
1295:open303/Source/DSPCode/fft4g.c ****         a[j] -= yr;
 3762              		.loc 2 1295 12 view .LVU1560
 3763 0086 A2EE037B 		vfma.f64	d7, d2, d3
 3764              	.LVL435:
1296:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = yi - a[j + 1];
 3765              		.loc 2 1296 9 is_stmt 1 view .LVU1561
1296:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = yi - a[j + 1];
 3766              		.loc 2 1296 14 is_stmt 0 view .LVU1562
 3767 008a 34EE464B 		vsub.f64	d4, d4, d6
 3768              	.LVL436:
1296:open303/Source/DSPCode/fft4g.c ****         a[j + 1] = yi - a[j + 1];
 3769              		.loc 2 1296 14 view .LVU1563
 3770 008e 06ED044B 		vstr.64	d4, [r6, #-16]
 3771              	.LVL437:
1297:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
 3772              		.loc 2 1297 9 is_stmt 1 view .LVU1564
1297:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
 3773              		.loc 2 1297 23 is_stmt 0 view .LVU1565
 3774 0092 37EE455B 		vsub.f64	d5, d7, d5
1297:open303/Source/DSPCode/fft4g.c ****         a[k] += yr;
 3775              		.loc 2 1297 18 view .LVU1566
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 114


 3776 0096 06ED025B 		vstr.64	d5, [r6, #-8]
1298:open303/Source/DSPCode/fft4g.c ****         a[k + 1] = yi - a[k + 1];
 3777              		.loc 2 1298 9 is_stmt 1 view .LVU1567
1298:open303/Source/DSPCode/fft4g.c ****         a[k + 1] = yi - a[k + 1];
 3778              		.loc 2 1298 14 is_stmt 0 view .LVU1568
 3779 009a 90ED005B 		vldr.64	d5, [r0]
 3780 009e 35EE065B 		vadd.f64	d5, d5, d6
1299:open303/Source/DSPCode/fft4g.c ****     }
 3781              		.loc 2 1299 23 view .LVU1569
 3782 00a2 90ED026B 		vldr.64	d6, [r0, #8]
 3783              	.LVL438:
1298:open303/Source/DSPCode/fft4g.c ****         a[k + 1] = yi - a[k + 1];
 3784              		.loc 2 1298 14 view .LVU1570
 3785 00a6 80ED005B 		vstr.64	d5, [r0]
1299:open303/Source/DSPCode/fft4g.c ****     }
 3786              		.loc 2 1299 9 is_stmt 1 view .LVU1571
1299:open303/Source/DSPCode/fft4g.c ****     }
 3787              		.loc 2 1299 23 is_stmt 0 view .LVU1572
 3788 00aa 37EE467B 		vsub.f64	d7, d7, d6
 3789              	.LVL439:
1299:open303/Source/DSPCode/fft4g.c ****     }
 3790              		.loc 2 1299 18 view .LVU1573
 3791 00ae 80ED027B 		vstr.64	d7, [r0, #8]
1287:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3792              		.loc 2 1287 5 is_stmt 1 discriminator 3 view .LVU1574
 3793              	.LVL440:
1287:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 3794              		.loc 2 1287 5 is_stmt 0 discriminator 3 view .LVU1575
 3795 00b2 BCE7     		b	.L92
 3796              		.cfi_endproc
 3797              	.LFE656:
 3799              		.section	.text._Z4rdftiiPdPiS_,"ax",%progbits
 3800              		.align	1
 3801              		.global	_Z4rdftiiPdPiS_
 3802              		.syntax unified
 3803              		.thumb
 3804              		.thumb_func
 3806              	_Z4rdftiiPdPiS_:
 3807              	.LVL441:
 3808              	.LFB642:
 304:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3809              		.loc 2 304 1 is_stmt 1 view -0
 3810              		.cfi_startproc
 3811              		@ args = 4, pretend = 0, frame = 0
 3812              		@ frame_needed = 0, uses_anonymous_args = 0
 305:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 3813              		.loc 2 305 5 view .LVU1577
 306:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 3814              		.loc 2 306 5 view .LVU1578
 307:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 3815              		.loc 2 307 5 view .LVU1579
 308:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 3816              		.loc 2 308 5 view .LVU1580
 309:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 3817              		.loc 2 309 5 view .LVU1581
 310:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 3818              		.loc 2 310 5 view .LVU1582
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 115


 311:open303/Source/DSPCode/fft4g.c ****     int nw, nc;
 3819              		.loc 2 311 5 view .LVU1583
 312:open303/Source/DSPCode/fft4g.c ****     double xi;
 3820              		.loc 2 312 5 view .LVU1584
 313:open303/Source/DSPCode/fft4g.c ****     
 3821              		.loc 2 313 5 view .LVU1585
 315:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 3822              		.loc 2 315 5 view .LVU1586
 304:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3823              		.loc 2 304 1 is_stmt 0 view .LVU1587
 3824 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3825              		.cfi_def_cfa_offset 32
 3826              		.cfi_offset 4, -32
 3827              		.cfi_offset 5, -28
 3828              		.cfi_offset 6, -24
 3829              		.cfi_offset 7, -20
 3830              		.cfi_offset 8, -16
 3831              		.cfi_offset 9, -12
 3832              		.cfi_offset 10, -8
 3833              		.cfi_offset 14, -4
 315:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 3834              		.loc 2 315 8 view .LVU1588
 3835 0004 D3F80080 		ldr	r8, [r3]
 3836              	.LVL442:
 316:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 3837              		.loc 2 316 5 is_stmt 1 view .LVU1589
 304:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3838              		.loc 2 304 1 is_stmt 0 view .LVU1590
 3839 0008 0546     		mov	r5, r0
 3840 000a 8A46     		mov	r10, r1
 3841 000c 1446     		mov	r4, r2
 316:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 3842              		.loc 2 316 5 view .LVU1591
 3843 000e B0EB880F 		cmp	r0, r8, lsl #2
 304:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 3844              		.loc 2 304 1 view .LVU1592
 3845 0012 1F46     		mov	r7, r3
 3846 0014 089E     		ldr	r6, [sp, #32]
 316:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 3847              		.loc 2 316 5 view .LVU1593
 3848 0016 06DD     		ble	.L95
 317:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 3849              		.loc 2 317 9 is_stmt 1 view .LVU1594
 317:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 3850              		.loc 2 317 12 is_stmt 0 view .LVU1595
 3851 0018 4FEAA008 		asr	r8, r0, #2
 3852              	.LVL443:
 318:open303/Source/DSPCode/fft4g.c ****     }
 3853              		.loc 2 318 9 is_stmt 1 view .LVU1596
 318:open303/Source/DSPCode/fft4g.c ****     }
 3854              		.loc 2 318 15 is_stmt 0 view .LVU1597
 3855 001c 3246     		mov	r2, r6
 3856              	.LVL444:
 318:open303/Source/DSPCode/fft4g.c ****     }
 3857              		.loc 2 318 15 view .LVU1598
 3858 001e 1946     		mov	r1, r3
 3859              	.LVL445:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 116


 318:open303/Source/DSPCode/fft4g.c ****     }
 3860              		.loc 2 318 15 view .LVU1599
 3861 0020 4046     		mov	r0, r8
 3862              	.LVL446:
 318:open303/Source/DSPCode/fft4g.c ****     }
 3863              		.loc 2 318 15 view .LVU1600
 3864 0022 FFF7FEFF 		bl	_Z6makewtiPiPd
 3865              	.LVL447:
 3866              	.L95:
 320:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 2)) {
 3867              		.loc 2 320 5 is_stmt 1 view .LVU1601
 320:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 2)) {
 3868              		.loc 2 320 8 is_stmt 0 view .LVU1602
 3869 0026 D7F80490 		ldr	r9, [r7, #4]
 3870              	.LVL448:
 321:open303/Source/DSPCode/fft4g.c ****         nc = n >> 2;
 3871              		.loc 2 321 5 is_stmt 1 view .LVU1603
 3872 002a B5EB890F 		cmp	r5, r9, lsl #2
 3873 002e 07DD     		ble	.L96
 322:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 3874              		.loc 2 322 9 view .LVU1604
 322:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 3875              		.loc 2 322 12 is_stmt 0 view .LVU1605
 3876 0030 4FEAA509 		asr	r9, r5, #2
 3877              	.LVL449:
 323:open303/Source/DSPCode/fft4g.c ****     }
 3878              		.loc 2 323 9 is_stmt 1 view .LVU1606
 323:open303/Source/DSPCode/fft4g.c ****     }
 3879              		.loc 2 323 15 is_stmt 0 view .LVU1607
 3880 0034 3946     		mov	r1, r7
 3881 0036 06EBC802 		add	r2, r6, r8, lsl #3
 3882 003a 4846     		mov	r0, r9
 3883 003c FFF7FEFF 		bl	_Z6makectiPiPd
 3884              	.LVL450:
 3885              	.L96:
 325:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 3886              		.loc 2 325 5 is_stmt 1 view .LVU1608
 3887 0040 BAF1000F 		cmp	r10, #0
 3888 0044 28DB     		blt	.L97
 326:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 3889              		.loc 2 326 9 view .LVU1609
 3890 0046 042D     		cmp	r5, #4
 3891 0048 1FDD     		ble	.L98
 327:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3892              		.loc 2 327 13 view .LVU1610
 327:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3893              		.loc 2 327 19 is_stmt 0 view .LVU1611
 3894 004a 2246     		mov	r2, r4
 3895 004c 07F10801 		add	r1, r7, #8
 3896 0050 2846     		mov	r0, r5
 3897 0052 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 3898              	.LVL451:
 328:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 3899              		.loc 2 328 13 is_stmt 1 view .LVU1612
 328:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 3900              		.loc 2 328 20 is_stmt 0 view .LVU1613
 3901 0056 3246     		mov	r2, r6
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 117


 3902 0058 2146     		mov	r1, r4
 3903 005a 2846     		mov	r0, r5
 3904 005c FFF7FEFF 		bl	_Z7cftfsubiPdS_
 3905              	.LVL452:
 329:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 3906              		.loc 2 329 13 is_stmt 1 view .LVU1614
 329:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 3907              		.loc 2 329 20 is_stmt 0 view .LVU1615
 3908 0060 4A46     		mov	r2, r9
 3909 0062 06EBC803 		add	r3, r6, r8, lsl #3
 3910 0066 2146     		mov	r1, r4
 3911 0068 2846     		mov	r0, r5
 3912 006a FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 3913              	.LVL453:
 3914              	.L99:
 333:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 3915              		.loc 2 333 9 is_stmt 1 view .LVU1616
 333:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 3916              		.loc 2 333 17 is_stmt 0 view .LVU1617
 3917 006e 94ED007B 		vldr.64	d7, [r4]
 333:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 3918              		.loc 2 333 24 view .LVU1618
 3919 0072 94ED026B 		vldr.64	d6, [r4, #8]
 3920              	.LVL454:
 334:open303/Source/DSPCode/fft4g.c ****         a[1] = xi;
 3921              		.loc 2 334 9 is_stmt 1 view .LVU1619
 334:open303/Source/DSPCode/fft4g.c ****         a[1] = xi;
 3922              		.loc 2 334 14 is_stmt 0 view .LVU1620
 3923 0076 37EE065B 		vadd.f64	d5, d7, d6
 333:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 3924              		.loc 2 333 12 view .LVU1621
 3925 007a 37EE467B 		vsub.f64	d7, d7, d6
 3926              	.LVL455:
 334:open303/Source/DSPCode/fft4g.c ****         a[1] = xi;
 3927              		.loc 2 334 14 view .LVU1622
 3928 007e 84ED005B 		vstr.64	d5, [r4]
 335:open303/Source/DSPCode/fft4g.c ****     } else {
 3929              		.loc 2 335 9 is_stmt 1 view .LVU1623
 335:open303/Source/DSPCode/fft4g.c ****     } else {
 3930              		.loc 2 335 14 is_stmt 0 view .LVU1624
 3931 0082 84ED027B 		vstr.64	d7, [r4, #8]
 3932              	.LVL456:
 3933              	.L94:
 347:open303/Source/DSPCode/fft4g.c **** 
 3934              		.loc 2 347 1 view .LVU1625
 3935 0086 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3936              	.LVL457:
 3937              	.L98:
 330:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 3938              		.loc 2 330 16 is_stmt 1 view .LVU1626
 3939 008a F0D1     		bne	.L99
 331:open303/Source/DSPCode/fft4g.c ****         }
 3940              		.loc 2 331 13 view .LVU1627
 331:open303/Source/DSPCode/fft4g.c ****         }
 3941              		.loc 2 331 20 is_stmt 0 view .LVU1628
 3942 008c 3246     		mov	r2, r6
 3943 008e 2146     		mov	r1, r4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 118


 3944 0090 2846     		mov	r0, r5
 3945 0092 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 3946              	.LVL458:
 3947 0096 EAE7     		b	.L99
 3948              	.L97:
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3949              		.loc 2 337 9 is_stmt 1 view .LVU1629
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3950              		.loc 2 337 26 is_stmt 0 view .LVU1630
 3951 0098 94ED006B 		vldr.64	d6, [r4]
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3952              		.loc 2 337 28 view .LVU1631
 3953 009c 94ED027B 		vldr.64	d7, [r4, #8]
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3954              		.loc 2 337 20 view .LVU1632
 3955 00a0 B6EE005B 		vmov.f64	d5, #5.0e-1
 339:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 3956              		.loc 2 339 9 view .LVU1633
 3957 00a4 042D     		cmp	r5, #4
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3958              		.loc 2 337 28 view .LVU1634
 3959 00a6 36EE477B 		vsub.f64	d7, d6, d7
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3960              		.loc 2 337 20 view .LVU1635
 3961 00aa 27EE057B 		vmul.f64	d7, d7, d5
 338:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 3962              		.loc 2 338 14 view .LVU1636
 3963 00ae 36EE476B 		vsub.f64	d6, d6, d7
 337:open303/Source/DSPCode/fft4g.c ****         a[0] -= a[1];
 3964              		.loc 2 337 14 view .LVU1637
 3965 00b2 84ED027B 		vstr.64	d7, [r4, #8]
 338:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 3966              		.loc 2 338 9 is_stmt 1 view .LVU1638
 338:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 3967              		.loc 2 338 14 is_stmt 0 view .LVU1639
 3968 00b6 84ED006B 		vstr.64	d6, [r4]
 339:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 3969              		.loc 2 339 9 is_stmt 1 view .LVU1640
 3970 00ba 13DD     		ble	.L101
 340:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 3971              		.loc 2 340 13 view .LVU1641
 340:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 3972              		.loc 2 340 20 is_stmt 0 view .LVU1642
 3973 00bc 06EBC803 		add	r3, r6, r8, lsl #3
 3974 00c0 4A46     		mov	r2, r9
 3975 00c2 2146     		mov	r1, r4
 3976 00c4 2846     		mov	r0, r5
 3977 00c6 FFF7FEFF 		bl	_Z7rftbsubiPdiS_
 3978              	.LVL459:
 341:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 3979              		.loc 2 341 13 is_stmt 1 view .LVU1643
 341:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 3980              		.loc 2 341 19 is_stmt 0 view .LVU1644
 3981 00ca 2246     		mov	r2, r4
 3982 00cc 07F10801 		add	r1, r7, #8
 3983 00d0 2846     		mov	r0, r5
 3984 00d2 FFF7FEFF 		bl	_Z6bitrv2iPiPd
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 119


 3985              	.LVL460:
 342:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 3986              		.loc 2 342 13 is_stmt 1 view .LVU1645
 342:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 3987              		.loc 2 342 20 is_stmt 0 view .LVU1646
 3988 00d6 3246     		mov	r2, r6
 3989 00d8 2146     		mov	r1, r4
 3990 00da 2846     		mov	r0, r5
 347:open303/Source/DSPCode/fft4g.c **** 
 3991              		.loc 2 347 1 view .LVU1647
 3992 00dc BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 3993              		.cfi_remember_state
 3994              		.cfi_restore 14
 3995              		.cfi_restore 10
 3996              		.cfi_restore 9
 3997              		.cfi_restore 8
 3998              		.cfi_restore 7
 3999              		.cfi_restore 6
 4000              		.cfi_restore 5
 4001              		.cfi_restore 4
 4002              		.cfi_def_cfa_offset 0
 4003              	.LVL461:
 342:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 4004              		.loc 2 342 20 view .LVU1648
 4005 00e0 FFF7FEBF 		b	_Z7cftbsubiPdS_
 4006              	.LVL462:
 4007              	.L101:
 4008              		.cfi_restore_state
 343:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 4009              		.loc 2 343 16 is_stmt 1 view .LVU1649
 4010 00e4 CFD1     		bne	.L94
 344:open303/Source/DSPCode/fft4g.c ****         }
 4011              		.loc 2 344 13 view .LVU1650
 344:open303/Source/DSPCode/fft4g.c ****         }
 4012              		.loc 2 344 20 is_stmt 0 view .LVU1651
 4013 00e6 3246     		mov	r2, r6
 4014 00e8 2146     		mov	r1, r4
 4015 00ea 2846     		mov	r0, r5
 347:open303/Source/DSPCode/fft4g.c **** 
 4016              		.loc 2 347 1 view .LVU1652
 4017 00ec BDE8F047 		pop	{r4, r5, r6, r7, r8, r9, r10, lr}
 4018              		.cfi_restore 14
 4019              		.cfi_restore 10
 4020              		.cfi_restore 9
 4021              		.cfi_restore 8
 4022              		.cfi_restore 7
 4023              		.cfi_restore 6
 4024              		.cfi_restore 5
 4025              		.cfi_restore 4
 4026              		.cfi_def_cfa_offset 0
 4027              	.LVL463:
 344:open303/Source/DSPCode/fft4g.c ****         }
 4028              		.loc 2 344 20 view .LVU1653
 4029 00f0 FFF7FEBF 		b	_Z7cftfsubiPdS_
 4030              	.LVL464:
 344:open303/Source/DSPCode/fft4g.c ****         }
 4031              		.loc 2 344 20 view .LVU1654
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 120


 4032              		.cfi_endproc
 4033              	.LFE642:
 4035              		.section	.text._Z6dctsubiPdiS_,"ax",%progbits
 4036              		.align	1
 4037              		.global	_Z6dctsubiPdiS_
 4038              		.syntax unified
 4039              		.thumb
 4040              		.thumb_func
 4042              	_Z6dctsubiPdiS_:
 4043              	.LVL465:
 4044              	.LFB657:
1303:open303/Source/DSPCode/fft4g.c **** 
1304:open303/Source/DSPCode/fft4g.c **** 
1305:open303/Source/DSPCode/fft4g.c **** void dctsub(int n, double *a, int nc, double *c)
1306:open303/Source/DSPCode/fft4g.c **** {
 4045              		.loc 2 1306 1 is_stmt 1 view -0
 4046              		.cfi_startproc
 4047              		@ args = 0, pretend = 0, frame = 0
 4048              		@ frame_needed = 0, uses_anonymous_args = 0
1307:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 4049              		.loc 2 1307 5 view .LVU1656
1308:open303/Source/DSPCode/fft4g.c ****     double wkr, wki, xr;
 4050              		.loc 2 1308 5 view .LVU1657
1309:open303/Source/DSPCode/fft4g.c ****     
1310:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 4051              		.loc 2 1310 5 view .LVU1658
1306:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 4052              		.loc 2 1306 1 is_stmt 0 view .LVU1659
 4053 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 4054              		.cfi_def_cfa_offset 20
 4055              		.cfi_offset 4, -20
 4056              		.cfi_offset 5, -16
 4057              		.cfi_offset 6, -12
 4058              		.cfi_offset 7, -8
 4059              		.cfi_offset 14, -4
1311:open303/Source/DSPCode/fft4g.c ****     ks = nc / n;
 4060              		.loc 2 1311 8 view .LVU1660
 4061 0002 92FBF0F4 		sdiv	r4, r2, r0
 4062 0006 03EBC202 		add	r2, r3, r2, lsl #3
 4063              	.LVL466:
 4064              		.loc 2 1311 8 view .LVU1661
 4065 000a 01F10807 		add	r7, r1, #8
1310:open303/Source/DSPCode/fft4g.c ****     ks = nc / n;
 4066              		.loc 2 1310 7 view .LVU1662
 4067 000e 4FEA600C 		asr	ip, r0, #1
 4068              	.LVL467:
 4069              		.loc 2 1311 5 is_stmt 1 view .LVU1663
1312:open303/Source/DSPCode/fft4g.c ****     kk = 0;
 4070              		.loc 2 1312 5 view .LVU1664
1313:open303/Source/DSPCode/fft4g.c ****     for (j = 1; j < m; j++) {
 4071              		.loc 2 1313 5 view .LVU1665
 4072              		.loc 2 1313 12 is_stmt 0 view .LVU1666
 4073 0012 0125     		movs	r5, #1
 4074 0014 03EBC406 		add	r6, r3, r4, lsl #3
 4075 0018 A2EBC402 		sub	r2, r2, r4, lsl #3
 4076 001c 01EBC000 		add	r0, r1, r0, lsl #3
 4077              	.LVL468:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 121


 4078              	.L103:
 4079              		.loc 2 1313 19 is_stmt 1 discriminator 1 view .LVU1667
 4080 0020 6545     		cmp	r5, ip
 4081 0022 0ADB     		blt	.L104
1314:open303/Source/DSPCode/fft4g.c ****         k = n - j;
1315:open303/Source/DSPCode/fft4g.c ****         kk += ks;
1316:open303/Source/DSPCode/fft4g.c ****         wkr = c[kk] - c[nc - kk];
1317:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
1318:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[j] - wkr * a[k];
1319:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
1320:open303/Source/DSPCode/fft4g.c ****         a[k] = xr;
1321:open303/Source/DSPCode/fft4g.c ****     }
1322:open303/Source/DSPCode/fft4g.c ****     a[m] *= c[0];
 4082              		.loc 2 1322 5 view .LVU1668
 4083              		.loc 2 1322 8 is_stmt 0 view .LVU1669
 4084 0024 01EBCC01 		add	r1, r1, ip, lsl #3
 4085              	.LVL469:
 4086              		.loc 2 1322 10 view .LVU1670
 4087 0028 93ED006B 		vldr.64	d6, [r3]
 4088 002c 91ED007B 		vldr.64	d7, [r1]
 4089 0030 27EE067B 		vmul.f64	d7, d7, d6
 4090 0034 81ED007B 		vstr.64	d7, [r1]
1323:open303/Source/DSPCode/fft4g.c **** }
 4091              		.loc 2 1323 1 view .LVU1671
 4092 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 4093              	.LVL470:
 4094              	.L104:
1314:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 4095              		.loc 2 1314 9 is_stmt 1 view .LVU1672
1315:open303/Source/DSPCode/fft4g.c ****         wkr = c[kk] - c[nc - kk];
 4096              		.loc 2 1315 9 view .LVU1673
1316:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 4097              		.loc 2 1316 9 view .LVU1674
1316:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 4098              		.loc 2 1316 32 is_stmt 0 view .LVU1675
 4099 003a 92ED007B 		vldr.64	d7, [r2]
1316:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 4100              		.loc 2 1316 19 view .LVU1676
 4101 003e 96ED006B 		vldr.64	d6, [r6]
1318:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
 4102              		.loc 2 1318 23 view .LVU1677
 4103 0042 97ED003B 		vldr.64	d3, [r7]
1313:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 4104              		.loc 2 1313 5 discriminator 3 view .LVU1678
 4105 0046 0135     		adds	r5, r5, #1
 4106              	.LVL471:
1313:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 4107              		.loc 2 1313 5 discriminator 3 view .LVU1679
 4108 0048 06EBC406 		add	r6, r6, r4, lsl #3
1316:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 4109              		.loc 2 1316 13 view .LVU1680
 4110 004c 36EE474B 		vsub.f64	d4, d6, d7
 4111              	.LVL472:
1317:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[j] - wkr * a[k];
 4112              		.loc 2 1317 9 is_stmt 1 view .LVU1681
 4113 0050 A2EBC402 		sub	r2, r2, r4, lsl #3
1317:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[j] - wkr * a[k];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 122


 4114              		.loc 2 1317 13 is_stmt 0 view .LVU1682
 4115 0054 36EE076B 		vadd.f64	d6, d6, d7
 4116              	.LVL473:
1318:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
 4117              		.loc 2 1318 9 is_stmt 1 view .LVU1683
1318:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
 4118              		.loc 2 1318 36 is_stmt 0 view .LVU1684
 4119 0058 30ED027B 		vldmdb.64	r0!, {d7}
1318:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
 4120              		.loc 2 1318 12 view .LVU1685
 4121 005c 24EE475B 		vnmul.f64	d5, d4, d7
1319:open303/Source/DSPCode/fft4g.c ****         a[k] = xr;
 4122              		.loc 2 1319 33 view .LVU1686
 4123 0060 27EE067B 		vmul.f64	d7, d7, d6
1318:open303/Source/DSPCode/fft4g.c ****         a[j] = wkr * a[j] + wki * a[k];
 4124              		.loc 2 1318 12 view .LVU1687
 4125 0064 A3EE065B 		vfma.f64	d5, d3, d6
 4126              	.LVL474:
1319:open303/Source/DSPCode/fft4g.c ****         a[k] = xr;
 4127              		.loc 2 1319 9 is_stmt 1 view .LVU1688
1319:open303/Source/DSPCode/fft4g.c ****         a[k] = xr;
 4128              		.loc 2 1319 14 is_stmt 0 view .LVU1689
 4129 0068 A3EE047B 		vfma.f64	d7, d3, d4
 4130 006c A7EC027B 		vstmia.64	r7!, {d7}
1320:open303/Source/DSPCode/fft4g.c ****     }
 4131              		.loc 2 1320 9 is_stmt 1 view .LVU1690
1320:open303/Source/DSPCode/fft4g.c ****     }
 4132              		.loc 2 1320 14 is_stmt 0 view .LVU1691
 4133 0070 80ED005B 		vstr.64	d5, [r0]
1313:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 4134              		.loc 2 1313 5 is_stmt 1 discriminator 3 view .LVU1692
 4135              	.LVL475:
1313:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 4136              		.loc 2 1313 5 is_stmt 0 discriminator 3 view .LVU1693
 4137 0074 D4E7     		b	.L103
 4138              		.cfi_endproc
 4139              	.LFE657:
 4141              		.section	.text._Z4ddctiiPdPiS_,"ax",%progbits
 4142              		.align	1
 4143              		.global	_Z4ddctiiPdPiS_
 4144              		.syntax unified
 4145              		.thumb
 4146              		.thumb_func
 4148              	_Z4ddctiiPdPiS_:
 4149              	.LVL476:
 4150              	.LFB643:
 351:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4151              		.loc 2 351 1 is_stmt 1 view -0
 4152              		.cfi_startproc
 4153              		@ args = 4, pretend = 0, frame = 0
 4154              		@ frame_needed = 0, uses_anonymous_args = 0
 352:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 4155              		.loc 2 352 5 view .LVU1695
 353:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 4156              		.loc 2 353 5 view .LVU1696
 354:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 4157              		.loc 2 354 5 view .LVU1697
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 123


 355:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 4158              		.loc 2 355 5 view .LVU1698
 356:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 4159              		.loc 2 356 5 view .LVU1699
 357:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 4160              		.loc 2 357 5 view .LVU1700
 358:open303/Source/DSPCode/fft4g.c ****     void dctsub(int n, double *a, int nc, double *c);
 4161              		.loc 2 358 5 view .LVU1701
 359:open303/Source/DSPCode/fft4g.c ****     int j, nw, nc;
 4162              		.loc 2 359 5 view .LVU1702
 360:open303/Source/DSPCode/fft4g.c ****     double xr;
 4163              		.loc 2 360 5 view .LVU1703
 361:open303/Source/DSPCode/fft4g.c ****     
 4164              		.loc 2 361 5 view .LVU1704
 363:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 4165              		.loc 2 363 5 view .LVU1705
 351:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4166              		.loc 2 351 1 is_stmt 0 view .LVU1706
 4167 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 4168              		.cfi_def_cfa_offset 32
 4169              		.cfi_offset 4, -32
 4170              		.cfi_offset 5, -28
 4171              		.cfi_offset 6, -24
 4172              		.cfi_offset 7, -20
 4173              		.cfi_offset 8, -16
 4174              		.cfi_offset 9, -12
 4175              		.cfi_offset 10, -8
 4176              		.cfi_offset 14, -4
 363:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 4177              		.loc 2 363 8 view .LVU1707
 4178 0004 1E68     		ldr	r6, [r3]
 4179              	.LVL477:
 364:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 4180              		.loc 2 364 5 is_stmt 1 view .LVU1708
 351:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4181              		.loc 2 351 1 is_stmt 0 view .LVU1709
 4182 0006 0546     		mov	r5, r0
 4183 0008 8A46     		mov	r10, r1
 4184 000a 1446     		mov	r4, r2
 364:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 4185              		.loc 2 364 5 view .LVU1710
 4186 000c B0EB860F 		cmp	r0, r6, lsl #2
 351:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4187              		.loc 2 351 1 view .LVU1711
 4188 0010 9846     		mov	r8, r3
 4189 0012 089F     		ldr	r7, [sp, #32]
 364:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 4190              		.loc 2 364 5 view .LVU1712
 4191 0014 05DD     		ble	.L106
 365:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 4192              		.loc 2 365 9 is_stmt 1 view .LVU1713
 365:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 4193              		.loc 2 365 12 is_stmt 0 view .LVU1714
 4194 0016 8610     		asrs	r6, r0, #2
 4195              	.LVL478:
 366:open303/Source/DSPCode/fft4g.c ****     }
 4196              		.loc 2 366 9 is_stmt 1 view .LVU1715
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 124


 366:open303/Source/DSPCode/fft4g.c ****     }
 4197              		.loc 2 366 15 is_stmt 0 view .LVU1716
 4198 0018 3A46     		mov	r2, r7
 4199              	.LVL479:
 366:open303/Source/DSPCode/fft4g.c ****     }
 4200              		.loc 2 366 15 view .LVU1717
 4201 001a 1946     		mov	r1, r3
 4202              	.LVL480:
 366:open303/Source/DSPCode/fft4g.c ****     }
 4203              		.loc 2 366 15 view .LVU1718
 4204 001c 3046     		mov	r0, r6
 4205              	.LVL481:
 366:open303/Source/DSPCode/fft4g.c ****     }
 4206              		.loc 2 366 15 view .LVU1719
 4207 001e FFF7FEFF 		bl	_Z6makewtiPiPd
 4208              	.LVL482:
 4209              	.L106:
 368:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
 4210              		.loc 2 368 5 is_stmt 1 view .LVU1720
 368:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
 4211              		.loc 2 368 8 is_stmt 0 view .LVU1721
 4212 0022 D8F80490 		ldr	r9, [r8, #4]
 4213              	.LVL483:
 369:open303/Source/DSPCode/fft4g.c ****         nc = n;
 4214              		.loc 2 369 5 is_stmt 1 view .LVU1722
 371:open303/Source/DSPCode/fft4g.c ****     }
 4215              		.loc 2 371 15 is_stmt 0 view .LVU1723
 4216 0026 07EBC606 		add	r6, r7, r6, lsl #3
 4217              	.LVL484:
 369:open303/Source/DSPCode/fft4g.c ****         nc = n;
 4218              		.loc 2 369 5 view .LVU1724
 4219 002a 4D45     		cmp	r5, r9
 4220 002c 05DD     		ble	.L107
 370:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 4221              		.loc 2 370 9 is_stmt 1 view .LVU1725
 4222              	.LVL485:
 371:open303/Source/DSPCode/fft4g.c ****     }
 4223              		.loc 2 371 9 view .LVU1726
 370:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 4224              		.loc 2 370 12 is_stmt 0 view .LVU1727
 4225 002e A946     		mov	r9, r5
 371:open303/Source/DSPCode/fft4g.c ****     }
 4226              		.loc 2 371 15 view .LVU1728
 4227 0030 3246     		mov	r2, r6
 4228 0032 4146     		mov	r1, r8
 4229 0034 2846     		mov	r0, r5
 4230 0036 FFF7FEFF 		bl	_Z6makectiPiPd
 4231              	.LVL486:
 4232              	.L107:
 373:open303/Source/DSPCode/fft4g.c ****         xr = a[n - 1];
 4233              		.loc 2 373 5 is_stmt 1 view .LVU1729
 4234 003a BAF1000F 		cmp	r10, #0
 4235 003e 29DA     		bge	.L109
 374:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 4236              		.loc 2 374 9 view .LVU1730
 374:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 4237              		.loc 2 374 18 is_stmt 0 view .LVU1731
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 125


 4238 0040 05F10051 		add	r1, r5, #536870912
 4239 0044 0139     		subs	r1, r1, #1
 374:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 4240              		.loc 2 374 12 view .LVU1732
 4241 0046 04EBC103 		add	r3, r4, r1, lsl #3
 4242 004a 04EBC101 		add	r1, r4, r1, lsl #3
 4243 004e 93ED006B 		vldr.64	d6, [r3]
 4244              	.LVL487:
 375:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 4245              		.loc 2 375 9 is_stmt 1 view .LVU1733
 4246 0052 0831     		adds	r1, r1, #8
 375:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 4247              		.loc 2 375 16 is_stmt 0 view .LVU1734
 4248 0054 AB1E     		subs	r3, r5, #2
 4249              	.LVL488:
 4250              	.L110:
 375:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 4251              		.loc 2 375 27 is_stmt 1 discriminator 1 view .LVU1735
 4252 0056 012B     		cmp	r3, #1
 4253 0058 4CDC     		bgt	.L111
 379:open303/Source/DSPCode/fft4g.c ****         a[0] += xr;
 4254              		.loc 2 379 9 view .LVU1736
 381:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 4255              		.loc 2 381 9 is_stmt 0 view .LVU1737
 4256 005a 042D     		cmp	r5, #4
 379:open303/Source/DSPCode/fft4g.c ****         a[0] += xr;
 4257              		.loc 2 379 19 view .LVU1738
 4258 005c 94ED007B 		vldr.64	d7, [r4]
 379:open303/Source/DSPCode/fft4g.c ****         a[0] += xr;
 4259              		.loc 2 379 21 view .LVU1739
 4260 0060 37EE465B 		vsub.f64	d5, d7, d6
 380:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 4261              		.loc 2 380 14 view .LVU1740
 4262 0064 37EE067B 		vadd.f64	d7, d7, d6
 379:open303/Source/DSPCode/fft4g.c ****         a[0] += xr;
 4263              		.loc 2 379 14 view .LVU1741
 4264 0068 84ED025B 		vstr.64	d5, [r4, #8]
 380:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 4265              		.loc 2 380 9 is_stmt 1 view .LVU1742
 380:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 4266              		.loc 2 380 14 is_stmt 0 view .LVU1743
 4267 006c 84ED007B 		vstr.64	d7, [r4]
 381:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 4268              		.loc 2 381 9 is_stmt 1 view .LVU1744
 4269 0070 4FDD     		ble	.L112
 382:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 4270              		.loc 2 382 13 view .LVU1745
 382:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 4271              		.loc 2 382 20 is_stmt 0 view .LVU1746
 4272 0072 3346     		mov	r3, r6
 4273              	.LVL489:
 382:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 4274              		.loc 2 382 20 view .LVU1747
 4275 0074 4A46     		mov	r2, r9
 4276 0076 2146     		mov	r1, r4
 4277 0078 2846     		mov	r0, r5
 4278 007a FFF7FEFF 		bl	_Z7rftbsubiPdiS_
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 126


 4279              	.LVL490:
 383:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 4280              		.loc 2 383 13 is_stmt 1 view .LVU1748
 383:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 4281              		.loc 2 383 19 is_stmt 0 view .LVU1749
 4282 007e 2246     		mov	r2, r4
 4283 0080 08F10801 		add	r1, r8, #8
 4284 0084 2846     		mov	r0, r5
 4285 0086 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 4286              	.LVL491:
 384:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 4287              		.loc 2 384 13 is_stmt 1 view .LVU1750
 384:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 4288              		.loc 2 384 20 is_stmt 0 view .LVU1751
 4289 008a 3A46     		mov	r2, r7
 4290 008c 2146     		mov	r1, r4
 4291 008e 2846     		mov	r0, r5
 4292 0090 FFF7FEFF 		bl	_Z7cftbsubiPdS_
 4293              	.LVL492:
 4294              	.L109:
 389:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 4295              		.loc 2 389 5 is_stmt 1 view .LVU1752
 389:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 4296              		.loc 2 389 11 is_stmt 0 view .LVU1753
 4297 0094 3346     		mov	r3, r6
 4298 0096 4A46     		mov	r2, r9
 4299 0098 2146     		mov	r1, r4
 4300 009a 2846     		mov	r0, r5
 4301 009c FFF7FEFF 		bl	_Z6dctsubiPdiS_
 4302              	.LVL493:
 390:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 4303              		.loc 2 390 5 is_stmt 1 view .LVU1754
 4304 00a0 BAF1000F 		cmp	r10, #0
 4305 00a4 24DB     		blt	.L105
 391:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 4306              		.loc 2 391 9 view .LVU1755
 4307 00a6 042D     		cmp	r5, #4
 4308 00a8 3ADD     		ble	.L115
 392:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 4309              		.loc 2 392 13 view .LVU1756
 392:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 4310              		.loc 2 392 19 is_stmt 0 view .LVU1757
 4311 00aa 2246     		mov	r2, r4
 4312 00ac 08F10801 		add	r1, r8, #8
 4313 00b0 2846     		mov	r0, r5
 4314 00b2 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 4315              	.LVL494:
 393:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 4316              		.loc 2 393 13 is_stmt 1 view .LVU1758
 393:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 4317              		.loc 2 393 20 is_stmt 0 view .LVU1759
 4318 00b6 3A46     		mov	r2, r7
 4319 00b8 2146     		mov	r1, r4
 4320 00ba 2846     		mov	r0, r5
 4321 00bc FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4322              	.LVL495:
 394:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 127


 4323              		.loc 2 394 13 is_stmt 1 view .LVU1760
 394:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 4324              		.loc 2 394 20 is_stmt 0 view .LVU1761
 4325 00c0 3346     		mov	r3, r6
 4326 00c2 4A46     		mov	r2, r9
 4327 00c4 2146     		mov	r1, r4
 4328 00c6 2846     		mov	r0, r5
 4329 00c8 FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 4330              	.LVL496:
 4331              	.L116:
 398:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 4332              		.loc 2 398 9 is_stmt 1 view .LVU1762
 4333 00cc 2346     		mov	r3, r4
 400:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 4334              		.loc 2 400 16 is_stmt 0 view .LVU1763
 4335 00ce 0222     		movs	r2, #2
 398:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 4336              		.loc 2 398 17 view .LVU1764
 4337 00d0 94ED007B 		vldr.64	d7, [r4]
 398:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 4338              		.loc 2 398 24 view .LVU1765
 4339 00d4 94ED026B 		vldr.64	d6, [r4, #8]
 398:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 4340              		.loc 2 398 12 view .LVU1766
 4341 00d8 37EE465B 		vsub.f64	d5, d7, d6
 4342              	.LVL497:
 399:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 4343              		.loc 2 399 9 is_stmt 1 view .LVU1767
 399:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 4344              		.loc 2 399 14 is_stmt 0 view .LVU1768
 4345 00dc 37EE067B 		vadd.f64	d7, d7, d6
 4346 00e0 84ED007B 		vstr.64	d7, [r4]
 400:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 4347              		.loc 2 400 9 is_stmt 1 view .LVU1769
 4348              	.LVL498:
 4349              	.L117:
 400:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 4350              		.loc 2 400 23 discriminator 1 view .LVU1770
 4351 00e4 AA42     		cmp	r2, r5
 4352 00e6 22DB     		blt	.L118
 404:open303/Source/DSPCode/fft4g.c ****     }
 4353              		.loc 2 404 9 view .LVU1771
 404:open303/Source/DSPCode/fft4g.c ****     }
 4354              		.loc 2 404 18 is_stmt 0 view .LVU1772
 4355 00e8 04EBC504 		add	r4, r4, r5, lsl #3
 4356              	.LVL499:
 404:open303/Source/DSPCode/fft4g.c ****     }
 4357              		.loc 2 404 18 view .LVU1773
 4358 00ec 04ED025B 		vstr.64	d5, [r4, #-8]
 4359              	.LVL500:
 4360              	.L105:
 406:open303/Source/DSPCode/fft4g.c **** 
 4361              		.loc 2 406 1 view .LVU1774
 4362 00f0 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 4363              	.LVL501:
 4364              	.L111:
 376:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 128


 4365              		.loc 2 376 13 is_stmt 1 view .LVU1775
 376:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
 4366              		.loc 2 376 27 is_stmt 0 view .LVU1776
 4367 00f4 11ED047B 		vldr.64	d7, [r1, #-16]
 376:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
 4368              		.loc 2 376 38 view .LVU1777
 4369 00f8 11ED065B 		vldr.64	d5, [r1, #-24]
 377:open303/Source/DSPCode/fft4g.c ****         }
 4370              		.loc 2 377 18 view .LVU1778
 4371 00fc 1039     		subs	r1, r1, #16
 375:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 4372              		.loc 2 375 35 discriminator 3 view .LVU1779
 4373 00fe 023B     		subs	r3, r3, #2
 4374              	.LVL502:
 376:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
 4375              		.loc 2 376 29 view .LVU1780
 4376 0100 37EE454B 		vsub.f64	d4, d7, d5
 377:open303/Source/DSPCode/fft4g.c ****         }
 4377              		.loc 2 377 18 view .LVU1781
 4378 0104 37EE057B 		vadd.f64	d7, d7, d5
 376:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j - 1];
 4379              		.loc 2 376 22 view .LVU1782
 4380 0108 81ED024B 		vstr.64	d4, [r1, #8]
 377:open303/Source/DSPCode/fft4g.c ****         }
 4381              		.loc 2 377 13 is_stmt 1 view .LVU1783
 377:open303/Source/DSPCode/fft4g.c ****         }
 4382              		.loc 2 377 18 is_stmt 0 view .LVU1784
 4383 010c 81ED007B 		vstr.64	d7, [r1]
 375:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = a[j] - a[j - 1];
 4384              		.loc 2 375 9 is_stmt 1 discriminator 3 view .LVU1785
 4385 0110 A1E7     		b	.L110
 4386              	.LVL503:
 4387              	.L112:
 385:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 4388              		.loc 2 385 16 view .LVU1786
 4389 0112 BFD1     		bne	.L109
 386:open303/Source/DSPCode/fft4g.c ****         }
 4390              		.loc 2 386 13 view .LVU1787
 386:open303/Source/DSPCode/fft4g.c ****         }
 4391              		.loc 2 386 20 is_stmt 0 view .LVU1788
 4392 0114 3A46     		mov	r2, r7
 4393 0116 2146     		mov	r1, r4
 4394 0118 2846     		mov	r0, r5
 4395 011a FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4396              	.LVL504:
 386:open303/Source/DSPCode/fft4g.c ****         }
 4397              		.loc 2 386 20 view .LVU1789
 4398 011e B9E7     		b	.L109
 4399              	.LVL505:
 4400              	.L115:
 395:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 4401              		.loc 2 395 16 is_stmt 1 view .LVU1790
 4402 0120 D4D1     		bne	.L116
 396:open303/Source/DSPCode/fft4g.c ****         }
 4403              		.loc 2 396 13 view .LVU1791
 396:open303/Source/DSPCode/fft4g.c ****         }
 4404              		.loc 2 396 20 is_stmt 0 view .LVU1792
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 129


 4405 0122 3A46     		mov	r2, r7
 4406 0124 2146     		mov	r1, r4
 4407 0126 2846     		mov	r0, r5
 4408 0128 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4409              	.LVL506:
 4410 012c CEE7     		b	.L116
 4411              	.LVL507:
 4412              	.L118:
 401:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 4413              		.loc 2 401 13 is_stmt 1 view .LVU1793
 401:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 4414              		.loc 2 401 27 is_stmt 0 view .LVU1794
 4415 012e 93ED047B 		vldr.64	d7, [r3, #16]
 401:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 4416              		.loc 2 401 38 view .LVU1795
 4417 0132 93ED066B 		vldr.64	d6, [r3, #24]
 402:open303/Source/DSPCode/fft4g.c ****         }
 4418              		.loc 2 402 18 view .LVU1796
 4419 0136 1033     		adds	r3, r3, #16
 400:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 4420              		.loc 2 400 30 discriminator 3 view .LVU1797
 4421 0138 0232     		adds	r2, r2, #2
 4422              	.LVL508:
 401:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 4423              		.loc 2 401 29 view .LVU1798
 4424 013a 37EE464B 		vsub.f64	d4, d7, d6
 402:open303/Source/DSPCode/fft4g.c ****         }
 4425              		.loc 2 402 18 view .LVU1799
 4426 013e 37EE067B 		vadd.f64	d7, d7, d6
 401:open303/Source/DSPCode/fft4g.c ****             a[j] += a[j + 1];
 4427              		.loc 2 401 22 view .LVU1800
 4428 0142 03ED024B 		vstr.64	d4, [r3, #-8]
 402:open303/Source/DSPCode/fft4g.c ****         }
 4429              		.loc 2 402 13 is_stmt 1 view .LVU1801
 402:open303/Source/DSPCode/fft4g.c ****         }
 4430              		.loc 2 402 18 is_stmt 0 view .LVU1802
 4431 0146 83ED007B 		vstr.64	d7, [r3]
 400:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = a[j] - a[j + 1];
 4432              		.loc 2 400 9 is_stmt 1 discriminator 3 view .LVU1803
 4433 014a CBE7     		b	.L117
 4434              		.cfi_endproc
 4435              	.LFE643:
 4437              		.section	.text._Z4dfctiPdS_PiS_,"ax",%progbits
 4438              		.align	1
 4439              		.global	_Z4dfctiPdS_PiS_
 4440              		.syntax unified
 4441              		.thumb
 4442              		.thumb_func
 4444              	_Z4dfctiPdS_PiS_:
 4445              	.LVL509:
 4446              	.LFB645:
 469:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4447              		.loc 2 469 1 view -0
 4448              		.cfi_startproc
 4449              		@ args = 4, pretend = 0, frame = 24
 4450              		@ frame_needed = 0, uses_anonymous_args = 0
 470:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 130


 4451              		.loc 2 470 5 view .LVU1805
 471:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 4452              		.loc 2 471 5 view .LVU1806
 472:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 4453              		.loc 2 472 5 view .LVU1807
 473:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 4454              		.loc 2 473 5 view .LVU1808
 474:open303/Source/DSPCode/fft4g.c ****     void dctsub(int n, double *a, int nc, double *c);
 4455              		.loc 2 474 5 view .LVU1809
 475:open303/Source/DSPCode/fft4g.c ****     int j, k, l, m, mh, nw, nc;
 4456              		.loc 2 475 5 view .LVU1810
 476:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 4457              		.loc 2 476 5 view .LVU1811
 477:open303/Source/DSPCode/fft4g.c ****     
 4458              		.loc 2 477 5 view .LVU1812
 479:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 4459              		.loc 2 479 5 view .LVU1813
 469:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4460              		.loc 2 469 1 is_stmt 0 view .LVU1814
 4461 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4462              		.cfi_def_cfa_offset 36
 4463              		.cfi_offset 4, -36
 4464              		.cfi_offset 5, -32
 4465              		.cfi_offset 6, -28
 4466              		.cfi_offset 7, -24
 4467              		.cfi_offset 8, -20
 4468              		.cfi_offset 9, -16
 4469              		.cfi_offset 10, -12
 4470              		.cfi_offset 11, -8
 4471              		.cfi_offset 14, -4
 479:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 4472              		.loc 2 479 8 view .LVU1815
 4473 0004 D3F80080 		ldr	r8, [r3]
 4474              	.LVL510:
 480:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 4475              		.loc 2 480 5 is_stmt 1 view .LVU1816
 469:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4476              		.loc 2 469 1 is_stmt 0 view .LVU1817
 4477 0008 87B0     		sub	sp, sp, #28
 4478              		.cfi_def_cfa_offset 64
 469:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4479              		.loc 2 469 1 view .LVU1818
 4480 000a 0746     		mov	r7, r0
 4481 000c 0C46     		mov	r4, r1
 480:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 4482              		.loc 2 480 5 view .LVU1819
 4483 000e B0EBC80F 		cmp	r0, r8, lsl #3
 469:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 4484              		.loc 2 469 1 view .LVU1820
 4485 0012 1546     		mov	r5, r2
 4486 0014 9B46     		mov	fp, r3
 480:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 4487              		.loc 2 480 5 view .LVU1821
 4488 0016 06DD     		ble	.L120
 481:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 4489              		.loc 2 481 9 is_stmt 1 view .LVU1822
 481:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 131


 4490              		.loc 2 481 12 is_stmt 0 view .LVU1823
 4491 0018 4FEAE008 		asr	r8, r0, #3
 4492              	.LVL511:
 482:open303/Source/DSPCode/fft4g.c ****     }
 4493              		.loc 2 482 9 is_stmt 1 view .LVU1824
 482:open303/Source/DSPCode/fft4g.c ****     }
 4494              		.loc 2 482 15 is_stmt 0 view .LVU1825
 4495 001c 109A     		ldr	r2, [sp, #64]
 4496              	.LVL512:
 482:open303/Source/DSPCode/fft4g.c ****     }
 4497              		.loc 2 482 15 view .LVU1826
 4498 001e 1946     		mov	r1, r3
 4499              	.LVL513:
 482:open303/Source/DSPCode/fft4g.c ****     }
 4500              		.loc 2 482 15 view .LVU1827
 4501 0020 4046     		mov	r0, r8
 4502              	.LVL514:
 482:open303/Source/DSPCode/fft4g.c ****     }
 4503              		.loc 2 482 15 view .LVU1828
 4504 0022 FFF7FEFF 		bl	_Z6makewtiPiPd
 4505              	.LVL515:
 4506              	.L120:
 484:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 4507              		.loc 2 484 5 is_stmt 1 view .LVU1829
 484:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 4508              		.loc 2 484 8 is_stmt 0 view .LVU1830
 4509 0026 DBF80430 		ldr	r3, [fp, #4]
 486:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 4510              		.loc 2 486 12 view .LVU1831
 4511 002a 4FEA670A 		asr	r10, r7, #1
 485:open303/Source/DSPCode/fft4g.c ****         nc = n >> 1;
 4512              		.loc 2 485 5 view .LVU1832
 4513 002e B7EB430F 		cmp	r7, r3, lsl #1
 484:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 4514              		.loc 2 484 8 view .LVU1833
 4515 0032 0193     		str	r3, [sp, #4]
 4516              	.LVL516:
 485:open303/Source/DSPCode/fft4g.c ****         nc = n >> 1;
 4517              		.loc 2 485 5 is_stmt 1 view .LVU1834
 4518 0034 08DD     		ble	.L121
 486:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 4519              		.loc 2 486 9 view .LVU1835
 4520              	.LVL517:
 487:open303/Source/DSPCode/fft4g.c ****     }
 4521              		.loc 2 487 9 view .LVU1836
 487:open303/Source/DSPCode/fft4g.c ****     }
 4522              		.loc 2 487 15 is_stmt 0 view .LVU1837
 4523 0036 109B     		ldr	r3, [sp, #64]
 4524 0038 5946     		mov	r1, fp
 4525 003a 5046     		mov	r0, r10
 4526 003c 03EBC802 		add	r2, r3, r8, lsl #3
 4527 0040 FFF7FEFF 		bl	_Z6makectiPiPd
 4528              	.LVL518:
 486:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 4529              		.loc 2 486 12 view .LVU1838
 4530 0044 CDF804A0 		str	r10, [sp, #4]
 4531              	.LVL519:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 132


 4532              	.L121:
 489:open303/Source/DSPCode/fft4g.c ****     yi = a[m];
 4533              		.loc 2 489 5 is_stmt 1 view .LVU1839
 490:open303/Source/DSPCode/fft4g.c ****     xi = a[0] + a[n];
 4534              		.loc 2 490 5 view .LVU1840
 491:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 4535              		.loc 2 491 20 is_stmt 0 view .LVU1841
 4536 0048 04EBC703 		add	r3, r4, r7, lsl #3
 495:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 4537              		.loc 2 495 5 view .LVU1842
 4538 004c 022F     		cmp	r7, #2
 490:open303/Source/DSPCode/fft4g.c ****     xi = a[0] + a[n];
 4539              		.loc 2 490 8 view .LVU1843
 4540 004e 04EBCA09 		add	r9, r4, r10, lsl #3
 491:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 4541              		.loc 2 491 20 view .LVU1844
 4542 0052 0593     		str	r3, [sp, #20]
 4543 0054 93ED004B 		vldr.64	d4, [r3]
 491:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 4544              		.loc 2 491 13 view .LVU1845
 4545 0058 94ED006B 		vldr.64	d6, [r4]
 490:open303/Source/DSPCode/fft4g.c ****     xi = a[0] + a[n];
 4546              		.loc 2 490 8 view .LVU1846
 4547 005c 99ED007B 		vldr.64	d7, [r9]
 4548              	.LVL520:
 491:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 4549              		.loc 2 491 5 is_stmt 1 view .LVU1847
 494:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 4550              		.loc 2 494 10 is_stmt 0 view .LVU1848
 4551 0060 05EBCA03 		add	r3, r5, r10, lsl #3
 491:open303/Source/DSPCode/fft4g.c ****     a[0] -= a[n];
 4552              		.loc 2 491 8 view .LVU1849
 4553 0064 36EE045B 		vadd.f64	d5, d6, d4
 4554              	.LVL521:
 492:open303/Source/DSPCode/fft4g.c ****     t[0] = xi - yi;
 4555              		.loc 2 492 5 is_stmt 1 view .LVU1850
 492:open303/Source/DSPCode/fft4g.c ****     t[0] = xi - yi;
 4556              		.loc 2 492 10 is_stmt 0 view .LVU1851
 4557 0068 36EE446B 		vsub.f64	d6, d6, d4
 4558 006c 84ED006B 		vstr.64	d6, [r4]
 493:open303/Source/DSPCode/fft4g.c ****     t[m] = xi + yi;
 4559              		.loc 2 493 5 is_stmt 1 view .LVU1852
 493:open303/Source/DSPCode/fft4g.c ****     t[m] = xi + yi;
 4560              		.loc 2 493 15 is_stmt 0 view .LVU1853
 4561 0070 35EE476B 		vsub.f64	d6, d5, d7
 494:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 4562              		.loc 2 494 15 view .LVU1854
 4563 0074 37EE057B 		vadd.f64	d7, d7, d5
 4564              	.LVL522:
 493:open303/Source/DSPCode/fft4g.c ****     t[m] = xi + yi;
 4565              		.loc 2 493 10 view .LVU1855
 4566 0078 85ED006B 		vstr.64	d6, [r5]
 494:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 4567              		.loc 2 494 5 is_stmt 1 view .LVU1856
 494:open303/Source/DSPCode/fft4g.c ****     if (n > 2) {
 4568              		.loc 2 494 10 is_stmt 0 view .LVU1857
 4569 007c 83ED007B 		vstr.64	d7, [r3]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 133


 495:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 4570              		.loc 2 495 5 is_stmt 1 view .LVU1858
 4571 0080 40F33E81 		ble	.L122
 496:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 4572              		.loc 2 496 9 view .LVU1859
 4573 0084 04F10802 		add	r2, r4, #8
 496:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 4574              		.loc 2 496 12 is_stmt 0 view .LVU1860
 4575 0088 BE10     		asrs	r6, r7, #2
 4576              	.LVL523:
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4577              		.loc 2 497 9 is_stmt 1 view .LVU1861
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4578              		.loc 2 497 9 is_stmt 0 view .LVU1862
 4579 008a 04EBC700 		add	r0, r4, r7, lsl #3
 4580 008e CC46     		mov	ip, r9
 4581 0090 02EBC701 		add	r1, r2, r7, lsl #3
 4582 0094 A1EBCA01 		sub	r1, r1, r10, lsl #3
 4583 0098 0291     		str	r1, [sp, #8]
 4584 009a 05F10801 		add	r1, r5, #8
 4585 009e 8E46     		mov	lr, r1
 4586 00a0 CDE90313 		strd	r1, r3, [sp, #12]
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4587              		.loc 2 497 16 view .LVU1863
 4588 00a4 0121     		movs	r1, #1
 4589              	.LVL524:
 4590              	.L123:
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4591              		.loc 2 497 23 is_stmt 1 discriminator 1 view .LVU1864
 4592 00a6 B142     		cmp	r1, r6
 4593 00a8 69DB     		blt	.L124
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4594              		.loc 2 508 9 view .LVU1865
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4595              		.loc 2 508 29 is_stmt 0 view .LVU1866
 4596 00aa BB1B     		subs	r3, r7, r6
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4597              		.loc 2 508 21 view .LVU1867
 4598 00ac 04EBC602 		add	r2, r4, r6, lsl #3
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4599              		.loc 2 508 15 view .LVU1868
 4600 00b0 05EBC601 		add	r1, r5, r6, lsl #3
 4601              	.LVL525:
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4602              		.loc 2 510 15 view .LVU1869
 4603 00b4 5046     		mov	r0, r10
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4604              		.loc 2 508 33 view .LVU1870
 4605 00b6 04EBC303 		add	r3, r4, r3, lsl #3
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4606              		.loc 2 508 23 view .LVU1871
 4607 00ba 92ED007B 		vldr.64	d7, [r2]
 4608 00be 93ED006B 		vldr.64	d6, [r3]
 4609 00c2 37EE067B 		vadd.f64	d7, d7, d6
 508:open303/Source/DSPCode/fft4g.c ****         a[mh] -= a[n - mh];
 4610              		.loc 2 508 15 view .LVU1872
 4611 00c6 81ED007B 		vstr.64	d7, [r1]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 134


 509:open303/Source/DSPCode/fft4g.c ****         dctsub(m, a, nc, w + nw);
 4612              		.loc 2 509 9 is_stmt 1 view .LVU1873
 509:open303/Source/DSPCode/fft4g.c ****         dctsub(m, a, nc, w + nw);
 4613              		.loc 2 509 15 is_stmt 0 view .LVU1874
 4614 00ca 92ED007B 		vldr.64	d7, [r2]
 4615 00ce 93ED006B 		vldr.64	d6, [r3]
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4616              		.loc 2 510 15 view .LVU1875
 4617 00d2 109B     		ldr	r3, [sp, #64]
 4618 00d4 2146     		mov	r1, r4
 509:open303/Source/DSPCode/fft4g.c ****         dctsub(m, a, nc, w + nw);
 4619              		.loc 2 509 15 view .LVU1876
 4620 00d6 37EE467B 		vsub.f64	d7, d7, d6
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4621              		.loc 2 510 15 view .LVU1877
 4622 00da 03EBC808 		add	r8, r3, r8, lsl #3
 4623              	.LVL526:
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4624              		.loc 2 510 15 view .LVU1878
 4625 00de 4346     		mov	r3, r8
 509:open303/Source/DSPCode/fft4g.c ****         dctsub(m, a, nc, w + nw);
 4626              		.loc 2 509 15 view .LVU1879
 4627 00e0 82ED007B 		vstr.64	d7, [r2]
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4628              		.loc 2 510 9 is_stmt 1 view .LVU1880
 510:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 4629              		.loc 2 510 15 is_stmt 0 view .LVU1881
 4630 00e4 019A     		ldr	r2, [sp, #4]
 4631 00e6 FFF7FEFF 		bl	_Z6dctsubiPdiS_
 4632              	.LVL527:
 511:open303/Source/DSPCode/fft4g.c ****             bitrv2(m, ip + 2, a);
 4633              		.loc 2 511 9 is_stmt 1 view .LVU1882
 4634 00ea BAF1040F 		cmp	r10, #4
 4635 00ee 68DD     		ble	.L125
 512:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 4636              		.loc 2 512 13 view .LVU1883
 512:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 4637              		.loc 2 512 19 is_stmt 0 view .LVU1884
 4638 00f0 2246     		mov	r2, r4
 4639 00f2 0BF10801 		add	r1, fp, #8
 4640 00f6 5046     		mov	r0, r10
 4641 00f8 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 4642              	.LVL528:
 513:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 4643              		.loc 2 513 13 is_stmt 1 view .LVU1885
 513:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 4644              		.loc 2 513 20 is_stmt 0 view .LVU1886
 4645 00fc 109A     		ldr	r2, [sp, #64]
 4646 00fe 2146     		mov	r1, r4
 4647 0100 5046     		mov	r0, r10
 4648 0102 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4649              	.LVL529:
 514:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 4650              		.loc 2 514 13 is_stmt 1 view .LVU1887
 514:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 4651              		.loc 2 514 20 is_stmt 0 view .LVU1888
 4652 0106 4346     		mov	r3, r8
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 135


 4653 0108 019A     		ldr	r2, [sp, #4]
 4654 010a 2146     		mov	r1, r4
 4655 010c 5046     		mov	r0, r10
 4656 010e FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 4657              	.LVL530:
 4658              	.L126:
 518:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 4659              		.loc 2 518 9 is_stmt 1 view .LVU1889
 518:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 4660              		.loc 2 518 18 is_stmt 0 view .LVU1890
 4661 0112 04EBC703 		add	r3, r4, r7, lsl #3
 4662 0116 04EB0A10 		add	r0, r4, r10, lsl #4
 518:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 4663              		.loc 2 518 25 view .LVU1891
 4664 011a 94ED026B 		vldr.64	d6, [r4, #8]
 4665 011e 94ED007B 		vldr.64	d7, [r4]
 4666 0122 37EE467B 		vsub.f64	d7, d7, d6
 518:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 4667              		.loc 2 518 18 view .LVU1892
 4668 0126 03ED027B 		vstr.64	d7, [r3, #-8]
 519:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 4669              		.loc 2 519 9 is_stmt 1 view .LVU1893
 519:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 4670              		.loc 2 519 21 is_stmt 0 view .LVU1894
 4671 012a 94ED027B 		vldr.64	d7, [r4, #8]
 4672 012e 94ED006B 		vldr.64	d6, [r4]
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4673              		.loc 2 520 16 view .LVU1895
 4674 0132 AAF10203 		sub	r3, r10, #2
 519:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 4675              		.loc 2 519 21 view .LVU1896
 4676 0136 37EE067B 		vadd.f64	d7, d7, d6
 519:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 4677              		.loc 2 519 14 view .LVU1897
 4678 013a 84ED027B 		vstr.64	d7, [r4, #8]
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4679              		.loc 2 520 9 is_stmt 1 view .LVU1898
 4680              	.LVL531:
 4681              	.L127:
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4682              		.loc 2 520 27 discriminator 1 view .LVU1899
 4683 013e 012B     		cmp	r3, #1
 4684 0140 46DC     		bgt	.L128
 524:open303/Source/DSPCode/fft4g.c ****         m = mh;
 4685              		.loc 2 524 11 is_stmt 0 view .LVU1900
 4686 0142 4FF00209 		mov	r9, #2
 4687              	.LVL532:
 4688              	.L129:
 526:open303/Source/DSPCode/fft4g.c ****             dctsub(m, t, nc, w + nw);
 4689              		.loc 2 526 18 is_stmt 1 view .LVU1901
 4690 0146 012E     		cmp	r6, #1
 4691 0148 57DC     		bgt	.L135
 553:open303/Source/DSPCode/fft4g.c ****         a[n] = t[2] - t[1];
 4692              		.loc 2 553 9 view .LVU1902
 553:open303/Source/DSPCode/fft4g.c ****         a[n] = t[2] - t[1];
 4693              		.loc 2 553 14 is_stmt 0 view .LVU1903
 4694 014a 04EBC909 		add	r9, r4, r9, lsl #3
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 136


 4695              	.LVL533:
 553:open303/Source/DSPCode/fft4g.c ****         a[n] = t[2] - t[1];
 4696              		.loc 2 553 19 view .LVU1904
 4697 014e D5E90023 		ldrd	r2, [r5]
 553:open303/Source/DSPCode/fft4g.c ****         a[n] = t[2] - t[1];
 4698              		.loc 2 553 14 view .LVU1905
 4699 0152 C9E90023 		strd	r2, [r9]
 554:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 4700              		.loc 2 554 9 is_stmt 1 view .LVU1906
 554:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 4701              		.loc 2 554 21 is_stmt 0 view .LVU1907
 4702 0156 95ED026B 		vldr.64	d6, [r5, #8]
 4703 015a 95ED047B 		vldr.64	d7, [r5, #16]
 554:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 4704              		.loc 2 554 14 view .LVU1908
 4705 015e 059B     		ldr	r3, [sp, #20]
 554:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 4706              		.loc 2 554 21 view .LVU1909
 4707 0160 37EE467B 		vsub.f64	d7, d7, d6
 554:open303/Source/DSPCode/fft4g.c ****         a[0] = t[2] + t[1];
 4708              		.loc 2 554 14 view .LVU1910
 4709 0164 83ED007B 		vstr.64	d7, [r3]
 555:open303/Source/DSPCode/fft4g.c ****     } else {
 4710              		.loc 2 555 9 is_stmt 1 view .LVU1911
 555:open303/Source/DSPCode/fft4g.c ****     } else {
 4711              		.loc 2 555 21 is_stmt 0 view .LVU1912
 4712 0168 95ED047B 		vldr.64	d7, [r5, #16]
 4713 016c 95ED026B 		vldr.64	d6, [r5, #8]
 4714 0170 37EE067B 		vadd.f64	d7, d7, d6
 4715              	.LVL534:
 4716              	.L136:
 555:open303/Source/DSPCode/fft4g.c ****     } else {
 4717              		.loc 2 555 14 view .LVU1913
 4718 0174 84ED007B 		vstr.64	d7, [r4]
 561:open303/Source/DSPCode/fft4g.c **** 
 4719              		.loc 2 561 1 view .LVU1914
 4720 0178 07B0     		add	sp, sp, #28
 4721              		.cfi_remember_state
 4722              		.cfi_def_cfa_offset 36
 4723              		@ sp needed
 4724 017a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4725              	.LVL535:
 4726              	.L124:
 4727              		.cfi_restore_state
 498:open303/Source/DSPCode/fft4g.c ****             xr = a[j] - a[n - j];
 4728              		.loc 2 498 13 is_stmt 1 view .LVU1915
 499:open303/Source/DSPCode/fft4g.c ****             xi = a[j] + a[n - j];
 4729              		.loc 2 499 13 view .LVU1916
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4730              		.loc 2 501 32 is_stmt 0 view .LVU1917
 4731 017e 029B     		ldr	r3, [sp, #8]
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4732              		.loc 2 497 9 discriminator 3 view .LVU1918
 4733 0180 0131     		adds	r1, r1, #1
 4734              	.LVL536:
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4735              		.loc 2 501 32 view .LVU1919
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 137


 4736 0182 B3EC023B 		vldmia.64	r3!, {d3}
 499:open303/Source/DSPCode/fft4g.c ****             xi = a[j] + a[n - j];
 4737              		.loc 2 499 21 view .LVU1920
 4738 0186 92ED005B 		vldr.64	d5, [r2]
 499:open303/Source/DSPCode/fft4g.c ****             xi = a[j] + a[n - j];
 4739              		.loc 2 499 32 view .LVU1921
 4740 018a 30ED022B 		vldmdb.64	r0!, {d2}
 4741              	.LVL537:
 500:open303/Source/DSPCode/fft4g.c ****             yr = a[k] - a[n - k];
 4742              		.loc 2 500 13 is_stmt 1 view .LVU1922
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4743              		.loc 2 501 21 is_stmt 0 view .LVU1923
 4744 018e 3CED026B 		vldmdb.64	ip!, {d6}
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4745              		.loc 2 501 32 view .LVU1924
 4746 0192 0293     		str	r3, [sp, #8]
 500:open303/Source/DSPCode/fft4g.c ****             yr = a[k] - a[n - k];
 4747              		.loc 2 500 16 view .LVU1925
 4748 0194 35EE027B 		vadd.f64	d7, d5, d2
 4749              	.LVL538:
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4750              		.loc 2 501 13 is_stmt 1 view .LVU1926
 502:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 4751              		.loc 2 502 13 view .LVU1927
 506:open303/Source/DSPCode/fft4g.c ****         }
 4752              		.loc 2 506 18 is_stmt 0 view .LVU1928
 4753 0198 049B     		ldr	r3, [sp, #16]
 502:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 4754              		.loc 2 502 16 view .LVU1929
 4755 019a 36EE034B 		vadd.f64	d4, d6, d3
 4756              	.LVL539:
 503:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 4757              		.loc 2 503 13 is_stmt 1 view .LVU1930
 499:open303/Source/DSPCode/fft4g.c ****             xi = a[j] + a[n - j];
 4758              		.loc 2 499 16 is_stmt 0 view .LVU1931
 4759 019e 35EE425B 		vsub.f64	d5, d5, d2
 4760              	.LVL540:
 501:open303/Source/DSPCode/fft4g.c ****             yi = a[k] + a[n - k];
 4761              		.loc 2 501 16 view .LVU1932
 4762 01a2 36EE436B 		vsub.f64	d6, d6, d3
 4763              	.LVL541:
 503:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 4764              		.loc 2 503 18 view .LVU1933
 4765 01a6 A2EC025B 		vstmia.64	r2!, {d5}
 504:open303/Source/DSPCode/fft4g.c ****             t[j] = xi - yi;
 4766              		.loc 2 504 13 is_stmt 1 view .LVU1934
 504:open303/Source/DSPCode/fft4g.c ****             t[j] = xi - yi;
 4767              		.loc 2 504 18 is_stmt 0 view .LVU1935
 4768 01aa 8CED006B 		vstr.64	d6, [ip]
 505:open303/Source/DSPCode/fft4g.c ****             t[k] = xi + yi;
 4769              		.loc 2 505 13 is_stmt 1 view .LVU1936
 505:open303/Source/DSPCode/fft4g.c ****             t[k] = xi + yi;
 4770              		.loc 2 505 23 is_stmt 0 view .LVU1937
 4771 01ae 37EE446B 		vsub.f64	d6, d7, d4
 4772              	.LVL542:
 506:open303/Source/DSPCode/fft4g.c ****         }
 4773              		.loc 2 506 23 view .LVU1938
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 138


 4774 01b2 37EE047B 		vadd.f64	d7, d7, d4
 4775              	.LVL543:
 505:open303/Source/DSPCode/fft4g.c ****             t[k] = xi + yi;
 4776              		.loc 2 505 18 view .LVU1939
 4777 01b6 AEEC026B 		vstmia.64	lr!, {d6}
 4778              	.LVL544:
 506:open303/Source/DSPCode/fft4g.c ****         }
 4779              		.loc 2 506 13 is_stmt 1 view .LVU1940
 506:open303/Source/DSPCode/fft4g.c ****         }
 4780              		.loc 2 506 18 is_stmt 0 view .LVU1941
 4781 01ba 23ED027B 		vstmdb.64	r3!, {d7}
 4782 01be 0493     		str	r3, [sp, #16]
 497:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 4783              		.loc 2 497 9 is_stmt 1 discriminator 3 view .LVU1942
 4784 01c0 71E7     		b	.L123
 4785              	.LVL545:
 4786              	.L125:
 515:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 4787              		.loc 2 515 16 view .LVU1943
 4788 01c2 A6D1     		bne	.L126
 516:open303/Source/DSPCode/fft4g.c ****         }
 4789              		.loc 2 516 13 view .LVU1944
 516:open303/Source/DSPCode/fft4g.c ****         }
 4790              		.loc 2 516 20 is_stmt 0 view .LVU1945
 4791 01c4 109A     		ldr	r2, [sp, #64]
 4792 01c6 2146     		mov	r1, r4
 4793 01c8 5046     		mov	r0, r10
 4794 01ca FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4795              	.LVL546:
 4796 01ce A0E7     		b	.L126
 4797              	.LVL547:
 4798              	.L128:
 521:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = a[j] - a[j + 1];
 4799              		.loc 2 521 33 view .LVU1946
 4800 01d0 19ED026B 		vldr.64	d6, [r9, #-8]
 4801 01d4 19ED047B 		vldr.64	d7, [r9, #-16]
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4802              		.loc 2 520 27 discriminator 1 view .LVU1947
 4803 01d8 2038     		subs	r0, r0, #32
 521:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = a[j] - a[j + 1];
 4804              		.loc 2 521 13 is_stmt 1 view .LVU1948
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4805              		.loc 2 520 35 is_stmt 0 discriminator 3 view .LVU1949
 4806 01da 023B     		subs	r3, r3, #2
 4807              	.LVL548:
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4808              		.loc 2 520 35 discriminator 3 view .LVU1950
 4809 01dc A9F11009 		sub	r9, r9, #16
 521:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = a[j] - a[j + 1];
 4810              		.loc 2 521 33 view .LVU1951
 4811 01e0 37EE067B 		vadd.f64	d7, d7, d6
 521:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = a[j] - a[j + 1];
 4812              		.loc 2 521 26 view .LVU1952
 4813 01e4 80ED027B 		vstr.64	d7, [r0, #8]
 522:open303/Source/DSPCode/fft4g.c ****         }
 4814              		.loc 2 522 13 is_stmt 1 view .LVU1953
 522:open303/Source/DSPCode/fft4g.c ****         }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 139


 4815              		.loc 2 522 33 is_stmt 0 view .LVU1954
 4816 01e8 99ED007B 		vldr.64	d7, [r9]
 4817 01ec 99ED026B 		vldr.64	d6, [r9, #8]
 4818 01f0 37EE467B 		vsub.f64	d7, d7, d6
 522:open303/Source/DSPCode/fft4g.c ****         }
 4819              		.loc 2 522 26 view .LVU1955
 4820 01f4 00ED027B 		vstr.64	d7, [r0, #-8]
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4821              		.loc 2 520 9 is_stmt 1 discriminator 3 view .LVU1956
 4822              	.LVL549:
 520:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] + a[j + 1];
 4823              		.loc 2 520 9 is_stmt 0 discriminator 3 view .LVU1957
 4824 01f8 A1E7     		b	.L127
 4825              	.LVL550:
 4826              	.L135:
 527:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 4827              		.loc 2 527 13 is_stmt 1 view .LVU1958
 527:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 4828              		.loc 2 527 19 is_stmt 0 view .LVU1959
 4829 01fa 4346     		mov	r3, r8
 4830 01fc 019A     		ldr	r2, [sp, #4]
 4831 01fe 2946     		mov	r1, r5
 4832 0200 3046     		mov	r0, r6
 4833 0202 FFF7FEFF 		bl	_Z6dctsubiPdiS_
 4834              	.LVL551:
 528:open303/Source/DSPCode/fft4g.c ****                 bitrv2(m, ip + 2, t);
 4835              		.loc 2 528 13 is_stmt 1 view .LVU1960
 4836 0206 042E     		cmp	r6, #4
 4837 0208 5CDD     		ble	.L130
 529:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 4838              		.loc 2 529 17 view .LVU1961
 529:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 4839              		.loc 2 529 23 is_stmt 0 view .LVU1962
 4840 020a 2A46     		mov	r2, r5
 4841 020c 0BF10801 		add	r1, fp, #8
 4842 0210 3046     		mov	r0, r6
 4843 0212 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 4844              	.LVL552:
 530:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 4845              		.loc 2 530 17 is_stmt 1 view .LVU1963
 530:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 4846              		.loc 2 530 24 is_stmt 0 view .LVU1964
 4847 0216 109A     		ldr	r2, [sp, #64]
 4848 0218 2946     		mov	r1, r5
 4849 021a 3046     		mov	r0, r6
 4850 021c FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4851              	.LVL553:
 531:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 4852              		.loc 2 531 17 is_stmt 1 view .LVU1965
 531:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 4853              		.loc 2 531 24 is_stmt 0 view .LVU1966
 4854 0220 4346     		mov	r3, r8
 4855 0222 019A     		ldr	r2, [sp, #4]
 4856 0224 2946     		mov	r1, r5
 4857 0226 3046     		mov	r0, r6
 4858 0228 FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 4859              	.LVL554:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 140


 4860              	.L131:
 535:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 4861              		.loc 2 535 13 is_stmt 1 view .LVU1967
 535:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 4862              		.loc 2 535 17 is_stmt 0 view .LVU1968
 4863 022c A7EB0903 		sub	r3, r7, r9
 4864 0230 05F11002 		add	r2, r5, #16
 4865 0234 4FEA491C 		lsl	ip, r9, #5
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4866              		.loc 2 538 20 view .LVU1969
 4867 0238 0221     		movs	r1, #2
 535:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 4868              		.loc 2 535 22 view .LVU1970
 4869 023a 04EBC303 		add	r3, r4, r3, lsl #3
 4870 023e 4FEA0910 		lsl	r0, r9, #4
 535:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 4871              		.loc 2 535 29 view .LVU1971
 4872 0242 95ED026B 		vldr.64	d6, [r5, #8]
 4873 0246 95ED007B 		vldr.64	d7, [r5]
 4874 024a 37EE467B 		vsub.f64	d7, d7, d6
 535:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 4875              		.loc 2 535 22 view .LVU1972
 4876 024e 83ED007B 		vstr.64	d7, [r3]
 536:open303/Source/DSPCode/fft4g.c ****             k = 0;
 4877              		.loc 2 536 13 is_stmt 1 view .LVU1973
 536:open303/Source/DSPCode/fft4g.c ****             k = 0;
 4878              		.loc 2 536 25 is_stmt 0 view .LVU1974
 4879 0252 95ED007B 		vldr.64	d7, [r5]
 4880 0256 95ED026B 		vldr.64	d6, [r5, #8]
 536:open303/Source/DSPCode/fft4g.c ****             k = 0;
 4881              		.loc 2 536 18 view .LVU1975
 4882 025a 04EBC903 		add	r3, r4, r9, lsl #3
 536:open303/Source/DSPCode/fft4g.c ****             k = 0;
 4883              		.loc 2 536 25 view .LVU1976
 4884 025e 37EE067B 		vadd.f64	d7, d7, d6
 536:open303/Source/DSPCode/fft4g.c ****             k = 0;
 4885              		.loc 2 536 18 view .LVU1977
 4886 0262 83ED007B 		vstr.64	d7, [r3]
 537:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < m; j += 2) {
 4887              		.loc 2 537 13 is_stmt 1 view .LVU1978
 4888              	.LVL555:
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4889              		.loc 2 538 13 view .LVU1979
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4890              		.loc 2 538 13 is_stmt 0 view .LVU1980
 4891 0266 1823     		movs	r3, #24
 4892 0268 03FB0943 		mla	r3, r3, r9, r4
 4893              	.LVL556:
 4894              	.L132:
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4895              		.loc 2 538 27 is_stmt 1 discriminator 1 view .LVU1981
 4896 026c B142     		cmp	r1, r6
 4897 026e 30DB     		blt	.L133
 543:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 4898              		.loc 2 543 13 view .LVU1982
 4899 0270 039A     		ldr	r2, [sp, #12]
 544:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < mh; j++) {
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 141


 4900              		.loc 2 544 16 is_stmt 0 view .LVU1983
 4901 0272 7310     		asrs	r3, r6, #1
 543:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 4902              		.loc 2 543 15 view .LVU1984
 4903 0274 4FEA4909 		lsl	r9, r9, #1
 4904              	.LVL557:
 544:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < mh; j++) {
 4905              		.loc 2 544 13 is_stmt 1 view .LVU1985
 545:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 4906              		.loc 2 545 13 view .LVU1986
 545:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 4907              		.loc 2 545 27 discriminator 1 view .LVU1987
 4908 0278 02EB0610 		add	r0, r2, r6, lsl #4
 4909 027c 02EBC60C 		add	ip, r2, r6, lsl #3
 544:open303/Source/DSPCode/fft4g.c ****             for (j = 0; j < mh; j++) {
 4910              		.loc 2 544 16 is_stmt 0 view .LVU1988
 4911 0280 2A46     		mov	r2, r5
 4912 0282 05EBC601 		add	r1, r5, r6, lsl #3
 4913 0286 05EBC30E 		add	lr, r5, r3, lsl #3
 4914              	.LVL558:
 4915              	.L134:
 546:open303/Source/DSPCode/fft4g.c ****                 t[j] = t[m + k] - t[m + j];
 4916              		.loc 2 546 17 is_stmt 1 view .LVU1989
 547:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] + t[m + j];
 4917              		.loc 2 547 17 view .LVU1990
 547:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] + t[m + j];
 4918              		.loc 2 547 42 is_stmt 0 view .LVU1991
 4919 028a 91ED006B 		vldr.64	d6, [r1]
 547:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] + t[m + j];
 4920              		.loc 2 547 33 view .LVU1992
 4921 028e 30ED027B 		vldmdb.64	r0!, {d7}
 4922 0292 37EE467B 		vsub.f64	d7, d7, d6
 547:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] + t[m + j];
 4923              		.loc 2 547 22 view .LVU1993
 4924 0296 A2EC027B 		vstmia.64	r2!, {d7}
 548:open303/Source/DSPCode/fft4g.c ****             }
 4925              		.loc 2 548 17 is_stmt 1 view .LVU1994
 548:open303/Source/DSPCode/fft4g.c ****             }
 4926              		.loc 2 548 33 is_stmt 0 view .LVU1995
 4927 029a 90ED007B 		vldr.64	d7, [r0]
 4928 029e B1EC026B 		vldmia.64	r1!, {d6}
 545:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 4929              		.loc 2 545 27 discriminator 1 view .LVU1996
 4930 02a2 9645     		cmp	lr, r2
 548:open303/Source/DSPCode/fft4g.c ****             }
 4931              		.loc 2 548 33 view .LVU1997
 4932 02a4 37EE067B 		vadd.f64	d7, d7, d6
 548:open303/Source/DSPCode/fft4g.c ****             }
 4933              		.loc 2 548 22 view .LVU1998
 4934 02a8 2CED027B 		vstmdb.64	ip!, {d7}
 545:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 4935              		.loc 2 545 13 is_stmt 1 discriminator 3 view .LVU1999
 545:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 4936              		.loc 2 545 27 discriminator 1 view .LVU2000
 4937 02ac EDD1     		bne	.L134
 550:open303/Source/DSPCode/fft4g.c ****             m = mh;
 4938              		.loc 2 550 13 view .LVU2001
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 142


 550:open303/Source/DSPCode/fft4g.c ****             m = mh;
 4939              		.loc 2 550 29 is_stmt 0 view .LVU2002
 4940 02ae 1E44     		add	r6, r6, r3
 4941              	.LVL559:
 550:open303/Source/DSPCode/fft4g.c ****             m = mh;
 4942              		.loc 2 550 19 view .LVU2003
 4943 02b0 05EBC302 		add	r2, r5, r3, lsl #3
 550:open303/Source/DSPCode/fft4g.c ****             m = mh;
 4944              		.loc 2 550 29 view .LVU2004
 4945 02b4 05EBC606 		add	r6, r5, r6, lsl #3
 4946 02b8 D6E90001 		ldrd	r0, [r6]
 551:open303/Source/DSPCode/fft4g.c ****         }
 4947              		.loc 2 551 15 view .LVU2005
 4948 02bc 1E46     		mov	r6, r3
 550:open303/Source/DSPCode/fft4g.c ****             m = mh;
 4949              		.loc 2 550 19 view .LVU2006
 4950 02be C2E90001 		strd	r0, [r2]
 551:open303/Source/DSPCode/fft4g.c ****         }
 4951              		.loc 2 551 13 is_stmt 1 view .LVU2007
 4952              	.LVL560:
 551:open303/Source/DSPCode/fft4g.c ****         }
 4953              		.loc 2 551 13 is_stmt 0 view .LVU2008
 4954 02c2 40E7     		b	.L129
 4955              	.LVL561:
 4956              	.L130:
 532:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 4957              		.loc 2 532 20 is_stmt 1 view .LVU2009
 4958 02c4 B2D1     		bne	.L131
 533:open303/Source/DSPCode/fft4g.c ****             }
 4959              		.loc 2 533 17 view .LVU2010
 533:open303/Source/DSPCode/fft4g.c ****             }
 4960              		.loc 2 533 24 is_stmt 0 view .LVU2011
 4961 02c6 109A     		ldr	r2, [sp, #64]
 4962 02c8 2946     		mov	r1, r5
 4963 02ca 3046     		mov	r0, r6
 4964 02cc FFF7FEFF 		bl	_Z7cftfsubiPdS_
 4965              	.LVL562:
 4966 02d0 ACE7     		b	.L131
 4967              	.LVL563:
 4968              	.L133:
 539:open303/Source/DSPCode/fft4g.c ****                 a[k - l] = t[j] - t[j + 1];
 4969              		.loc 2 539 17 is_stmt 1 view .LVU2012
 540:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 4970              		.loc 2 540 17 view .LVU2013
 540:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 4971              		.loc 2 540 33 is_stmt 0 view .LVU2014
 4972 02d2 9646     		mov	lr, r2
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4973              		.loc 2 538 34 discriminator 3 view .LVU2015
 4974 02d4 0231     		adds	r1, r1, #2
 4975              	.LVL564:
 540:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 4976              		.loc 2 540 33 view .LVU2016
 4977 02d6 1032     		adds	r2, r2, #16
 4978 02d8 9EED007B 		vldr.64	d7, [lr]
 4979 02dc 12ED026B 		vldr.64	d6, [r2, #-8]
 541:open303/Source/DSPCode/fft4g.c ****             }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 143


 4980              		.loc 2 541 26 view .LVU2017
 4981 02e0 03EB000E 		add	lr, r3, r0
 540:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 4982              		.loc 2 540 33 view .LVU2018
 4983 02e4 37EE467B 		vsub.f64	d7, d7, d6
 540:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] + t[j + 1];
 4984              		.loc 2 540 26 view .LVU2019
 4985 02e8 83ED007B 		vstr.64	d7, [r3]
 541:open303/Source/DSPCode/fft4g.c ****             }
 4986              		.loc 2 541 17 is_stmt 1 view .LVU2020
 541:open303/Source/DSPCode/fft4g.c ****             }
 4987              		.loc 2 541 33 is_stmt 0 view .LVU2021
 4988 02ec 12ED047B 		vldr.64	d7, [r2, #-16]
 4989 02f0 12ED026B 		vldr.64	d6, [r2, #-8]
 4990 02f4 6344     		add	r3, r3, ip
 4991 02f6 37EE067B 		vadd.f64	d7, d7, d6
 541:open303/Source/DSPCode/fft4g.c ****             }
 4992              		.loc 2 541 26 view .LVU2022
 4993 02fa 8EED007B 		vstr.64	d7, [lr]
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4994              		.loc 2 538 13 is_stmt 1 discriminator 3 view .LVU2023
 4995              	.LVL565:
 538:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 4996              		.loc 2 538 13 is_stmt 0 discriminator 3 view .LVU2024
 4997 02fe B5E7     		b	.L132
 4998              	.LVL566:
 4999              	.L122:
 557:open303/Source/DSPCode/fft4g.c ****         a[2] = t[0];
 5000              		.loc 2 557 9 is_stmt 1 view .LVU2025
 557:open303/Source/DSPCode/fft4g.c ****         a[2] = t[0];
 5001              		.loc 2 557 14 is_stmt 0 view .LVU2026
 5002 0300 D4E90023 		ldrd	r2, [r4]
 5003 0304 C4E90223 		strd	r2, [r4, #8]
 558:open303/Source/DSPCode/fft4g.c ****         a[0] = t[1];
 5004              		.loc 2 558 9 is_stmt 1 view .LVU2027
 558:open303/Source/DSPCode/fft4g.c ****         a[0] = t[1];
 5005              		.loc 2 558 19 is_stmt 0 view .LVU2028
 5006 0308 D5E90023 		ldrd	r2, [r5]
 558:open303/Source/DSPCode/fft4g.c ****         a[0] = t[1];
 5007              		.loc 2 558 14 view .LVU2029
 5008 030c C4E90423 		strd	r2, [r4, #16]
 559:open303/Source/DSPCode/fft4g.c ****     }
 5009              		.loc 2 559 9 is_stmt 1 view .LVU2030
 559:open303/Source/DSPCode/fft4g.c ****     }
 5010              		.loc 2 559 14 is_stmt 0 view .LVU2031
 5011 0310 95ED027B 		vldr.64	d7, [r5, #8]
 5012 0314 2EE7     		b	.L136
 5013              		.cfi_endproc
 5014              	.LFE645:
 5016              		.section	.text._Z6dstsubiPdiS_,"ax",%progbits
 5017              		.align	1
 5018              		.global	_Z6dstsubiPdiS_
 5019              		.syntax unified
 5020              		.thumb
 5021              		.thumb_func
 5023              	_Z6dstsubiPdiS_:
 5024              	.LVL567:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 144


 5025              	.LFB658:
1324:open303/Source/DSPCode/fft4g.c **** 
1325:open303/Source/DSPCode/fft4g.c **** 
1326:open303/Source/DSPCode/fft4g.c **** void dstsub(int n, double *a, int nc, double *c)
1327:open303/Source/DSPCode/fft4g.c **** {
 5026              		.loc 2 1327 1 is_stmt 1 view -0
 5027              		.cfi_startproc
 5028              		@ args = 0, pretend = 0, frame = 0
 5029              		@ frame_needed = 0, uses_anonymous_args = 0
1328:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 5030              		.loc 2 1328 5 view .LVU2033
1329:open303/Source/DSPCode/fft4g.c ****     double wkr, wki, xr;
 5031              		.loc 2 1329 5 view .LVU2034
1330:open303/Source/DSPCode/fft4g.c ****     
1331:open303/Source/DSPCode/fft4g.c ****     m = n >> 1;
 5032              		.loc 2 1331 5 view .LVU2035
1327:open303/Source/DSPCode/fft4g.c ****     int j, k, kk, ks, m;
 5033              		.loc 2 1327 1 is_stmt 0 view .LVU2036
 5034 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 5035              		.cfi_def_cfa_offset 20
 5036              		.cfi_offset 4, -20
 5037              		.cfi_offset 5, -16
 5038              		.cfi_offset 6, -12
 5039              		.cfi_offset 7, -8
 5040              		.cfi_offset 14, -4
1332:open303/Source/DSPCode/fft4g.c ****     ks = nc / n;
 5041              		.loc 2 1332 8 view .LVU2037
 5042 0002 92FBF0F4 		sdiv	r4, r2, r0
 5043 0006 03EBC202 		add	r2, r3, r2, lsl #3
 5044              	.LVL568:
 5045              		.loc 2 1332 8 view .LVU2038
 5046 000a 01F10807 		add	r7, r1, #8
1331:open303/Source/DSPCode/fft4g.c ****     ks = nc / n;
 5047              		.loc 2 1331 7 view .LVU2039
 5048 000e 4FEA600C 		asr	ip, r0, #1
 5049              	.LVL569:
 5050              		.loc 2 1332 5 is_stmt 1 view .LVU2040
1333:open303/Source/DSPCode/fft4g.c ****     kk = 0;
 5051              		.loc 2 1333 5 view .LVU2041
1334:open303/Source/DSPCode/fft4g.c ****     for (j = 1; j < m; j++) {
 5052              		.loc 2 1334 5 view .LVU2042
 5053              		.loc 2 1334 12 is_stmt 0 view .LVU2043
 5054 0012 0125     		movs	r5, #1
 5055 0014 03EBC406 		add	r6, r3, r4, lsl #3
 5056 0018 A2EBC402 		sub	r2, r2, r4, lsl #3
 5057 001c 01EBC000 		add	r0, r1, r0, lsl #3
 5058              	.LVL570:
 5059              	.L139:
 5060              		.loc 2 1334 19 is_stmt 1 discriminator 1 view .LVU2044
 5061 0020 6545     		cmp	r5, ip
 5062 0022 0ADB     		blt	.L140
1335:open303/Source/DSPCode/fft4g.c ****         k = n - j;
1336:open303/Source/DSPCode/fft4g.c ****         kk += ks;
1337:open303/Source/DSPCode/fft4g.c ****         wkr = c[kk] - c[nc - kk];
1338:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
1339:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[k] - wkr * a[j];
1340:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 145


1341:open303/Source/DSPCode/fft4g.c ****         a[j] = xr;
1342:open303/Source/DSPCode/fft4g.c ****     }
1343:open303/Source/DSPCode/fft4g.c ****     a[m] *= c[0];
 5063              		.loc 2 1343 5 view .LVU2045
 5064              		.loc 2 1343 8 is_stmt 0 view .LVU2046
 5065 0024 01EBCC01 		add	r1, r1, ip, lsl #3
 5066              	.LVL571:
 5067              		.loc 2 1343 10 view .LVU2047
 5068 0028 93ED006B 		vldr.64	d6, [r3]
 5069 002c 91ED007B 		vldr.64	d7, [r1]
 5070 0030 27EE067B 		vmul.f64	d7, d7, d6
 5071 0034 81ED007B 		vstr.64	d7, [r1]
1344:open303/Source/DSPCode/fft4g.c **** }
 5072              		.loc 2 1344 1 view .LVU2048
 5073 0038 F0BD     		pop	{r4, r5, r6, r7, pc}
 5074              	.LVL572:
 5075              	.L140:
1335:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 5076              		.loc 2 1335 9 is_stmt 1 view .LVU2049
1336:open303/Source/DSPCode/fft4g.c ****         wkr = c[kk] - c[nc - kk];
 5077              		.loc 2 1336 9 view .LVU2050
1337:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 5078              		.loc 2 1337 9 view .LVU2051
1337:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 5079              		.loc 2 1337 32 is_stmt 0 view .LVU2052
 5080 003a 92ED007B 		vldr.64	d7, [r2]
1337:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 5081              		.loc 2 1337 19 view .LVU2053
 5082 003e 96ED006B 		vldr.64	d6, [r6]
1339:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
 5083              		.loc 2 1339 23 view .LVU2054
 5084 0042 30ED023B 		vldmdb.64	r0!, {d3}
1334:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 5085              		.loc 2 1334 5 discriminator 3 view .LVU2055
 5086 0046 0135     		adds	r5, r5, #1
 5087              	.LVL573:
1334:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 5088              		.loc 2 1334 5 discriminator 3 view .LVU2056
 5089 0048 06EBC406 		add	r6, r6, r4, lsl #3
1337:open303/Source/DSPCode/fft4g.c ****         wki = c[kk] + c[nc - kk];
 5090              		.loc 2 1337 13 view .LVU2057
 5091 004c 36EE474B 		vsub.f64	d4, d6, d7
 5092              	.LVL574:
1338:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[k] - wkr * a[j];
 5093              		.loc 2 1338 9 is_stmt 1 view .LVU2058
 5094 0050 A2EBC402 		sub	r2, r2, r4, lsl #3
1338:open303/Source/DSPCode/fft4g.c ****         xr = wki * a[k] - wkr * a[j];
 5095              		.loc 2 1338 13 is_stmt 0 view .LVU2059
 5096 0054 36EE076B 		vadd.f64	d6, d6, d7
 5097              	.LVL575:
1339:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
 5098              		.loc 2 1339 9 is_stmt 1 view .LVU2060
1339:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
 5099              		.loc 2 1339 36 is_stmt 0 view .LVU2061
 5100 0058 97ED007B 		vldr.64	d7, [r7]
1339:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
 5101              		.loc 2 1339 12 view .LVU2062
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 146


 5102 005c 24EE475B 		vnmul.f64	d5, d4, d7
1340:open303/Source/DSPCode/fft4g.c ****         a[j] = xr;
 5103              		.loc 2 1340 33 view .LVU2063
 5104 0060 27EE067B 		vmul.f64	d7, d7, d6
1339:open303/Source/DSPCode/fft4g.c ****         a[k] = wkr * a[k] + wki * a[j];
 5105              		.loc 2 1339 12 view .LVU2064
 5106 0064 A3EE065B 		vfma.f64	d5, d3, d6
 5107              	.LVL576:
1340:open303/Source/DSPCode/fft4g.c ****         a[j] = xr;
 5108              		.loc 2 1340 9 is_stmt 1 view .LVU2065
1340:open303/Source/DSPCode/fft4g.c ****         a[j] = xr;
 5109              		.loc 2 1340 14 is_stmt 0 view .LVU2066
 5110 0068 A3EE047B 		vfma.f64	d7, d3, d4
 5111 006c 80ED007B 		vstr.64	d7, [r0]
1341:open303/Source/DSPCode/fft4g.c ****     }
 5112              		.loc 2 1341 9 is_stmt 1 view .LVU2067
1341:open303/Source/DSPCode/fft4g.c ****     }
 5113              		.loc 2 1341 14 is_stmt 0 view .LVU2068
 5114 0070 A7EC025B 		vstmia.64	r7!, {d5}
1334:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 5115              		.loc 2 1334 5 is_stmt 1 discriminator 3 view .LVU2069
 5116              	.LVL577:
1334:open303/Source/DSPCode/fft4g.c ****         k = n - j;
 5117              		.loc 2 1334 5 is_stmt 0 discriminator 3 view .LVU2070
 5118 0074 D4E7     		b	.L139
 5119              		.cfi_endproc
 5120              	.LFE658:
 5122              		.section	.text._Z4ddstiiPdPiS_,"ax",%progbits
 5123              		.align	1
 5124              		.global	_Z4ddstiiPdPiS_
 5125              		.syntax unified
 5126              		.thumb
 5127              		.thumb_func
 5129              	_Z4ddstiiPdPiS_:
 5130              	.LVL578:
 5131              	.LFB644:
 410:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5132              		.loc 2 410 1 is_stmt 1 view -0
 5133              		.cfi_startproc
 5134              		@ args = 4, pretend = 0, frame = 0
 5135              		@ frame_needed = 0, uses_anonymous_args = 0
 411:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
 5136              		.loc 2 411 5 view .LVU2072
 412:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 5137              		.loc 2 412 5 view .LVU2073
 413:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 5138              		.loc 2 413 5 view .LVU2074
 414:open303/Source/DSPCode/fft4g.c ****     void cftbsub(int n, double *a, double *w);
 5139              		.loc 2 414 5 view .LVU2075
 415:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 5140              		.loc 2 415 5 view .LVU2076
 416:open303/Source/DSPCode/fft4g.c ****     void rftbsub(int n, double *a, int nc, double *c);
 5141              		.loc 2 416 5 view .LVU2077
 417:open303/Source/DSPCode/fft4g.c ****     void dstsub(int n, double *a, int nc, double *c);
 5142              		.loc 2 417 5 view .LVU2078
 418:open303/Source/DSPCode/fft4g.c ****     int j, nw, nc;
 5143              		.loc 2 418 5 view .LVU2079
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 147


 419:open303/Source/DSPCode/fft4g.c ****     double xr;
 5144              		.loc 2 419 5 view .LVU2080
 420:open303/Source/DSPCode/fft4g.c ****     
 5145              		.loc 2 420 5 view .LVU2081
 422:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 5146              		.loc 2 422 5 view .LVU2082
 410:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5147              		.loc 2 410 1 is_stmt 0 view .LVU2083
 5148 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 5149              		.cfi_def_cfa_offset 32
 5150              		.cfi_offset 4, -32
 5151              		.cfi_offset 5, -28
 5152              		.cfi_offset 6, -24
 5153              		.cfi_offset 7, -20
 5154              		.cfi_offset 8, -16
 5155              		.cfi_offset 9, -12
 5156              		.cfi_offset 10, -8
 5157              		.cfi_offset 14, -4
 422:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 2)) {
 5158              		.loc 2 422 8 view .LVU2084
 5159 0004 1E68     		ldr	r6, [r3]
 5160              	.LVL579:
 423:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 5161              		.loc 2 423 5 is_stmt 1 view .LVU2085
 410:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5162              		.loc 2 410 1 is_stmt 0 view .LVU2086
 5163 0006 0546     		mov	r5, r0
 5164 0008 8A46     		mov	r10, r1
 5165 000a 1446     		mov	r4, r2
 423:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 5166              		.loc 2 423 5 view .LVU2087
 5167 000c B0EB860F 		cmp	r0, r6, lsl #2
 410:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5168              		.loc 2 410 1 view .LVU2088
 5169 0010 9846     		mov	r8, r3
 5170 0012 089F     		ldr	r7, [sp, #32]
 423:open303/Source/DSPCode/fft4g.c ****         nw = n >> 2;
 5171              		.loc 2 423 5 view .LVU2089
 5172 0014 05DD     		ble	.L142
 424:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 5173              		.loc 2 424 9 is_stmt 1 view .LVU2090
 424:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 5174              		.loc 2 424 12 is_stmt 0 view .LVU2091
 5175 0016 8610     		asrs	r6, r0, #2
 5176              	.LVL580:
 425:open303/Source/DSPCode/fft4g.c ****     }
 5177              		.loc 2 425 9 is_stmt 1 view .LVU2092
 425:open303/Source/DSPCode/fft4g.c ****     }
 5178              		.loc 2 425 15 is_stmt 0 view .LVU2093
 5179 0018 3A46     		mov	r2, r7
 5180              	.LVL581:
 425:open303/Source/DSPCode/fft4g.c ****     }
 5181              		.loc 2 425 15 view .LVU2094
 5182 001a 1946     		mov	r1, r3
 5183              	.LVL582:
 425:open303/Source/DSPCode/fft4g.c ****     }
 5184              		.loc 2 425 15 view .LVU2095
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 148


 5185 001c 3046     		mov	r0, r6
 5186              	.LVL583:
 425:open303/Source/DSPCode/fft4g.c ****     }
 5187              		.loc 2 425 15 view .LVU2096
 5188 001e FFF7FEFF 		bl	_Z6makewtiPiPd
 5189              	.LVL584:
 5190              	.L142:
 427:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
 5191              		.loc 2 427 5 is_stmt 1 view .LVU2097
 427:open303/Source/DSPCode/fft4g.c ****     if (n > nc) {
 5192              		.loc 2 427 8 is_stmt 0 view .LVU2098
 5193 0022 D8F80490 		ldr	r9, [r8, #4]
 5194              	.LVL585:
 428:open303/Source/DSPCode/fft4g.c ****         nc = n;
 5195              		.loc 2 428 5 is_stmt 1 view .LVU2099
 430:open303/Source/DSPCode/fft4g.c ****     }
 5196              		.loc 2 430 15 is_stmt 0 view .LVU2100
 5197 0026 07EBC606 		add	r6, r7, r6, lsl #3
 5198              	.LVL586:
 428:open303/Source/DSPCode/fft4g.c ****         nc = n;
 5199              		.loc 2 428 5 view .LVU2101
 5200 002a 4D45     		cmp	r5, r9
 5201 002c 05DD     		ble	.L143
 429:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 5202              		.loc 2 429 9 is_stmt 1 view .LVU2102
 5203              	.LVL587:
 430:open303/Source/DSPCode/fft4g.c ****     }
 5204              		.loc 2 430 9 view .LVU2103
 429:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 5205              		.loc 2 429 12 is_stmt 0 view .LVU2104
 5206 002e A946     		mov	r9, r5
 430:open303/Source/DSPCode/fft4g.c ****     }
 5207              		.loc 2 430 15 view .LVU2105
 5208 0030 3246     		mov	r2, r6
 5209 0032 4146     		mov	r1, r8
 5210 0034 2846     		mov	r0, r5
 5211 0036 FFF7FEFF 		bl	_Z6makectiPiPd
 5212              	.LVL588:
 5213              	.L143:
 432:open303/Source/DSPCode/fft4g.c ****         xr = a[n - 1];
 5214              		.loc 2 432 5 is_stmt 1 view .LVU2106
 5215 003a BAF1000F 		cmp	r10, #0
 5216 003e 29DA     		bge	.L145
 433:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 5217              		.loc 2 433 9 view .LVU2107
 433:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 5218              		.loc 2 433 18 is_stmt 0 view .LVU2108
 5219 0040 05F10051 		add	r1, r5, #536870912
 5220 0044 0139     		subs	r1, r1, #1
 433:open303/Source/DSPCode/fft4g.c ****         for (j = n - 2; j >= 2; j -= 2) {
 5221              		.loc 2 433 12 view .LVU2109
 5222 0046 04EBC103 		add	r3, r4, r1, lsl #3
 5223 004a 04EBC101 		add	r1, r4, r1, lsl #3
 5224 004e 93ED005B 		vldr.64	d5, [r3]
 5225              	.LVL589:
 434:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 5226              		.loc 2 434 9 is_stmt 1 view .LVU2110
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 149


 5227 0052 0831     		adds	r1, r1, #8
 434:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 5228              		.loc 2 434 16 is_stmt 0 view .LVU2111
 5229 0054 AB1E     		subs	r3, r5, #2
 5230              	.LVL590:
 5231              	.L146:
 434:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 5232              		.loc 2 434 27 is_stmt 1 discriminator 1 view .LVU2112
 5233 0056 012B     		cmp	r3, #1
 5234 0058 4EDC     		bgt	.L147
 438:open303/Source/DSPCode/fft4g.c ****         a[0] -= xr;
 5235              		.loc 2 438 9 view .LVU2113
 440:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 5236              		.loc 2 440 9 is_stmt 0 view .LVU2114
 5237 005a 042D     		cmp	r5, #4
 438:open303/Source/DSPCode/fft4g.c ****         a[0] -= xr;
 5238              		.loc 2 438 19 view .LVU2115
 5239 005c 94ED007B 		vldr.64	d7, [r4]
 438:open303/Source/DSPCode/fft4g.c ****         a[0] -= xr;
 5240              		.loc 2 438 21 view .LVU2116
 5241 0060 37EE056B 		vadd.f64	d6, d7, d5
 439:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 5242              		.loc 2 439 14 view .LVU2117
 5243 0064 37EE457B 		vsub.f64	d7, d7, d5
 438:open303/Source/DSPCode/fft4g.c ****         a[0] -= xr;
 5244              		.loc 2 438 14 view .LVU2118
 5245 0068 84ED026B 		vstr.64	d6, [r4, #8]
 439:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 5246              		.loc 2 439 9 is_stmt 1 view .LVU2119
 439:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 5247              		.loc 2 439 14 is_stmt 0 view .LVU2120
 5248 006c 84ED007B 		vstr.64	d7, [r4]
 440:open303/Source/DSPCode/fft4g.c ****             rftbsub(n, a, nc, w + nw);
 5249              		.loc 2 440 9 is_stmt 1 view .LVU2121
 5250 0070 53DD     		ble	.L148
 441:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 5251              		.loc 2 441 13 view .LVU2122
 441:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 5252              		.loc 2 441 20 is_stmt 0 view .LVU2123
 5253 0072 3346     		mov	r3, r6
 5254              	.LVL591:
 441:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 5255              		.loc 2 441 20 view .LVU2124
 5256 0074 4A46     		mov	r2, r9
 5257 0076 2146     		mov	r1, r4
 5258 0078 2846     		mov	r0, r5
 5259 007a FFF7FEFF 		bl	_Z7rftbsubiPdiS_
 5260              	.LVL592:
 442:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 5261              		.loc 2 442 13 is_stmt 1 view .LVU2125
 442:open303/Source/DSPCode/fft4g.c ****             cftbsub(n, a, w);
 5262              		.loc 2 442 19 is_stmt 0 view .LVU2126
 5263 007e 2246     		mov	r2, r4
 5264 0080 08F10801 		add	r1, r8, #8
 5265 0084 2846     		mov	r0, r5
 5266 0086 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 5267              	.LVL593:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 150


 443:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 5268              		.loc 2 443 13 is_stmt 1 view .LVU2127
 443:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 5269              		.loc 2 443 20 is_stmt 0 view .LVU2128
 5270 008a 3A46     		mov	r2, r7
 5271 008c 2146     		mov	r1, r4
 5272 008e 2846     		mov	r0, r5
 5273 0090 FFF7FEFF 		bl	_Z7cftbsubiPdS_
 5274              	.LVL594:
 5275              	.L145:
 448:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 5276              		.loc 2 448 5 is_stmt 1 view .LVU2129
 448:open303/Source/DSPCode/fft4g.c ****     if (isgn >= 0) {
 5277              		.loc 2 448 11 is_stmt 0 view .LVU2130
 5278 0094 3346     		mov	r3, r6
 5279 0096 4A46     		mov	r2, r9
 5280 0098 2146     		mov	r1, r4
 5281 009a 2846     		mov	r0, r5
 5282 009c FFF7FEFF 		bl	_Z6dstsubiPdiS_
 5283              	.LVL595:
 449:open303/Source/DSPCode/fft4g.c ****         if (n > 4) {
 5284              		.loc 2 449 5 is_stmt 1 view .LVU2131
 5285 00a0 BAF1000F 		cmp	r10, #0
 5286 00a4 26DB     		blt	.L141
 450:open303/Source/DSPCode/fft4g.c ****             bitrv2(n, ip + 2, a);
 5287              		.loc 2 450 9 view .LVU2132
 5288 00a6 042D     		cmp	r5, #4
 5289 00a8 3EDD     		ble	.L151
 451:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 5290              		.loc 2 451 13 view .LVU2133
 451:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 5291              		.loc 2 451 19 is_stmt 0 view .LVU2134
 5292 00aa 2246     		mov	r2, r4
 5293 00ac 08F10801 		add	r1, r8, #8
 5294 00b0 2846     		mov	r0, r5
 5295 00b2 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 5296              	.LVL596:
 452:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 5297              		.loc 2 452 13 is_stmt 1 view .LVU2135
 452:open303/Source/DSPCode/fft4g.c ****             rftfsub(n, a, nc, w + nw);
 5298              		.loc 2 452 20 is_stmt 0 view .LVU2136
 5299 00b6 3A46     		mov	r2, r7
 5300 00b8 2146     		mov	r1, r4
 5301 00ba 2846     		mov	r0, r5
 5302 00bc FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5303              	.LVL597:
 453:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 5304              		.loc 2 453 13 is_stmt 1 view .LVU2137
 453:open303/Source/DSPCode/fft4g.c ****         } else if (n == 4) {
 5305              		.loc 2 453 20 is_stmt 0 view .LVU2138
 5306 00c0 3346     		mov	r3, r6
 5307 00c2 4A46     		mov	r2, r9
 5308 00c4 2146     		mov	r1, r4
 5309 00c6 2846     		mov	r0, r5
 5310 00c8 FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 5311              	.LVL598:
 5312              	.L152:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 151


 457:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 5313              		.loc 2 457 9 is_stmt 1 view .LVU2139
 5314 00cc 2346     		mov	r3, r4
 459:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 5315              		.loc 2 459 16 is_stmt 0 view .LVU2140
 5316 00ce 0222     		movs	r2, #2
 457:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 5317              		.loc 2 457 17 view .LVU2141
 5318 00d0 94ED007B 		vldr.64	d7, [r4]
 457:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 5319              		.loc 2 457 24 view .LVU2142
 5320 00d4 94ED025B 		vldr.64	d5, [r4, #8]
 457:open303/Source/DSPCode/fft4g.c ****         a[0] += a[1];
 5321              		.loc 2 457 12 view .LVU2143
 5322 00d8 37EE456B 		vsub.f64	d6, d7, d5
 5323              	.LVL599:
 458:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 5324              		.loc 2 458 9 is_stmt 1 view .LVU2144
 458:open303/Source/DSPCode/fft4g.c ****         for (j = 2; j < n; j += 2) {
 5325              		.loc 2 458 14 is_stmt 0 view .LVU2145
 5326 00dc 37EE057B 		vadd.f64	d7, d7, d5
 5327 00e0 84ED007B 		vstr.64	d7, [r4]
 459:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 5328              		.loc 2 459 9 is_stmt 1 view .LVU2146
 5329              	.LVL600:
 5330              	.L153:
 459:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 5331              		.loc 2 459 23 discriminator 1 view .LVU2147
 5332 00e4 AA42     		cmp	r2, r5
 5333 00e6 26DB     		blt	.L154
 463:open303/Source/DSPCode/fft4g.c ****     }
 5334              		.loc 2 463 9 view .LVU2148
 463:open303/Source/DSPCode/fft4g.c ****     }
 5335              		.loc 2 463 20 is_stmt 0 view .LVU2149
 5336 00e8 B1EE466B 		vneg.f64	d6, d6
 5337              	.LVL601:
 463:open303/Source/DSPCode/fft4g.c ****     }
 5338              		.loc 2 463 18 view .LVU2150
 5339 00ec 04EBC504 		add	r4, r4, r5, lsl #3
 5340              	.LVL602:
 463:open303/Source/DSPCode/fft4g.c ****     }
 5341              		.loc 2 463 18 view .LVU2151
 5342 00f0 04ED026B 		vstr.64	d6, [r4, #-8]
 5343              	.LVL603:
 5344              	.L141:
 465:open303/Source/DSPCode/fft4g.c **** 
 5345              		.loc 2 465 1 view .LVU2152
 5346 00f4 BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 5347              	.LVL604:
 5348              	.L147:
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5349              		.loc 2 435 13 is_stmt 1 view .LVU2153
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5350              		.loc 2 435 24 is_stmt 0 view .LVU2154
 5351 00f8 11ED047B 		vldr.64	d7, [r1, #-16]
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5352              		.loc 2 435 39 view .LVU2155
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 152


 5353 00fc 11ED064B 		vldr.64	d4, [r1, #-24]
 436:open303/Source/DSPCode/fft4g.c ****         }
 5354              		.loc 2 436 18 view .LVU2156
 5355 0100 1039     		subs	r1, r1, #16
 434:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 5356              		.loc 2 434 35 discriminator 3 view .LVU2157
 5357 0102 023B     		subs	r3, r3, #2
 5358              	.LVL605:
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5359              		.loc 2 435 24 view .LVU2158
 5360 0104 B1EE476B 		vneg.f64	d6, d7
 436:open303/Source/DSPCode/fft4g.c ****         }
 5361              		.loc 2 436 18 view .LVU2159
 5362 0108 37EE447B 		vsub.f64	d7, d7, d4
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5363              		.loc 2 435 30 view .LVU2160
 5364 010c 36EE446B 		vsub.f64	d6, d6, d4
 435:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j - 1];
 5365              		.loc 2 435 22 view .LVU2161
 5366 0110 81ED026B 		vstr.64	d6, [r1, #8]
 436:open303/Source/DSPCode/fft4g.c ****         }
 5367              		.loc 2 436 13 is_stmt 1 view .LVU2162
 436:open303/Source/DSPCode/fft4g.c ****         }
 5368              		.loc 2 436 18 is_stmt 0 view .LVU2163
 5369 0114 81ED007B 		vstr.64	d7, [r1]
 434:open303/Source/DSPCode/fft4g.c ****             a[j + 1] = -a[j] - a[j - 1];
 5370              		.loc 2 434 9 is_stmt 1 discriminator 3 view .LVU2164
 5371 0118 9DE7     		b	.L146
 5372              	.LVL606:
 5373              	.L148:
 444:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 5374              		.loc 2 444 16 view .LVU2165
 5375 011a BBD1     		bne	.L145
 445:open303/Source/DSPCode/fft4g.c ****         }
 5376              		.loc 2 445 13 view .LVU2166
 445:open303/Source/DSPCode/fft4g.c ****         }
 5377              		.loc 2 445 20 is_stmt 0 view .LVU2167
 5378 011c 3A46     		mov	r2, r7
 5379 011e 2146     		mov	r1, r4
 5380 0120 2846     		mov	r0, r5
 5381 0122 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5382              	.LVL607:
 445:open303/Source/DSPCode/fft4g.c ****         }
 5383              		.loc 2 445 20 view .LVU2168
 5384 0126 B5E7     		b	.L145
 5385              	.LVL608:
 5386              	.L151:
 454:open303/Source/DSPCode/fft4g.c ****             cftfsub(n, a, w);
 5387              		.loc 2 454 16 is_stmt 1 view .LVU2169
 5388 0128 D0D1     		bne	.L152
 455:open303/Source/DSPCode/fft4g.c ****         }
 5389              		.loc 2 455 13 view .LVU2170
 455:open303/Source/DSPCode/fft4g.c ****         }
 5390              		.loc 2 455 20 is_stmt 0 view .LVU2171
 5391 012a 3A46     		mov	r2, r7
 5392 012c 2146     		mov	r1, r4
 5393 012e 2846     		mov	r0, r5
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 153


 5394 0130 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5395              	.LVL609:
 5396 0134 CAE7     		b	.L152
 5397              	.LVL610:
 5398              	.L154:
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5399              		.loc 2 460 13 is_stmt 1 view .LVU2172
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5400              		.loc 2 460 24 is_stmt 0 view .LVU2173
 5401 0136 93ED047B 		vldr.64	d7, [r3, #16]
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5402              		.loc 2 460 39 view .LVU2174
 5403 013a 93ED064B 		vldr.64	d4, [r3, #24]
 461:open303/Source/DSPCode/fft4g.c ****         }
 5404              		.loc 2 461 18 view .LVU2175
 5405 013e 1033     		adds	r3, r3, #16
 459:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 5406              		.loc 2 459 30 discriminator 3 view .LVU2176
 5407 0140 0232     		adds	r2, r2, #2
 5408              	.LVL611:
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5409              		.loc 2 460 24 view .LVU2177
 5410 0142 B1EE475B 		vneg.f64	d5, d7
 461:open303/Source/DSPCode/fft4g.c ****         }
 5411              		.loc 2 461 18 view .LVU2178
 5412 0146 37EE447B 		vsub.f64	d7, d7, d4
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5413              		.loc 2 460 30 view .LVU2179
 5414 014a 35EE445B 		vsub.f64	d5, d5, d4
 460:open303/Source/DSPCode/fft4g.c ****             a[j] -= a[j + 1];
 5415              		.loc 2 460 22 view .LVU2180
 5416 014e 03ED025B 		vstr.64	d5, [r3, #-8]
 461:open303/Source/DSPCode/fft4g.c ****         }
 5417              		.loc 2 461 13 is_stmt 1 view .LVU2181
 461:open303/Source/DSPCode/fft4g.c ****         }
 5418              		.loc 2 461 18 is_stmt 0 view .LVU2182
 5419 0152 83ED007B 		vstr.64	d7, [r3]
 459:open303/Source/DSPCode/fft4g.c ****             a[j - 1] = -a[j] - a[j + 1];
 5420              		.loc 2 459 9 is_stmt 1 discriminator 3 view .LVU2183
 5421 0156 C5E7     		b	.L153
 5422              		.cfi_endproc
 5423              	.LFE644:
 5425              		.section	.text._Z4dfstiPdS_PiS_,"ax",%progbits
 5426              		.align	1
 5427              		.global	_Z4dfstiPdS_PiS_
 5428              		.syntax unified
 5429              		.thumb
 5430              		.thumb_func
 5432              	_Z4dfstiPdS_PiS_:
 5433              	.LVL612:
 5434              	.LFB646:
 565:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5435              		.loc 2 565 1 view -0
 5436              		.cfi_startproc
 5437              		@ args = 4, pretend = 0, frame = 16
 5438              		@ frame_needed = 0, uses_anonymous_args = 0
 566:open303/Source/DSPCode/fft4g.c ****     void makect(int nc, int *ip, double *c);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 154


 5439              		.loc 2 566 5 view .LVU2185
 567:open303/Source/DSPCode/fft4g.c ****     void bitrv2(int n, int *ip, double *a);
 5440              		.loc 2 567 5 view .LVU2186
 568:open303/Source/DSPCode/fft4g.c ****     void cftfsub(int n, double *a, double *w);
 5441              		.loc 2 568 5 view .LVU2187
 569:open303/Source/DSPCode/fft4g.c ****     void rftfsub(int n, double *a, int nc, double *c);
 5442              		.loc 2 569 5 view .LVU2188
 570:open303/Source/DSPCode/fft4g.c ****     void dstsub(int n, double *a, int nc, double *c);
 5443              		.loc 2 570 5 view .LVU2189
 571:open303/Source/DSPCode/fft4g.c ****     int j, k, l, m, mh, nw, nc;
 5444              		.loc 2 571 5 view .LVU2190
 572:open303/Source/DSPCode/fft4g.c ****     double xr, xi, yr, yi;
 5445              		.loc 2 572 5 view .LVU2191
 573:open303/Source/DSPCode/fft4g.c ****     
 5446              		.loc 2 573 5 view .LVU2192
 575:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 5447              		.loc 2 575 5 view .LVU2193
 565:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5448              		.loc 2 565 1 is_stmt 0 view .LVU2194
 5449 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 5450              		.cfi_def_cfa_offset 36
 5451              		.cfi_offset 4, -36
 5452              		.cfi_offset 5, -32
 5453              		.cfi_offset 6, -28
 5454              		.cfi_offset 7, -24
 5455              		.cfi_offset 8, -20
 5456              		.cfi_offset 9, -16
 5457              		.cfi_offset 10, -12
 5458              		.cfi_offset 11, -8
 5459              		.cfi_offset 14, -4
 575:open303/Source/DSPCode/fft4g.c ****     if (n > (nw << 3)) {
 5460              		.loc 2 575 8 view .LVU2195
 5461 0004 D3F800B0 		ldr	fp, [r3]
 5462              	.LVL613:
 576:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 5463              		.loc 2 576 5 is_stmt 1 view .LVU2196
 565:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5464              		.loc 2 565 1 is_stmt 0 view .LVU2197
 5465 0008 85B0     		sub	sp, sp, #20
 5466              		.cfi_def_cfa_offset 56
 565:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5467              		.loc 2 565 1 view .LVU2198
 5468 000a 8046     		mov	r8, r0
 5469 000c 0C46     		mov	r4, r1
 576:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 5470              		.loc 2 576 5 view .LVU2199
 5471 000e B0EBCB0F 		cmp	r0, fp, lsl #3
 565:open303/Source/DSPCode/fft4g.c ****     void makewt(int nw, int *ip, double *w);
 5472              		.loc 2 565 1 view .LVU2200
 5473 0012 1646     		mov	r6, r2
 5474 0014 0093     		str	r3, [sp]
 576:open303/Source/DSPCode/fft4g.c ****         nw = n >> 3;
 5475              		.loc 2 576 5 view .LVU2201
 5476 0016 06DD     		ble	.L156
 577:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
 5477              		.loc 2 577 9 is_stmt 1 view .LVU2202
 577:open303/Source/DSPCode/fft4g.c ****         makewt(nw, ip, w);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 155


 5478              		.loc 2 577 12 is_stmt 0 view .LVU2203
 5479 0018 4FEAE00B 		asr	fp, r0, #3
 5480              	.LVL614:
 578:open303/Source/DSPCode/fft4g.c ****     }
 5481              		.loc 2 578 9 is_stmt 1 view .LVU2204
 578:open303/Source/DSPCode/fft4g.c ****     }
 5482              		.loc 2 578 15 is_stmt 0 view .LVU2205
 5483 001c 0E9A     		ldr	r2, [sp, #56]
 5484              	.LVL615:
 578:open303/Source/DSPCode/fft4g.c ****     }
 5485              		.loc 2 578 15 view .LVU2206
 5486 001e 1946     		mov	r1, r3
 5487              	.LVL616:
 578:open303/Source/DSPCode/fft4g.c ****     }
 5488              		.loc 2 578 15 view .LVU2207
 5489 0020 5846     		mov	r0, fp
 5490              	.LVL617:
 578:open303/Source/DSPCode/fft4g.c ****     }
 5491              		.loc 2 578 15 view .LVU2208
 5492 0022 FFF7FEFF 		bl	_Z6makewtiPiPd
 5493              	.LVL618:
 5494              	.L156:
 580:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 5495              		.loc 2 580 5 is_stmt 1 view .LVU2209
 580:open303/Source/DSPCode/fft4g.c ****     if (n > (nc << 1)) {
 5496              		.loc 2 580 8 is_stmt 0 view .LVU2210
 5497 0026 009B     		ldr	r3, [sp]
 5498 0028 D3F80490 		ldr	r9, [r3, #4]
 5499              	.LVL619:
 581:open303/Source/DSPCode/fft4g.c ****         nc = n >> 1;
 5500              		.loc 2 581 5 is_stmt 1 view .LVU2211
 5501 002c B8EB490F 		cmp	r8, r9, lsl #1
 5502 0030 08DD     		ble	.L157
 582:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 5503              		.loc 2 582 9 view .LVU2212
 582:open303/Source/DSPCode/fft4g.c ****         makect(nc, ip, w + nw);
 5504              		.loc 2 582 12 is_stmt 0 view .LVU2213
 5505 0032 4FEA6809 		asr	r9, r8, #1
 5506              	.LVL620:
 583:open303/Source/DSPCode/fft4g.c ****     }
 5507              		.loc 2 583 9 is_stmt 1 view .LVU2214
 583:open303/Source/DSPCode/fft4g.c ****     }
 5508              		.loc 2 583 15 is_stmt 0 view .LVU2215
 5509 0036 0E9B     		ldr	r3, [sp, #56]
 5510 0038 0099     		ldr	r1, [sp]
 5511 003a 03EBCB02 		add	r2, r3, fp, lsl #3
 5512 003e 4846     		mov	r0, r9
 5513 0040 FFF7FEFF 		bl	_Z6makectiPiPd
 5514              	.LVL621:
 5515              	.L157:
 585:open303/Source/DSPCode/fft4g.c ****         m = n >> 1;
 5516              		.loc 2 585 5 is_stmt 1 view .LVU2216
 5517 0044 B8F1020F 		cmp	r8, #2
 5518 0048 72DD     		ble	.L158
 586:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 5519              		.loc 2 586 9 view .LVU2217
 5520 004a 04EBC802 		add	r2, r4, r8, lsl #3
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 156


 5521 004e 04F10803 		add	r3, r4, #8
 586:open303/Source/DSPCode/fft4g.c ****         mh = m >> 1;
 5522              		.loc 2 586 11 is_stmt 0 view .LVU2218
 5523 0052 4FEA6807 		asr	r7, r8, #1
 5524              	.LVL622:
 587:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 5525              		.loc 2 587 9 is_stmt 1 view .LVU2219
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5526              		.loc 2 588 16 is_stmt 0 view .LVU2220
 5527 0056 0121     		movs	r1, #1
 5528 0058 0192     		str	r2, [sp, #4]
 5529 005a 03EBC802 		add	r2, r3, r8, lsl #3
 5530 005e 04EBC70A 		add	r10, r4, r7, lsl #3
 5531 0062 A2EBC702 		sub	r2, r2, r7, lsl #3
 587:open303/Source/DSPCode/fft4g.c ****         for (j = 1; j < mh; j++) {
 5532              		.loc 2 587 12 view .LVU2221
 5533 0066 4FEAA805 		asr	r5, r8, #2
 5534              	.LVL623:
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5535              		.loc 2 588 9 is_stmt 1 view .LVU2222
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5536              		.loc 2 588 9 is_stmt 0 view .LVU2223
 5537 006a 5046     		mov	r0, r10
 5538 006c 0292     		str	r2, [sp, #8]
 5539 006e 06F10802 		add	r2, r6, #8
 5540 0072 06EBC70E 		add	lr, r6, r7, lsl #3
 5541 0076 9446     		mov	ip, r2
 5542 0078 0392     		str	r2, [sp, #12]
 5543              	.LVL624:
 5544              	.L159:
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5545              		.loc 2 588 23 is_stmt 1 discriminator 1 view .LVU2224
 5546 007a A942     		cmp	r1, r5
 5547 007c 5FDB     		blt	.L160
 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5548              		.loc 2 599 9 view .LVU2225
 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5549              		.loc 2 599 28 is_stmt 0 view .LVU2226
 5550 007e A8EB0503 		sub	r3, r8, r5
 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5551              		.loc 2 599 20 view .LVU2227
 5552 0082 04EBC502 		add	r2, r4, r5, lsl #3
 602:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 5553              		.loc 2 602 15 view .LVU2228
 5554 0086 2146     		mov	r1, r4
 5555              	.LVL625:
 602:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 5556              		.loc 2 602 15 view .LVU2229
 5557 0088 3846     		mov	r0, r7
 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5558              		.loc 2 599 32 view .LVU2230
 5559 008a 04EBC303 		add	r3, r4, r3, lsl #3
 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5560              		.loc 2 599 22 view .LVU2231
 5561 008e 92ED007B 		vldr.64	d7, [r2]
 5562 0092 93ED006B 		vldr.64	d6, [r3]
 5563 0096 37EE467B 		vsub.f64	d7, d7, d6
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 157


 599:open303/Source/DSPCode/fft4g.c ****         a[mh] += a[n - mh];
 5564              		.loc 2 599 14 view .LVU2232
 5565 009a 86ED007B 		vstr.64	d7, [r6]
 600:open303/Source/DSPCode/fft4g.c ****         a[0] = a[m];
 5566              		.loc 2 600 9 is_stmt 1 view .LVU2233
 600:open303/Source/DSPCode/fft4g.c ****         a[0] = a[m];
 5567              		.loc 2 600 15 is_stmt 0 view .LVU2234
 5568 009e 92ED007B 		vldr.64	d7, [r2]
 5569 00a2 93ED006B 		vldr.64	d6, [r3]
 601:open303/Source/DSPCode/fft4g.c ****         dstsub(m, a, nc, w + nw);
 5570              		.loc 2 601 19 view .LVU2235
 5571 00a6 04EBC703 		add	r3, r4, r7, lsl #3
 600:open303/Source/DSPCode/fft4g.c ****         a[0] = a[m];
 5572              		.loc 2 600 15 view .LVU2236
 5573 00aa 37EE067B 		vadd.f64	d7, d7, d6
 5574 00ae 82ED007B 		vstr.64	d7, [r2]
 601:open303/Source/DSPCode/fft4g.c ****         dstsub(m, a, nc, w + nw);
 5575              		.loc 2 601 9 is_stmt 1 view .LVU2237
 601:open303/Source/DSPCode/fft4g.c ****         dstsub(m, a, nc, w + nw);
 5576              		.loc 2 601 19 is_stmt 0 view .LVU2238
 5577 00b2 D3E90023 		ldrd	r2, [r3]
 601:open303/Source/DSPCode/fft4g.c ****         dstsub(m, a, nc, w + nw);
 5578              		.loc 2 601 14 view .LVU2239
 5579 00b6 C4E90023 		strd	r2, [r4]
 602:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 5580              		.loc 2 602 9 is_stmt 1 view .LVU2240
 602:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 5581              		.loc 2 602 15 is_stmt 0 view .LVU2241
 5582 00ba 0E9B     		ldr	r3, [sp, #56]
 5583 00bc 4A46     		mov	r2, r9
 5584 00be 03EBCB0B 		add	fp, r3, fp, lsl #3
 5585              	.LVL626:
 602:open303/Source/DSPCode/fft4g.c ****         if (m > 4) {
 5586              		.loc 2 602 15 view .LVU2242
 5587 00c2 5B46     		mov	r3, fp
 5588 00c4 FFF7FEFF 		bl	_Z6dstsubiPdiS_
 5589              	.LVL627:
 603:open303/Source/DSPCode/fft4g.c ****             bitrv2(m, ip + 2, a);
 5590              		.loc 2 603 9 is_stmt 1 view .LVU2243
 5591 00c8 042F     		cmp	r7, #4
 5592 00ca 5ADD     		ble	.L161
 604:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 5593              		.loc 2 604 13 view .LVU2244
 604:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 5594              		.loc 2 604 19 is_stmt 0 view .LVU2245
 5595 00cc 009B     		ldr	r3, [sp]
 5596 00ce 2246     		mov	r2, r4
 5597 00d0 3846     		mov	r0, r7
 5598 00d2 03F10801 		add	r1, r3, #8
 5599 00d6 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 5600              	.LVL628:
 605:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 5601              		.loc 2 605 13 is_stmt 1 view .LVU2246
 605:open303/Source/DSPCode/fft4g.c ****             rftfsub(m, a, nc, w + nw);
 5602              		.loc 2 605 20 is_stmt 0 view .LVU2247
 5603 00da 0E9A     		ldr	r2, [sp, #56]
 5604 00dc 2146     		mov	r1, r4
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 158


 5605 00de 3846     		mov	r0, r7
 5606 00e0 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5607              	.LVL629:
 606:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 5608              		.loc 2 606 13 is_stmt 1 view .LVU2248
 606:open303/Source/DSPCode/fft4g.c ****         } else if (m == 4) {
 5609              		.loc 2 606 20 is_stmt 0 view .LVU2249
 5610 00e4 5B46     		mov	r3, fp
 5611 00e6 4A46     		mov	r2, r9
 5612 00e8 2146     		mov	r1, r4
 5613 00ea 3846     		mov	r0, r7
 5614 00ec FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 5615              	.LVL630:
 5616              	.L162:
 610:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 5617              		.loc 2 610 9 is_stmt 1 view .LVU2250
 610:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 5618              		.loc 2 610 18 is_stmt 0 view .LVU2251
 5619 00f0 04EBC803 		add	r3, r4, r8, lsl #3
 610:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 5620              		.loc 2 610 25 view .LVU2252
 5621 00f4 94ED027B 		vldr.64	d7, [r4, #8]
 5622 00f8 94ED006B 		vldr.64	d6, [r4]
 5623 00fc 37EE467B 		vsub.f64	d7, d7, d6
 610:open303/Source/DSPCode/fft4g.c ****         a[1] = a[0] + a[1];
 5624              		.loc 2 610 18 view .LVU2253
 5625 0100 03ED027B 		vstr.64	d7, [r3, #-8]
 611:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 5626              		.loc 2 611 9 is_stmt 1 view .LVU2254
 611:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 5627              		.loc 2 611 21 is_stmt 0 view .LVU2255
 5628 0104 94ED027B 		vldr.64	d7, [r4, #8]
 5629 0108 94ED006B 		vldr.64	d6, [r4]
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5630              		.loc 2 612 16 view .LVU2256
 5631 010c BB1E     		subs	r3, r7, #2
 5632 010e 04EB0717 		add	r7, r4, r7, lsl #4
 5633              	.LVL631:
 611:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 5634              		.loc 2 611 21 view .LVU2257
 5635 0112 37EE067B 		vadd.f64	d7, d7, d6
 611:open303/Source/DSPCode/fft4g.c ****         for (j = m - 2; j >= 2; j -= 2) {
 5636              		.loc 2 611 14 view .LVU2258
 5637 0116 84ED027B 		vstr.64	d7, [r4, #8]
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5638              		.loc 2 612 9 is_stmt 1 view .LVU2259
 5639              	.LVL632:
 5640              	.L163:
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5641              		.loc 2 612 27 discriminator 1 view .LVU2260
 5642 011a 012B     		cmp	r3, #1
 5643 011c 38DC     		bgt	.L164
 616:open303/Source/DSPCode/fft4g.c ****         m = mh;
 5644              		.loc 2 616 11 is_stmt 0 view .LVU2261
 5645 011e 0227     		movs	r7, #2
 5646              	.LVL633:
 5647              	.L165:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 159


 618:open303/Source/DSPCode/fft4g.c ****             dstsub(m, t, nc, w + nw);
 5648              		.loc 2 618 18 is_stmt 1 view .LVU2262
 5649 0120 012D     		cmp	r5, #1
 5650 0122 4CDC     		bgt	.L172
 645:open303/Source/DSPCode/fft4g.c ****     }
 5651              		.loc 2 645 9 view .LVU2263
 645:open303/Source/DSPCode/fft4g.c ****     }
 5652              		.loc 2 645 14 is_stmt 0 view .LVU2264
 5653 0124 04EBC707 		add	r7, r4, r7, lsl #3
 5654              	.LVL634:
 645:open303/Source/DSPCode/fft4g.c ****     }
 5655              		.loc 2 645 19 view .LVU2265
 5656 0128 D6E90023 		ldrd	r2, [r6]
 645:open303/Source/DSPCode/fft4g.c ****     }
 5657              		.loc 2 645 14 view .LVU2266
 5658 012c C7E90023 		strd	r2, [r7]
 5659              	.LVL635:
 5660              	.L158:
 647:open303/Source/DSPCode/fft4g.c **** }
 5661              		.loc 2 647 5 is_stmt 1 view .LVU2267
 647:open303/Source/DSPCode/fft4g.c **** }
 5662              		.loc 2 647 10 is_stmt 0 view .LVU2268
 5663 0130 0022     		movs	r2, #0
 5664 0132 0023     		movs	r3, #0
 5665 0134 C4E90023 		strd	r2, [r4]
 648:open303/Source/DSPCode/fft4g.c **** 
 5666              		.loc 2 648 1 view .LVU2269
 5667 0138 05B0     		add	sp, sp, #20
 5668              		.cfi_remember_state
 5669              		.cfi_def_cfa_offset 36
 5670              	.LVL636:
 648:open303/Source/DSPCode/fft4g.c **** 
 5671              		.loc 2 648 1 view .LVU2270
 5672              		@ sp needed
 5673 013a BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5674              	.LVL637:
 5675              	.L160:
 5676              		.cfi_restore_state
 589:open303/Source/DSPCode/fft4g.c ****             xr = a[j] + a[n - j];
 5677              		.loc 2 589 13 is_stmt 1 view .LVU2271
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5678              		.loc 2 590 13 view .LVU2272
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5679              		.loc 2 590 32 is_stmt 0 view .LVU2273
 5680 013e 019A     		ldr	r2, [sp, #4]
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5681              		.loc 2 588 9 discriminator 3 view .LVU2274
 5682 0140 0131     		adds	r1, r1, #1
 5683              	.LVL638:
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5684              		.loc 2 590 32 view .LVU2275
 5685 0142 32ED022B 		vldmdb.64	r2!, {d2}
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5686              		.loc 2 590 21 view .LVU2276
 5687 0146 93ED005B 		vldr.64	d5, [r3]
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5688              		.loc 2 592 21 view .LVU2277
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 160


 5689 014a 30ED026B 		vldmdb.64	r0!, {d6}
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5690              		.loc 2 590 32 view .LVU2278
 5691 014e 0192     		str	r2, [sp, #4]
 5692              	.LVL639:
 591:open303/Source/DSPCode/fft4g.c ****             yr = a[k] + a[n - k];
 5693              		.loc 2 591 13 is_stmt 1 view .LVU2279
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5694              		.loc 2 592 32 is_stmt 0 view .LVU2280
 5695 0150 029A     		ldr	r2, [sp, #8]
 591:open303/Source/DSPCode/fft4g.c ****             yr = a[k] + a[n - k];
 5696              		.loc 2 591 16 view .LVU2281
 5697 0152 35EE427B 		vsub.f64	d7, d5, d2
 5698              	.LVL640:
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5699              		.loc 2 592 13 is_stmt 1 view .LVU2282
 590:open303/Source/DSPCode/fft4g.c ****             xi = a[j] - a[n - j];
 5700              		.loc 2 590 16 is_stmt 0 view .LVU2283
 5701 0156 35EE025B 		vadd.f64	d5, d5, d2
 5702              	.LVL641:
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5703              		.loc 2 592 32 view .LVU2284
 5704 015a B2EC023B 		vldmia.64	r2!, {d3}
 594:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 5705              		.loc 2 594 18 view .LVU2285
 5706 015e A3EC025B 		vstmia.64	r3!, {d5}
 593:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 5707              		.loc 2 593 16 view .LVU2286
 5708 0162 36EE434B 		vsub.f64	d4, d6, d3
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5709              		.loc 2 592 32 view .LVU2287
 5710 0166 0292     		str	r2, [sp, #8]
 5711              	.LVL642:
 593:open303/Source/DSPCode/fft4g.c ****             a[j] = xr;
 5712              		.loc 2 593 13 is_stmt 1 view .LVU2288
 594:open303/Source/DSPCode/fft4g.c ****             a[k] = yr;
 5713              		.loc 2 594 13 view .LVU2289
 595:open303/Source/DSPCode/fft4g.c ****             t[j] = xi + yi;
 5714              		.loc 2 595 13 view .LVU2290
 592:open303/Source/DSPCode/fft4g.c ****             yi = a[k] - a[n - k];
 5715              		.loc 2 592 16 is_stmt 0 view .LVU2291
 5716 0168 36EE036B 		vadd.f64	d6, d6, d3
 5717              	.LVL643:
 595:open303/Source/DSPCode/fft4g.c ****             t[j] = xi + yi;
 5718              		.loc 2 595 18 view .LVU2292
 5719 016c 80ED006B 		vstr.64	d6, [r0]
 596:open303/Source/DSPCode/fft4g.c ****             t[k] = xi - yi;
 5720              		.loc 2 596 13 is_stmt 1 view .LVU2293
 596:open303/Source/DSPCode/fft4g.c ****             t[k] = xi - yi;
 5721              		.loc 2 596 23 is_stmt 0 view .LVU2294
 5722 0170 37EE046B 		vadd.f64	d6, d7, d4
 5723              	.LVL644:
 597:open303/Source/DSPCode/fft4g.c ****         }
 5724              		.loc 2 597 23 view .LVU2295
 5725 0174 37EE447B 		vsub.f64	d7, d7, d4
 5726              	.LVL645:
 596:open303/Source/DSPCode/fft4g.c ****             t[k] = xi - yi;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 161


 5727              		.loc 2 596 18 view .LVU2296
 5728 0178 ACEC026B 		vstmia.64	ip!, {d6}
 5729              	.LVL646:
 597:open303/Source/DSPCode/fft4g.c ****         }
 5730              		.loc 2 597 13 is_stmt 1 view .LVU2297
 597:open303/Source/DSPCode/fft4g.c ****         }
 5731              		.loc 2 597 18 is_stmt 0 view .LVU2298
 5732 017c 2EED027B 		vstmdb.64	lr!, {d7}
 588:open303/Source/DSPCode/fft4g.c ****             k = m - j;
 5733              		.loc 2 588 9 is_stmt 1 discriminator 3 view .LVU2299
 5734 0180 7BE7     		b	.L159
 5735              	.LVL647:
 5736              	.L161:
 607:open303/Source/DSPCode/fft4g.c ****             cftfsub(m, a, w);
 5737              		.loc 2 607 16 view .LVU2300
 5738 0182 B5D1     		bne	.L162
 608:open303/Source/DSPCode/fft4g.c ****         }
 5739              		.loc 2 608 13 view .LVU2301
 608:open303/Source/DSPCode/fft4g.c ****         }
 5740              		.loc 2 608 20 is_stmt 0 view .LVU2302
 5741 0184 0E9A     		ldr	r2, [sp, #56]
 5742 0186 2146     		mov	r1, r4
 5743 0188 3846     		mov	r0, r7
 5744 018a FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5745              	.LVL648:
 5746 018e AFE7     		b	.L162
 5747              	.LVL649:
 5748              	.L164:
 613:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = -a[j] - a[j + 1];
 5749              		.loc 2 613 33 view .LVU2303
 5750 0190 1AED026B 		vldr.64	d6, [r10, #-8]
 5751 0194 1AED047B 		vldr.64	d7, [r10, #-16]
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5752              		.loc 2 612 27 discriminator 1 view .LVU2304
 5753 0198 203F     		subs	r7, r7, #32
 613:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = -a[j] - a[j + 1];
 5754              		.loc 2 613 13 is_stmt 1 view .LVU2305
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5755              		.loc 2 612 35 is_stmt 0 discriminator 3 view .LVU2306
 5756 019a 023B     		subs	r3, r3, #2
 5757              	.LVL650:
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5758              		.loc 2 612 35 discriminator 3 view .LVU2307
 5759 019c AAF1100A 		sub	r10, r10, #16
 613:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = -a[j] - a[j + 1];
 5760              		.loc 2 613 33 view .LVU2308
 5761 01a0 37EE467B 		vsub.f64	d7, d7, d6
 613:open303/Source/DSPCode/fft4g.c ****             a[2 * j - 1] = -a[j] - a[j + 1];
 5762              		.loc 2 613 26 view .LVU2309
 5763 01a4 87ED027B 		vstr.64	d7, [r7, #8]
 614:open303/Source/DSPCode/fft4g.c ****         }
 5764              		.loc 2 614 13 is_stmt 1 view .LVU2310
 614:open303/Source/DSPCode/fft4g.c ****         }
 5765              		.loc 2 614 28 is_stmt 0 view .LVU2311
 5766 01a8 9AED007B 		vldr.64	d7, [r10]
 614:open303/Source/DSPCode/fft4g.c ****         }
 5767              		.loc 2 614 34 view .LVU2312
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 162


 5768 01ac 9AED026B 		vldr.64	d6, [r10, #8]
 614:open303/Source/DSPCode/fft4g.c ****         }
 5769              		.loc 2 614 28 view .LVU2313
 5770 01b0 B1EE477B 		vneg.f64	d7, d7
 614:open303/Source/DSPCode/fft4g.c ****         }
 5771              		.loc 2 614 34 view .LVU2314
 5772 01b4 37EE467B 		vsub.f64	d7, d7, d6
 614:open303/Source/DSPCode/fft4g.c ****         }
 5773              		.loc 2 614 26 view .LVU2315
 5774 01b8 07ED027B 		vstr.64	d7, [r7, #-8]
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5775              		.loc 2 612 9 is_stmt 1 discriminator 3 view .LVU2316
 5776              	.LVL651:
 612:open303/Source/DSPCode/fft4g.c ****             a[2 * j + 1] = a[j] - a[j + 1];
 5777              		.loc 2 612 9 is_stmt 0 discriminator 3 view .LVU2317
 5778 01bc ADE7     		b	.L163
 5779              	.LVL652:
 5780              	.L172:
 619:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 5781              		.loc 2 619 13 is_stmt 1 view .LVU2318
 619:open303/Source/DSPCode/fft4g.c ****             if (m > 4) {
 5782              		.loc 2 619 19 is_stmt 0 view .LVU2319
 5783 01be 5B46     		mov	r3, fp
 5784 01c0 4A46     		mov	r2, r9
 5785 01c2 3146     		mov	r1, r6
 5786 01c4 2846     		mov	r0, r5
 5787 01c6 FFF7FEFF 		bl	_Z6dstsubiPdiS_
 5788              	.LVL653:
 620:open303/Source/DSPCode/fft4g.c ****                 bitrv2(m, ip + 2, t);
 5789              		.loc 2 620 13 is_stmt 1 view .LVU2320
 5790 01ca 042D     		cmp	r5, #4
 5791 01cc 48DD     		ble	.L166
 621:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 5792              		.loc 2 621 17 view .LVU2321
 621:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 5793              		.loc 2 621 23 is_stmt 0 view .LVU2322
 5794 01ce 009B     		ldr	r3, [sp]
 5795 01d0 3246     		mov	r2, r6
 5796 01d2 2846     		mov	r0, r5
 5797 01d4 03F10801 		add	r1, r3, #8
 5798 01d8 FFF7FEFF 		bl	_Z6bitrv2iPiPd
 5799              	.LVL654:
 622:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 5800              		.loc 2 622 17 is_stmt 1 view .LVU2323
 622:open303/Source/DSPCode/fft4g.c ****                 rftfsub(m, t, nc, w + nw);
 5801              		.loc 2 622 24 is_stmt 0 view .LVU2324
 5802 01dc 0E9A     		ldr	r2, [sp, #56]
 5803 01de 3146     		mov	r1, r6
 5804 01e0 2846     		mov	r0, r5
 5805 01e2 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5806              	.LVL655:
 623:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 5807              		.loc 2 623 17 is_stmt 1 view .LVU2325
 623:open303/Source/DSPCode/fft4g.c ****             } else if (m == 4) {
 5808              		.loc 2 623 24 is_stmt 0 view .LVU2326
 5809 01e6 5B46     		mov	r3, fp
 5810 01e8 4A46     		mov	r2, r9
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 163


 5811 01ea 3146     		mov	r1, r6
 5812 01ec 2846     		mov	r0, r5
 5813 01ee FFF7FEFF 		bl	_Z7rftfsubiPdiS_
 5814              	.LVL656:
 5815              	.L167:
 627:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 5816              		.loc 2 627 13 is_stmt 1 view .LVU2327
 627:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 5817              		.loc 2 627 17 is_stmt 0 view .LVU2328
 5818 01f2 A8EB0703 		sub	r3, r8, r7
 5819 01f6 06F11002 		add	r2, r6, #16
 5820 01fa 7801     		lsls	r0, r7, #5
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5821              		.loc 2 630 20 view .LVU2329
 5822 01fc 0221     		movs	r1, #2
 627:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 5823              		.loc 2 627 22 view .LVU2330
 5824 01fe 04EBC303 		add	r3, r4, r3, lsl #3
 5825 0202 4FEA071C 		lsl	ip, r7, #4
 627:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 5826              		.loc 2 627 29 view .LVU2331
 5827 0206 96ED006B 		vldr.64	d6, [r6]
 5828 020a 96ED027B 		vldr.64	d7, [r6, #8]
 5829 020e 37EE467B 		vsub.f64	d7, d7, d6
 627:open303/Source/DSPCode/fft4g.c ****             a[l] = t[0] + t[1];
 5830              		.loc 2 627 22 view .LVU2332
 5831 0212 83ED007B 		vstr.64	d7, [r3]
 628:open303/Source/DSPCode/fft4g.c ****             k = 0;
 5832              		.loc 2 628 13 is_stmt 1 view .LVU2333
 628:open303/Source/DSPCode/fft4g.c ****             k = 0;
 5833              		.loc 2 628 25 is_stmt 0 view .LVU2334
 5834 0216 96ED007B 		vldr.64	d7, [r6]
 5835 021a 96ED026B 		vldr.64	d6, [r6, #8]
 628:open303/Source/DSPCode/fft4g.c ****             k = 0;
 5836              		.loc 2 628 18 view .LVU2335
 5837 021e 04EBC703 		add	r3, r4, r7, lsl #3
 628:open303/Source/DSPCode/fft4g.c ****             k = 0;
 5838              		.loc 2 628 25 view .LVU2336
 5839 0222 37EE067B 		vadd.f64	d7, d7, d6
 628:open303/Source/DSPCode/fft4g.c ****             k = 0;
 5840              		.loc 2 628 18 view .LVU2337
 5841 0226 83ED007B 		vstr.64	d7, [r3]
 629:open303/Source/DSPCode/fft4g.c ****             for (j = 2; j < m; j += 2) {
 5842              		.loc 2 629 13 is_stmt 1 view .LVU2338
 5843              	.LVL657:
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5844              		.loc 2 630 13 view .LVU2339
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5845              		.loc 2 630 13 is_stmt 0 view .LVU2340
 5846 022a 1823     		movs	r3, #24
 5847 022c 03FB0743 		mla	r3, r3, r7, r4
 5848              	.LVL658:
 5849              	.L168:
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5850              		.loc 2 630 27 is_stmt 1 discriminator 1 view .LVU2341
 5851 0230 A942     		cmp	r1, r5
 5852 0232 1CDB     		blt	.L169
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 164


 635:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 5853              		.loc 2 635 13 view .LVU2342
 636:open303/Source/DSPCode/fft4g.c ****             for (j = 1; j < mh; j++) {
 5854              		.loc 2 636 16 is_stmt 0 view .LVU2343
 5855 0234 6B10     		asrs	r3, r5, #1
 5856 0236 039A     		ldr	r2, [sp, #12]
 635:open303/Source/DSPCode/fft4g.c ****             mh = m >> 1;
 5857              		.loc 2 635 15 view .LVU2344
 5858 0238 7F00     		lsls	r7, r7, #1
 5859              	.LVL659:
 636:open303/Source/DSPCode/fft4g.c ****             for (j = 1; j < mh; j++) {
 5860              		.loc 2 636 13 is_stmt 1 view .LVU2345
 637:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 5861              		.loc 2 637 13 view .LVU2346
 637:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 5862              		.loc 2 637 13 is_stmt 0 view .LVU2347
 5863 023a 06EB0510 		add	r0, r6, r5, lsl #4
 5864 023e 02EBC501 		add	r1, r2, r5, lsl #3
 5865 0242 06EBC50C 		add	ip, r6, r5, lsl #3
 5866 0246 06EBC30E 		add	lr, r6, r3, lsl #3
 5867              	.LVL660:
 5868              	.L170:
 637:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 5869              		.loc 2 637 27 is_stmt 1 discriminator 1 view .LVU2348
 5870 024a 9645     		cmp	lr, r2
 5871 024c 28D1     		bne	.L171
 642:open303/Source/DSPCode/fft4g.c ****             m = mh;
 5872              		.loc 2 642 13 view .LVU2349
 642:open303/Source/DSPCode/fft4g.c ****             m = mh;
 5873              		.loc 2 642 28 is_stmt 0 view .LVU2350
 5874 024e 1D44     		add	r5, r5, r3
 5875              	.LVL661:
 642:open303/Source/DSPCode/fft4g.c ****             m = mh;
 5876              		.loc 2 642 28 view .LVU2351
 5877 0250 06EBC505 		add	r5, r6, r5, lsl #3
 5878 0254 D5E90001 		ldrd	r0, [r5]
 643:open303/Source/DSPCode/fft4g.c ****         }
 5879              		.loc 2 643 15 view .LVU2352
 5880 0258 1D46     		mov	r5, r3
 642:open303/Source/DSPCode/fft4g.c ****             m = mh;
 5881              		.loc 2 642 18 view .LVU2353
 5882 025a C6E90001 		strd	r0, [r6]
 643:open303/Source/DSPCode/fft4g.c ****         }
 5883              		.loc 2 643 13 is_stmt 1 view .LVU2354
 5884              	.LVL662:
 643:open303/Source/DSPCode/fft4g.c ****         }
 5885              		.loc 2 643 13 is_stmt 0 view .LVU2355
 5886 025e 5FE7     		b	.L165
 5887              	.LVL663:
 5888              	.L166:
 624:open303/Source/DSPCode/fft4g.c ****                 cftfsub(m, t, w);
 5889              		.loc 2 624 20 is_stmt 1 view .LVU2356
 5890 0260 C7D1     		bne	.L167
 625:open303/Source/DSPCode/fft4g.c ****             }
 5891              		.loc 2 625 17 view .LVU2357
 625:open303/Source/DSPCode/fft4g.c ****             }
 5892              		.loc 2 625 24 is_stmt 0 view .LVU2358
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 165


 5893 0262 0E9A     		ldr	r2, [sp, #56]
 5894 0264 3146     		mov	r1, r6
 5895 0266 2846     		mov	r0, r5
 5896 0268 FFF7FEFF 		bl	_Z7cftfsubiPdS_
 5897              	.LVL664:
 5898 026c C1E7     		b	.L167
 5899              	.LVL665:
 5900              	.L169:
 631:open303/Source/DSPCode/fft4g.c ****                 a[k - l] = -t[j] - t[j + 1];
 5901              		.loc 2 631 17 is_stmt 1 view .LVU2359
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5902              		.loc 2 632 17 view .LVU2360
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5903              		.loc 2 632 28 is_stmt 0 view .LVU2361
 5904 026e 9646     		mov	lr, r2
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5905              		.loc 2 630 34 discriminator 3 view .LVU2362
 5906 0270 0231     		adds	r1, r1, #2
 5907              	.LVL666:
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5908              		.loc 2 632 28 view .LVU2363
 5909 0272 1032     		adds	r2, r2, #16
 5910 0274 9EED007B 		vldr.64	d7, [lr]
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5911              		.loc 2 632 34 view .LVU2364
 5912 0278 12ED026B 		vldr.64	d6, [r2, #-8]
 633:open303/Source/DSPCode/fft4g.c ****             }
 5913              		.loc 2 633 26 view .LVU2365
 5914 027c 03EB0C0E 		add	lr, r3, ip
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5915              		.loc 2 632 28 view .LVU2366
 5916 0280 B1EE477B 		vneg.f64	d7, d7
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5917              		.loc 2 632 34 view .LVU2367
 5918 0284 37EE467B 		vsub.f64	d7, d7, d6
 632:open303/Source/DSPCode/fft4g.c ****                 a[k + l] = t[j] - t[j + 1];
 5919              		.loc 2 632 26 view .LVU2368
 5920 0288 83ED007B 		vstr.64	d7, [r3]
 633:open303/Source/DSPCode/fft4g.c ****             }
 5921              		.loc 2 633 17 is_stmt 1 view .LVU2369
 633:open303/Source/DSPCode/fft4g.c ****             }
 5922              		.loc 2 633 33 is_stmt 0 view .LVU2370
 5923 028c 12ED047B 		vldr.64	d7, [r2, #-16]
 5924 0290 12ED026B 		vldr.64	d6, [r2, #-8]
 5925 0294 0344     		add	r3, r3, r0
 5926 0296 37EE467B 		vsub.f64	d7, d7, d6
 633:open303/Source/DSPCode/fft4g.c ****             }
 5927              		.loc 2 633 26 view .LVU2371
 5928 029a 8EED007B 		vstr.64	d7, [lr]
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5929              		.loc 2 630 13 is_stmt 1 discriminator 3 view .LVU2372
 5930              	.LVL667:
 630:open303/Source/DSPCode/fft4g.c ****                 k += l << 2;
 5931              		.loc 2 630 13 is_stmt 0 discriminator 3 view .LVU2373
 5932 029e C7E7     		b	.L168
 5933              	.LVL668:
 5934              	.L171:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 166


 638:open303/Source/DSPCode/fft4g.c ****                 t[j] = t[m + k] + t[m + j];
 5935              		.loc 2 638 17 is_stmt 1 view .LVU2374
 639:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] - t[m + j];
 5936              		.loc 2 639 17 view .LVU2375
 639:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] - t[m + j];
 5937              		.loc 2 639 42 is_stmt 0 view .LVU2376
 5938 02a0 91ED006B 		vldr.64	d6, [r1]
 639:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] - t[m + j];
 5939              		.loc 2 639 33 view .LVU2377
 5940 02a4 30ED027B 		vldmdb.64	r0!, {d7}
 5941 02a8 37EE067B 		vadd.f64	d7, d7, d6
 639:open303/Source/DSPCode/fft4g.c ****                 t[k] = t[m + k] - t[m + j];
 5942              		.loc 2 639 22 view .LVU2378
 5943 02ac A2EC027B 		vstmia.64	r2!, {d7}
 640:open303/Source/DSPCode/fft4g.c ****             }
 5944              		.loc 2 640 17 is_stmt 1 view .LVU2379
 640:open303/Source/DSPCode/fft4g.c ****             }
 5945              		.loc 2 640 33 is_stmt 0 view .LVU2380
 5946 02b0 90ED007B 		vldr.64	d7, [r0]
 5947 02b4 B1EC026B 		vldmia.64	r1!, {d6}
 5948 02b8 37EE467B 		vsub.f64	d7, d7, d6
 640:open303/Source/DSPCode/fft4g.c ****             }
 5949              		.loc 2 640 22 view .LVU2381
 5950 02bc 2CED027B 		vstmdb.64	ip!, {d7}
 637:open303/Source/DSPCode/fft4g.c ****                 k = m - j;
 5951              		.loc 2 637 13 is_stmt 1 discriminator 3 view .LVU2382
 5952 02c0 C3E7     		b	.L170
 5953              		.cfi_endproc
 5954              	.LFE646:
 5956              		.section	.text._ZN5rosic24FourierTransformerRadix2D2Ev,"ax",%progbits
 5957              		.align	1
 5958              		.global	_ZN5rosic24FourierTransformerRadix2D2Ev
 5959              		.syntax unified
 5960              		.thumb
 5961              		.thumb_func
 5963              	_ZN5rosic24FourierTransformerRadix2D2Ev:
 5964              	.LVL669:
 5965              	.LFB663:
   1:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** #include "rosic_FourierTransformerRadix2.h"
   2:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** #include "fft4g.c"
   3:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** using namespace rosic;
   4:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
   5:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** //-------------------------------------------------------------------------------------------------
   6:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** // construction/destruction:
   7:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
   8:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** FourierTransformerRadix2::FourierTransformerRadix2()
   9:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
  10:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   N                   = 0;
  11:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   logN                = 0;
  12:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   direction           = FORWARD;
  13:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationMode   = NORMALIZE_ON_INVERSE_TRAFO;
  14:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationFactor = 1.0;
  15:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   w                   = NULL;
  16:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   ip                  = NULL;
  17:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer           = NULL;
  18:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  19:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setBlockSize(256);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 167


  20:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
  21:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  22:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** FourierTransformerRadix2::~FourierTransformerRadix2()
 5966              		.loc 1 22 1 view -0
 5967              		.cfi_startproc
 5968              		@ args = 0, pretend = 0, frame = 0
 5969              		@ frame_needed = 0, uses_anonymous_args = 0
 5970              	.LBB26:
  23:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
  24:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // free dynamically allocated memory:
  25:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( w != NULL )
 5971              		.loc 1 25 3 view .LVU2384
 5972              	.LBE26:
  22:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 5973              		.loc 1 22 1 is_stmt 0 view .LVU2385
 5974 0000 38B5     		push	{r3, r4, r5, lr}
 5975              		.cfi_def_cfa_offset 16
 5976              		.cfi_offset 3, -16
 5977              		.cfi_offset 4, -12
 5978              		.cfi_offset 5, -8
 5979              		.cfi_offset 14, -4
  22:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 5980              		.loc 1 22 1 view .LVU2386
 5981 0002 0546     		mov	r5, r0
 5982              	.LBB27:
 5983              		.loc 1 25 7 view .LVU2387
 5984 0004 8069     		ldr	r0, [r0, #24]
 5985              	.LVL670:
 5986              		.loc 1 25 3 view .LVU2388
 5987 0006 08B1     		cbz	r0, .L174
  26:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     delete[] w;
 5988              		.loc 1 26 5 is_stmt 1 view .LVU2389
 5989              		.loc 1 26 14 is_stmt 0 discriminator 1 view .LVU2390
 5990 0008 FFF7FEFF 		bl	_ZdaPv
 5991              	.LVL671:
 5992              	.L174:
  27:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( ip != NULL )
 5993              		.loc 1 27 3 is_stmt 1 view .LVU2391
 5994              		.loc 1 27 7 is_stmt 0 view .LVU2392
 5995 000c E869     		ldr	r0, [r5, #28]
 5996              		.loc 1 27 3 view .LVU2393
 5997 000e 08B1     		cbz	r0, .L175
  28:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     delete[] ip;
 5998              		.loc 1 28 5 is_stmt 1 view .LVU2394
 5999              		.loc 1 28 14 is_stmt 0 discriminator 1 view .LVU2395
 6000 0010 FFF7FEFF 		bl	_ZdaPv
 6001              	.LVL672:
 6002              	.L175:
  29:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( tmpBuffer != NULL )
 6003              		.loc 1 29 3 is_stmt 1 view .LVU2396
 6004              		.loc 1 29 7 is_stmt 0 view .LVU2397
 6005 0014 2C6A     		ldr	r4, [r5, #32]
 6006              		.loc 1 29 3 view .LVU2398
 6007 0016 9CB1     		cbz	r4, .L176
  30:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     delete[] tmpBuffer;
 6008              		.loc 1 30 5 is_stmt 1 view .LVU2399
 6009              		.loc 1 30 5 is_stmt 0 discriminator 1 view .LVU2400
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 168


 6010 0018 54F8043C 		ldr	r3, [r4, #-4]
 6011 001c 04EB0314 		add	r4, r4, r3, lsl #4
 6012              	.L178:
 6013 0020 2B6A     		ldr	r3, [r5, #32]
 6014 0022 A342     		cmp	r3, r4
 6015 0024 04D0     		beq	.L177
 6016              		.loc 1 30 5 discriminator 4 view .LVU2401
 6017 0026 103C     		subs	r4, r4, #16
 6018              		.loc 1 30 14 discriminator 4 view .LVU2402
 6019 0028 2046     		mov	r0, r4
 6020 002a FFF7FEFF 		bl	_ZN5rosic7ComplexD1Ev
 6021              	.LVL673:
 6022 002e F7E7     		b	.L178
 6023              	.L177:
 6024              		.loc 1 30 14 view .LVU2403
 6025 0030 54F8041C 		ldr	r1, [r4, #-4]
 6026 0034 A4F10800 		sub	r0, r4, #8
 6027 0038 0901     		lsls	r1, r1, #4
 6028 003a 0831     		adds	r1, r1, #8
 6029 003c FFF7FEFF 		bl	_ZdaPvj
 6030              	.LVL674:
 6031              	.L176:
 6032              		.loc 1 30 14 view .LVU2404
 6033              	.LBE27:
  31:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6034              		.loc 1 31 1 view .LVU2405
 6035 0040 2846     		mov	r0, r5
 6036 0042 38BD     		pop	{r3, r4, r5, pc}
 6037              		.loc 1 31 1 view .LVU2406
 6038              		.cfi_endproc
 6039              	.LFE663:
 6041              		.global	_ZN5rosic24FourierTransformerRadix2D1Ev
 6042              		.thumb_set _ZN5rosic24FourierTransformerRadix2D1Ev,_ZN5rosic24FourierTransformerRadix2D2Ev
 6043              		.section	.text._ZN5rosic24FourierTransformerRadix217setRealSignalModeEb,"ax",%progbits
 6044              		.align	1
 6045              		.global	_ZN5rosic24FourierTransformerRadix217setRealSignalModeEb
 6046              		.syntax unified
 6047              		.thumb
 6048              		.thumb_func
 6050              	_ZN5rosic24FourierTransformerRadix217setRealSignalModeEb:
 6051              	.LVL675:
 6052              	.LFB668:
  32:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  33:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** //-------------------------------------------------------------------------------------------------
  34:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** // parameter settings:
  35:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  36:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::setBlockSize(int newBlockSize)
  37:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
  38:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // check new blocksize for validity:
  39:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( newBlockSize >= 2 && isPowerOfTwo(newBlockSize) )
  40:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
  41:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     // check, if the new blocksize is actually different from the old one in order to avoid 
  42:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     // unnecesarry re-allocations and re-computations:
  43:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( newBlockSize != N )
  44:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
  45:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       N    = newBlockSize;
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       logN = (int) floor( log2((double) N + 0.5 ) );
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 169


  47:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
  48:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  49:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       if( w != NULL )
  50:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] w;
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       w    = new double[2*N];
  52:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  53:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       if( ip != NULL )
  54:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] ip;
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip    = new int[(int) ceil(4.0+sqrt((double)N))];
  56:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
  57:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  58:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       if( tmpBuffer != NULL )
  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] tmpBuffer;
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
  61:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
  62:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
  63:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else if( !isPowerOfTwo(newBlockSize) || newBlockSize <= 1 )
  64:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     DEBUG_BREAK; // this class can only deal with blocksizes >= 2 that are a power of two
  65:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
  66:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::setDirection(int newDirection)
  68:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
  69:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( newDirection >= FORWARD && newDirection <= INVERSE )
  70:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
  71:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     // only when the new direction is actually different form the old one, we have to conjugate 
  72:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     // all the twiddle-factors, otherwise everything must stay as is:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( newDirection != direction )
  74:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       direction = newDirection;
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
  77:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
  78:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
  79:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     DEBUG_BREAK; // passed int-parameter does not correspond to any meaningful enum-field
  81:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
  82:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  83:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::setNormalizationMode(int newNormalizationMode)
  84:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
  85:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( newNormalizationMode >= NORMALIZE_ON_FORWARD_TRAFO && 
  86:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       newNormalizationMode <= ORTHONORMAL_TRAFO )
  87:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
  88:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     normalizationMode = newNormalizationMode;
  89:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     updateNormalizationFactor();
  90:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
  91:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
  92:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     DEBUG_BREAK; // passed int-parameter does not correspond to any meaningful enum-field
  93:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
  94:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
  95:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::setRealSignalMode(bool willBeUsedForRealSignals)
  96:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6053              		.loc 1 96 1 is_stmt 1 view -0
 6054              		.cfi_startproc
 6055              		@ args = 0, pretend = 0, frame = 0
 6056              		@ frame_needed = 0, uses_anonymous_args = 0
 6057              		@ link register save eliminated.
  97:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   ip[0] = 0; // retriggers twiddle-factor computation
 6058              		.loc 1 97 3 view .LVU2408
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 170


 6059              		.loc 1 97 9 is_stmt 0 view .LVU2409
 6060 0000 C369     		ldr	r3, [r0, #28]
 6061 0002 0022     		movs	r2, #0
 6062 0004 1A60     		str	r2, [r3]
  98:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6063              		.loc 1 98 1 view .LVU2410
 6064 0006 7047     		bx	lr
 6065              		.cfi_endproc
 6066              	.LFE668:
 6068              		.section	.text._ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE,"a
 6069              		.align	1
 6070              		.global	_ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE
 6071              		.syntax unified
 6072              		.thumb
 6073              		.thumb_func
 6075              	_ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE:
 6076              	.LVL676:
 6077              	.LFB669:
  99:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 100:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** //-------------------------------------------------------------------------------------------------
 101:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** // signal processing:
 102:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 103:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformComplexBufferInPlace(Complex *buffer)
 104:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6078              		.loc 1 104 1 is_stmt 1 view -0
 6079              		.cfi_startproc
 6080              		@ args = 0, pretend = 0, frame = 0
 6081              		@ frame_needed = 0, uses_anonymous_args = 0
 105:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 106:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // Complex arrays as arrays of two successive double-numbers:
 107:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* d_buffer = &(buffer[0].re);
 6082              		.loc 1 107 3 view .LVU2412
 108:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 109:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // normalize the FFT-input, if required:
 110:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 6083              		.loc 1 110 3 view .LVU2413
 104:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 6084              		.loc 1 104 1 is_stmt 0 view .LVU2414
 6085 0000 0346     		mov	r3, r0
 6086              	.LBB28:
 6087              		.loc 1 110 3 view .LVU2415
 6088 0002 B7EE007B 		vmov.f64	d7, #1.0e+0
 6089 0006 93ED046B 		vldr.64	d6, [r3, #16]
 6090              	.LBE28:
 104:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 6091              		.loc 1 104 1 view .LVU2416
 6092 000a 37B5     		push	{r0, r1, r2, r4, r5, lr}
 6093              		.cfi_def_cfa_offset 24
 6094              		.cfi_offset 4, -12
 6095              		.cfi_offset 5, -8
 6096              		.cfi_offset 14, -4
 6097              	.LBB33:
 6098              		.loc 1 110 3 view .LVU2417
 6099 000c B4EE476B 		vcmp.f64	d6, d7
 6100              	.LBB29:
 111:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 112:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(int n=0; n<2*N; n++)
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 171


 6101              		.loc 1 112 21 discriminator 1 view .LVU2418
 6102 0010 0068     		ldr	r0, [r0]
 6103              	.LVL677:
 6104              		.loc 1 112 21 discriminator 1 view .LVU2419
 6105              	.LBE29:
 6106              	.LBE33:
 104:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 6107              		.loc 1 104 1 view .LVU2420
 6108 0012 0A46     		mov	r2, r1
 6109              	.LBB34:
 6110              	.LBB30:
 6111              		.loc 1 112 21 discriminator 1 view .LVU2421
 6112 0014 4000     		lsls	r0, r0, #1
 6113              	.LBE30:
 110:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6114              		.loc 1 110 3 view .LVU2422
 6115 0016 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6116 001a 03D0     		beq	.L190
 6117 001c 0D46     		mov	r5, r1
 6118              	.LBB31:
 6119              		.loc 1 112 13 view .LVU2423
 6120 001e 0024     		movs	r4, #0
 6121              	.L191:
 6122              	.LVL678:
 6123              		.loc 1 112 19 is_stmt 1 discriminator 1 view .LVU2424
 6124 0020 8442     		cmp	r4, r0
 6125 0022 0CDB     		blt	.L193
 6126              	.LVL679:
 6127              	.L190:
 6128              		.loc 1 112 19 is_stmt 0 discriminator 1 view .LVU2425
 6129              	.LBE31:
 6130              	.LBE34:
 113:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_buffer[n] *= normalizationFactor;
 114:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 115:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 116:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // use Ooura's routine:
 117:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int sign;
 6131              		.loc 1 117 3 is_stmt 1 view .LVU2426
 118:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( direction == FORWARD )
 6132              		.loc 1 118 3 view .LVU2427
 6133 0024 9968     		ldr	r1, [r3, #8]
 6134              	.LVL680:
 119:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 120:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 121:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = +1;
 122:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   cdft(2*N, sign, d_buffer, ip, w);
 6135              		.loc 1 122 7 is_stmt 0 view .LVU2428
 6136 0026 9C69     		ldr	r4, [r3, #24]
 119:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 6137              		.loc 1 119 10 view .LVU2429
 6138 0028 0029     		cmp	r1, #0
 6139              		.loc 1 122 7 view .LVU2430
 6140 002a 0094     		str	r4, [sp]
 119:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 6141              		.loc 1 119 10 view .LVU2431
 6142 002c 14BF     		ite	ne
 6143 002e 0121     		movne	r1, #1
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 172


 6144 0030 4FF0FF31 		moveq	r1, #-1
 6145              	.LVL681:
 6146              		.loc 1 122 3 is_stmt 1 view .LVU2432
 6147              		.loc 1 122 7 is_stmt 0 view .LVU2433
 6148 0034 DB69     		ldr	r3, [r3, #28]
 6149              	.LVL682:
 6150              		.loc 1 122 7 view .LVU2434
 6151 0036 FFF7FEFF 		bl	_Z4cdftiiPdPiS_
 6152              	.LVL683:
 123:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6153              		.loc 1 123 1 view .LVU2435
 6154 003a 03B0     		add	sp, sp, #12
 6155              		.cfi_remember_state
 6156              		.cfi_def_cfa_offset 12
 6157              		@ sp needed
 6158 003c 30BD     		pop	{r4, r5, pc}
 6159              	.LVL684:
 6160              	.L193:
 6161              		.cfi_restore_state
 6162              	.LBB35:
 6163              	.LBB32:
 113:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6164              		.loc 1 113 7 is_stmt 1 view .LVU2436
 113:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6165              		.loc 1 113 17 is_stmt 0 view .LVU2437
 6166 003e 95ED006B 		vldr.64	d6, [r5]
 113:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6167              		.loc 1 113 19 view .LVU2438
 6168 0042 93ED047B 		vldr.64	d7, [r3, #16]
 112:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_buffer[n] *= normalizationFactor;
 6169              		.loc 1 112 5 discriminator 3 view .LVU2439
 6170 0046 0134     		adds	r4, r4, #1
 6171              	.LVL685:
 113:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6172              		.loc 1 113 19 view .LVU2440
 6173 0048 27EE067B 		vmul.f64	d7, d7, d6
 6174 004c A5EC027B 		vstmia.64	r5!, {d7}
 112:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_buffer[n] *= normalizationFactor;
 6175              		.loc 1 112 5 is_stmt 1 discriminator 3 view .LVU2441
 6176 0050 E6E7     		b	.L191
 6177              	.LBE32:
 6178              	.LBE35:
 6179              		.cfi_endproc
 6180              	.LFE669:
 6182              		.section	.text._ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_,"ax",%
 6183              		.align	1
 6184              		.global	_ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_
 6185              		.syntax unified
 6186              		.thumb
 6187              		.thumb_func
 6189              	_ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_:
 6190              	.LVL686:
 6191              	.LFB670:
 124:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 125:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformComplexBuffer(Complex *inBuffer, Complex *outBuffer)
 126:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6192              		.loc 1 126 1 view -0
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 173


 6193              		.cfi_startproc
 6194              		@ args = 0, pretend = 0, frame = 0
 6195              		@ frame_needed = 0, uses_anonymous_args = 0
 127:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 128:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // Complex arrays as arrays of two successive double-numbers:
 129:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* d_inBuffer  = &(inBuffer[0].re);
 6196              		.loc 1 129 3 view .LVU2443
 130:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* d_outBuffer = &(outBuffer[0].re);
 6197              		.loc 1 130 3 view .LVU2444
 131:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 132:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // copy the input into the output for the in-place routine (thereby normalize, if necesarry):
 133:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int n;
 6198              		.loc 1 133 3 view .LVU2445
 134:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 6199              		.loc 1 134 3 view .LVU2446
 126:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 6200              		.loc 1 126 1 is_stmt 0 view .LVU2447
 6201 0000 0346     		mov	r3, r0
 6202              		.loc 1 134 3 view .LVU2448
 6203 0002 B7EE007B 		vmov.f64	d7, #1.0e+0
 6204 0006 93ED046B 		vldr.64	d6, [r3, #16]
 126:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adresses of the real part of the first array entries in order to treat the 
 6205              		.loc 1 126 1 view .LVU2449
 6206 000a F7B5     		push	{r0, r1, r2, r4, r5, r6, r7, lr}
 6207              		.cfi_def_cfa_offset 32
 6208              		.cfi_offset 4, -20
 6209              		.cfi_offset 5, -16
 6210              		.cfi_offset 6, -12
 6211              		.cfi_offset 7, -8
 6212              		.cfi_offset 14, -4
 6213              		.loc 1 134 3 view .LVU2450
 6214 000c B4EE476B 		vcmp.f64	d6, d7
 135:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 136:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<2*N; n++)
 6215              		.loc 1 136 17 discriminator 1 view .LVU2451
 6216 0010 0068     		ldr	r0, [r0]
 6217              	.LVL687:
 6218              		.loc 1 136 17 discriminator 1 view .LVU2452
 6219 0012 1546     		mov	r5, r2
 6220              		.loc 1 136 10 view .LVU2453
 6221 0014 0024     		movs	r4, #0
 6222              		.loc 1 136 17 discriminator 1 view .LVU2454
 6223 0016 4000     		lsls	r0, r0, #1
 134:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6224              		.loc 1 134 3 view .LVU2455
 6225 0018 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6226 001c 10D1     		bne	.L199
 6227              	.LVL688:
 6228              	.L198:
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 138:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 139:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 140:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 141:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<2*N; n++)
 6229              		.loc 1 141 15 is_stmt 1 discriminator 1 view .LVU2456
 6230 001e 8442     		cmp	r4, r0
 6231 0020 10DA     		bge	.L203
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 174


 142:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n];
 6232              		.loc 1 142 7 view .LVU2457
 141:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n];
 6233              		.loc 1 141 5 is_stmt 0 discriminator 3 view .LVU2458
 6234 0022 0134     		adds	r4, r4, #1
 6235              	.LVL689:
 6236              		.loc 1 142 36 view .LVU2459
 6237 0024 F1E80267 		ldrd	r6, [r1], #8
 6238              		.loc 1 142 22 view .LVU2460
 6239 0028 E5E80267 		strd	r6, [r5], #8
 141:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n];
 6240              		.loc 1 141 5 is_stmt 1 discriminator 3 view .LVU2461
 6241 002c F7E7     		b	.L198
 6242              	.LVL690:
 6243              	.L200:
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6244              		.loc 1 137 7 view .LVU2462
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6245              		.loc 1 137 36 is_stmt 0 view .LVU2463
 6246 002e B1EC026B 		vldmia.64	r1!, {d6}
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6247              		.loc 1 137 38 view .LVU2464
 6248 0032 93ED047B 		vldr.64	d7, [r3, #16]
 136:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6249              		.loc 1 136 5 discriminator 3 view .LVU2465
 6250 0036 0134     		adds	r4, r4, #1
 6251              	.LVL691:
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6252              		.loc 1 137 38 view .LVU2466
 6253 0038 27EE067B 		vmul.f64	d7, d7, d6
 137:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6254              		.loc 1 137 22 view .LVU2467
 6255 003c A5EC027B 		vstmia.64	r5!, {d7}
 136:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6256              		.loc 1 136 5 is_stmt 1 discriminator 3 view .LVU2468
 6257              	.LVL692:
 6258              	.L199:
 136:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = d_inBuffer[n] * normalizationFactor;
 6259              		.loc 1 136 15 discriminator 1 view .LVU2469
 6260 0040 8442     		cmp	r4, r0
 6261 0042 F4DB     		blt	.L200
 6262              	.L203:
 143:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 144:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 145:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // use Ooura's routine:
 146:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int sign;
 6263              		.loc 1 146 3 view .LVU2470
 147:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( direction == FORWARD )
 6264              		.loc 1 147 3 view .LVU2471
 6265 0044 9968     		ldr	r1, [r3, #8]
 148:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 149:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 150:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = +1;
 151:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   cdft(2*N, sign, d_outBuffer, ip, w);
 6266              		.loc 1 151 7 is_stmt 0 view .LVU2472
 6267 0046 9C69     		ldr	r4, [r3, #24]
 6268              	.LVL693:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 175


 148:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 6269              		.loc 1 148 10 view .LVU2473
 6270 0048 0029     		cmp	r1, #0
 6271              		.loc 1 151 7 view .LVU2474
 6272 004a 0094     		str	r4, [sp]
 148:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sign = -1;
 6273              		.loc 1 148 10 view .LVU2475
 6274 004c 14BF     		ite	ne
 6275 004e 0121     		movne	r1, #1
 6276 0050 4FF0FF31 		moveq	r1, #-1
 6277              	.LVL694:
 6278              		.loc 1 151 3 is_stmt 1 view .LVU2476
 6279              		.loc 1 151 7 is_stmt 0 view .LVU2477
 6280 0054 DB69     		ldr	r3, [r3, #28]
 6281              	.LVL695:
 6282              		.loc 1 151 7 view .LVU2478
 6283 0056 FFF7FEFF 		bl	_Z4cdftiiPdPiS_
 6284              	.LVL696:
 152:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6285              		.loc 1 152 1 view .LVU2479
 6286 005a 03B0     		add	sp, sp, #12
 6287              		.cfi_def_cfa_offset 20
 6288              		@ sp needed
 6289 005c F0BD     		pop	{r4, r5, r6, r7, pc}
 6290              		.cfi_endproc
 6291              	.LFE670:
 6293              		.section	.text._ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv,"ax",%progbits
 6294              		.align	1
 6295              		.global	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 6296              		.syntax unified
 6297              		.thumb
 6298              		.thumb_func
 6300              	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv:
 6301              	.LVL697:
 6302              	.LFB678:
 153:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 154:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** //-------------------------------------------------------------------------------------------------
 155:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** // convenience functions for real signal:
 156:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 157:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformRealSignal(double *inSignal, Complex *outSpectrum)
 158:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 159:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(FORWARD);
 160:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 161:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adress of the real part of the first array entry of the output array in order to
 162:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // treat the Complex array as array of two successive double-numbers:
 163:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* d_outBuffer = &(outSpectrum[0].re);
 164:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 165:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // copy the input into the output for the in-place routine (thereby normalize, if necesarry):
 166:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int n;
 167:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 168:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 169:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<N; n++)
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n] * normalizationFactor;
 171:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 172:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 173:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 174:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<N; n++)
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 176


 175:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n];
 176:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 177:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 178:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // use Ooura's routine:
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   rdft(N, 1, d_outBuffer, ip, w);
 180:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 181:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // for some reason, this routine returns the second half of the spectrum (the complex conjugate 
 182:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // values of the desired first half), so we need to take the complex conjugates:
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(n=3; n<N; n+=2) // start at n=3 (imaginary part of the first bin after DC)
 184:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 185:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 186:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 187:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformRealSignal(double *signal, double *reAndIm)
 188:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 189:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   Complex* c_reAndIm = (Complex*) &(reAndIm[0]);
 190:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, c_reAndIm);
 191:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 192:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 193:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 194:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::getRealSignalMagnitudesAndPhases(double *signal, 
 195:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****                                                                 double *magnitudes, double *phases)
 196:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 197:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 198:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 199:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // store the two purely real transform values at DC and Nyquist-frequency in the first fields of 
 200:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // the magnitude- and phase- arrays respectively:
 201:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 202:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   phases[0]     = tmpBuffer[0].im;
 203:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 204:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // fill the rest of the array with the magnitudes and phases of the regular bins:
 205:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* dBuffer = &(tmpBuffer[0].re);
 206:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  re, im;
 207:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int     k;
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 209:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 210:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     re            = dBuffer[2*k];
 211:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 212:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 213:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( re == 0.0 && im == 0.0 )
 214:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       phases[k] = 0.0;
 215:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     else
 216:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       phases[k] = atan2(im, re);
 217:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 218:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 219:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 220:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::getRealSignalMagnitudes(double *signal, double *magnitudes)
 221:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 222:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 223:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 224:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 225:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* dBuffer = &(tmpBuffer[0].re);
 226:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  re, im;
 227:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int     k;
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 229:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 230:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     re            = dBuffer[2*k];
 231:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 177


 232:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 233:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 234:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 235:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 236:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformSymmetricSpectrum(Complex *inSpectrum, double *outSignal)
 237:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 238:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(INVERSE);
 239:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 240:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // retrieve the adress of the real part of the first array entry of the output array in order to
 241:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // treat the Complex array as array of two successive double-numbers:
 242:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* d_inBuffer = &(inSpectrum[0].re);
 243:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 244:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // copy the input into the output for the in-place routine (thereby normalize, if necesarry):
 245:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int n;
 246:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 247:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<N; n++)
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 250:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 251:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 252:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 253:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     for(n=0; n<N; n++)
 254:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n];
 255:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 256:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 257:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // for some reason, the subsequent routine expects the second half of the spectrum (the complex 
 258:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // conjugate values of the first half), so we need to take the complex conjugates:
 259:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(n=3; n<N; n+=2) // start at n=3 (imaginary part of the first bin after DC)
 260:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     outSignal[n] = -outSignal[n];
 261:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 262:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // use Ooura's routine:
 263:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   rdft(N, -1, outSignal, ip, w);
 264:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 265:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 266:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::transformSymmetricSpectrum(double *reAndIm, double *signal)
 267:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 268:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   Complex* c_reAndIm = (Complex*) &(reAndIm[0]);
 269:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformSymmetricSpectrum(c_reAndIm, signal);
 270:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 271:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 272:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::getRealSignalFromMagnitudesAndPhases(double *magnitudes, 
 273:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****                                                                     double *phases, 
 274:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****                                                                     double *signal)
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 277:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 278:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 279:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int k;
 280:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* dBuffer = &(tmpBuffer[0].re);
 281:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  s, c;
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 283:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 284:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     sinCos(phases[k], &s, &c);
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k]   = magnitudes[k] * c;
 286:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 287:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 288:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 178


 289:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformSymmetricSpectrum(tmpBuffer, signal);
 290:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 291:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 292:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** //-------------------------------------------------------------------------------------------------
 293:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** // pre-calculations:
 294:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 295:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** void FourierTransformerRadix2::updateNormalizationFactor()
 296:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6303              		.loc 1 296 1 is_stmt 1 view -0
 6304              		.cfi_startproc
 6305              		@ args = 0, pretend = 0, frame = 0
 6306              		@ frame_needed = 0, uses_anonymous_args = 0
 297:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( (normalizationMode == NORMALIZE_ON_FORWARD_TRAFO && direction == FORWARD) ||
 6307              		.loc 1 297 3 view .LVU2481
 6308              		.loc 1 297 8 is_stmt 0 view .LVU2482
 6309 0000 C368     		ldr	r3, [r0, #12]
 296:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( (normalizationMode == NORMALIZE_ON_FORWARD_TRAFO && direction == FORWARD) ||
 6310              		.loc 1 296 1 view .LVU2483
 6311 0002 10B5     		push	{r4, lr}
 6312              		.cfi_def_cfa_offset 8
 6313              		.cfi_offset 4, -8
 6314              		.cfi_offset 14, -4
 6315 0004 0446     		mov	r4, r0
 6316 0006 2DED028B 		vpush.64	{d8}
 6317              		.cfi_def_cfa_offset 16
 6318              		.cfi_offset 80, -16
 6319              		.cfi_offset 81, -12
 6320 000a B7EE008B 		vmov.f64	d8, #1.0e+0
 6321              		.loc 1 297 3 view .LVU2484
 6322 000e 23B9     		cbnz	r3, .L207
 6323              		.loc 1 297 56 discriminator 1 view .LVU2485
 6324 0010 8368     		ldr	r3, [r0, #8]
 6325 0012 3BB1     		cbz	r3, .L208
 6326              	.L212:
 6327 0014 B0EE487B 		vmov.f64	d7, d8
 6328 0018 0AE0     		b	.L209
 6329              	.L207:
 6330              		.loc 1 297 81 discriminator 3 view .LVU2486
 6331 001a 012B     		cmp	r3, #1
 6332 001c 0DD1     		bne	.L210
 298:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       (normalizationMode == NORMALIZE_ON_INVERSE_TRAFO && direction == INVERSE)    )
 6333              		.loc 1 298 56 view .LVU2487
 6334 001e 8368     		ldr	r3, [r0, #8]
 6335 0020 012B     		cmp	r3, #1
 6336 0022 F7D1     		bne	.L212
 6337              	.L208:
 299:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 300:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     normalizationFactor = 1.0 / (double) N;
 6338              		.loc 1 300 5 is_stmt 1 view .LVU2488
 6339              		.loc 1 300 33 is_stmt 0 view .LVU2489
 6340 0024 D4ED007A 		vldr.32	s15, [r4]	@ int
 6341 0028 B8EEE76B 		vcvt.f64.s32	d6, s15
 6342              		.loc 1 300 31 view .LVU2490
 6343 002c 88EE067B 		vdiv.f64	d7, d8, d6
 6344              	.LVL698:
 6345              	.L209:
 301:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 179


 302:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else if( normalizationMode == ORTHONORMAL_TRAFO )
 303:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 304:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     normalizationFactor = 1.0 / sqrt((double) N);
 305:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 306:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   else
 307:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     normalizationFactor = 1.0;
 308:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6346              		.loc 1 308 1 view .LVU2491
 6347 0030 BDEC028B 		vldm	sp!, {d8}
 6348              		.cfi_remember_state
 6349              		.cfi_restore 80
 6350              		.cfi_restore 81
 6351              		.cfi_def_cfa_offset 8
 300:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6352              		.loc 1 300 25 view .LVU2492
 6353 0034 84ED047B 		vstr.64	d7, [r4, #16]
 6354              		.loc 1 308 1 view .LVU2493
 6355 0038 10BD     		pop	{r4, pc}
 6356              	.LVL699:
 6357              	.L210:
 6358              		.cfi_restore_state
 302:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6359              		.loc 1 302 8 is_stmt 1 view .LVU2494
 6360 003a 022B     		cmp	r3, #2
 6361 003c EAD1     		bne	.L212
 6362              	.LVL700:
 6363              	.LBB38:
 6364              	.LBI38:
 295:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6365              		.loc 1 295 6 view .LVU2495
 6366              	.LBB39:
 304:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6367              		.loc 1 304 5 view .LVU2496
 304:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6368              		.loc 1 304 37 is_stmt 0 view .LVU2497
 6369 003e D0ED007A 		vldr.32	s15, [r0]	@ int
 6370 0042 B8EEE70B 		vcvt.f64.s32	d0, s15
 6371 0046 FFF7FEFF 		bl	sqrt
 6372              	.LVL701:
 304:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6373              		.loc 1 304 31 discriminator 1 view .LVU2498
 6374 004a 88EE007B 		vdiv.f64	d7, d8, d0
 6375              	.LVL702:
 6376              		.loc 1 308 1 view .LVU2499
 6377 004e EFE7     		b	.L209
 6378              	.LBE39:
 6379              	.LBE38:
 6380              		.cfi_endproc
 6381              	.LFE678:
 6383              		.section	.text._ZN5rosic24FourierTransformerRadix212setBlockSizeEi,"ax",%progbits
 6384              		.align	1
 6385              		.global	_ZN5rosic24FourierTransformerRadix212setBlockSizeEi
 6386              		.syntax unified
 6387              		.thumb
 6388              		.thumb_func
 6390              	_ZN5rosic24FourierTransformerRadix212setBlockSizeEi:
 6391              	.LVL703:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 180


 6392              	.LFB665:
  37:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // check new blocksize for validity:
 6393              		.loc 1 37 1 is_stmt 1 view -0
 6394              		.cfi_startproc
 6395              		@ args = 0, pretend = 0, frame = 0
 6396              		@ frame_needed = 0, uses_anonymous_args = 0
  39:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6397              		.loc 1 39 3 view .LVU2501
  39:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6398              		.loc 1 39 25 is_stmt 0 view .LVU2502
 6399 0000 0129     		cmp	r1, #1
  37:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // check new blocksize for validity:
 6400              		.loc 1 37 1 view .LVU2503
 6401 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 6402              		.cfi_def_cfa_offset 24
 6403              		.cfi_offset 3, -24
 6404              		.cfi_offset 4, -20
 6405              		.cfi_offset 5, -16
 6406              		.cfi_offset 6, -12
 6407              		.cfi_offset 7, -8
 6408              		.cfi_offset 14, -4
  37:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   // check new blocksize for validity:
 6409              		.loc 1 37 1 view .LVU2504
 6410 0004 0446     		mov	r4, r0
  39:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6411              		.loc 1 39 25 view .LVU2505
 6412 0006 03DD     		ble	.L216
 6413              	.LVL704:
 6414              	.LBB46:
 6415              	.LBI46:
 6416              		.file 3 "open303/Source/DSPCode/GlobalFunctions.h"
   1:open303/Source/DSPCode/GlobalFunctions.h **** #ifndef GlobalFunctions_h
   2:open303/Source/DSPCode/GlobalFunctions.h **** #define GlobalFunctions_h
   3:open303/Source/DSPCode/GlobalFunctions.h **** 
   4:open303/Source/DSPCode/GlobalFunctions.h **** #include <math.h>
   5:open303/Source/DSPCode/GlobalFunctions.h **** #include <stdlib.h>
   6:open303/Source/DSPCode/GlobalFunctions.h **** #include "GlobalDefinitions.h"
   7:open303/Source/DSPCode/GlobalFunctions.h **** 
   8:open303/Source/DSPCode/GlobalFunctions.h **** /** This file contains a bunch of useful macros and functions which are not wrapped into the
   9:open303/Source/DSPCode/GlobalFunctions.h **** rosic namespace to facilitate their global use. */
  10:open303/Source/DSPCode/GlobalFunctions.h **** 
  11:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a raw amplitude value/factor to a value in decibels. */
  12:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double amp2dB(double amp);
  13:open303/Source/DSPCode/GlobalFunctions.h **** 
  14:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a raw amplitude value/factor to a value in decibels with a check, if the amplitude is
  15:open303/Source/DSPCode/GlobalFunctions.h **** close to zero (to avoid log-of-zero and related errors). */
  16:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double amp2dBWithCheck(double amp, double lowAmplitude = 0.000001);
  17:open303/Source/DSPCode/GlobalFunctions.h **** 
  18:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns the index of the maximum value in an array of doubles where the array should be of
  19:open303/Source/DSPCode/GlobalFunctions.h **** length numValues. */
  20:open303/Source/DSPCode/GlobalFunctions.h **** template <class T>
  21:open303/Source/DSPCode/GlobalFunctions.h **** INLINE int arrayMaxIndex(T* theArray, int numValues);
  22:open303/Source/DSPCode/GlobalFunctions.h **** 
  23:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns the index of the minimum value in an array of doubles where the array should be of
  24:open303/Source/DSPCode/GlobalFunctions.h **** length numValues. */
  25:open303/Source/DSPCode/GlobalFunctions.h **** template <class T>
  26:open303/Source/DSPCode/GlobalFunctions.h **** INLINE int arrayMinIndex(T* theArray, int numValues);
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 181


  27:open303/Source/DSPCode/GlobalFunctions.h **** 
  28:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a time-stamp given in beats into seconds acording to a tempo measured in beats per
  29:open303/Source/DSPCode/GlobalFunctions.h **** minute (bpm). */
  30:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double beatsToSeconds(double beat, double bpm);
  31:open303/Source/DSPCode/GlobalFunctions.h **** 
  32:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a value in decibels to a raw amplitude value/factor. */
  33:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double dB2amp(double x);
  34:open303/Source/DSPCode/GlobalFunctions.h **** 
  35:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts an angle in degrees into radiant. */
  36:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double degreeToRadiant(double degrees);
  37:open303/Source/DSPCode/GlobalFunctions.h **** 
  38:open303/Source/DSPCode/GlobalFunctions.h **** /** Frees the memory associated with the pointer ans sets the poiter itself to NULL */
  39:open303/Source/DSPCode/GlobalFunctions.h **** //INLINE void deleteAndNullifyPointer(void *pointer);
  40:open303/Source/DSPCode/GlobalFunctions.h **** 
  41:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns the Euclidean distance between points at coordinates (x1,y1), (x2,y2). */
  42:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double euclideanDistance(double x1, double y1, double x2, double y2);
  43:open303/Source/DSPCode/GlobalFunctions.h **** 
  44:open303/Source/DSPCode/GlobalFunctions.h **** /** Calculates the exponential function with base 10. */
  45:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double exp10(double x);
  46:open303/Source/DSPCode/GlobalFunctions.h **** 
  47:open303/Source/DSPCode/GlobalFunctions.h **** /** Calculates the exponential function with base 2. */
  48:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double exp2(double x);
  49:open303/Source/DSPCode/GlobalFunctions.h **** 
  50:open303/Source/DSPCode/GlobalFunctions.h **** /** Calculates the factorial of some integer n >= 0. */
  51:open303/Source/DSPCode/GlobalFunctions.h **** //INLINE int factorial(int n);
  52:open303/Source/DSPCode/GlobalFunctions.h **** 
  53:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a frequency in Hz into a MIDI-note value assuming A4 = 440 Hz. */
  54:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double freqToPitch(double freq);
  55:open303/Source/DSPCode/GlobalFunctions.h **** 
  56:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a frequency in Hz into a MIDI-note value for tunings different than the
  57:open303/Source/DSPCode/GlobalFunctions.h **** default 440 Hz. */
  58:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double freqToPitch(double freq, double masterTuneA4);
  59:open303/Source/DSPCode/GlobalFunctions.h **** 
  60:open303/Source/DSPCode/GlobalFunctions.h **** /** Checks a pointer for nullity and if it is not NULL, it calls delete for the associated object
  61:open303/Source/DSPCode/GlobalFunctions.h **** and then sets the pointer to NULL. */
  62:open303/Source/DSPCode/GlobalFunctions.h **** INLINE void ifNotNullDeleteAndSetNull(void* pointer);
  63:open303/Source/DSPCode/GlobalFunctions.h **** 
  64:open303/Source/DSPCode/GlobalFunctions.h **** /** Maps an integer index in the range 0...numIndices-1 into a normalized floating point number in 
  65:open303/Source/DSPCode/GlobalFunctions.h **** the range 0...1. */
  66:open303/Source/DSPCode/GlobalFunctions.h **** INLINE float indexToNormalizedValue(int index, int numIndices);
  67:open303/Source/DSPCode/GlobalFunctions.h **** 
  68:open303/Source/DSPCode/GlobalFunctions.h **** /** Checks, if x is close to some target-value within some tolerance. */
  69:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isCloseTo(double x, double targetValue, double tolerance);
  70:open303/Source/DSPCode/GlobalFunctions.h **** 
  71:open303/Source/DSPCode/GlobalFunctions.h **** /** Checks, if x is even. */
  72:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isEven(int x);
  73:open303/Source/DSPCode/GlobalFunctions.h **** 
  74:open303/Source/DSPCode/GlobalFunctions.h **** /** Checks, if x is odd. */
  75:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isOdd(int x);
  76:open303/Source/DSPCode/GlobalFunctions.h **** 
  77:open303/Source/DSPCode/GlobalFunctions.h **** /** Checks, if x is a power of 2. */
  78:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isPowerOfTwo(unsigned int x);
  79:open303/Source/DSPCode/GlobalFunctions.h **** 
  80:open303/Source/DSPCode/GlobalFunctions.h **** /** Calculates the logarithm to base 2. */
  81:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double log2(double x);
  82:open303/Source/DSPCode/GlobalFunctions.h **** 
  83:open303/Source/DSPCode/GlobalFunctions.h **** /** Calculates logarithm to an arbitrary base b. */
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 182


  84:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double logB(double x, double b);
  85:open303/Source/DSPCode/GlobalFunctions.h **** 
  86:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a value between inMin and inMax into a value between outMin and outMax where the
  87:open303/Source/DSPCode/GlobalFunctions.h **** mapping is linear for the input and the output. Example: y = linToLin(x, 0.0, 1.0, -96.0, 24.0)
  88:open303/Source/DSPCode/GlobalFunctions.h **** will map the input x assumed to lie inside 0.0...1.0 to the range between -96.0...24.0. This
  89:open303/Source/DSPCode/GlobalFunctions.h **** function is useful to convert between parameter representations between 0.0...1.0 and the
  90:open303/Source/DSPCode/GlobalFunctions.h **** clear-text parameters. */
  91:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double linToLin(double in, double inMin, double inMax, double outMin, double outMax);
  92:open303/Source/DSPCode/GlobalFunctions.h **** 
  93:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a value between inMin and inMax into a value between outMin and outMax where the
  94:open303/Source/DSPCode/GlobalFunctions.h **** mapping of the output is exponential. Example: y = linToExp(x, 0.0, 1.0, 20.0, 20000.0) will map
  95:open303/Source/DSPCode/GlobalFunctions.h **** the input x assumed to lie inside 0.0...1.0 to the range between 20.0...20000.0 where equal
  96:open303/Source/DSPCode/GlobalFunctions.h **** differences in the input lead to equal factors in the output. Make sure that the outMin value is
  97:open303/Source/DSPCode/GlobalFunctions.h **** greater than zero! */
  98:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double linToExp(double in, double inMin, double inMax, double outMin, double outMax);
  99:open303/Source/DSPCode/GlobalFunctions.h **** 
 100:open303/Source/DSPCode/GlobalFunctions.h **** /** Same as linToExp but adds an offset afterwards and compensates for that offset by scaling the
 101:open303/Source/DSPCode/GlobalFunctions.h **** offsetted value so as to hit the outMax correctly. */
 102:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double linToExpWithOffset(double in, double inMin, double inMax, double outMin,
 103:open303/Source/DSPCode/GlobalFunctions.h ****                                  double outMax, double offset = 0.0);
 104:open303/Source/DSPCode/GlobalFunctions.h **** 
 105:open303/Source/DSPCode/GlobalFunctions.h **** /** The Inverse of "linToExp" */
 106:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double expToLin(double in, double inMin, double inMax, double outMin, double outMax);
 107:open303/Source/DSPCode/GlobalFunctions.h **** 
 108:open303/Source/DSPCode/GlobalFunctions.h **** /** The Inverse of "linToExpWithOffset" */
 109:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double expToLinWithOffset(double in, double inMin, double inMax, double outMin,
 110:open303/Source/DSPCode/GlobalFunctions.h ****                                  double outMax, double offset = 0.0);
 111:open303/Source/DSPCode/GlobalFunctions.h **** 
 112:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns a power of two which is greater than or equal to the input argument. */
 113:open303/Source/DSPCode/GlobalFunctions.h **** template <class T>
 114:open303/Source/DSPCode/GlobalFunctions.h **** INLINE T nextPowerOfTwo(T x);
 115:open303/Source/DSPCode/GlobalFunctions.h **** 
 116:open303/Source/DSPCode/GlobalFunctions.h **** /** Maps a normalized floating point number in the range 0...1 into an integer index in the range 
 117:open303/Source/DSPCode/GlobalFunctions.h **** 0...numIndices-1. */
 118:open303/Source/DSPCode/GlobalFunctions.h **** INLINE int normalizedValueToIndex(float normalizedValue, int numIndices);
 119:open303/Source/DSPCode/GlobalFunctions.h **** 
 120:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a picth-offset in semitones value into a frequency multiplication factor. */
 121:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double pitchOffsetToFreqFactor(double pitchOffset);
 122:open303/Source/DSPCode/GlobalFunctions.h **** 
 123:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a MIDI-note value into a frequency in Hz assuming A4 = 440 Hz. */
 124:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double pitchToFreq(double pitch);
 125:open303/Source/DSPCode/GlobalFunctions.h **** 
 126:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a MIDI-note value into a frequency in Hz for arbitrary master-tunings of A4. */
 127:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double pitchToFreq(double pitch, double masterTuneA4);
 128:open303/Source/DSPCode/GlobalFunctions.h **** 
 129:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts an angle in radiant into degrees. */
 130:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double radiantToDegree(double radiant);
 131:open303/Source/DSPCode/GlobalFunctions.h **** 
 132:open303/Source/DSPCode/GlobalFunctions.h **** /** Generates a random number that is uniformly distributed between min and max (inclusive). The
 133:open303/Source/DSPCode/GlobalFunctions.h **** underlying integer pseudo random number generator is a linear congruential with period length of 
 134:open303/Source/DSPCode/GlobalFunctions.h **** 2^32. It is based on Numerical Recipies in C (2nd edition), page 284. You may pass a seed to the 
 135:open303/Source/DSPCode/GlobalFunctions.h **** first call to initialize it - otherwise it will use 0 as seed. A negative number (as in the default
 136:open303/Source/DSPCode/GlobalFunctions.h **** argument) will indicate to not initialize the state and just generate a random number based on the 
 137:open303/Source/DSPCode/GlobalFunctions.h **** last state (which is the case for a typical call). */
 138:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double randomUniform(double min = 0.0, double max = 1.0, int seed = -1);
 139:open303/Source/DSPCode/GlobalFunctions.h **** 
 140:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns the nearest integer (as double, without typecast). */
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 183


 141:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double round(double x);
 142:open303/Source/DSPCode/GlobalFunctions.h **** 
 143:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a time value in seconds into a time value measured in beats. */
 144:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double secondsToBeats(double timeInSeconds, double bpm);
 145:open303/Source/DSPCode/GlobalFunctions.h **** 
 146:open303/Source/DSPCode/GlobalFunctions.h **** /** Returns the sign of x as double. */
 147:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double sign(double x);
 148:open303/Source/DSPCode/GlobalFunctions.h **** 
 149:open303/Source/DSPCode/GlobalFunctions.h **** /** Converts a time-stamp given in whole notes into seconds according to a tempo measured in
 150:open303/Source/DSPCode/GlobalFunctions.h **** beats per minute (bpm). */
 151:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double wholeNotesToSeconds(double noteValue, double bpm);
 152:open303/Source/DSPCode/GlobalFunctions.h **** 
 153:open303/Source/DSPCode/GlobalFunctions.h **** //=================================================================================================
 154:open303/Source/DSPCode/GlobalFunctions.h **** //implementation:
 155:open303/Source/DSPCode/GlobalFunctions.h **** 
 156:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double amp2dB(double amp)
 157:open303/Source/DSPCode/GlobalFunctions.h **** {
 158:open303/Source/DSPCode/GlobalFunctions.h ****   return 8.6858896380650365530225783783321 * log(amp);
 159:open303/Source/DSPCode/GlobalFunctions.h ****   //return 20*log10(amp); // naive version
 160:open303/Source/DSPCode/GlobalFunctions.h **** }
 161:open303/Source/DSPCode/GlobalFunctions.h **** 
 162:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double amp2dBWithCheck(double amp, double lowAmplitude)
 163:open303/Source/DSPCode/GlobalFunctions.h **** {
 164:open303/Source/DSPCode/GlobalFunctions.h ****   if( amp >= lowAmplitude )
 165:open303/Source/DSPCode/GlobalFunctions.h ****     return 8.6858896380650365530225783783321 * log(amp);
 166:open303/Source/DSPCode/GlobalFunctions.h ****   else
 167:open303/Source/DSPCode/GlobalFunctions.h ****     return 8.6858896380650365530225783783321 * log(lowAmplitude);
 168:open303/Source/DSPCode/GlobalFunctions.h **** }
 169:open303/Source/DSPCode/GlobalFunctions.h **** 
 170:open303/Source/DSPCode/GlobalFunctions.h **** template <class T>
 171:open303/Source/DSPCode/GlobalFunctions.h **** INLINE int arrayMaxIndex(T* theArray, int numValues)
 172:open303/Source/DSPCode/GlobalFunctions.h **** {
 173:open303/Source/DSPCode/GlobalFunctions.h ****   int    maxIndex = 0;
 174:open303/Source/DSPCode/GlobalFunctions.h ****   double maxValue = theArray[0];
 175:open303/Source/DSPCode/GlobalFunctions.h ****   for(int i=0; i<numValues; i++)
 176:open303/Source/DSPCode/GlobalFunctions.h ****   {
 177:open303/Source/DSPCode/GlobalFunctions.h ****     if( theArray[i] > maxValue )
 178:open303/Source/DSPCode/GlobalFunctions.h ****     {
 179:open303/Source/DSPCode/GlobalFunctions.h ****       maxValue = theArray[i];
 180:open303/Source/DSPCode/GlobalFunctions.h ****       maxIndex = i;
 181:open303/Source/DSPCode/GlobalFunctions.h ****     }
 182:open303/Source/DSPCode/GlobalFunctions.h ****   }
 183:open303/Source/DSPCode/GlobalFunctions.h ****   return maxIndex;
 184:open303/Source/DSPCode/GlobalFunctions.h **** }
 185:open303/Source/DSPCode/GlobalFunctions.h **** 
 186:open303/Source/DSPCode/GlobalFunctions.h **** template <class T>
 187:open303/Source/DSPCode/GlobalFunctions.h **** INLINE int arrayMinIndex(T* theArray, int numValues)
 188:open303/Source/DSPCode/GlobalFunctions.h **** {
 189:open303/Source/DSPCode/GlobalFunctions.h ****   int    minIndex = 0;
 190:open303/Source/DSPCode/GlobalFunctions.h ****   double minValue = theArray[0];
 191:open303/Source/DSPCode/GlobalFunctions.h ****   for(int i=0; i<numValues; i++)
 192:open303/Source/DSPCode/GlobalFunctions.h ****   {
 193:open303/Source/DSPCode/GlobalFunctions.h ****     if( theArray[i] < minValue )
 194:open303/Source/DSPCode/GlobalFunctions.h ****     {
 195:open303/Source/DSPCode/GlobalFunctions.h ****       minValue = theArray[i];
 196:open303/Source/DSPCode/GlobalFunctions.h ****       minIndex = i;
 197:open303/Source/DSPCode/GlobalFunctions.h ****     }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 184


 198:open303/Source/DSPCode/GlobalFunctions.h ****   }
 199:open303/Source/DSPCode/GlobalFunctions.h ****   return minIndex;
 200:open303/Source/DSPCode/GlobalFunctions.h **** }
 201:open303/Source/DSPCode/GlobalFunctions.h **** 
 202:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double beatsToSeconds(double beat, double bpm)
 203:open303/Source/DSPCode/GlobalFunctions.h **** {
 204:open303/Source/DSPCode/GlobalFunctions.h ****   return (60.0/bpm)*beat;
 205:open303/Source/DSPCode/GlobalFunctions.h **** }
 206:open303/Source/DSPCode/GlobalFunctions.h **** 
 207:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double dB2amp(double dB)
 208:open303/Source/DSPCode/GlobalFunctions.h **** {
 209:open303/Source/DSPCode/GlobalFunctions.h ****   return exp(dB * 0.11512925464970228420089957273422);
 210:open303/Source/DSPCode/GlobalFunctions.h ****   //return pow(10.0, (0.05*dB)); // naive, inefficient version
 211:open303/Source/DSPCode/GlobalFunctions.h **** }
 212:open303/Source/DSPCode/GlobalFunctions.h **** 
 213:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double degreeToRadiant(double degrees)
 214:open303/Source/DSPCode/GlobalFunctions.h **** {
 215:open303/Source/DSPCode/GlobalFunctions.h ****   return (PI/180.0)*degrees;
 216:open303/Source/DSPCode/GlobalFunctions.h **** }
 217:open303/Source/DSPCode/GlobalFunctions.h **** 
 218:open303/Source/DSPCode/GlobalFunctions.h **** /*
 219:open303/Source/DSPCode/GlobalFunctions.h **** INLINE void deleteAndNullifyPointer(void *pointer)
 220:open303/Source/DSPCode/GlobalFunctions.h **** {
 221:open303/Source/DSPCode/GlobalFunctions.h ****   delete pointer;
 222:open303/Source/DSPCode/GlobalFunctions.h ****   pointer = NULL;
 223:open303/Source/DSPCode/GlobalFunctions.h **** }
 224:open303/Source/DSPCode/GlobalFunctions.h **** */
 225:open303/Source/DSPCode/GlobalFunctions.h **** 
 226:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double euclideanDistance(double x1, double y1, double x2, double y2)
 227:open303/Source/DSPCode/GlobalFunctions.h **** {
 228:open303/Source/DSPCode/GlobalFunctions.h ****   return sqrt( (x2-x1)*(x2-x1) + (y2-y1)*(y2-y1) );
 229:open303/Source/DSPCode/GlobalFunctions.h **** }
 230:open303/Source/DSPCode/GlobalFunctions.h **** 
 231:open303/Source/DSPCode/GlobalFunctions.h **** /*
 232:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double exp10(double x)
 233:open303/Source/DSPCode/GlobalFunctions.h **** {
 234:open303/Source/DSPCode/GlobalFunctions.h ****   return exp(LN10*x);
 235:open303/Source/DSPCode/GlobalFunctions.h **** }
 236:open303/Source/DSPCode/GlobalFunctions.h **** */
 237:open303/Source/DSPCode/GlobalFunctions.h **** 
 238:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double exp2(double x)
 239:open303/Source/DSPCode/GlobalFunctions.h **** {
 240:open303/Source/DSPCode/GlobalFunctions.h ****   return exp(LN2*x);
 241:open303/Source/DSPCode/GlobalFunctions.h **** }
 242:open303/Source/DSPCode/GlobalFunctions.h **** 
 243:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double freqToPitch(double freq)
 244:open303/Source/DSPCode/GlobalFunctions.h **** {
 245:open303/Source/DSPCode/GlobalFunctions.h ****   return 12.0 * log2(freq/440.0) + 69.0;
 246:open303/Source/DSPCode/GlobalFunctions.h **** }
 247:open303/Source/DSPCode/GlobalFunctions.h **** 
 248:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double freqToPitch(double freq, double masterTuneA4)
 249:open303/Source/DSPCode/GlobalFunctions.h **** {
 250:open303/Source/DSPCode/GlobalFunctions.h ****   return 12.0 * log2(freq/masterTuneA4) + 69.0;
 251:open303/Source/DSPCode/GlobalFunctions.h **** }
 252:open303/Source/DSPCode/GlobalFunctions.h **** 
 253:open303/Source/DSPCode/GlobalFunctions.h **** /*
 254:open303/Source/DSPCode/GlobalFunctions.h **** INLINE void ifNotNullDeleteAndSetNull(void* pointer)
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 185


 255:open303/Source/DSPCode/GlobalFunctions.h **** {
 256:open303/Source/DSPCode/GlobalFunctions.h ****   if( pointer != NULL )
 257:open303/Source/DSPCode/GlobalFunctions.h ****   {
 258:open303/Source/DSPCode/GlobalFunctions.h ****     delete pointer;
 259:open303/Source/DSPCode/GlobalFunctions.h ****     pointer = NULL;
 260:open303/Source/DSPCode/GlobalFunctions.h ****   }
 261:open303/Source/DSPCode/GlobalFunctions.h **** }
 262:open303/Source/DSPCode/GlobalFunctions.h **** */
 263:open303/Source/DSPCode/GlobalFunctions.h **** 
 264:open303/Source/DSPCode/GlobalFunctions.h **** INLINE float indexToNormalizedValue(int index, int numIndices)
 265:open303/Source/DSPCode/GlobalFunctions.h **** {
 266:open303/Source/DSPCode/GlobalFunctions.h ****   return (float) (2*index+1) / (float) (2*numIndices);
 267:open303/Source/DSPCode/GlobalFunctions.h **** }
 268:open303/Source/DSPCode/GlobalFunctions.h **** 
 269:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isCloseTo(double x, double targetValue, double tolerance)
 270:open303/Source/DSPCode/GlobalFunctions.h **** {
 271:open303/Source/DSPCode/GlobalFunctions.h ****   if( fabs(x-targetValue) <= tolerance )
 272:open303/Source/DSPCode/GlobalFunctions.h ****     return true;
 273:open303/Source/DSPCode/GlobalFunctions.h ****   else
 274:open303/Source/DSPCode/GlobalFunctions.h ****     return false;
 275:open303/Source/DSPCode/GlobalFunctions.h **** }
 276:open303/Source/DSPCode/GlobalFunctions.h **** 
 277:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isEven(int x)
 278:open303/Source/DSPCode/GlobalFunctions.h **** {
 279:open303/Source/DSPCode/GlobalFunctions.h ****   if( x%2 == 0 )
 280:open303/Source/DSPCode/GlobalFunctions.h ****     return true;
 281:open303/Source/DSPCode/GlobalFunctions.h ****   else
 282:open303/Source/DSPCode/GlobalFunctions.h ****     return false;
 283:open303/Source/DSPCode/GlobalFunctions.h **** }
 284:open303/Source/DSPCode/GlobalFunctions.h **** 
 285:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isOdd(int x)
 286:open303/Source/DSPCode/GlobalFunctions.h **** {
 287:open303/Source/DSPCode/GlobalFunctions.h ****   if( x%2 != 0 )
 288:open303/Source/DSPCode/GlobalFunctions.h ****     return true;
 289:open303/Source/DSPCode/GlobalFunctions.h ****   else
 290:open303/Source/DSPCode/GlobalFunctions.h ****     return false;
 291:open303/Source/DSPCode/GlobalFunctions.h **** }
 292:open303/Source/DSPCode/GlobalFunctions.h **** 
 293:open303/Source/DSPCode/GlobalFunctions.h **** INLINE bool isPowerOfTwo(unsigned int x)
 6417              		.loc 3 293 13 is_stmt 1 view .LVU2506
 6418              	.LBB47:
 294:open303/Source/DSPCode/GlobalFunctions.h **** {
 295:open303/Source/DSPCode/GlobalFunctions.h ****   unsigned int currentPower = 1;
 6419              		.loc 3 295 3 view .LVU2507
 296:open303/Source/DSPCode/GlobalFunctions.h ****   while( currentPower <= x )
 6420              		.loc 3 296 3 view .LVU2508
 6421              		.loc 3 296 23 view .LVU2509
 297:open303/Source/DSPCode/GlobalFunctions.h ****   {
 298:open303/Source/DSPCode/GlobalFunctions.h ****     if( currentPower == x )
 6422              		.loc 3 298 5 view .LVU2510
 295:open303/Source/DSPCode/GlobalFunctions.h ****   while( currentPower <= x )
 6423              		.loc 3 295 16 is_stmt 0 view .LVU2511
 6424 0008 0123     		movs	r3, #1
 6425              	.LVL705:
 6426              	.L218:
 299:open303/Source/DSPCode/GlobalFunctions.h ****       return true;
 300:open303/Source/DSPCode/GlobalFunctions.h ****     currentPower *= 2;
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 186


 6427              		.loc 3 300 5 is_stmt 1 view .LVU2512
 6428              		.loc 3 300 18 is_stmt 0 view .LVU2513
 6429 000a 5B00     		lsls	r3, r3, #1
 6430              	.LVL706:
 296:open303/Source/DSPCode/GlobalFunctions.h ****   {
 6431              		.loc 3 296 23 is_stmt 1 view .LVU2514
 6432 000c 9942     		cmp	r1, r3
 6433 000e 00D2     		bcs	.L220
 6434              	.LVL707:
 6435              	.L216:
 296:open303/Source/DSPCode/GlobalFunctions.h ****   {
 6436              		.loc 3 296 23 is_stmt 0 view .LVU2515
 6437              	.LBE47:
 6438              	.LBE46:
  65:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6439              		.loc 1 65 1 view .LVU2516
 6440 0010 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 6441              	.LVL708:
 6442              	.L220:
 6443              	.LBB49:
 6444              	.LBB48:
 298:open303/Source/DSPCode/GlobalFunctions.h ****       return true;
 6445              		.loc 3 298 5 is_stmt 1 view .LVU2517
 6446 0012 FAD1     		bne	.L218
 6447              	.LVL709:
 298:open303/Source/DSPCode/GlobalFunctions.h ****       return true;
 6448              		.loc 3 298 5 is_stmt 0 view .LVU2518
 6449              	.LBE48:
 6450              	.LBE49:
  43:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 6451              		.loc 1 43 5 is_stmt 1 view .LVU2519
 6452 0014 2368     		ldr	r3, [r4]
 6453 0016 8B42     		cmp	r3, r1
 6454 0018 FAD0     		beq	.L216
 6455              	.LVL710:
 6456              	.LBB50:
 6457              	.LBI50:
  36:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6458              		.loc 1 36 6 view .LVU2520
 6459              	.LBB51:
  45:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       logN = (int) floor( log2((double) N + 0.5 ) );
 6460              		.loc 1 45 7 view .LVU2521
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6461              		.loc 1 46 32 is_stmt 0 view .LVU2522
 6462 001a 07EE901A 		vmov	s15, r1	@ int
 6463              	.LBB52:
 6464              	.LBB53:
 301:open303/Source/DSPCode/GlobalFunctions.h ****   }
 302:open303/Source/DSPCode/GlobalFunctions.h ****   return false;
 303:open303/Source/DSPCode/GlobalFunctions.h **** }
 304:open303/Source/DSPCode/GlobalFunctions.h **** 
 305:open303/Source/DSPCode/GlobalFunctions.h **** INLINE double log2(double x)
 306:open303/Source/DSPCode/GlobalFunctions.h **** {
 307:open303/Source/DSPCode/GlobalFunctions.h ****   return ONE_OVER_LN2*log(x);
 6465              		.loc 3 307 26 view .LVU2523
 6466 001e B6EE000B 		vmov.f64	d0, #5.0e-1
 6467              	.LBE53:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 187


 6468              	.LBE52:
  45:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       logN = (int) floor( log2((double) N + 0.5 ) );
 6469              		.loc 1 45 12 view .LVU2524
 6470 0022 2160     		str	r1, [r4]
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6471              		.loc 1 46 7 is_stmt 1 view .LVU2525
 6472              	.LVL711:
 6473              	.LBB57:
 6474              	.LBI52:
 305:open303/Source/DSPCode/GlobalFunctions.h **** {
 6475              		.loc 3 305 15 view .LVU2526
 6476              	.LBB54:
 6477              		.loc 3 307 3 view .LVU2527
 6478              	.LBE54:
 6479              	.LBE57:
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6480              		.loc 1 46 32 is_stmt 0 view .LVU2528
 6481 0024 B8EEE77B 		vcvt.f64.s32	d7, s15
 6482              	.LBB58:
 6483              	.LBB55:
 6484              		.loc 3 307 26 view .LVU2529
 6485 0028 37EE000B 		vadd.f64	d0, d7, d0
 6486              	.LVL712:
 6487              		.loc 3 307 26 view .LVU2530
 6488 002c FFF7FEFF 		bl	log
 6489              	.LVL713:
 6490              		.loc 3 307 26 view .LVU2531
 6491              	.LBE55:
 6492              	.LBE58:
  47:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6493              		.loc 1 47 32 view .LVU2532
 6494 0030 2046     		mov	r0, r4
 6495              	.LBB59:
 6496              	.LBB56:
 6497              		.loc 3 307 28 discriminator 1 view .LVU2533
 6498 0032 9FED377B 		vldr.64	d7, .L244
 6499 0036 20EE070B 		vmul.f64	d0, d0, d7
 6500              	.LBE56:
 6501              	.LBE59:
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6502              		.loc 1 46 25 discriminator 1 view .LVU2534
 6503 003a BBFE400B 		vrintm.f64	d0, d0
  46:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6504              		.loc 1 46 14 discriminator 2 view .LVU2535
 6505 003e BDEEC00B 		vcvt.s32.f64	s0, d0
 6506 0042 84ED010A 		vstr.32	s0, [r4, #4]	@ int
  47:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6507              		.loc 1 47 7 is_stmt 1 view .LVU2536
  47:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6508              		.loc 1 47 32 is_stmt 0 view .LVU2537
 6509 0046 FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 6510              	.LVL714:
  49:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] w;
 6511              		.loc 1 49 7 is_stmt 1 view .LVU2538
  49:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] w;
 6512              		.loc 1 49 11 is_stmt 0 view .LVU2539
 6513 004a A069     		ldr	r0, [r4, #24]
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 188


  49:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] w;
 6514              		.loc 1 49 7 view .LVU2540
 6515 004c 08B1     		cbz	r0, .L221
  50:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       w    = new double[2*N];
 6516              		.loc 1 50 9 is_stmt 1 view .LVU2541
  50:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       w    = new double[2*N];
 6517              		.loc 1 50 18 is_stmt 0 discriminator 1 view .LVU2542
 6518 004e FFF7FEFF 		bl	_ZdaPv
 6519              	.LVL715:
 6520              	.L221:
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6521              		.loc 1 51 7 is_stmt 1 view .LVU2543
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6522              		.loc 1 51 26 is_stmt 0 view .LVU2544
 6523 0052 2068     		ldr	r0, [r4]
 6524 0054 4300     		lsls	r3, r0, #1
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6525              		.loc 1 51 28 view .LVU2545
 6526 0056 B3F1805F 		cmp	r3, #268435456
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6527              		.loc 1 51 28 discriminator 1 view .LVU2546
 6528 005a 34BF     		ite	cc
 6529 005c 0001     		lslcc	r0, r0, #4
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6530              		.loc 1 51 28 discriminator 2 view .LVU2547
 6531 005e 4FF0FF30 		movcs	r0, #-1
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6532              		.loc 1 51 28 discriminator 4 view .LVU2548
 6533 0062 FFF7FEFF 		bl	_Znaj
 6534              	.LVL716:
  51:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6535              		.loc 1 51 12 discriminator 5 view .LVU2549
 6536 0066 A061     		str	r0, [r4, #24]
  53:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] ip;
 6537              		.loc 1 53 7 is_stmt 1 view .LVU2550
  53:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] ip;
 6538              		.loc 1 53 11 is_stmt 0 view .LVU2551
 6539 0068 E069     		ldr	r0, [r4, #28]
  53:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] ip;
 6540              		.loc 1 53 7 view .LVU2552
 6541 006a 08B1     		cbz	r0, .L223
  54:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip    = new int[(int) ceil(4.0+sqrt((double)N))];
 6542              		.loc 1 54 9 is_stmt 1 view .LVU2553
  54:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip    = new int[(int) ceil(4.0+sqrt((double)N))];
 6543              		.loc 1 54 18 is_stmt 0 discriminator 1 view .LVU2554
 6544 006c FFF7FEFF 		bl	_ZdaPv
 6545              	.LVL717:
 6546              	.L223:
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6547              		.loc 1 55 7 is_stmt 1 view .LVU2555
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6548              		.loc 1 55 42 is_stmt 0 view .LVU2556
 6549 0070 D4ED007A 		vldr.32	s15, [r4]	@ int
 6550 0074 B8EEE70B 		vcvt.f64.s32	d0, s15
 6551 0078 FFF7FEFF 		bl	sqrt
 6552              	.LVL718:
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 189


 6553              		.loc 1 55 33 discriminator 1 view .LVU2557
 6554 007c B1EE007B 		vmov.f64	d7, #4.0e+0
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6555              		.loc 1 55 54 discriminator 2 view .LVU2558
 6556 0080 6FF06043 		mvn	r3, #-536870912
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6557              		.loc 1 55 33 discriminator 1 view .LVU2559
 6558 0084 30EE070B 		vadd.f64	d0, d0, d7
 6559 0088 BAFE400B 		vrintp.f64	d0, d0
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6560              		.loc 1 55 23 discriminator 2 view .LVU2560
 6561 008c FDEEC07B 		vcvt.s32.f64	s15, d0
 6562 0090 17EE900A 		vmov	r0, s15	@ int
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6563              		.loc 1 55 54 discriminator 2 view .LVU2561
 6564 0094 9842     		cmp	r0, r3
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6565              		.loc 1 55 54 discriminator 3 view .LVU2562
 6566 0096 34BF     		ite	cc
 6567 0098 8000     		lslcc	r0, r0, #2
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6568              		.loc 1 55 54 discriminator 4 view .LVU2563
 6569 009a 4FF0FF30 		movcs	r0, #-1
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6570              		.loc 1 55 54 discriminator 6 view .LVU2564
 6571 009e FFF7FEFF 		bl	_Znaj
 6572              	.LVL719:
  56:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6573              		.loc 1 56 13 view .LVU2565
 6574 00a2 0023     		movs	r3, #0
  58:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] tmpBuffer;
 6575              		.loc 1 58 11 view .LVU2566
 6576 00a4 256A     		ldr	r5, [r4, #32]
  55:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       ip[0] = 0; // indicate that re-initialization is necesarry
 6577              		.loc 1 55 13 discriminator 7 view .LVU2567
 6578 00a6 E061     		str	r0, [r4, #28]
  56:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6579              		.loc 1 56 7 is_stmt 1 view .LVU2568
  56:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6580              		.loc 1 56 13 is_stmt 0 view .LVU2569
 6581 00a8 0360     		str	r3, [r0]
  58:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****         delete[] tmpBuffer;
 6582              		.loc 1 58 7 is_stmt 1 view .LVU2570
 6583 00aa 9DB1     		cbz	r5, .L225
  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
 6584              		.loc 1 59 9 view .LVU2571
  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
 6585              		.loc 1 59 9 is_stmt 0 discriminator 1 view .LVU2572
 6586 00ac 55F8043C 		ldr	r3, [r5, #-4]
 6587 00b0 05EB0315 		add	r5, r5, r3, lsl #4
 6588              	.L227:
 6589 00b4 236A     		ldr	r3, [r4, #32]
 6590 00b6 AB42     		cmp	r3, r5
 6591 00b8 04D0     		beq	.L226
  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
 6592              		.loc 1 59 9 discriminator 4 view .LVU2573
 6593 00ba 103D     		subs	r5, r5, #16
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 190


  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
 6594              		.loc 1 59 18 discriminator 4 view .LVU2574
 6595 00bc 2846     		mov	r0, r5
 6596 00be FFF7FEFF 		bl	_ZN5rosic7ComplexD1Ev
 6597              	.LVL720:
 6598 00c2 F7E7     		b	.L227
 6599              	.L226:
  59:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       tmpBuffer = new Complex[N];
 6600              		.loc 1 59 18 view .LVU2575
 6601 00c4 55F8041C 		ldr	r1, [r5, #-4]
 6602 00c8 A5F10800 		sub	r0, r5, #8
 6603 00cc 0901     		lsls	r1, r1, #4
 6604 00ce 0831     		adds	r1, r1, #8
 6605 00d0 FFF7FEFF 		bl	_ZdaPvj
 6606              	.LVL721:
 6607              	.L225:
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6608              		.loc 1 60 7 is_stmt 1 view .LVU2576
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6609              		.loc 1 60 31 is_stmt 0 view .LVU2577
 6610 00d4 2568     		ldr	r5, [r4]
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6611              		.loc 1 60 32 view .LVU2578
 6612 00d6 B5F1006F 		cmp	r5, #134217728
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6613              		.loc 1 60 32 discriminator 1 view .LVU2579
 6614 00da 36BF     		itet	cc
 6615 00dc 2801     		lslcc	r0, r5, #4
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6616              		.loc 1 60 32 discriminator 2 view .LVU2580
 6617 00de 4FF0FF30 		movcs	r0, #-1
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6618              		.loc 1 60 32 discriminator 1 view .LVU2581
 6619 00e2 0830     		addcc	r0, r0, #8
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6620              		.loc 1 60 32 discriminator 4 view .LVU2582
 6621 00e4 FFF7FEFF 		bl	_Znaj
 6622              	.LVL722:
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6623              		.loc 1 60 17 discriminator 5 view .LVU2583
 6624 00e8 1023     		movs	r3, #16
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6625              		.loc 1 60 32 discriminator 5 view .LVU2584
 6626 00ea 00F10806 		add	r6, r0, #8
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6627              		.loc 1 60 17 discriminator 5 view .LVU2585
 6628 00ee C0E90035 		strd	r3, r5, [r0]
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6629              		.loc 1 60 32 discriminator 5 view .LVU2586
 6630 00f2 3746     		mov	r7, r6
 6631 00f4 013D     		subs	r5, r5, #1
 6632              	.L229:
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6633              		.loc 1 60 32 is_stmt 1 discriminator 8 view .LVU2587
 6634 00f6 002D     		cmp	r5, #0
 6635 00f8 01DA     		bge	.L230
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 191


 6636              		.loc 1 60 17 is_stmt 0 discriminator 10 view .LVU2588
 6637 00fa 2662     		str	r6, [r4, #32]
  64:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6638              		.loc 1 64 16 is_stmt 1 view .LVU2589
 6639              	.LVL723:
  64:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6640              		.loc 1 64 16 is_stmt 0 view .LVU2590
 6641              	.LBE51:
 6642              	.LBE50:
  64:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6643              		.loc 1 64 16 is_stmt 1 view .LVU2591
  65:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6644              		.loc 1 65 1 is_stmt 0 view .LVU2592
 6645 00fc 88E7     		b	.L216
 6646              	.LVL724:
 6647              	.L230:
 6648              	.LBB61:
 6649              	.LBB60:
  60:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6650              		.loc 1 60 32 discriminator 9 view .LVU2593
 6651 00fe 3846     		mov	r0, r7
 6652 0100 013D     		subs	r5, r5, #1
 6653 0102 1037     		adds	r7, r7, #16
 6654 0104 FFF7FEFF 		bl	_ZN5rosic7ComplexC1Ev
 6655              	.LVL725:
 6656 0108 F5E7     		b	.L229
 6657              	.L245:
 6658 010a 00BFAFF3 		.align	3
 6658      0080
 6659              	.L244:
 6660 0110 FE822B65 		.word	1697350398
 6661 0114 4715F73F 		.word	1073157447
 6662              	.LBE60:
 6663              	.LBE61:
 6664              		.cfi_endproc
 6665              	.LFE665:
 6667              		.section	.text._ZN5rosic24FourierTransformerRadix2C2Ev,"ax",%progbits
 6668              		.align	1
 6669              		.global	_ZN5rosic24FourierTransformerRadix2C2Ev
 6670              		.syntax unified
 6671              		.thumb
 6672              		.thumb_func
 6674              	_ZN5rosic24FourierTransformerRadix2C2Ev:
 6675              	.LVL726:
 6676              	.LFB660:
   8:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6677              		.loc 1 8 1 is_stmt 1 view -0
 6678              		.cfi_startproc
 6679              		@ args = 0, pretend = 0, frame = 0
 6680              		@ frame_needed = 0, uses_anonymous_args = 0
 6681              	.LBB62:
  10:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   logN                = 0;
 6682              		.loc 1 10 3 view .LVU2595
 6683              	.LBE62:
   8:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6684              		.loc 1 8 1 is_stmt 0 view .LVU2596
 6685 0000 D0B5     		push	{r4, r6, r7, lr}
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 192


 6686              		.cfi_def_cfa_offset 16
 6687              		.cfi_offset 4, -16
 6688              		.cfi_offset 6, -12
 6689              		.cfi_offset 7, -8
 6690              		.cfi_offset 14, -4
 6691              	.LBB63:
  10:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   logN                = 0;
 6692              		.loc 1 10 23 view .LVU2597
 6693 0002 0023     		movs	r3, #0
  13:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationFactor = 1.0;
 6694              		.loc 1 13 23 view .LVU2598
 6695 0004 0122     		movs	r2, #1
  14:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   w                   = NULL;
 6696              		.loc 1 14 23 view .LVU2599
 6697 0006 0026     		movs	r6, #0
 6698 0008 084F     		ldr	r7, .L247
 6699              	.LBE63:
   8:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6700              		.loc 1 8 1 view .LVU2600
 6701 000a 0446     		mov	r4, r0
 6702              	.LBB64:
  12:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationMode   = NORMALIZE_ON_INVERSE_TRAFO;
 6703              		.loc 1 12 23 view .LVU2601
 6704 000c 8360     		str	r3, [r0, #8]
  13:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationFactor = 1.0;
 6705              		.loc 1 13 23 view .LVU2602
 6706 000e C260     		str	r2, [r0, #12]
  19:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6707              		.loc 1 19 15 view .LVU2603
 6708 0010 4FF48071 		mov	r1, #256
  17:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6709              		.loc 1 17 23 view .LVU2604
 6710 0014 0362     		str	r3, [r0, #32]
  11:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   direction           = FORWARD;
 6711              		.loc 1 11 23 view .LVU2605
 6712 0016 C0E90033 		strd	r3, r3, [r0]
  12:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationMode   = NORMALIZE_ON_INVERSE_TRAFO;
 6713              		.loc 1 12 3 is_stmt 1 view .LVU2606
  13:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   normalizationFactor = 1.0;
 6714              		.loc 1 13 3 view .LVU2607
  14:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   w                   = NULL;
 6715              		.loc 1 14 3 view .LVU2608
  14:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   w                   = NULL;
 6716              		.loc 1 14 23 is_stmt 0 view .LVU2609
 6717 001a C0E90467 		strd	r6, [r0, #16]
  15:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   ip                  = NULL;
 6718              		.loc 1 15 3 is_stmt 1 view .LVU2610
  16:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer           = NULL;
 6719              		.loc 1 16 23 is_stmt 0 view .LVU2611
 6720 001e C0E90633 		strd	r3, r3, [r0, #24]
  17:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6721              		.loc 1 17 3 is_stmt 1 view .LVU2612
  19:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6722              		.loc 1 19 3 view .LVU2613
  19:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6723              		.loc 1 19 15 is_stmt 0 view .LVU2614
 6724 0022 FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix212setBlockSizeEi
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 193


 6725              	.LVL727:
  19:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6726              		.loc 1 19 15 view .LVU2615
 6727              	.LBE64:
  20:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6728              		.loc 1 20 1 view .LVU2616
 6729 0026 2046     		mov	r0, r4
 6730 0028 D0BD     		pop	{r4, r6, r7, pc}
 6731              	.LVL728:
 6732              	.L248:
  20:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6733              		.loc 1 20 1 view .LVU2617
 6734 002a 00BF     		.align	2
 6735              	.L247:
 6736 002c 0000F03F 		.word	1072693248
 6737              		.cfi_endproc
 6738              	.LFE660:
 6740              		.global	_ZN5rosic24FourierTransformerRadix2C1Ev
 6741              		.thumb_set _ZN5rosic24FourierTransformerRadix2C1Ev,_ZN5rosic24FourierTransformerRadix2C2Ev
 6742              		.section	.text._ZN5rosic24FourierTransformerRadix212setDirectionEi,"ax",%progbits
 6743              		.align	1
 6744              		.global	_ZN5rosic24FourierTransformerRadix212setDirectionEi
 6745              		.syntax unified
 6746              		.thumb
 6747              		.thumb_func
 6749              	_ZN5rosic24FourierTransformerRadix212setDirectionEi:
 6750              	.LVL729:
 6751              	.LFB666:
  68:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( newDirection >= FORWARD && newDirection <= INVERSE )
 6752              		.loc 1 68 1 is_stmt 1 view -0
 6753              		.cfi_startproc
 6754              		@ args = 0, pretend = 0, frame = 0
 6755              		@ frame_needed = 0, uses_anonymous_args = 0
 6756              		@ link register save eliminated.
  69:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6757              		.loc 1 69 3 view .LVU2619
 6758 0000 0129     		cmp	r1, #1
 6759 0002 05D8     		bhi	.L249
 6760              	.LVL730:
 6761              	.LBB67:
 6762              	.LBI67:
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6763              		.loc 1 67 6 view .LVU2620
 6764              	.LBB68:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 6765              		.loc 1 73 5 view .LVU2621
 6766 0004 8268     		ldr	r2, [r0, #8]
 6767 0006 9142     		cmp	r1, r2
 6768 0008 02D0     		beq	.L249
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6769              		.loc 1 75 7 view .LVU2622
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6770              		.loc 1 75 17 is_stmt 0 view .LVU2623
 6771 000a 8160     		str	r1, [r0, #8]
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6772              		.loc 1 76 7 is_stmt 1 view .LVU2624
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 194


 6773              		.loc 1 76 32 is_stmt 0 view .LVU2625
 6774 000c FFF7FEBF 		b	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 6775              	.LVL731:
 6776              	.L249:
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6777              		.loc 1 76 32 view .LVU2626
 6778              	.LBE68:
 6779              	.LBE67:
  81:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6780              		.loc 1 81 1 view .LVU2627
 6781 0010 7047     		bx	lr
 6782              		.cfi_endproc
 6783              	.LFE666:
 6785              		.section	.text._ZN5rosic24FourierTransformerRadix220setNormalizationModeEi,"ax",%progbits
 6786              		.align	1
 6787              		.global	_ZN5rosic24FourierTransformerRadix220setNormalizationModeEi
 6788              		.syntax unified
 6789              		.thumb
 6790              		.thumb_func
 6792              	_ZN5rosic24FourierTransformerRadix220setNormalizationModeEi:
 6793              	.LVL732:
 6794              	.LFB667:
  84:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( newNormalizationMode >= NORMALIZE_ON_FORWARD_TRAFO && 
 6795              		.loc 1 84 1 is_stmt 1 view -0
 6796              		.cfi_startproc
 6797              		@ args = 0, pretend = 0, frame = 0
 6798              		@ frame_needed = 0, uses_anonymous_args = 0
 6799              		@ link register save eliminated.
  85:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       newNormalizationMode <= ORTHONORMAL_TRAFO )
 6800              		.loc 1 85 3 view .LVU2629
 6801 0000 0229     		cmp	r1, #2
 6802 0002 02D8     		bhi	.L251
  88:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     updateNormalizationFactor();
 6803              		.loc 1 88 5 view .LVU2630
  88:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     updateNormalizationFactor();
 6804              		.loc 1 88 23 is_stmt 0 view .LVU2631
 6805 0004 C160     		str	r1, [r0, #12]
  89:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6806              		.loc 1 89 5 is_stmt 1 view .LVU2632
  89:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6807              		.loc 1 89 30 is_stmt 0 view .LVU2633
 6808 0006 FFF7FEBF 		b	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 6809              	.LVL733:
 6810              	.L251:
  93:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6811              		.loc 1 93 1 view .LVU2634
 6812 000a 7047     		bx	lr
 6813              		.cfi_endproc
 6814              	.LFE667:
 6816              		.section	.text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd,"ax
 6817              		.align	1
 6818              		.global	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd
 6819              		.syntax unified
 6820              		.thumb
 6821              		.thumb_func
 6823              	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd:
 6824              	.LVL734:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 195


 6825              	.LFB675:
 237:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(INVERSE);
 6826              		.loc 1 237 1 is_stmt 1 view -0
 6827              		.cfi_startproc
 6828              		@ args = 0, pretend = 0, frame = 0
 6829              		@ frame_needed = 0, uses_anonymous_args = 0
 238:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6830              		.loc 1 238 3 view .LVU2636
 6831              	.LBB73:
 6832              	.LBI73:
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6833              		.loc 1 67 6 view .LVU2637
  69:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6834              		.loc 1 69 3 view .LVU2638
 6835              	.LBB74:
 6836              	.LBI74:
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 6837              		.loc 1 67 6 view .LVU2639
 6838              	.LBB75:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 6839              		.loc 1 73 5 view .LVU2640
 6840 0000 8368     		ldr	r3, [r0, #8]
 6841 0002 012B     		cmp	r3, #1
 6842              	.LBE75:
 6843              	.LBE74:
 6844              	.LBE73:
 237:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(INVERSE);
 6845              		.loc 1 237 1 is_stmt 0 view .LVU2641
 6846 0004 73B5     		push	{r0, r1, r4, r5, r6, lr}
 6847              		.cfi_def_cfa_offset 24
 6848              		.cfi_offset 4, -16
 6849              		.cfi_offset 5, -12
 6850              		.cfi_offset 6, -8
 6851              		.cfi_offset 14, -4
 237:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(INVERSE);
 6852              		.loc 1 237 1 view .LVU2642
 6853 0006 0546     		mov	r5, r0
 6854 0008 0C46     		mov	r4, r1
 6855 000a 1646     		mov	r6, r2
 6856              	.LBB78:
 6857              	.LBB77:
 6858              	.LBB76:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 6859              		.loc 1 73 5 view .LVU2643
 6860 000c 03D0     		beq	.L254
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6861              		.loc 1 75 7 is_stmt 1 view .LVU2644
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 6862              		.loc 1 75 17 is_stmt 0 view .LVU2645
 6863 000e 0123     		movs	r3, #1
 6864 0010 8360     		str	r3, [r0, #8]
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6865              		.loc 1 76 7 is_stmt 1 view .LVU2646
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 6866              		.loc 1 76 32 is_stmt 0 view .LVU2647
 6867 0012 FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 6868              	.LVL735:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 196


 6869              	.L254:
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6870              		.loc 1 80 16 is_stmt 1 view .LVU2648
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6871              		.loc 1 80 16 is_stmt 0 view .LVU2649
 6872              	.LBE76:
 6873              	.LBE77:
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6874              		.loc 1 80 16 is_stmt 1 view .LVU2650
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6875              		.loc 1 80 16 is_stmt 0 view .LVU2651
 6876              	.LBE78:
 242:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6877              		.loc 1 242 3 is_stmt 1 view .LVU2652
 245:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 6878              		.loc 1 245 3 view .LVU2653
 246:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6879              		.loc 1 246 3 view .LVU2654
 6880 0016 B7EE007B 		vmov.f64	d7, #1.0e+0
 259:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     outSignal[n] = -outSignal[n];
 6881              		.loc 1 259 14 is_stmt 0 discriminator 1 view .LVU2655
 6882 001a 2868     		ldr	r0, [r5]
 6883 001c 3246     		mov	r2, r6
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 6884              		.loc 1 248 10 view .LVU2656
 6885 001e 0023     		movs	r3, #0
 246:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 6886              		.loc 1 246 3 view .LVU2657
 6887 0020 95ED046B 		vldr.64	d6, [r5, #16]
 6888 0024 B4EE476B 		vcmp.f64	d6, d7
 6889 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 6890 002c 14D1     		bne	.L257
 6891              	.LVL736:
 6892              	.L256:
 253:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n];
 6893              		.loc 1 253 15 is_stmt 1 discriminator 1 view .LVU2658
 6894 002e 8342     		cmp	r3, r0
 6895 0030 14DA     		bge	.L261
 254:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6896              		.loc 1 254 7 view .LVU2659
 253:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n];
 6897              		.loc 1 253 5 is_stmt 0 discriminator 3 view .LVU2660
 6898 0032 0133     		adds	r3, r3, #1
 6899              	.LVL737:
 254:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6900              		.loc 1 254 40 view .LVU2661
 6901 0034 B4EC027B 		vldmia.64	r4!, {d7}
 254:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6902              		.loc 1 254 26 view .LVU2662
 6903 0038 37EE077B 		vadd.f64	d7, d7, d7
 254:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6904              		.loc 1 254 20 view .LVU2663
 6905 003c A2EC027B 		vstmia.64	r2!, {d7}
 253:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n];
 6906              		.loc 1 253 5 is_stmt 1 discriminator 3 view .LVU2664
 6907 0040 F5E7     		b	.L256
 6908              	.LVL738:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 197


 6909              	.L258:
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6910              		.loc 1 249 7 view .LVU2665
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6911              		.loc 1 249 40 is_stmt 0 view .LVU2666
 6912 0042 B4EC027B 		vldmia.64	r4!, {d7}
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6913              		.loc 1 249 42 view .LVU2667
 6914 0046 95ED046B 		vldr.64	d6, [r5, #16]
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 6915              		.loc 1 248 5 discriminator 3 view .LVU2668
 6916 004a 0133     		adds	r3, r3, #1
 6917              	.LVL739:
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6918              		.loc 1 249 26 view .LVU2669
 6919 004c 37EE077B 		vadd.f64	d7, d7, d7
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6920              		.loc 1 249 42 view .LVU2670
 6921 0050 26EE076B 		vmul.f64	d6, d6, d7
 249:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 6922              		.loc 1 249 20 view .LVU2671
 6923 0054 A2EC026B 		vstmia.64	r2!, {d6}
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 6924              		.loc 1 248 5 is_stmt 1 discriminator 3 view .LVU2672
 6925              	.LVL740:
 6926              	.L257:
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 6927              		.loc 1 248 15 discriminator 1 view .LVU2673
 6928 0058 8342     		cmp	r3, r0
 6929 005a F2DB     		blt	.L258
 6930              	.L261:
 248:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n] * normalizationFactor;
 6931              		.loc 1 248 15 is_stmt 0 discriminator 1 view .LVU2674
 6932 005c 06F11802 		add	r2, r6, #24
 253:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       outSignal[n] = 2.0 * d_inBuffer[n];
 6933              		.loc 1 253 10 view .LVU2675
 6934 0060 0323     		movs	r3, #3
 6935              	.LVL741:
 6936              	.L259:
 259:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     outSignal[n] = -outSignal[n];
 6937              		.loc 1 259 13 is_stmt 1 discriminator 1 view .LVU2676
 6938 0062 8342     		cmp	r3, r0
 6939 0064 09DB     		blt	.L262
 263:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6940              		.loc 1 263 3 view .LVU2677
 263:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6941              		.loc 1 263 7 is_stmt 0 view .LVU2678
 6942 0066 AB69     		ldr	r3, [r5, #24]
 6943              	.LVL742:
 263:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6944              		.loc 1 263 7 view .LVU2679
 6945 0068 3246     		mov	r2, r6
 6946 006a 4FF0FF31 		mov	r1, #-1
 6947 006e 0093     		str	r3, [sp]
 6948 0070 EB69     		ldr	r3, [r5, #28]
 6949 0072 FFF7FEFF 		bl	_Z4rdftiiPdPiS_
 6950              	.LVL743:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 198


 264:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6951              		.loc 1 264 1 view .LVU2680
 6952 0076 02B0     		add	sp, sp, #8
 6953              		.cfi_remember_state
 6954              		.cfi_def_cfa_offset 16
 6955              		@ sp needed
 6956 0078 70BD     		pop	{r4, r5, r6, pc}
 6957              	.LVL744:
 6958              	.L262:
 6959              		.cfi_restore_state
 260:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6960              		.loc 1 260 5 is_stmt 1 view .LVU2681
 260:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6961              		.loc 1 260 20 is_stmt 0 view .LVU2682
 6962 007a 1146     		mov	r1, r2
 6963 007c 1032     		adds	r2, r2, #16
 259:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     outSignal[n] = -outSignal[n];
 6964              		.loc 1 259 18 discriminator 3 view .LVU2683
 6965 007e 0233     		adds	r3, r3, #2
 6966              	.LVL745:
 260:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6967              		.loc 1 260 20 view .LVU2684
 6968 0080 91ED007B 		vldr.64	d7, [r1]
 6969 0084 B1EE477B 		vneg.f64	d7, d7
 260:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 6970              		.loc 1 260 18 view .LVU2685
 6971 0088 02ED047B 		vstr.64	d7, [r2, #-16]
 259:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     outSignal[n] = -outSignal[n];
 6972              		.loc 1 259 3 is_stmt 1 discriminator 3 view .LVU2686
 6973 008c E9E7     		b	.L259
 6974              		.cfi_endproc
 6975              	.LFE675:
 6977              		.section	.text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_,"ax",%progbit
 6978              		.align	1
 6979              		.global	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_
 6980              		.syntax unified
 6981              		.thumb
 6982              		.thumb_func
 6984              	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_:
 6985              	.LVL746:
 6986              	.LFB676:
 267:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   Complex* c_reAndIm = (Complex*) &(reAndIm[0]);
 6987              		.loc 1 267 1 view -0
 6988              		.cfi_startproc
 6989              		@ args = 0, pretend = 0, frame = 0
 6990              		@ frame_needed = 0, uses_anonymous_args = 0
 6991              		@ link register save eliminated.
 268:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformSymmetricSpectrum(c_reAndIm, signal);
 6992              		.loc 1 268 3 view .LVU2688
 269:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6993              		.loc 1 269 3 view .LVU2689
 269:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6994              		.loc 1 269 29 is_stmt 0 view .LVU2690
 6995 0000 FFF7FEBF 		b	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd
 6996              	.LVL747:
 269:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 6997              		.loc 1 269 29 view .LVU2691
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 199


 6998              		.cfi_endproc
 6999              	.LFE676:
 7001              		.section	.text._ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_,
 7002              		.align	1
 7003              		.global	_ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_
 7004              		.syntax unified
 7005              		.thumb
 7006              		.thumb_func
 7008              	_ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_:
 7009              	.LVL748:
 7010              	.LFB677:
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 7011              		.loc 1 275 1 is_stmt 1 view -0
 7012              		.cfi_startproc
 7013              		@ args = 0, pretend = 0, frame = 0
 7014              		@ frame_needed = 0, uses_anonymous_args = 0
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 7015              		.loc 1 276 3 view .LVU2693
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 7016              		.loc 1 275 1 is_stmt 0 view .LVU2694
 7017 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7018              		.cfi_def_cfa_offset 40
 7019              		.cfi_offset 3, -40
 7020              		.cfi_offset 4, -36
 7021              		.cfi_offset 5, -32
 7022              		.cfi_offset 6, -28
 7023              		.cfi_offset 7, -24
 7024              		.cfi_offset 8, -20
 7025              		.cfi_offset 9, -16
 7026              		.cfi_offset 10, -12
 7027              		.cfi_offset 11, -8
 7028              		.cfi_offset 14, -4
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 7029              		.loc 1 276 33 view .LVU2695
 7030 0004 0C46     		mov	r4, r1
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7031              		.loc 1 282 15 discriminator 1 view .LVU2696
 7032 0006 0568     		ldr	r5, [r0]
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 7033              		.loc 1 276 3 view .LVU2697
 7034 0008 076A     		ldr	r7, [r0, #32]
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 7035              		.loc 1 275 1 view .LVU2698
 7036 000a 1646     		mov	r6, r2
 7037 000c 9A46     		mov	r10, r3
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7038              		.loc 1 282 15 discriminator 1 view .LVU2699
 7039 000e 05EBD575 		add	r5, r5, r5, lsr #31
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 7040              		.loc 1 275 1 view .LVU2700
 7041 0012 8046     		mov	r8, r0
 7042 0014 07F1100B 		add	fp, r7, #16
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7043              		.loc 1 282 15 discriminator 1 view .LVU2701
 7044 0018 6D10     		asrs	r5, r5, #1
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7045              		.loc 1 282 8 view .LVU2702
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 200


 7046 001a 4FF00109 		mov	r9, #1
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 7047              		.loc 1 276 33 view .LVU2703
 7048 001e F4E80223 		ldrd	r2, [r4], #8
 7049              	.LVL749:
 275:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].re = magnitudes[0];
 7050              		.loc 1 275 1 view .LVU2704
 7051 0022 2DED048B 		vpush.64	{d8, d9}
 7052              		.cfi_def_cfa_offset 56
 7053              		.cfi_offset 80, -56
 7054              		.cfi_offset 81, -52
 7055              		.cfi_offset 82, -48
 7056              		.cfi_offset 83, -44
 276:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   tmpBuffer[0].im = phases[0];
 7057              		.loc 1 276 19 view .LVU2705
 7058 0026 C7E90023 		strd	r2, [r7]
 277:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7059              		.loc 1 277 3 is_stmt 1 view .LVU2706
 277:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7060              		.loc 1 277 29 is_stmt 0 view .LVU2707
 7061 002a F6E80223 		ldrd	r2, [r6], #8
 7062              	.LVL750:
 277:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7063              		.loc 1 277 19 view .LVU2708
 7064 002e C7E90223 		strd	r2, [r7, #8]
 279:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double* dBuffer = &(tmpBuffer[0].re);
 7065              		.loc 1 279 3 is_stmt 1 view .LVU2709
 280:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  s, c;
 7066              		.loc 1 280 3 view .LVU2710
 7067              	.LVL751:
 281:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 7068              		.loc 1 281 3 view .LVU2711
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7069              		.loc 1 282 3 view .LVU2712
 7070              	.L268:
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7071              		.loc 1 282 13 discriminator 1 view .LVU2713
 7072 0032 4D45     		cmp	r5, r9
 7073 0034 08DC     		bgt	.L269
 289:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7074              		.loc 1 289 3 view .LVU2714
 289:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7075              		.loc 1 289 29 is_stmt 0 view .LVU2715
 7076 0036 5246     		mov	r2, r10
 7077 0038 3946     		mov	r1, r7
 7078 003a 4046     		mov	r0, r8
 290:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7079              		.loc 1 290 1 view .LVU2716
 7080 003c BDEC048B 		vldm	sp!, {d8-d9}
 7081              		.cfi_remember_state
 7082              		.cfi_restore 82
 7083              		.cfi_restore 83
 7084              		.cfi_restore 80
 7085              		.cfi_restore 81
 7086              		.cfi_def_cfa_offset 40
 7087 0040 BDE8F84F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7088              		.cfi_restore 14
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 201


 7089              		.cfi_restore 11
 7090              		.cfi_restore 10
 7091              		.cfi_restore 9
 7092              		.cfi_restore 8
 7093              		.cfi_restore 7
 7094              		.cfi_restore 6
 7095              		.cfi_restore 5
 7096              		.cfi_restore 4
 7097              		.cfi_restore 3
 7098              		.cfi_def_cfa_offset 0
 7099              	.LVL752:
 289:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7100              		.loc 1 289 29 view .LVU2717
 7101 0044 FFF7FEBF 		b	_ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd
 7102              	.LVL753:
 7103              	.L269:
 7104              		.cfi_restore_state
 284:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k]   = magnitudes[k] * c;
 7105              		.loc 1 284 5 is_stmt 1 view .LVU2718
 284:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k]   = magnitudes[k] * c;
 7106              		.loc 1 284 11 is_stmt 0 view .LVU2719
 7107 0048 B6EC028B 		vldmia.64	r6!, {d8}
 7108              	.LVL754:
 7109              	.LBB81:
 7110              	.LBI81:
 7111              		.file 4 "open303/Source/DSPCode/rosic_RealFunctions.h"
   1:open303/Source/DSPCode/rosic_RealFunctions.h **** #ifndef rosic_RealFunctions_h
   2:open303/Source/DSPCode/rosic_RealFunctions.h **** #define rosic_RealFunctions_h
   3:open303/Source/DSPCode/rosic_RealFunctions.h **** 
   4:open303/Source/DSPCode/rosic_RealFunctions.h **** // standard library includes:
   5:open303/Source/DSPCode/rosic_RealFunctions.h **** #include <math.h>
   6:open303/Source/DSPCode/rosic_RealFunctions.h **** #include <stdlib.h>
   7:open303/Source/DSPCode/rosic_RealFunctions.h **** 
   8:open303/Source/DSPCode/rosic_RealFunctions.h **** // rosic includes:
   9:open303/Source/DSPCode/rosic_RealFunctions.h **** #include "GlobalFunctions.h"
  10:open303/Source/DSPCode/rosic_RealFunctions.h **** #include "rosic_NumberManipulations.h"
  11:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  12:open303/Source/DSPCode/rosic_RealFunctions.h **** namespace rosic
  13:open303/Source/DSPCode/rosic_RealFunctions.h **** {
  14:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  15:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Inverse hyperbolic sine. */
  16:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double asinh(double x);
  17:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  18:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Returns -1.0 if x is below low, 0.0 if x is between low and high and 1.0 if x is above high. 
  19:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double belowOrAbove(double x, double low, double high);
  20:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  21:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Clips x into the range min...max. */
  22:open303/Source/DSPCode/rosic_RealFunctions.h ****   template <class T>
  23:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE T clip(T x, T min, T max);
  24:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  25:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Evaluates the quartic polynomial y = a4*x^4 + a3*x^3 + a2*x^2 + a1*x + a0 at x. */
  26:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double evaluateQuartic(double x, double a0, double a1, double a2, double a3, double a4);
  27:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  28:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** foldover at the specified value */
  29:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double foldOver(double x, double min, double max);
  30:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  31:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Computes an integer power of x by successively multiplying x with itself. */
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 202


  32:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double integerPower(double x, int exponent);
  33:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  34:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Generates a pseudo-random number between min and max. */
  35:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double random(double min=0.0, double max=1.0);
  36:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  37:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Generates a 2*pi periodic saw wave. */
  38:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double sawWave(double x);
  39:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  40:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Calculates sine and cosine of x - this is more efficient than calling sin(x) and
  41:open303/Source/DSPCode/rosic_RealFunctions.h ****   cos(x) seperately. */
  42:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE void sinCos(double x, double* sinResult, double* cosResult);
  43:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  44:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Calculates a parabolic approximation of the sine and cosine of x. */
  45:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE void sinCosApprox(double x, double* sinResult, double* cosResult);
  46:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  47:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Generates a 2*pi periodic square wave. */
  48:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double sqrWave(double x);
  49:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  50:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Rational approximation of the hyperbolic tangent. */
  51:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double tanhApprox(double x);
  52:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  53:open303/Source/DSPCode/rosic_RealFunctions.h ****   /** Generates a 2*pi periodic triangle wave. */
  54:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double triWave(double x);
  55:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  56:open303/Source/DSPCode/rosic_RealFunctions.h ****   //===============================================================================================
  57:open303/Source/DSPCode/rosic_RealFunctions.h ****   // implementation:
  58:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  59:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double asinh(double x)
  60:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
  61:open303/Source/DSPCode/rosic_RealFunctions.h ****     return log(x + sqrt(x*x+1) );
  62:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
  63:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  64:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double belowOrAbove(double x, double low, double high)
  65:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
  66:open303/Source/DSPCode/rosic_RealFunctions.h ****     if( x < low )
  67:open303/Source/DSPCode/rosic_RealFunctions.h ****       return -1.0;
  68:open303/Source/DSPCode/rosic_RealFunctions.h ****     else if ( x > high )
  69:open303/Source/DSPCode/rosic_RealFunctions.h ****       return 1.0;
  70:open303/Source/DSPCode/rosic_RealFunctions.h ****     else
  71:open303/Source/DSPCode/rosic_RealFunctions.h ****       return 0.0;
  72:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
  73:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  74:open303/Source/DSPCode/rosic_RealFunctions.h ****   template <class T>
  75:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE T clip(T x, T min, T max)
  76:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
  77:open303/Source/DSPCode/rosic_RealFunctions.h ****     if( x > max )
  78:open303/Source/DSPCode/rosic_RealFunctions.h ****       return max;
  79:open303/Source/DSPCode/rosic_RealFunctions.h ****     else if ( x < min )
  80:open303/Source/DSPCode/rosic_RealFunctions.h ****       return min;
  81:open303/Source/DSPCode/rosic_RealFunctions.h ****     else return x;
  82:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
  83:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  84:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double evaluateQuartic(double x, double a0, double a1, double a2, double a3, double a4)
  85:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
  86:open303/Source/DSPCode/rosic_RealFunctions.h ****     double x2 = x*x;
  87:open303/Source/DSPCode/rosic_RealFunctions.h ****     return x*(a3*x2+a1) + x2*(a4*x2+a2) + a0;
  88:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 203


  89:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  90:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double foldOver(double x, double min, double max)
  91:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
  92:open303/Source/DSPCode/rosic_RealFunctions.h ****     if( x > max )
  93:open303/Source/DSPCode/rosic_RealFunctions.h ****       return max - (x-max);
  94:open303/Source/DSPCode/rosic_RealFunctions.h ****     else if( x < min )
  95:open303/Source/DSPCode/rosic_RealFunctions.h ****       return min - (x-min);
  96:open303/Source/DSPCode/rosic_RealFunctions.h ****     else return x;
  97:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
  98:open303/Source/DSPCode/rosic_RealFunctions.h **** 
  99:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double integerPower(double x, int exponent)
 100:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
 101:open303/Source/DSPCode/rosic_RealFunctions.h ****     double accu = 1.0;
 102:open303/Source/DSPCode/rosic_RealFunctions.h ****     for(int i=0; i<exponent; i++)
 103:open303/Source/DSPCode/rosic_RealFunctions.h ****       accu *= x;
 104:open303/Source/DSPCode/rosic_RealFunctions.h ****     return accu;
 105:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
 106:open303/Source/DSPCode/rosic_RealFunctions.h **** 
 107:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double random(double min, double max)
 108:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
 109:open303/Source/DSPCode/rosic_RealFunctions.h ****     double tmp = (1.0/RAND_MAX) * rand() ;  // between 0...1
 110:open303/Source/DSPCode/rosic_RealFunctions.h ****     return linToLin(tmp, 0.0, 1.0, min, max);
 111:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
 112:open303/Source/DSPCode/rosic_RealFunctions.h **** 
 113:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE double sawWave(double x)
 114:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
 115:open303/Source/DSPCode/rosic_RealFunctions.h ****     double tmp = fmod(x, 2*PI);
 116:open303/Source/DSPCode/rosic_RealFunctions.h ****     if( tmp < PI )
 117:open303/Source/DSPCode/rosic_RealFunctions.h ****       return tmp/PI;
 118:open303/Source/DSPCode/rosic_RealFunctions.h ****     else
 119:open303/Source/DSPCode/rosic_RealFunctions.h ****       return (tmp/PI)-2.0;
 120:open303/Source/DSPCode/rosic_RealFunctions.h ****   }
 121:open303/Source/DSPCode/rosic_RealFunctions.h **** 
 122:open303/Source/DSPCode/rosic_RealFunctions.h ****   INLINE void sinCos(double x, double* sinResult, double* cosResult)
 7112              		.loc 4 122 15 is_stmt 1 view .LVU2720
 7113              	.LBB82:
 123:open303/Source/DSPCode/rosic_RealFunctions.h ****   {
 124:open303/Source/DSPCode/rosic_RealFunctions.h ****     #ifdef __GNUC__  // \todo assembly-version causes compiler errors on gcc
 125:open303/Source/DSPCode/rosic_RealFunctions.h ****       *sinResult = sin(x);
 7114              		.loc 4 125 7 view .LVU2721
 7115              	.LBE82:
 7116              	.LBE81:
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7117              		.loc 1 282 3 is_stmt 0 discriminator 3 view .LVU2722
 7118 004c 09F10109 		add	r9, r9, #1
 7119              	.LVL755:
 7120              	.LBB84:
 7121              	.LBB83:
 7122              		.loc 4 125 23 view .LVU2723
 7123 0050 B0EE480B 		vmov.f64	d0, d8
 7124 0054 FFF7FEFF 		bl	sin
 7125              	.LVL756:
 7126 0058 B0EE409B 		vmov.f64	d9, d0
 7127              	.LVL757:
 126:open303/Source/DSPCode/rosic_RealFunctions.h ****       *cosResult = cos(x);
 7128              		.loc 4 126 7 is_stmt 1 view .LVU2724
 7129              		.loc 4 126 23 is_stmt 0 view .LVU2725
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 204


 7130 005c B0EE480B 		vmov.f64	d0, d8
 7131              	.LVL758:
 7132              		.loc 4 126 23 view .LVU2726
 7133 0060 FFF7FEFF 		bl	cos
 7134              	.LVL759:
 7135              		.loc 4 126 23 view .LVU2727
 7136              	.LBE83:
 7137              	.LBE84:
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 7138              		.loc 1 285 5 is_stmt 1 view .LVU2728
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 7139              		.loc 1 285 20 is_stmt 0 view .LVU2729
 7140 0064 5B46     		mov	r3, fp
 7141 0066 0BF1100B 		add	fp, fp, #16
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 7142              		.loc 1 285 34 view .LVU2730
 7143 006a 94ED007B 		vldr.64	d7, [r4]
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 7144              		.loc 1 285 36 view .LVU2731
 7145 006e 27EE007B 		vmul.f64	d7, d7, d0
 285:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     dBuffer[2*k+1] = magnitudes[k] * s;
 7146              		.loc 1 285 20 view .LVU2732
 7147 0072 83ED007B 		vstr.64	d7, [r3]
 286:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7148              		.loc 1 286 5 is_stmt 1 view .LVU2733
 286:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7149              		.loc 1 286 36 is_stmt 0 view .LVU2734
 7150 0076 B4EC020B 		vldmia.64	r4!, {d0}
 7151              	.LVL760:
 286:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7152              		.loc 1 286 36 view .LVU2735
 7153 007a 20EE090B 		vmul.f64	d0, d0, d9
 286:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7154              		.loc 1 286 20 view .LVU2736
 7155 007e 0BED020B 		vstr.64	d0, [fp, #-8]
 282:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7156              		.loc 1 282 3 is_stmt 1 discriminator 3 view .LVU2737
 7157 0082 D6E7     		b	.L268
 7158              		.cfi_endproc
 7159              	.LFE677:
 7161              		.section	.text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE,"ax",%prog
 7162              		.align	1
 7163              		.global	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE
 7164              		.syntax unified
 7165              		.thumb
 7166              		.thumb_func
 7168              	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE:
 7169              	.LVL761:
 7170              	.LFB671:
 158:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(FORWARD);
 7171              		.loc 1 158 1 view -0
 7172              		.cfi_startproc
 7173              		@ args = 0, pretend = 0, frame = 0
 7174              		@ frame_needed = 0, uses_anonymous_args = 0
 159:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7175              		.loc 1 159 3 view .LVU2739
 7176              	.LBB89:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 205


 7177              	.LBI89:
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 7178              		.loc 1 67 6 view .LVU2740
  69:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7179              		.loc 1 69 3 view .LVU2741
 7180              	.LBB90:
 7181              	.LBI90:
  67:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** {
 7182              		.loc 1 67 6 view .LVU2742
 7183              	.LBB91:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 7184              		.loc 1 73 5 view .LVU2743
 7185 0000 8368     		ldr	r3, [r0, #8]
 7186              	.LBE91:
 7187              	.LBE90:
 7188              	.LBE89:
 158:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(FORWARD);
 7189              		.loc 1 158 1 is_stmt 0 view .LVU2744
 7190 0002 2DE97343 		push	{r0, r1, r4, r5, r6, r8, r9, lr}
 7191              		.cfi_def_cfa_offset 32
 7192              		.cfi_offset 4, -24
 7193              		.cfi_offset 5, -20
 7194              		.cfi_offset 6, -16
 7195              		.cfi_offset 8, -12
 7196              		.cfi_offset 9, -8
 7197              		.cfi_offset 14, -4
 158:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   setDirection(FORWARD);
 7198              		.loc 1 158 1 view .LVU2745
 7199 0006 0546     		mov	r5, r0
 7200 0008 0E46     		mov	r6, r1
 7201 000a 1446     		mov	r4, r2
 7202              	.LBB94:
 7203              	.LBB93:
 7204              	.LBB92:
  73:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     {
 7205              		.loc 1 73 5 view .LVU2746
 7206 000c 1BB1     		cbz	r3, .L271
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 7207              		.loc 1 75 7 is_stmt 1 view .LVU2747
  75:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       updateNormalizationFactor();
 7208              		.loc 1 75 17 is_stmt 0 view .LVU2748
 7209 000e 0023     		movs	r3, #0
 7210 0010 8360     		str	r3, [r0, #8]
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 7211              		.loc 1 76 7 is_stmt 1 view .LVU2749
  76:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     }
 7212              		.loc 1 76 32 is_stmt 0 view .LVU2750
 7213 0012 FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
 7214              	.LVL762:
 7215              	.L271:
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7216              		.loc 1 80 16 is_stmt 1 view .LVU2751
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7217              		.loc 1 80 16 is_stmt 0 view .LVU2752
 7218              	.LBE92:
 7219              	.LBE93:
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 206


 7220              		.loc 1 80 16 is_stmt 1 view .LVU2753
  80:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7221              		.loc 1 80 16 is_stmt 0 view .LVU2754
 7222              	.LBE94:
 163:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7223              		.loc 1 163 3 is_stmt 1 view .LVU2755
 166:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   if( normalizationFactor != 1.0 )
 7224              		.loc 1 166 3 view .LVU2756
 167:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7225              		.loc 1 167 3 view .LVU2757
 7226 0016 B7EE007B 		vmov.f64	d7, #1.0e+0
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7227              		.loc 1 179 7 is_stmt 0 view .LVU2758
 7228 001a 2868     		ldr	r0, [r5]
 7229 001c 2246     		mov	r2, r4
 169:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n] * normalizationFactor;
 7230              		.loc 1 169 10 view .LVU2759
 7231 001e 0023     		movs	r3, #0
 167:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7232              		.loc 1 167 3 view .LVU2760
 7233 0020 95ED046B 		vldr.64	d6, [r5, #16]
 7234 0024 B4EE476B 		vcmp.f64	d6, d7
 7235 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7236 002c 10D1     		bne	.L274
 7237              	.LVL763:
 7238              	.L273:
 174:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n];
 7239              		.loc 1 174 15 is_stmt 1 discriminator 1 view .LVU2761
 7240 002e 8342     		cmp	r3, r0
 7241 0030 10DA     		bge	.L278
 175:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7242              		.loc 1 175 7 view .LVU2762
 174:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n];
 7243              		.loc 1 174 5 is_stmt 0 discriminator 3 view .LVU2763
 7244 0032 0133     		adds	r3, r3, #1
 7245              	.LVL764:
 175:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7246              		.loc 1 175 34 view .LVU2764
 7247 0034 F6E80289 		ldrd	r8, [r6], #8
 175:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7248              		.loc 1 175 22 view .LVU2765
 7249 0038 E2E80289 		strd	r8, [r2], #8
 174:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n];
 7250              		.loc 1 174 5 is_stmt 1 discriminator 3 view .LVU2766
 7251 003c F7E7     		b	.L273
 7252              	.LVL765:
 7253              	.L275:
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7254              		.loc 1 170 7 view .LVU2767
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7255              		.loc 1 170 34 is_stmt 0 view .LVU2768
 7256 003e B6EC026B 		vldmia.64	r6!, {d6}
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7257              		.loc 1 170 36 view .LVU2769
 7258 0042 95ED047B 		vldr.64	d7, [r5, #16]
 169:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n] * normalizationFactor;
 7259              		.loc 1 169 5 discriminator 3 view .LVU2770
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 207


 7260 0046 0133     		adds	r3, r3, #1
 7261              	.LVL766:
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7262              		.loc 1 170 36 view .LVU2771
 7263 0048 27EE067B 		vmul.f64	d7, d7, d6
 170:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7264              		.loc 1 170 22 view .LVU2772
 7265 004c A2EC027B 		vstmia.64	r2!, {d7}
 169:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n] * normalizationFactor;
 7266              		.loc 1 169 5 is_stmt 1 discriminator 3 view .LVU2773
 7267              	.LVL767:
 7268              	.L274:
 169:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       d_outBuffer[n] = inSignal[n] * normalizationFactor;
 7269              		.loc 1 169 15 discriminator 1 view .LVU2774
 7270 0050 8342     		cmp	r3, r0
 7271 0052 F4DB     		blt	.L275
 7272              	.L278:
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7273              		.loc 1 179 3 view .LVU2775
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7274              		.loc 1 179 7 is_stmt 0 view .LVU2776
 7275 0054 AB69     		ldr	r3, [r5, #24]
 7276              	.LVL768:
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7277              		.loc 1 179 7 view .LVU2777
 7278 0056 2246     		mov	r2, r4
 7279 0058 0121     		movs	r1, #1
 7280 005a 1834     		adds	r4, r4, #24
 7281              	.LVL769:
 179:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7282              		.loc 1 179 7 view .LVU2778
 7283 005c 0093     		str	r3, [sp]
 7284 005e EB69     		ldr	r3, [r5, #28]
 7285 0060 FFF7FEFF 		bl	_Z4rdftiiPdPiS_
 7286              	.LVL770:
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7287              		.loc 1 183 3 is_stmt 1 view .LVU2779
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7288              		.loc 1 183 14 is_stmt 0 discriminator 1 view .LVU2780
 7289 0064 2A68     		ldr	r2, [r5]
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7290              		.loc 1 183 8 view .LVU2781
 7291 0066 0323     		movs	r3, #3
 7292              	.LVL771:
 7293              	.L276:
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7294              		.loc 1 183 13 is_stmt 1 discriminator 1 view .LVU2782
 7295 0068 9A42     		cmp	r2, r3
 7296 006a 02DC     		bgt	.L279
 185:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7297              		.loc 1 185 1 is_stmt 0 view .LVU2783
 7298 006c 02B0     		add	sp, sp, #8
 7299              		.cfi_remember_state
 7300              		.cfi_def_cfa_offset 24
 7301              		@ sp needed
 7302 006e BDE87083 		pop	{r4, r5, r6, r8, r9, pc}
 7303              	.LVL772:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 208


 7304              	.L279:
 7305              		.cfi_restore_state
 184:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7306              		.loc 1 184 5 is_stmt 1 view .LVU2784
 184:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7307              		.loc 1 184 22 is_stmt 0 view .LVU2785
 7308 0072 2146     		mov	r1, r4
 7309 0074 1034     		adds	r4, r4, #16
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7310              		.loc 1 183 18 discriminator 3 view .LVU2786
 7311 0076 0233     		adds	r3, r3, #2
 7312              	.LVL773:
 184:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7313              		.loc 1 184 22 view .LVU2787
 7314 0078 91ED007B 		vldr.64	d7, [r1]
 7315 007c B1EE477B 		vneg.f64	d7, d7
 184:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7316              		.loc 1 184 20 view .LVU2788
 7317 0080 04ED047B 		vstr.64	d7, [r4, #-16]
 183:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     d_outBuffer[n] = -d_outBuffer[n];
 7318              		.loc 1 183 3 is_stmt 1 discriminator 3 view .LVU2789
 7319 0084 F0E7     		b	.L276
 7320              		.cfi_endproc
 7321              	.LFE671:
 7323              		.section	.text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_,"ax",%progbits
 7324              		.align	1
 7325              		.global	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_
 7326              		.syntax unified
 7327              		.thumb
 7328              		.thumb_func
 7330              	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_:
 7331              	.LVL774:
 7332              	.LFB672:
 188:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   Complex* c_reAndIm = (Complex*) &(reAndIm[0]);
 7333              		.loc 1 188 1 view -0
 7334              		.cfi_startproc
 7335              		@ args = 0, pretend = 0, frame = 0
 7336              		@ frame_needed = 0, uses_anonymous_args = 0
 7337              		@ link register save eliminated.
 189:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, c_reAndIm);
 7338              		.loc 1 189 3 view .LVU2791
 190:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7339              		.loc 1 190 3 view .LVU2792
 190:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7340              		.loc 1 190 22 is_stmt 0 view .LVU2793
 7341 0000 FFF7FEBF 		b	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE
 7342              	.LVL775:
 190:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** }
 7343              		.loc 1 190 22 view .LVU2794
 7344              		.cfi_endproc
 7345              	.LFE672:
 7347              		.section	.text._ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_,"ax"
 7348              		.align	1
 7349              		.global	_ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_
 7350              		.syntax unified
 7351              		.thumb
 7352              		.thumb_func
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 209


 7354              	_ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_:
 7355              	.LVL776:
 7356              	.LFB673:
 196:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7357              		.loc 1 196 1 is_stmt 1 view -0
 7358              		.cfi_startproc
 7359              		@ args = 0, pretend = 0, frame = 0
 7360              		@ frame_needed = 0, uses_anonymous_args = 0
 197:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7361              		.loc 1 197 3 view .LVU2796
 196:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7362              		.loc 1 196 1 is_stmt 0 view .LVU2797
 7363 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 7364              		.cfi_def_cfa_offset 24
 7365              		.cfi_offset 4, -24
 7366              		.cfi_offset 5, -20
 7367              		.cfi_offset 6, -16
 7368              		.cfi_offset 7, -12
 7369              		.cfi_offset 8, -8
 7370              		.cfi_offset 14, -4
 197:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7371              		.loc 1 197 22 view .LVU2798
 7372 0004 046A     		ldr	r4, [r0, #32]
 196:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7373              		.loc 1 196 1 view .LVU2799
 7374 0006 1646     		mov	r6, r2
 7375 0008 1D46     		mov	r5, r3
 7376 000a 0746     		mov	r7, r0
 197:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7377              		.loc 1 197 22 view .LVU2800
 7378 000c 2246     		mov	r2, r4
 7379              	.LVL777:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7380              		.loc 1 208 8 view .LVU2801
 7381 000e 4FF00108 		mov	r8, #1
 196:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7382              		.loc 1 196 1 view .LVU2802
 7383 0012 2DED048B 		vpush.64	{d8, d9}
 7384              		.cfi_def_cfa_offset 40
 7385              		.cfi_offset 80, -40
 7386              		.cfi_offset 81, -36
 7387              		.cfi_offset 82, -32
 7388              		.cfi_offset 83, -28
 197:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7389              		.loc 1 197 22 view .LVU2803
 7390 0016 FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE
 7391              	.LVL778:
 201:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   phases[0]     = tmpBuffer[0].im;
 7392              		.loc 1 201 3 is_stmt 1 view .LVU2804
 201:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   phases[0]     = tmpBuffer[0].im;
 7393              		.loc 1 201 32 is_stmt 0 view .LVU2805
 7394 001a D4E90023 		ldrd	r2, [r4]
 201:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   phases[0]     = tmpBuffer[0].im;
 7395              		.loc 1 201 17 view .LVU2806
 7396 001e E6E80223 		strd	r2, [r6], #8
 7397              	.LVL779:
 202:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 210


 7398              		.loc 1 202 3 is_stmt 1 view .LVU2807
 202:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7399              		.loc 1 202 32 is_stmt 0 view .LVU2808
 7400 0022 D4E90223 		ldrd	r2, [r4, #8]
 202:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7401              		.loc 1 202 17 view .LVU2809
 7402 0026 E5E80223 		strd	r2, [r5], #8
 7403              	.LVL780:
 205:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  re, im;
 7404              		.loc 1 205 3 is_stmt 1 view .LVU2810
 206:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int     k;
 7405              		.loc 1 206 3 view .LVU2811
 207:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 7406              		.loc 1 207 3 view .LVU2812
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7407              		.loc 1 208 3 view .LVU2813
 7408              	.L285:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7409              		.loc 1 208 13 discriminator 1 view .LVU2814
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7410              		.loc 1 208 15 is_stmt 0 discriminator 1 view .LVU2815
 7411 002a 3B68     		ldr	r3, [r7]
 7412 002c 03EBD373 		add	r3, r3, r3, lsr #31
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7413              		.loc 1 208 13 discriminator 1 view .LVU2816
 7414 0030 B8EB630F 		cmp	r8, r3, asr #1
 7415 0034 03DB     		blt	.L288
 218:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7416              		.loc 1 218 1 view .LVU2817
 7417 0036 BDEC048B 		vldm	sp!, {d8-d9}
 7418              		.cfi_remember_state
 7419              		.cfi_restore 82
 7420              		.cfi_restore 83
 7421              		.cfi_restore 80
 7422              		.cfi_restore 81
 7423              		.cfi_def_cfa_offset 24
 7424 003a BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 7425              	.LVL781:
 7426              	.L288:
 7427              		.cfi_restore_state
 210:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7428              		.loc 1 210 5 is_stmt 1 view .LVU2818
 211:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 7429              		.loc 1 211 19 is_stmt 0 view .LVU2819
 7430 003e 94ED068B 		vldr.64	d8, [r4, #24]
 210:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7431              		.loc 1 210 19 view .LVU2820
 7432 0042 94ED049B 		vldr.64	d9, [r4, #16]
 7433              	.LVL782:
 211:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 7434              		.loc 1 211 5 is_stmt 1 view .LVU2821
 212:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( re == 0.0 && im == 0.0 )
 7435              		.loc 1 212 5 view .LVU2822
 212:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( re == 0.0 && im == 0.0 )
 7436              		.loc 1 212 36 is_stmt 0 view .LVU2823
 7437 0046 28EE080B 		vmul.f64	d0, d8, d8
 212:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( re == 0.0 && im == 0.0 )
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 211


 7438              		.loc 1 212 25 view .LVU2824
 7439 004a A9EE090B 		vfma.f64	d0, d9, d9
 7440 004e FFF7FEFF 		bl	sqrt
 7441              	.LVL783:
 213:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       phases[k] = 0.0;
 7442              		.loc 1 213 5 view .LVU2825
 7443 0052 B5EE409B 		vcmp.f64	d9, #0
 212:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     if( re == 0.0 && im == 0.0 )
 7444              		.loc 1 212 19 discriminator 1 view .LVU2826
 7445 0056 A6EC020B 		vstmia.64	r6!, {d0}
 213:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       phases[k] = 0.0;
 7446              		.loc 1 213 5 is_stmt 1 view .LVU2827
 7447 005a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7448 005e 04D1     		bne	.L286
 213:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****       phases[k] = 0.0;
 7449              		.loc 1 213 19 is_stmt 0 discriminator 1 view .LVU2828
 7450 0060 B5EE408B 		vcmp.f64	d8, #0
 7451 0064 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 7452 0068 0BD0     		beq	.L289
 7453              	.L286:
 216:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7454              		.loc 1 216 7 is_stmt 1 view .LVU2829
 216:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7455              		.loc 1 216 24 is_stmt 0 view .LVU2830
 7456 006a B0EE491B 		vmov.f64	d1, d9
 7457 006e B0EE480B 		vmov.f64	d0, d8
 7458 0072 FFF7FEFF 		bl	atan2
 7459              	.LVL784:
 7460              	.L287:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7461              		.loc 1 208 3 discriminator 2 view .LVU2831
 7462 0076 08F10108 		add	r8, r8, #1
 7463              	.LVL785:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7464              		.loc 1 208 3 discriminator 2 view .LVU2832
 7465 007a 1034     		adds	r4, r4, #16
 214:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     else
 7466              		.loc 1 214 17 view .LVU2833
 7467 007c A5EC020B 		vstmia.64	r5!, {d0}
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7468              		.loc 1 208 3 is_stmt 1 discriminator 2 view .LVU2834
 7469              	.LVL786:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7470              		.loc 1 208 3 is_stmt 0 discriminator 2 view .LVU2835
 7471 0080 D3E7     		b	.L285
 7472              	.L289:
 208:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7473              		.loc 1 208 3 discriminator 2 view .LVU2836
 7474 0082 9FED010B 		vldr.64	d0, .L290
 7475 0086 F6E7     		b	.L287
 7476              	.L291:
 7477              		.align	3
 7478              	.L290:
 7479 0088 00000000 		.word	0
 7480 008c 00000000 		.word	0
 7481              		.cfi_endproc
 7482              	.LFE673:
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 212


 7484              		.section	.text._ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_,"ax",%progbits
 7485              		.align	1
 7486              		.global	_ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_
 7487              		.syntax unified
 7488              		.thumb
 7489              		.thumb_func
 7491              	_ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_:
 7492              	.LVL787:
 7493              	.LFB674:
 221:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7494              		.loc 1 221 1 is_stmt 1 view -0
 7495              		.cfi_startproc
 7496              		@ args = 0, pretend = 0, frame = 0
 7497              		@ frame_needed = 0, uses_anonymous_args = 0
 222:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 7498              		.loc 1 222 3 view .LVU2838
 221:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7499              		.loc 1 221 1 is_stmt 0 view .LVU2839
 7500 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 7501              		.cfi_def_cfa_offset 24
 7502              		.cfi_offset 3, -24
 7503              		.cfi_offset 4, -20
 7504              		.cfi_offset 5, -16
 7505              		.cfi_offset 6, -12
 7506              		.cfi_offset 7, -8
 7507              		.cfi_offset 14, -4
 222:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 7508              		.loc 1 222 22 view .LVU2840
 7509 0002 046A     		ldr	r4, [r0, #32]
 221:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   transformRealSignal(signal, tmpBuffer);
 7510              		.loc 1 221 1 view .LVU2841
 7511 0004 1546     		mov	r5, r2
 7512 0006 0746     		mov	r7, r0
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7513              		.loc 1 228 8 view .LVU2842
 7514 0008 0126     		movs	r6, #1
 222:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 7515              		.loc 1 222 22 view .LVU2843
 7516 000a 2246     		mov	r2, r4
 7517              	.LVL788:
 222:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   magnitudes[0] = tmpBuffer[0].re;
 7518              		.loc 1 222 22 view .LVU2844
 7519 000c FFF7FEFF 		bl	_ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE
 7520              	.LVL789:
 223:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7521              		.loc 1 223 3 is_stmt 1 view .LVU2845
 223:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7522              		.loc 1 223 32 is_stmt 0 view .LVU2846
 7523 0010 F4E80423 		ldrd	r2, [r4], #16
 223:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7524              		.loc 1 223 17 view .LVU2847
 7525 0014 E5E80223 		strd	r2, [r5], #8
 7526              	.LVL790:
 225:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   double  re, im;
 7527              		.loc 1 225 3 is_stmt 1 view .LVU2848
 226:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   int     k;
 7528              		.loc 1 226 3 view .LVU2849
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 213


 227:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   for(k=1; k<N/2; k++)
 7529              		.loc 1 227 3 view .LVU2850
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7530              		.loc 1 228 3 view .LVU2851
 7531              	.L293:
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7532              		.loc 1 228 13 discriminator 1 view .LVU2852
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7533              		.loc 1 228 15 is_stmt 0 discriminator 1 view .LVU2853
 7534 0018 3B68     		ldr	r3, [r7]
 7535 001a 03EBD373 		add	r3, r3, r3, lsr #31
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7536              		.loc 1 228 13 discriminator 1 view .LVU2854
 7537 001e B6EB630F 		cmp	r6, r3, asr #1
 7538 0022 00DB     		blt	.L294
 234:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp **** 
 7539              		.loc 1 234 1 view .LVU2855
 7540 0024 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 7541              	.LVL791:
 7542              	.L294:
 230:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7543              		.loc 1 230 5 is_stmt 1 view .LVU2856
 230:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7544              		.loc 1 230 19 is_stmt 0 view .LVU2857
 7545 0026 2346     		mov	r3, r4
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7546              		.loc 1 228 3 discriminator 3 view .LVU2858
 7547 0028 0136     		adds	r6, r6, #1
 7548              	.LVL792:
 230:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7549              		.loc 1 230 19 view .LVU2859
 7550 002a 1034     		adds	r4, r4, #16
 231:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 7551              		.loc 1 231 19 view .LVU2860
 7552 002c 14ED020B 		vldr.64	d0, [r4, #-8]
 230:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     im            = dBuffer[2*k+1];
 7553              		.loc 1 230 19 view .LVU2861
 7554 0030 93ED007B 		vldr.64	d7, [r3]
 7555              	.LVL793:
 231:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****     magnitudes[k] = sqrt(re*re + im*im);
 7556              		.loc 1 231 5 is_stmt 1 view .LVU2862
 232:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7557              		.loc 1 232 5 view .LVU2863
 232:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7558              		.loc 1 232 36 is_stmt 0 view .LVU2864
 7559 0034 20EE000B 		vmul.f64	d0, d0, d0
 7560              	.LVL794:
 232:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7561              		.loc 1 232 25 view .LVU2865
 7562 0038 A7EE070B 		vfma.f64	d0, d7, d7
 7563 003c FFF7FEFF 		bl	sqrt
 7564              	.LVL795:
 232:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   }
 7565              		.loc 1 232 19 discriminator 1 view .LVU2866
 7566 0040 A5EC020B 		vstmia.64	r5!, {d0}
 228:open303/Source/DSPCode/rosic_FourierTransformerRadix2.cpp ****   {
 7567              		.loc 1 228 3 is_stmt 1 discriminator 3 view .LVU2867
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 214


 7568 0044 E8E7     		b	.L293
 7569              		.cfi_endproc
 7570              	.LFE674:
 7572              		.text
 7573              	.Letext0:
 7574              		.file 5 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/cm
 7575              		.file 6 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/bi
 7576              		.file 7 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/cs
 7577              		.file 8 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/lib/gcc/arm-none-eabi/15.2.1/includ
 7578              		.file 9 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/math.h"
 7579              		.file 10 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/stdlib.h"
 7580              		.file 11 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/m
 7581              		.file 12 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/s
 7582              		.file 13 "/Applications/ArmGNUToolchain/15.2.rel1/arm-none-eabi/arm-none-eabi/include/c++/15.2.1/a
 7583              		.file 14 "open303/Source/DSPCode/rosic_NumberManipulations.h"
 7584              		.file 15 "open303/Source/DSPCode/rosic_Complex.h"
 7585              		.file 16 "open303/Source/DSPCode/rosic_FourierTransformerRadix2.h"
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 215


DEFINED SYMBOLS
                            *ABS*:00000000 rosic_FourierTransformerRadix2.cpp
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:20     .text._Z6makectiPiPd:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:26     .text._Z6makectiPiPd:00000000 _Z6makectiPiPd
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:159    .text._Z6makectiPiPd:00000088 $d
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:167    .text._Z6bitrv2iPiPd:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:173    .text._Z6bitrv2iPiPd:00000000 _Z6bitrv2iPiPd
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:622    .text._Z6makewtiPiPd:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:628    .text._Z6makewtiPiPd:00000000 _Z6makewtiPiPd
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:823    .text._Z6makewtiPiPd:000000b8 $d
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:830    .text._Z10bitrv2conjiPiPd:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:836    .text._Z10bitrv2conjiPiPd:00000000 _Z10bitrv2conjiPiPd
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:1391   .text._Z6cft1stiPdS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:1397   .text._Z6cft1stiPdS_:00000000 _Z6cft1stiPdS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:2014   .text._Z6cftmdliiPdS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:2020   .text._Z6cftmdliiPdS_:00000000 _Z6cftmdliiPdS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:2785   .text._Z7cftfsubiPdS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:2791   .text._Z7cftfsubiPdS_:00000000 _Z7cftfsubiPdS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3065   .text._Z7cftbsubiPdS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3071   .text._Z7cftbsubiPdS_:00000000 _Z7cftbsubiPdS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3350   .text._Z4cdftiiPdPiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3356   .text._Z4cdftiiPdPiS_:00000000 _Z4cdftiiPdPiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3499   .text._Z7rftfsubiPdiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3505   .text._Z7rftfsubiPdiS_:00000000 _Z7rftfsubiPdiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3640   .text._Z7rftbsubiPdiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3646   .text._Z7rftbsubiPdiS_:00000000 _Z7rftbsubiPdiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3800   .text._Z4rdftiiPdPiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:3806   .text._Z4rdftiiPdPiS_:00000000 _Z4rdftiiPdPiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4036   .text._Z6dctsubiPdiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4042   .text._Z6dctsubiPdiS_:00000000 _Z6dctsubiPdiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4142   .text._Z4ddctiiPdPiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4148   .text._Z4ddctiiPdPiS_:00000000 _Z4ddctiiPdPiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4438   .text._Z4dfctiPdS_PiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:4444   .text._Z4dfctiPdS_PiS_:00000000 _Z4dfctiPdS_PiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5017   .text._Z6dstsubiPdiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5023   .text._Z6dstsubiPdiS_:00000000 _Z6dstsubiPdiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5123   .text._Z4ddstiiPdPiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5129   .text._Z4ddstiiPdPiS_:00000000 _Z4ddstiiPdPiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5426   .text._Z4dfstiPdS_PiS_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5432   .text._Z4dfstiPdS_PiS_:00000000 _Z4dfstiPdS_PiS_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5957   .text._ZN5rosic24FourierTransformerRadix2D2Ev:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5963   .text._ZN5rosic24FourierTransformerRadix2D2Ev:00000000 _ZN5rosic24FourierTransformerRadix2D2Ev
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:5963   .text._ZN5rosic24FourierTransformerRadix2D2Ev:00000000 _ZN5rosic24FourierTransformerRadix2D1Ev
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6044   .text._ZN5rosic24FourierTransformerRadix217setRealSignalModeEb:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6050   .text._ZN5rosic24FourierTransformerRadix217setRealSignalModeEb:00000000 _ZN5rosic24FourierTransformerRadix217setRealSignalModeEb
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6069   .text._ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6075   .text._ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE:00000000 _ZN5rosic24FourierTransformerRadix229transformComplexBufferInPlaceEPNS_7ComplexE
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6183   .text._ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6189   .text._ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_:00000000 _ZN5rosic24FourierTransformerRadix222transformComplexBufferEPNS_7ComplexES2_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6294   .text._ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6300   .text._ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv:00000000 _ZN5rosic24FourierTransformerRadix225updateNormalizationFactorEv
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6384   .text._ZN5rosic24FourierTransformerRadix212setBlockSizeEi:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6390   .text._ZN5rosic24FourierTransformerRadix212setBlockSizeEi:00000000 _ZN5rosic24FourierTransformerRadix212setBlockSizeEi
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6660   .text._ZN5rosic24FourierTransformerRadix212setBlockSizeEi:00000110 $d
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6668   .text._ZN5rosic24FourierTransformerRadix2C2Ev:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6674   .text._ZN5rosic24FourierTransformerRadix2C2Ev:00000000 _ZN5rosic24FourierTransformerRadix2C2Ev
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6736   .text._ZN5rosic24FourierTransformerRadix2C2Ev:0000002c $d
ARM GAS  /var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s 			page 216


/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6674   .text._ZN5rosic24FourierTransformerRadix2C2Ev:00000000 _ZN5rosic24FourierTransformerRadix2C1Ev
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6743   .text._ZN5rosic24FourierTransformerRadix212setDirectionEi:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6749   .text._ZN5rosic24FourierTransformerRadix212setDirectionEi:00000000 _ZN5rosic24FourierTransformerRadix212setDirectionEi
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6786   .text._ZN5rosic24FourierTransformerRadix220setNormalizationModeEi:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6792   .text._ZN5rosic24FourierTransformerRadix220setNormalizationModeEi:00000000 _ZN5rosic24FourierTransformerRadix220setNormalizationModeEi
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6817   .text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6823   .text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd:00000000 _ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPNS_7ComplexEPd
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6978   .text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:6984   .text._ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_:00000000 _ZN5rosic24FourierTransformerRadix226transformSymmetricSpectrumEPdS1_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7002   .text._ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7008   .text._ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_:00000000 _ZN5rosic24FourierTransformerRadix236getRealSignalFromMagnitudesAndPhasesEPdS1_S1_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7162   .text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7168   .text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE:00000000 _ZN5rosic24FourierTransformerRadix219transformRealSignalEPdPNS_7ComplexE
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7324   .text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7330   .text._ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_:00000000 _ZN5rosic24FourierTransformerRadix219transformRealSignalEPdS1_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7348   .text._ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7354   .text._ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_:00000000 _ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7479   .text._ZN5rosic24FourierTransformerRadix232getRealSignalMagnitudesAndPhasesEPdS1_S1_:00000088 $d
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7485   .text._ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_:00000000 $t
/var/folders/7j/7n_15nxd0bx4q178nq7r8qsr0000gn/T//cc8hDKNO.s:7491   .text._ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_:00000000 _ZN5rosic24FourierTransformerRadix223getRealSignalMagnitudesEPdS1_

UNDEFINED SYMBOLS
cos
sin
_ZdaPv
_ZN5rosic7ComplexD1Ev
_ZdaPvj
sqrt
log
_Znaj
_ZN5rosic7ComplexC1Ev
atan2
