TimeQuest Timing Analyzer report for de0_tdc
Tue Jul 10 17:15:31 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 15. Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 16. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 17. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Propagation Delay
 28. Minimum Propagation Delay
 29. Slow 1200mV 85C Model Metastability Report
 30. Slow 1200mV 0C Model Fmax Summary
 31. Slow 1200mV 0C Model Setup Summary
 32. Slow 1200mV 0C Model Hold Summary
 33. Slow 1200mV 0C Model Recovery Summary
 34. Slow 1200mV 0C Model Removal Summary
 35. Slow 1200mV 0C Model Minimum Pulse Width Summary
 36. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 38. Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 39. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 40. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 41. Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 45. Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 46. Setup Times
 47. Hold Times
 48. Clock to Output Times
 49. Minimum Clock to Output Times
 50. Propagation Delay
 51. Minimum Propagation Delay
 52. Slow 1200mV 0C Model Metastability Report
 53. Fast 1200mV 0C Model Setup Summary
 54. Fast 1200mV 0C Model Hold Summary
 55. Fast 1200mV 0C Model Recovery Summary
 56. Fast 1200mV 0C Model Removal Summary
 57. Fast 1200mV 0C Model Minimum Pulse Width Summary
 58. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 60. Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 61. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 62. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 63. Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'
 67. Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'
 68. Setup Times
 69. Hold Times
 70. Clock to Output Times
 71. Minimum Clock to Output Times
 72. Propagation Delay
 73. Minimum Propagation Delay
 74. Fast 1200mV 0C Model Metastability Report
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Propagation Delay
 81. Minimum Propagation Delay
 82. Board Trace Model Assignments
 83. Input Transition Times
 84. Slow Corner Signal Integrity Metrics
 85. Fast Corner Signal Integrity Metrics
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; de0_tdc                                            ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; de0_tdc.sdc   ; OK     ; Tue Jul 10 17:15:28 2018 ;
+---------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; Clock Name                                                    ; Type      ; Period  ; Frequency ; Rise    ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                          ; Targets                                                           ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 500.000 ; 2.0 MHz   ; 0.000   ; 250.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] } ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 200.000 ; 5.0 MHz   ; 100.000 ; 200.000 ; 50.00      ; 10        ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0] ; { cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] } ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; Generated ; 5.000   ; 200.0 MHz ; 0.000   ; 2.500   ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; CLOCK_50 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]  ; { cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] }  ;
; CLOCK_50                                                      ; Base      ; 20.000  ; 50.0 MHz  ; 0.000   ; 10.000  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                 ; { CLOCK_50 }                                                      ;
+---------------------------------------------------------------+-----------+---------+-----------+---------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-----------------------------------------------------------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 272.48 MHz ; 272.48 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 321.96 MHz ; 321.96 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 335.12 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                     ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.330   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.032   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.016 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.306 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.357 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.357 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                       ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.253   ; 0.000         ;
; CLOCK_50                                                      ; 9.740   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.737  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.794 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.330 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.594      ;
; 1.334 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.590      ;
; 1.370 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.554      ;
; 1.374 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.550      ;
; 1.375 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.557      ;
; 1.403 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.531      ;
; 1.407 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.527      ;
; 1.413 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.519      ;
; 1.446 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.478      ;
; 1.450 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.474      ;
; 1.452 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.472      ;
; 1.456 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.476      ;
; 1.456 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.468      ;
; 1.490 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.434      ;
; 1.520 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.414      ;
; 1.524 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.410      ;
; 1.530 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.394      ;
; 1.537 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.395      ;
; 1.553 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.381      ;
; 1.553 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.381      ;
; 1.562 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.362      ;
; 1.563 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.371      ;
; 1.564 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.370      ;
; 1.566 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.358      ;
; 1.568 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.356      ;
; 1.572 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.352      ;
; 1.573 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.361      ;
; 1.573 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.361      ;
; 1.580 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.352      ;
; 1.590 ; phase_controller:ph_ctl|clk_10k                          ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.059     ; 0.846      ;
; 1.605 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.329      ;
; 1.606 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.318      ;
; 1.609 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.325      ;
; 1.610 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.324      ;
; 1.612 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.312      ;
; 1.614 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.318      ;
; 1.623 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.309      ;
; 1.627 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.305      ;
; 1.629 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.305      ;
; 1.630 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.304      ;
; 1.636 ; diff:diff_inst|diff_1[3]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.296      ;
; 1.655 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.279      ;
; 1.656 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 3.242      ;
; 1.659 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.275      ;
; 1.662 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.270      ;
; 1.666 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.266      ;
; 1.668 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.265      ;
; 1.672 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.261      ;
; 1.672 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.260      ;
; 1.685 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.249      ;
; 1.689 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.245      ;
; 1.693 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.242      ;
; 1.697 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.238      ;
; 1.702 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.230      ;
; 1.712 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.222      ;
; 1.716 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.218      ;
; 1.717 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.217      ;
; 1.719 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.215      ;
; 1.719 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.215      ;
; 1.721 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.212      ;
; 1.721 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.212      ;
; 1.721 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.213      ;
; 1.722 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.202      ;
; 1.728 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 3.196      ;
; 1.738 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.196      ;
; 1.738 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.196      ;
; 1.738 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.194      ;
; 1.739 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.193      ;
; 1.743 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.189      ;
; 1.747 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.187      ;
; 1.747 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.187      ;
; 1.748 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.186      ;
; 1.752 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.182      ;
; 1.758 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.174      ;
; 1.758 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.177      ;
; 1.759 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.173      ;
; 1.760 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.172      ;
; 1.761 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.171      ;
; 1.762 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.173      ;
; 1.765 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.170      ;
; 1.765 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.170      ;
; 1.767 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.167      ;
; 1.768 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.166      ;
; 1.770 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.164      ;
; 1.771 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.163      ;
; 1.775 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.159      ;
; 1.776 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.158      ;
; 1.778 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.155      ;
; 1.778 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.154      ;
; 1.778 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.154      ;
; 1.779 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[6]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 3.119      ;
; 1.780 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.153      ;
; 1.780 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.152      ;
; 1.781 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.151      ;
; 1.782 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.150      ;
; 1.783 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.063     ; 3.149      ;
; 1.785 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.150      ;
; 1.786 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.149      ;
; 1.788 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 3.147      ;
; 1.795 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 3.139      ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.032   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.010      ;
; 3.034   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 1.008      ;
; 3.036   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.835     ; 0.994      ;
; 3.040   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.835     ; 0.990      ;
; 3.048   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.823     ; 0.994      ;
; 3.170   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.835     ; 0.860      ;
; 496.894 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 3.038      ;
; 496.979 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.058     ; 2.958      ;
; 497.311 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.061     ; 2.623      ;
; 497.413 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.522      ;
; 497.424 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.511      ;
; 497.426 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.509      ;
; 497.467 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.468      ;
; 497.588 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.347      ;
; 497.603 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.329      ;
; 497.649 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 2.283      ;
; 497.684 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 2.249      ;
; 497.710 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.225      ;
; 497.747 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.188      ;
; 497.764 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 2.169      ;
; 497.850 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 2.085      ;
; 497.875 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 2.058      ;
; 497.897 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 2.036      ;
; 498.058 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.875      ;
; 498.088 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.844      ;
; 498.093 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.839      ;
; 498.094 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.838      ;
; 498.103 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.829      ;
; 498.113 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.820      ;
; 498.121 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.812      ;
; 498.151 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.058     ; 1.786      ;
; 498.173 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.059     ; 1.763      ;
; 498.262 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.671      ;
; 498.274 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.058     ; 1.663      ;
; 498.311 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.621      ;
; 498.370 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.562      ;
; 498.371 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.561      ;
; 498.382 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.066     ; 1.547      ;
; 498.389 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.543      ;
; 498.399 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.534      ;
; 498.404 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.528      ;
; 498.585 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.065     ; 1.345      ;
; 498.671 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.061     ; 1.263      ;
; 498.672 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.260      ;
; 498.740 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.192      ;
; 498.756 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.176      ;
; 498.761 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.172      ;
; 498.796 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 1.137      ;
; 498.856 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.064     ; 1.075      ;
; 498.881 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.054      ;
; 498.883 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.060     ; 1.052      ;
; 498.907 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 1.025      ;
; 498.942 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.991      ;
; 498.945 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.987      ;
; 498.945 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.988      ;
; 498.945 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.988      ;
; 498.947 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.986      ;
; 498.960 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.973      ;
; 498.968 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.964      ;
; 498.970 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.963      ;
; 498.970 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.963      ;
; 498.972 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.960      ;
; 498.973 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.960      ;
; 499.079 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.853      ;
; 499.086 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.847      ;
; 499.088 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.844      ;
; 499.089 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.843      ;
; 499.089 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.844      ;
; 499.090 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.843      ;
; 499.091 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.842      ;
; 499.098 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.835      ;
; 499.100 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.064     ; 0.831      ;
; 499.101 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.832      ;
; 499.122 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.811      ;
; 499.132 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.801      ;
; 499.222 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.710      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.701      ;
; 499.232 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.701      ;
; 499.237 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.695      ;
; 499.237 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.696      ;
; 499.241 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.691      ;
; 499.244 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.688      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.295 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.063     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
; 499.296 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.062     ; 0.637      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.016 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.918      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.017 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.917      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.131 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.803      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.132 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.802      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.243 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.691      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.248 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.686      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.359 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.575      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.374 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.560      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 197.479 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.061     ; 2.455      ;
; 199.249 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 1.035      ;
; 199.297 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.987      ;
; 199.303 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.981      ;
; 199.310 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.974      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.971      ;
; 199.315 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.969      ;
; 199.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.967      ;
; 199.319 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.965      ;
; 199.325 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.256      ; 0.959      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.306 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.870      ;
; 0.316 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.880      ;
; 0.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.881      ;
; 0.325 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.889      ;
; 0.326 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.890      ;
; 0.326 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.890      ;
; 0.329 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.893      ;
; 0.339 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.903      ;
; 0.380 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.377      ; 0.944      ;
; 0.573 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.791      ;
; 0.578 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.579 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.798      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.801      ;
; 0.596 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.814      ;
; 0.847 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.065      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.072      ;
; 0.854 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.072      ;
; 0.866 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.084      ;
; 0.867 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.085      ;
; 0.868 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.086      ;
; 0.869 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.087      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.870 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.088      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.090      ;
; 0.963 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.181      ;
; 0.964 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.182      ;
; 0.964 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.182      ;
; 0.965 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.183      ;
; 0.966 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.184      ;
; 0.966 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.184      ;
; 0.978 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.196      ;
; 0.979 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.197      ;
; 0.980 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.198      ;
; 0.981 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.199      ;
; 0.982 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.200      ;
; 0.984 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.202      ;
; 1.075 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.293      ;
; 1.076 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.294      ;
; 1.077 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.295      ;
; 1.078 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.296      ;
; 1.090 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.308      ;
; 1.091 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.309      ;
; 1.092 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.310      ;
; 1.093 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.311      ;
; 1.188 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.406      ;
; 1.190 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.408      ;
; 1.202 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.420      ;
; 1.204 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.422      ;
; 1.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.792      ;
; 1.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.792      ;
; 1.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.792      ;
; 1.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.792      ;
; 1.574 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.792      ;
; 1.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.886      ;
; 1.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.886      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.679 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.897      ;
; 1.710 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.928      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.757 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 1.975      ;
; 1.832 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.050      ;
; 1.832 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.050      ;
; 1.832 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.050      ;
; 1.832 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.050      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.890 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.108      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
; 1.933 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 2.151      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                          ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.577      ;
; 0.374 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.594      ;
; 0.375 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.595      ;
; 0.378 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.598      ;
; 0.379 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.598      ;
; 0.381 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.602      ;
; 0.394 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.614      ;
; 0.467 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 0.754      ;
; 0.481 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.700      ;
; 0.491 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.790      ;
; 0.494 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.713      ;
; 0.514 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.733      ;
; 0.514 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 0.801      ;
; 0.519 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.738      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.742      ;
; 0.524 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.743      ;
; 0.525 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.744      ;
; 0.535 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.755      ;
; 0.538 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.837      ;
; 0.554 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.008     ; 0.853      ;
; 0.566 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.020     ; 0.853      ;
; 0.595 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.815      ;
; 0.598 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.817      ;
; 0.649 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.868      ;
; 0.650 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.869      ;
; 0.651 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.871      ;
; 0.652 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.872      ;
; 0.652 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.871      ;
; 0.655 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.874      ;
; 0.657 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.876      ;
; 0.665 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.884      ;
; 0.676 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.895      ;
; 0.710 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 0.930      ;
; 0.739 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.960      ;
; 0.741 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 0.962      ;
; 0.755 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.060      ; 0.972      ;
; 0.762 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 0.981      ;
; 0.863 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.082      ;
; 0.875 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.095      ;
; 0.887 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.107      ;
; 0.943 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.163      ;
; 0.945 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 1.167      ;
; 1.024 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.242      ;
; 1.132 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.351      ;
; 1.147 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.367      ;
; 1.158 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.378      ;
; 1.180 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.400      ;
; 1.183 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.403      ;
; 1.189 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.409      ;
; 1.226 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.442      ;
; 1.238 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.457      ;
; 1.331 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.555      ;
; 1.372 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.591      ;
; 1.374 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.593      ;
; 1.392 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.612      ;
; 1.397 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.617      ;
; 1.398 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.618      ;
; 1.411 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.631      ;
; 1.411 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.630      ;
; 1.426 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.066      ; 1.649      ;
; 1.455 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 1.679      ;
; 1.487 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.706      ;
; 1.537 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.758      ;
; 1.574 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.793      ;
; 1.608 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.829      ;
; 1.680 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.901      ;
; 1.716 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.062      ; 1.935      ;
; 1.745 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 1.966      ;
; 1.763 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 1.983      ;
; 1.851 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.072      ;
; 1.923 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.144      ;
; 1.924 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.145      ;
; 1.925 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.146      ;
; 1.934 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.064      ; 2.155      ;
; 1.982 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.202      ;
; 2.027 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.065      ; 2.249      ;
; 2.408 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.067      ; 2.632      ;
; 2.553 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.063      ; 2.773      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena  ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_10k                                                 ; phase_controller:ph_ctl|clk_10k                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[3]                                              ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[6]                                              ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[4]                                              ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[8]                                              ; phase_controller:ph_ctl|clk_max[8]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[7]                                              ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[10]                                             ; phase_controller:ph_ctl|clk_max[10]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[0]                                              ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; phase_controller:ph_ctl|clk_max[2]                                              ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; diff:diff_inst|buf1_rdy                                                         ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; diff:diff_inst|buf2_rdy                                                         ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; diff:diff_inst|recv                                                             ; diff:diff_inst|recv                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_write                                      ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm1|clkout                                         ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_20k                                                                         ; clk_20k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm|clkout                                          ; spi_data_transm:spi_data_transm|clkout                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_10k                                                                         ; clk_10k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_20m                                                                         ; clk_20m                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[9]                                              ; phase_controller:ph_ctl|clk_max[9]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[12]                                             ; phase_controller:ph_ctl|clk_max[12]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[11]                                             ; phase_controller:ph_ctl|clk_max[11]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; phase_controller:ph_ctl|clk_max[13]                                             ; phase_controller:ph_ctl|clk_max[13]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; clk_40k                                                                         ; clk_40k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_data_transm:spi_data_transm|spi_write                                       ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; tdc:tdc_inst_0|s_out_fr                                                         ; tdc:tdc_inst_0|s_out_fr                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.580      ;
; 0.360 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.369 ; diff:diff_inst|out_valid                                                        ; diff:diff_inst|wr_delay[0]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.588      ;
; 0.371 ; clk_20k                                                                         ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.589      ;
; 0.371 ; tdc:tdc_inst_0|frac_sync_out[0][5]                                              ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][5]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.591      ;
; 0.371 ; tdc:tdc_inst_0|frac_sync_out[0][1]                                              ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.371 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                               ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.592      ;
; 0.372 ; spi_data_transm:spi_data_transm|clkout_prev                                     ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.590      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][13]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][13]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][11]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][9]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][7]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][7]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.372 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][6]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][4]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][4]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[2]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                               ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.594      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[0] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[0]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.593      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][1]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; diff:diff_inst|wr_delay[1]                                                      ; diff:diff_inst|wr_delay[2]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][8]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][7]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[7]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][6]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[6]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][5]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][5]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.594      ;
; 0.374 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[4]                                      ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|s_out_fr                                                         ; tdc:tdc_inst_0|mlt_wr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.595      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                               ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; diff:diff_inst|wr_delay[4]                                                      ; diff:diff_inst|wr_delay[5]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[4] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[4]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.595      ;
; 0.375 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[2]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][2]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.378 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.378 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                       ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                      ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                  ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                   ;
; 2.253 ; 2.469        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                      ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                 ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout      ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout_prev ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|spi_write   ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev  ;
; 2.254 ; 2.470        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write    ;
; 2.255 ; 2.471        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout       ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                      ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                 ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                  ;
; 2.256 ; 2.472        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                  ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k              ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[9]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[11]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[12]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]          ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]           ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]         ;
; 2.259 ; 2.475        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                       ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.743  ; 9.743        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.254 ; 10.254       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.737  ; 99.967       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.756  ; 99.972       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.789  ; 100.019      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.843  ; 100.027      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.988  ; 99.988       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.994  ; 99.994       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.995  ; 99.995       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.004 ; 100.004      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.005 ; 100.005      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.011 ; 100.011      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.794 ; 250.010      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.795 ; 250.011      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.801 ; 249.985      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.802 ; 249.986      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_write_prev|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01001|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01010|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01011|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01100|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01101|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01110|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01111|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10000|clk                                                 ;
; 249.994 ; 249.994      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10001|clk                                                 ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.342 ; 4.882 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.342 ; 4.882 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.119 ; 4.681 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.267 ; 5.865 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.267 ; 5.865 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.130 ; 5.681 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.896 ; 4.451 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -3.407 ; -3.955 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.620 ; -4.148 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -3.407 ; -3.955 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -3.419 ; -3.953 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.800 ; -4.406 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -3.419 ; -3.953 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -3.177 ; -3.712 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 2.035   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 4.332   ; 4.282   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 4.835   ; 4.869   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.911   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 4.003   ; 4.039   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 4.320   ; 4.383   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 106.095 ; 105.996 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 106.584 ; 106.489 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 106.247 ; 106.135 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 106.296 ; 106.161 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 106.359 ; 106.231 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 106.542 ; 106.414 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 106.499 ; 106.352 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 102.035 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.911 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 5.561   ; 5.541   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 4.603   ; 4.570   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 5.218   ; 5.202   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 4.110   ; 4.085   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 4.385   ; 4.362   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 4.790   ; 4.858   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 5.218   ; 5.202   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 4.956   ; 5.003   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 5.094   ; 5.071   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 4.589   ; 4.546   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 4.482   ; 4.470   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 5.883   ; 5.986   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 1.663   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 3.857   ; 3.804   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 4.336   ; 4.374   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.539   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 3.542   ; 3.572   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 3.841   ; 3.907   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 105.553 ; 105.453 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 105.553 ; 105.453 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 106.023 ; 105.927 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 106.144 ; 106.042 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 105.700 ; 105.587 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 105.747 ; 105.612 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 105.807 ; 105.679 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 105.982 ; 105.854 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 105.942 ; 105.796 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 101.663 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.539 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 5.039   ; 5.014   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 4.120   ; 4.083   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 3.644   ; 3.615   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 3.644   ; 3.615   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 3.908   ; 3.881   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 4.297   ; 4.357   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 4.710   ; 4.689   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 4.457   ; 4.497   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 4.590   ; 4.563   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 4.104   ; 4.058   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 4.001   ; 3.985   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 4.656   ; 4.626   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.544 ;    ;    ; 5.920 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.422 ;    ;    ; 5.790 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                    ; Note                                           ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
; 305.72 MHz ; 305.72 MHz      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;                                                ;
; 361.53 MHz ; 361.53 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 375.09 MHz ; 315.06 MHz      ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.673   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.241   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.334 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.299 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.312 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.312 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.248   ; 0.000         ;
; CLOCK_50                                                      ; 9.713   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.741  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.790 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 1.673 ; phase_controller:ph_ctl|clk_10k                          ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.067     ; 0.755      ;
; 1.729 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.204      ;
; 1.734 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.199      ;
; 1.772 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.169      ;
; 1.775 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.166      ;
; 1.777 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.156      ;
; 1.782 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.151      ;
; 1.784 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.156      ;
; 1.795 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.145      ;
; 1.829 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.104      ;
; 1.834 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.099      ;
; 1.847 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.086      ;
; 1.852 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.081      ;
; 1.860 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.080      ;
; 1.867 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.066      ;
; 1.899 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.042      ;
; 1.902 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.039      ;
; 1.914 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 3.026      ;
; 1.915 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.018      ;
; 1.918 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.023      ;
; 1.918 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.023      ;
; 1.921 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.020      ;
; 1.921 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.020      ;
; 1.929 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 3.004      ;
; 1.934 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.999      ;
; 1.936 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.005      ;
; 1.936 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 3.005      ;
; 1.947 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.986      ;
; 1.952 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.981      ;
; 1.957 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.984      ;
; 1.959 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.982      ;
; 1.959 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.982      ;
; 1.965 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.975      ;
; 1.967 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.966      ;
; 1.973 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.968      ;
; 1.977 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.964      ;
; 1.985 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.948      ;
; 1.986 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.954      ;
; 2.008 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.933      ;
; 2.011 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.930      ;
; 2.014 ; diff:diff_inst|diff_1[3]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.926      ;
; 2.015 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.926      ;
; 2.015 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.925      ;
; 2.018 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.923      ;
; 2.020 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.920      ;
; 2.025 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.916      ;
; 2.027 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.087     ; 2.881      ;
; 2.028 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.913      ;
; 2.031 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.909      ;
; 2.034 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.906      ;
; 2.039 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.902      ;
; 2.042 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.899      ;
; 2.054 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.888      ;
; 2.054 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.886      ;
; 2.057 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.885      ;
; 2.057 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.883      ;
; 2.059 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.881      ;
; 2.061 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.880      ;
; 2.061 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.880      ;
; 2.067 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.866      ;
; 2.068 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.872      ;
; 2.068 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.872      ;
; 2.075 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.866      ;
; 2.075 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.866      ;
; 2.076 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.865      ;
; 2.076 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.865      ;
; 2.080 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.860      ;
; 2.085 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.062     ; 2.848      ;
; 2.091 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.849      ;
; 2.094 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.847      ;
; 2.094 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.847      ;
; 2.097 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.842      ;
; 2.099 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.840      ;
; 2.099 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.843      ;
; 2.099 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.841      ;
; 2.100 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.839      ;
; 2.100 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.841      ;
; 2.102 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.053     ; 2.840      ;
; 2.102 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.839      ;
; 2.102 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.839      ;
; 2.103 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.838      ;
; 2.106 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.835      ;
; 2.109 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.831      ;
; 2.114 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.827      ;
; 2.115 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.824      ;
; 2.115 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.825      ;
; 2.116 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.824      ;
; 2.116 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.825      ;
; 2.116 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.825      ;
; 2.117 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.824      ;
; 2.117 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.822      ;
; 2.118 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.056     ; 2.821      ;
; 2.120 ; phase_controller:ph_ctl|clk_max[2]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.820      ;
; 2.120 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.820      ;
; 2.123 ; phase_controller:ph_ctl|clk_max[2]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.817      ;
; 2.133 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.808      ;
; 2.134 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.806      ;
; 2.135 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.806      ;
; 2.135 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.054     ; 2.806      ;
; 2.136 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_div[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.055     ; 2.804      ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.241   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 0.896      ;
; 3.244   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 0.893      ;
; 3.246   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.738     ; 0.881      ;
; 3.250   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.738     ; 0.877      ;
; 3.255   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.728     ; 0.882      ;
; 3.355   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.738     ; 0.772      ;
; 497.234 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 2.706      ;
; 497.300 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.050     ; 2.645      ;
; 497.612 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.330      ;
; 497.700 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.242      ;
; 497.709 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.233      ;
; 497.713 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.229      ;
; 497.751 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.191      ;
; 497.813 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 2.127      ;
; 497.850 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 2.092      ;
; 497.914 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 2.026      ;
; 497.951 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.990      ;
; 497.963 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.979      ;
; 497.999 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.943      ;
; 498.015 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.926      ;
; 498.084 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.858      ;
; 498.121 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.821      ;
; 498.138 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.803      ;
; 498.270 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.671      ;
; 498.305 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.635      ;
; 498.307 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.633      ;
; 498.310 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.630      ;
; 498.318 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.622      ;
; 498.319 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.050     ; 1.626      ;
; 498.328 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.613      ;
; 498.334 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.607      ;
; 498.351 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.051     ; 1.593      ;
; 498.438 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.050     ; 1.507      ;
; 498.454 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.487      ;
; 498.500 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.440      ;
; 498.540 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.057     ; 1.398      ;
; 498.555 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.385      ;
; 498.556 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.384      ;
; 498.573 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.367      ;
; 498.581 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.360      ;
; 498.585 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.355      ;
; 498.748 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 1.191      ;
; 498.812 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 1.130      ;
; 498.822 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.118      ;
; 498.876 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.064      ;
; 498.890 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 1.050      ;
; 498.894 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.047      ;
; 498.939 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 1.002      ;
; 498.994 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 0.945      ;
; 498.997 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 0.945      ;
; 498.999 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.053     ; 0.943      ;
; 499.037 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.903      ;
; 499.055 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.886      ;
; 499.057 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.884      ;
; 499.058 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.883      ;
; 499.059 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.882      ;
; 499.061 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.880      ;
; 499.072 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.869      ;
; 499.077 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.863      ;
; 499.078 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.863      ;
; 499.081 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.859      ;
; 499.081 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.860      ;
; 499.084 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.857      ;
; 499.174 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.766      ;
; 499.178 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.762      ;
; 499.182 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.758      ;
; 499.183 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.757      ;
; 499.183 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.757      ;
; 499.183 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.758      ;
; 499.185 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.755      ;
; 499.195 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.746      ;
; 499.199 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.742      ;
; 499.200 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.056     ; 0.739      ;
; 499.209 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.732      ;
; 499.217 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.724      ;
; 499.311 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.630      ;
; 499.317 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.623      ;
; 499.318 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.622      ;
; 499.318 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.622      ;
; 499.318 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.622      ;
; 499.323 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.617      ;
; 499.324 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.616      ;
; 499.327 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.613      ;
; 499.330 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.610      ;
; 499.378 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.055     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
; 499.379 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.054     ; 0.562      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.334 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.607      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.349 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.592      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.433 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.508      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.447 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.494      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.530 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.411      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.394      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.630 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.311      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.285      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 197.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.054     ; 2.207      ;
; 199.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.930      ;
; 199.356 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.887      ;
; 199.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.882      ;
; 199.367 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.876      ;
; 199.367 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.876      ;
; 199.370 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.873      ;
; 199.373 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.870      ;
; 199.375 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.868      ;
; 199.381 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.223      ; 0.862      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.299 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.805      ;
; 0.307 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.813      ;
; 0.310 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.816      ;
; 0.315 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.821      ;
; 0.315 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.821      ;
; 0.317 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.823      ;
; 0.318 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.824      ;
; 0.329 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.835      ;
; 0.367 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.337      ; 0.873      ;
; 0.515 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.713      ;
; 0.519 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.721      ;
; 0.535 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.733      ;
; 0.760 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.958      ;
; 0.764 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.962      ;
; 0.766 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.964      ;
; 0.767 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.965      ;
; 0.769 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.967      ;
; 0.769 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.967      ;
; 0.772 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.970      ;
; 0.772 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.970      ;
; 0.776 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.974      ;
; 0.776 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.974      ;
; 0.779 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.977      ;
; 0.779 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.977      ;
; 0.853 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.051      ;
; 0.855 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.054      ;
; 0.860 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.058      ;
; 0.862 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.060      ;
; 0.863 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.061      ;
; 0.865 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.063      ;
; 0.865 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.063      ;
; 0.868 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.066      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.070      ;
; 0.872 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.070      ;
; 0.875 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.073      ;
; 0.949 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.147      ;
; 0.951 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.149      ;
; 0.956 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.154      ;
; 0.958 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.156      ;
; 0.961 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.159      ;
; 0.961 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.159      ;
; 0.968 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.166      ;
; 0.968 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.166      ;
; 1.047 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.245      ;
; 1.054 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.252      ;
; 1.057 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.255      ;
; 1.064 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.262      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.422 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.620      ;
; 1.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.695      ;
; 1.497 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.695      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.516 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.714      ;
; 1.552 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.750      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.781      ;
; 1.662 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.860      ;
; 1.662 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.860      ;
; 1.662 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.860      ;
; 1.662 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.860      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.712 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.910      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
; 1.734 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 1.932      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.511      ;
; 0.340 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.540      ;
; 0.342 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.541      ;
; 0.344 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.543      ;
; 0.346 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.546      ;
; 0.348 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.547      ;
; 0.359 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.557      ;
; 0.406 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.022     ; 0.678      ;
; 0.428 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.626      ;
; 0.429 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 0.710      ;
; 0.440 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.638      ;
; 0.450 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.022     ; 0.722      ;
; 0.464 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.662      ;
; 0.469 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.667      ;
; 0.469 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 0.750      ;
; 0.471 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.670      ;
; 0.473 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.673      ;
; 0.482 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 0.679      ;
; 0.483 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.682      ;
; 0.487 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.013     ; 0.768      ;
; 0.496 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.022     ; 0.768      ;
; 0.531 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.729      ;
; 0.535 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.733      ;
; 0.579 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.777      ;
; 0.579 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.777      ;
; 0.591 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.790      ;
; 0.599 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.797      ;
; 0.599 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.797      ;
; 0.601 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.799      ;
; 0.602 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.801      ;
; 0.608 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.806      ;
; 0.614 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.812      ;
; 0.657 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 0.856      ;
; 0.673 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.873      ;
; 0.675 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 0.875      ;
; 0.689 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.887      ;
; 0.700 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 0.897      ;
; 0.798 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 0.996      ;
; 0.809 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.008      ;
; 0.818 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.017      ;
; 0.846 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.045      ;
; 0.862 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.062      ;
; 0.936 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.053      ; 1.133      ;
; 1.021 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.219      ;
; 1.041 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.240      ;
; 1.043 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.242      ;
; 1.069 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.268      ;
; 1.069 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.268      ;
; 1.073 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.272      ;
; 1.118 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.316      ;
; 1.126 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.051      ; 1.321      ;
; 1.233 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.436      ;
; 1.238 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.436      ;
; 1.240 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.438      ;
; 1.256 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.455      ;
; 1.256 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.455      ;
; 1.268 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.467      ;
; 1.277 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.476      ;
; 1.293 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.491      ;
; 1.310 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.057      ; 1.511      ;
; 1.340 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 1.543      ;
; 1.351 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.549      ;
; 1.400 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.600      ;
; 1.422 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.620      ;
; 1.466 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.666      ;
; 1.528 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.728      ;
; 1.557 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.054      ; 1.755      ;
; 1.589 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.789      ;
; 1.602 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.801      ;
; 1.690 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.890      ;
; 1.746 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.946      ;
; 1.747 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.947      ;
; 1.754 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.954      ;
; 1.757 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 1.957      ;
; 1.768 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 1.967      ;
; 1.836 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.056      ; 2.036      ;
; 2.202 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.059      ; 2.405      ;
; 2.336 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.055      ; 2.535      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; spi_data_transm:spi_data_transm1|spi_write                                      ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_data_transm:spi_data_transm1|clkout                                         ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20k                                                                         ; clk_20k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_10k                                                                         ; clk_10k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_10k                                                 ; phase_controller:ph_ctl|clk_10k                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_20m                                                                         ; clk_20m                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[3]                                              ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[6]                                              ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[4]                                              ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[8]                                              ; phase_controller:ph_ctl|clk_max[8]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[7]                                              ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[10]                                             ; phase_controller:ph_ctl|clk_max[10]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[9]                                              ; phase_controller:ph_ctl|clk_max[9]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[12]                                             ; phase_controller:ph_ctl|clk_max[12]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[11]                                             ; phase_controller:ph_ctl|clk_max[11]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[13]                                             ; phase_controller:ph_ctl|clk_max[13]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[0]                                              ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; phase_controller:ph_ctl|clk_max[2]                                              ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; clk_40k                                                                         ; clk_40k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena  ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf1_rdy                                                         ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|buf2_rdy                                                         ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; diff:diff_inst|recv                                                             ; diff:diff_inst|recv                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|clkout                                          ; spi_data_transm:spi_data_transm|clkout                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; spi_data_transm:spi_data_transm|spi_write                                       ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; tdc:tdc_inst_0|s_out_fr                                                         ; tdc:tdc_inst_0|s_out_fr                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; diff:diff_inst|out_valid                                                        ; diff:diff_inst|wr_delay[0]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.528      ;
; 0.330 ; clk_20k                                                                         ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.529      ;
; 0.331 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; spi_data_transm:spi_data_transm|clkout_prev                                     ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.530      ;
; 0.337 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][11]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.537      ;
; 0.337 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; diff:diff_inst|buf1_rdy                                                         ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][13]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][13]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][7]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][7]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][6]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync_out[0][5]                                              ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][5]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync_out[0][1]                                              ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                               ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[4]                                      ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][1]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][9]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; diff:diff_inst|wr_delay[1]                                                      ; diff:diff_inst|wr_delay[2]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[2]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                               ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                               ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][10]                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; diff:diff_inst|wr_delay[4]                                                      ; diff:diff_inst|wr_delay[5]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][8]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][7]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[7]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][6]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[6]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                       ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][5]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][5]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][4]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][4]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][2]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[2]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[0] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[0]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; tdc:tdc_inst_0|s_out_fr                                                         ; tdc:tdc_inst_0|mlt_wr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
+-------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                           ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                      ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------+
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[1]        ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[1]        ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout_prev ;
; 2.248 ; 2.464        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|spi_write   ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_40k                                     ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[10]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[11]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[12]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[13]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[14]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[15]                                ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[2]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[3]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[4]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[5]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[6]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[7]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[8]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div3[9]                                 ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_10k             ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[0]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[10]         ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[11]         ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[12]         ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[13]         ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[1]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[2]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[3]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[4]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[6]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[7]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[8]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_max[9]          ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_d[0]        ;
; 2.249 ; 2.465        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|key_ctl_q[0]        ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[10]                                ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[11]                                ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[13]                                ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[14]                                ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[15]                                ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[2]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[4]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[5]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[6]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[8]                                 ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[0]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[10]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[11]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[12]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[13]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[14]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[15]         ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[1]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[2]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[3]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[4]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[5]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[6]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[7]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[8]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; phase_controller:ph_ctl|clk_div[9]          ;
; 2.250 ; 2.466        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm|clkout      ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_10k                                     ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20k                                     ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_20m                                     ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[12]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[3]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[7]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div2[9]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[10]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[11]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[12]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[13]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[14]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[15]                                ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[2]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[3]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[4]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[5]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[6]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[7]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[8]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div4[9]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[0]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[10]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[11]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[12]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[13]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[14]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[15]                                 ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[1]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[2]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[3]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[4]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[5]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[6]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[7]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[8]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clk_div[9]                                  ;
; 2.251 ; 2.467        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; spi_data_transm:spi_data_transm1|clkout     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.716  ; 9.716        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.769  ; 9.769        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.230 ; 10.230       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.283 ; 10.283       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.741  ; 99.971       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.752  ; 99.968       ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.795  ; 100.025      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.848  ; 100.032      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.986  ; 99.986       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 99.991  ; 99.991       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.013 ; 100.013      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 196.826 ; 200.000      ; 3.174          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                     ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+
; 249.790 ; 249.974      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.790 ; 249.974      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.790 ; 249.974      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.790 ; 249.974      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.791 ; 249.975      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi                                           ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss                                             ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001                                    ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi                                            ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss                                              ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001                                     ;
; 249.807 ; 250.023      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev                                      ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl|outclk   ;
; 249.989 ; 249.989      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                                                         ;
; 249.989 ; 249.989      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00100|clk                                                ;
; 249.989 ; 249.989      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10000|clk                                                ;
; 249.989 ; 249.989      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                                                       ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00010|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00011|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00101|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00110|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00111|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01000|clk                                                ;
; 249.990 ; 249.990      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.01001|clk                                                ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 3.775 ; 4.213 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.775 ; 4.213 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 3.568 ; 4.028 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 4.593 ; 5.090 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 4.593 ; 5.090 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 4.445 ; 4.950 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.371 ; 3.843 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -2.940 ; -3.390 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.139 ; -3.568 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -2.940 ; -3.390 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -2.953 ; -3.385 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -3.291 ; -3.791 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -2.953 ; -3.385 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -2.740 ; -3.197 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 4.271   ; 4.139   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 4.641   ; 4.775   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 3.956   ; 3.909   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 4.227   ; 4.300   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 106.391 ; 106.250 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 105.829 ; 105.691 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 106.283 ; 106.126 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 106.391 ; 106.250 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 105.976 ; 105.812 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 106.024 ; 105.859 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 106.075 ; 105.931 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 106.241 ; 106.087 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 106.200 ; 106.034 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 5.383   ; 5.265   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 4.493   ; 4.400   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 5.075   ; 4.991   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 4.027   ; 3.968   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 4.284   ; 4.204   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 4.672   ; 4.648   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 5.075   ; 4.991   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 4.825   ; 4.768   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 4.961   ; 4.860   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 4.474   ; 4.371   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 4.363   ; 4.259   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 5.656   ; 5.605   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 1.834   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 3.850   ; 3.719   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 4.202   ; 4.336   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.691   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 3.549   ; 3.499   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 3.804   ; 3.879   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 105.339 ; 105.201 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 105.339 ; 105.201 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 105.775 ; 105.619 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 105.879 ; 105.739 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 105.480 ; 105.318 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 105.527 ; 105.363 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 105.576 ; 105.432 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 105.734 ; 105.581 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 105.696 ; 105.531 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 101.834 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.691 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 4.919   ; 4.801   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 4.065   ; 3.971   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 3.616   ; 3.555   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 3.616   ; 3.555   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 3.863   ; 3.782   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 4.236   ; 4.208   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 4.624   ; 4.539   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 4.384   ; 4.324   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 4.514   ; 4.412   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 4.046   ; 3.942   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 3.939   ; 3.834   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 4.543   ; 4.416   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.151 ;    ;    ; 5.461 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.049 ;    ;    ; 5.351 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                      ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.016   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.814   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 198.337 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+---------------------------------------------------------------+-------+---------------+
; Clock                                                         ; Slack ; End Point TNS ;
+---------------------------------------------------------------+-------+---------------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.156 ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.167 ; 0.000         ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.185 ; 0.000         ;
+---------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                        ;
+---------------------------------------------------------------+---------+---------------+
; Clock                                                         ; Slack   ; End Point TNS ;
+---------------------------------------------------------------+---------+---------------+
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2.268   ; 0.000         ;
; CLOCK_50                                                      ; 9.425   ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 99.748  ; 0.000         ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 249.771 ; 0.000         ;
+---------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                               ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 2.016 ; phase_controller:ph_ctl|clk_10k                          ; tdc:tdc_inst_0|lr_mod[0][0]                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.014     ; 0.457      ;
; 2.914 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.029      ;
; 2.915 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.028      ;
; 2.935 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.008      ;
; 2.936 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 2.007      ;
; 2.951 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.998      ;
; 2.966 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.983      ;
; 2.973 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.979      ;
; 2.974 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.978      ;
; 2.982 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.961      ;
; 2.983 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.960      ;
; 2.997 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.951      ;
; 3.002 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[6]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.941      ;
; 3.003 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.940      ;
; 3.004 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.939      ;
; 3.023 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[5]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.920      ;
; 3.033 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.919      ;
; 3.034 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.918      ;
; 3.036 ; diff:diff_inst|diff_1[4]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.913      ;
; 3.050 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.893      ;
; 3.051 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.892      ;
; 3.054 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.898      ;
; 3.055 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.897      ;
; 3.070 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[4]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.873      ;
; 3.071 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.872      ;
; 3.071 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[2]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.039     ; 1.877      ;
; 3.072 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.871      ;
; 3.077 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.872      ;
; 3.088 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.864      ;
; 3.089 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.863      ;
; 3.089 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.863      ;
; 3.090 ; phase_controller:ph_ctl|clk_div[6]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.862      ;
; 3.090 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.862      ;
; 3.091 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[3]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.852      ;
; 3.099 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.850      ;
; 3.100 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.849      ;
; 3.104 ; diff:diff_inst|diff_1[3]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.845      ;
; 3.110 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.842      ;
; 3.111 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.841      ;
; 3.114 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[7]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.812      ;
; 3.116 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.833      ;
; 3.117 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.832      ;
; 3.117 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.832      ;
; 3.119 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.832      ;
; 3.120 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.832      ;
; 3.120 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.831      ;
; 3.122 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.830      ;
; 3.122 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.830      ;
; 3.123 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.829      ;
; 3.128 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.824      ;
; 3.129 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.823      ;
; 3.133 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[1]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.816      ;
; 3.135 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.817      ;
; 3.136 ; phase_controller:ph_ctl|clk_div[2]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.816      ;
; 3.138 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.814      ;
; 3.138 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[2]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.805      ;
; 3.139 ; phase_controller:ph_ctl|clk_div[3]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.813      ;
; 3.146 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.807      ;
; 3.146 ; diff:diff_inst|diff_1[6]                                 ; byass_data:byass_data1|output_buf[6]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.061     ; 1.780      ;
; 3.147 ; phase_controller:ph_ctl|clk_max[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.806      ;
; 3.151 ; diff:diff_inst|diff_1[7]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.798      ;
; 3.159 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|fr_sum[1]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.044     ; 1.784      ;
; 3.167 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.782      ;
; 3.168 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[7] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.781      ;
; 3.173 ; diff:diff_inst|diff_1[5]                                 ; byass_data:byass_data1|output_buf[0]                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.776      ;
; 3.174 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.777      ;
; 3.175 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.776      ;
; 3.180 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.773      ;
; 3.180 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.772      ;
; 3.181 ; phase_controller:ph_ctl|clk_max[4]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.772      ;
; 3.181 ; phase_controller:ph_ctl|clk_div[0]                       ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.771      ;
; 3.183 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.769      ;
; 3.184 ; phase_controller:ph_ctl|clk_div[8]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.768      ;
; 3.184 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.768      ;
; 3.184 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.765      ;
; 3.185 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.767      ;
; 3.185 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.767      ;
; 3.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[6] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.764      ;
; 3.186 ; phase_controller:ph_ctl|clk_div[12]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.766      ;
; 3.187 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[9] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.762      ;
; 3.189 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.763      ;
; 3.190 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.762      ;
; 3.191 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[8]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.761      ;
; 3.192 ; phase_controller:ph_ctl|clk_div[4]                       ; phase_controller:ph_ctl|clk_max[3]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.760      ;
; 3.194 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.758      ;
; 3.197 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.755      ;
; 3.197 ; phase_controller:ph_ctl|clk_div[14]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.755      ;
; 3.198 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.753      ;
; 3.199 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[2]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.753      ;
; 3.199 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[4]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.752      ;
; 3.200 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.751      ;
; 3.201 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.750      ;
; 3.201 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[6]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.750      ;
; 3.202 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.750      ;
; 3.202 ; phase_controller:ph_ctl|clk_max[13]                      ; phase_controller:ph_ctl|clk_max[10]                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.035     ; 1.750      ;
; 3.202 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[0]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.749      ;
; 3.204 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|mod_d         ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|int_out[8] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.038     ; 1.745      ;
; 3.206 ; phase_controller:ph_ctl|clk_div[7]                       ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.745      ;
; 3.207 ; phase_controller:ph_ctl|clk_div[11]                      ; phase_controller:ph_ctl|clk_max[1]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.744      ;
; 3.208 ; phase_controller:ph_ctl|clk_max[7]                       ; phase_controller:ph_ctl|clk_max[7]                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.036     ; 1.743      ;
+-------+----------------------------------------------------------+-------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                            ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 3.814   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.556      ;
; 3.816   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.554      ;
; 3.819   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.493     ; 0.545      ;
; 3.823   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.493     ; 0.541      ;
; 3.825   ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.487     ; 0.545      ;
; 3.907   ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 5.000        ; -0.493     ; 0.457      ;
; 498.211 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.739      ;
; 498.257 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.693      ;
; 498.472 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 1.480      ;
; 498.536 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.415      ;
; 498.542 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.409      ;
; 498.547 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.404      ;
; 498.565 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.386      ;
; 498.614 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.336      ;
; 498.637 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.314      ;
; 498.679 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.271      ;
; 498.704 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.246      ;
; 498.704 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.247      ;
; 498.723 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.228      ;
; 498.754 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.196      ;
; 498.785 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 1.166      ;
; 498.813 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.137      ;
; 498.821 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.129      ;
; 498.908 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 1.041      ;
; 498.910 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.040      ;
; 498.917 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.033      ;
; 498.931 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.019      ;
; 498.931 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.019      ;
; 498.935 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.015      ;
; 498.936 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.014      ;
; 498.948 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 1.002      ;
; 498.952 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.998      ;
; 498.992 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.958      ;
; 499.032 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.918      ;
; 499.048 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.901      ;
; 499.060 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.890      ;
; 499.089 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.861      ;
; 499.089 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.861      ;
; 499.099 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.851      ;
; 499.103 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.847      ;
; 499.106 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.844      ;
; 499.170 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.039     ; 0.778      ;
; 499.241 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.035     ; 0.711      ;
; 499.255 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.695      ;
; 499.299 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.651      ;
; 499.308 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.642      ;
; 499.310 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.640      ;
; 499.319 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.631      ;
; 499.341 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.039     ; 0.607      ;
; 499.358 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 0.593      ;
; 499.360 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.036     ; 0.591      ;
; 499.383 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.567      ;
; 499.404 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.545      ;
; 499.405 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.544      ;
; 499.406 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.543      ;
; 499.407 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.543      ;
; 499.419 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.531      ;
; 499.427 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.523      ;
; 499.433 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.517      ;
; 499.435 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.515      ;
; 499.435 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.515      ;
; 499.436 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.514      ;
; 499.437 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.513      ;
; 499.491 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.458      ;
; 499.494 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.456      ;
; 499.498 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.452      ;
; 499.499 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.451      ;
; 499.501 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.448      ;
; 499.503 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.446      ;
; 499.505 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.445      ;
; 499.505 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.444      ;
; 499.506 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.506 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.444      ;
; 499.517 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.432      ;
; 499.522 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.428      ;
; 499.562 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.387      ;
; 499.567 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.382      ;
; 499.569 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.380      ;
; 499.569 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.380      ;
; 499.570 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.379      ;
; 499.572 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.377      ;
; 499.573 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.377      ;
; 499.574 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.376      ;
; 499.576 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.374      ;
; 499.599 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.599 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.038     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
; 499.600 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 500.000      ; -0.037     ; 0.350      ;
+---------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                        ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.337 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.615      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.361 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.591      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.407 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.545      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.430 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.522      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.478      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.498 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.454      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.547 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.405      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.566 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.386      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 198.634 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; -0.035     ; 1.318      ;
; 199.543 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.605      ;
; 199.573 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.575      ;
; 199.576 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.572      ;
; 199.581 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.567      ;
; 199.583 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.565      ;
; 199.586 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.562      ;
; 199.587 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.561      ;
; 199.590 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.558      ;
; 199.595 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 200.000      ; 0.139      ; 0.553      ;
+---------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                                                                                       ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.156 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.477      ;
; 0.157 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.478      ;
; 0.159 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.480      ;
; 0.163 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.484      ;
; 0.164 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.485      ;
; 0.165 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.486      ;
; 0.167 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.488      ;
; 0.168 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.489      ;
; 0.190 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.217      ; 0.511      ;
; 0.307 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.426      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.432      ;
; 0.321 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.440      ;
; 0.456 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.575      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.460 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.579      ;
; 0.461 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.580      ;
; 0.469 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.588      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.470 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.589      ;
; 0.471 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.590      ;
; 0.472 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.473 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.592      ;
; 0.474 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.593      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.523 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.643      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.526 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.645      ;
; 0.527 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.646      ;
; 0.535 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.654      ;
; 0.536 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.655      ;
; 0.537 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.656      ;
; 0.538 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.657      ;
; 0.539 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.658      ;
; 0.540 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.659      ;
; 0.589 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.708      ;
; 0.590 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.709      ;
; 0.592 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.711      ;
; 0.593 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.712      ;
; 0.601 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.720      ;
; 0.602 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.721      ;
; 0.604 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.723      ;
; 0.605 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.724      ;
; 0.656 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.775      ;
; 0.659 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.778      ;
; 0.668 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.787      ;
; 0.671 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.790      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.843 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 0.962      ;
; 0.887 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.006      ;
; 0.887 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.006      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.903 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.022      ;
; 0.906 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.025      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.946 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.065      ;
; 0.976 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.095      ;
; 0.976 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.095      ;
; 0.976 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.095      ;
; 0.976 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.095      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.011 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.130      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
; 1.043 ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3] ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.035      ; 1.162      ;
+-------+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                           ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                          ; Launch Clock                                                  ; Latch Clock                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+
; 0.167 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_write_prev  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.001     ; 0.400      ;
; 0.185 ; spi_data_transm:spi_data_transm1|spi_ss          ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm1|spi_mosi        ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_ss           ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_mosi         ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.191 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_write_prev   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.428      ;
; 0.194 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_state.10000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.316      ;
; 0.196 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_state.01100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_state.01011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_state.01010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.001     ; 0.431      ;
; 0.199 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_state.10001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.321      ;
; 0.205 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.327      ;
; 0.215 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.452      ;
; 0.227 ; spi_data_transm:spi_data_transm|spi_write        ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.003      ; 0.464      ;
; 0.231 ; spi_data_transm:spi_data_transm1|spi_write       ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.001     ; 0.464      ;
; 0.258 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.379      ;
; 0.262 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.384      ;
; 0.265 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.386      ;
; 0.268 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_state.01101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_state.00101  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_state.01110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.393      ;
; 0.271 ; spi_data_transm:spi_data_transm|spi_state.00000  ; spi_data_transm:spi_data_transm|spi_state.00001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_state.01111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.394      ;
; 0.277 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.398      ;
; 0.317 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.439      ;
; 0.319 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00001 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.441      ;
; 0.332 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.453      ;
; 0.332 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_state.00110  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_state.00011  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.454      ;
; 0.335 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_state.00100  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.456      ;
; 0.341 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_state.00111  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.462      ;
; 0.346 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_state.00010  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.467      ;
; 0.347 ; spi_data_transm:spi_data_transm1|spi_write_prev  ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.469      ;
; 0.348 ; spi_data_transm:spi_data_transm|spi_write_prev   ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.469      ;
; 0.365 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.486      ;
; 0.384 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_state.00000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.507      ;
; 0.386 ; spi_data_transm:spi_data_transm|spi_state.10001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.509      ;
; 0.391 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_state.01001  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.511      ;
; 0.401 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_ss           ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.522      ;
; 0.443 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_state.01000  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.564      ;
; 0.445 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.566      ;
; 0.457 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.578      ;
; 0.491 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.614      ;
; 0.494 ; spi_data_transm:spi_data_transm1|spi_state.01011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.615      ;
; 0.534 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.035      ; 0.653      ;
; 0.597 ; spi_data_transm:spi_data_transm|spi_state.00010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.718      ;
; 0.606 ; spi_data_transm:spi_data_transm1|spi_state.01100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.727      ;
; 0.612 ; spi_data_transm:spi_data_transm1|spi_state.00111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.733      ;
; 0.622 ; spi_data_transm:spi_data_transm1|spi_state.01101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.743      ;
; 0.622 ; spi_data_transm:spi_data_transm1|spi_state.01000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.743      ;
; 0.628 ; spi_data_transm:spi_data_transm1|spi_state.01111 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.749      ;
; 0.656 ; spi_data_transm:spi_data_transm|spi_state.00111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.777      ;
; 0.666 ; spi_data_transm:spi_data_transm1|spi_state.10001 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.788      ;
; 0.726 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.848      ;
; 0.733 ; spi_data_transm:spi_data_transm|spi_state.00101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.854      ;
; 0.733 ; spi_data_transm:spi_data_transm|spi_state.00011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.854      ;
; 0.737 ; spi_data_transm:spi_data_transm1|spi_state.01110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.858      ;
; 0.744 ; spi_data_transm:spi_data_transm|spi_state.01000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.865      ;
; 0.745 ; spi_data_transm:spi_data_transm1|spi_state.00101 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.866      ;
; 0.747 ; spi_data_transm:spi_data_transm1|spi_state.00011 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.868      ;
; 0.748 ; spi_data_transm:spi_data_transm1|spi_state.00010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.869      ;
; 0.770 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_ss          ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.892      ;
; 0.786 ; spi_data_transm:spi_data_transm|spi_state.00001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.907      ;
; 0.794 ; spi_data_transm:spi_data_transm1|spi_state.00000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.916      ;
; 0.816 ; spi_data_transm:spi_data_transm1|spi_state.10000 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.938      ;
; 0.847 ; spi_data_transm:spi_data_transm|spi_state.00100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.968      ;
; 0.848 ; spi_data_transm:spi_data_transm|spi_state.01101  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 0.971      ;
; 0.888 ; spi_data_transm:spi_data_transm|spi_state.01110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.011      ;
; 0.914 ; spi_data_transm:spi_data_transm|spi_state.00110  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.035      ;
; 0.928 ; spi_data_transm:spi_data_transm|spi_state.10000  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.051      ;
; 0.935 ; spi_data_transm:spi_data_transm1|spi_state.00110 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.056      ;
; 0.976 ; spi_data_transm:spi_data_transm|spi_state.01100  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.099      ;
; 1.017 ; spi_data_transm:spi_data_transm|spi_state.01011  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.140      ;
; 1.027 ; spi_data_transm:spi_data_transm|spi_state.01010  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.150      ;
; 1.029 ; spi_data_transm:spi_data_transm|spi_state.01111  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.152      ;
; 1.031 ; spi_data_transm:spi_data_transm|spi_state.01001  ; spi_data_transm:spi_data_transm|spi_mosi         ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.154      ;
; 1.061 ; spi_data_transm:spi_data_transm1|spi_state.01010 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.182      ;
; 1.084 ; spi_data_transm:spi_data_transm1|spi_state.00100 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.039      ; 1.207      ;
; 1.316 ; spi_data_transm:spi_data_transm1|spi_state.00001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 1.438      ;
; 1.358 ; spi_data_transm:spi_data_transm1|spi_state.01001 ; spi_data_transm:spi_data_transm1|spi_mosi        ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 1.479      ;
+-------+--------------------------------------------------+--------------------------------------------------+---------------------------------------------------------------+---------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                         ; To Node                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena    ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_pos|ctr_ena  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|buf1_rdy                                                           ; diff:diff_inst|buf1_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|buf2_rdy                                                           ; diff:diff_inst|buf2_rdy                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; diff:diff_inst|recv                                                               ; diff:diff_inst|recv                                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|p_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[2]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                          ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|n_data_rdy[1]                        ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[4]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[2]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[1]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                  ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_on                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                    ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_wait                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_pos|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|out_wr     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena      ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr_ena    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|spi_write                                        ; spi_data_transm:spi_data_transm1|spi_write                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_data_transm:spi_data_transm1|clkout                                           ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; clk_20k                                                                           ; clk_20k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[3]                                                ; phase_controller:ph_ctl|clk_max[3]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[8]                                                ; phase_controller:ph_ctl|clk_max[8]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[7]                                                ; phase_controller:ph_ctl|clk_max[7]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[10]                                               ; phase_controller:ph_ctl|clk_max[10]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[9]                                                ; phase_controller:ph_ctl|clk_max[9]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[12]                                               ; phase_controller:ph_ctl|clk_max[12]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[11]                                               ; phase_controller:ph_ctl|clk_max[11]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[13]                                               ; phase_controller:ph_ctl|clk_max[13]                                             ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; phase_controller:ph_ctl|clk_max[2]                                                ; phase_controller:ph_ctl|clk_max[2]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|clkout                                            ; spi_data_transm:spi_data_transm|clkout                                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_10k                                                                           ; clk_10k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_10k                                                   ; phase_controller:ph_ctl|clk_10k                                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_20m                                                                           ; clk_20m                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[6]                                                ; phase_controller:ph_ctl|clk_max[6]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[4]                                                ; phase_controller:ph_ctl|clk_max[4]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; phase_controller:ph_ctl|clk_max[0]                                                ; phase_controller:ph_ctl|clk_max[0]                                              ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; clk_40k                                                                           ; clk_40k                                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_data_transm:spi_data_transm|spi_write                                         ; spi_data_transm:spi_data_transm|spi_write                                       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.191 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][11]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[11]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][9]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][9]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][8]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][8]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][5]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][5]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|frac_sync_out[0][5]                                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][5]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][1]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][1]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[2]   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[2]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][1]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|frac_sync_out[0][1]                                                ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                               ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[0]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[0]   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[0]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[4]                                        ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[5]                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|s_out_fr                                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; clk_20k                                                                           ; spi_data_transm:spi_data_transm1|clkout                                         ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][13]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][13]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[10]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][9]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][9]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; diff:diff_inst|wr_delay[4]                                                        ; diff:diff_inst|wr_delay[5]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; diff:diff_inst|wr_delay[1]                                                        ; diff:diff_inst|wr_delay[2]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[8]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][8]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][8]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][6]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][6]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][7]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][7]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][4]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][4]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[2]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][0]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][0]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr[0]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[0]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_wrdata[1]                                   ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][0]                                   ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_clear[0][1]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; tdc:tdc_inst_0|frac_sync:fr_sync|lr_ena[0][1]                                     ; tdc:tdc_inst_0|frac_sync:fr_sync|data_wr[0]                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][10]                                  ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][10]                                ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][6]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[6]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_2[0][6]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][6]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; tdc:tdc_inst_0|int_sync:i_sync|data[0][4]                                         ; tdc:tdc_inst_0|int_sync:i_sync|sync_data[0][4]                                  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_pos|ctr_out[5] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][2]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][2]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tdc:tdc_inst_0|s_out_fr                                                           ; tdc:tdc_inst_0|mlt_wr                                                           ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_ena_off                                 ; tdc:tdc_inst_0|frac_sync:fr_sync|state.st_change_clock                          ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; diff:diff_inst|out_valid                                                          ; diff:diff_inst|wr_delay[0]                                                      ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.195 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][7]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_5[7]                                    ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_3[0][5]                                   ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_4[0][5]                                 ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tail_counter:tail_ctr_neg|ctr_out[4]   ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|tn_reg[4]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.317      ;
; 0.196 ; diff:diff_inst|wr_delay[11]                                                       ; diff:diff_inst|wr_delay[12]                                                     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]       ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|head_counter:head_ctr_neg|ctr[5]     ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[1] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[1]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|integer_counter:int_ctr_neg|counter[7] ; tdc:tdc_inst_0|time_counter:gen[0].tc_inst|in_reg[7]                            ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.319      ;
+-------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[0]                                                                                                                                                           ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[1]                                                                                                                                                           ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[10]                                                                                                                                                                      ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[8]                                                                                                                                                                       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[9]                                                                                                                                                                       ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][0]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][1]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][2]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][3]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][4]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][5]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|data[0][6]                                                                                                                                                    ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][0]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][1]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][2]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][3]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][4]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][5]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync:fr_sync|sync_data[0][6]                                                                                                                                               ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][0]                                                                                                                                                             ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][1]                                                                                                                                                             ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|frac_sync_out[0][5]                                                                                                                                                             ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync_out[0][4]                                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|int_sync_out[0][6]                                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_wr                                                                                                                                                                          ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][0]                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][1]                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][4]                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|frac_delay[0][5]                                                                                                                                              ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[0]                                                                                                                                                     ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|lr_ena[1]                                                                                                                                                     ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[2] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[3] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[4] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[5] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[6] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[7] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[8] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_60j:auto_generated|pipeline_dffe[9] ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[2]                                             ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|mult_x50:gen_mult[0].mlt_inst|lpm_mult:lpm_mult_component|multcore:mult_core|mpar_add:padder|single_input_node[3]                                             ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][0]                                                                                                                                                ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|mlt_x400:mlt_inst|sum_st_1[0][1]                                                                                                                                                ;
; 2.268 ; 2.484        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; tdc:tdc_inst_0|s_out_fr                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[2]                                                                                                                                                           ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[3]                                                                                                                                                           ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[4]                                                                                                                                                           ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; byass_data:byass_data1|output_buf[5]                                                                                                                                                           ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[0]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[10]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[11]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[12]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[13]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[14]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[15]                                                                                                                                                                        ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[1]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[2]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[3]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[4]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[5]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[6]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[7]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[8]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff[9]                                                                                                                                                                         ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[0]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[11]                                                                                                                                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[12]                                                                                                                                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[13]                                                                                                                                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[14]                                                                                                                                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[15]                                                                                                                                                                      ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[1]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[2]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[3]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[4]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[5]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[6]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|diff_1[7]                                                                                                                                                                       ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[0]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[10]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[11]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[12]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[13]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[14]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[1]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[2]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[3]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[4]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[5]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[6]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[7]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[8]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_1[9]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[0]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[10]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[11]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[12]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[13]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[14]                                                                                                                                                                    ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[1]                                                                                                                                                                     ;
; 2.269 ; 2.485        ; 0.216          ; High Pulse Width ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; diff:diff_inst|in_buf_2[2]                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 9.427  ; 9.427        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.453  ; 9.453        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                        ;
; 10.547 ; 10.547       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]          ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                        ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]            ;
; 10.572 ; 10.572       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|observablevcoout  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 99.748  ; 99.978       ; 0.230          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.785  ; 100.001      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.789  ; 100.019      ; 0.230          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 99.812  ; 99.996       ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 99.991  ; 99.991       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 99.992  ; 99.992       ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 99.999  ; 99.999       ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|inclk[0]                           ;
; 100.001 ; 100.001      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|wire_pll1_clk[4]~clkctrl|outclk                             ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[5]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[6]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[7]|clk                                         ;
; 100.007 ; 100.007      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr1|LPM_COUNTER_component|auto_generated|counter_reg_bit[8]|clk                                         ;
; 100.008 ; 100.008      ; 0.000          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                 ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[0]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[1]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[2]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[3]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[4]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[5]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[6]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[7]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sin_addr:sin_addr1|lpm_counter:LPM_COUNTER_component|cntr_95j:auto_generated|counter_reg_bit[8]               ;
; 198.000 ; 200.000      ; 2.000          ; Min Period       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; singen:singen1|altsyncram:altsyncram_component|altsyncram_9v91:auto_generated|ram_block1a0~porta_address_reg0 ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]'                                                                                  ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                         ; Clock Edge ; Target                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.771 ; 249.987      ; 0.216          ; High Pulse Width ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_mosi        ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00010 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00101 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00110 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00111 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01000 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01001 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01010 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01011 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01100 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01101 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01110 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.01111 ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_mosi         ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_ss           ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00000  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00001  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00010  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00011  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00100  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00101  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00110  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.00111  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01000  ;
; 249.828 ; 250.012      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_write_prev   ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_ss          ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00000 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.00001 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10000 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_state.10001 ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm1|spi_write_prev  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01001  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01010  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01011  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01100  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01101  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01110  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.01111  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10000  ;
; 249.829 ; 250.013      ; 0.184          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; spi_data_transm:spi_data_transm|spi_state.10001  ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_ss|clk                      ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00000|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.00001|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10000|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_state.10001|clk             ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_write_prev|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01001|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01010|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01011|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01100|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01101|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01110|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.01111|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10000|clk              ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm|spi_state.10001|clk              ;
; 249.993 ; 249.993      ; 0.000          ; Low Pulse Width  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; spi_data_transm1|spi_mosi|clk                    ;
+---------+--------------+----------------+------------------+---------------------------------------------------------------+------------+--------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.445 ; 3.248 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 2.445 ; 3.248 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 2.347 ; 3.136 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 3.016 ; 3.838 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 3.016 ; 3.838 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 2.916 ; 3.683 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 2.207 ; 3.016 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.929 ; -2.711 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.024 ; -2.818 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.929 ; -2.711 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.923 ; -2.712 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.150 ; -2.974 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.923 ; -2.712 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.790 ; -2.583 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 1.301   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 2.629   ; 2.691   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 3.033   ; 2.945   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.247   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 2.452   ; 2.509   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 2.757   ; 2.686   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 103.701 ; 103.744 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 103.365 ; 103.335 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 103.637 ; 103.636 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 103.701 ; 103.744 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 103.447 ; 103.424 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 103.471 ; 103.449 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 103.511 ; 103.497 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 103.601 ; 103.590 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 103.579 ; 103.577 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 101.301 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.247 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 3.373   ; 3.483   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 2.814   ; 2.861   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 3.202   ; 3.298   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 2.531   ; 2.549   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 2.689   ; 2.724   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 2.947   ; 3.049   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 3.202   ; 3.298   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 3.017   ; 3.125   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 3.103   ; 3.198   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 2.798   ; 2.856   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 2.763   ; 2.795   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 3.517   ; 3.660   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 2.345   ; 2.402   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 2.730   ; 2.649   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 2.176   ; 2.227   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 2.465   ; 2.400   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 103.010 ; 102.978 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 103.010 ; 102.978 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 103.272 ; 103.268 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 103.334 ; 103.372 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 103.089 ; 103.064 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 103.113 ; 103.089 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 103.151 ; 103.134 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 103.237 ; 103.223 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 103.216 ; 103.210 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 3.063   ; 3.165   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 2.527   ; 2.568   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 2.251   ; 2.265   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 2.251   ; 2.265   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 2.403   ; 2.433   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 2.649   ; 2.744   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 2.896   ; 2.985   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 2.719   ; 2.820   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 2.803   ; 2.890   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 2.509   ; 2.561   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 2.474   ; 2.502   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 2.832   ; 2.864   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.340 ;    ;    ; 4.000 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.272 ;    ;    ; 3.924 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                          ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                               ; 1.330   ; 0.156 ; N/A      ; N/A     ; 2.248               ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 9.425               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 3.032   ; 0.167 ; N/A      ; N/A     ; 249.771             ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 197.016 ; 0.156 ; N/A      ; N/A     ; 99.737              ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 1.330   ; 0.185 ; N/A      ; N/A     ; 2.248               ;
; Design-wide TNS                                                ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                      ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 4.342 ; 4.882 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.342 ; 4.882 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; 4.119 ; 4.681 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; 5.267 ; 5.865 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; 5.267 ; 5.865 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; 5.130 ; 5.681 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; 3.896 ; 4.451 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+--------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; -1.929 ; -2.711 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.024 ; -2.818 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]   ; CLOCK_50   ; -1.929 ; -2.711 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]     ; CLOCK_50   ; -1.923 ; -2.712 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]    ; CLOCK_50   ; -2.150 ; -2.974 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]    ; CLOCK_50   ; -1.923 ; -2.712 ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; SIGNAL    ; CLOCK_50   ; -1.790 ; -2.583 ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                     ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 2.162   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 4.332   ; 4.282   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 4.835   ; 4.869   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 2.018   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 4.003   ; 4.039   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 4.320   ; 4.383   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 106.095 ; 105.996 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 106.584 ; 106.489 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 106.709 ; 106.608 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 106.247 ; 106.135 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 106.296 ; 106.161 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 106.359 ; 106.231 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 106.542 ; 106.414 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 106.499 ; 106.352 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 102.162 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 102.018 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 5.561   ; 5.541   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 4.603   ; 4.570   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 5.218   ; 5.202   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 4.110   ; 4.085   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 4.385   ; 4.362   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 4.790   ; 4.858   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 5.218   ; 5.202   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 4.956   ; 5.003   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 5.094   ; 5.071   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 4.589   ; 4.546   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 4.482   ; 4.470   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 5.883   ; 5.986   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                             ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; Data Port   ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference                                               ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+
; SPI3_CLK    ; CLOCK_50   ; 1.078   ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_MOSI   ; CLOCK_50   ; 2.345   ; 2.402   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI1_SS     ; CLOCK_50   ; 2.730   ; 2.649   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_CLK    ; CLOCK_50   ;         ; 1.023   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_MOSI   ; CLOCK_50   ; 2.176   ; 2.227   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; SPI3_SS     ; CLOCK_50   ; 2.465   ; 2.400   ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ;
; DAC2_DB[*]  ; CLOCK_50   ; 103.010 ; 102.978 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[0] ; CLOCK_50   ; 103.010 ; 102.978 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[1] ; CLOCK_50   ; 103.272 ; 103.268 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[2] ; CLOCK_50   ; 103.334 ; 103.372 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[3] ; CLOCK_50   ; 103.089 ; 103.064 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[4] ; CLOCK_50   ; 103.113 ; 103.089 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[5] ; CLOCK_50   ; 103.151 ; 103.134 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[6] ; CLOCK_50   ; 103.237 ; 103.223 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
;  DAC2_DB[7] ; CLOCK_50   ; 103.216 ; 103.210 ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ; 101.078 ;         ; Rise       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; DAC2_WR     ; CLOCK_50   ;         ; 101.023 ; Fall       ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ;
; MOD         ; CLOCK_50   ; 3.063   ; 3.165   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; MOD_STATIC  ; CLOCK_50   ; 2.527   ; 2.568   ; Rise       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_OUT[*]  ; CLOCK_50   ; 2.251   ; 2.265   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[0] ; CLOCK_50   ; 2.251   ; 2.265   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[1] ; CLOCK_50   ; 2.403   ; 2.433   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[2] ; CLOCK_50   ; 2.649   ; 2.744   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[3] ; CLOCK_50   ; 2.896   ; 2.985   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[4] ; CLOCK_50   ; 2.719   ; 2.820   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[5] ; CLOCK_50   ; 2.803   ; 2.890   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[6] ; CLOCK_50   ; 2.509   ; 2.561   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
;  DAC_OUT[7] ; CLOCK_50   ; 2.474   ; 2.502   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
; DAC_WR      ; CLOCK_50   ; 2.832   ; 2.864   ; Fall       ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ;
+-------------+------------+---------+---------+------------+---------------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 5.544 ;    ;    ; 5.920 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SIGNAL     ; TRIG        ; 3.272 ;    ;    ; 3.924 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TRIG          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TxD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0DP       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_0[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_1[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_2[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SEG_3[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SIGNAL                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.06e-06 V                   ; 3.12 V              ; -0.0308 V           ; 0.224 V                              ; 0.218 V                              ; 1.32e-09 s                  ; 1.07e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 2.06e-06 V                  ; 3.12 V             ; -0.0308 V          ; 0.224 V                             ; 0.218 V                             ; 1.32e-09 s                 ; 1.07e-09 s                 ; No                        ; Yes                       ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; LED[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; LED[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LED[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; MOD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; MOD_STATIC    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TRIG          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_OUT[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC_WR        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_DB[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; DAC2_WR       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TEST_SIGNAL2  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI3_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_MOSI     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; SPI1_SS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD_direct    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; TxD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.29e-07 V                   ; 3.55 V              ; -0.053 V            ; 0.341 V                              ; 0.35 V                               ; 9.04e-10 s                  ; 7.28e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.29e-07 V                  ; 3.55 V             ; -0.053 V           ; 0.341 V                             ; 0.35 V                              ; 9.04e-10 s                 ; 7.28e-10 s                 ; No                        ; No                        ;
; SEG_2DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0DP       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_0[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_1[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_2[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SEG_3[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2369     ; 0        ; 1        ; 2523     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                    ; To Clock                                                      ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 0        ; 84       ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] ; 0        ; 0        ; 6        ; 0        ;
; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] ; 216      ; 0        ; 0        ; 0        ;
; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]  ; 2369     ; 0        ; 1        ; 2523     ;
+---------------------------------------------------------------+---------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 4     ; 4    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 45    ; 45   ;
; Unconstrained Output Ports      ; 61    ; 61   ;
; Unconstrained Output Port Paths ; 167   ; 167  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Jul 10 17:15:26 2018
Info: Command: quartus_sta de0_tdc -c de0_tdc
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'de0_tdc.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -phase 180.00 -duty_cycle 50.00 -name {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]} {cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {cb_inst|pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]} {cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.330
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.330               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.032               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.016               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.357               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.253               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.740               0.000 CLOCK_50 
    Info (332119):    99.737               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.794               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.673
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.673               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.241               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   197.334               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.299               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.312               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.312               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.248
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.248               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.713               0.000 CLOCK_50 
    Info (332119):    99.741               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.790               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: clk_40k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: clk_20m was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: phase_controller:ph_ctl|clk_10k was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: KEY[0] was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.016               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.814               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):   198.337               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.167               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.185               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.268               0.000 cb_inst|pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.425               0.000 CLOCK_50 
    Info (332119):    99.748               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):   249.771               0.000 cb_inst|pll_inst2|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 510 megabytes
    Info: Processing ended: Tue Jul 10 17:15:31 2018
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


