// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "10/07/2025 18:07:55"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_level (
	CLOCK_50,
	FPGA_I2C_SCLK,
	FPGA_I2C_SDAT,
	I2C_SCLK,
	I2C_SDAT,
	AUD_ADCDAT,
	AUD_BCLK,
	AUD_XCK,
	AUD_ADCLRCK,
	LEDR);
input 	CLOCK_50;
output 	FPGA_I2C_SCLK;
inout 	FPGA_I2C_SDAT;
output 	I2C_SCLK;
inout 	I2C_SDAT;
input 	AUD_ADCDAT;
input 	AUD_BCLK;
output 	AUD_XCK;
input 	AUD_ADCLRCK;
output 	[17:0] LEDR;

// Design Ports Information
// FPGA_I2C_SCLK	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// I2C_SCLK	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_XCK	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[10]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[11]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[12]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[13]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[14]	=>  Location: PIN_AB30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[15]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[16]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[17]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FPGA_I2C_SDAT	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// I2C_SDAT	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCDAT	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_BCLK	=>  Location: PIN_H7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// AUD_ADCLRCK	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \I2C_SDAT~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \i2c_pll_u|altpll_component|auto_generated|fb_clkin ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ;
wire \FPGA_I2C_SDAT~input_o ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3_combout ;
wire \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl~combout ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \adc_pll_u|altpll_component|auto_generated|fb_clkin ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ;
wire \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ;
wire \AUD_BCLK~input_o ;
wire \AUD_BCLK~inputCLKENA0_outclk ;
wire \AUD_ADCLRCK~input_o ;
wire \u_mic_load|adclrc_q~q ;
wire \u_mic_load|bit_index_counter[0]~0_combout ;
wire \u_mic_load|bit_index_counter[1]~3_combout ;
wire \u_mic_load|bit_index_counter[2]~4_combout ;
wire \u_mic_load|always0~0_combout ;
wire \u_mic_load|Add1~0_combout ;
wire \u_mic_load|bit_index_counter[3]~5_combout ;
wire \u_mic_load|bit_index_counter[4]~1_combout ;
wire \u_mic_load|bit_index_counter[4]~2_combout ;
wire \AUD_ADCDAT~input_o ;
wire \u_mic_load|temp_rx_data[15]~0_combout ;
wire \u_mic_load|Decoder0~0_combout ;
wire \u_mic_load|temp_rx_next~0_combout ;
wire \u_mic_load|sample_data[6]~0_combout ;
wire \u_mic_load|sample_data[6]~1_combout ;
wire \u_mic_load|temp_rx_data[6]~1_combout ;
wire \u_mic_load|Decoder0~1_combout ;
wire \u_mic_load|temp_rx_next~1_combout ;
wire \u_mic_load|Decoder0~3_combout ;
wire \u_mic_load|temp_rx_next~10_combout ;
wire \u_mic_load|temp_rx_next~11_combout ;
wire \u_mic_load|Decoder0~2_combout ;
wire \u_mic_load|temp_rx_next~12_combout ;
wire \u_mic_load|temp_rx_next~13_combout ;
wire \u_mic_load|temp_rx_next~14_combout ;
wire \u_mic_load|temp_rx_next~15_combout ;
wire \Add0~58_cout ;
wire \Add0~54_cout ;
wire \Add0~50_cout ;
wire \Add0~46_cout ;
wire \Add0~42_cout ;
wire \Add0~1_sumout ;
wire \DE_LEDR~0_combout ;
wire \u_mic_load|temp_rx_next~2_combout ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \DE_LEDR~1_combout ;
wire \u_mic_load|temp_rx_next~3_combout ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \DE_LEDR~2_combout ;
wire \u_mic_load|temp_rx_next~4_combout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \DE_LEDR~3_combout ;
wire \u_mic_load|temp_rx_next~5_combout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \DE_LEDR~4_combout ;
wire \u_mic_load|temp_rx_next~6_combout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \DE_LEDR~5_combout ;
wire \u_mic_load|temp_rx_next~7_combout ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \DE_LEDR~6_combout ;
wire \u_mic_load|temp_rx_next~8_combout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \DE_LEDR~7_combout ;
wire \u_mic_load|temp_rx_next~9_combout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \DE_LEDR~8_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \DE_LEDR~9_combout ;
wire [23:0] \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data ;
wire [15:0] \u_mic_load|sample_data ;
wire [4:0] \u_mic_load|bit_index_counter ;
wire [3:0] \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index ;
wire [15:0] \u_mic_load|temp_rx_data ;
wire [2:0] \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter ;
wire [7:0] \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp ;
wire [7:0] \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp ;

wire [7:0] \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;
wire [7:0] \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6  = \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [6];

assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5  = \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X12_Y81_N19
cyclonev_io_obuf \FPGA_I2C_SCLK~output (
	.i(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SCLK~output .bus_hold = "false";
defparam \FPGA_I2C_SCLK~output .open_drain_output = "false";
defparam \FPGA_I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \I2C_SCLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SCLK),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
defparam \I2C_SCLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N76
cyclonev_io_obuf \AUD_XCK~output (
	.i(\adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(AUD_XCK),
	.obar());
// synopsys translate_off
defparam \AUD_XCK~output .bus_hold = "false";
defparam \AUD_XCK~output .open_drain_output = "false";
defparam \AUD_XCK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\DE_LEDR~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\DE_LEDR~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(\DE_LEDR~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(\DE_LEDR~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\DE_LEDR~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(\DE_LEDR~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\DE_LEDR~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(\DE_LEDR~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(\DE_LEDR~8_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(\DE_LEDR~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \LEDR[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[10]),
	.obar());
// synopsys translate_off
defparam \LEDR[10]~output .bus_hold = "false";
defparam \LEDR[10]~output .open_drain_output = "false";
defparam \LEDR[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \LEDR[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[11]),
	.obar());
// synopsys translate_off
defparam \LEDR[11]~output .bus_hold = "false";
defparam \LEDR[11]~output .open_drain_output = "false";
defparam \LEDR[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \LEDR[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[12]),
	.obar());
// synopsys translate_off
defparam \LEDR[12]~output .bus_hold = "false";
defparam \LEDR[12]~output .open_drain_output = "false";
defparam \LEDR[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \LEDR[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[13]),
	.obar());
// synopsys translate_off
defparam \LEDR[13]~output .bus_hold = "false";
defparam \LEDR[13]~output .open_drain_output = "false";
defparam \LEDR[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N5
cyclonev_io_obuf \LEDR[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[14]),
	.obar());
// synopsys translate_off
defparam \LEDR[14]~output .bus_hold = "false";
defparam \LEDR[14]~output .open_drain_output = "false";
defparam \LEDR[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \LEDR[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[15]),
	.obar());
// synopsys translate_off
defparam \LEDR[15]~output .bus_hold = "false";
defparam \LEDR[15]~output .open_drain_output = "false";
defparam \LEDR[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \LEDR[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[16]),
	.obar());
// synopsys translate_off
defparam \LEDR[16]~output .bus_hold = "false";
defparam \LEDR[16]~output .open_drain_output = "false";
defparam \LEDR[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \LEDR[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[17]),
	.obar());
// synopsys translate_off
defparam \LEDR[17]~output .bus_hold = "false";
defparam \LEDR[17]~output .open_drain_output = "false";
defparam \LEDR[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y81_N2
cyclonev_io_obuf \FPGA_I2C_SDAT~output (
	.i(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FPGA_I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \FPGA_I2C_SDAT~output .bus_hold = "false";
defparam \FPGA_I2C_SDAT~output .open_drain_output = "true";
defparam \FPGA_I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \I2C_SDAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(I2C_SDAT),
	.obar());
// synopsys translate_off
defparam \I2C_SDAT~output .bus_hold = "false";
defparam \I2C_SDAT~output .open_drain_output = "true";
defparam \I2C_SDAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y21_N0
cyclonev_pll_refclk_select \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y15_N0
cyclonev_fractional_pll \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\i2c_pll_u|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\i2c_pll_u|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y19_N0
cyclonev_pll_reconfig \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y20_N1
cyclonev_pll_output_counter \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN6 ),
	.tclk0(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\i2c_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 128;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 128;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "1.171875 mhz";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \i2c_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 6;
// synopsys translate_on

// Location: CLKCTRL_G5
cyclonev_clkena \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X15_Y80_N23
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N24
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & 
// (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q )))) ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q )))) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1 .lut_mask = 64'h010532FA0505FAFA;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N25
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[2] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[2] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N45
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q  & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q )) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0 .lut_mask = 64'h0000000005000500;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N46
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.READ_OR_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N4
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.READ_OR_WRITE~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1 .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N10
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N9
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q  & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0])))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0 .lut_mask = 64'h0FFF0FFF0FEF0FEF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N11
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N21
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0] ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0] & ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2 .lut_mask = 64'h5F005F00FF00FF00;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N22
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y80_N23
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N21
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3_combout  = ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q  ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N22
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N23
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N1
cyclonev_io_ibuf \FPGA_I2C_SDAT~input (
	.i(FPGA_I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\FPGA_I2C_SDAT~input_o ));
// synopsys translate_off
defparam \FPGA_I2C_SDAT~input .bus_hold = "false";
defparam \FPGA_I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N15
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q )) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0 .lut_mask = 64'h0000000000050005;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N16
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N11
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N8
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP0~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N35
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N12
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q  ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q  ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ),
	.datad(gnd),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0 .lut_mask = 64'h0000F0F0F0F0F0F0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N14
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N48
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( (\FPGA_I2C_SDAT~input_o  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q  & 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q  & (\FPGA_I2C_SDAT~input_o ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ) ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( (\FPGA_I2C_SDAT~input_o  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.datab(!\FPGA_I2C_SDAT~input_o ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0 .lut_mask = 64'h030357F70303FFFF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N50
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N42
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & \FPGA_I2C_SDAT~input_o ) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & (\FPGA_I2C_SDAT~input_o ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & \FPGA_I2C_SDAT~input_o ) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.datab(!\FPGA_I2C_SDAT~input_o ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0 .lut_mask = 64'h11111FBF1111FFFF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N44
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3 .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y80_N13
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N0
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout  ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q  & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0 .lut_mask = 64'h7333333377777777;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N2
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N12
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q  ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q  ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2 .lut_mask = 64'h0000FFFF3333CCCC;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N14
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y80_N11
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N9
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2] & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ),
	.datad(gnd),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N10
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y80_N13
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N54
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q  & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]) # ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )))) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q  & ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]) # 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0 .lut_mask = 64'hF0A0F0A0E0A0E0A0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N21
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~0_combout ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1 .lut_mask = 64'h0F0F0F0F0FFF0FFF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N22
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N24
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout  = ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0 .lut_mask = 64'h3333333300000000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N31
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N42
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q  & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0])))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0 .lut_mask = 64'h0FFF0FFF0FBF0FBF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N44
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N18
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0] & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & 
// (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ))) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0 .lut_mask = 64'h007F007F7F007F00;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N20
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[1] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[1] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N6
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0])))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [0]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0 .lut_mask = 64'h0FFF0FFF0FEF0FEF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N8
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N12
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0 .lut_mask = 64'h0000000000030003;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y80_N13
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.ACK3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N54
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) # (\FPGA_I2C_SDAT~input_o )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( \FPGA_I2C_SDAT~input_o  ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q  & ( 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.datab(!\FPGA_I2C_SDAT~input_o ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0 .lut_mask = 64'h00005FFF33337F7F;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N56
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1 (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1 .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N18
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0_combout  = ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q  & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q  & (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_1~q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_2~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.WAIT~q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|ack_3~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0 .lut_mask = 64'h0080008000000000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y80_N19
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|next_state.NEXT~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N0
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ) # ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2])) ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q  & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2])) ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.NEXT~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0 .lut_mask = 64'h0000FFFF0003FFFC;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N2
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N57
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0 .lut_mask = 64'h0AAA0AAAA0A0A0A0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N59
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[5] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[5] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N5
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[5] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[5] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N48
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] $ (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0 .lut_mask = 64'h50A050A00A0A0A0A;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N50
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[10] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[10] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N30
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N31
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [2]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N51
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0 .lut_mask = 64'h500A500A00AA00AA;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N53
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[11] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[11] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N37
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[3] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [3]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[3] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N36
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout  = ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [3]))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & 
// (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [3]))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ))) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [2])))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q  & 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [2])) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q )))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5]),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [2]),
	.datag(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8 .extended_lut = "on";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8 .lut_mask = 64'h03570F5F03573F7F;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N36
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ) ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q  ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK2~q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK1~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ),
	.datad(gnd),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.ACK3~q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2 .lut_mask = 64'hFFFFFFFF7F7FFFFF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N27
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2] $ (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0])) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [2]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0 .lut_mask = 64'h5AA05AA0A0A0A0A0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N29
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[6] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[6] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N31
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[6] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [6]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[6] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N24
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] $ (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0 .lut_mask = 64'h0AA00AA0AA00AA00;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N25
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[7] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[7] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N2
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[7] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [7]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[7] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N30
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout  = ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [7] & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1])))) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [6] & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1])))) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~2_combout ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [6]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datag(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [7]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4 .extended_lut = "on";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4 .lut_mask = 64'h555D555D55555555;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N39
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q  $ (((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0 .lut_mask = 64'h5FA05FA0AAA0AAA0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N40
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[0] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[0] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N52
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[0] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [0]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[0] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N42
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & 
// ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] $ (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ))) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0 .lut_mask = 64'h50A050A0F0A0F0A0;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N44
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[9] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[9] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N56
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[1] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[1] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N45
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0 .lut_mask = 64'h0A000A00F000F000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N47
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[1] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|WideOr6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[1] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X15_Y80_N50
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[1] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[1] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N48
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1] & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [0]) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1] & ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & (((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [1] & 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q )))) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [0])) ) ) ) # ( 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [1] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q )) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1] & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ( (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q  & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [1] & 
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q )) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [0]),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [1]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [1]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1 .lut_mask = 64'h000A000A111BBBBB;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y80_N36
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q  & ( 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3] & (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0] & !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q )) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [3]),
	.datab(gnd),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index [0]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|initialise_index[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0 .lut_mask = 64'h0500050050005000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y80_N38
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[12] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|reg_and_data~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|state.LOAD~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[12] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y80_N35
dffeas \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[4] (
	.clk(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|data [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|next_state.START~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [4]),
	.prn(vcc));
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[4] .is_wysiwyg = "true";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N3
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q  & ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ) # ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ) # 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [4])))) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5] & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q  & ( 
// (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ) # ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ) # (!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [4])) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter[0]~DUPLICATE_q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.REG_ADDR~DUPLICATE_q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.DATA~q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|reg_addr_temp [4]),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|write_data_temp [5]),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.SLAVE_ADDR~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0 .lut_mask = 64'hFFEEF0E000000000;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y80_N57
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3 (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3_combout  = ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ( 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2] & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ) ) ) ) # ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout  & ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ( ((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ) ) ) ) # ( \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout  & ( 
// !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ( ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2])) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ) ) ) ) # ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout  & ( !\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1] & ( 
// ((\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout  & \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2])) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ) ) ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~8_combout ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~4_combout ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [2]),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~1_combout ),
	.datae(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~0_combout ),
	.dataf(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3 .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3 .lut_mask = 64'h37373737F3FF333F;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y80_N33
cyclonev_lcell_comb \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl (
// Equation(s):
// \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl~combout  = ( GLOBAL(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ) & ( (((!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ) # 
// (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1~q )) # (\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ) ) ) # ( 
// !GLOBAL(\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ) )

	.dataa(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.START~q ),
	.datab(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP1~q ),
	.datac(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.INIT~DUPLICATE_q ),
	.datad(!\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|state.STOP2~q ),
	.datae(!\i2c_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl .extended_lut = "off";
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl .lut_mask = 64'hFFFFF7FFFFFFF7FF;
defparam \DE1_SOC_VS_DE2_115_CHANGES.set_codec_de1_soc|u1|i2c_scl .shared_arith = "off";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\adc_pll_u|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\adc_pll_u|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "1087.497912 mhz";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 10000;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 20;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 44;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 43;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 2;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 2;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 1;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "49.999904 mhz";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 1;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\adc_pll_u|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.shiftdone0o());
// synopsys translate_off
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 30;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 29;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "18.432168 mhz";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 1;
defparam \adc_pll_u|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 (
	.inclk(\adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk ),
	.ena(vcc),
	.outclk(\adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .clock_type = "global clock";
defparam \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .disable_mode = "low";
defparam \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_mode = "always enabled";
defparam \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .ena_register_power_up = "high";
defparam \adc_pll_u|altpll_component|auto_generated|wire_generic_pll1_outclk~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X16_Y81_N18
cyclonev_io_ibuf \AUD_BCLK~input (
	.i(AUD_BCLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_BCLK~input_o ));
// synopsys translate_off
defparam \AUD_BCLK~input .bus_hold = "false";
defparam \AUD_BCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \AUD_BCLK~inputCLKENA0 (
	.inclk(\AUD_BCLK~input_o ),
	.ena(vcc),
	.outclk(\AUD_BCLK~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \AUD_BCLK~inputCLKENA0 .clock_type = "global clock";
defparam \AUD_BCLK~inputCLKENA0 .disable_mode = "low";
defparam \AUD_BCLK~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \AUD_BCLK~inputCLKENA0 .ena_register_power_up = "high";
defparam \AUD_BCLK~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N18
cyclonev_io_ibuf \AUD_ADCLRCK~input (
	.i(AUD_ADCLRCK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCLRCK~input_o ));
// synopsys translate_off
defparam \AUD_ADCLRCK~input .bus_hold = "false";
defparam \AUD_ADCLRCK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y2_N35
dffeas \u_mic_load|adclrc_q (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\AUD_ADCLRCK~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|adclrc_q~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|adclrc_q .is_wysiwyg = "true";
defparam \u_mic_load|adclrc_q .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N42
cyclonev_lcell_comb \u_mic_load|bit_index_counter[0]~0 (
// Equation(s):
// \u_mic_load|bit_index_counter[0]~0_combout  = ( \u_mic_load|always0~0_combout  & ( (!\u_mic_load|bit_index_counter [0]) # ((\AUD_ADCLRCK~input_o  & !\u_mic_load|adclrc_q~q )) ) ) # ( !\u_mic_load|always0~0_combout  & ( ((\AUD_ADCLRCK~input_o  & 
// !\u_mic_load|adclrc_q~q )) # (\u_mic_load|bit_index_counter [0]) ) )

	.dataa(!\AUD_ADCLRCK~input_o ),
	.datab(gnd),
	.datac(!\u_mic_load|adclrc_q~q ),
	.datad(!\u_mic_load|bit_index_counter [0]),
	.datae(gnd),
	.dataf(!\u_mic_load|always0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[0]~0 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[0]~0 .lut_mask = 64'h50FF50FFFF50FF50;
defparam \u_mic_load|bit_index_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N44
dffeas \u_mic_load|bit_index_counter[0] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|bit_index_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|bit_index_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[0] .is_wysiwyg = "true";
defparam \u_mic_load|bit_index_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N57
cyclonev_lcell_comb \u_mic_load|bit_index_counter[1]~3 (
// Equation(s):
// \u_mic_load|bit_index_counter[1]~3_combout  = ( \u_mic_load|adclrc_q~q  & ( !\u_mic_load|bit_index_counter [1] $ (((!\u_mic_load|bit_index_counter [0]) # (!\u_mic_load|always0~0_combout ))) ) ) # ( !\u_mic_load|adclrc_q~q  & ( (!\AUD_ADCLRCK~input_o  & 
// (!\u_mic_load|bit_index_counter [1] $ (((!\u_mic_load|bit_index_counter [0]) # (!\u_mic_load|always0~0_combout ))))) ) )

	.dataa(!\AUD_ADCLRCK~input_o ),
	.datab(!\u_mic_load|bit_index_counter [0]),
	.datac(!\u_mic_load|always0~0_combout ),
	.datad(!\u_mic_load|bit_index_counter [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|adclrc_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[1]~3 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[1]~3 .lut_mask = 64'h02A802A803FC03FC;
defparam \u_mic_load|bit_index_counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N59
dffeas \u_mic_load|bit_index_counter[1] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|bit_index_counter[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|bit_index_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[1] .is_wysiwyg = "true";
defparam \u_mic_load|bit_index_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N30
cyclonev_lcell_comb \u_mic_load|bit_index_counter[2]~4 (
// Equation(s):
// \u_mic_load|bit_index_counter[2]~4_combout  = ( \u_mic_load|bit_index_counter [2] & ( \u_mic_load|bit_index_counter [0] & ( (!\AUD_ADCLRCK~input_o  & ((!\u_mic_load|bit_index_counter [1]) # ((!\u_mic_load|always0~0_combout )))) # (\AUD_ADCLRCK~input_o  & 
// (\u_mic_load|adclrc_q~q  & ((!\u_mic_load|bit_index_counter [1]) # (!\u_mic_load|always0~0_combout )))) ) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|bit_index_counter [0] & ( (\u_mic_load|bit_index_counter [1] & 
// (\u_mic_load|always0~0_combout  & ((!\AUD_ADCLRCK~input_o ) # (\u_mic_load|adclrc_q~q )))) ) ) ) # ( \u_mic_load|bit_index_counter [2] & ( !\u_mic_load|bit_index_counter [0] & ( (!\AUD_ADCLRCK~input_o ) # (\u_mic_load|adclrc_q~q ) ) ) )

	.dataa(!\AUD_ADCLRCK~input_o ),
	.datab(!\u_mic_load|bit_index_counter [1]),
	.datac(!\u_mic_load|adclrc_q~q ),
	.datad(!\u_mic_load|always0~0_combout ),
	.datae(!\u_mic_load|bit_index_counter [2]),
	.dataf(!\u_mic_load|bit_index_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[2]~4 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[2]~4 .lut_mask = 64'h0000AFAF0023AF8C;
defparam \u_mic_load|bit_index_counter[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N32
dffeas \u_mic_load|bit_index_counter[2] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|bit_index_counter[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|bit_index_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[2] .is_wysiwyg = "true";
defparam \u_mic_load|bit_index_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N24
cyclonev_lcell_comb \u_mic_load|always0~0 (
// Equation(s):
// \u_mic_load|always0~0_combout  = ( \u_mic_load|bit_index_counter [3] & ( !\u_mic_load|bit_index_counter [4] ) ) # ( !\u_mic_load|bit_index_counter [3] & ( (!\u_mic_load|bit_index_counter [4] & (((\u_mic_load|bit_index_counter [1]) # 
// (\u_mic_load|bit_index_counter [0])) # (\u_mic_load|bit_index_counter [2]))) ) )

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\u_mic_load|bit_index_counter [0]),
	.datac(!\u_mic_load|bit_index_counter [4]),
	.datad(!\u_mic_load|bit_index_counter [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|always0~0 .extended_lut = "off";
defparam \u_mic_load|always0~0 .lut_mask = 64'h70F070F0F0F0F0F0;
defparam \u_mic_load|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N27
cyclonev_lcell_comb \u_mic_load|Add1~0 (
// Equation(s):
// \u_mic_load|Add1~0_combout  = (\u_mic_load|bit_index_counter [2] & (\u_mic_load|bit_index_counter [0] & \u_mic_load|bit_index_counter [1]))

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\u_mic_load|bit_index_counter [0]),
	.datac(!\u_mic_load|bit_index_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|Add1~0 .extended_lut = "off";
defparam \u_mic_load|Add1~0 .lut_mask = 64'h0101010101010101;
defparam \u_mic_load|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N39
cyclonev_lcell_comb \u_mic_load|bit_index_counter[3]~5 (
// Equation(s):
// \u_mic_load|bit_index_counter[3]~5_combout  = ( \u_mic_load|adclrc_q~q  & ( !\u_mic_load|bit_index_counter [3] $ (((!\u_mic_load|always0~0_combout ) # (!\u_mic_load|Add1~0_combout ))) ) ) # ( !\u_mic_load|adclrc_q~q  & ( (!\AUD_ADCLRCK~input_o  & 
// (!\u_mic_load|bit_index_counter [3] $ (((!\u_mic_load|always0~0_combout ) # (!\u_mic_load|Add1~0_combout ))))) ) )

	.dataa(!\u_mic_load|always0~0_combout ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\u_mic_load|Add1~0_combout ),
	.datad(!\AUD_ADCLRCK~input_o ),
	.datae(gnd),
	.dataf(!\u_mic_load|adclrc_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[3]~5 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[3]~5 .lut_mask = 64'h3600360036363636;
defparam \u_mic_load|bit_index_counter[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N41
dffeas \u_mic_load|bit_index_counter[3] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|bit_index_counter[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|bit_index_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[3] .is_wysiwyg = "true";
defparam \u_mic_load|bit_index_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N36
cyclonev_lcell_comb \u_mic_load|bit_index_counter[4]~1 (
// Equation(s):
// \u_mic_load|bit_index_counter[4]~1_combout  = ( \u_mic_load|bit_index_counter [2] & ( (\u_mic_load|bit_index_counter [3] & (\u_mic_load|bit_index_counter [0] & \u_mic_load|bit_index_counter [1])) ) )

	.dataa(gnd),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\u_mic_load|bit_index_counter [0]),
	.datad(!\u_mic_load|bit_index_counter [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[4]~1 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[4]~1 .lut_mask = 64'h0000000000030003;
defparam \u_mic_load|bit_index_counter[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N18
cyclonev_lcell_comb \u_mic_load|bit_index_counter[4]~2 (
// Equation(s):
// \u_mic_load|bit_index_counter[4]~2_combout  = ( \u_mic_load|adclrc_q~q  & ( (\u_mic_load|bit_index_counter [4]) # (\u_mic_load|bit_index_counter[4]~1_combout ) ) ) # ( !\u_mic_load|adclrc_q~q  & ( (!\AUD_ADCLRCK~input_o  & ((\u_mic_load|bit_index_counter 
// [4]) # (\u_mic_load|bit_index_counter[4]~1_combout ))) ) )

	.dataa(gnd),
	.datab(!\AUD_ADCLRCK~input_o ),
	.datac(!\u_mic_load|bit_index_counter[4]~1_combout ),
	.datad(!\u_mic_load|bit_index_counter [4]),
	.datae(gnd),
	.dataf(!\u_mic_load|adclrc_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|bit_index_counter[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[4]~2 .extended_lut = "off";
defparam \u_mic_load|bit_index_counter[4]~2 .lut_mask = 64'h0CCC0CCC0FFF0FFF;
defparam \u_mic_load|bit_index_counter[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N20
dffeas \u_mic_load|bit_index_counter[4] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|bit_index_counter[4]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|bit_index_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|bit_index_counter[4] .is_wysiwyg = "true";
defparam \u_mic_load|bit_index_counter[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y81_N1
cyclonev_io_ibuf \AUD_ADCDAT~input (
	.i(AUD_ADCDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\AUD_ADCDAT~input_o ));
// synopsys translate_off
defparam \AUD_ADCDAT~input .bus_hold = "false";
defparam \AUD_ADCDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N15
cyclonev_lcell_comb \u_mic_load|temp_rx_data[15]~0 (
// Equation(s):
// \u_mic_load|temp_rx_data[15]~0_combout  = ( \u_mic_load|adclrc_q~q  & ( \u_mic_load|temp_rx_data [15] ) ) # ( !\u_mic_load|adclrc_q~q  & ( (!\AUD_ADCLRCK~input_o  & ((\u_mic_load|temp_rx_data [15]))) # (\AUD_ADCLRCK~input_o  & (\AUD_ADCDAT~input_o )) ) )

	.dataa(!\AUD_ADCLRCK~input_o ),
	.datab(gnd),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [15]),
	.datae(gnd),
	.dataf(!\u_mic_load|adclrc_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_data[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[15]~0 .extended_lut = "off";
defparam \u_mic_load|temp_rx_data[15]~0 .lut_mask = 64'h05AF05AF00FF00FF;
defparam \u_mic_load|temp_rx_data[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N16
dffeas \u_mic_load|temp_rx_data[15] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_data[15]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[15] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N12
cyclonev_lcell_comb \u_mic_load|Decoder0~0 (
// Equation(s):
// \u_mic_load|Decoder0~0_combout  = ( !\u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|bit_index_counter [3] & !\u_mic_load|bit_index_counter [1]) ) )

	.dataa(gnd),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(gnd),
	.datad(!\u_mic_load|bit_index_counter [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|Decoder0~0 .extended_lut = "off";
defparam \u_mic_load|Decoder0~0 .lut_mask = 64'hCC00CC0000000000;
defparam \u_mic_load|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N0
cyclonev_lcell_comb \u_mic_load|temp_rx_next~0 (
// Equation(s):
// \u_mic_load|temp_rx_next~0_combout  = ( \u_mic_load|Decoder0~0_combout  & ( (!\u_mic_load|bit_index_counter [4] & ((!\u_mic_load|bit_index_counter [0] & ((\AUD_ADCDAT~input_o ))) # (\u_mic_load|bit_index_counter [0] & (\u_mic_load|temp_rx_data [15])))) # 
// (\u_mic_load|bit_index_counter [4] & (((\u_mic_load|temp_rx_data [15])))) ) ) # ( !\u_mic_load|Decoder0~0_combout  & ( \u_mic_load|temp_rx_data [15] ) )

	.dataa(!\u_mic_load|bit_index_counter [4]),
	.datab(!\u_mic_load|bit_index_counter [0]),
	.datac(!\u_mic_load|temp_rx_data [15]),
	.datad(!\AUD_ADCDAT~input_o ),
	.datae(gnd),
	.dataf(!\u_mic_load|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~0 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~0 .lut_mask = 64'h0F0F0F0F078F078F;
defparam \u_mic_load|temp_rx_next~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N51
cyclonev_lcell_comb \u_mic_load|sample_data[6]~0 (
// Equation(s):
// \u_mic_load|sample_data[6]~0_combout  = ( \u_mic_load|bit_index_counter [0] & ( (!\u_mic_load|bit_index_counter [4] & \u_mic_load|bit_index_counter [1]) ) )

	.dataa(!\u_mic_load|bit_index_counter [4]),
	.datab(!\u_mic_load|bit_index_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|sample_data[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|sample_data[6]~0 .extended_lut = "off";
defparam \u_mic_load|sample_data[6]~0 .lut_mask = 64'h0000000022222222;
defparam \u_mic_load|sample_data[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N21
cyclonev_lcell_comb \u_mic_load|sample_data[6]~1 (
// Equation(s):
// \u_mic_load|sample_data[6]~1_combout  = ( \u_mic_load|bit_index_counter [2] & ( (\u_mic_load|sample_data[6]~0_combout  & (\u_mic_load|bit_index_counter [3] & ((!\AUD_ADCLRCK~input_o ) # (\u_mic_load|adclrc_q~q )))) ) )

	.dataa(!\u_mic_load|adclrc_q~q ),
	.datab(!\AUD_ADCLRCK~input_o ),
	.datac(!\u_mic_load|sample_data[6]~0_combout ),
	.datad(!\u_mic_load|bit_index_counter [3]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|sample_data[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|sample_data[6]~1 .extended_lut = "off";
defparam \u_mic_load|sample_data[6]~1 .lut_mask = 64'h00000000000D000D;
defparam \u_mic_load|sample_data[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N2
dffeas \u_mic_load|sample_data[15] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[15] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N45
cyclonev_lcell_comb \u_mic_load|temp_rx_data[6]~1 (
// Equation(s):
// \u_mic_load|temp_rx_data[6]~1_combout  = ( \u_mic_load|adclrc_q~q  & ( \u_mic_load|always0~0_combout  ) ) # ( !\u_mic_load|adclrc_q~q  & ( (!\AUD_ADCLRCK~input_o  & \u_mic_load|always0~0_combout ) ) )

	.dataa(!\AUD_ADCLRCK~input_o ),
	.datab(!\u_mic_load|always0~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_mic_load|adclrc_q~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_data[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[6]~1 .extended_lut = "off";
defparam \u_mic_load|temp_rx_data[6]~1 .lut_mask = 64'h2222222233333333;
defparam \u_mic_load|temp_rx_data[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N53
dffeas \u_mic_load|temp_rx_data[6] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[6] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N48
cyclonev_lcell_comb \u_mic_load|Decoder0~1 (
// Equation(s):
// \u_mic_load|Decoder0~1_combout  = ( \u_mic_load|bit_index_counter [0] & ( (!\u_mic_load|bit_index_counter [4] & !\u_mic_load|bit_index_counter [1]) ) )

	.dataa(!\u_mic_load|bit_index_counter [4]),
	.datab(!\u_mic_load|bit_index_counter [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|Decoder0~1 .extended_lut = "off";
defparam \u_mic_load|Decoder0~1 .lut_mask = 64'h0000000088888888;
defparam \u_mic_load|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N51
cyclonev_lcell_comb \u_mic_load|temp_rx_next~1 (
// Equation(s):
// \u_mic_load|temp_rx_next~1_combout  = ( \u_mic_load|Decoder0~1_combout  & ( (!\u_mic_load|bit_index_counter [2] & ((!\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [6]))) # (\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )))) # 
// (\u_mic_load|bit_index_counter [2] & (((\u_mic_load|temp_rx_data [6])))) ) ) # ( !\u_mic_load|Decoder0~1_combout  & ( \u_mic_load|temp_rx_data [6] ) )

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|bit_index_counter [3]),
	.datad(!\u_mic_load|temp_rx_data [6]),
	.datae(gnd),
	.dataf(!\u_mic_load|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~1 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~1 .lut_mask = 64'h00FF00FF02F702F7;
defparam \u_mic_load|temp_rx_next~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N34
dffeas \u_mic_load|sample_data[6] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[6] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N9
cyclonev_lcell_comb \u_mic_load|Decoder0~3 (
// Equation(s):
// \u_mic_load|Decoder0~3_combout  = ( !\u_mic_load|bit_index_counter [0] & ( (!\u_mic_load|bit_index_counter [4] & \u_mic_load|bit_index_counter [1]) ) )

	.dataa(!\u_mic_load|bit_index_counter [4]),
	.datab(gnd),
	.datac(!\u_mic_load|bit_index_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|Decoder0~3 .extended_lut = "off";
defparam \u_mic_load|Decoder0~3 .lut_mask = 64'h0A0A0A0A00000000;
defparam \u_mic_load|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N26
dffeas \u_mic_load|temp_rx_data[5] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[5] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N24
cyclonev_lcell_comb \u_mic_load|temp_rx_next~10 (
// Equation(s):
// \u_mic_load|temp_rx_next~10_combout  = ( \u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [5] ) ) # ( !\u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~3_combout  & (((\u_mic_load|temp_rx_data [5])))) # 
// (\u_mic_load|Decoder0~3_combout  & ((!\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [5]))) # (\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )))) ) )

	.dataa(!\u_mic_load|Decoder0~3_combout ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [5]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~10 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~10 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \u_mic_load|temp_rx_next~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N14
dffeas \u_mic_load|sample_data[5] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[5] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N23
dffeas \u_mic_load|temp_rx_data[4] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[4] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N21
cyclonev_lcell_comb \u_mic_load|temp_rx_next~11 (
// Equation(s):
// \u_mic_load|temp_rx_next~11_combout  = ( \u_mic_load|bit_index_counter [3] & ( (!\u_mic_load|bit_index_counter [2] & ((!\u_mic_load|sample_data[6]~0_combout  & ((\u_mic_load|temp_rx_data [4]))) # (\u_mic_load|sample_data[6]~0_combout  & 
// (\AUD_ADCDAT~input_o )))) # (\u_mic_load|bit_index_counter [2] & (((\u_mic_load|temp_rx_data [4])))) ) ) # ( !\u_mic_load|bit_index_counter [3] & ( \u_mic_load|temp_rx_data [4] ) )

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\u_mic_load|sample_data[6]~0_combout ),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [4]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~11 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~11 .lut_mask = 64'h00FF00FF02DF02DF;
defparam \u_mic_load|temp_rx_next~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N11
dffeas \u_mic_load|sample_data[4] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[4] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N54
cyclonev_lcell_comb \u_mic_load|Decoder0~2 (
// Equation(s):
// \u_mic_load|Decoder0~2_combout  = ( !\u_mic_load|bit_index_counter [0] & ( (!\u_mic_load|bit_index_counter [4] & !\u_mic_load|bit_index_counter [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|bit_index_counter [4]),
	.datad(!\u_mic_load|bit_index_counter [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|Decoder0~2 .extended_lut = "off";
defparam \u_mic_load|Decoder0~2 .lut_mask = 64'hF000F00000000000;
defparam \u_mic_load|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N2
dffeas \u_mic_load|temp_rx_data[3] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[3] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N0
cyclonev_lcell_comb \u_mic_load|temp_rx_next~12 (
// Equation(s):
// \u_mic_load|temp_rx_next~12_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|bit_index_counter [3] & (((\u_mic_load|temp_rx_data [3])))) # (\u_mic_load|bit_index_counter [3] & ((!\u_mic_load|Decoder0~2_combout  & ((\u_mic_load|temp_rx_data 
// [3]))) # (\u_mic_load|Decoder0~2_combout  & (\AUD_ADCDAT~input_o )))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [3] ) )

	.dataa(!\AUD_ADCDAT~input_o ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\u_mic_load|Decoder0~2_combout ),
	.datad(!\u_mic_load|temp_rx_data [3]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~12 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~12 .lut_mask = 64'h00FF00FF01FD01FD;
defparam \u_mic_load|temp_rx_next~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N8
dffeas \u_mic_load|sample_data[3] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~12_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[3] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N44
dffeas \u_mic_load|temp_rx_data[2] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[2] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N42
cyclonev_lcell_comb \u_mic_load|temp_rx_next~13 (
// Equation(s):
// \u_mic_load|temp_rx_next~13_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|bit_index_counter [3] & (((\u_mic_load|temp_rx_data [2])))) # (\u_mic_load|bit_index_counter [3] & ((!\u_mic_load|Decoder0~1_combout  & ((\u_mic_load|temp_rx_data 
// [2]))) # (\u_mic_load|Decoder0~1_combout  & (\AUD_ADCDAT~input_o )))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [2] ) )

	.dataa(!\u_mic_load|bit_index_counter [3]),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|Decoder0~1_combout ),
	.datad(!\u_mic_load|temp_rx_data [2]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~13 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~13 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \u_mic_load|temp_rx_next~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N5
dffeas \u_mic_load|sample_data[2] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~13_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[2] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N50
dffeas \u_mic_load|temp_rx_data[0] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[0] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N48
cyclonev_lcell_comb \u_mic_load|temp_rx_next~14 (
// Equation(s):
// \u_mic_load|temp_rx_next~14_combout  = ( \u_mic_load|bit_index_counter [3] & ( (!\u_mic_load|bit_index_counter [2] & (((\u_mic_load|temp_rx_data [0])))) # (\u_mic_load|bit_index_counter [2] & ((!\u_mic_load|sample_data[6]~0_combout  & 
// ((\u_mic_load|temp_rx_data [0]))) # (\u_mic_load|sample_data[6]~0_combout  & (\AUD_ADCDAT~input_o )))) ) ) # ( !\u_mic_load|bit_index_counter [3] & ( \u_mic_load|temp_rx_data [0] ) )

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|sample_data[6]~0_combout ),
	.datad(!\u_mic_load|temp_rx_data [0]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~14 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~14 .lut_mask = 64'h00FF00FF01FB01FB;
defparam \u_mic_load|temp_rx_next~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N47
dffeas \u_mic_load|sample_data[0] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~14_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[0] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y2_N29
dffeas \u_mic_load|temp_rx_data[1] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[1] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N27
cyclonev_lcell_comb \u_mic_load|temp_rx_next~15 (
// Equation(s):
// \u_mic_load|temp_rx_next~15_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~3_combout  & (((\u_mic_load|temp_rx_data [1])))) # (\u_mic_load|Decoder0~3_combout  & ((!\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data 
// [1]))) # (\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [1] ) )

	.dataa(!\u_mic_load|Decoder0~3_combout ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [1]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~15 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~15 .lut_mask = 64'h00FF00FF01EF01EF;
defparam \u_mic_load|temp_rx_next~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N2
dffeas \u_mic_load|sample_data[1] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[1] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N0
cyclonev_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_cout  = CARRY(( !\u_mic_load|sample_data [0] ) + ( !\u_mic_load|sample_data [1] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [0]),
	.datac(!\u_mic_load|sample_data [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~58_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~58 .extended_lut = "off";
defparam \Add0~58 .lut_mask = 64'h00000F0F0000CCCC;
defparam \Add0~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N3
cyclonev_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_cout  = CARRY(( !\u_mic_load|sample_data [2] ) + ( GND ) + ( \Add0~58_cout  ))

	.dataa(!\u_mic_load|sample_data [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~58_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~54_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~54 .extended_lut = "off";
defparam \Add0~54 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~54 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N6
cyclonev_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_cout  = CARRY(( !\u_mic_load|sample_data [3] ) + ( GND ) + ( \Add0~54_cout  ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~50_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~50 .extended_lut = "off";
defparam \Add0~50 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N9
cyclonev_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_cout  = CARRY(( !\u_mic_load|sample_data [4] ) + ( GND ) + ( \Add0~50_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~46_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~46 .extended_lut = "off";
defparam \Add0~46 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N12
cyclonev_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_cout  = CARRY(( !\u_mic_load|sample_data [5] ) + ( GND ) + ( \Add0~46_cout  ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Add0~42_cout ),
	.shareout());
// synopsys translate_off
defparam \Add0~42 .extended_lut = "off";
defparam \Add0~42 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N15
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( !\u_mic_load|sample_data [6] ) + ( GND ) + ( \Add0~42_cout  ))
// \Add0~2  = CARRY(( !\u_mic_load|sample_data [6] ) + ( GND ) + ( \Add0~42_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N33
cyclonev_lcell_comb \DE_LEDR~0 (
// Equation(s):
// \DE_LEDR~0_combout  = ( \Add0~1_sumout  & ( (\u_mic_load|sample_data [6]) # (\u_mic_load|sample_data [15]) ) ) # ( !\Add0~1_sumout  & ( (!\u_mic_load|sample_data [15] & \u_mic_load|sample_data [6]) ) )

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [15]),
	.datac(gnd),
	.datad(!\u_mic_load|sample_data [6]),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~0 .extended_lut = "off";
defparam \DE_LEDR~0 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \DE_LEDR~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N59
dffeas \u_mic_load|temp_rx_data[7] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[7] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N57
cyclonev_lcell_comb \u_mic_load|temp_rx_next~2 (
// Equation(s):
// \u_mic_load|temp_rx_next~2_combout  = ( \u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [7] ) ) # ( !\u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~2_combout  & (((\u_mic_load|temp_rx_data [7])))) # 
// (\u_mic_load|Decoder0~2_combout  & ((!\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [7]))) # (\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )))) ) )

	.dataa(!\u_mic_load|Decoder0~2_combout ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [7]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~2 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~2 .lut_mask = 64'h01EF01EF00FF00FF;
defparam \u_mic_load|temp_rx_next~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N4
dffeas \u_mic_load|sample_data[7] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[7] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N18
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( !\u_mic_load|sample_data [7] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( !\u_mic_load|sample_data [7] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N3
cyclonev_lcell_comb \DE_LEDR~1 (
// Equation(s):
// \DE_LEDR~1_combout  = ( \Add0~5_sumout  & ( (\u_mic_load|sample_data [7]) # (\u_mic_load|sample_data [15]) ) ) # ( !\Add0~5_sumout  & ( (!\u_mic_load|sample_data [15] & \u_mic_load|sample_data [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [15]),
	.datad(!\u_mic_load|sample_data [7]),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~1 .extended_lut = "off";
defparam \DE_LEDR~1 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \DE_LEDR~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N5
dffeas \u_mic_load|temp_rx_data[8] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[8] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N3
cyclonev_lcell_comb \u_mic_load|temp_rx_next~3 (
// Equation(s):
// \u_mic_load|temp_rx_next~3_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|bit_index_counter [3] & ((!\u_mic_load|sample_data[6]~0_combout  & ((\u_mic_load|temp_rx_data [8]))) # (\u_mic_load|sample_data[6]~0_combout  & 
// (\AUD_ADCDAT~input_o )))) # (\u_mic_load|bit_index_counter [3] & (((\u_mic_load|temp_rx_data [8])))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [8] ) )

	.dataa(!\AUD_ADCDAT~input_o ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\u_mic_load|sample_data[6]~0_combout ),
	.datad(!\u_mic_load|temp_rx_data [8]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~3 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~3 .lut_mask = 64'h00FF00FF04F704F7;
defparam \u_mic_load|temp_rx_next~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N7
dffeas \u_mic_load|sample_data[8] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[8] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N21
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( !\u_mic_load|sample_data [8] ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( !\u_mic_load|sample_data [8] ) + ( GND ) + ( \Add0~6  ))

	.dataa(!\u_mic_load|sample_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N6
cyclonev_lcell_comb \DE_LEDR~2 (
// Equation(s):
// \DE_LEDR~2_combout  = ( \u_mic_load|sample_data [8] & ( (!\u_mic_load|sample_data [15]) # (\Add0~9_sumout ) ) ) # ( !\u_mic_load|sample_data [8] & ( (\Add0~9_sumout  & \u_mic_load|sample_data [15]) ) )

	.dataa(!\Add0~9_sumout ),
	.datab(!\u_mic_load|sample_data [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\u_mic_load|sample_data [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~2 .extended_lut = "off";
defparam \DE_LEDR~2 .lut_mask = 64'h1111DDDD1111DDDD;
defparam \DE_LEDR~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N38
dffeas \u_mic_load|temp_rx_data[9] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[9] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N36
cyclonev_lcell_comb \u_mic_load|temp_rx_next~4 (
// Equation(s):
// \u_mic_load|temp_rx_next~4_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~3_combout  & (((\u_mic_load|temp_rx_data [9])))) # (\u_mic_load|Decoder0~3_combout  & ((!\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )) # 
// (\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [9]))))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [9] ) )

	.dataa(!\u_mic_load|Decoder0~3_combout ),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|bit_index_counter [3]),
	.datad(!\u_mic_load|temp_rx_data [9]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~4 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~4 .lut_mask = 64'h00FF00FF10BF10BF;
defparam \u_mic_load|temp_rx_next~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N32
dffeas \u_mic_load|sample_data[9] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[9] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N24
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( !\u_mic_load|sample_data [9] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( !\u_mic_load|sample_data [9] ) + ( GND ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N30
cyclonev_lcell_comb \DE_LEDR~3 (
// Equation(s):
// \DE_LEDR~3_combout  = (!\u_mic_load|sample_data [15] & ((\u_mic_load|sample_data [9]))) # (\u_mic_load|sample_data [15] & (\Add0~13_sumout ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [15]),
	.datac(!\Add0~13_sumout ),
	.datad(!\u_mic_load|sample_data [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~3 .extended_lut = "off";
defparam \DE_LEDR~3 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \DE_LEDR~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N14
dffeas \u_mic_load|temp_rx_data[10] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[10] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N12
cyclonev_lcell_comb \u_mic_load|temp_rx_next~5 (
// Equation(s):
// \u_mic_load|temp_rx_next~5_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~1_combout  & (((\u_mic_load|temp_rx_data [10])))) # (\u_mic_load|Decoder0~1_combout  & ((!\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )) # 
// (\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [10]))))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [10] ) )

	.dataa(!\u_mic_load|Decoder0~1_combout ),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|bit_index_counter [3]),
	.datad(!\u_mic_load|temp_rx_data [10]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~5 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~5 .lut_mask = 64'h00FF00FF10BF10BF;
defparam \u_mic_load|temp_rx_next~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N50
dffeas \u_mic_load|sample_data[10] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[10] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N27
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( !\u_mic_load|sample_data [10] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( !\u_mic_load|sample_data [10] ) + ( GND ) + ( \Add0~14  ))

	.dataa(!\u_mic_load|sample_data [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N48
cyclonev_lcell_comb \DE_LEDR~4 (
// Equation(s):
// \DE_LEDR~4_combout  = (!\u_mic_load|sample_data [15] & ((\u_mic_load|sample_data [10]))) # (\u_mic_load|sample_data [15] & (\Add0~17_sumout ))

	.dataa(!\u_mic_load|sample_data [15]),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(!\u_mic_load|sample_data [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~4 .extended_lut = "off";
defparam \DE_LEDR~4 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \DE_LEDR~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N56
dffeas \u_mic_load|temp_rx_data[11] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[11] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N54
cyclonev_lcell_comb \u_mic_load|temp_rx_next~6 (
// Equation(s):
// \u_mic_load|temp_rx_next~6_combout  = ( \u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~2_combout  & (((\u_mic_load|temp_rx_data [11])))) # (\u_mic_load|Decoder0~2_combout  & ((!\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )) # 
// (\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [11]))))) ) ) # ( !\u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [11] ) )

	.dataa(!\u_mic_load|Decoder0~2_combout ),
	.datab(!\u_mic_load|bit_index_counter [3]),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [11]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~6 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~6 .lut_mask = 64'h00FF00FF04BF04BF;
defparam \u_mic_load|temp_rx_next~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y2_N7
dffeas \u_mic_load|sample_data[11] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[11] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N30
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( !\u_mic_load|sample_data [11] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( !\u_mic_load|sample_data [11] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [11]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y2_N6
cyclonev_lcell_comb \DE_LEDR~5 (
// Equation(s):
// \DE_LEDR~5_combout  = ( \Add0~21_sumout  & ( (\u_mic_load|sample_data [11]) # (\u_mic_load|sample_data [15]) ) ) # ( !\Add0~21_sumout  & ( (!\u_mic_load|sample_data [15] & \u_mic_load|sample_data [11]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [15]),
	.datad(!\u_mic_load|sample_data [11]),
	.datae(gnd),
	.dataf(!\Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~5 .extended_lut = "off";
defparam \DE_LEDR~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \DE_LEDR~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N20
dffeas \u_mic_load|temp_rx_data[12] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[12] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N18
cyclonev_lcell_comb \u_mic_load|temp_rx_next~7 (
// Equation(s):
// \u_mic_load|temp_rx_next~7_combout  = ( \u_mic_load|bit_index_counter [3] & ( \u_mic_load|temp_rx_data [12] ) ) # ( !\u_mic_load|bit_index_counter [3] & ( (!\u_mic_load|bit_index_counter [2] & ((!\u_mic_load|sample_data[6]~0_combout  & 
// ((\u_mic_load|temp_rx_data [12]))) # (\u_mic_load|sample_data[6]~0_combout  & (\AUD_ADCDAT~input_o )))) # (\u_mic_load|bit_index_counter [2] & (((\u_mic_load|temp_rx_data [12])))) ) )

	.dataa(!\u_mic_load|bit_index_counter [2]),
	.datab(!\u_mic_load|sample_data[6]~0_combout ),
	.datac(!\AUD_ADCDAT~input_o ),
	.datad(!\u_mic_load|temp_rx_data [12]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~7 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~7 .lut_mask = 64'h02DF02DF00FF00FF;
defparam \u_mic_load|temp_rx_next~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N53
dffeas \u_mic_load|sample_data[12] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[12] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N33
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( !\u_mic_load|sample_data [12] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( !\u_mic_load|sample_data [12] ) + ( GND ) + ( \Add0~22  ))

	.dataa(!\u_mic_load|sample_data [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N51
cyclonev_lcell_comb \DE_LEDR~6 (
// Equation(s):
// \DE_LEDR~6_combout  = ( \Add0~25_sumout  & ( (\u_mic_load|sample_data [12]) # (\u_mic_load|sample_data [15]) ) ) # ( !\Add0~25_sumout  & ( (!\u_mic_load|sample_data [15] & \u_mic_load|sample_data [12]) ) )

	.dataa(!\u_mic_load|sample_data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_mic_load|sample_data [12]),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~6 .extended_lut = "off";
defparam \DE_LEDR~6 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DE_LEDR~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N41
dffeas \u_mic_load|temp_rx_data[13] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[13] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N39
cyclonev_lcell_comb \u_mic_load|temp_rx_next~8 (
// Equation(s):
// \u_mic_load|temp_rx_next~8_combout  = ( \u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [13] ) ) # ( !\u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~3_combout  & (((\u_mic_load|temp_rx_data [13])))) # 
// (\u_mic_load|Decoder0~3_combout  & ((!\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )) # (\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [13]))))) ) )

	.dataa(!\u_mic_load|Decoder0~3_combout ),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|bit_index_counter [3]),
	.datad(!\u_mic_load|temp_rx_data [13]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~8 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~8 .lut_mask = 64'h10BF10BF00FF00FF;
defparam \u_mic_load|temp_rx_next~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N59
dffeas \u_mic_load|sample_data[13] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[13] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N36
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( !\u_mic_load|sample_data [13] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( !\u_mic_load|sample_data [13] ) + ( GND ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\u_mic_load|sample_data [13]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N57
cyclonev_lcell_comb \DE_LEDR~7 (
// Equation(s):
// \DE_LEDR~7_combout  = (!\u_mic_load|sample_data [15] & ((\u_mic_load|sample_data [13]))) # (\u_mic_load|sample_data [15] & (\Add0~29_sumout ))

	.dataa(!\u_mic_load|sample_data [15]),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(!\u_mic_load|sample_data [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~7 .extended_lut = "off";
defparam \DE_LEDR~7 .lut_mask = 64'h05AF05AF05AF05AF;
defparam \DE_LEDR~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y2_N17
dffeas \u_mic_load|temp_rx_data[14] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(\u_mic_load|temp_rx_next~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u_mic_load|temp_rx_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|temp_rx_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|temp_rx_data[14] .is_wysiwyg = "true";
defparam \u_mic_load|temp_rx_data[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N15
cyclonev_lcell_comb \u_mic_load|temp_rx_next~9 (
// Equation(s):
// \u_mic_load|temp_rx_next~9_combout  = ( \u_mic_load|bit_index_counter [2] & ( \u_mic_load|temp_rx_data [14] ) ) # ( !\u_mic_load|bit_index_counter [2] & ( (!\u_mic_load|Decoder0~1_combout  & (((\u_mic_load|temp_rx_data [14])))) # 
// (\u_mic_load|Decoder0~1_combout  & ((!\u_mic_load|bit_index_counter [3] & (\AUD_ADCDAT~input_o )) # (\u_mic_load|bit_index_counter [3] & ((\u_mic_load|temp_rx_data [14]))))) ) )

	.dataa(!\u_mic_load|Decoder0~1_combout ),
	.datab(!\AUD_ADCDAT~input_o ),
	.datac(!\u_mic_load|bit_index_counter [3]),
	.datad(!\u_mic_load|temp_rx_data [14]),
	.datae(gnd),
	.dataf(!\u_mic_load|bit_index_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u_mic_load|temp_rx_next~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u_mic_load|temp_rx_next~9 .extended_lut = "off";
defparam \u_mic_load|temp_rx_next~9 .lut_mask = 64'h10BF10BF00FF00FF;
defparam \u_mic_load|temp_rx_next~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y2_N56
dffeas \u_mic_load|sample_data[14] (
	.clk(\AUD_BCLK~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u_mic_load|temp_rx_next~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u_mic_load|sample_data[6]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u_mic_load|sample_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u_mic_load|sample_data[14] .is_wysiwyg = "true";
defparam \u_mic_load|sample_data[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N39
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( !\u_mic_load|sample_data [14] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( !\u_mic_load|sample_data [14] ) + ( GND ) + ( \Add0~30  ))

	.dataa(!\u_mic_load|sample_data [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N54
cyclonev_lcell_comb \DE_LEDR~8 (
// Equation(s):
// \DE_LEDR~8_combout  = ( \Add0~33_sumout  & ( (\u_mic_load|sample_data [14]) # (\u_mic_load|sample_data [15]) ) ) # ( !\Add0~33_sumout  & ( (!\u_mic_load|sample_data [15] & \u_mic_load|sample_data [14]) ) )

	.dataa(!\u_mic_load|sample_data [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u_mic_load|sample_data [14]),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~8 .extended_lut = "off";
defparam \DE_LEDR~8 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \DE_LEDR~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y2_N42
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( !\u_mic_load|sample_data [15] ) + ( GND ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u_mic_load|sample_data [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y2_N45
cyclonev_lcell_comb \DE_LEDR~9 (
// Equation(s):
// \DE_LEDR~9_combout  = (\Add0~37_sumout  & \u_mic_load|sample_data [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~37_sumout ),
	.datad(!\u_mic_load|sample_data [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DE_LEDR~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DE_LEDR~9 .extended_lut = "off";
defparam \DE_LEDR~9 .lut_mask = 64'h000F000F000F000F;
defparam \DE_LEDR~9 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \I2C_SDAT~input (
	.i(I2C_SDAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\I2C_SDAT~input_o ));
// synopsys translate_off
defparam \I2C_SDAT~input .bus_hold = "false";
defparam \I2C_SDAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X6_Y7_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 2;
// synopsys translate_on

endmodule
