Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Sep 25 21:33:55 2020
| Host         : LiuYang-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file HDMI_TX_control_sets_placed.rpt
| Design       : HDMI_TX
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|     10 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              87 |           36 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              42 |           19 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------+-----------------------------------------------------------------+------------------+----------------+
|     Clock Signal    | Enable Signal |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count |
+---------------------+---------------+-----------------------------------------------------------------+------------------+----------------+
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_clk_serializer_10_1/RST_I              |                1 |              1 |
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_TMDSEncoder_blue/q_out_d[9]_i_1__0_n_0 |                4 |             10 |
|  PXLCLK_I_IBUF_BUFG |               | Inst_DVITransmitter/Inst_TMDSEncoder_red/SR[0]                  |               15 |             32 |
|  PXLCLK_I_IBUF_BUFG |               |                                                                 |               36 |             87 |
+---------------------+---------------+-----------------------------------------------------------------+------------------+----------------+


