Classic Timing Analyzer report for PWM
Tue Jun 07 15:14:07 2016
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From            ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.225 ns                                       ; PWM~reg0        ; PWM             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                 ;                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                   ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[0]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; counter[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; counter[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; counter[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; counter[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.135 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; counter[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; counter[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; counter[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; counter[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; counter[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; counter[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; counter[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; counter[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; counter[0]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; counter[4]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; counter[3]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; counter[2]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; counter[1]~reg0 ; clock      ; clock    ; None                        ; None                      ; 1.539 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[2]~reg0 ; PWM~reg0        ; clock      ; clock    ; None                        ; None                      ; 1.157 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[1]~reg0 ; PWM~reg0        ; clock      ; clock    ; None                        ; None                      ; 1.129 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[3]~reg0 ; PWM~reg0        ; clock      ; clock    ; None                        ; None                      ; 1.027 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; counter[4]~reg0 ; PWM~reg0        ; clock      ; clock    ; None                        ; None                      ; 0.883 ns                ;
+-------+------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tco                                                                           ;
+-------+--------------+------------+-----------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From            ; To         ; From Clock ;
+-------+--------------+------------+-----------------+------------+------------+
; N/A   ; None         ; 7.225 ns   ; PWM~reg0        ; PWM        ; clock      ;
; N/A   ; None         ; 7.201 ns   ; counter[2]~reg0 ; counter[2] ; clock      ;
; N/A   ; None         ; 7.197 ns   ; counter[4]~reg0 ; counter[4] ; clock      ;
; N/A   ; None         ; 7.080 ns   ; counter[3]~reg0 ; counter[3] ; clock      ;
; N/A   ; None         ; 7.074 ns   ; counter[1]~reg0 ; counter[1] ; clock      ;
; N/A   ; None         ; 6.947 ns   ; counter[0]~reg0 ; counter[0] ; clock      ;
+-------+--------------+------------+-----------------+------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Jun 07 15:14:07 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PWM -c PWM --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 380.08 MHz between source register "counter[0]~reg0" and destination register "counter[0]~reg0"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.238 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y23_N13; Fanout = 4; REG Node = 'counter[0]~reg0'
            Info: 2: + IC(0.387 ns) + CELL(0.542 ns) = 0.929 ns; Loc. = LCCOMB_X5_Y23_N2; Fanout = 1; COMB Node = 'LessThan1~0'
            Info: 3: + IC(0.292 ns) + CELL(0.177 ns) = 1.398 ns; Loc. = LCCOMB_X5_Y23_N28; Fanout = 5; COMB Node = 'LessThan1~1'
            Info: 4: + IC(0.260 ns) + CELL(0.580 ns) = 2.238 ns; Loc. = LCFF_X5_Y23_N13; Fanout = 4; REG Node = 'counter[0]~reg0'
            Info: Total cell delay = 1.299 ns ( 58.04 % )
            Info: Total interconnect delay = 0.939 ns ( 41.96 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X5_Y23_N13; Fanout = 4; REG Node = 'counter[0]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
            Info: - Longest clock path from clock "clock" to source register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X5_Y23_N13; Fanout = 4; REG Node = 'counter[0]~reg0'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tco from clock "clock" to destination pin "PWM" through register "PWM~reg0" is 7.225 ns
    Info: + Longest clock path from clock "clock" to source register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 6; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X5_Y23_N1; Fanout = 1; REG Node = 'PWM~reg0'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.089 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y23_N1; Fanout = 1; REG Node = 'PWM~reg0'
        Info: 2: + IC(1.074 ns) + CELL(3.015 ns) = 4.089 ns; Loc. = PIN_D5; Fanout = 0; PIN Node = 'PWM'
        Info: Total cell delay = 3.015 ns ( 73.73 % )
        Info: Total interconnect delay = 1.074 ns ( 26.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Jun 07 15:14:07 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


