#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue Mar  2 09:32:06 2021
# Process ID: 19016
# Current directory: C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12208 C:\Users\brech\Desktop\EAGLE2_verilog\EAGLE2_freq_alg\drone\drone.xpr
# Log file: C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/vivado.log
# Journal file: C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'drone.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
drone_SWIPT_2020_0_0

open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:21 . Memory (MB): peak = 1096.602 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name SWIPT_2020_v1_0_project -directory C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/drone/drone.tmp/SWIPT_2020_v1_0_project c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/brech/desktop/eagle2_verilog/eagle2_freq_alg/drone/drone.tmp/swipt_2020_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1228.461 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/brech/Desktop/EAGLEtutorials/tut5/tut5/tut5.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 1228.461 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: SWIPT_2020_v1_0
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1715.332 ; gain = 240.367
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257]
INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431]
INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
ERROR: [Synth 8-439] module 'Freq' not found [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:174]
ERROR: [Synth 8-6156] failed synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22]
ERROR: [Synth 8-6156] failed synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
ERROR: [Synth 8-6156] failed synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1763.512 ; gain = 288.547
---------------------------------------------------------------------------------
RTL Elaboration failed
6 Infos, 0 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}
ERROR: [Vivado 12-3630] The destination file 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v' already exists, please use -force if you want to overwrite!
add_files -norecurse -force -copy_to c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src {C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Freq.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/DutyAdjust.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/Optimization.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/CalcL.v C:/Users/brech/Desktop/EAGLE2_v1/ZYBO/SwiptOut.v}
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/DutyAdjust.v' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Optimization.v' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/CalcL.v' already exists, -force is used to overwrite it
WARNING: [Vivado 12-3631] The destination file or directory 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/SwiptOut.v' already exists, -force is used to overwrite it
c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/DutyAdjust.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Optimization.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/CalcL.v c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/SwiptOut.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: SWIPT_2020_v1_0
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1767.039 ; gain = 3.527
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:257]
INFO: [Synth 8-226] default block is never used [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:431]
INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Freq' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v:3]
INFO: [Synth 8-251] Right direction [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v:60]
INFO: [Synth 8-6155] done synthesizing module 'Freq' (1#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Freq.v:3]
INFO: [Synth 8-6157] synthesizing module 'SwiptOut' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/SwiptOut.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SwiptOut' (2#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/SwiptOut.v:3]
INFO: [Synth 8-6157] synthesizing module 'Optimization' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Optimization.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Optimization' (3#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/Optimization.v:3]
INFO: [Synth 8-6157] synthesizing module 'CalcL' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/CalcL.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CalcL' (4#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/CalcL.v:3]
INFO: [Synth 8-6157] synthesizing module 'DutyAdjust' [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/DutyAdjust.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DutyAdjust' (5#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/src/DutyAdjust.v:3]
INFO: [Synth 8-6155] done synthesizing module 'swipt_toplevel' (6#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/swipt_toplevel.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0_S00_AXI' (7#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0' (8#1) [c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo/SWIPT_2020_1.0/hdl/SWIPT_2020_v1_0.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1794.340 ; gain = 30.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1794.637 ; gain = 31.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1794.637 ; gain = 31.125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1794.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1900.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1900.289 ; gain = 136.777
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 1900.289 ; gain = 136.777
set_property core_revision 24 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'
update_ip_catalog -rebuild -repo_path c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/IP_Repo'
1
update_compile_order -fileset sources_i
ERROR: [Common 17-162] Invalid option value specified for '-fileset'.
update_compile_order -fileset sources_1
INFO: [Vivado 12-3458] The update_compile_order command is not intended for use in the GUI, where compile order updates occur based on project changes and the hierarchy update settings. No update performed.
WARNING: [Vivado 12-4172] The following IPs are either missing output products or output products are not up-to-date. Since these IPs are locked, no update to the output products cant be done. 
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd

synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Synthesis target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd

WARNING: [Vivado_Tcl 4-391] The following IPs are missing output products for Implementation target. These output products could be required for synthesis, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/drone.bd

Top: drone_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2016.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'drone_wrapper' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.1/scripts/rt/data/unisim_comp.v:36238]
ERROR: [Synth 8-439] module 'drone' not found [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:185]
ERROR: [Synth 8-564] redeclaration of port 'data_start_led' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:56]
ERROR: [Synth 8-6156] failed synthesizing module 'drone_wrapper' [C:/Users/brech/Desktop/EAGLE2_verilog/EAGLE2_freq_alg/src/bd/hdl/drone_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2028.559 ; gain = 12.227
---------------------------------------------------------------------------------
RTL Elaboration failed
3 Infos, 2 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar  2 09:48:59 2021...
