Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Dec  4 18:45:08 2018
| Host         : Guillaume running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 153 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_dn/cap_samp/m_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: debounce_up/cap_samp/m_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 456 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.880        0.000                      0                  140        0.101        0.000                      0                  140        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      193.880        0.000                      0                  140        0.101        0.000                      0                  140       13.360        0.000                       0                   114  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      193.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.880ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.779ns  (logic 2.104ns (36.408%)  route 3.675ns (63.592%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.181    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.504 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.504    debounce_up/cap_samp/m_reg[12]_i_1__0_n_6
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.591   201.594    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[13]/C
                         clock pessimism             -0.001   201.593    
                         clock uncertainty           -0.318   201.275    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)        0.109   201.384    debounce_up/cap_samp/m_reg[13]
  -------------------------------------------------------------------
                         required time                        201.384    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                193.880    

Slack (MET) :             193.888ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.771ns  (logic 2.096ns (36.320%)  route 3.675ns (63.680%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.181    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.496 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.496    debounce_up/cap_samp/m_reg[12]_i_1__0_n_4
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.591   201.594    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[15]/C
                         clock pessimism             -0.001   201.593    
                         clock uncertainty           -0.318   201.275    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)        0.109   201.384    debounce_up/cap_samp/m_reg[15]
  -------------------------------------------------------------------
                         required time                        201.384    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                193.888    

Slack (MET) :             193.964ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.695ns  (logic 2.020ns (35.470%)  route 3.675ns (64.530%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.181    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.420 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.420    debounce_up/cap_samp/m_reg[12]_i_1__0_n_5
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.591   201.594    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[14]/C
                         clock pessimism             -0.001   201.593    
                         clock uncertainty           -0.318   201.275    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)        0.109   201.384    debounce_up/cap_samp/m_reg[14]
  -------------------------------------------------------------------
                         required time                        201.384    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                193.964    

Slack (MET) :             193.984ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.675ns  (logic 2.000ns (35.243%)  route 3.675ns (64.757%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.594ns = ( 201.594 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.181 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     7.181    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.400 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.400    debounce_up/cap_samp/m_reg[12]_i_1__0_n_7
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.591   201.594    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[12]/C
                         clock pessimism             -0.001   201.593    
                         clock uncertainty           -0.318   201.275    
    SLICE_X6Y100         FDCE (Setup_fdce_C_D)        0.109   201.384    debounce_up/cap_samp/m_reg[12]
  -------------------------------------------------------------------
                         required time                        201.384    
                         arrival time                          -7.400    
  -------------------------------------------------------------------
                         slack                                193.984    

Slack (MET) :             194.130ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.987ns (35.099%)  route 3.674ns (64.901%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.387 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.387    debounce_up/cap_samp/m_reg[8]_i_1__1_n_6
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[9]/C
                         clock pessimism              0.121   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.109   201.517    debounce_up/cap_samp/m_reg[9]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                194.130    

Slack (MET) :             194.138ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.653ns  (logic 1.979ns (35.007%)  route 3.674ns (64.993%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.379 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     7.379    debounce_up/cap_samp/m_reg[8]_i_1__1_n_4
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
                         clock pessimism              0.121   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.109   201.517    debounce_up/cap_samp/m_reg[11]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                194.138    

Slack (MET) :             194.214ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.903ns (34.121%)  route 3.674ns (65.879%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.303 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[2]
                         net (fo=1, routed)           0.000     7.303    debounce_up/cap_samp/m_reg[8]_i_1__1_n_5
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[10]/C
                         clock pessimism              0.121   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.109   201.517    debounce_up/cap_samp/m_reg[10]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                194.214    

Slack (MET) :             194.222ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.544ns  (logic 1.870ns (33.729%)  route 3.674ns (66.271%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.270 r  debounce_up/cap_samp/m_reg[4]_i_1__1/O[1]
                         net (fo=1, routed)           0.000     7.270    debounce_up/cap_samp/m_reg[4]_i_1__1_n_6
    SLICE_X6Y98          FDCE                                         r  debounce_up/cap_samp/m_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y98          FDCE                                         r  debounce_up/cap_samp/m_reg[5]/C
                         clock pessimism              0.096   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X6Y98          FDCE (Setup_fdce_C_D)        0.109   201.492    debounce_up/cap_samp/m_reg[5]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.270    
  -------------------------------------------------------------------
                         slack                                194.222    

Slack (MET) :             194.230ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 1.862ns (33.633%)  route 3.674ns (66.367%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.262 r  debounce_up/cap_samp/m_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     7.262    debounce_up/cap_samp/m_reg[4]_i_1__1_n_4
    SLICE_X6Y98          FDCE                                         r  debounce_up/cap_samp/m_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y98          FDCE                                         r  debounce_up/cap_samp/m_reg[7]/C
                         clock pessimism              0.096   201.700    
                         clock uncertainty           -0.318   201.383    
    SLICE_X6Y98          FDCE (Setup_fdce_C_D)        0.109   201.492    debounce_up/cap_samp/m_reg[7]
  -------------------------------------------------------------------
                         required time                        201.492    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                194.230    

Slack (MET) :             194.234ns  (required time - arrival time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 1.883ns (33.884%)  route 3.674ns (66.116%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 201.604 - 200.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.809     1.809    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.723     1.725    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.518     2.243 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.676     2.920    debounce_up/cap_samp/m_reg[11]
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124     3.044 f  debounce_up/cap_samp/d_prev_i_4/O
                         net (fo=1, routed)           1.127     4.171    debounce_up/cap_samp/d_prev_i_4_n_0
    SLICE_X7Y100         LUT5 (Prop_lut5_I4_O)        0.124     4.295 f  debounce_up/cap_samp/d_prev_i_3/O
                         net (fo=1, routed)           0.943     5.238    debounce_up/cap_samp/d_prev_i_3_n_0
    SLICE_X7Y97          LUT6 (Prop_lut6_I5_O)        0.124     5.362 f  debounce_up/cap_samp/d_prev_i_1/O
                         net (fo=19, routed)          0.928     6.290    debounce_up/cap_samp/q_reg
    SLICE_X6Y97          LUT2 (Prop_lut2_I1_O)        0.124     6.414 r  debounce_up/cap_samp/m[0]_i_5__0/O
                         net (fo=1, routed)           0.000     6.414    debounce_up/cap_samp/m[0]_i_5__0_n_0
    SLICE_X6Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.947 r  debounce_up/cap_samp/m_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.947    debounce_up/cap_samp/m_reg[0]_i_1__0_n_0
    SLICE_X6Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.064 r  debounce_up/cap_samp/m_reg[4]_i_1__1/CO[3]
                         net (fo=1, routed)           0.000     7.064    debounce_up/cap_samp/m_reg[4]_i_1__1_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.283 r  debounce_up/cap_samp/m_reg[8]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     7.283    debounce_up/cap_samp/m_reg[8]_i_1__1_n_7
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   200.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.683   201.683    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694   197.989 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923   199.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         1.601   201.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[8]/C
                         clock pessimism              0.121   201.725    
                         clock uncertainty           -0.318   201.408    
    SLICE_X6Y99          FDCE (Setup_fdce_C_D)        0.109   201.517    debounce_up/cap_samp/m_reg[8]
  -------------------------------------------------------------------
                         required time                        201.517    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                194.234    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.493%)  route 0.122ns (25.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.081 r  en_1Hz_count/m_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.081    en_1Hz_count/m_reg[16]_i_1_n_7
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[16]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (75.069%)  route 0.122ns (24.931%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.092 r  en_1Hz_count/m_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.092    en_1Hz_count/m_reg[16]_i_1_n_5
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[18]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.092    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.371ns (71.360%)  route 0.149ns (28.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.148     0.916    debounce_up/cap_samp/m_reg[11]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.961 r  debounce_up/cap_samp/m[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.961    debounce_up/cap_samp/m[8]_i_2__0_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.070 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.071    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.124 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.124    debounce_up/cap_samp/m_reg[12]_i_1__0_n_7
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[12]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.134     1.007    debounce_up/cap_samp/m_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.384ns (72.058%)  route 0.149ns (27.942%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.148     0.916    debounce_up/cap_samp/m_reg[11]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.961 r  debounce_up/cap_samp/m[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.961    debounce_up/cap_samp/m[8]_i_2__0_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.070 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.071    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.137 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.137    debounce_up/cap_samp/m_reg[12]_i_1__0_n_5
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[14]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.134     1.007    debounce_up/cap_samp/m_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.285%)  route 0.122ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.117 r  en_1Hz_count/m_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.117    en_1Hz_count/m_reg[16]_i_1_n_6
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[17]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.285%)  route 0.122ns (23.715%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.117 r  en_1Hz_count/m_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.117    en_1Hz_count/m_reg[16]_i_1_n_4
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y100         FDCE                                         r  en_1Hz_count/m_reg[19]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y100         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.423%)  route 0.122ns (23.577%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.066 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.066    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.120 r  en_1Hz_count/m_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.120    en_1Hz_count/m_reg[20]_i_1_n_7
    SLICE_X1Y101         FDCE                                         r  en_1Hz_count/m_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y101         FDCE                                         r  en_1Hz_count/m_reg[20]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 en_1Hz_count/m_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            en_1Hz_count/m_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.915%)  route 0.122ns (23.085%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.605ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.603     0.605    en_1Hz_count/clk_out1
    SLICE_X1Y99          FDCE                                         r  en_1Hz_count/m_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141     0.746 r  en_1Hz_count/m_reg[14]/Q
                         net (fo=2, routed)           0.121     0.866    en_1Hz_count/m_reg[14]
    SLICE_X1Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.911 r  en_1Hz_count/m[12]_i_3/O
                         net (fo=1, routed)           0.000     0.911    en_1Hz_count/m[12]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.115     1.026 r  en_1Hz_count/m_reg[12]_i_1__3/CO[3]
                         net (fo=1, routed)           0.001     1.027    en_1Hz_count/m_reg[12]_i_1__3_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.066 r  en_1Hz_count/m_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.066    en_1Hz_count/m_reg[16]_i_1_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.131 r  en_1Hz_count/m_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.131    en_1Hz_count/m_reg[20]_i_1_n_5
    SLICE_X1Y101         FDCE                                         r  en_1Hz_count/m_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.873     0.875    en_1Hz_count/clk_out1
    SLICE_X1Y101         FDCE                                         r  en_1Hz_count/m_reg[22]/C
                         clock pessimism              0.000     0.875    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.105     0.980    en_1Hz_count/m_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.981    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.407ns (73.214%)  route 0.149ns (26.786%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.148     0.916    debounce_up/cap_samp/m_reg[11]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.961 r  debounce_up/cap_samp/m[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.961    debounce_up/cap_samp/m[8]_i_2__0_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.070 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.071    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.160 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.160    debounce_up/cap_samp/m_reg[12]_i_1__0_n_6
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[13]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.134     1.007    debounce_up/cap_samp/m_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 debounce_up/cap_samp/m_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            debounce_up/cap_samp/m_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.409ns (73.311%)  route 0.149ns (26.690%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.624     0.624    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.602     0.604    debounce_up/cap_samp/clk_out1
    SLICE_X6Y99          FDCE                                         r  debounce_up/cap_samp/m_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDCE (Prop_fdce_C_Q)         0.164     0.768 r  debounce_up/cap_samp/m_reg[11]/Q
                         net (fo=2, routed)           0.148     0.916    debounce_up/cap_samp/m_reg[11]
    SLICE_X6Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.961 r  debounce_up/cap_samp/m[8]_i_2__0/O
                         net (fo=1, routed)           0.000     0.961    debounce_up/cap_samp/m[8]_i_2__0_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.070 r  debounce_up/cap_samp/m_reg[8]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     1.071    debounce_up/cap_samp/m_reg[8]_i_1__1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.162 r  debounce_up/cap_samp/m_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.162    debounce_up/cap_samp/m_reg[12]_i_1__0_n_4
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.898     0.898    clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=112, routed)         0.870     0.872    debounce_up/cap_samp/clk_out1
    SLICE_X6Y100         FDCE                                         r  debounce_up/cap_samp/m_reg[15]/C
                         clock pessimism              0.000     0.872    
    SLICE_X6Y100         FDCE (Hold_fdce_C_D)         0.134     1.007    debounce_up/cap_samp/m_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.007    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.155    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y98      ad/alarm_on_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X3Y96      alarm_reg/count_hours/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      alarm_reg/count_hours/m_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      alarm_reg/count_hours/m_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      alarm_reg/count_hours/m_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      alarm_reg/count_hours/m_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y95      alarm_reg/count_minute_0/m_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X5Y95      alarm_reg/count_minute_0/m_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X5Y90      count_seconds/m_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y90      count_seconds/m_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[16]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X1Y100     en_1Hz_count/m_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



