{"id": "1611.03109", "review": {"conference": "arxiv", "VERSION": "v1", "DATE_OF_SUBMISSION": "25-Oct-2016", "title": "Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach", "abstract": "This position paper advocates a communications-inspired approach to the design of machine learning systems on energy-constrained embedded `always-on' platforms. The communications-inspired approach has two versions - 1) a deterministic version where existing low-power communication IC design methods are repurposed, and 2) a stochastic version referred to as Shannon-inspired statistical information processing employing information-based metrics, statistical error compensation (SEC), and retraining-based methods to implement ML systems on stochastic circuit/device fabrics operating at the limits of energy-efficiency. The communications-inspired approach has the potential to fully leverage the opportunities afforded by ML algorithms and applications in order to address the challenges inherent in their deployment on energy-constrained platforms.", "histories": [["v1", "Tue, 25 Oct 2016 18:45:32 GMT  (939kb,D)", "http://arxiv.org/abs/1611.03109v1", "This paper was presented at the 2016 ICML Workshop on On-Device Intelligence, June 24, 2016"]], "COMMENTS": "This paper was presented at the 2016 ICML Workshop on On-Device Intelligence, June 24, 2016", "reviews": [], "SUBJECTS": "cs.LG cs.AR", "authors": ["naresh r shanbhag"], "accepted": false, "id": "1611.03109"}, "pdf": {"name": "1611.03109.pdf", "metadata": {"source": "CRF", "title": "Energy-efficient Machine Learning in Silicon: A Communications-inspired Approach", "authors": ["Naresh Shanbhag"], "emails": ["SHANBHAG@ILLINOIS.EDU"], "sections": [{"heading": "1. Introduction", "text": "This year it is more than ever before."}, {"heading": "2. Machine Learning on Deterministic Fabrics", "text": "The design of communication receiver ICs starts with an algorithm design that uses statistical signal processing techniques such as estimation and recognition to fulfill a specific system design metric such as bit error rate (BER) pe = P {Y 6 = Y} (see Figure 1). Using an information-based metric (BER) and its intrinsic statistical nature allows to reduce the probability of detection and can therefore benefit from such approximations. (Venkataramani et al, 2015) strives to develop a methodology for systematizing and restoring these concepts that are well known and well practiced."}, {"heading": "3. Machine Learning on Stochastic Fabrics", "text": "In fact, most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. (...) Most of them are able to trump themselves. \"(...) Most of them are able to trump themselves.\""}, {"heading": "4. Summary", "text": "ML systems have unique characteristics that they share with communication systems. There is much to be gained from using the connections between the two when it comes to implementing energy-efficient ML systems on devices."}], "references": [{"title": "An Energy-Efficient ECG Processor in 45-nm CMOS Using Statistical Error Compensation", "author": ["R.A. Abdallah", "N.R. Shanbhag"], "venue": "IEEE Journal of Solid-State Circuits,", "citeRegEx": "Abdallah and Shanbhag,? \\Q2013\\E", "shortCiteRegEx": "Abdallah and Shanbhag", "year": 2013}, {"title": "LowPower CMOS digital design", "author": ["A.P. Chandrakasan", "S. Sheng", "R.W. Brodersen"], "venue": "IEEE Journal of SolidState Circuits,", "citeRegEx": "Chandrakasan et al\\.,? \\Q1992\\E", "shortCiteRegEx": "Chandrakasan et al\\.", "year": 1992}, {"title": "Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks", "author": ["Y.H. Chen", "T. Krishna", "J. Emer", "V. Sze"], "venue": "ISSCC", "citeRegEx": "Chen et al\\.,? \\Q2016\\E", "shortCiteRegEx": "Chen et al\\.", "year": 2016}, {"title": "Near-Threshold Computing: Reclaiming Moore\u2019s Law Through Energy Efficient Integrated Circuits", "author": ["R.G. Dreslinski", "M. Wieckowski", "D. Blaauw", "D. Sylvester", "T. Mudge"], "venue": "Proceedings of the IEEE,", "citeRegEx": "Dreslinski et al\\.,? \\Q2010\\E", "shortCiteRegEx": "Dreslinski et al\\.", "year": 2010}, {"title": "Finite-precision analysis of the pipelined strength-reduced adaptive filter", "author": ["M. Goel", "N.R. Shanbhag"], "venue": "IEEE Transactions on Signal Processing,", "citeRegEx": "Goel and Shanbhag,? \\Q1998\\E", "shortCiteRegEx": "Goel and Shanbhag", "year": 1998}, {"title": "Deep Learning with Limited Numerical Precision", "author": ["S. Gupta", "A. Agrawal", "K. Gopalakrishnan", "P. Narayanan"], "venue": "In Proceedings of the 32nd International Conference on Machine Learning", "citeRegEx": "Gupta et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Gupta et al\\.", "year": 2015}, {"title": "Soft digital signal processing", "author": ["R. Hegde", "N.R. Shanbhag"], "venue": "IEEE Transactions on VLSI Systems,", "citeRegEx": "Hegde and Shanbhag,? \\Q2001\\E", "shortCiteRegEx": "Hegde and Shanbhag", "year": 2001}, {"title": "Highresolution sensing sheet for structural-health monitoring via scalable interfacing of flexible electronics with highperformance ICs", "author": ["Y. Hu", "W. Rieutort-Louis", "J. Sanz-Robinson", "K. Song", "J.C. Sturm", "S. Wagner", "N. Verma"], "venue": "In 2012 Symposium on VLSI Circuits", "citeRegEx": "Hu et al\\.,? \\Q2012\\E", "shortCiteRegEx": "Hu et al\\.", "year": 2012}, {"title": "Learning in linear systolic neural network engines: analysis and implementation", "author": ["S.R. Jones", "K.M. Sammut", "J. Hunter"], "venue": "IEEE Transactions on Neural Networks,", "citeRegEx": "Jones et al\\.,? \\Q1994\\E", "shortCiteRegEx": "Jones et al\\.", "year": 1994}, {"title": "An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM", "author": ["M. Kang", "M.S. Keel", "N.R. Shanbhag", "S. Eilert", "K. Curewitz"], "venue": "IEEE International Conference on Acoustics,", "citeRegEx": "Kang et al\\.,? \\Q2014\\E", "shortCiteRegEx": "Kang et al\\.", "year": 2014}, {"title": "A 21.5M-query-vectors/s 3.37nJ/vector reconfigurable k-nearest-neighbor accelerator with adaptive precision in 14nm tri-gate CMOS", "author": ["K. R"], "venue": "In 2016 IEEE International Solid-State Circuits Conference (ISSCC),", "citeRegEx": "R.,? \\Q2016\\E", "shortCiteRegEx": "R.", "year": 2016}, {"title": "A 3.6-mW 50-MHz PN Code Acquisition Filter via Statistical Error Compensation in 180-nm CMOS", "author": ["E.P. Kim", "D.J. Baker", "S. Narayanan", "N.R. Shanbhag", "D.L. Jones"], "venue": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems,", "citeRegEx": "Kim et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Kim et al\\.", "year": 2015}, {"title": "Why systolic architectures", "author": ["H.T. Kung"], "venue": null, "citeRegEx": "Kung,? \\Q1982\\E", "shortCiteRegEx": "Kung", "year": 1982}, {"title": "A Unified Systolic Architecture for Artificial Neural Networks", "author": ["S. Kung", "J. Hwang"], "venue": "Journal of Parallel and Distributed Computings,", "citeRegEx": "Kung and Hwang,? \\Q1989\\E", "shortCiteRegEx": "Kung and Hwang", "year": 1989}, {"title": "Gradientbased learning applied to document recognition", "author": ["Y. LeCun", "L. Bottou", "Y. Bengio", "P. Haffner"], "venue": "Proceedings of the IEEE,", "citeRegEx": "LeCun et al\\.,? \\Q1998\\E", "shortCiteRegEx": "LeCun et al\\.", "year": 1998}, {"title": "A stochastic gradient adaptive filter with gradient adaptive step size", "author": ["V.J. Mathews", "Z. Xie"], "venue": "IEEE Transactions on Signal Processing,", "citeRegEx": "Mathews and Xie,? \\Q1993\\E", "shortCiteRegEx": "Mathews and Xie", "year": 1993}, {"title": "Mixed-signal circuits for embedded machinelearning applications", "author": ["B. Murmann", "D. Bankman", "E. Chai", "D. Miyashita", "L. Yang"], "venue": "In 2015 49th Asilomar Conference on Signals, Systems and Computers,", "citeRegEx": "Murmann et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Murmann et al\\.", "year": 2015}, {"title": "VLSI Digital Signal Processing Systems: Design and Implementation", "author": ["K.K. Parhi"], "venue": null, "citeRegEx": "Parhi,? \\Q1999\\E", "shortCiteRegEx": "Parhi", "year": 1999}, {"title": "A 126.1mW real-time natural UI/UX processor with embedded deep-learning core for low-power smart glasses", "author": ["S. Park", "S. Choi", "J. Lee", "M. Kim", "J. Park", "H.J. Yoo"], "venue": "IEEE International Solid-State Circuits Conference (ISSCC),", "citeRegEx": "Park et al\\.,? \\Q2016\\E", "shortCiteRegEx": "Park et al\\.", "year": 2016}, {"title": "Beyond charge-based computation: Boolean and nonBoolean computing with spin torque devices", "author": ["K. Roy", "M. Sharad", "Fan", "Deliang", "K. Yogendra"], "venue": "In Low Power Electronics and Design (ISLPED),", "citeRegEx": "Roy et al\\.,? \\Q2013\\E", "shortCiteRegEx": "Roy et al\\.", "year": 2013}, {"title": "Lower bounds on power-dissipation for DSP algorithms", "author": ["N.R. Shanbhag"], "venue": "In Low Power Electronics and Design,", "citeRegEx": "Shanbhag,? \\Q1996\\E", "shortCiteRegEx": "Shanbhag", "year": 1996}, {"title": "Algorithm transformation techniques for low-power wireless VLSI systems design", "author": ["N.R. Shanbhag"], "venue": "International Journal of Wireless Information Networks,", "citeRegEx": "Shanbhag,? \\Q1998\\E", "shortCiteRegEx": "Shanbhag", "year": 1998}, {"title": "A mathematical theory of communication", "author": ["C. Shannon"], "venue": "Bell System Technical Journal,", "citeRegEx": "Shannon,? \\Q1948\\E", "shortCiteRegEx": "Shannon", "year": 1948}, {"title": "Reliable lowpower digital signal processing via reduced precision redundancy", "author": ["B. Shim", "S. Sridhara", "N.R. Shanbhag"], "venue": "IEEE Transactions on VLSI,", "citeRegEx": "Shim et al\\.,? \\Q2004\\E", "shortCiteRegEx": "Shim et al\\.", "year": 2004}, {"title": "Mastering the game of go with deep neural networks and tree search", "author": ["D. Silver", "A. Huang"], "venue": null, "citeRegEx": "Silver and Huang,? \\Q2016\\E", "shortCiteRegEx": "Silver and Huang", "year": 2016}, {"title": "Stochastic networked computation", "author": ["G.V. Varatkar", "S. Narayanan", "N.R. Shanbhag", "D.L. Jones"], "venue": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems,", "citeRegEx": "Varatkar et al\\.,? \\Q2010\\E", "shortCiteRegEx": "Varatkar et al\\.", "year": 2010}, {"title": "Approximate computing and the quest for computing efficiency", "author": ["S. Venkataramani", "S.T. Chakradhar", "K. Roy", "A. Raghunathan"], "venue": "In 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC),", "citeRegEx": "Venkataramani et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Venkataramani et al\\.", "year": 2015}, {"title": "Overcoming Computational Errors in Sensing Platforms Through Embedded Machine-Learning Kernels", "author": ["Z. Wang", "K.H. Lee", "N. Verma"], "venue": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems,", "citeRegEx": "Wang et al\\.,? \\Q2015\\E", "shortCiteRegEx": "Wang et al\\.", "year": 2015}, {"title": "Carbon nanotube circuits: Opportunities and challenges", "author": ["H. Wei", "M. Shulaker"], "venue": "In Design, Automation Test in Europe Conference Exhibition (DATE),", "citeRegEx": "Wei and Shulaker,? \\Q2013\\E", "shortCiteRegEx": "Wei and Shulaker", "year": 2013}], "referenceMentions": [{"referenceID": 2, "context": "Not surprisingly, a number of integrated circuit (IC) implementations of ML kernels and algorithms have appeared recently (Chen et al., 2016; Kaul et al., 2016; Park et al., 2016) that have set energyefficiency records.", "startOffset": 122, "endOffset": 179}, {"referenceID": 18, "context": "Not surprisingly, a number of integrated circuit (IC) implementations of ML kernels and algorithms have appeared recently (Chen et al., 2016; Kaul et al., 2016; Park et al., 2016) that have set energyefficiency records.", "startOffset": 122, "endOffset": 179}, {"referenceID": 21, "context": "one were to repurpose the vast body of knowledge accumulated over two and a half decades by the designers of low-power communication and signal processing systems and ICs (A.P. Chandrakasan & Brodersen, 1992; Shanbhag, 1998; Parhi, 1999).", "startOffset": 171, "endOffset": 237}, {"referenceID": 17, "context": "one were to repurpose the vast body of knowledge accumulated over two and a half decades by the designers of low-power communication and signal processing systems and ICs (A.P. Chandrakasan & Brodersen, 1992; Shanbhag, 1998; Parhi, 1999).", "startOffset": 171, "endOffset": 237}, {"referenceID": 2, "context": "Recent IC implementations (Chen et al., 2016; Kaul et al., 2016; Park et al., 2016) do in fact fit this model.", "startOffset": 26, "endOffset": 83}, {"referenceID": 18, "context": "Recent IC implementations (Chen et al., 2016; Kaul et al., 2016; Park et al., 2016) do in fact fit this model.", "startOffset": 26, "endOffset": 83}, {"referenceID": 3, "context": "\u2022 operating at very low voltages (Dreslinski et al., 2010) or low area (Roy et al.", "startOffset": 33, "endOffset": 58}, {"referenceID": 19, "context": ", 2010) or low area (Roy et al., 2013), both of which result in computational errors, and/or \u2022 designing systems with emerging devices (Roy et al.", "startOffset": 20, "endOffset": 38}, {"referenceID": 19, "context": ", 2013), both of which result in computational errors, and/or \u2022 designing systems with emerging devices (Roy et al., 2013; Wei et al., 2013) which tend to be intrinsically statistical in nature due to nanoscale imperfections such as variations and defects, and/or", "startOffset": 104, "endOffset": 140}, {"referenceID": 9, "context": "\u2022 embedding computation into memory (in-memory computing (Kang et al., 2014)) and sensing (in-sensor computing (Hu et al.", "startOffset": 57, "endOffset": 76}, {"referenceID": 7, "context": ", 2014)) and sensing (in-sensor computing (Hu et al., 2012)) substrates in order to drastically reduce/eliminate data movement.", "startOffset": 42, "endOffset": 59}, {"referenceID": 27, "context": "Statistical information processing involves the use of information-based metrics, statistical error compensation (SEC) (Hegde & Shanbhag, 2001), and retraining approaches such as data-driven hardware resiliency (DDHR) (Wang et al., 2015) to enhance robustness.", "startOffset": 218, "endOffset": 237}, {"referenceID": 22, "context": "One intellectually satisfying aspect of statistical information processing is the potential for developing a comprehensive foundation for reliable information processing on stochastic fabrics much as Claude Shannon (Shannon, 1948) established one for reliable communications over a noisy channel.", "startOffset": 215, "endOffset": 230}, {"referenceID": 17, "context": "Doing so will bring together methodologies such as low-power signal processing algorithms and architectures (Parhi, 1999), algorithm transforms (Shanbhag, 1998), low-power integrated circuit (IC) design (A.", "startOffset": 108, "endOffset": 121}, {"referenceID": 21, "context": "Doing so will bring together methodologies such as low-power signal processing algorithms and architectures (Parhi, 1999), algorithm transforms (Shanbhag, 1998), low-power integrated circuit (IC) design (A.", "startOffset": 144, "endOffset": 160}, {"referenceID": 26, "context": "Indeed, \u201capproximate computing\u201d (Venkataramani et al., 2015) strives to build a methodology to systematize and repurpose these concepts which are well-known and wellpracticed for decades by communication IC designers.", "startOffset": 32, "endOffset": 60}, {"referenceID": 5, "context": "Indeed, minimizing precision (Gupta et al., 2015) is an effective approach to reduce energy.", "startOffset": 29, "endOffset": 49}, {"referenceID": 17, "context": "An almost infinite variety of architectures can be systematically obtained from a DFG using algorithm transforms (Parhi, 1999) such as unfolding, folding, pipelining, systolization, among others.", "startOffset": 113, "endOffset": 126}, {"referenceID": 12, "context": "This opens up the possibility of realizing systolic architectures (Kung, 1982) for many ML algorithms.", "startOffset": 66, "endOffset": 78}, {"referenceID": 8, "context": "Some work already exists (Jones et al., 1994; Kung & Hwang, 1989).", "startOffset": 25, "endOffset": 65}, {"referenceID": 2, "context": "Indeed, one can derive the recently proposed architectures (Chen et al., 2016; Murmann et al., 2015) by formulating the DFG of a convolutional neural Copyright 2015, Naresh Shanbhag 5 d=[1,0]T, p=[0,1]T, and s=[1 0]T regular DFG systolic architecture", "startOffset": 59, "endOffset": 100}, {"referenceID": 16, "context": "Indeed, one can derive the recently proposed architectures (Chen et al., 2016; Murmann et al., 2015) by formulating the DFG of a convolutional neural Copyright 2015, Naresh Shanbhag 5 d=[1,0]T, p=[0,1]T, and s=[1 0]T regular DFG systolic architecture", "startOffset": 59, "endOffset": 100}, {"referenceID": 14, "context": "network (CNN) (LeCun et al., 1998) (see Fig.", "startOffset": 14, "endOffset": 34}, {"referenceID": 3, "context": "For example, near/subthreshold voltage (Dreslinski et al., 2010) operation in CMOS results approximately 10\u00d7 reduction in energy but at the expense of up to 20\u00d7 increase in delay variations.", "startOffset": 39, "endOffset": 64}, {"referenceID": 26, "context": "computing (Venkataramani et al., 2015) as well.", "startOffset": 10, "endOffset": 38}, {"referenceID": 20, "context": "In the past, we have proposed the notion of treating the stochastic circuit fabric as a noisy communication channel (Shanbhag, 1996) and develop Shannon-inspired statistical error compensation (SEC) techniques (see Fig.", "startOffset": 116, "endOffset": 132}, {"referenceID": 23, "context": "3(a))(Hegde & Shanbhag, 2001; Shim et al., 2004; Varatkar et al., 2010) to compensate for the resulting errors at the algorithmic and architectural levels.", "startOffset": 5, "endOffset": 71}, {"referenceID": 25, "context": "3(a))(Hegde & Shanbhag, 2001; Shim et al., 2004; Varatkar et al., 2010) to compensate for the resulting errors at the algorithmic and architectural levels.", "startOffset": 5, "endOffset": 71}, {"referenceID": 11, "context": "4(b)), up to 80% (Kim et al., 2015) can be compensated for by applying techniques based on statistical estimation and detection.", "startOffset": 17, "endOffset": 35}, {"referenceID": 9, "context": "(Kang et al., 2014) and in-sensor computing (Hu et al.", "startOffset": 0, "endOffset": 19}, {"referenceID": 7, "context": ", 2014) and in-sensor computing (Hu et al., 2012).", "startOffset": 32, "endOffset": 49}, {"referenceID": 27, "context": "Another approach is DDHR (Wang et al., 2015) that employs retraining to obtain parameters of the algorithm to compensate for both data and fabric noise.", "startOffset": 25, "endOffset": 44}], "year": 2016, "abstractText": "This position paper advocates a communicationsinspired approach to the design of machine learning systems on energy-constrained embedded \u2018always-on\u2019 platforms. The communicationsinspired approach has two versions 1) a deterministic version where existing low-power communication IC design methods are repurposed, and 2) a stochastic version referred to as Shannon-inspired statistical information processing employing information-based metrics, statistical error compensation (SEC), and retraining-based methods to implement ML systems on stochastic circuit/device fabrics operating at the limits of energy-efficiency. The communications-inspired approach has the potential to fully leverage the opportunities afforded by ML algorithms and applications in order to address the challenges inherent in their deployment on energy-constrained platforms.", "creator": "LaTeX with hyperref package"}}}