// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module filter_gray2RGB (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        img_in_data_stream_0_V_dout,
        img_in_data_stream_0_V_empty_n,
        img_in_data_stream_0_V_read,
        img_in_data_stream_1_V_dout,
        img_in_data_stream_1_V_empty_n,
        img_in_data_stream_1_V_read,
        img_in_data_stream_2_V_dout,
        img_in_data_stream_2_V_empty_n,
        img_in_data_stream_2_V_read,
        img_out_data_stream_0_V_din,
        img_out_data_stream_0_V_full_n,
        img_out_data_stream_0_V_write,
        img_out_data_stream_1_V_din,
        img_out_data_stream_1_V_full_n,
        img_out_data_stream_1_V_write,
        img_out_data_stream_2_V_din,
        img_out_data_stream_2_V_full_n,
        img_out_data_stream_2_V_write,
        coef_array2_V_address0,
        coef_array2_V_ce0,
        coef_array2_V_q0,
        coef_array2_V_address1,
        coef_array2_V_ce1,
        coef_array2_V_q1
);

parameter    ap_ST_st1_fsm_0 = 6'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 6'b10;
parameter    ap_ST_pp0_stg1_fsm_2 = 6'b100;
parameter    ap_ST_pp0_stg2_fsm_3 = 6'b1000;
parameter    ap_ST_pp0_stg3_fsm_4 = 6'b10000;
parameter    ap_ST_pp0_stg4_fsm_5 = 6'b100000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv21_0 = 21'b000000000000000000000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv4_2 = 4'b10;
parameter    ap_const_lv4_5 = 4'b101;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv4_6 = 4'b110;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_7 = 4'b111;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv8_0 = 8'b00000000;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv8_1 = 8'b1;
parameter    ap_const_lv21_1 = 21'b1;
parameter    ap_const_lv21_1FA3FF = 21'b111111010001111111111;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] img_in_data_stream_0_V_dout;
input   img_in_data_stream_0_V_empty_n;
output   img_in_data_stream_0_V_read;
input  [7:0] img_in_data_stream_1_V_dout;
input   img_in_data_stream_1_V_empty_n;
output   img_in_data_stream_1_V_read;
input  [7:0] img_in_data_stream_2_V_dout;
input   img_in_data_stream_2_V_empty_n;
output   img_in_data_stream_2_V_read;
output  [7:0] img_out_data_stream_0_V_din;
input   img_out_data_stream_0_V_full_n;
output   img_out_data_stream_0_V_write;
output  [7:0] img_out_data_stream_1_V_din;
input   img_out_data_stream_1_V_full_n;
output   img_out_data_stream_1_V_write;
output  [7:0] img_out_data_stream_2_V_din;
input   img_out_data_stream_2_V_full_n;
output   img_out_data_stream_2_V_write;
output  [3:0] coef_array2_V_address0;
output   coef_array2_V_ce0;
input  [9:0] coef_array2_V_q0;
output  [3:0] coef_array2_V_address1;
output   coef_array2_V_ce1;
input  [9:0] coef_array2_V_q1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg img_in_data_stream_0_V_read;
reg img_in_data_stream_1_V_read;
reg img_in_data_stream_2_V_read;
reg img_out_data_stream_0_V_write;
reg img_out_data_stream_1_V_write;
reg img_out_data_stream_2_V_write;
reg[3:0] coef_array2_V_address0;
reg coef_array2_V_ce0;
reg[3:0] coef_array2_V_address1;
reg coef_array2_V_ce1;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_24;
wire   [0:0] exitcond_flatten_fu_292_p2;
reg    ap_sig_cseq_ST_pp0_stg4_fsm_5;
reg    ap_sig_40;
reg    ap_reg_ppiten_pp0_it0;
reg    img_in_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg1_fsm_2;
reg    ap_sig_85;
reg    ap_reg_ppiten_pp0_it1;
reg    img_in_data_stream_1_V_blk_n;
reg    img_in_data_stream_2_V_blk_n;
reg    img_out_data_stream_0_V_blk_n;
reg    ap_sig_cseq_ST_pp0_stg2_fsm_3;
reg    ap_sig_98;
reg    img_out_data_stream_1_V_blk_n;
reg    img_out_data_stream_2_V_blk_n;
reg   [20:0] indvar_flatten_reg_151;
reg  signed [9:0] reg_165;
reg    ap_sig_111;
reg    ap_sig_121;
reg    ap_sig_cseq_ST_pp0_stg3_fsm_4;
reg    ap_sig_131;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_144;
reg  signed [9:0] reg_169;
reg   [7:0] tmp_64_reg_489;
reg   [7:0] tmp_65_reg_494;
reg   [7:0] tmp_66_reg_499;
wire   [17:0] OP2_V_fu_177_p1;
reg   [17:0] OP2_V_reg_504;
wire   [17:0] p_Val2_s_fu_180_p2;
reg  signed [17:0] p_Val2_s_reg_510;
reg   [9:0] coef_array2_V_load_6_reg_515;
wire   [17:0] OP2_V_1_fu_190_p1;
reg   [17:0] OP2_V_1_reg_520;
wire  signed [18:0] grp_fu_440_p3;
reg  signed [18:0] p_Val2_4_reg_526;
wire   [17:0] p_Val2_7_fu_200_p2;
reg  signed [17:0] p_Val2_7_reg_531;
wire   [17:0] OP2_V_2_fu_209_p1;
reg   [17:0] OP2_V_2_reg_536;
wire   [7:0] tmp_35_fu_263_p3;
reg   [7:0] tmp_35_reg_542;
wire  signed [18:0] grp_fu_433_p3;
reg  signed [18:0] p_Val2_9_reg_547;
wire   [17:0] p_Val2_18_fu_281_p2;
reg  signed [17:0] p_Val2_18_reg_552;
wire   [20:0] indvar_flatten_next_fu_286_p2;
reg   [20:0] indvar_flatten_next_reg_557;
reg   [0:0] exitcond_flatten_reg_562;
wire   [7:0] tmp_39_fu_353_p3;
reg   [7:0] tmp_39_reg_566;
wire  signed [18:0] grp_fu_482_p3;
reg  signed [18:0] p_Val2_19_reg_571;
wire   [7:0] tmp_42_fu_423_p3;
reg   [7:0] tmp_42_reg_576;
reg    ap_reg_ppiten_pp0_iter0_preg;
reg    ap_sig_191;
wire   [7:0] p_Val2_s_fu_180_p0;
wire  signed [9:0] p_Val2_s_fu_180_p1;
wire   [7:0] p_Val2_7_fu_200_p0;
wire  signed [9:0] p_Val2_7_fu_200_p1;
wire  signed [19:0] grp_fu_470_p3;
wire   [7:0] tmp_53_fu_222_p1;
wire   [7:0] tmp_54_fu_231_p4;
wire   [0:0] tmp_19_fu_225_p2;
wire   [7:0] tmp_33_fu_240_p4;
wire   [7:0] tmp_55_fu_249_p2;
wire   [0:0] tmp_52_fu_215_p3;
wire   [7:0] tmp_34_fu_255_p3;
wire   [7:0] p_Val2_18_fu_281_p0;
wire  signed [9:0] p_Val2_18_fu_281_p1;
wire  signed [19:0] grp_fu_459_p3;
wire   [7:0] tmp_57_fu_312_p1;
wire   [7:0] tmp_58_fu_321_p4;
wire   [0:0] tmp_25_fu_315_p2;
wire   [7:0] tmp_36_fu_330_p4;
wire   [7:0] tmp_59_fu_339_p2;
wire   [0:0] tmp_56_fu_305_p3;
wire   [7:0] tmp_38_fu_345_p3;
wire  signed [19:0] grp_fu_448_p3;
wire   [7:0] tmp_61_fu_382_p1;
wire   [7:0] tmp_62_fu_391_p4;
wire   [0:0] tmp_31_fu_385_p2;
wire   [7:0] tmp_40_fu_400_p4;
wire   [7:0] tmp_63_fu_409_p2;
wire   [0:0] tmp_60_fu_375_p3;
wire   [7:0] tmp_41_fu_415_p3;
wire   [7:0] grp_fu_433_p0;
wire   [7:0] grp_fu_440_p0;
wire   [7:0] grp_fu_448_p0;
wire   [7:0] grp_fu_459_p0;
wire   [7:0] grp_fu_470_p0;
wire   [7:0] grp_fu_482_p0;
reg   [5:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
wire   [17:0] grp_fu_440_p00;
wire   [17:0] grp_fu_470_p00;
wire   [17:0] p_Val2_s_fu_180_p00;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 6'b1;
#0 ap_reg_ppiten_pp0_it1 = 1'b0;
#0 ap_reg_ppiten_pp0_iter0_preg = 1'b0;
end

filter_mac_muladd_8ns_10s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_10s_18s_19_1_U54(
    .din0(grp_fu_433_p0),
    .din1(reg_169),
    .din2(p_Val2_7_reg_531),
    .dout(grp_fu_433_p3)
);

filter_mac_muladd_8ns_10s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_10s_18s_19_1_U55(
    .din0(grp_fu_440_p0),
    .din1(reg_165),
    .din2(p_Val2_s_reg_510),
    .dout(grp_fu_440_p3)
);

filter_mac_muladd_8ns_10s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_10s_19s_20_1_U56(
    .din0(grp_fu_448_p0),
    .din1(reg_165),
    .din2(p_Val2_19_reg_571),
    .dout(grp_fu_448_p3)
);

filter_mac_muladd_8ns_10s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_10s_19s_20_1_U57(
    .din0(grp_fu_459_p0),
    .din1(reg_165),
    .din2(p_Val2_9_reg_547),
    .dout(grp_fu_459_p3)
);

filter_mac_muladd_8ns_10s_19s_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 20 ))
filter_mac_muladd_8ns_10s_19s_20_1_U58(
    .din0(grp_fu_470_p0),
    .din1(reg_165),
    .din2(p_Val2_4_reg_526),
    .dout(grp_fu_470_p3)
);

filter_mac_muladd_8ns_10s_18s_19_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
filter_mac_muladd_8ns_10s_18s_19_1_U59(
    .din0(grp_fu_482_p0),
    .din1(reg_169),
    .din2(p_Val2_18_reg_552),
    .dout(grp_fu_482_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & ~(1'b0 == exitcond_flatten_reg_562))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_191)) begin
            ap_reg_ppiten_pp0_it1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_iter0_preg <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            ap_reg_ppiten_pp0_iter0_preg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & (1'b0 == exitcond_flatten_reg_562))) begin
        indvar_flatten_reg_151 <= indvar_flatten_next_reg_557;
    end else if ((((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_191) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & ~(1'b0 == exitcond_flatten_reg_562)))) begin
        indvar_flatten_reg_151 <= ap_const_lv21_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1))) begin
        OP2_V_1_reg_520[7 : 0] <= OP2_V_1_fu_190_p1[7 : 0];
        p_Val2_7_reg_531 <= p_Val2_7_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
        OP2_V_2_reg_536[7 : 0] <= OP2_V_2_fu_209_p1[7 : 0];
        exitcond_flatten_reg_562 <= exitcond_flatten_fu_292_p2;
        p_Val2_18_reg_552 <= p_Val2_18_fu_281_p2;
        tmp_35_reg_542 <= tmp_35_fu_263_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121))) begin
        OP2_V_reg_504[7 : 0] <= OP2_V_fu_177_p1[7 : 0];
        p_Val2_s_reg_510 <= p_Val2_s_fu_180_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121))) begin
        coef_array2_V_load_6_reg_515 <= coef_array2_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        indvar_flatten_next_reg_557 <= indvar_flatten_next_fu_286_p2;
        p_Val2_9_reg_547 <= grp_fu_433_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1))) begin
        p_Val2_19_reg_571 <= grp_fu_482_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1))) begin
        p_Val2_4_reg_526 <= grp_fu_440_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1)) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        reg_165 <= coef_array2_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1)))) begin
        reg_169 <= coef_array2_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        tmp_39_reg_566 <= tmp_39_fu_353_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111))) begin
        tmp_42_reg_576 <= tmp_42_fu_423_p3;
        tmp_64_reg_489 <= img_in_data_stream_0_V_dout;
        tmp_65_reg_494 <= img_in_data_stream_1_V_dout;
        tmp_66_reg_499 <= img_in_data_stream_2_V_dout;
    end
end

always @ (*) begin
    if (((1'b1 == ap_done_reg) | ((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & ~(1'b0 == exitcond_flatten_reg_562)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(exitcond_flatten_fu_292_p2 == 1'b0) & (1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
        ap_reg_ppiten_pp0_it0 = ap_start;
    end else begin
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_iter0_preg;
    end
end

always @ (*) begin
    if (ap_sig_144) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_85) begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg1_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_98) begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg2_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_131) begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg3_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_40) begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_pp0_stg4_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_24) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b0 == ap_reg_ppiten_pp0_it0))) begin
        ap_sig_pprstidle_pp0 = 1'b1;
    end else begin
        ap_sig_pprstidle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5)) begin
            coef_array2_V_address0 = ap_const_lv4_8;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            coef_array2_V_address0 = ap_const_lv4_5;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            coef_array2_V_address0 = ap_const_lv4_2;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            coef_array2_V_address0 = ap_const_lv4_1;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            coef_array2_V_address0 = ap_const_lv4_0;
        end else begin
            coef_array2_V_address0 = 'bx;
        end
    end else begin
        coef_array2_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_reg_ppiten_pp0_it0)) begin
        if ((1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4)) begin
            coef_array2_V_address1 = ap_const_lv4_7;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3)) begin
            coef_array2_V_address1 = ap_const_lv4_4;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2)) begin
            coef_array2_V_address1 = ap_const_lv4_6;
        end else if ((1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)) begin
            coef_array2_V_address1 = ap_const_lv4_3;
        end else begin
            coef_array2_V_address1 = 'bx;
        end
    end else begin
        coef_array2_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_sig_cseq_ST_pp0_stg4_fsm_5) & (1'b1 == ap_reg_ppiten_pp0_it0)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        coef_array2_V_ce0 = 1'b1;
    end else begin
        coef_array2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg3_fsm_4) & ~(ap_done_reg == 1'b1)) | ((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg0_fsm_1)))) begin
        coef_array2_V_ce1 = 1'b1;
    end else begin
        coef_array2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        img_in_data_stream_0_V_blk_n = img_in_data_stream_0_V_empty_n;
    end else begin
        img_in_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111))) begin
        img_in_data_stream_0_V_read = 1'b1;
    end else begin
        img_in_data_stream_0_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        img_in_data_stream_1_V_blk_n = img_in_data_stream_1_V_empty_n;
    end else begin
        img_in_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111))) begin
        img_in_data_stream_1_V_read = 1'b1;
    end else begin
        img_in_data_stream_1_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2))) begin
        img_in_data_stream_2_V_blk_n = img_in_data_stream_2_V_empty_n;
    end else begin
        img_in_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it0) & (1'b1 == ap_sig_cseq_ST_pp0_stg1_fsm_2) & ~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111))) begin
        img_in_data_stream_2_V_read = 1'b1;
    end else begin
        img_in_data_stream_2_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        img_out_data_stream_0_V_blk_n = img_out_data_stream_0_V_full_n;
    end else begin
        img_out_data_stream_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121))) begin
        img_out_data_stream_0_V_write = 1'b1;
    end else begin
        img_out_data_stream_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        img_out_data_stream_1_V_blk_n = img_out_data_stream_1_V_full_n;
    end else begin
        img_out_data_stream_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121))) begin
        img_out_data_stream_1_V_write = 1'b1;
    end else begin
        img_out_data_stream_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3))) begin
        img_out_data_stream_2_V_blk_n = img_out_data_stream_2_V_full_n;
    end else begin
        img_out_data_stream_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_reg_ppiten_pp0_it1) & (1'b1 == ap_sig_cseq_ST_pp0_stg2_fsm_3) & ~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121))) begin
        img_out_data_stream_2_V_write = 1'b1;
    end else begin
        img_out_data_stream_2_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~ap_sig_191) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : begin
            ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
        end
        ap_ST_pp0_stg1_fsm_2 : begin
            if (~((1'b1 == ap_reg_ppiten_pp0_it0) & ap_sig_111)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_2;
            end
        end
        ap_ST_pp0_stg2_fsm_3 : begin
            if ((~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & ~(1'b1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end else if ((~((1'b1 == ap_reg_ppiten_pp0_it1) & ap_sig_121) & (1'b1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_3;
            end
        end
        ap_ST_pp0_stg3_fsm_4 : begin
            if (~(ap_done_reg == 1'b1)) begin
                ap_NS_fsm = ap_ST_pp0_stg4_fsm_5;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_4;
            end
        end
        ap_ST_pp0_stg4_fsm_5 : begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OP2_V_1_fu_190_p1 = tmp_65_reg_494;

assign OP2_V_2_fu_209_p1 = tmp_66_reg_499;

assign OP2_V_fu_177_p1 = tmp_64_reg_489;

always @ (*) begin
    ap_sig_111 = ((img_in_data_stream_0_V_empty_n == 1'b0) | (img_in_data_stream_1_V_empty_n == 1'b0) | (img_in_data_stream_2_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_121 = ((img_out_data_stream_0_V_full_n == 1'b0) | (img_out_data_stream_1_V_full_n == 1'b0) | (img_out_data_stream_2_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_131 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_144 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_191 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_sig_24 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_40 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_85 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_98 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

assign exitcond_flatten_fu_292_p2 = ((indvar_flatten_reg_151 == ap_const_lv21_1FA3FF) ? 1'b1 : 1'b0);

assign grp_fu_433_p0 = OP2_V_1_reg_520;

assign grp_fu_440_p0 = grp_fu_440_p00;

assign grp_fu_440_p00 = tmp_65_reg_494;

assign grp_fu_448_p0 = OP2_V_2_reg_536;

assign grp_fu_459_p0 = OP2_V_2_reg_536;

assign grp_fu_470_p0 = grp_fu_470_p00;

assign grp_fu_470_p00 = tmp_66_reg_499;

assign grp_fu_482_p0 = OP2_V_1_reg_520;

assign img_out_data_stream_0_V_din = tmp_35_reg_542;

assign img_out_data_stream_1_V_din = tmp_39_reg_566;

assign img_out_data_stream_2_V_din = tmp_42_reg_576;

assign indvar_flatten_next_fu_286_p2 = (ap_const_lv21_1 + indvar_flatten_reg_151);

assign p_Val2_18_fu_281_p0 = OP2_V_reg_504;

assign p_Val2_18_fu_281_p1 = coef_array2_V_load_6_reg_515;

assign p_Val2_18_fu_281_p2 = ($signed({{1'b0}, {p_Val2_18_fu_281_p0}}) * $signed(p_Val2_18_fu_281_p1));

assign p_Val2_7_fu_200_p0 = OP2_V_reg_504;

assign p_Val2_7_fu_200_p1 = reg_169;

assign p_Val2_7_fu_200_p2 = ($signed({{1'b0}, {p_Val2_7_fu_200_p0}}) * $signed(p_Val2_7_fu_200_p1));

assign p_Val2_s_fu_180_p0 = p_Val2_s_fu_180_p00;

assign p_Val2_s_fu_180_p00 = tmp_64_reg_489;

assign p_Val2_s_fu_180_p1 = reg_165;

assign p_Val2_s_fu_180_p2 = ($signed({{1'b0}, {p_Val2_s_fu_180_p0}}) * $signed(p_Val2_s_fu_180_p1));

assign tmp_19_fu_225_p2 = ((tmp_53_fu_222_p1 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_25_fu_315_p2 = ((tmp_57_fu_312_p1 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_31_fu_385_p2 = ((tmp_61_fu_382_p1 == ap_const_lv8_0) ? 1'b1 : 1'b0);

assign tmp_33_fu_240_p4 = {{grp_fu_470_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_34_fu_255_p3 = ((tmp_19_fu_225_p2[0:0] === 1'b1) ? tmp_33_fu_240_p4 : tmp_55_fu_249_p2);

assign tmp_35_fu_263_p3 = ((tmp_52_fu_215_p3[0:0] === 1'b1) ? tmp_34_fu_255_p3 : tmp_33_fu_240_p4);

assign tmp_36_fu_330_p4 = {{grp_fu_459_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_38_fu_345_p3 = ((tmp_25_fu_315_p2[0:0] === 1'b1) ? tmp_36_fu_330_p4 : tmp_59_fu_339_p2);

assign tmp_39_fu_353_p3 = ((tmp_56_fu_305_p3[0:0] === 1'b1) ? tmp_38_fu_345_p3 : tmp_36_fu_330_p4);

assign tmp_40_fu_400_p4 = {{grp_fu_448_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_41_fu_415_p3 = ((tmp_31_fu_385_p2[0:0] === 1'b1) ? tmp_40_fu_400_p4 : tmp_63_fu_409_p2);

assign tmp_42_fu_423_p3 = ((tmp_60_fu_375_p3[0:0] === 1'b1) ? tmp_41_fu_415_p3 : tmp_40_fu_400_p4);

assign tmp_52_fu_215_p3 = grp_fu_470_p3[ap_const_lv32_13];

assign tmp_53_fu_222_p1 = grp_fu_470_p3[7:0];

assign tmp_54_fu_231_p4 = {{grp_fu_470_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_55_fu_249_p2 = (ap_const_lv8_1 + tmp_54_fu_231_p4);

assign tmp_56_fu_305_p3 = grp_fu_459_p3[ap_const_lv32_13];

assign tmp_57_fu_312_p1 = grp_fu_459_p3[7:0];

assign tmp_58_fu_321_p4 = {{grp_fu_459_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_59_fu_339_p2 = (ap_const_lv8_1 + tmp_58_fu_321_p4);

assign tmp_60_fu_375_p3 = grp_fu_448_p3[ap_const_lv32_13];

assign tmp_61_fu_382_p1 = grp_fu_448_p3[7:0];

assign tmp_62_fu_391_p4 = {{grp_fu_448_p3[ap_const_lv32_F : ap_const_lv32_8]}};

assign tmp_63_fu_409_p2 = (ap_const_lv8_1 + tmp_62_fu_391_p4);

always @ (posedge ap_clk) begin
    OP2_V_reg_504[17:8] <= 10'b0000000000;
    OP2_V_1_reg_520[17:8] <= 10'b0000000000;
    OP2_V_2_reg_536[17:8] <= 10'b0000000000;
end

endmodule //filter_gray2RGB
