// Seed: 2663673830
module module_0 ();
  logic [7:0] id_1;
  assign id_1[-1] = id_1[-1 :-1];
  logic id_2 = 1;
  parameter id_3 = -1;
  wire [1 'b0 : -1] id_4;
  logic id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout reg id_2;
  input wire id_1;
  module_0 modCall_1 ();
  logic id_3 = id_1;
  always @(*) begin : LABEL_0
    id_2 <= 1;
    id_3 <= 1 & id_3;
  end
  wire id_4[];
  parameter integer id_5 = 1;
  logic id_6;
  id_7 :
  assert property (@(negedge id_7[-1]) id_7)
  else $clog2(13);
  ;
endmodule
