$date
	Wed Feb  2 22:28:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 1 ! sys_clk $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 1 " sys_rst_n $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 1 # we $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 3 $ wa [2:0] $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 8 % wd [7:0] $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 3 & ra1 [2:0] $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 3 ' ra2 [2:0] $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 8 ( rd1 [7:0] $end
$upscope $end
$upscope $end
$scope module tb_regfiles $end
$scope module U0 $end
$var wire 8 ) rd2 [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
b0 &
b0 %
b0 $
0#
0"
0!
$end
#5
b0 (
b0 )
1!
#10
0!
#15
1!
#20
1"
0!
#25
1#
1!
#30
0!
#35
b1 %
b1 $
1!
#40
0!
#45
b10 %
b10 $
1!
#50
0!
#55
b11 %
b11 $
1!
#60
0!
#65
b100 %
b100 $
1!
#70
0!
#75
b101 %
b101 $
1!
#80
0!
#85
b110 %
b110 $
1!
#90
0!
#95
b111 %
b111 $
1!
#100
0!
#105
0#
1!
#110
0!
#115
b1 )
b1 '
b1 (
b1 &
1!
#120
0!
#125
b10 )
b10 '
b10 (
b10 &
1!
#130
0!
#135
b11 )
b11 '
b11 (
b11 &
1!
#140
0!
#145
b100 )
b100 '
b100 (
b100 &
1!
#150
0!
#155
b101 )
b101 '
b101 (
b101 &
1!
#160
0!
#165
b110 )
b110 '
b110 (
b110 &
1!
#170
0!
#175
b111 )
b111 '
b111 (
b111 &
1!
#180
0!
#185
1!
