Verilator Tree Dump (format 0x3900) from <e202> to <e333>
     NETLIST 0xaaaaab5dbf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab5eec00 <e147> {c1ai}  ArithmeticRightShiftRegister_PosEdge_2Bit  L0 [1ps]
    1:2: VAR 0xaaaaab5ebbb0 <e209#> {c2al} @dt=0xaaaaab5f2710@(G/nw1)  clock INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ebf30 <e217#> {c3al} @dt=0xaaaaab5f2710@(G/nw1)  reset INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5ecde0 <e225#> {c4ar} @dt=0xaaaaab5ec9c0@(nw2)  D INPUT [VSTATIC]  PORT
    1:2: VAR 0xaaaaab5eddd0 <e233#> {c5aw} @dt=0xaaaaab5ed9b0@(nw2)  Q OUTPUT [VSTATIC]  PORT
    1:2: ALWAYS 0xaaaaab5f7a20 <e140> {c7af}
    1:2:1: SENTREE 0xaaaaab5ee300 <e149> {c7am}
    1:2:1:1: SENITEM 0xaaaaab5ee240 <e74> {c7ao} [POS]
    1:2:1:1:1: VARREF 0xaaaaab5f3910 <e234#> {c7aw} @dt=0xaaaaab5f2710@(G/nw1)  clock [RV] <- VAR 0xaaaaab5ebbb0 <e209#> {c2al} @dt=0xaaaaab5f2710@(G/nw1)  clock INPUT [VSTATIC]  PORT
    1:2:2: BEGIN 0xaaaaab5ee460 <e151> {c8af}
    1:2:2:1: IF 0xaaaaab5f77f0 <e134> {c9aj}
    1:2:2:1:1: VARREF 0xaaaaab5f3a30 <e325#> {c9an} @dt=0xaaaaab5f2710@(G/nw1)  reset [RV] <- VAR 0xaaaaab5ebf30 <e217#> {c3al} @dt=0xaaaaab5f2710@(G/nw1)  reset INPUT [VSTATIC]  PORT
    1:2:2:1:2: ASSIGNDLY 0xaaaaab5f5f40 <e236#> {c10ap} @dt=0xaaaaab5ed9b0@(nw2)
    1:2:2:1:2:1: CONST 0xaaaaab5f5d20 <e86> {c10as} @dt=0xaaaaab5f5e60@(G/w2)  2'h0
    1:2:2:1:2:2: VARREF 0xaaaaab5f3b50 <e235#> {c10an} @dt=0xaaaaab5ed9b0@(nw2)  Q [LV] => VAR 0xaaaaab5eddd0 <e233#> {c5aw} @dt=0xaaaaab5ed9b0@(nw2)  Q OUTPUT [VSTATIC]  PORT
    1:2:2:1:3: ASSIGNDLY 0xaaaaab5f7730 <e238#> {c12ap} @dt=0xaaaaab5ed9b0@(nw2)
    1:2:2:1:3:1: REPLICATE 0xaaaaab5f72d0 <e324#> {c12as} @dt=0xaaaaab5f5e60@(G/w2)
    1:2:2:1:3:1:1: CONCAT 0xaaaaab5f71c0 <e319#> {c12ax} @dt=0xaaaaab5f5e60@(G/w2)
    1:2:2:1:3:1:1:1: SEL 0xaaaaab5f5220 <e257#> {c12au} @dt=0xaaaaab5f52f0@(G/w1) decl[1:0]]
    1:2:2:1:3:1:1:1:1: VARREF 0xaaaaab5f3c70 <e249#> {c12at} @dt=0xaaaaab5ec9c0@(nw2)  D [RV] <- VAR 0xaaaaab5ecde0 <e225#> {c4ar} @dt=0xaaaaab5ec9c0@(nw2)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:1:1:2: CONST 0xaaaaab5f54b0 <e273#> {c12av} @dt=0xaaaaab5f53d0@(G/sw1)  1'h1
    1:2:2:1:3:1:1:1:3: CONST 0xaaaaab5eed40 <e251#> {c12au} @dt=0xaaaaab5f5140@(G/wu32/1)  ?32?h1
    1:2:2:1:3:1:1:2: SEL 0xaaaaab5f81c0 <e295#> {c12ba} @dt=0xaaaaab5f52f0@(G/w1) decl[1:0]]
    1:2:2:1:3:1:1:2:1: VARREF 0xaaaaab5f3d90 <e286#> {c12az} @dt=0xaaaaab5ec9c0@(nw2)  D [RV] <- VAR 0xaaaaab5ecde0 <e225#> {c4ar} @dt=0xaaaaab5ec9c0@(nw2)  D INPUT [VSTATIC]  PORT
    1:2:2:1:3:1:1:2:2: CONST 0xaaaaab5f8450 <e314#> {c12bd} @dt=0xaaaaab5f53d0@(G/sw1)  1'h1
    1:2:2:1:3:1:1:2:3: CONST 0xaaaaab5f7fa0 <e288#> {c12bb} @dt=0xaaaaab5f5140@(G/wu32/1)  ?32?h1
    1:2:2:1:3:1:2: CONST 0xaaaaab5f7390 <e126> {c12as} @dt=0xaaaaab5f74d0@(G/w32)  32'h1
    1:2:2:1:3:2: VARREF 0xaaaaab5f3f00 <e237#> {c12an} @dt=0xaaaaab5ed9b0@(nw2)  Q [LV] => VAR 0xaaaaab5eddd0 <e233#> {c5aw} @dt=0xaaaaab5ed9b0@(nw2)  Q OUTPUT [VSTATIC]  PORT
    3: TYPETABLE 0xaaaaab5dc620 <e2> {a0aa}
		   logic  -> BASICDTYPE 0xaaaaab5f2710 <e208#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f7600 <e129> {c12as} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f52f0 <e254#> {c12au} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f53d0 <e264#> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f2710 <e208#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab5f5e60 <e83> {c10as} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f5140 <e246#> {c12au} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5ec1a0 <e26> {c4am} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0xaaaaab5f74d0 <e122> {c12as} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5ec1a0 <e26> {c4am} @dt=this@(G/swu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f5e60 <e83> {c10as} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f74d0 <e122> {c12as} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f7600 <e129> {c12as} @dt=this@(G/w0)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ebad0 <e204#> {c2al} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5f2710 <e208#> {c2al} @dt=this@(G/nw1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5ebe50 <e211#> {c3al} @dt=this@(nw1)  LOGIC_IMPLICIT kwd=LOGIC_IMPLICIT
    3:1: BASICDTYPE 0xaaaaab5ec9c0 <e224#> {c4al} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5ed9b0 <e232#> {c5am} @dt=this@(nw2)  logic kwd=logic range=[1:0]
    3:1: BASICDTYPE 0xaaaaab5f5140 <e246#> {c12au} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab5f52f0 <e254#> {c12au} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab5f53d0 <e264#> {c12au} @dt=this@(G/sw1)  logic [GENERIC] kwd=logic
    3: CONSTPOOL 0xaaaaab5dc7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab5dc960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab5dcaa0 <e5> {a0aa}  @CONST-POOL@ [abovep=0] [cellp=0] [modp=0xaaaaab5dc960]
