DECL|ACNS|member|uint32_t ACNS:8; /**< bit: 8..15 Alternative Count Nanoseconds */
DECL|ADDR|member|uint32_t ADDR:16; /**< bit: 0..15 Specific Address 1 */
DECL|ADDR|member|uint32_t ADDR:16; /**< bit: 0..15 Specific Address 1 Mask */
DECL|ADDR|member|uint32_t ADDR:30; /**< bit: 2..31 Receive Buffer Queue Base Address */
DECL|ADDR|member|uint32_t ADDR:30; /**< bit: 2..31 Transmit Buffer Queue Base Address */
DECL|ADDR|member|uint32_t ADDR:32; /**< bit: 0..31 Hash Address */
DECL|ADDR|member|uint32_t ADDR:32; /**< bit: 0..31 Hash Address */
DECL|ADDR|member|uint32_t ADDR:32; /**< bit: 0..31 Specific Address 1 */
DECL|ADDR|member|uint32_t ADDR:32; /**< bit: 0..31 Specific Address 1 Mask */
DECL|ADJ|member|uint32_t ADJ:1; /**< bit: 31 Adjust 1588 Timer */
DECL|AER|member|uint32_t AER:10; /**< bit: 0..9 Alignment Errors */
DECL|AHB|member|uint32_t AHB:1; /**< bit: 6 AHB Error */
DECL|ARP|member|uint32_t ARP:1; /**< bit: 17 ARP Request IP Address */
DECL|BFRX|member|uint32_t BFRX:32; /**< bit: 0..31 Broadcast Frames Received without Error */
DECL|BFTX|member|uint32_t BFTX:32; /**< bit: 0..31 Broadcast Frames Transmitted without Error */
DECL|BNA|member|uint32_t BNA:1; /**< bit: 0 Buffer Not Available */
DECL|BP|member|uint32_t BP:1; /**< bit: 8 Back pressure */
DECL|CAF|member|uint32_t CAF:1; /**< bit: 4 Copy All Frames */
DECL|CLK|member|uint32_t CLK:3; /**< bit: 18..20 MDC CLock Division */
DECL|CLRSTAT|member|uint32_t CLRSTAT:1; /**< bit: 5 Clear Statistics Registers */
DECL|CLTTO|member|uint32_t CLTTO:1; /**< bit: 30 Clause 22 Operation */
DECL|CNS|member|uint32_t CNS:8; /**< bit: 0..7 Count Nanoseconds */
DECL|COL|member|uint32_t COL:1; /**< bit: 1 Collision Occurred */
DECL|COMPAE|member|uint32_t COMPAE:1; /**< bit: 18 Compare A Enable */
DECL|COMPA|member|uint32_t COMPA:5; /**< bit: 13..17 Index of Screening Type 2 Compare Word 0/Word 1 register x */
DECL|COMPBE|member|uint32_t COMPBE:1; /**< bit: 24 Compare B Enable */
DECL|COMPB|member|uint32_t COMPB:5; /**< bit: 19..23 Index of Screening Type 2 Compare Word 0/Word 1 register x */
DECL|COMPCE|member|uint32_t COMPCE:1; /**< bit: 30 Compare C Enable */
DECL|COMPC|member|uint32_t COMPC:5; /**< bit: 25..29 Index of Screening Type 2 Compare Word 0/Word 1 register x */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 0..15 Ethertype Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|COMPVAL|member|uint32_t COMPVAL:16; /**< bit: 16..31 Compare Value */
DECL|CSR|member|uint32_t CSR:10; /**< bit: 0..9 Carrier Sense Error */
DECL|DATA|member|uint32_t DATA:16; /**< bit: 0..15 PHY Data */
DECL|DBW|member|uint32_t DBW:2; /**< bit: 21..22 Data Bus Width */
DECL|DCPF|member|uint32_t DCPF:1; /**< bit: 23 Disable Copy of Pause Frames */
DECL|DDRP|member|uint32_t DDRP:1; /**< bit: 24 DMA Discard Receive Packets */
DECL|DEFT|member|uint32_t DEFT:18; /**< bit: 0..17 Deferred Transmission */
DECL|DNVLAN|member|uint32_t DNVLAN:1; /**< bit: 2 Discard Non-VLAN FRAMES */
DECL|DRBS|member|uint32_t DRBS:8; /**< bit: 16..23 DMA Receive Buffer Size */
DECL|DRQFR|member|uint32_t DRQFR:1; /**< bit: 18 PTP Delay Request Frame Received */
DECL|DRQFR|member|uint32_t DRQFR:1; /**< bit: 18 PTP Delay Request Frame Received */
DECL|DRQFR|member|uint32_t DRQFR:1; /**< bit: 18 PTP Delay Request Frame Received */
DECL|DRQFR|member|uint32_t DRQFR:1; /**< bit: 18 PTP Delay Request Frame Received */
DECL|DRQFT|member|uint32_t DRQFT:1; /**< bit: 20 PTP Delay Request Frame Transmitted */
DECL|DRQFT|member|uint32_t DRQFT:1; /**< bit: 20 PTP Delay Request Frame Transmitted */
DECL|DRQFT|member|uint32_t DRQFT:1; /**< bit: 20 PTP Delay Request Frame Transmitted */
DECL|DRQFT|member|uint32_t DRQFT:1; /**< bit: 20 PTP Delay Request Frame Transmitted */
DECL|DSTCE|member|uint32_t DSTCE:1; /**< bit: 28 Differentiated Services or Traffic Class Match Enable */
DECL|DSTCM|member|uint32_t DSTCM:8; /**< bit: 4..11 Differentiated Services or Traffic Class Match */
DECL|EFRHD|member|uint32_t EFRHD:1; /**< bit: 25 Enable Frames Received in Half Duplex */
DECL|ENID1|member|uint32_t ENID1:1; /**< bit: 31 Enable Copying of TID Matched Frames */
DECL|ENID2|member|uint32_t ENID2:1; /**< bit: 31 Enable Copying of TID Matched Frames */
DECL|ENID3|member|uint32_t ENID3:1; /**< bit: 31 Enable Copying of TID Matched Frames */
DECL|ENID4|member|uint32_t ENID4:1; /**< bit: 31 Enable Copying of TID Matched Frames */
DECL|ENPBPR|member|uint32_t ENPBPR:1; /**< bit: 16 Enable PFC Priority-based Pause Reception */
DECL|ENRXP|member|uint32_t ENRXP:1; /**< bit: 31 Enable RX Partial Store and Forward Operation */
DECL|ENTXP|member|uint32_t ENTXP:1; /**< bit: 31 Enable TX Partial Store and Forward Operation */
DECL|ESMA|member|uint32_t ESMA:1; /**< bit: 6 Endian Swap Mode Enable for Management Descriptor Accesses */
DECL|ESPA|member|uint32_t ESPA:1; /**< bit: 7 Endian Swap Mode Enable for Packet Data Accesses */
DECL|ESVLAN|member|uint32_t ESVLAN:1; /**< bit: 31 Enable Stacked VLAN Processing Mode */
DECL|ETHE|member|uint32_t ETHE:1; /**< bit: 12 EtherType Enable */
DECL|EXINT|member|uint32_t EXINT:1; /**< bit: 15 External Interrupt */
DECL|EXINT|member|uint32_t EXINT:1; /**< bit: 15 External Interrupt */
DECL|EXINT|member|uint32_t EXINT:1; /**< bit: 15 External Interrupt */
DECL|FBLDO|member|uint32_t FBLDO:5; /**< bit: 0..4 Fixed Burst Length for DMA Data Operations: */
DECL|FCKR|member|uint32_t FCKR:10; /**< bit: 0..9 Frame Check Sequence Errors */
DECL|FD|member|uint32_t FD:1; /**< bit: 1 Full Duplex */
DECL|FL|member|uint32_t FL:16; /**< bit: 0..15 Frame Length */
DECL|FML|member|uint32_t FML:14; /**< bit: 0..13 Frame Max Length */
DECL|FNP|member|uint32_t FNP:1; /**< bit: 18 Flush Next Packet */
DECL|FRX|member|uint32_t FRX:32; /**< bit: 0..31 Frames Received without Error */
DECL|FTX|member|uint32_t FTX:32; /**< bit: 0..31 Frames Transmitted without Error */
DECL|GMACSA_NUMBER|macro|GMACSA_NUMBER
DECL|GMAC_11046|macro|GMAC_11046
DECL|GMAC_AE_AER_Msk|macro|GMAC_AE_AER_Msk
DECL|GMAC_AE_AER_Pos|macro|GMAC_AE_AER_Pos
DECL|GMAC_AE_AER|macro|GMAC_AE_AER
DECL|GMAC_AE_MASK|macro|GMAC_AE_MASK
DECL|GMAC_AE_Msk|macro|GMAC_AE_Msk
DECL|GMAC_AE_OFFSET|macro|GMAC_AE_OFFSET
DECL|GMAC_AE_Type|typedef|} GMAC_AE_Type;
DECL|GMAC_AE|member|__I GMAC_AE_Type GMAC_AE; /**< Offset: 0x19C (R/ 32) Alignment Errors Register */
DECL|GMAC_AE|member|__I uint32_t GMAC_AE; /**< (GMAC Offset: 0x19C) Alignment Errors Register */
DECL|GMAC_BCFR_BFRX_Msk|macro|GMAC_BCFR_BFRX_Msk
DECL|GMAC_BCFR_BFRX_Pos|macro|GMAC_BCFR_BFRX_Pos
DECL|GMAC_BCFR_BFRX|macro|GMAC_BCFR_BFRX
DECL|GMAC_BCFR_MASK|macro|GMAC_BCFR_MASK
DECL|GMAC_BCFR_Msk|macro|GMAC_BCFR_Msk
DECL|GMAC_BCFR_OFFSET|macro|GMAC_BCFR_OFFSET
DECL|GMAC_BCFR_Type|typedef|} GMAC_BCFR_Type;
DECL|GMAC_BCFR|member|__I GMAC_BCFR_Type GMAC_BCFR; /**< Offset: 0x15C (R/ 32) Broadcast Frames Received Register */
DECL|GMAC_BCFR|member|__I uint32_t GMAC_BCFR; /**< (GMAC Offset: 0x15C) Broadcast Frames Received Register */
DECL|GMAC_BCFT_BFTX_Msk|macro|GMAC_BCFT_BFTX_Msk
DECL|GMAC_BCFT_BFTX_Pos|macro|GMAC_BCFT_BFTX_Pos
DECL|GMAC_BCFT_BFTX|macro|GMAC_BCFT_BFTX
DECL|GMAC_BCFT_MASK|macro|GMAC_BCFT_MASK
DECL|GMAC_BCFT_Msk|macro|GMAC_BCFT_Msk
DECL|GMAC_BCFT_OFFSET|macro|GMAC_BCFT_OFFSET
DECL|GMAC_BCFT_Type|typedef|} GMAC_BCFT_Type;
DECL|GMAC_BCFT|member|__I GMAC_BCFT_Type GMAC_BCFT; /**< Offset: 0x10C (R/ 32) Broadcast Frames Transmitted Register */
DECL|GMAC_BCFT|member|__I uint32_t GMAC_BCFT; /**< (GMAC Offset: 0x10C) Broadcast Frames Transmitted Register */
DECL|GMAC_BFR64_MASK|macro|GMAC_BFR64_MASK
DECL|GMAC_BFR64_Msk|macro|GMAC_BFR64_Msk
DECL|GMAC_BFR64_NFRX_Msk|macro|GMAC_BFR64_NFRX_Msk
DECL|GMAC_BFR64_NFRX_Pos|macro|GMAC_BFR64_NFRX_Pos
DECL|GMAC_BFR64_NFRX|macro|GMAC_BFR64_NFRX
DECL|GMAC_BFR64_OFFSET|macro|GMAC_BFR64_OFFSET
DECL|GMAC_BFR64_Type|typedef|} GMAC_BFR64_Type;
DECL|GMAC_BFR64|member|__I GMAC_BFR64_Type GMAC_BFR64; /**< Offset: 0x168 (R/ 32) 64 Byte Frames Received Register */
DECL|GMAC_BFR64|member|__I uint32_t GMAC_BFR64; /**< (GMAC Offset: 0x168) 64 Byte Frames Received Register */
DECL|GMAC_BFT64_MASK|macro|GMAC_BFT64_MASK
DECL|GMAC_BFT64_Msk|macro|GMAC_BFT64_Msk
DECL|GMAC_BFT64_NFTX_Msk|macro|GMAC_BFT64_NFTX_Msk
DECL|GMAC_BFT64_NFTX_Pos|macro|GMAC_BFT64_NFTX_Pos
DECL|GMAC_BFT64_NFTX|macro|GMAC_BFT64_NFTX
DECL|GMAC_BFT64_OFFSET|macro|GMAC_BFT64_OFFSET
DECL|GMAC_BFT64_Type|typedef|} GMAC_BFT64_Type;
DECL|GMAC_BFT64|member|__I GMAC_BFT64_Type GMAC_BFT64; /**< Offset: 0x118 (R/ 32) 64 Byte Frames Transmitted Register */
DECL|GMAC_BFT64|member|__I uint32_t GMAC_BFT64; /**< (GMAC Offset: 0x118) 64 Byte Frames Transmitted Register */
DECL|GMAC_CBSCR_MASK|macro|GMAC_CBSCR_MASK
DECL|GMAC_CBSCR_Msk|macro|GMAC_CBSCR_Msk
DECL|GMAC_CBSCR_OFFSET|macro|GMAC_CBSCR_OFFSET
DECL|GMAC_CBSCR_QAE_Msk|macro|GMAC_CBSCR_QAE_Msk
DECL|GMAC_CBSCR_QAE_Pos|macro|GMAC_CBSCR_QAE_Pos
DECL|GMAC_CBSCR_QAE|macro|GMAC_CBSCR_QAE
DECL|GMAC_CBSCR_QBE_Msk|macro|GMAC_CBSCR_QBE_Msk
DECL|GMAC_CBSCR_QBE_Pos|macro|GMAC_CBSCR_QBE_Pos
DECL|GMAC_CBSCR_QBE|macro|GMAC_CBSCR_QBE
DECL|GMAC_CBSCR_Type|typedef|} GMAC_CBSCR_Type;
DECL|GMAC_CBSCR|member|__IO GMAC_CBSCR_Type GMAC_CBSCR; /**< Offset: 0x4BC (R/W 32) Credit-Based Shaping Control Register */
DECL|GMAC_CBSCR|member|__IO uint32_t GMAC_CBSCR; /**< (GMAC Offset: 0x4BC) Credit-Based Shaping Control Register */
DECL|GMAC_CBSISQA_IS_Msk|macro|GMAC_CBSISQA_IS_Msk
DECL|GMAC_CBSISQA_IS_Pos|macro|GMAC_CBSISQA_IS_Pos
DECL|GMAC_CBSISQA_IS|macro|GMAC_CBSISQA_IS
DECL|GMAC_CBSISQA_MASK|macro|GMAC_CBSISQA_MASK
DECL|GMAC_CBSISQA_Msk|macro|GMAC_CBSISQA_Msk
DECL|GMAC_CBSISQA_OFFSET|macro|GMAC_CBSISQA_OFFSET
DECL|GMAC_CBSISQA_Type|typedef|} GMAC_CBSISQA_Type;
DECL|GMAC_CBSISQA|member|__IO GMAC_CBSISQA_Type GMAC_CBSISQA; /**< Offset: 0x4C0 (R/W 32) Credit-Based Shaping IdleSlope Register for Queue A */
DECL|GMAC_CBSISQA|member|__IO uint32_t GMAC_CBSISQA; /**< (GMAC Offset: 0x4C0) Credit-Based Shaping IdleSlope Register for Queue A */
DECL|GMAC_CBSISQB_IS_Msk|macro|GMAC_CBSISQB_IS_Msk
DECL|GMAC_CBSISQB_IS_Pos|macro|GMAC_CBSISQB_IS_Pos
DECL|GMAC_CBSISQB_IS|macro|GMAC_CBSISQB_IS
DECL|GMAC_CBSISQB_MASK|macro|GMAC_CBSISQB_MASK
DECL|GMAC_CBSISQB_Msk|macro|GMAC_CBSISQB_Msk
DECL|GMAC_CBSISQB_OFFSET|macro|GMAC_CBSISQB_OFFSET
DECL|GMAC_CBSISQB_Type|typedef|} GMAC_CBSISQB_Type;
DECL|GMAC_CBSISQB|member|__IO GMAC_CBSISQB_Type GMAC_CBSISQB; /**< Offset: 0x4C4 (R/W 32) Credit-Based Shaping IdleSlope Register for Queue B */
DECL|GMAC_CBSISQB|member|__IO uint32_t GMAC_CBSISQB; /**< (GMAC Offset: 0x4C4) Credit-Based Shaping IdleSlope Register for Queue B */
DECL|GMAC_CSE_CSR_Msk|macro|GMAC_CSE_CSR_Msk
DECL|GMAC_CSE_CSR_Pos|macro|GMAC_CSE_CSR_Pos
DECL|GMAC_CSE_CSR|macro|GMAC_CSE_CSR
DECL|GMAC_CSE_MASK|macro|GMAC_CSE_MASK
DECL|GMAC_CSE_Msk|macro|GMAC_CSE_Msk
DECL|GMAC_CSE_OFFSET|macro|GMAC_CSE_OFFSET
DECL|GMAC_CSE_Type|typedef|} GMAC_CSE_Type;
DECL|GMAC_CSE|member|__I GMAC_CSE_Type GMAC_CSE; /**< Offset: 0x14C (R/ 32) Carrier Sense Errors Register */
DECL|GMAC_CSE|member|__I uint32_t GMAC_CSE; /**< (GMAC Offset: 0x14C) Carrier Sense Errors Register */
DECL|GMAC_DCFGR_DDRP_Msk|macro|GMAC_DCFGR_DDRP_Msk
DECL|GMAC_DCFGR_DDRP_Pos|macro|GMAC_DCFGR_DDRP_Pos
DECL|GMAC_DCFGR_DDRP|macro|GMAC_DCFGR_DDRP
DECL|GMAC_DCFGR_DRBS_Msk|macro|GMAC_DCFGR_DRBS_Msk
DECL|GMAC_DCFGR_DRBS_Pos|macro|GMAC_DCFGR_DRBS_Pos
DECL|GMAC_DCFGR_DRBS|macro|GMAC_DCFGR_DRBS
DECL|GMAC_DCFGR_ESMA_Msk|macro|GMAC_DCFGR_ESMA_Msk
DECL|GMAC_DCFGR_ESMA_Pos|macro|GMAC_DCFGR_ESMA_Pos
DECL|GMAC_DCFGR_ESMA|macro|GMAC_DCFGR_ESMA
DECL|GMAC_DCFGR_ESPA_Msk|macro|GMAC_DCFGR_ESPA_Msk
DECL|GMAC_DCFGR_ESPA_Pos|macro|GMAC_DCFGR_ESPA_Pos
DECL|GMAC_DCFGR_ESPA|macro|GMAC_DCFGR_ESPA
DECL|GMAC_DCFGR_FBLDO_INCR16_Val|macro|GMAC_DCFGR_FBLDO_INCR16_Val
DECL|GMAC_DCFGR_FBLDO_INCR16|macro|GMAC_DCFGR_FBLDO_INCR16
DECL|GMAC_DCFGR_FBLDO_INCR4_Val|macro|GMAC_DCFGR_FBLDO_INCR4_Val
DECL|GMAC_DCFGR_FBLDO_INCR4|macro|GMAC_DCFGR_FBLDO_INCR4
DECL|GMAC_DCFGR_FBLDO_INCR8_Val|macro|GMAC_DCFGR_FBLDO_INCR8_Val
DECL|GMAC_DCFGR_FBLDO_INCR8|macro|GMAC_DCFGR_FBLDO_INCR8
DECL|GMAC_DCFGR_FBLDO_Msk|macro|GMAC_DCFGR_FBLDO_Msk
DECL|GMAC_DCFGR_FBLDO_Pos|macro|GMAC_DCFGR_FBLDO_Pos
DECL|GMAC_DCFGR_FBLDO_SINGLE_Val|macro|GMAC_DCFGR_FBLDO_SINGLE_Val
DECL|GMAC_DCFGR_FBLDO_SINGLE|macro|GMAC_DCFGR_FBLDO_SINGLE
DECL|GMAC_DCFGR_FBLDO|macro|GMAC_DCFGR_FBLDO
DECL|GMAC_DCFGR_MASK|macro|GMAC_DCFGR_MASK
DECL|GMAC_DCFGR_Msk|macro|GMAC_DCFGR_Msk
DECL|GMAC_DCFGR_OFFSET|macro|GMAC_DCFGR_OFFSET
DECL|GMAC_DCFGR_RXBMS_EIGHTH_Val|macro|GMAC_DCFGR_RXBMS_EIGHTH_Val
DECL|GMAC_DCFGR_RXBMS_EIGHTH|macro|GMAC_DCFGR_RXBMS_EIGHTH
DECL|GMAC_DCFGR_RXBMS_FULL_Val|macro|GMAC_DCFGR_RXBMS_FULL_Val
DECL|GMAC_DCFGR_RXBMS_FULL|macro|GMAC_DCFGR_RXBMS_FULL
DECL|GMAC_DCFGR_RXBMS_HALF_Val|macro|GMAC_DCFGR_RXBMS_HALF_Val
DECL|GMAC_DCFGR_RXBMS_HALF|macro|GMAC_DCFGR_RXBMS_HALF
DECL|GMAC_DCFGR_RXBMS_Msk|macro|GMAC_DCFGR_RXBMS_Msk
DECL|GMAC_DCFGR_RXBMS_Pos|macro|GMAC_DCFGR_RXBMS_Pos
DECL|GMAC_DCFGR_RXBMS_QUARTER_Val|macro|GMAC_DCFGR_RXBMS_QUARTER_Val
DECL|GMAC_DCFGR_RXBMS_QUARTER|macro|GMAC_DCFGR_RXBMS_QUARTER
DECL|GMAC_DCFGR_RXBMS|macro|GMAC_DCFGR_RXBMS
DECL|GMAC_DCFGR_TXCOEN_Msk|macro|GMAC_DCFGR_TXCOEN_Msk
DECL|GMAC_DCFGR_TXCOEN_Pos|macro|GMAC_DCFGR_TXCOEN_Pos
DECL|GMAC_DCFGR_TXCOEN|macro|GMAC_DCFGR_TXCOEN
DECL|GMAC_DCFGR_TXPBMS_Msk|macro|GMAC_DCFGR_TXPBMS_Msk
DECL|GMAC_DCFGR_TXPBMS_Pos|macro|GMAC_DCFGR_TXPBMS_Pos
DECL|GMAC_DCFGR_TXPBMS|macro|GMAC_DCFGR_TXPBMS
DECL|GMAC_DCFGR_Type|typedef|} GMAC_DCFGR_Type;
DECL|GMAC_DCFGR|member|__IO GMAC_DCFGR_Type GMAC_DCFGR; /**< Offset: 0x10 (R/W 32) DMA Configuration Register */
DECL|GMAC_DCFGR|member|__IO uint32_t GMAC_DCFGR; /**< (GMAC Offset: 0x10) DMA Configuration Register */
DECL|GMAC_DTF_DEFT_Msk|macro|GMAC_DTF_DEFT_Msk
DECL|GMAC_DTF_DEFT_Pos|macro|GMAC_DTF_DEFT_Pos
DECL|GMAC_DTF_DEFT|macro|GMAC_DTF_DEFT
DECL|GMAC_DTF_MASK|macro|GMAC_DTF_MASK
DECL|GMAC_DTF_Msk|macro|GMAC_DTF_Msk
DECL|GMAC_DTF_OFFSET|macro|GMAC_DTF_OFFSET
DECL|GMAC_DTF_Type|typedef|} GMAC_DTF_Type;
DECL|GMAC_DTF|member|__I GMAC_DTF_Type GMAC_DTF; /**< Offset: 0x148 (R/ 32) Deferred Transmission Frames Register */
DECL|GMAC_DTF|member|__I uint32_t GMAC_DTF; /**< (GMAC Offset: 0x148) Deferred Transmission Frames Register */
DECL|GMAC_EC_MASK|macro|GMAC_EC_MASK
DECL|GMAC_EC_Msk|macro|GMAC_EC_Msk
DECL|GMAC_EC_OFFSET|macro|GMAC_EC_OFFSET
DECL|GMAC_EC_Type|typedef|} GMAC_EC_Type;
DECL|GMAC_EC_XCOL_Msk|macro|GMAC_EC_XCOL_Msk
DECL|GMAC_EC_XCOL_Pos|macro|GMAC_EC_XCOL_Pos
DECL|GMAC_EC_XCOL|macro|GMAC_EC_XCOL
DECL|GMAC_EC|member|__I GMAC_EC_Type GMAC_EC; /**< Offset: 0x140 (R/ 32) Excessive Collisions Register */
DECL|GMAC_EC|member|__I uint32_t GMAC_EC; /**< (GMAC Offset: 0x140) Excessive Collisions Register */
DECL|GMAC_EFRN_MASK|macro|GMAC_EFRN_MASK
DECL|GMAC_EFRN_Msk|macro|GMAC_EFRN_Msk
DECL|GMAC_EFRN_OFFSET|macro|GMAC_EFRN_OFFSET
DECL|GMAC_EFRN_RUD_Msk|macro|GMAC_EFRN_RUD_Msk
DECL|GMAC_EFRN_RUD_Pos|macro|GMAC_EFRN_RUD_Pos
DECL|GMAC_EFRN_RUD|macro|GMAC_EFRN_RUD
DECL|GMAC_EFRN_Type|typedef|} GMAC_EFRN_Type;
DECL|GMAC_EFRN|member|__I GMAC_EFRN_Type GMAC_EFRN; /**< Offset: 0x1EC (R/ 32) PTP Event Frame Received Nanoseconds Register */
DECL|GMAC_EFRN|member|__I uint32_t GMAC_EFRN; /**< (GMAC Offset: 0x1EC) PTP Event Frame Received Nanoseconds Register */
DECL|GMAC_EFRSH_MASK|macro|GMAC_EFRSH_MASK
DECL|GMAC_EFRSH_Msk|macro|GMAC_EFRSH_Msk
DECL|GMAC_EFRSH_OFFSET|macro|GMAC_EFRSH_OFFSET
DECL|GMAC_EFRSH_RUD_Msk|macro|GMAC_EFRSH_RUD_Msk
DECL|GMAC_EFRSH_RUD_Pos|macro|GMAC_EFRSH_RUD_Pos
DECL|GMAC_EFRSH_RUD|macro|GMAC_EFRSH_RUD
DECL|GMAC_EFRSH_Type|typedef|} GMAC_EFRSH_Type;
DECL|GMAC_EFRSH|member|__I GMAC_EFRSH_Type GMAC_EFRSH; /**< Offset: 0xEC (R/ 32) PTP Event Frame Received Seconds High Register */
DECL|GMAC_EFRSH|member|__I uint32_t GMAC_EFRSH; /**< (GMAC Offset: 0xEC) PTP Event Frame Received Seconds High Register */
DECL|GMAC_EFRSL_MASK|macro|GMAC_EFRSL_MASK
DECL|GMAC_EFRSL_Msk|macro|GMAC_EFRSL_Msk
DECL|GMAC_EFRSL_OFFSET|macro|GMAC_EFRSL_OFFSET
DECL|GMAC_EFRSL_RUD_Msk|macro|GMAC_EFRSL_RUD_Msk
DECL|GMAC_EFRSL_RUD_Pos|macro|GMAC_EFRSL_RUD_Pos
DECL|GMAC_EFRSL_RUD|macro|GMAC_EFRSL_RUD
DECL|GMAC_EFRSL_Type|typedef|} GMAC_EFRSL_Type;
DECL|GMAC_EFRSL|member|__I GMAC_EFRSL_Type GMAC_EFRSL; /**< Offset: 0x1E8 (R/ 32) PTP Event Frame Received Seconds Low Register */
DECL|GMAC_EFRSL|member|__I uint32_t GMAC_EFRSL; /**< (GMAC Offset: 0x1E8) PTP Event Frame Received Seconds Low Register */
DECL|GMAC_EFTN_MASK|macro|GMAC_EFTN_MASK
DECL|GMAC_EFTN_Msk|macro|GMAC_EFTN_Msk
DECL|GMAC_EFTN_OFFSET|macro|GMAC_EFTN_OFFSET
DECL|GMAC_EFTN_RUD_Msk|macro|GMAC_EFTN_RUD_Msk
DECL|GMAC_EFTN_RUD_Pos|macro|GMAC_EFTN_RUD_Pos
DECL|GMAC_EFTN_RUD|macro|GMAC_EFTN_RUD
DECL|GMAC_EFTN_Type|typedef|} GMAC_EFTN_Type;
DECL|GMAC_EFTN|member|__I GMAC_EFTN_Type GMAC_EFTN; /**< Offset: 0x1E4 (R/ 32) PTP Event Frame Transmitted Nanoseconds Register */
DECL|GMAC_EFTN|member|__I uint32_t GMAC_EFTN; /**< (GMAC Offset: 0x1E4) PTP Event Frame Transmitted Nanoseconds Register */
DECL|GMAC_EFTSH_MASK|macro|GMAC_EFTSH_MASK
DECL|GMAC_EFTSH_Msk|macro|GMAC_EFTSH_Msk
DECL|GMAC_EFTSH_OFFSET|macro|GMAC_EFTSH_OFFSET
DECL|GMAC_EFTSH_RUD_Msk|macro|GMAC_EFTSH_RUD_Msk
DECL|GMAC_EFTSH_RUD_Pos|macro|GMAC_EFTSH_RUD_Pos
DECL|GMAC_EFTSH_RUD|macro|GMAC_EFTSH_RUD
DECL|GMAC_EFTSH_Type|typedef|} GMAC_EFTSH_Type;
DECL|GMAC_EFTSH|member|__I GMAC_EFTSH_Type GMAC_EFTSH; /**< Offset: 0xE8 (R/ 32) PTP Event Frame Transmitted Seconds High Register */
DECL|GMAC_EFTSH|member|__I uint32_t GMAC_EFTSH; /**< (GMAC Offset: 0xE8) PTP Event Frame Transmitted Seconds High Register */
DECL|GMAC_EFTSL_MASK|macro|GMAC_EFTSL_MASK
DECL|GMAC_EFTSL_Msk|macro|GMAC_EFTSL_Msk
DECL|GMAC_EFTSL_OFFSET|macro|GMAC_EFTSL_OFFSET
DECL|GMAC_EFTSL_RUD_Msk|macro|GMAC_EFTSL_RUD_Msk
DECL|GMAC_EFTSL_RUD_Pos|macro|GMAC_EFTSL_RUD_Pos
DECL|GMAC_EFTSL_RUD|macro|GMAC_EFTSL_RUD
DECL|GMAC_EFTSL_Type|typedef|} GMAC_EFTSL_Type;
DECL|GMAC_EFTSL|member|__I GMAC_EFTSL_Type GMAC_EFTSL; /**< Offset: 0x1E0 (R/ 32) PTP Event Frame Transmitted Seconds Low Register */
DECL|GMAC_EFTSL|member|__I uint32_t GMAC_EFTSL; /**< (GMAC Offset: 0x1E0) PTP Event Frame Transmitted Seconds Low Register */
DECL|GMAC_FCSE_FCKR_Msk|macro|GMAC_FCSE_FCKR_Msk
DECL|GMAC_FCSE_FCKR_Pos|macro|GMAC_FCSE_FCKR_Pos
DECL|GMAC_FCSE_FCKR|macro|GMAC_FCSE_FCKR
DECL|GMAC_FCSE_MASK|macro|GMAC_FCSE_MASK
DECL|GMAC_FCSE_Msk|macro|GMAC_FCSE_Msk
DECL|GMAC_FCSE_OFFSET|macro|GMAC_FCSE_OFFSET
DECL|GMAC_FCSE_Type|typedef|} GMAC_FCSE_Type;
DECL|GMAC_FCSE|member|__I GMAC_FCSE_Type GMAC_FCSE; /**< Offset: 0x190 (R/ 32) Frame Check Sequence Errors Register */
DECL|GMAC_FCSE|member|__I uint32_t GMAC_FCSE; /**< (GMAC Offset: 0x190) Frame Check Sequence Errors Register */
DECL|GMAC_FR_FRX_Msk|macro|GMAC_FR_FRX_Msk
DECL|GMAC_FR_FRX_Pos|macro|GMAC_FR_FRX_Pos
DECL|GMAC_FR_FRX|macro|GMAC_FR_FRX
DECL|GMAC_FR_MASK|macro|GMAC_FR_MASK
DECL|GMAC_FR_Msk|macro|GMAC_FR_Msk
DECL|GMAC_FR_OFFSET|macro|GMAC_FR_OFFSET
DECL|GMAC_FR_Type|typedef|} GMAC_FR_Type;
DECL|GMAC_FR|member|__I GMAC_FR_Type GMAC_FR; /**< Offset: 0x158 (R/ 32) Frames Received Register */
DECL|GMAC_FR|member|__I uint32_t GMAC_FR; /**< (GMAC Offset: 0x158) Frames Received Register */
DECL|GMAC_FT_FTX_Msk|macro|GMAC_FT_FTX_Msk
DECL|GMAC_FT_FTX_Pos|macro|GMAC_FT_FTX_Pos
DECL|GMAC_FT_FTX|macro|GMAC_FT_FTX
DECL|GMAC_FT_MASK|macro|GMAC_FT_MASK
DECL|GMAC_FT_Msk|macro|GMAC_FT_Msk
DECL|GMAC_FT_OFFSET|macro|GMAC_FT_OFFSET
DECL|GMAC_FT_Type|typedef|} GMAC_FT_Type;
DECL|GMAC_FT|member|__I GMAC_FT_Type GMAC_FT; /**< Offset: 0x108 (R/ 32) Frames Transmitted Register */
DECL|GMAC_FT|member|__I uint32_t GMAC_FT; /**< (GMAC Offset: 0x108) Frames Transmitted Register */
DECL|GMAC_GTBFT1518_MASK|macro|GMAC_GTBFT1518_MASK
DECL|GMAC_GTBFT1518_Msk|macro|GMAC_GTBFT1518_Msk
DECL|GMAC_GTBFT1518_NFTX_Msk|macro|GMAC_GTBFT1518_NFTX_Msk
DECL|GMAC_GTBFT1518_NFTX_Pos|macro|GMAC_GTBFT1518_NFTX_Pos
DECL|GMAC_GTBFT1518_NFTX|macro|GMAC_GTBFT1518_NFTX
DECL|GMAC_GTBFT1518_OFFSET|macro|GMAC_GTBFT1518_OFFSET
DECL|GMAC_GTBFT1518_Type|typedef|} GMAC_GTBFT1518_Type;
DECL|GMAC_GTBFT1518|member|__I GMAC_GTBFT1518_Type GMAC_GTBFT1518; /**< Offset: 0x130 (R/ 32) Greater Than 1518 Byte Frames Transmitted Register */
DECL|GMAC_GTBFT1518|member|__I uint32_t GMAC_GTBFT1518; /**< (GMAC Offset: 0x130) Greater Than 1518 Byte Frames Transmitted Register */
DECL|GMAC_HRB_ADDR_Msk|macro|GMAC_HRB_ADDR_Msk
DECL|GMAC_HRB_ADDR_Pos|macro|GMAC_HRB_ADDR_Pos
DECL|GMAC_HRB_ADDR|macro|GMAC_HRB_ADDR
DECL|GMAC_HRB_MASK|macro|GMAC_HRB_MASK
DECL|GMAC_HRB_Msk|macro|GMAC_HRB_Msk
DECL|GMAC_HRB_OFFSET|macro|GMAC_HRB_OFFSET
DECL|GMAC_HRB_Type|typedef|} GMAC_HRB_Type;
DECL|GMAC_HRB|member|__IO GMAC_HRB_Type GMAC_HRB; /**< Offset: 0x80 (R/W 32) Hash Register Bottom */
DECL|GMAC_HRB|member|__IO uint32_t GMAC_HRB; /**< (GMAC Offset: 0x80) Hash Register Bottom */
DECL|GMAC_HRT_ADDR_Msk|macro|GMAC_HRT_ADDR_Msk
DECL|GMAC_HRT_ADDR_Pos|macro|GMAC_HRT_ADDR_Pos
DECL|GMAC_HRT_ADDR|macro|GMAC_HRT_ADDR
DECL|GMAC_HRT_MASK|macro|GMAC_HRT_MASK
DECL|GMAC_HRT_Msk|macro|GMAC_HRT_Msk
DECL|GMAC_HRT_OFFSET|macro|GMAC_HRT_OFFSET
DECL|GMAC_HRT_Type|typedef|} GMAC_HRT_Type;
DECL|GMAC_HRT|member|__IO GMAC_HRT_Type GMAC_HRT; /**< Offset: 0x84 (R/W 32) Hash Register Top */
DECL|GMAC_HRT|member|__IO uint32_t GMAC_HRT; /**< (GMAC Offset: 0x84) Hash Register Top */
DECL|GMAC_IDRPQ_HRESP_Msk|macro|GMAC_IDRPQ_HRESP_Msk
DECL|GMAC_IDRPQ_HRESP_Pos|macro|GMAC_IDRPQ_HRESP_Pos
DECL|GMAC_IDRPQ_HRESP|macro|GMAC_IDRPQ_HRESP
DECL|GMAC_IDRPQ_MASK|macro|GMAC_IDRPQ_MASK
DECL|GMAC_IDRPQ_Msk|macro|GMAC_IDRPQ_Msk
DECL|GMAC_IDRPQ_OFFSET|macro|GMAC_IDRPQ_OFFSET
DECL|GMAC_IDRPQ_RCOMP_Msk|macro|GMAC_IDRPQ_RCOMP_Msk
DECL|GMAC_IDRPQ_RCOMP_Pos|macro|GMAC_IDRPQ_RCOMP_Pos
DECL|GMAC_IDRPQ_RCOMP|macro|GMAC_IDRPQ_RCOMP
DECL|GMAC_IDRPQ_RLEX_Msk|macro|GMAC_IDRPQ_RLEX_Msk
DECL|GMAC_IDRPQ_RLEX_Pos|macro|GMAC_IDRPQ_RLEX_Pos
DECL|GMAC_IDRPQ_RLEX|macro|GMAC_IDRPQ_RLEX
DECL|GMAC_IDRPQ_ROVR_Msk|macro|GMAC_IDRPQ_ROVR_Msk
DECL|GMAC_IDRPQ_ROVR_Pos|macro|GMAC_IDRPQ_ROVR_Pos
DECL|GMAC_IDRPQ_ROVR|macro|GMAC_IDRPQ_ROVR
DECL|GMAC_IDRPQ_RXUBR_Msk|macro|GMAC_IDRPQ_RXUBR_Msk
DECL|GMAC_IDRPQ_RXUBR_Pos|macro|GMAC_IDRPQ_RXUBR_Pos
DECL|GMAC_IDRPQ_RXUBR|macro|GMAC_IDRPQ_RXUBR
DECL|GMAC_IDRPQ_TCOMP_Msk|macro|GMAC_IDRPQ_TCOMP_Msk
DECL|GMAC_IDRPQ_TCOMP_Pos|macro|GMAC_IDRPQ_TCOMP_Pos
DECL|GMAC_IDRPQ_TCOMP|macro|GMAC_IDRPQ_TCOMP
DECL|GMAC_IDRPQ_TFC_Msk|macro|GMAC_IDRPQ_TFC_Msk
DECL|GMAC_IDRPQ_TFC_Pos|macro|GMAC_IDRPQ_TFC_Pos
DECL|GMAC_IDRPQ_TFC|macro|GMAC_IDRPQ_TFC
DECL|GMAC_IDRPQ_Type|typedef|} GMAC_IDRPQ_Type;
DECL|GMAC_IDRPQ|member|__O GMAC_IDRPQ_Type GMAC_IDRPQ[2]; /**< Offset: 0x620 ( /W 32) Interrupt Disable Register Priority Queue (index = 1) 0 */
DECL|GMAC_IDRPQ|member|__O uint32_t GMAC_IDRPQ[2]; /**< (GMAC Offset: 0x620) Interrupt Disable Register Priority Queue (index = 1) 0 */
DECL|GMAC_IDR_DRQFR_Msk|macro|GMAC_IDR_DRQFR_Msk
DECL|GMAC_IDR_DRQFR_Pos|macro|GMAC_IDR_DRQFR_Pos
DECL|GMAC_IDR_DRQFR|macro|GMAC_IDR_DRQFR
DECL|GMAC_IDR_DRQFT_Msk|macro|GMAC_IDR_DRQFT_Msk
DECL|GMAC_IDR_DRQFT_Pos|macro|GMAC_IDR_DRQFT_Pos
DECL|GMAC_IDR_DRQFT|macro|GMAC_IDR_DRQFT
DECL|GMAC_IDR_EXINT_Msk|macro|GMAC_IDR_EXINT_Msk
DECL|GMAC_IDR_EXINT_Pos|macro|GMAC_IDR_EXINT_Pos
DECL|GMAC_IDR_EXINT|macro|GMAC_IDR_EXINT
DECL|GMAC_IDR_HRESP_Msk|macro|GMAC_IDR_HRESP_Msk
DECL|GMAC_IDR_HRESP_Pos|macro|GMAC_IDR_HRESP_Pos
DECL|GMAC_IDR_HRESP|macro|GMAC_IDR_HRESP
DECL|GMAC_IDR_MASK|macro|GMAC_IDR_MASK
DECL|GMAC_IDR_MFS_Msk|macro|GMAC_IDR_MFS_Msk
DECL|GMAC_IDR_MFS_Pos|macro|GMAC_IDR_MFS_Pos
DECL|GMAC_IDR_MFS|macro|GMAC_IDR_MFS
DECL|GMAC_IDR_Msk|macro|GMAC_IDR_Msk
DECL|GMAC_IDR_OFFSET|macro|GMAC_IDR_OFFSET
DECL|GMAC_IDR_PDRQFR_Msk|macro|GMAC_IDR_PDRQFR_Msk
DECL|GMAC_IDR_PDRQFR_Pos|macro|GMAC_IDR_PDRQFR_Pos
DECL|GMAC_IDR_PDRQFR|macro|GMAC_IDR_PDRQFR
DECL|GMAC_IDR_PDRQFT_Msk|macro|GMAC_IDR_PDRQFT_Msk
DECL|GMAC_IDR_PDRQFT_Pos|macro|GMAC_IDR_PDRQFT_Pos
DECL|GMAC_IDR_PDRQFT|macro|GMAC_IDR_PDRQFT
DECL|GMAC_IDR_PDRSFR_Msk|macro|GMAC_IDR_PDRSFR_Msk
DECL|GMAC_IDR_PDRSFR_Pos|macro|GMAC_IDR_PDRSFR_Pos
DECL|GMAC_IDR_PDRSFR|macro|GMAC_IDR_PDRSFR
DECL|GMAC_IDR_PDRSFT_Msk|macro|GMAC_IDR_PDRSFT_Msk
DECL|GMAC_IDR_PDRSFT_Pos|macro|GMAC_IDR_PDRSFT_Pos
DECL|GMAC_IDR_PDRSFT|macro|GMAC_IDR_PDRSFT
DECL|GMAC_IDR_PFNZ_Msk|macro|GMAC_IDR_PFNZ_Msk
DECL|GMAC_IDR_PFNZ_Pos|macro|GMAC_IDR_PFNZ_Pos
DECL|GMAC_IDR_PFNZ|macro|GMAC_IDR_PFNZ
DECL|GMAC_IDR_PFTR_Msk|macro|GMAC_IDR_PFTR_Msk
DECL|GMAC_IDR_PFTR_Pos|macro|GMAC_IDR_PFTR_Pos
DECL|GMAC_IDR_PFTR|macro|GMAC_IDR_PFTR
DECL|GMAC_IDR_PTZ_Msk|macro|GMAC_IDR_PTZ_Msk
DECL|GMAC_IDR_PTZ_Pos|macro|GMAC_IDR_PTZ_Pos
DECL|GMAC_IDR_PTZ|macro|GMAC_IDR_PTZ
DECL|GMAC_IDR_RCOMP_Msk|macro|GMAC_IDR_RCOMP_Msk
DECL|GMAC_IDR_RCOMP_Pos|macro|GMAC_IDR_RCOMP_Pos
DECL|GMAC_IDR_RCOMP|macro|GMAC_IDR_RCOMP
DECL|GMAC_IDR_RLEX_Msk|macro|GMAC_IDR_RLEX_Msk
DECL|GMAC_IDR_RLEX_Pos|macro|GMAC_IDR_RLEX_Pos
DECL|GMAC_IDR_RLEX|macro|GMAC_IDR_RLEX
DECL|GMAC_IDR_ROVR_Msk|macro|GMAC_IDR_ROVR_Msk
DECL|GMAC_IDR_ROVR_Pos|macro|GMAC_IDR_ROVR_Pos
DECL|GMAC_IDR_ROVR|macro|GMAC_IDR_ROVR
DECL|GMAC_IDR_RXUBR_Msk|macro|GMAC_IDR_RXUBR_Msk
DECL|GMAC_IDR_RXUBR_Pos|macro|GMAC_IDR_RXUBR_Pos
DECL|GMAC_IDR_RXUBR|macro|GMAC_IDR_RXUBR
DECL|GMAC_IDR_SFR_Msk|macro|GMAC_IDR_SFR_Msk
DECL|GMAC_IDR_SFR_Pos|macro|GMAC_IDR_SFR_Pos
DECL|GMAC_IDR_SFR|macro|GMAC_IDR_SFR
DECL|GMAC_IDR_SFT_Msk|macro|GMAC_IDR_SFT_Msk
DECL|GMAC_IDR_SFT_Pos|macro|GMAC_IDR_SFT_Pos
DECL|GMAC_IDR_SFT|macro|GMAC_IDR_SFT
DECL|GMAC_IDR_SRI_Msk|macro|GMAC_IDR_SRI_Msk
DECL|GMAC_IDR_SRI_Pos|macro|GMAC_IDR_SRI_Pos
DECL|GMAC_IDR_SRI|macro|GMAC_IDR_SRI
DECL|GMAC_IDR_TCOMP_Msk|macro|GMAC_IDR_TCOMP_Msk
DECL|GMAC_IDR_TCOMP_Pos|macro|GMAC_IDR_TCOMP_Pos
DECL|GMAC_IDR_TCOMP|macro|GMAC_IDR_TCOMP
DECL|GMAC_IDR_TFC_Msk|macro|GMAC_IDR_TFC_Msk
DECL|GMAC_IDR_TFC_Pos|macro|GMAC_IDR_TFC_Pos
DECL|GMAC_IDR_TFC|macro|GMAC_IDR_TFC
DECL|GMAC_IDR_TUR_Msk|macro|GMAC_IDR_TUR_Msk
DECL|GMAC_IDR_TUR_Pos|macro|GMAC_IDR_TUR_Pos
DECL|GMAC_IDR_TUR|macro|GMAC_IDR_TUR
DECL|GMAC_IDR_TXUBR_Msk|macro|GMAC_IDR_TXUBR_Msk
DECL|GMAC_IDR_TXUBR_Pos|macro|GMAC_IDR_TXUBR_Pos
DECL|GMAC_IDR_TXUBR|macro|GMAC_IDR_TXUBR
DECL|GMAC_IDR_Type|typedef|} GMAC_IDR_Type;
DECL|GMAC_IDR_WOL_Msk|macro|GMAC_IDR_WOL_Msk
DECL|GMAC_IDR_WOL_Pos|macro|GMAC_IDR_WOL_Pos
DECL|GMAC_IDR_WOL|macro|GMAC_IDR_WOL
DECL|GMAC_IDR|member|__O GMAC_IDR_Type GMAC_IDR; /**< Offset: 0x2C ( /W 32) Interrupt Disable Register */
DECL|GMAC_IDR|member|__O uint32_t GMAC_IDR; /**< (GMAC Offset: 0x2C) Interrupt Disable Register */
DECL|GMAC_IERPQ_HRESP_Msk|macro|GMAC_IERPQ_HRESP_Msk
DECL|GMAC_IERPQ_HRESP_Pos|macro|GMAC_IERPQ_HRESP_Pos
DECL|GMAC_IERPQ_HRESP|macro|GMAC_IERPQ_HRESP
DECL|GMAC_IERPQ_MASK|macro|GMAC_IERPQ_MASK
DECL|GMAC_IERPQ_Msk|macro|GMAC_IERPQ_Msk
DECL|GMAC_IERPQ_OFFSET|macro|GMAC_IERPQ_OFFSET
DECL|GMAC_IERPQ_RCOMP_Msk|macro|GMAC_IERPQ_RCOMP_Msk
DECL|GMAC_IERPQ_RCOMP_Pos|macro|GMAC_IERPQ_RCOMP_Pos
DECL|GMAC_IERPQ_RCOMP|macro|GMAC_IERPQ_RCOMP
DECL|GMAC_IERPQ_RLEX_Msk|macro|GMAC_IERPQ_RLEX_Msk
DECL|GMAC_IERPQ_RLEX_Pos|macro|GMAC_IERPQ_RLEX_Pos
DECL|GMAC_IERPQ_RLEX|macro|GMAC_IERPQ_RLEX
DECL|GMAC_IERPQ_ROVR_Msk|macro|GMAC_IERPQ_ROVR_Msk
DECL|GMAC_IERPQ_ROVR_Pos|macro|GMAC_IERPQ_ROVR_Pos
DECL|GMAC_IERPQ_ROVR|macro|GMAC_IERPQ_ROVR
DECL|GMAC_IERPQ_RXUBR_Msk|macro|GMAC_IERPQ_RXUBR_Msk
DECL|GMAC_IERPQ_RXUBR_Pos|macro|GMAC_IERPQ_RXUBR_Pos
DECL|GMAC_IERPQ_RXUBR|macro|GMAC_IERPQ_RXUBR
DECL|GMAC_IERPQ_TCOMP_Msk|macro|GMAC_IERPQ_TCOMP_Msk
DECL|GMAC_IERPQ_TCOMP_Pos|macro|GMAC_IERPQ_TCOMP_Pos
DECL|GMAC_IERPQ_TCOMP|macro|GMAC_IERPQ_TCOMP
DECL|GMAC_IERPQ_TFC_Msk|macro|GMAC_IERPQ_TFC_Msk
DECL|GMAC_IERPQ_TFC_Pos|macro|GMAC_IERPQ_TFC_Pos
DECL|GMAC_IERPQ_TFC|macro|GMAC_IERPQ_TFC
DECL|GMAC_IERPQ_Type|typedef|} GMAC_IERPQ_Type;
DECL|GMAC_IERPQ|member|__O GMAC_IERPQ_Type GMAC_IERPQ[2]; /**< Offset: 0x600 ( /W 32) Interrupt Enable Register Priority Queue (index = 1) 0 */
DECL|GMAC_IERPQ|member|__O uint32_t GMAC_IERPQ[2]; /**< (GMAC Offset: 0x600) Interrupt Enable Register Priority Queue (index = 1) 0 */
DECL|GMAC_IER_DRQFR_Msk|macro|GMAC_IER_DRQFR_Msk
DECL|GMAC_IER_DRQFR_Pos|macro|GMAC_IER_DRQFR_Pos
DECL|GMAC_IER_DRQFR|macro|GMAC_IER_DRQFR
DECL|GMAC_IER_DRQFT_Msk|macro|GMAC_IER_DRQFT_Msk
DECL|GMAC_IER_DRQFT_Pos|macro|GMAC_IER_DRQFT_Pos
DECL|GMAC_IER_DRQFT|macro|GMAC_IER_DRQFT
DECL|GMAC_IER_EXINT_Msk|macro|GMAC_IER_EXINT_Msk
DECL|GMAC_IER_EXINT_Pos|macro|GMAC_IER_EXINT_Pos
DECL|GMAC_IER_EXINT|macro|GMAC_IER_EXINT
DECL|GMAC_IER_HRESP_Msk|macro|GMAC_IER_HRESP_Msk
DECL|GMAC_IER_HRESP_Pos|macro|GMAC_IER_HRESP_Pos
DECL|GMAC_IER_HRESP|macro|GMAC_IER_HRESP
DECL|GMAC_IER_MASK|macro|GMAC_IER_MASK
DECL|GMAC_IER_MFS_Msk|macro|GMAC_IER_MFS_Msk
DECL|GMAC_IER_MFS_Pos|macro|GMAC_IER_MFS_Pos
DECL|GMAC_IER_MFS|macro|GMAC_IER_MFS
DECL|GMAC_IER_Msk|macro|GMAC_IER_Msk
DECL|GMAC_IER_OFFSET|macro|GMAC_IER_OFFSET
DECL|GMAC_IER_PDRQFR_Msk|macro|GMAC_IER_PDRQFR_Msk
DECL|GMAC_IER_PDRQFR_Pos|macro|GMAC_IER_PDRQFR_Pos
DECL|GMAC_IER_PDRQFR|macro|GMAC_IER_PDRQFR
DECL|GMAC_IER_PDRQFT_Msk|macro|GMAC_IER_PDRQFT_Msk
DECL|GMAC_IER_PDRQFT_Pos|macro|GMAC_IER_PDRQFT_Pos
DECL|GMAC_IER_PDRQFT|macro|GMAC_IER_PDRQFT
DECL|GMAC_IER_PDRSFR_Msk|macro|GMAC_IER_PDRSFR_Msk
DECL|GMAC_IER_PDRSFR_Pos|macro|GMAC_IER_PDRSFR_Pos
DECL|GMAC_IER_PDRSFR|macro|GMAC_IER_PDRSFR
DECL|GMAC_IER_PDRSFT_Msk|macro|GMAC_IER_PDRSFT_Msk
DECL|GMAC_IER_PDRSFT_Pos|macro|GMAC_IER_PDRSFT_Pos
DECL|GMAC_IER_PDRSFT|macro|GMAC_IER_PDRSFT
DECL|GMAC_IER_PFNZ_Msk|macro|GMAC_IER_PFNZ_Msk
DECL|GMAC_IER_PFNZ_Pos|macro|GMAC_IER_PFNZ_Pos
DECL|GMAC_IER_PFNZ|macro|GMAC_IER_PFNZ
DECL|GMAC_IER_PFTR_Msk|macro|GMAC_IER_PFTR_Msk
DECL|GMAC_IER_PFTR_Pos|macro|GMAC_IER_PFTR_Pos
DECL|GMAC_IER_PFTR|macro|GMAC_IER_PFTR
DECL|GMAC_IER_PTZ_Msk|macro|GMAC_IER_PTZ_Msk
DECL|GMAC_IER_PTZ_Pos|macro|GMAC_IER_PTZ_Pos
DECL|GMAC_IER_PTZ|macro|GMAC_IER_PTZ
DECL|GMAC_IER_RCOMP_Msk|macro|GMAC_IER_RCOMP_Msk
DECL|GMAC_IER_RCOMP_Pos|macro|GMAC_IER_RCOMP_Pos
DECL|GMAC_IER_RCOMP|macro|GMAC_IER_RCOMP
DECL|GMAC_IER_RLEX_Msk|macro|GMAC_IER_RLEX_Msk
DECL|GMAC_IER_RLEX_Pos|macro|GMAC_IER_RLEX_Pos
DECL|GMAC_IER_RLEX|macro|GMAC_IER_RLEX
DECL|GMAC_IER_ROVR_Msk|macro|GMAC_IER_ROVR_Msk
DECL|GMAC_IER_ROVR_Pos|macro|GMAC_IER_ROVR_Pos
DECL|GMAC_IER_ROVR|macro|GMAC_IER_ROVR
DECL|GMAC_IER_RXUBR_Msk|macro|GMAC_IER_RXUBR_Msk
DECL|GMAC_IER_RXUBR_Pos|macro|GMAC_IER_RXUBR_Pos
DECL|GMAC_IER_RXUBR|macro|GMAC_IER_RXUBR
DECL|GMAC_IER_SFR_Msk|macro|GMAC_IER_SFR_Msk
DECL|GMAC_IER_SFR_Pos|macro|GMAC_IER_SFR_Pos
DECL|GMAC_IER_SFR|macro|GMAC_IER_SFR
DECL|GMAC_IER_SFT_Msk|macro|GMAC_IER_SFT_Msk
DECL|GMAC_IER_SFT_Pos|macro|GMAC_IER_SFT_Pos
DECL|GMAC_IER_SFT|macro|GMAC_IER_SFT
DECL|GMAC_IER_SRI_Msk|macro|GMAC_IER_SRI_Msk
DECL|GMAC_IER_SRI_Pos|macro|GMAC_IER_SRI_Pos
DECL|GMAC_IER_SRI|macro|GMAC_IER_SRI
DECL|GMAC_IER_TCOMP_Msk|macro|GMAC_IER_TCOMP_Msk
DECL|GMAC_IER_TCOMP_Pos|macro|GMAC_IER_TCOMP_Pos
DECL|GMAC_IER_TCOMP|macro|GMAC_IER_TCOMP
DECL|GMAC_IER_TFC_Msk|macro|GMAC_IER_TFC_Msk
DECL|GMAC_IER_TFC_Pos|macro|GMAC_IER_TFC_Pos
DECL|GMAC_IER_TFC|macro|GMAC_IER_TFC
DECL|GMAC_IER_TUR_Msk|macro|GMAC_IER_TUR_Msk
DECL|GMAC_IER_TUR_Pos|macro|GMAC_IER_TUR_Pos
DECL|GMAC_IER_TUR|macro|GMAC_IER_TUR
DECL|GMAC_IER_TXUBR_Msk|macro|GMAC_IER_TXUBR_Msk
DECL|GMAC_IER_TXUBR_Pos|macro|GMAC_IER_TXUBR_Pos
DECL|GMAC_IER_TXUBR|macro|GMAC_IER_TXUBR
DECL|GMAC_IER_Type|typedef|} GMAC_IER_Type;
DECL|GMAC_IER_WOL_Msk|macro|GMAC_IER_WOL_Msk
DECL|GMAC_IER_WOL_Pos|macro|GMAC_IER_WOL_Pos
DECL|GMAC_IER_WOL|macro|GMAC_IER_WOL
DECL|GMAC_IER|member|__O GMAC_IER_Type GMAC_IER; /**< Offset: 0x28 ( /W 32) Interrupt Enable Register */
DECL|GMAC_IER|member|__O uint32_t GMAC_IER; /**< (GMAC Offset: 0x28) Interrupt Enable Register */
DECL|GMAC_IHCE_HCKER_Msk|macro|GMAC_IHCE_HCKER_Msk
DECL|GMAC_IHCE_HCKER_Pos|macro|GMAC_IHCE_HCKER_Pos
DECL|GMAC_IHCE_HCKER|macro|GMAC_IHCE_HCKER
DECL|GMAC_IHCE_MASK|macro|GMAC_IHCE_MASK
DECL|GMAC_IHCE_Msk|macro|GMAC_IHCE_Msk
DECL|GMAC_IHCE_OFFSET|macro|GMAC_IHCE_OFFSET
DECL|GMAC_IHCE_Type|typedef|} GMAC_IHCE_Type;
DECL|GMAC_IHCE|member|__I GMAC_IHCE_Type GMAC_IHCE; /**< Offset: 0x1A8 (R/ 32) IP Header Checksum Errors Register */
DECL|GMAC_IHCE|member|__I uint32_t GMAC_IHCE; /**< (GMAC Offset: 0x1A8) IP Header Checksum Errors Register */
DECL|GMAC_IMRPQ_AHB_Msk|macro|GMAC_IMRPQ_AHB_Msk
DECL|GMAC_IMRPQ_AHB_Pos|macro|GMAC_IMRPQ_AHB_Pos
DECL|GMAC_IMRPQ_AHB|macro|GMAC_IMRPQ_AHB
DECL|GMAC_IMRPQ_HRESP_Msk|macro|GMAC_IMRPQ_HRESP_Msk
DECL|GMAC_IMRPQ_HRESP_Pos|macro|GMAC_IMRPQ_HRESP_Pos
DECL|GMAC_IMRPQ_HRESP|macro|GMAC_IMRPQ_HRESP
DECL|GMAC_IMRPQ_MASK|macro|GMAC_IMRPQ_MASK
DECL|GMAC_IMRPQ_Msk|macro|GMAC_IMRPQ_Msk
DECL|GMAC_IMRPQ_OFFSET|macro|GMAC_IMRPQ_OFFSET
DECL|GMAC_IMRPQ_RCOMP_Msk|macro|GMAC_IMRPQ_RCOMP_Msk
DECL|GMAC_IMRPQ_RCOMP_Pos|macro|GMAC_IMRPQ_RCOMP_Pos
DECL|GMAC_IMRPQ_RCOMP|macro|GMAC_IMRPQ_RCOMP
DECL|GMAC_IMRPQ_RLEX_Msk|macro|GMAC_IMRPQ_RLEX_Msk
DECL|GMAC_IMRPQ_RLEX_Pos|macro|GMAC_IMRPQ_RLEX_Pos
DECL|GMAC_IMRPQ_RLEX|macro|GMAC_IMRPQ_RLEX
DECL|GMAC_IMRPQ_ROVR_Msk|macro|GMAC_IMRPQ_ROVR_Msk
DECL|GMAC_IMRPQ_ROVR_Pos|macro|GMAC_IMRPQ_ROVR_Pos
DECL|GMAC_IMRPQ_ROVR|macro|GMAC_IMRPQ_ROVR
DECL|GMAC_IMRPQ_RXUBR_Msk|macro|GMAC_IMRPQ_RXUBR_Msk
DECL|GMAC_IMRPQ_RXUBR_Pos|macro|GMAC_IMRPQ_RXUBR_Pos
DECL|GMAC_IMRPQ_RXUBR|macro|GMAC_IMRPQ_RXUBR
DECL|GMAC_IMRPQ_TCOMP_Msk|macro|GMAC_IMRPQ_TCOMP_Msk
DECL|GMAC_IMRPQ_TCOMP_Pos|macro|GMAC_IMRPQ_TCOMP_Pos
DECL|GMAC_IMRPQ_TCOMP|macro|GMAC_IMRPQ_TCOMP
DECL|GMAC_IMRPQ_Type|typedef|} GMAC_IMRPQ_Type;
DECL|GMAC_IMRPQ|member|__IO GMAC_IMRPQ_Type GMAC_IMRPQ[2]; /**< Offset: 0x640 (R/W 32) Interrupt Mask Register Priority Queue (index = 1) 0 */
DECL|GMAC_IMRPQ|member|__IO uint32_t GMAC_IMRPQ[2]; /**< (GMAC Offset: 0x640) Interrupt Mask Register Priority Queue (index = 1) 0 */
DECL|GMAC_IMR_DRQFR_Msk|macro|GMAC_IMR_DRQFR_Msk
DECL|GMAC_IMR_DRQFR_Pos|macro|GMAC_IMR_DRQFR_Pos
DECL|GMAC_IMR_DRQFR|macro|GMAC_IMR_DRQFR
DECL|GMAC_IMR_DRQFT_Msk|macro|GMAC_IMR_DRQFT_Msk
DECL|GMAC_IMR_DRQFT_Pos|macro|GMAC_IMR_DRQFT_Pos
DECL|GMAC_IMR_DRQFT|macro|GMAC_IMR_DRQFT
DECL|GMAC_IMR_EXINT_Msk|macro|GMAC_IMR_EXINT_Msk
DECL|GMAC_IMR_EXINT_Pos|macro|GMAC_IMR_EXINT_Pos
DECL|GMAC_IMR_EXINT|macro|GMAC_IMR_EXINT
DECL|GMAC_IMR_HRESP_Msk|macro|GMAC_IMR_HRESP_Msk
DECL|GMAC_IMR_HRESP_Pos|macro|GMAC_IMR_HRESP_Pos
DECL|GMAC_IMR_HRESP|macro|GMAC_IMR_HRESP
DECL|GMAC_IMR_MASK|macro|GMAC_IMR_MASK
DECL|GMAC_IMR_MFS_Msk|macro|GMAC_IMR_MFS_Msk
DECL|GMAC_IMR_MFS_Pos|macro|GMAC_IMR_MFS_Pos
DECL|GMAC_IMR_MFS|macro|GMAC_IMR_MFS
DECL|GMAC_IMR_Msk|macro|GMAC_IMR_Msk
DECL|GMAC_IMR_OFFSET|macro|GMAC_IMR_OFFSET
DECL|GMAC_IMR_PDRQFR_Msk|macro|GMAC_IMR_PDRQFR_Msk
DECL|GMAC_IMR_PDRQFR_Pos|macro|GMAC_IMR_PDRQFR_Pos
DECL|GMAC_IMR_PDRQFR|macro|GMAC_IMR_PDRQFR
DECL|GMAC_IMR_PDRQFT_Msk|macro|GMAC_IMR_PDRQFT_Msk
DECL|GMAC_IMR_PDRQFT_Pos|macro|GMAC_IMR_PDRQFT_Pos
DECL|GMAC_IMR_PDRQFT|macro|GMAC_IMR_PDRQFT
DECL|GMAC_IMR_PDRSFR_Msk|macro|GMAC_IMR_PDRSFR_Msk
DECL|GMAC_IMR_PDRSFR_Pos|macro|GMAC_IMR_PDRSFR_Pos
DECL|GMAC_IMR_PDRSFR|macro|GMAC_IMR_PDRSFR
DECL|GMAC_IMR_PDRSFT_Msk|macro|GMAC_IMR_PDRSFT_Msk
DECL|GMAC_IMR_PDRSFT_Pos|macro|GMAC_IMR_PDRSFT_Pos
DECL|GMAC_IMR_PDRSFT|macro|GMAC_IMR_PDRSFT
DECL|GMAC_IMR_PFNZ_Msk|macro|GMAC_IMR_PFNZ_Msk
DECL|GMAC_IMR_PFNZ_Pos|macro|GMAC_IMR_PFNZ_Pos
DECL|GMAC_IMR_PFNZ|macro|GMAC_IMR_PFNZ
DECL|GMAC_IMR_PFTR_Msk|macro|GMAC_IMR_PFTR_Msk
DECL|GMAC_IMR_PFTR_Pos|macro|GMAC_IMR_PFTR_Pos
DECL|GMAC_IMR_PFTR|macro|GMAC_IMR_PFTR
DECL|GMAC_IMR_PTZ_Msk|macro|GMAC_IMR_PTZ_Msk
DECL|GMAC_IMR_PTZ_Pos|macro|GMAC_IMR_PTZ_Pos
DECL|GMAC_IMR_PTZ|macro|GMAC_IMR_PTZ
DECL|GMAC_IMR_RCOMP_Msk|macro|GMAC_IMR_RCOMP_Msk
DECL|GMAC_IMR_RCOMP_Pos|macro|GMAC_IMR_RCOMP_Pos
DECL|GMAC_IMR_RCOMP|macro|GMAC_IMR_RCOMP
DECL|GMAC_IMR_RLEX_Msk|macro|GMAC_IMR_RLEX_Msk
DECL|GMAC_IMR_RLEX_Pos|macro|GMAC_IMR_RLEX_Pos
DECL|GMAC_IMR_RLEX|macro|GMAC_IMR_RLEX
DECL|GMAC_IMR_ROVR_Msk|macro|GMAC_IMR_ROVR_Msk
DECL|GMAC_IMR_ROVR_Pos|macro|GMAC_IMR_ROVR_Pos
DECL|GMAC_IMR_ROVR|macro|GMAC_IMR_ROVR
DECL|GMAC_IMR_RXUBR_Msk|macro|GMAC_IMR_RXUBR_Msk
DECL|GMAC_IMR_RXUBR_Pos|macro|GMAC_IMR_RXUBR_Pos
DECL|GMAC_IMR_RXUBR|macro|GMAC_IMR_RXUBR
DECL|GMAC_IMR_SFR_Msk|macro|GMAC_IMR_SFR_Msk
DECL|GMAC_IMR_SFR_Pos|macro|GMAC_IMR_SFR_Pos
DECL|GMAC_IMR_SFR|macro|GMAC_IMR_SFR
DECL|GMAC_IMR_SFT_Msk|macro|GMAC_IMR_SFT_Msk
DECL|GMAC_IMR_SFT_Pos|macro|GMAC_IMR_SFT_Pos
DECL|GMAC_IMR_SFT|macro|GMAC_IMR_SFT
DECL|GMAC_IMR_TCOMP_Msk|macro|GMAC_IMR_TCOMP_Msk
DECL|GMAC_IMR_TCOMP_Pos|macro|GMAC_IMR_TCOMP_Pos
DECL|GMAC_IMR_TCOMP|macro|GMAC_IMR_TCOMP
DECL|GMAC_IMR_TFC_Msk|macro|GMAC_IMR_TFC_Msk
DECL|GMAC_IMR_TFC_Pos|macro|GMAC_IMR_TFC_Pos
DECL|GMAC_IMR_TFC|macro|GMAC_IMR_TFC
DECL|GMAC_IMR_TUR_Msk|macro|GMAC_IMR_TUR_Msk
DECL|GMAC_IMR_TUR_Pos|macro|GMAC_IMR_TUR_Pos
DECL|GMAC_IMR_TUR|macro|GMAC_IMR_TUR
DECL|GMAC_IMR_TXUBR_Msk|macro|GMAC_IMR_TXUBR_Msk
DECL|GMAC_IMR_TXUBR_Pos|macro|GMAC_IMR_TXUBR_Pos
DECL|GMAC_IMR_TXUBR|macro|GMAC_IMR_TXUBR
DECL|GMAC_IMR_Type|typedef|} GMAC_IMR_Type;
DECL|GMAC_IMR|member|__IO GMAC_IMR_Type GMAC_IMR; /**< Offset: 0x30 (R/W 32) Interrupt Mask Register */
DECL|GMAC_IMR|member|__IO uint32_t GMAC_IMR; /**< (GMAC Offset: 0x30) Interrupt Mask Register */
DECL|GMAC_IPGS_FL_Msk|macro|GMAC_IPGS_FL_Msk
DECL|GMAC_IPGS_FL_Pos|macro|GMAC_IPGS_FL_Pos
DECL|GMAC_IPGS_FL|macro|GMAC_IPGS_FL
DECL|GMAC_IPGS_MASK|macro|GMAC_IPGS_MASK
DECL|GMAC_IPGS_Msk|macro|GMAC_IPGS_Msk
DECL|GMAC_IPGS_OFFSET|macro|GMAC_IPGS_OFFSET
DECL|GMAC_IPGS_Type|typedef|} GMAC_IPGS_Type;
DECL|GMAC_IPGS|member|__IO GMAC_IPGS_Type GMAC_IPGS; /**< Offset: 0xBC (R/W 32) IPG Stretch Register */
DECL|GMAC_IPGS|member|__IO uint32_t GMAC_IPGS; /**< (GMAC Offset: 0xBC) IPG Stretch Register */
DECL|GMAC_ISRPQ_HRESP_Msk|macro|GMAC_ISRPQ_HRESP_Msk
DECL|GMAC_ISRPQ_HRESP_Pos|macro|GMAC_ISRPQ_HRESP_Pos
DECL|GMAC_ISRPQ_HRESP|macro|GMAC_ISRPQ_HRESP
DECL|GMAC_ISRPQ_MASK|macro|GMAC_ISRPQ_MASK
DECL|GMAC_ISRPQ_Msk|macro|GMAC_ISRPQ_Msk
DECL|GMAC_ISRPQ_OFFSET|macro|GMAC_ISRPQ_OFFSET
DECL|GMAC_ISRPQ_RCOMP_Msk|macro|GMAC_ISRPQ_RCOMP_Msk
DECL|GMAC_ISRPQ_RCOMP_Pos|macro|GMAC_ISRPQ_RCOMP_Pos
DECL|GMAC_ISRPQ_RCOMP|macro|GMAC_ISRPQ_RCOMP
DECL|GMAC_ISRPQ_RLEX_Msk|macro|GMAC_ISRPQ_RLEX_Msk
DECL|GMAC_ISRPQ_RLEX_Pos|macro|GMAC_ISRPQ_RLEX_Pos
DECL|GMAC_ISRPQ_RLEX|macro|GMAC_ISRPQ_RLEX
DECL|GMAC_ISRPQ_ROVR_Msk|macro|GMAC_ISRPQ_ROVR_Msk
DECL|GMAC_ISRPQ_ROVR_Pos|macro|GMAC_ISRPQ_ROVR_Pos
DECL|GMAC_ISRPQ_ROVR|macro|GMAC_ISRPQ_ROVR
DECL|GMAC_ISRPQ_RXUBR_Msk|macro|GMAC_ISRPQ_RXUBR_Msk
DECL|GMAC_ISRPQ_RXUBR_Pos|macro|GMAC_ISRPQ_RXUBR_Pos
DECL|GMAC_ISRPQ_RXUBR|macro|GMAC_ISRPQ_RXUBR
DECL|GMAC_ISRPQ_TCOMP_Msk|macro|GMAC_ISRPQ_TCOMP_Msk
DECL|GMAC_ISRPQ_TCOMP_Pos|macro|GMAC_ISRPQ_TCOMP_Pos
DECL|GMAC_ISRPQ_TCOMP|macro|GMAC_ISRPQ_TCOMP
DECL|GMAC_ISRPQ_TFC_Msk|macro|GMAC_ISRPQ_TFC_Msk
DECL|GMAC_ISRPQ_TFC_Pos|macro|GMAC_ISRPQ_TFC_Pos
DECL|GMAC_ISRPQ_TFC|macro|GMAC_ISRPQ_TFC
DECL|GMAC_ISRPQ_Type|typedef|} GMAC_ISRPQ_Type;
DECL|GMAC_ISRPQ|member|__I GMAC_ISRPQ_Type GMAC_ISRPQ[2]; /**< Offset: 0x400 (R/ 32) Interrupt Status Register Priority Queue (index = 1) 0 */
DECL|GMAC_ISRPQ|member|__I uint32_t GMAC_ISRPQ[2]; /**< (GMAC Offset: 0x400) Interrupt Status Register Priority Queue (index = 1) 0 */
DECL|GMAC_ISR_DRQFR_Msk|macro|GMAC_ISR_DRQFR_Msk
DECL|GMAC_ISR_DRQFR_Pos|macro|GMAC_ISR_DRQFR_Pos
DECL|GMAC_ISR_DRQFR|macro|GMAC_ISR_DRQFR
DECL|GMAC_ISR_DRQFT_Msk|macro|GMAC_ISR_DRQFT_Msk
DECL|GMAC_ISR_DRQFT_Pos|macro|GMAC_ISR_DRQFT_Pos
DECL|GMAC_ISR_DRQFT|macro|GMAC_ISR_DRQFT
DECL|GMAC_ISR_HRESP_Msk|macro|GMAC_ISR_HRESP_Msk
DECL|GMAC_ISR_HRESP_Pos|macro|GMAC_ISR_HRESP_Pos
DECL|GMAC_ISR_HRESP|macro|GMAC_ISR_HRESP
DECL|GMAC_ISR_MASK|macro|GMAC_ISR_MASK
DECL|GMAC_ISR_MFS_Msk|macro|GMAC_ISR_MFS_Msk
DECL|GMAC_ISR_MFS_Pos|macro|GMAC_ISR_MFS_Pos
DECL|GMAC_ISR_MFS|macro|GMAC_ISR_MFS
DECL|GMAC_ISR_Msk|macro|GMAC_ISR_Msk
DECL|GMAC_ISR_OFFSET|macro|GMAC_ISR_OFFSET
DECL|GMAC_ISR_PDRQFR_Msk|macro|GMAC_ISR_PDRQFR_Msk
DECL|GMAC_ISR_PDRQFR_Pos|macro|GMAC_ISR_PDRQFR_Pos
DECL|GMAC_ISR_PDRQFR|macro|GMAC_ISR_PDRQFR
DECL|GMAC_ISR_PDRQFT_Msk|macro|GMAC_ISR_PDRQFT_Msk
DECL|GMAC_ISR_PDRQFT_Pos|macro|GMAC_ISR_PDRQFT_Pos
DECL|GMAC_ISR_PDRQFT|macro|GMAC_ISR_PDRQFT
DECL|GMAC_ISR_PDRSFR_Msk|macro|GMAC_ISR_PDRSFR_Msk
DECL|GMAC_ISR_PDRSFR_Pos|macro|GMAC_ISR_PDRSFR_Pos
DECL|GMAC_ISR_PDRSFR|macro|GMAC_ISR_PDRSFR
DECL|GMAC_ISR_PDRSFT_Msk|macro|GMAC_ISR_PDRSFT_Msk
DECL|GMAC_ISR_PDRSFT_Pos|macro|GMAC_ISR_PDRSFT_Pos
DECL|GMAC_ISR_PDRSFT|macro|GMAC_ISR_PDRSFT
DECL|GMAC_ISR_PFNZ_Msk|macro|GMAC_ISR_PFNZ_Msk
DECL|GMAC_ISR_PFNZ_Pos|macro|GMAC_ISR_PFNZ_Pos
DECL|GMAC_ISR_PFNZ|macro|GMAC_ISR_PFNZ
DECL|GMAC_ISR_PFTR_Msk|macro|GMAC_ISR_PFTR_Msk
DECL|GMAC_ISR_PFTR_Pos|macro|GMAC_ISR_PFTR_Pos
DECL|GMAC_ISR_PFTR|macro|GMAC_ISR_PFTR
DECL|GMAC_ISR_PTZ_Msk|macro|GMAC_ISR_PTZ_Msk
DECL|GMAC_ISR_PTZ_Pos|macro|GMAC_ISR_PTZ_Pos
DECL|GMAC_ISR_PTZ|macro|GMAC_ISR_PTZ
DECL|GMAC_ISR_RCOMP_Msk|macro|GMAC_ISR_RCOMP_Msk
DECL|GMAC_ISR_RCOMP_Pos|macro|GMAC_ISR_RCOMP_Pos
DECL|GMAC_ISR_RCOMP|macro|GMAC_ISR_RCOMP
DECL|GMAC_ISR_RLEX_Msk|macro|GMAC_ISR_RLEX_Msk
DECL|GMAC_ISR_RLEX_Pos|macro|GMAC_ISR_RLEX_Pos
DECL|GMAC_ISR_RLEX|macro|GMAC_ISR_RLEX
DECL|GMAC_ISR_ROVR_Msk|macro|GMAC_ISR_ROVR_Msk
DECL|GMAC_ISR_ROVR_Pos|macro|GMAC_ISR_ROVR_Pos
DECL|GMAC_ISR_ROVR|macro|GMAC_ISR_ROVR
DECL|GMAC_ISR_RXUBR_Msk|macro|GMAC_ISR_RXUBR_Msk
DECL|GMAC_ISR_RXUBR_Pos|macro|GMAC_ISR_RXUBR_Pos
DECL|GMAC_ISR_RXUBR|macro|GMAC_ISR_RXUBR
DECL|GMAC_ISR_SFR_Msk|macro|GMAC_ISR_SFR_Msk
DECL|GMAC_ISR_SFR_Pos|macro|GMAC_ISR_SFR_Pos
DECL|GMAC_ISR_SFR|macro|GMAC_ISR_SFR
DECL|GMAC_ISR_SFT_Msk|macro|GMAC_ISR_SFT_Msk
DECL|GMAC_ISR_SFT_Pos|macro|GMAC_ISR_SFT_Pos
DECL|GMAC_ISR_SFT|macro|GMAC_ISR_SFT
DECL|GMAC_ISR_SRI_Msk|macro|GMAC_ISR_SRI_Msk
DECL|GMAC_ISR_SRI_Pos|macro|GMAC_ISR_SRI_Pos
DECL|GMAC_ISR_SRI|macro|GMAC_ISR_SRI
DECL|GMAC_ISR_TCOMP_Msk|macro|GMAC_ISR_TCOMP_Msk
DECL|GMAC_ISR_TCOMP_Pos|macro|GMAC_ISR_TCOMP_Pos
DECL|GMAC_ISR_TCOMP|macro|GMAC_ISR_TCOMP
DECL|GMAC_ISR_TFC_Msk|macro|GMAC_ISR_TFC_Msk
DECL|GMAC_ISR_TFC_Pos|macro|GMAC_ISR_TFC_Pos
DECL|GMAC_ISR_TFC|macro|GMAC_ISR_TFC
DECL|GMAC_ISR_TUR_Msk|macro|GMAC_ISR_TUR_Msk
DECL|GMAC_ISR_TUR_Pos|macro|GMAC_ISR_TUR_Pos
DECL|GMAC_ISR_TUR|macro|GMAC_ISR_TUR
DECL|GMAC_ISR_TXUBR_Msk|macro|GMAC_ISR_TXUBR_Msk
DECL|GMAC_ISR_TXUBR_Pos|macro|GMAC_ISR_TXUBR_Pos
DECL|GMAC_ISR_TXUBR|macro|GMAC_ISR_TXUBR
DECL|GMAC_ISR_Type|typedef|} GMAC_ISR_Type;
DECL|GMAC_ISR_WOL_Msk|macro|GMAC_ISR_WOL_Msk
DECL|GMAC_ISR_WOL_Pos|macro|GMAC_ISR_WOL_Pos
DECL|GMAC_ISR_WOL|macro|GMAC_ISR_WOL
DECL|GMAC_ISR|member|__I GMAC_ISR_Type GMAC_ISR; /**< Offset: 0x24 (R/ 32) Interrupt Status Register */
DECL|GMAC_ISR|member|__I uint32_t GMAC_ISR; /**< (GMAC Offset: 0x24) Interrupt Status Register */
DECL|GMAC_JR_JRX_Msk|macro|GMAC_JR_JRX_Msk
DECL|GMAC_JR_JRX_Pos|macro|GMAC_JR_JRX_Pos
DECL|GMAC_JR_JRX|macro|GMAC_JR_JRX
DECL|GMAC_JR_MASK|macro|GMAC_JR_MASK
DECL|GMAC_JR_Msk|macro|GMAC_JR_Msk
DECL|GMAC_JR_OFFSET|macro|GMAC_JR_OFFSET
DECL|GMAC_JR_Type|typedef|} GMAC_JR_Type;
DECL|GMAC_JR|member|__I GMAC_JR_Type GMAC_JR; /**< Offset: 0x18C (R/ 32) Jabbers Received Register */
DECL|GMAC_JR|member|__I uint32_t GMAC_JR; /**< (GMAC Offset: 0x18C) Jabbers Received Register */
DECL|GMAC_LC_LCOL_Msk|macro|GMAC_LC_LCOL_Msk
DECL|GMAC_LC_LCOL_Pos|macro|GMAC_LC_LCOL_Pos
DECL|GMAC_LC_LCOL|macro|GMAC_LC_LCOL
DECL|GMAC_LC_MASK|macro|GMAC_LC_MASK
DECL|GMAC_LC_Msk|macro|GMAC_LC_Msk
DECL|GMAC_LC_OFFSET|macro|GMAC_LC_OFFSET
DECL|GMAC_LC_Type|typedef|} GMAC_LC_Type;
DECL|GMAC_LC|member|__I GMAC_LC_Type GMAC_LC; /**< Offset: 0x144 (R/ 32) Late Collisions Register */
DECL|GMAC_LC|member|__I uint32_t GMAC_LC; /**< (GMAC Offset: 0x144) Late Collisions Register */
DECL|GMAC_LFFE_LFER_Msk|macro|GMAC_LFFE_LFER_Msk
DECL|GMAC_LFFE_LFER_Pos|macro|GMAC_LFFE_LFER_Pos
DECL|GMAC_LFFE_LFER|macro|GMAC_LFFE_LFER
DECL|GMAC_LFFE_MASK|macro|GMAC_LFFE_MASK
DECL|GMAC_LFFE_Msk|macro|GMAC_LFFE_Msk
DECL|GMAC_LFFE_OFFSET|macro|GMAC_LFFE_OFFSET
DECL|GMAC_LFFE_Type|typedef|} GMAC_LFFE_Type;
DECL|GMAC_LFFE|member|__I GMAC_LFFE_Type GMAC_LFFE; /**< Offset: 0x194 (R/ 32) Length Field Frame Errors Register */
DECL|GMAC_LFFE|member|__I uint32_t GMAC_LFFE; /**< (GMAC Offset: 0x194) Length Field Frame Errors Register */
DECL|GMAC_MAN_CLTTO_Msk|macro|GMAC_MAN_CLTTO_Msk
DECL|GMAC_MAN_CLTTO_Pos|macro|GMAC_MAN_CLTTO_Pos
DECL|GMAC_MAN_CLTTO|macro|GMAC_MAN_CLTTO
DECL|GMAC_MAN_DATA_Msk|macro|GMAC_MAN_DATA_Msk
DECL|GMAC_MAN_DATA_Pos|macro|GMAC_MAN_DATA_Pos
DECL|GMAC_MAN_DATA|macro|GMAC_MAN_DATA
DECL|GMAC_MAN_MASK|macro|GMAC_MAN_MASK
DECL|GMAC_MAN_Msk|macro|GMAC_MAN_Msk
DECL|GMAC_MAN_OFFSET|macro|GMAC_MAN_OFFSET
DECL|GMAC_MAN_OP_Msk|macro|GMAC_MAN_OP_Msk
DECL|GMAC_MAN_OP_Pos|macro|GMAC_MAN_OP_Pos
DECL|GMAC_MAN_OP|macro|GMAC_MAN_OP
DECL|GMAC_MAN_PHYA_Msk|macro|GMAC_MAN_PHYA_Msk
DECL|GMAC_MAN_PHYA_Pos|macro|GMAC_MAN_PHYA_Pos
DECL|GMAC_MAN_PHYA|macro|GMAC_MAN_PHYA
DECL|GMAC_MAN_REGA_Msk|macro|GMAC_MAN_REGA_Msk
DECL|GMAC_MAN_REGA_Pos|macro|GMAC_MAN_REGA_Pos
DECL|GMAC_MAN_REGA|macro|GMAC_MAN_REGA
DECL|GMAC_MAN_Type|typedef|} GMAC_MAN_Type;
DECL|GMAC_MAN_WTN_Msk|macro|GMAC_MAN_WTN_Msk
DECL|GMAC_MAN_WTN_Pos|macro|GMAC_MAN_WTN_Pos
DECL|GMAC_MAN_WTN|macro|GMAC_MAN_WTN
DECL|GMAC_MAN_WZO_Msk|macro|GMAC_MAN_WZO_Msk
DECL|GMAC_MAN_WZO_Pos|macro|GMAC_MAN_WZO_Pos
DECL|GMAC_MAN_WZO|macro|GMAC_MAN_WZO
DECL|GMAC_MAN|member|__IO GMAC_MAN_Type GMAC_MAN; /**< Offset: 0x34 (R/W 32) PHY Maintenance Register */
DECL|GMAC_MAN|member|__IO uint32_t GMAC_MAN; /**< (GMAC Offset: 0x34) PHY Maintenance Register */
DECL|GMAC_MCF_MASK|macro|GMAC_MCF_MASK
DECL|GMAC_MCF_MCOL_Msk|macro|GMAC_MCF_MCOL_Msk
DECL|GMAC_MCF_MCOL_Pos|macro|GMAC_MCF_MCOL_Pos
DECL|GMAC_MCF_MCOL|macro|GMAC_MCF_MCOL
DECL|GMAC_MCF_Msk|macro|GMAC_MCF_Msk
DECL|GMAC_MCF_OFFSET|macro|GMAC_MCF_OFFSET
DECL|GMAC_MCF_Type|typedef|} GMAC_MCF_Type;
DECL|GMAC_MCF|member|__I GMAC_MCF_Type GMAC_MCF; /**< Offset: 0x13C (R/ 32) Multiple Collision Frames Register */
DECL|GMAC_MCF|member|__I uint32_t GMAC_MCF; /**< (GMAC Offset: 0x13C) Multiple Collision Frames Register */
DECL|GMAC_MFR_MASK|macro|GMAC_MFR_MASK
DECL|GMAC_MFR_MFRX_Msk|macro|GMAC_MFR_MFRX_Msk
DECL|GMAC_MFR_MFRX_Pos|macro|GMAC_MFR_MFRX_Pos
DECL|GMAC_MFR_MFRX|macro|GMAC_MFR_MFRX
DECL|GMAC_MFR_Msk|macro|GMAC_MFR_Msk
DECL|GMAC_MFR_OFFSET|macro|GMAC_MFR_OFFSET
DECL|GMAC_MFR_Type|typedef|} GMAC_MFR_Type;
DECL|GMAC_MFR|member|__I GMAC_MFR_Type GMAC_MFR; /**< Offset: 0x160 (R/ 32) Multicast Frames Received Register */
DECL|GMAC_MFR|member|__I uint32_t GMAC_MFR; /**< (GMAC Offset: 0x160) Multicast Frames Received Register */
DECL|GMAC_MFT_MASK|macro|GMAC_MFT_MASK
DECL|GMAC_MFT_MFTX_Msk|macro|GMAC_MFT_MFTX_Msk
DECL|GMAC_MFT_MFTX_Pos|macro|GMAC_MFT_MFTX_Pos
DECL|GMAC_MFT_MFTX|macro|GMAC_MFT_MFTX
DECL|GMAC_MFT_Msk|macro|GMAC_MFT_Msk
DECL|GMAC_MFT_OFFSET|macro|GMAC_MFT_OFFSET
DECL|GMAC_MFT_Type|typedef|} GMAC_MFT_Type;
DECL|GMAC_MFT|member|__I GMAC_MFT_Type GMAC_MFT; /**< Offset: 0x110 (R/ 32) Multicast Frames Transmitted Register */
DECL|GMAC_MFT|member|__I uint32_t GMAC_MFT; /**< (GMAC Offset: 0x110) Multicast Frames Transmitted Register */
DECL|GMAC_NCFGR_CAF_Msk|macro|GMAC_NCFGR_CAF_Msk
DECL|GMAC_NCFGR_CAF_Pos|macro|GMAC_NCFGR_CAF_Pos
DECL|GMAC_NCFGR_CAF|macro|GMAC_NCFGR_CAF
DECL|GMAC_NCFGR_CLK_MCK_16_Val|macro|GMAC_NCFGR_CLK_MCK_16_Val
DECL|GMAC_NCFGR_CLK_MCK_16|macro|GMAC_NCFGR_CLK_MCK_16
DECL|GMAC_NCFGR_CLK_MCK_32_Val|macro|GMAC_NCFGR_CLK_MCK_32_Val
DECL|GMAC_NCFGR_CLK_MCK_32|macro|GMAC_NCFGR_CLK_MCK_32
DECL|GMAC_NCFGR_CLK_MCK_48_Val|macro|GMAC_NCFGR_CLK_MCK_48_Val
DECL|GMAC_NCFGR_CLK_MCK_48|macro|GMAC_NCFGR_CLK_MCK_48
DECL|GMAC_NCFGR_CLK_MCK_64_Val|macro|GMAC_NCFGR_CLK_MCK_64_Val
DECL|GMAC_NCFGR_CLK_MCK_64|macro|GMAC_NCFGR_CLK_MCK_64
DECL|GMAC_NCFGR_CLK_MCK_8_Val|macro|GMAC_NCFGR_CLK_MCK_8_Val
DECL|GMAC_NCFGR_CLK_MCK_8|macro|GMAC_NCFGR_CLK_MCK_8
DECL|GMAC_NCFGR_CLK_MCK_96_Val|macro|GMAC_NCFGR_CLK_MCK_96_Val
DECL|GMAC_NCFGR_CLK_MCK_96|macro|GMAC_NCFGR_CLK_MCK_96
DECL|GMAC_NCFGR_CLK_Msk|macro|GMAC_NCFGR_CLK_Msk
DECL|GMAC_NCFGR_CLK_Pos|macro|GMAC_NCFGR_CLK_Pos
DECL|GMAC_NCFGR_CLK|macro|GMAC_NCFGR_CLK
DECL|GMAC_NCFGR_DBW_Msk|macro|GMAC_NCFGR_DBW_Msk
DECL|GMAC_NCFGR_DBW_Pos|macro|GMAC_NCFGR_DBW_Pos
DECL|GMAC_NCFGR_DBW|macro|GMAC_NCFGR_DBW
DECL|GMAC_NCFGR_DCPF_Msk|macro|GMAC_NCFGR_DCPF_Msk
DECL|GMAC_NCFGR_DCPF_Pos|macro|GMAC_NCFGR_DCPF_Pos
DECL|GMAC_NCFGR_DCPF|macro|GMAC_NCFGR_DCPF
DECL|GMAC_NCFGR_DNVLAN_Msk|macro|GMAC_NCFGR_DNVLAN_Msk
DECL|GMAC_NCFGR_DNVLAN_Pos|macro|GMAC_NCFGR_DNVLAN_Pos
DECL|GMAC_NCFGR_DNVLAN|macro|GMAC_NCFGR_DNVLAN
DECL|GMAC_NCFGR_EFRHD_Msk|macro|GMAC_NCFGR_EFRHD_Msk
DECL|GMAC_NCFGR_EFRHD_Pos|macro|GMAC_NCFGR_EFRHD_Pos
DECL|GMAC_NCFGR_EFRHD|macro|GMAC_NCFGR_EFRHD
DECL|GMAC_NCFGR_FD_Msk|macro|GMAC_NCFGR_FD_Msk
DECL|GMAC_NCFGR_FD_Pos|macro|GMAC_NCFGR_FD_Pos
DECL|GMAC_NCFGR_FD|macro|GMAC_NCFGR_FD
DECL|GMAC_NCFGR_IPGSEN_Msk|macro|GMAC_NCFGR_IPGSEN_Msk
DECL|GMAC_NCFGR_IPGSEN_Pos|macro|GMAC_NCFGR_IPGSEN_Pos
DECL|GMAC_NCFGR_IPGSEN|macro|GMAC_NCFGR_IPGSEN
DECL|GMAC_NCFGR_IRXER_Msk|macro|GMAC_NCFGR_IRXER_Msk
DECL|GMAC_NCFGR_IRXER_Pos|macro|GMAC_NCFGR_IRXER_Pos
DECL|GMAC_NCFGR_IRXER|macro|GMAC_NCFGR_IRXER
DECL|GMAC_NCFGR_IRXFCS_Msk|macro|GMAC_NCFGR_IRXFCS_Msk
DECL|GMAC_NCFGR_IRXFCS_Pos|macro|GMAC_NCFGR_IRXFCS_Pos
DECL|GMAC_NCFGR_IRXFCS|macro|GMAC_NCFGR_IRXFCS
DECL|GMAC_NCFGR_JFRAME_Msk|macro|GMAC_NCFGR_JFRAME_Msk
DECL|GMAC_NCFGR_JFRAME_Pos|macro|GMAC_NCFGR_JFRAME_Pos
DECL|GMAC_NCFGR_JFRAME|macro|GMAC_NCFGR_JFRAME
DECL|GMAC_NCFGR_LFERD_Msk|macro|GMAC_NCFGR_LFERD_Msk
DECL|GMAC_NCFGR_LFERD_Pos|macro|GMAC_NCFGR_LFERD_Pos
DECL|GMAC_NCFGR_LFERD|macro|GMAC_NCFGR_LFERD
DECL|GMAC_NCFGR_MASK|macro|GMAC_NCFGR_MASK
DECL|GMAC_NCFGR_MAXFS_Msk|macro|GMAC_NCFGR_MAXFS_Msk
DECL|GMAC_NCFGR_MAXFS_Pos|macro|GMAC_NCFGR_MAXFS_Pos
DECL|GMAC_NCFGR_MAXFS|macro|GMAC_NCFGR_MAXFS
DECL|GMAC_NCFGR_MTIHEN_Msk|macro|GMAC_NCFGR_MTIHEN_Msk
DECL|GMAC_NCFGR_MTIHEN_Pos|macro|GMAC_NCFGR_MTIHEN_Pos
DECL|GMAC_NCFGR_MTIHEN|macro|GMAC_NCFGR_MTIHEN
DECL|GMAC_NCFGR_Msk|macro|GMAC_NCFGR_Msk
DECL|GMAC_NCFGR_NBC_Msk|macro|GMAC_NCFGR_NBC_Msk
DECL|GMAC_NCFGR_NBC_Pos|macro|GMAC_NCFGR_NBC_Pos
DECL|GMAC_NCFGR_NBC|macro|GMAC_NCFGR_NBC
DECL|GMAC_NCFGR_OFFSET|macro|GMAC_NCFGR_OFFSET
DECL|GMAC_NCFGR_PEN_Msk|macro|GMAC_NCFGR_PEN_Msk
DECL|GMAC_NCFGR_PEN_Pos|macro|GMAC_NCFGR_PEN_Pos
DECL|GMAC_NCFGR_PEN|macro|GMAC_NCFGR_PEN
DECL|GMAC_NCFGR_RFCS_Msk|macro|GMAC_NCFGR_RFCS_Msk
DECL|GMAC_NCFGR_RFCS_Pos|macro|GMAC_NCFGR_RFCS_Pos
DECL|GMAC_NCFGR_RFCS|macro|GMAC_NCFGR_RFCS
DECL|GMAC_NCFGR_RTY_Msk|macro|GMAC_NCFGR_RTY_Msk
DECL|GMAC_NCFGR_RTY_Pos|macro|GMAC_NCFGR_RTY_Pos
DECL|GMAC_NCFGR_RTY|macro|GMAC_NCFGR_RTY
DECL|GMAC_NCFGR_RXBP_Msk|macro|GMAC_NCFGR_RXBP_Msk
DECL|GMAC_NCFGR_RXBP_Pos|macro|GMAC_NCFGR_RXBP_Pos
DECL|GMAC_NCFGR_RXBP|macro|GMAC_NCFGR_RXBP
DECL|GMAC_NCFGR_RXBUFO_Msk|macro|GMAC_NCFGR_RXBUFO_Msk
DECL|GMAC_NCFGR_RXBUFO_Pos|macro|GMAC_NCFGR_RXBUFO_Pos
DECL|GMAC_NCFGR_RXBUFO|macro|GMAC_NCFGR_RXBUFO
DECL|GMAC_NCFGR_RXCOEN_Msk|macro|GMAC_NCFGR_RXCOEN_Msk
DECL|GMAC_NCFGR_RXCOEN_Pos|macro|GMAC_NCFGR_RXCOEN_Pos
DECL|GMAC_NCFGR_RXCOEN|macro|GMAC_NCFGR_RXCOEN
DECL|GMAC_NCFGR_SPD_Msk|macro|GMAC_NCFGR_SPD_Msk
DECL|GMAC_NCFGR_SPD_Pos|macro|GMAC_NCFGR_SPD_Pos
DECL|GMAC_NCFGR_SPD|macro|GMAC_NCFGR_SPD
DECL|GMAC_NCFGR_Type|typedef|} GMAC_NCFGR_Type;
DECL|GMAC_NCFGR_UNIHEN_Msk|macro|GMAC_NCFGR_UNIHEN_Msk
DECL|GMAC_NCFGR_UNIHEN_Pos|macro|GMAC_NCFGR_UNIHEN_Pos
DECL|GMAC_NCFGR_UNIHEN|macro|GMAC_NCFGR_UNIHEN
DECL|GMAC_NCFGR|member|__IO GMAC_NCFGR_Type GMAC_NCFGR; /**< Offset: 0x04 (R/W 32) Network Configuration Register */
DECL|GMAC_NCFGR|member|__IO uint32_t GMAC_NCFGR; /**< (GMAC Offset: 0x04) Network Configuration Register */
DECL|GMAC_NCR_BP_Msk|macro|GMAC_NCR_BP_Msk
DECL|GMAC_NCR_BP_Pos|macro|GMAC_NCR_BP_Pos
DECL|GMAC_NCR_BP|macro|GMAC_NCR_BP
DECL|GMAC_NCR_CLRSTAT_Msk|macro|GMAC_NCR_CLRSTAT_Msk
DECL|GMAC_NCR_CLRSTAT_Pos|macro|GMAC_NCR_CLRSTAT_Pos
DECL|GMAC_NCR_CLRSTAT|macro|GMAC_NCR_CLRSTAT
DECL|GMAC_NCR_ENPBPR_Msk|macro|GMAC_NCR_ENPBPR_Msk
DECL|GMAC_NCR_ENPBPR_Pos|macro|GMAC_NCR_ENPBPR_Pos
DECL|GMAC_NCR_ENPBPR|macro|GMAC_NCR_ENPBPR
DECL|GMAC_NCR_FNP_Msk|macro|GMAC_NCR_FNP_Msk
DECL|GMAC_NCR_FNP_Pos|macro|GMAC_NCR_FNP_Pos
DECL|GMAC_NCR_FNP|macro|GMAC_NCR_FNP
DECL|GMAC_NCR_INCSTAT_Msk|macro|GMAC_NCR_INCSTAT_Msk
DECL|GMAC_NCR_INCSTAT_Pos|macro|GMAC_NCR_INCSTAT_Pos
DECL|GMAC_NCR_INCSTAT|macro|GMAC_NCR_INCSTAT
DECL|GMAC_NCR_LBL_Msk|macro|GMAC_NCR_LBL_Msk
DECL|GMAC_NCR_LBL_Pos|macro|GMAC_NCR_LBL_Pos
DECL|GMAC_NCR_LBL|macro|GMAC_NCR_LBL
DECL|GMAC_NCR_MASK|macro|GMAC_NCR_MASK
DECL|GMAC_NCR_MPE_Msk|macro|GMAC_NCR_MPE_Msk
DECL|GMAC_NCR_MPE_Pos|macro|GMAC_NCR_MPE_Pos
DECL|GMAC_NCR_MPE|macro|GMAC_NCR_MPE
DECL|GMAC_NCR_Msk|macro|GMAC_NCR_Msk
DECL|GMAC_NCR_OFFSET|macro|GMAC_NCR_OFFSET
DECL|GMAC_NCR_RXEN_Msk|macro|GMAC_NCR_RXEN_Msk
DECL|GMAC_NCR_RXEN_Pos|macro|GMAC_NCR_RXEN_Pos
DECL|GMAC_NCR_RXEN|macro|GMAC_NCR_RXEN
DECL|GMAC_NCR_SRTSM_Msk|macro|GMAC_NCR_SRTSM_Msk
DECL|GMAC_NCR_SRTSM_Pos|macro|GMAC_NCR_SRTSM_Pos
DECL|GMAC_NCR_SRTSM|macro|GMAC_NCR_SRTSM
DECL|GMAC_NCR_THALT_Msk|macro|GMAC_NCR_THALT_Msk
DECL|GMAC_NCR_THALT_Pos|macro|GMAC_NCR_THALT_Pos
DECL|GMAC_NCR_THALT|macro|GMAC_NCR_THALT
DECL|GMAC_NCR_TSTART_Msk|macro|GMAC_NCR_TSTART_Msk
DECL|GMAC_NCR_TSTART_Pos|macro|GMAC_NCR_TSTART_Pos
DECL|GMAC_NCR_TSTART|macro|GMAC_NCR_TSTART
DECL|GMAC_NCR_TXEN_Msk|macro|GMAC_NCR_TXEN_Msk
DECL|GMAC_NCR_TXEN_Pos|macro|GMAC_NCR_TXEN_Pos
DECL|GMAC_NCR_TXEN|macro|GMAC_NCR_TXEN
DECL|GMAC_NCR_TXPBPF_Msk|macro|GMAC_NCR_TXPBPF_Msk
DECL|GMAC_NCR_TXPBPF_Pos|macro|GMAC_NCR_TXPBPF_Pos
DECL|GMAC_NCR_TXPBPF|macro|GMAC_NCR_TXPBPF
DECL|GMAC_NCR_TXPF_Msk|macro|GMAC_NCR_TXPF_Msk
DECL|GMAC_NCR_TXPF_Pos|macro|GMAC_NCR_TXPF_Pos
DECL|GMAC_NCR_TXPF|macro|GMAC_NCR_TXPF
DECL|GMAC_NCR_TXZQPF_Msk|macro|GMAC_NCR_TXZQPF_Msk
DECL|GMAC_NCR_TXZQPF_Pos|macro|GMAC_NCR_TXZQPF_Pos
DECL|GMAC_NCR_TXZQPF|macro|GMAC_NCR_TXZQPF
DECL|GMAC_NCR_Type|typedef|} GMAC_NCR_Type;
DECL|GMAC_NCR_WESTAT_Msk|macro|GMAC_NCR_WESTAT_Msk
DECL|GMAC_NCR_WESTAT_Pos|macro|GMAC_NCR_WESTAT_Pos
DECL|GMAC_NCR_WESTAT|macro|GMAC_NCR_WESTAT
DECL|GMAC_NCR|member|__IO GMAC_NCR_Type GMAC_NCR; /**< Offset: 0x00 (R/W 32) Network Control Register */
DECL|GMAC_NCR|member|__IO uint32_t GMAC_NCR; /**< (GMAC Offset: 0x00) Network Control Register */
DECL|GMAC_NSC_MASK|macro|GMAC_NSC_MASK
DECL|GMAC_NSC_Msk|macro|GMAC_NSC_Msk
DECL|GMAC_NSC_NANOSEC_Msk|macro|GMAC_NSC_NANOSEC_Msk
DECL|GMAC_NSC_NANOSEC_Pos|macro|GMAC_NSC_NANOSEC_Pos
DECL|GMAC_NSC_NANOSEC|macro|GMAC_NSC_NANOSEC
DECL|GMAC_NSC_OFFSET|macro|GMAC_NSC_OFFSET
DECL|GMAC_NSC_Type|typedef|} GMAC_NSC_Type;
DECL|GMAC_NSC|member|__IO GMAC_NSC_Type GMAC_NSC; /**< Offset: 0xDC (R/W 32) 1588 Timer Nanosecond Comparison Register */
DECL|GMAC_NSC|member|__IO uint32_t GMAC_NSC; /**< (GMAC Offset: 0xDC) 1588 Timer Nanosecond Comparison Register */
DECL|GMAC_NSR_IDLE_Msk|macro|GMAC_NSR_IDLE_Msk
DECL|GMAC_NSR_IDLE_Pos|macro|GMAC_NSR_IDLE_Pos
DECL|GMAC_NSR_IDLE|macro|GMAC_NSR_IDLE
DECL|GMAC_NSR_MASK|macro|GMAC_NSR_MASK
DECL|GMAC_NSR_MDIO_Msk|macro|GMAC_NSR_MDIO_Msk
DECL|GMAC_NSR_MDIO_Pos|macro|GMAC_NSR_MDIO_Pos
DECL|GMAC_NSR_MDIO|macro|GMAC_NSR_MDIO
DECL|GMAC_NSR_Msk|macro|GMAC_NSR_Msk
DECL|GMAC_NSR_OFFSET|macro|GMAC_NSR_OFFSET
DECL|GMAC_NSR_Type|typedef|} GMAC_NSR_Type;
DECL|GMAC_NSR|member|__I GMAC_NSR_Type GMAC_NSR; /**< Offset: 0x08 (R/ 32) Network Status Register */
DECL|GMAC_NSR|member|__I uint32_t GMAC_NSR; /**< (GMAC Offset: 0x08) Network Status Register */
DECL|GMAC_OFR_MASK|macro|GMAC_OFR_MASK
DECL|GMAC_OFR_Msk|macro|GMAC_OFR_Msk
DECL|GMAC_OFR_OFFSET|macro|GMAC_OFR_OFFSET
DECL|GMAC_OFR_OFRX_Msk|macro|GMAC_OFR_OFRX_Msk
DECL|GMAC_OFR_OFRX_Pos|macro|GMAC_OFR_OFRX_Pos
DECL|GMAC_OFR_OFRX|macro|GMAC_OFR_OFRX
DECL|GMAC_OFR_Type|typedef|} GMAC_OFR_Type;
DECL|GMAC_OFR|member|__I GMAC_OFR_Type GMAC_OFR; /**< Offset: 0x188 (R/ 32) Oversize Frames Received Register */
DECL|GMAC_OFR|member|__I uint32_t GMAC_OFR; /**< (GMAC Offset: 0x188) Oversize Frames Received Register */
DECL|GMAC_ORHI_MASK|macro|GMAC_ORHI_MASK
DECL|GMAC_ORHI_Msk|macro|GMAC_ORHI_Msk
DECL|GMAC_ORHI_OFFSET|macro|GMAC_ORHI_OFFSET
DECL|GMAC_ORHI_RXO_Msk|macro|GMAC_ORHI_RXO_Msk
DECL|GMAC_ORHI_RXO_Pos|macro|GMAC_ORHI_RXO_Pos
DECL|GMAC_ORHI_RXO|macro|GMAC_ORHI_RXO
DECL|GMAC_ORHI_Type|typedef|} GMAC_ORHI_Type;
DECL|GMAC_ORHI|member|__I GMAC_ORHI_Type GMAC_ORHI; /**< Offset: 0x154 (R/ 32) Octets Received High Received Register */
DECL|GMAC_ORHI|member|__I uint32_t GMAC_ORHI; /**< (GMAC Offset: 0x154) Octets Received High Received Register */
DECL|GMAC_ORLO_MASK|macro|GMAC_ORLO_MASK
DECL|GMAC_ORLO_Msk|macro|GMAC_ORLO_Msk
DECL|GMAC_ORLO_OFFSET|macro|GMAC_ORLO_OFFSET
DECL|GMAC_ORLO_RXO_Msk|macro|GMAC_ORLO_RXO_Msk
DECL|GMAC_ORLO_RXO_Pos|macro|GMAC_ORLO_RXO_Pos
DECL|GMAC_ORLO_RXO|macro|GMAC_ORLO_RXO
DECL|GMAC_ORLO_Type|typedef|} GMAC_ORLO_Type;
DECL|GMAC_ORLO|member|__I GMAC_ORLO_Type GMAC_ORLO; /**< Offset: 0x150 (R/ 32) Octets Received Low Received Register */
DECL|GMAC_ORLO|member|__I uint32_t GMAC_ORLO; /**< (GMAC Offset: 0x150) Octets Received Low Received Register */
DECL|GMAC_OTHI_MASK|macro|GMAC_OTHI_MASK
DECL|GMAC_OTHI_Msk|macro|GMAC_OTHI_Msk
DECL|GMAC_OTHI_OFFSET|macro|GMAC_OTHI_OFFSET
DECL|GMAC_OTHI_TXO_Msk|macro|GMAC_OTHI_TXO_Msk
DECL|GMAC_OTHI_TXO_Pos|macro|GMAC_OTHI_TXO_Pos
DECL|GMAC_OTHI_TXO|macro|GMAC_OTHI_TXO
DECL|GMAC_OTHI_Type|typedef|} GMAC_OTHI_Type;
DECL|GMAC_OTHI|member|__I GMAC_OTHI_Type GMAC_OTHI; /**< Offset: 0x104 (R/ 32) Octets Transmitted High Register */
DECL|GMAC_OTHI|member|__I uint32_t GMAC_OTHI; /**< (GMAC Offset: 0x104) Octets Transmitted High Register */
DECL|GMAC_OTLO_MASK|macro|GMAC_OTLO_MASK
DECL|GMAC_OTLO_Msk|macro|GMAC_OTLO_Msk
DECL|GMAC_OTLO_OFFSET|macro|GMAC_OTLO_OFFSET
DECL|GMAC_OTLO_TXO_Msk|macro|GMAC_OTLO_TXO_Msk
DECL|GMAC_OTLO_TXO_Pos|macro|GMAC_OTLO_TXO_Pos
DECL|GMAC_OTLO_TXO|macro|GMAC_OTLO_TXO
DECL|GMAC_OTLO_Type|typedef|} GMAC_OTLO_Type;
DECL|GMAC_OTLO|member|__I GMAC_OTLO_Type GMAC_OTLO; /**< Offset: 0x100 (R/ 32) Octets Transmitted Low Register */
DECL|GMAC_OTLO|member|__I uint32_t GMAC_OTLO; /**< (GMAC Offset: 0x100) Octets Transmitted Low Register */
DECL|GMAC_PEFRN_MASK|macro|GMAC_PEFRN_MASK
DECL|GMAC_PEFRN_Msk|macro|GMAC_PEFRN_Msk
DECL|GMAC_PEFRN_OFFSET|macro|GMAC_PEFRN_OFFSET
DECL|GMAC_PEFRN_RUD_Msk|macro|GMAC_PEFRN_RUD_Msk
DECL|GMAC_PEFRN_RUD_Pos|macro|GMAC_PEFRN_RUD_Pos
DECL|GMAC_PEFRN_RUD|macro|GMAC_PEFRN_RUD
DECL|GMAC_PEFRN_Type|typedef|} GMAC_PEFRN_Type;
DECL|GMAC_PEFRN|member|__I GMAC_PEFRN_Type GMAC_PEFRN; /**< Offset: 0x1FC (R/ 32) PTP Peer Event Frame Received Nanoseconds Register */
DECL|GMAC_PEFRN|member|__I uint32_t GMAC_PEFRN; /**< (GMAC Offset: 0x1FC) PTP Peer Event Frame Received Nanoseconds Register */
DECL|GMAC_PEFRSH_MASK|macro|GMAC_PEFRSH_MASK
DECL|GMAC_PEFRSH_Msk|macro|GMAC_PEFRSH_Msk
DECL|GMAC_PEFRSH_OFFSET|macro|GMAC_PEFRSH_OFFSET
DECL|GMAC_PEFRSH_RUD_Msk|macro|GMAC_PEFRSH_RUD_Msk
DECL|GMAC_PEFRSH_RUD_Pos|macro|GMAC_PEFRSH_RUD_Pos
DECL|GMAC_PEFRSH_RUD|macro|GMAC_PEFRSH_RUD
DECL|GMAC_PEFRSH_Type|typedef|} GMAC_PEFRSH_Type;
DECL|GMAC_PEFRSH|member|__I GMAC_PEFRSH_Type GMAC_PEFRSH; /**< Offset: 0xF4 (R/ 32) PTP Peer Event Frame Received Seconds High Register */
DECL|GMAC_PEFRSH|member|__I uint32_t GMAC_PEFRSH; /**< (GMAC Offset: 0xF4) PTP Peer Event Frame Received Seconds High Register */
DECL|GMAC_PEFRSL_MASK|macro|GMAC_PEFRSL_MASK
DECL|GMAC_PEFRSL_Msk|macro|GMAC_PEFRSL_Msk
DECL|GMAC_PEFRSL_OFFSET|macro|GMAC_PEFRSL_OFFSET
DECL|GMAC_PEFRSL_RUD_Msk|macro|GMAC_PEFRSL_RUD_Msk
DECL|GMAC_PEFRSL_RUD_Pos|macro|GMAC_PEFRSL_RUD_Pos
DECL|GMAC_PEFRSL_RUD|macro|GMAC_PEFRSL_RUD
DECL|GMAC_PEFRSL_Type|typedef|} GMAC_PEFRSL_Type;
DECL|GMAC_PEFRSL|member|__I GMAC_PEFRSL_Type GMAC_PEFRSL; /**< Offset: 0x1F8 (R/ 32) PTP Peer Event Frame Received Seconds Low Register */
DECL|GMAC_PEFRSL|member|__I uint32_t GMAC_PEFRSL; /**< (GMAC Offset: 0x1F8) PTP Peer Event Frame Received Seconds Low Register */
DECL|GMAC_PEFTN_MASK|macro|GMAC_PEFTN_MASK
DECL|GMAC_PEFTN_Msk|macro|GMAC_PEFTN_Msk
DECL|GMAC_PEFTN_OFFSET|macro|GMAC_PEFTN_OFFSET
DECL|GMAC_PEFTN_RUD_Msk|macro|GMAC_PEFTN_RUD_Msk
DECL|GMAC_PEFTN_RUD_Pos|macro|GMAC_PEFTN_RUD_Pos
DECL|GMAC_PEFTN_RUD|macro|GMAC_PEFTN_RUD
DECL|GMAC_PEFTN_Type|typedef|} GMAC_PEFTN_Type;
DECL|GMAC_PEFTN|member|__I GMAC_PEFTN_Type GMAC_PEFTN; /**< Offset: 0x1F4 (R/ 32) PTP Peer Event Frame Transmitted Nanoseconds Register */
DECL|GMAC_PEFTN|member|__I uint32_t GMAC_PEFTN; /**< (GMAC Offset: 0x1F4) PTP Peer Event Frame Transmitted Nanoseconds Register */
DECL|GMAC_PEFTSH_MASK|macro|GMAC_PEFTSH_MASK
DECL|GMAC_PEFTSH_Msk|macro|GMAC_PEFTSH_Msk
DECL|GMAC_PEFTSH_OFFSET|macro|GMAC_PEFTSH_OFFSET
DECL|GMAC_PEFTSH_RUD_Msk|macro|GMAC_PEFTSH_RUD_Msk
DECL|GMAC_PEFTSH_RUD_Pos|macro|GMAC_PEFTSH_RUD_Pos
DECL|GMAC_PEFTSH_RUD|macro|GMAC_PEFTSH_RUD
DECL|GMAC_PEFTSH_Type|typedef|} GMAC_PEFTSH_Type;
DECL|GMAC_PEFTSH|member|__I GMAC_PEFTSH_Type GMAC_PEFTSH; /**< Offset: 0xF0 (R/ 32) PTP Peer Event Frame Transmitted Seconds High Register */
DECL|GMAC_PEFTSH|member|__I uint32_t GMAC_PEFTSH; /**< (GMAC Offset: 0xF0) PTP Peer Event Frame Transmitted Seconds High Register */
DECL|GMAC_PEFTSL_MASK|macro|GMAC_PEFTSL_MASK
DECL|GMAC_PEFTSL_Msk|macro|GMAC_PEFTSL_Msk
DECL|GMAC_PEFTSL_OFFSET|macro|GMAC_PEFTSL_OFFSET
DECL|GMAC_PEFTSL_RUD_Msk|macro|GMAC_PEFTSL_RUD_Msk
DECL|GMAC_PEFTSL_RUD_Pos|macro|GMAC_PEFTSL_RUD_Pos
DECL|GMAC_PEFTSL_RUD|macro|GMAC_PEFTSL_RUD
DECL|GMAC_PEFTSL_Type|typedef|} GMAC_PEFTSL_Type;
DECL|GMAC_PEFTSL|member|__I GMAC_PEFTSL_Type GMAC_PEFTSL; /**< Offset: 0x1F0 (R/ 32) PTP Peer Event Frame Transmitted Seconds Low Register */
DECL|GMAC_PEFTSL|member|__I uint32_t GMAC_PEFTSL; /**< (GMAC Offset: 0x1F0) PTP Peer Event Frame Transmitted Seconds Low Register */
DECL|GMAC_PFR_MASK|macro|GMAC_PFR_MASK
DECL|GMAC_PFR_Msk|macro|GMAC_PFR_Msk
DECL|GMAC_PFR_OFFSET|macro|GMAC_PFR_OFFSET
DECL|GMAC_PFR_PFRX_Msk|macro|GMAC_PFR_PFRX_Msk
DECL|GMAC_PFR_PFRX_Pos|macro|GMAC_PFR_PFRX_Pos
DECL|GMAC_PFR_PFRX|macro|GMAC_PFR_PFRX
DECL|GMAC_PFR_Type|typedef|} GMAC_PFR_Type;
DECL|GMAC_PFR|member|__I GMAC_PFR_Type GMAC_PFR; /**< Offset: 0x164 (R/ 32) Pause Frames Received Register */
DECL|GMAC_PFR|member|__I uint32_t GMAC_PFR; /**< (GMAC Offset: 0x164) Pause Frames Received Register */
DECL|GMAC_PFT_MASK|macro|GMAC_PFT_MASK
DECL|GMAC_PFT_Msk|macro|GMAC_PFT_Msk
DECL|GMAC_PFT_OFFSET|macro|GMAC_PFT_OFFSET
DECL|GMAC_PFT_PFTX_Msk|macro|GMAC_PFT_PFTX_Msk
DECL|GMAC_PFT_PFTX_Pos|macro|GMAC_PFT_PFTX_Pos
DECL|GMAC_PFT_PFTX|macro|GMAC_PFT_PFTX
DECL|GMAC_PFT_Type|typedef|} GMAC_PFT_Type;
DECL|GMAC_PFT|member|__I GMAC_PFT_Type GMAC_PFT; /**< Offset: 0x114 (R/ 32) Pause Frames Transmitted Register */
DECL|GMAC_PFT|member|__I uint32_t GMAC_PFT; /**< (GMAC Offset: 0x114) Pause Frames Transmitted Register */
DECL|GMAC_RBQBAPQ_MASK|macro|GMAC_RBQBAPQ_MASK
DECL|GMAC_RBQBAPQ_Msk|macro|GMAC_RBQBAPQ_Msk
DECL|GMAC_RBQBAPQ_OFFSET|macro|GMAC_RBQBAPQ_OFFSET
DECL|GMAC_RBQBAPQ_RXBQBA_Msk|macro|GMAC_RBQBAPQ_RXBQBA_Msk
DECL|GMAC_RBQBAPQ_RXBQBA_Pos|macro|GMAC_RBQBAPQ_RXBQBA_Pos
DECL|GMAC_RBQBAPQ_RXBQBA|macro|GMAC_RBQBAPQ_RXBQBA
DECL|GMAC_RBQBAPQ_Type|typedef|} GMAC_RBQBAPQ_Type;
DECL|GMAC_RBQBAPQ|member|__IO GMAC_RBQBAPQ_Type GMAC_RBQBAPQ[2]; /**< Offset: 0x480 (R/W 32) Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0 */
DECL|GMAC_RBQBAPQ|member|__IO uint32_t GMAC_RBQBAPQ[2]; /**< (GMAC Offset: 0x480) Receive Buffer Queue Base Address Register Priority Queue (index = 1) 0 */
DECL|GMAC_RBQB_ADDR_Msk|macro|GMAC_RBQB_ADDR_Msk
DECL|GMAC_RBQB_ADDR_Pos|macro|GMAC_RBQB_ADDR_Pos
DECL|GMAC_RBQB_ADDR|macro|GMAC_RBQB_ADDR
DECL|GMAC_RBQB_MASK|macro|GMAC_RBQB_MASK
DECL|GMAC_RBQB_Msk|macro|GMAC_RBQB_Msk
DECL|GMAC_RBQB_OFFSET|macro|GMAC_RBQB_OFFSET
DECL|GMAC_RBQB_Type|typedef|} GMAC_RBQB_Type;
DECL|GMAC_RBQB|member|__IO GMAC_RBQB_Type GMAC_RBQB; /**< Offset: 0x18 (R/W 32) Receive Buffer Queue Base Address Register */
DECL|GMAC_RBQB|member|__IO uint32_t GMAC_RBQB; /**< (GMAC Offset: 0x18) Receive Buffer Queue Base Address Register */
DECL|GMAC_RBSRPQ_MASK|macro|GMAC_RBSRPQ_MASK
DECL|GMAC_RBSRPQ_Msk|macro|GMAC_RBSRPQ_Msk
DECL|GMAC_RBSRPQ_OFFSET|macro|GMAC_RBSRPQ_OFFSET
DECL|GMAC_RBSRPQ_RBS_Msk|macro|GMAC_RBSRPQ_RBS_Msk
DECL|GMAC_RBSRPQ_RBS_Pos|macro|GMAC_RBSRPQ_RBS_Pos
DECL|GMAC_RBSRPQ_RBS|macro|GMAC_RBSRPQ_RBS
DECL|GMAC_RBSRPQ_Type|typedef|} GMAC_RBSRPQ_Type;
DECL|GMAC_RBSRPQ|member|__IO GMAC_RBSRPQ_Type GMAC_RBSRPQ[2]; /**< Offset: 0x4A0 (R/W 32) Receive Buffer Size Register Priority Queue (index = 1) 0 */
DECL|GMAC_RBSRPQ|member|__IO uint32_t GMAC_RBSRPQ[2]; /**< (GMAC Offset: 0x4A0) Receive Buffer Size Register Priority Queue (index = 1) 0 */
DECL|GMAC_RJFML_FML_Msk|macro|GMAC_RJFML_FML_Msk
DECL|GMAC_RJFML_FML_Pos|macro|GMAC_RJFML_FML_Pos
DECL|GMAC_RJFML_FML|macro|GMAC_RJFML_FML
DECL|GMAC_RJFML_MASK|macro|GMAC_RJFML_MASK
DECL|GMAC_RJFML_Msk|macro|GMAC_RJFML_Msk
DECL|GMAC_RJFML_OFFSET|macro|GMAC_RJFML_OFFSET
DECL|GMAC_RJFML_Type|typedef|} GMAC_RJFML_Type;
DECL|GMAC_RJFML|member|__IO GMAC_RJFML_Type GMAC_RJFML; /**< Offset: 0x48 (R/W 32) RX Jumbo Frame Max Length Register */
DECL|GMAC_RJFML|member|__IO uint32_t GMAC_RJFML; /**< (GMAC Offset: 0x48) RX Jumbo Frame Max Length Register */
DECL|GMAC_ROE_MASK|macro|GMAC_ROE_MASK
DECL|GMAC_ROE_Msk|macro|GMAC_ROE_Msk
DECL|GMAC_ROE_OFFSET|macro|GMAC_ROE_OFFSET
DECL|GMAC_ROE_RXOVR_Msk|macro|GMAC_ROE_RXOVR_Msk
DECL|GMAC_ROE_RXOVR_Pos|macro|GMAC_ROE_RXOVR_Pos
DECL|GMAC_ROE_RXOVR|macro|GMAC_ROE_RXOVR
DECL|GMAC_ROE_Type|typedef|} GMAC_ROE_Type;
DECL|GMAC_ROE|member|__I GMAC_ROE_Type GMAC_ROE; /**< Offset: 0x1A4 (R/ 32) Receive Overrun Register */
DECL|GMAC_ROE|member|__I uint32_t GMAC_ROE; /**< (GMAC Offset: 0x1A4) Receive Overrun Register */
DECL|GMAC_RPQ_MASK|macro|GMAC_RPQ_MASK
DECL|GMAC_RPQ_Msk|macro|GMAC_RPQ_Msk
DECL|GMAC_RPQ_OFFSET|macro|GMAC_RPQ_OFFSET
DECL|GMAC_RPQ_RPQ_Msk|macro|GMAC_RPQ_RPQ_Msk
DECL|GMAC_RPQ_RPQ_Pos|macro|GMAC_RPQ_RPQ_Pos
DECL|GMAC_RPQ_RPQ|macro|GMAC_RPQ_RPQ
DECL|GMAC_RPQ_Type|typedef|} GMAC_RPQ_Type;
DECL|GMAC_RPQ|member|__I GMAC_RPQ_Type GMAC_RPQ; /**< Offset: 0x38 (R/ 32) Received Pause Quantum Register */
DECL|GMAC_RPQ|member|__I uint32_t GMAC_RPQ; /**< (GMAC Offset: 0x38) Received Pause Quantum Register */
DECL|GMAC_RPSF_ENRXP_Msk|macro|GMAC_RPSF_ENRXP_Msk
DECL|GMAC_RPSF_ENRXP_Pos|macro|GMAC_RPSF_ENRXP_Pos
DECL|GMAC_RPSF_ENRXP|macro|GMAC_RPSF_ENRXP
DECL|GMAC_RPSF_MASK|macro|GMAC_RPSF_MASK
DECL|GMAC_RPSF_Msk|macro|GMAC_RPSF_Msk
DECL|GMAC_RPSF_OFFSET|macro|GMAC_RPSF_OFFSET
DECL|GMAC_RPSF_RPB1ADR_Msk|macro|GMAC_RPSF_RPB1ADR_Msk
DECL|GMAC_RPSF_RPB1ADR_Pos|macro|GMAC_RPSF_RPB1ADR_Pos
DECL|GMAC_RPSF_RPB1ADR|macro|GMAC_RPSF_RPB1ADR
DECL|GMAC_RPSF_Type|typedef|} GMAC_RPSF_Type;
DECL|GMAC_RPSF|member|__IO GMAC_RPSF_Type GMAC_RPSF; /**< Offset: 0x44 (R/W 32) RX Partial Store and Forward Register */
DECL|GMAC_RPSF|member|__IO uint32_t GMAC_RPSF; /**< (GMAC Offset: 0x44) RX Partial Store and Forward Register */
DECL|GMAC_RRE_MASK|macro|GMAC_RRE_MASK
DECL|GMAC_RRE_Msk|macro|GMAC_RRE_Msk
DECL|GMAC_RRE_OFFSET|macro|GMAC_RRE_OFFSET
DECL|GMAC_RRE_RXRER_Msk|macro|GMAC_RRE_RXRER_Msk
DECL|GMAC_RRE_RXRER_Pos|macro|GMAC_RRE_RXRER_Pos
DECL|GMAC_RRE_RXRER|macro|GMAC_RRE_RXRER
DECL|GMAC_RRE_Type|typedef|} GMAC_RRE_Type;
DECL|GMAC_RRE|member|__I GMAC_RRE_Type GMAC_RRE; /**< Offset: 0x1A0 (R/ 32) Receive Resource Errors Register */
DECL|GMAC_RRE|member|__I uint32_t GMAC_RRE; /**< (GMAC Offset: 0x1A0) Receive Resource Errors Register */
DECL|GMAC_RSE_MASK|macro|GMAC_RSE_MASK
DECL|GMAC_RSE_Msk|macro|GMAC_RSE_Msk
DECL|GMAC_RSE_OFFSET|macro|GMAC_RSE_OFFSET
DECL|GMAC_RSE_RXSE_Msk|macro|GMAC_RSE_RXSE_Msk
DECL|GMAC_RSE_RXSE_Pos|macro|GMAC_RSE_RXSE_Pos
DECL|GMAC_RSE_RXSE|macro|GMAC_RSE_RXSE
DECL|GMAC_RSE_Type|typedef|} GMAC_RSE_Type;
DECL|GMAC_RSE|member|__I GMAC_RSE_Type GMAC_RSE; /**< Offset: 0x198 (R/ 32) Receive Symbol Errors Register */
DECL|GMAC_RSE|member|__I uint32_t GMAC_RSE; /**< (GMAC Offset: 0x198) Receive Symbol Errors Register */
DECL|GMAC_RSR_BNA_Msk|macro|GMAC_RSR_BNA_Msk
DECL|GMAC_RSR_BNA_Pos|macro|GMAC_RSR_BNA_Pos
DECL|GMAC_RSR_BNA|macro|GMAC_RSR_BNA
DECL|GMAC_RSR_HNO_Msk|macro|GMAC_RSR_HNO_Msk
DECL|GMAC_RSR_HNO_Pos|macro|GMAC_RSR_HNO_Pos
DECL|GMAC_RSR_HNO|macro|GMAC_RSR_HNO
DECL|GMAC_RSR_MASK|macro|GMAC_RSR_MASK
DECL|GMAC_RSR_Msk|macro|GMAC_RSR_Msk
DECL|GMAC_RSR_OFFSET|macro|GMAC_RSR_OFFSET
DECL|GMAC_RSR_REC_Msk|macro|GMAC_RSR_REC_Msk
DECL|GMAC_RSR_REC_Pos|macro|GMAC_RSR_REC_Pos
DECL|GMAC_RSR_REC|macro|GMAC_RSR_REC
DECL|GMAC_RSR_RXOVR_Msk|macro|GMAC_RSR_RXOVR_Msk
DECL|GMAC_RSR_RXOVR_Pos|macro|GMAC_RSR_RXOVR_Pos
DECL|GMAC_RSR_RXOVR|macro|GMAC_RSR_RXOVR
DECL|GMAC_RSR_Type|typedef|} GMAC_RSR_Type;
DECL|GMAC_RSR|member|__IO GMAC_RSR_Type GMAC_RSR; /**< Offset: 0x20 (R/W 32) Receive Status Register */
DECL|GMAC_RSR|member|__IO uint32_t GMAC_RSR; /**< (GMAC Offset: 0x20) Receive Status Register */
DECL|GMAC_SAB_ADDR_Msk|macro|GMAC_SAB_ADDR_Msk
DECL|GMAC_SAB_ADDR_Pos|macro|GMAC_SAB_ADDR_Pos
DECL|GMAC_SAB_ADDR|macro|GMAC_SAB_ADDR
DECL|GMAC_SAB_MASK|macro|GMAC_SAB_MASK
DECL|GMAC_SAB_Msk|macro|GMAC_SAB_Msk
DECL|GMAC_SAB_OFFSET|macro|GMAC_SAB_OFFSET
DECL|GMAC_SAB_Type|typedef|} GMAC_SAB_Type;
DECL|GMAC_SAB|member|__IO GMAC_SAB_Type GMAC_SAB; /**< Offset: 0x00 (R/W 32) Specific Address 1 Bottom Register */
DECL|GMAC_SAB|member|__IO uint32_t GMAC_SAB; /**< (GMAC_SA Offset: 0x00) Specific Address 1 Bottom Register */
DECL|GMAC_SAMB1_ADDR_Msk|macro|GMAC_SAMB1_ADDR_Msk
DECL|GMAC_SAMB1_ADDR_Pos|macro|GMAC_SAMB1_ADDR_Pos
DECL|GMAC_SAMB1_ADDR|macro|GMAC_SAMB1_ADDR
DECL|GMAC_SAMB1_MASK|macro|GMAC_SAMB1_MASK
DECL|GMAC_SAMB1_Msk|macro|GMAC_SAMB1_Msk
DECL|GMAC_SAMB1_OFFSET|macro|GMAC_SAMB1_OFFSET
DECL|GMAC_SAMB1_Type|typedef|} GMAC_SAMB1_Type;
DECL|GMAC_SAMB1|member|__IO GMAC_SAMB1_Type GMAC_SAMB1; /**< Offset: 0xC8 (R/W 32) Specific Address 1 Mask Bottom Register */
DECL|GMAC_SAMB1|member|__IO uint32_t GMAC_SAMB1; /**< (GMAC Offset: 0xC8) Specific Address 1 Mask Bottom Register */
DECL|GMAC_SAMT1_ADDR_Msk|macro|GMAC_SAMT1_ADDR_Msk
DECL|GMAC_SAMT1_ADDR_Pos|macro|GMAC_SAMT1_ADDR_Pos
DECL|GMAC_SAMT1_ADDR|macro|GMAC_SAMT1_ADDR
DECL|GMAC_SAMT1_MASK|macro|GMAC_SAMT1_MASK
DECL|GMAC_SAMT1_Msk|macro|GMAC_SAMT1_Msk
DECL|GMAC_SAMT1_OFFSET|macro|GMAC_SAMT1_OFFSET
DECL|GMAC_SAMT1_Type|typedef|} GMAC_SAMT1_Type;
DECL|GMAC_SAMT1|member|__IO GMAC_SAMT1_Type GMAC_SAMT1; /**< Offset: 0xCC (R/W 32) Specific Address 1 Mask Top Register */
DECL|GMAC_SAMT1|member|__IO uint32_t GMAC_SAMT1; /**< (GMAC Offset: 0xCC) Specific Address 1 Mask Top Register */
DECL|GMAC_SAT_ADDR_Msk|macro|GMAC_SAT_ADDR_Msk
DECL|GMAC_SAT_ADDR_Pos|macro|GMAC_SAT_ADDR_Pos
DECL|GMAC_SAT_ADDR|macro|GMAC_SAT_ADDR
DECL|GMAC_SAT_MASK|macro|GMAC_SAT_MASK
DECL|GMAC_SAT_Msk|macro|GMAC_SAT_Msk
DECL|GMAC_SAT_OFFSET|macro|GMAC_SAT_OFFSET
DECL|GMAC_SAT_Type|typedef|} GMAC_SAT_Type;
DECL|GMAC_SAT|member|__IO GMAC_SAT_Type GMAC_SAT; /**< Offset: 0x04 (R/W 32) Specific Address 1 Top Register */
DECL|GMAC_SAT|member|__IO uint32_t GMAC_SAT; /**< (GMAC_SA Offset: 0x04) Specific Address 1 Top Register */
DECL|GMAC_SA|member|GmacSa GMAC_SA[4]; /**< Offset: 0x88 Specific Address 1 Bottom Register */
DECL|GMAC_SA|member|GmacSa GMAC_SA[GMACSA_NUMBER]; /**< Offset: 0x88 Specific Address 1 Bottom Register */
DECL|GMAC_SCF_MASK|macro|GMAC_SCF_MASK
DECL|GMAC_SCF_Msk|macro|GMAC_SCF_Msk
DECL|GMAC_SCF_OFFSET|macro|GMAC_SCF_OFFSET
DECL|GMAC_SCF_SCOL_Msk|macro|GMAC_SCF_SCOL_Msk
DECL|GMAC_SCF_SCOL_Pos|macro|GMAC_SCF_SCOL_Pos
DECL|GMAC_SCF_SCOL|macro|GMAC_SCF_SCOL
DECL|GMAC_SCF_Type|typedef|} GMAC_SCF_Type;
DECL|GMAC_SCF|member|__I GMAC_SCF_Type GMAC_SCF; /**< Offset: 0x138 (R/ 32) Single Collision Frames Register */
DECL|GMAC_SCF|member|__I uint32_t GMAC_SCF; /**< (GMAC Offset: 0x138) Single Collision Frames Register */
DECL|GMAC_SCH_MASK|macro|GMAC_SCH_MASK
DECL|GMAC_SCH_Msk|macro|GMAC_SCH_Msk
DECL|GMAC_SCH_OFFSET|macro|GMAC_SCH_OFFSET
DECL|GMAC_SCH_SEC_Msk|macro|GMAC_SCH_SEC_Msk
DECL|GMAC_SCH_SEC_Pos|macro|GMAC_SCH_SEC_Pos
DECL|GMAC_SCH_SEC|macro|GMAC_SCH_SEC
DECL|GMAC_SCH_Type|typedef|} GMAC_SCH_Type;
DECL|GMAC_SCH|member|__IO GMAC_SCH_Type GMAC_SCH; /**< Offset: 0xE4 (R/W 32) 1588 Timer Second Comparison High Register */
DECL|GMAC_SCH|member|__IO uint32_t GMAC_SCH; /**< (GMAC Offset: 0xE4) 1588 Timer Second Comparison High Register */
DECL|GMAC_SCL_MASK|macro|GMAC_SCL_MASK
DECL|GMAC_SCL_Msk|macro|GMAC_SCL_Msk
DECL|GMAC_SCL_OFFSET|macro|GMAC_SCL_OFFSET
DECL|GMAC_SCL_SEC_Msk|macro|GMAC_SCL_SEC_Msk
DECL|GMAC_SCL_SEC_Pos|macro|GMAC_SCL_SEC_Pos
DECL|GMAC_SCL_SEC|macro|GMAC_SCL_SEC
DECL|GMAC_SCL_Type|typedef|} GMAC_SCL_Type;
DECL|GMAC_SCL|member|__IO GMAC_SCL_Type GMAC_SCL; /**< Offset: 0xE0 (R/W 32) 1588 Timer Second Comparison Low Register */
DECL|GMAC_SCL|member|__IO uint32_t GMAC_SCL; /**< (GMAC Offset: 0xE0) 1588 Timer Second Comparison Low Register */
DECL|GMAC_ST1RPQ_DSTCE_Msk|macro|GMAC_ST1RPQ_DSTCE_Msk
DECL|GMAC_ST1RPQ_DSTCE_Pos|macro|GMAC_ST1RPQ_DSTCE_Pos
DECL|GMAC_ST1RPQ_DSTCE|macro|GMAC_ST1RPQ_DSTCE
DECL|GMAC_ST1RPQ_DSTCM_Msk|macro|GMAC_ST1RPQ_DSTCM_Msk
DECL|GMAC_ST1RPQ_DSTCM_Pos|macro|GMAC_ST1RPQ_DSTCM_Pos
DECL|GMAC_ST1RPQ_DSTCM|macro|GMAC_ST1RPQ_DSTCM
DECL|GMAC_ST1RPQ_MASK|macro|GMAC_ST1RPQ_MASK
DECL|GMAC_ST1RPQ_Msk|macro|GMAC_ST1RPQ_Msk
DECL|GMAC_ST1RPQ_OFFSET|macro|GMAC_ST1RPQ_OFFSET
DECL|GMAC_ST1RPQ_QNB_Msk|macro|GMAC_ST1RPQ_QNB_Msk
DECL|GMAC_ST1RPQ_QNB_Pos|macro|GMAC_ST1RPQ_QNB_Pos
DECL|GMAC_ST1RPQ_QNB|macro|GMAC_ST1RPQ_QNB
DECL|GMAC_ST1RPQ_Type|typedef|} GMAC_ST1RPQ_Type;
DECL|GMAC_ST1RPQ_UDPE_Msk|macro|GMAC_ST1RPQ_UDPE_Msk
DECL|GMAC_ST1RPQ_UDPE_Pos|macro|GMAC_ST1RPQ_UDPE_Pos
DECL|GMAC_ST1RPQ_UDPE|macro|GMAC_ST1RPQ_UDPE
DECL|GMAC_ST1RPQ_UDPM_Msk|macro|GMAC_ST1RPQ_UDPM_Msk
DECL|GMAC_ST1RPQ_UDPM_Pos|macro|GMAC_ST1RPQ_UDPM_Pos
DECL|GMAC_ST1RPQ_UDPM|macro|GMAC_ST1RPQ_UDPM
DECL|GMAC_ST1RPQ|member|__IO GMAC_ST1RPQ_Type GMAC_ST1RPQ[4]; /**< Offset: 0x500 (R/W 32) Screening Type 1 Register Priority Queue (index = 0) 0 */
DECL|GMAC_ST1RPQ|member|__IO uint32_t GMAC_ST1RPQ[4]; /**< (GMAC Offset: 0x500) Screening Type 1 Register Priority Queue (index = 0) 0 */
DECL|GMAC_ST2CW00_COMPVAL_Msk|macro|GMAC_ST2CW00_COMPVAL_Msk
DECL|GMAC_ST2CW00_COMPVAL_Pos|macro|GMAC_ST2CW00_COMPVAL_Pos
DECL|GMAC_ST2CW00_COMPVAL|macro|GMAC_ST2CW00_COMPVAL
DECL|GMAC_ST2CW00_MASKVAL_Msk|macro|GMAC_ST2CW00_MASKVAL_Msk
DECL|GMAC_ST2CW00_MASKVAL_Pos|macro|GMAC_ST2CW00_MASKVAL_Pos
DECL|GMAC_ST2CW00_MASKVAL|macro|GMAC_ST2CW00_MASKVAL
DECL|GMAC_ST2CW00_Msk|macro|GMAC_ST2CW00_Msk
DECL|GMAC_ST2CW00_OFFSET|macro|GMAC_ST2CW00_OFFSET
DECL|GMAC_ST2CW00_Type|typedef|} GMAC_ST2CW00_Type;
DECL|GMAC_ST2CW00|member|__IO GMAC_ST2CW00_Type GMAC_ST2CW00; /**< Offset: 0x700 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 0) */
DECL|GMAC_ST2CW00|member|__IO uint32_t GMAC_ST2CW00; /**< (GMAC Offset: 0x700) Screening Type 2 Compare Word 0 Register (index = 0) */
DECL|GMAC_ST2CW010_COMPVAL_Msk|macro|GMAC_ST2CW010_COMPVAL_Msk
DECL|GMAC_ST2CW010_COMPVAL_Pos|macro|GMAC_ST2CW010_COMPVAL_Pos
DECL|GMAC_ST2CW010_COMPVAL|macro|GMAC_ST2CW010_COMPVAL
DECL|GMAC_ST2CW010_MASKVAL_Msk|macro|GMAC_ST2CW010_MASKVAL_Msk
DECL|GMAC_ST2CW010_MASKVAL_Pos|macro|GMAC_ST2CW010_MASKVAL_Pos
DECL|GMAC_ST2CW010_MASKVAL|macro|GMAC_ST2CW010_MASKVAL
DECL|GMAC_ST2CW010_Msk|macro|GMAC_ST2CW010_Msk
DECL|GMAC_ST2CW010_OFFSET|macro|GMAC_ST2CW010_OFFSET
DECL|GMAC_ST2CW010_Type|typedef|} GMAC_ST2CW010_Type;
DECL|GMAC_ST2CW010|member|__IO GMAC_ST2CW010_Type GMAC_ST2CW010; /**< Offset: 0x750 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 10) */
DECL|GMAC_ST2CW010|member|__IO uint32_t GMAC_ST2CW010; /**< (GMAC Offset: 0x750) Screening Type 2 Compare Word 0 Register (index = 10) */
DECL|GMAC_ST2CW011_COMPVAL_Msk|macro|GMAC_ST2CW011_COMPVAL_Msk
DECL|GMAC_ST2CW011_COMPVAL_Pos|macro|GMAC_ST2CW011_COMPVAL_Pos
DECL|GMAC_ST2CW011_COMPVAL|macro|GMAC_ST2CW011_COMPVAL
DECL|GMAC_ST2CW011_MASKVAL_Msk|macro|GMAC_ST2CW011_MASKVAL_Msk
DECL|GMAC_ST2CW011_MASKVAL_Pos|macro|GMAC_ST2CW011_MASKVAL_Pos
DECL|GMAC_ST2CW011_MASKVAL|macro|GMAC_ST2CW011_MASKVAL
DECL|GMAC_ST2CW011_Msk|macro|GMAC_ST2CW011_Msk
DECL|GMAC_ST2CW011_OFFSET|macro|GMAC_ST2CW011_OFFSET
DECL|GMAC_ST2CW011_Type|typedef|} GMAC_ST2CW011_Type;
DECL|GMAC_ST2CW011|member|__IO GMAC_ST2CW011_Type GMAC_ST2CW011; /**< Offset: 0x758 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 11) */
DECL|GMAC_ST2CW011|member|__IO uint32_t GMAC_ST2CW011; /**< (GMAC Offset: 0x758) Screening Type 2 Compare Word 0 Register (index = 11) */
DECL|GMAC_ST2CW012_COMPVAL_Msk|macro|GMAC_ST2CW012_COMPVAL_Msk
DECL|GMAC_ST2CW012_COMPVAL_Pos|macro|GMAC_ST2CW012_COMPVAL_Pos
DECL|GMAC_ST2CW012_COMPVAL|macro|GMAC_ST2CW012_COMPVAL
DECL|GMAC_ST2CW012_MASKVAL_Msk|macro|GMAC_ST2CW012_MASKVAL_Msk
DECL|GMAC_ST2CW012_MASKVAL_Pos|macro|GMAC_ST2CW012_MASKVAL_Pos
DECL|GMAC_ST2CW012_MASKVAL|macro|GMAC_ST2CW012_MASKVAL
DECL|GMAC_ST2CW012_Msk|macro|GMAC_ST2CW012_Msk
DECL|GMAC_ST2CW012_OFFSET|macro|GMAC_ST2CW012_OFFSET
DECL|GMAC_ST2CW012_Type|typedef|} GMAC_ST2CW012_Type;
DECL|GMAC_ST2CW012|member|__IO GMAC_ST2CW012_Type GMAC_ST2CW012; /**< Offset: 0x760 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 12) */
DECL|GMAC_ST2CW012|member|__IO uint32_t GMAC_ST2CW012; /**< (GMAC Offset: 0x760) Screening Type 2 Compare Word 0 Register (index = 12) */
DECL|GMAC_ST2CW013_COMPVAL_Msk|macro|GMAC_ST2CW013_COMPVAL_Msk
DECL|GMAC_ST2CW013_COMPVAL_Pos|macro|GMAC_ST2CW013_COMPVAL_Pos
DECL|GMAC_ST2CW013_COMPVAL|macro|GMAC_ST2CW013_COMPVAL
DECL|GMAC_ST2CW013_MASKVAL_Msk|macro|GMAC_ST2CW013_MASKVAL_Msk
DECL|GMAC_ST2CW013_MASKVAL_Pos|macro|GMAC_ST2CW013_MASKVAL_Pos
DECL|GMAC_ST2CW013_MASKVAL|macro|GMAC_ST2CW013_MASKVAL
DECL|GMAC_ST2CW013_Msk|macro|GMAC_ST2CW013_Msk
DECL|GMAC_ST2CW013_OFFSET|macro|GMAC_ST2CW013_OFFSET
DECL|GMAC_ST2CW013_Type|typedef|} GMAC_ST2CW013_Type;
DECL|GMAC_ST2CW013|member|__IO GMAC_ST2CW013_Type GMAC_ST2CW013; /**< Offset: 0x768 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 13) */
DECL|GMAC_ST2CW013|member|__IO uint32_t GMAC_ST2CW013; /**< (GMAC Offset: 0x768) Screening Type 2 Compare Word 0 Register (index = 13) */
DECL|GMAC_ST2CW014_COMPVAL_Msk|macro|GMAC_ST2CW014_COMPVAL_Msk
DECL|GMAC_ST2CW014_COMPVAL_Pos|macro|GMAC_ST2CW014_COMPVAL_Pos
DECL|GMAC_ST2CW014_COMPVAL|macro|GMAC_ST2CW014_COMPVAL
DECL|GMAC_ST2CW014_MASKVAL_Msk|macro|GMAC_ST2CW014_MASKVAL_Msk
DECL|GMAC_ST2CW014_MASKVAL_Pos|macro|GMAC_ST2CW014_MASKVAL_Pos
DECL|GMAC_ST2CW014_MASKVAL|macro|GMAC_ST2CW014_MASKVAL
DECL|GMAC_ST2CW014_Msk|macro|GMAC_ST2CW014_Msk
DECL|GMAC_ST2CW014_OFFSET|macro|GMAC_ST2CW014_OFFSET
DECL|GMAC_ST2CW014_Type|typedef|} GMAC_ST2CW014_Type;
DECL|GMAC_ST2CW014|member|__IO GMAC_ST2CW014_Type GMAC_ST2CW014; /**< Offset: 0x770 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 14) */
DECL|GMAC_ST2CW014|member|__IO uint32_t GMAC_ST2CW014; /**< (GMAC Offset: 0x770) Screening Type 2 Compare Word 0 Register (index = 14) */
DECL|GMAC_ST2CW015_COMPVAL_Msk|macro|GMAC_ST2CW015_COMPVAL_Msk
DECL|GMAC_ST2CW015_COMPVAL_Pos|macro|GMAC_ST2CW015_COMPVAL_Pos
DECL|GMAC_ST2CW015_COMPVAL|macro|GMAC_ST2CW015_COMPVAL
DECL|GMAC_ST2CW015_MASKVAL_Msk|macro|GMAC_ST2CW015_MASKVAL_Msk
DECL|GMAC_ST2CW015_MASKVAL_Pos|macro|GMAC_ST2CW015_MASKVAL_Pos
DECL|GMAC_ST2CW015_MASKVAL|macro|GMAC_ST2CW015_MASKVAL
DECL|GMAC_ST2CW015_Msk|macro|GMAC_ST2CW015_Msk
DECL|GMAC_ST2CW015_OFFSET|macro|GMAC_ST2CW015_OFFSET
DECL|GMAC_ST2CW015_Type|typedef|} GMAC_ST2CW015_Type;
DECL|GMAC_ST2CW015|member|__IO GMAC_ST2CW015_Type GMAC_ST2CW015; /**< Offset: 0x778 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 15) */
DECL|GMAC_ST2CW015|member|__IO uint32_t GMAC_ST2CW015; /**< (GMAC Offset: 0x778) Screening Type 2 Compare Word 0 Register (index = 15) */
DECL|GMAC_ST2CW016_COMPVAL_Msk|macro|GMAC_ST2CW016_COMPVAL_Msk
DECL|GMAC_ST2CW016_COMPVAL_Pos|macro|GMAC_ST2CW016_COMPVAL_Pos
DECL|GMAC_ST2CW016_COMPVAL|macro|GMAC_ST2CW016_COMPVAL
DECL|GMAC_ST2CW016_MASKVAL_Msk|macro|GMAC_ST2CW016_MASKVAL_Msk
DECL|GMAC_ST2CW016_MASKVAL_Pos|macro|GMAC_ST2CW016_MASKVAL_Pos
DECL|GMAC_ST2CW016_MASKVAL|macro|GMAC_ST2CW016_MASKVAL
DECL|GMAC_ST2CW016_Msk|macro|GMAC_ST2CW016_Msk
DECL|GMAC_ST2CW016_OFFSET|macro|GMAC_ST2CW016_OFFSET
DECL|GMAC_ST2CW016_Type|typedef|} GMAC_ST2CW016_Type;
DECL|GMAC_ST2CW016|member|__IO GMAC_ST2CW016_Type GMAC_ST2CW016; /**< Offset: 0x780 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 16) */
DECL|GMAC_ST2CW016|member|__IO uint32_t GMAC_ST2CW016; /**< (GMAC Offset: 0x780) Screening Type 2 Compare Word 0 Register (index = 16) */
DECL|GMAC_ST2CW017_COMPVAL_Msk|macro|GMAC_ST2CW017_COMPVAL_Msk
DECL|GMAC_ST2CW017_COMPVAL_Pos|macro|GMAC_ST2CW017_COMPVAL_Pos
DECL|GMAC_ST2CW017_COMPVAL|macro|GMAC_ST2CW017_COMPVAL
DECL|GMAC_ST2CW017_MASKVAL_Msk|macro|GMAC_ST2CW017_MASKVAL_Msk
DECL|GMAC_ST2CW017_MASKVAL_Pos|macro|GMAC_ST2CW017_MASKVAL_Pos
DECL|GMAC_ST2CW017_MASKVAL|macro|GMAC_ST2CW017_MASKVAL
DECL|GMAC_ST2CW017_Msk|macro|GMAC_ST2CW017_Msk
DECL|GMAC_ST2CW017_OFFSET|macro|GMAC_ST2CW017_OFFSET
DECL|GMAC_ST2CW017_Type|typedef|} GMAC_ST2CW017_Type;
DECL|GMAC_ST2CW017|member|__IO GMAC_ST2CW017_Type GMAC_ST2CW017; /**< Offset: 0x788 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 17) */
DECL|GMAC_ST2CW017|member|__IO uint32_t GMAC_ST2CW017; /**< (GMAC Offset: 0x788) Screening Type 2 Compare Word 0 Register (index = 17) */
DECL|GMAC_ST2CW018_COMPVAL_Msk|macro|GMAC_ST2CW018_COMPVAL_Msk
DECL|GMAC_ST2CW018_COMPVAL_Pos|macro|GMAC_ST2CW018_COMPVAL_Pos
DECL|GMAC_ST2CW018_COMPVAL|macro|GMAC_ST2CW018_COMPVAL
DECL|GMAC_ST2CW018_MASKVAL_Msk|macro|GMAC_ST2CW018_MASKVAL_Msk
DECL|GMAC_ST2CW018_MASKVAL_Pos|macro|GMAC_ST2CW018_MASKVAL_Pos
DECL|GMAC_ST2CW018_MASKVAL|macro|GMAC_ST2CW018_MASKVAL
DECL|GMAC_ST2CW018_Msk|macro|GMAC_ST2CW018_Msk
DECL|GMAC_ST2CW018_OFFSET|macro|GMAC_ST2CW018_OFFSET
DECL|GMAC_ST2CW018_Type|typedef|} GMAC_ST2CW018_Type;
DECL|GMAC_ST2CW018|member|__IO GMAC_ST2CW018_Type GMAC_ST2CW018; /**< Offset: 0x790 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 18) */
DECL|GMAC_ST2CW018|member|__IO uint32_t GMAC_ST2CW018; /**< (GMAC Offset: 0x790) Screening Type 2 Compare Word 0 Register (index = 18) */
DECL|GMAC_ST2CW019_COMPVAL_Msk|macro|GMAC_ST2CW019_COMPVAL_Msk
DECL|GMAC_ST2CW019_COMPVAL_Pos|macro|GMAC_ST2CW019_COMPVAL_Pos
DECL|GMAC_ST2CW019_COMPVAL|macro|GMAC_ST2CW019_COMPVAL
DECL|GMAC_ST2CW019_MASKVAL_Msk|macro|GMAC_ST2CW019_MASKVAL_Msk
DECL|GMAC_ST2CW019_MASKVAL_Pos|macro|GMAC_ST2CW019_MASKVAL_Pos
DECL|GMAC_ST2CW019_MASKVAL|macro|GMAC_ST2CW019_MASKVAL
DECL|GMAC_ST2CW019_Msk|macro|GMAC_ST2CW019_Msk
DECL|GMAC_ST2CW019_OFFSET|macro|GMAC_ST2CW019_OFFSET
DECL|GMAC_ST2CW019_Type|typedef|} GMAC_ST2CW019_Type;
DECL|GMAC_ST2CW019|member|__IO GMAC_ST2CW019_Type GMAC_ST2CW019; /**< Offset: 0x798 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 19) */
DECL|GMAC_ST2CW019|member|__IO uint32_t GMAC_ST2CW019; /**< (GMAC Offset: 0x798) Screening Type 2 Compare Word 0 Register (index = 19) */
DECL|GMAC_ST2CW01_COMPVAL_Msk|macro|GMAC_ST2CW01_COMPVAL_Msk
DECL|GMAC_ST2CW01_COMPVAL_Pos|macro|GMAC_ST2CW01_COMPVAL_Pos
DECL|GMAC_ST2CW01_COMPVAL|macro|GMAC_ST2CW01_COMPVAL
DECL|GMAC_ST2CW01_MASKVAL_Msk|macro|GMAC_ST2CW01_MASKVAL_Msk
DECL|GMAC_ST2CW01_MASKVAL_Pos|macro|GMAC_ST2CW01_MASKVAL_Pos
DECL|GMAC_ST2CW01_MASKVAL|macro|GMAC_ST2CW01_MASKVAL
DECL|GMAC_ST2CW01_Msk|macro|GMAC_ST2CW01_Msk
DECL|GMAC_ST2CW01_OFFSET|macro|GMAC_ST2CW01_OFFSET
DECL|GMAC_ST2CW01_Type|typedef|} GMAC_ST2CW01_Type;
DECL|GMAC_ST2CW01|member|__IO GMAC_ST2CW01_Type GMAC_ST2CW01; /**< Offset: 0x708 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 1) */
DECL|GMAC_ST2CW01|member|__IO uint32_t GMAC_ST2CW01; /**< (GMAC Offset: 0x708) Screening Type 2 Compare Word 0 Register (index = 1) */
DECL|GMAC_ST2CW020_COMPVAL_Msk|macro|GMAC_ST2CW020_COMPVAL_Msk
DECL|GMAC_ST2CW020_COMPVAL_Pos|macro|GMAC_ST2CW020_COMPVAL_Pos
DECL|GMAC_ST2CW020_COMPVAL|macro|GMAC_ST2CW020_COMPVAL
DECL|GMAC_ST2CW020_MASKVAL_Msk|macro|GMAC_ST2CW020_MASKVAL_Msk
DECL|GMAC_ST2CW020_MASKVAL_Pos|macro|GMAC_ST2CW020_MASKVAL_Pos
DECL|GMAC_ST2CW020_MASKVAL|macro|GMAC_ST2CW020_MASKVAL
DECL|GMAC_ST2CW020_Msk|macro|GMAC_ST2CW020_Msk
DECL|GMAC_ST2CW020_OFFSET|macro|GMAC_ST2CW020_OFFSET
DECL|GMAC_ST2CW020_Type|typedef|} GMAC_ST2CW020_Type;
DECL|GMAC_ST2CW020|member|__IO GMAC_ST2CW020_Type GMAC_ST2CW020; /**< Offset: 0x7A0 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 20) */
DECL|GMAC_ST2CW020|member|__IO uint32_t GMAC_ST2CW020; /**< (GMAC Offset: 0x7A0) Screening Type 2 Compare Word 0 Register (index = 20) */
DECL|GMAC_ST2CW021_COMPVAL_Msk|macro|GMAC_ST2CW021_COMPVAL_Msk
DECL|GMAC_ST2CW021_COMPVAL_Pos|macro|GMAC_ST2CW021_COMPVAL_Pos
DECL|GMAC_ST2CW021_COMPVAL|macro|GMAC_ST2CW021_COMPVAL
DECL|GMAC_ST2CW021_MASKVAL_Msk|macro|GMAC_ST2CW021_MASKVAL_Msk
DECL|GMAC_ST2CW021_MASKVAL_Pos|macro|GMAC_ST2CW021_MASKVAL_Pos
DECL|GMAC_ST2CW021_MASKVAL|macro|GMAC_ST2CW021_MASKVAL
DECL|GMAC_ST2CW021_Msk|macro|GMAC_ST2CW021_Msk
DECL|GMAC_ST2CW021_OFFSET|macro|GMAC_ST2CW021_OFFSET
DECL|GMAC_ST2CW021_Type|typedef|} GMAC_ST2CW021_Type;
DECL|GMAC_ST2CW021|member|__IO GMAC_ST2CW021_Type GMAC_ST2CW021; /**< Offset: 0x7A8 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 21) */
DECL|GMAC_ST2CW021|member|__IO uint32_t GMAC_ST2CW021; /**< (GMAC Offset: 0x7A8) Screening Type 2 Compare Word 0 Register (index = 21) */
DECL|GMAC_ST2CW022_COMPVAL_Msk|macro|GMAC_ST2CW022_COMPVAL_Msk
DECL|GMAC_ST2CW022_COMPVAL_Pos|macro|GMAC_ST2CW022_COMPVAL_Pos
DECL|GMAC_ST2CW022_COMPVAL|macro|GMAC_ST2CW022_COMPVAL
DECL|GMAC_ST2CW022_MASKVAL_Msk|macro|GMAC_ST2CW022_MASKVAL_Msk
DECL|GMAC_ST2CW022_MASKVAL_Pos|macro|GMAC_ST2CW022_MASKVAL_Pos
DECL|GMAC_ST2CW022_MASKVAL|macro|GMAC_ST2CW022_MASKVAL
DECL|GMAC_ST2CW022_Msk|macro|GMAC_ST2CW022_Msk
DECL|GMAC_ST2CW022_OFFSET|macro|GMAC_ST2CW022_OFFSET
DECL|GMAC_ST2CW022_Type|typedef|} GMAC_ST2CW022_Type;
DECL|GMAC_ST2CW022|member|__IO GMAC_ST2CW022_Type GMAC_ST2CW022; /**< Offset: 0x7B0 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 22) */
DECL|GMAC_ST2CW022|member|__IO uint32_t GMAC_ST2CW022; /**< (GMAC Offset: 0x7B0) Screening Type 2 Compare Word 0 Register (index = 22) */
DECL|GMAC_ST2CW023_COMPVAL_Msk|macro|GMAC_ST2CW023_COMPVAL_Msk
DECL|GMAC_ST2CW023_COMPVAL_Pos|macro|GMAC_ST2CW023_COMPVAL_Pos
DECL|GMAC_ST2CW023_COMPVAL|macro|GMAC_ST2CW023_COMPVAL
DECL|GMAC_ST2CW023_MASKVAL_Msk|macro|GMAC_ST2CW023_MASKVAL_Msk
DECL|GMAC_ST2CW023_MASKVAL_Pos|macro|GMAC_ST2CW023_MASKVAL_Pos
DECL|GMAC_ST2CW023_MASKVAL|macro|GMAC_ST2CW023_MASKVAL
DECL|GMAC_ST2CW023_Msk|macro|GMAC_ST2CW023_Msk
DECL|GMAC_ST2CW023_OFFSET|macro|GMAC_ST2CW023_OFFSET
DECL|GMAC_ST2CW023_Type|typedef|} GMAC_ST2CW023_Type;
DECL|GMAC_ST2CW023|member|__IO GMAC_ST2CW023_Type GMAC_ST2CW023; /**< Offset: 0x7B8 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 23) */
DECL|GMAC_ST2CW023|member|__IO uint32_t GMAC_ST2CW023; /**< (GMAC Offset: 0x7B8) Screening Type 2 Compare Word 0 Register (index = 23) */
DECL|GMAC_ST2CW02_COMPVAL_Msk|macro|GMAC_ST2CW02_COMPVAL_Msk
DECL|GMAC_ST2CW02_COMPVAL_Pos|macro|GMAC_ST2CW02_COMPVAL_Pos
DECL|GMAC_ST2CW02_COMPVAL|macro|GMAC_ST2CW02_COMPVAL
DECL|GMAC_ST2CW02_MASKVAL_Msk|macro|GMAC_ST2CW02_MASKVAL_Msk
DECL|GMAC_ST2CW02_MASKVAL_Pos|macro|GMAC_ST2CW02_MASKVAL_Pos
DECL|GMAC_ST2CW02_MASKVAL|macro|GMAC_ST2CW02_MASKVAL
DECL|GMAC_ST2CW02_Msk|macro|GMAC_ST2CW02_Msk
DECL|GMAC_ST2CW02_OFFSET|macro|GMAC_ST2CW02_OFFSET
DECL|GMAC_ST2CW02_Type|typedef|} GMAC_ST2CW02_Type;
DECL|GMAC_ST2CW02|member|__IO GMAC_ST2CW02_Type GMAC_ST2CW02; /**< Offset: 0x710 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 2) */
DECL|GMAC_ST2CW02|member|__IO uint32_t GMAC_ST2CW02; /**< (GMAC Offset: 0x710) Screening Type 2 Compare Word 0 Register (index = 2) */
DECL|GMAC_ST2CW03_COMPVAL_Msk|macro|GMAC_ST2CW03_COMPVAL_Msk
DECL|GMAC_ST2CW03_COMPVAL_Pos|macro|GMAC_ST2CW03_COMPVAL_Pos
DECL|GMAC_ST2CW03_COMPVAL|macro|GMAC_ST2CW03_COMPVAL
DECL|GMAC_ST2CW03_MASKVAL_Msk|macro|GMAC_ST2CW03_MASKVAL_Msk
DECL|GMAC_ST2CW03_MASKVAL_Pos|macro|GMAC_ST2CW03_MASKVAL_Pos
DECL|GMAC_ST2CW03_MASKVAL|macro|GMAC_ST2CW03_MASKVAL
DECL|GMAC_ST2CW03_Msk|macro|GMAC_ST2CW03_Msk
DECL|GMAC_ST2CW03_OFFSET|macro|GMAC_ST2CW03_OFFSET
DECL|GMAC_ST2CW03_Type|typedef|} GMAC_ST2CW03_Type;
DECL|GMAC_ST2CW03|member|__IO GMAC_ST2CW03_Type GMAC_ST2CW03; /**< Offset: 0x718 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 3) */
DECL|GMAC_ST2CW03|member|__IO uint32_t GMAC_ST2CW03; /**< (GMAC Offset: 0x718) Screening Type 2 Compare Word 0 Register (index = 3) */
DECL|GMAC_ST2CW04_COMPVAL_Msk|macro|GMAC_ST2CW04_COMPVAL_Msk
DECL|GMAC_ST2CW04_COMPVAL_Pos|macro|GMAC_ST2CW04_COMPVAL_Pos
DECL|GMAC_ST2CW04_COMPVAL|macro|GMAC_ST2CW04_COMPVAL
DECL|GMAC_ST2CW04_MASKVAL_Msk|macro|GMAC_ST2CW04_MASKVAL_Msk
DECL|GMAC_ST2CW04_MASKVAL_Pos|macro|GMAC_ST2CW04_MASKVAL_Pos
DECL|GMAC_ST2CW04_MASKVAL|macro|GMAC_ST2CW04_MASKVAL
DECL|GMAC_ST2CW04_Msk|macro|GMAC_ST2CW04_Msk
DECL|GMAC_ST2CW04_OFFSET|macro|GMAC_ST2CW04_OFFSET
DECL|GMAC_ST2CW04_Type|typedef|} GMAC_ST2CW04_Type;
DECL|GMAC_ST2CW04|member|__IO GMAC_ST2CW04_Type GMAC_ST2CW04; /**< Offset: 0x720 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 4) */
DECL|GMAC_ST2CW04|member|__IO uint32_t GMAC_ST2CW04; /**< (GMAC Offset: 0x720) Screening Type 2 Compare Word 0 Register (index = 4) */
DECL|GMAC_ST2CW05_COMPVAL_Msk|macro|GMAC_ST2CW05_COMPVAL_Msk
DECL|GMAC_ST2CW05_COMPVAL_Pos|macro|GMAC_ST2CW05_COMPVAL_Pos
DECL|GMAC_ST2CW05_COMPVAL|macro|GMAC_ST2CW05_COMPVAL
DECL|GMAC_ST2CW05_MASKVAL_Msk|macro|GMAC_ST2CW05_MASKVAL_Msk
DECL|GMAC_ST2CW05_MASKVAL_Pos|macro|GMAC_ST2CW05_MASKVAL_Pos
DECL|GMAC_ST2CW05_MASKVAL|macro|GMAC_ST2CW05_MASKVAL
DECL|GMAC_ST2CW05_Msk|macro|GMAC_ST2CW05_Msk
DECL|GMAC_ST2CW05_OFFSET|macro|GMAC_ST2CW05_OFFSET
DECL|GMAC_ST2CW05_Type|typedef|} GMAC_ST2CW05_Type;
DECL|GMAC_ST2CW05|member|__IO GMAC_ST2CW05_Type GMAC_ST2CW05; /**< Offset: 0x728 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 5) */
DECL|GMAC_ST2CW05|member|__IO uint32_t GMAC_ST2CW05; /**< (GMAC Offset: 0x728) Screening Type 2 Compare Word 0 Register (index = 5) */
DECL|GMAC_ST2CW06_COMPVAL_Msk|macro|GMAC_ST2CW06_COMPVAL_Msk
DECL|GMAC_ST2CW06_COMPVAL_Pos|macro|GMAC_ST2CW06_COMPVAL_Pos
DECL|GMAC_ST2CW06_COMPVAL|macro|GMAC_ST2CW06_COMPVAL
DECL|GMAC_ST2CW06_MASKVAL_Msk|macro|GMAC_ST2CW06_MASKVAL_Msk
DECL|GMAC_ST2CW06_MASKVAL_Pos|macro|GMAC_ST2CW06_MASKVAL_Pos
DECL|GMAC_ST2CW06_MASKVAL|macro|GMAC_ST2CW06_MASKVAL
DECL|GMAC_ST2CW06_Msk|macro|GMAC_ST2CW06_Msk
DECL|GMAC_ST2CW06_OFFSET|macro|GMAC_ST2CW06_OFFSET
DECL|GMAC_ST2CW06_Type|typedef|} GMAC_ST2CW06_Type;
DECL|GMAC_ST2CW06|member|__IO GMAC_ST2CW06_Type GMAC_ST2CW06; /**< Offset: 0x730 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 6) */
DECL|GMAC_ST2CW06|member|__IO uint32_t GMAC_ST2CW06; /**< (GMAC Offset: 0x730) Screening Type 2 Compare Word 0 Register (index = 6) */
DECL|GMAC_ST2CW07_COMPVAL_Msk|macro|GMAC_ST2CW07_COMPVAL_Msk
DECL|GMAC_ST2CW07_COMPVAL_Pos|macro|GMAC_ST2CW07_COMPVAL_Pos
DECL|GMAC_ST2CW07_COMPVAL|macro|GMAC_ST2CW07_COMPVAL
DECL|GMAC_ST2CW07_MASKVAL_Msk|macro|GMAC_ST2CW07_MASKVAL_Msk
DECL|GMAC_ST2CW07_MASKVAL_Pos|macro|GMAC_ST2CW07_MASKVAL_Pos
DECL|GMAC_ST2CW07_MASKVAL|macro|GMAC_ST2CW07_MASKVAL
DECL|GMAC_ST2CW07_Msk|macro|GMAC_ST2CW07_Msk
DECL|GMAC_ST2CW07_OFFSET|macro|GMAC_ST2CW07_OFFSET
DECL|GMAC_ST2CW07_Type|typedef|} GMAC_ST2CW07_Type;
DECL|GMAC_ST2CW07|member|__IO GMAC_ST2CW07_Type GMAC_ST2CW07; /**< Offset: 0x738 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 7) */
DECL|GMAC_ST2CW07|member|__IO uint32_t GMAC_ST2CW07; /**< (GMAC Offset: 0x738) Screening Type 2 Compare Word 0 Register (index = 7) */
DECL|GMAC_ST2CW08_COMPVAL_Msk|macro|GMAC_ST2CW08_COMPVAL_Msk
DECL|GMAC_ST2CW08_COMPVAL_Pos|macro|GMAC_ST2CW08_COMPVAL_Pos
DECL|GMAC_ST2CW08_COMPVAL|macro|GMAC_ST2CW08_COMPVAL
DECL|GMAC_ST2CW08_MASKVAL_Msk|macro|GMAC_ST2CW08_MASKVAL_Msk
DECL|GMAC_ST2CW08_MASKVAL_Pos|macro|GMAC_ST2CW08_MASKVAL_Pos
DECL|GMAC_ST2CW08_MASKVAL|macro|GMAC_ST2CW08_MASKVAL
DECL|GMAC_ST2CW08_Msk|macro|GMAC_ST2CW08_Msk
DECL|GMAC_ST2CW08_OFFSET|macro|GMAC_ST2CW08_OFFSET
DECL|GMAC_ST2CW08_Type|typedef|} GMAC_ST2CW08_Type;
DECL|GMAC_ST2CW08|member|__IO GMAC_ST2CW08_Type GMAC_ST2CW08; /**< Offset: 0x740 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 8) */
DECL|GMAC_ST2CW08|member|__IO uint32_t GMAC_ST2CW08; /**< (GMAC Offset: 0x740) Screening Type 2 Compare Word 0 Register (index = 8) */
DECL|GMAC_ST2CW09_COMPVAL_Msk|macro|GMAC_ST2CW09_COMPVAL_Msk
DECL|GMAC_ST2CW09_COMPVAL_Pos|macro|GMAC_ST2CW09_COMPVAL_Pos
DECL|GMAC_ST2CW09_COMPVAL|macro|GMAC_ST2CW09_COMPVAL
DECL|GMAC_ST2CW09_MASKVAL_Msk|macro|GMAC_ST2CW09_MASKVAL_Msk
DECL|GMAC_ST2CW09_MASKVAL_Pos|macro|GMAC_ST2CW09_MASKVAL_Pos
DECL|GMAC_ST2CW09_MASKVAL|macro|GMAC_ST2CW09_MASKVAL
DECL|GMAC_ST2CW09_Msk|macro|GMAC_ST2CW09_Msk
DECL|GMAC_ST2CW09_OFFSET|macro|GMAC_ST2CW09_OFFSET
DECL|GMAC_ST2CW09_Type|typedef|} GMAC_ST2CW09_Type;
DECL|GMAC_ST2CW09|member|__IO GMAC_ST2CW09_Type GMAC_ST2CW09; /**< Offset: 0x748 (R/W 32) Screening Type 2 Compare Word 0 Register (index = 9) */
DECL|GMAC_ST2CW09|member|__IO uint32_t GMAC_ST2CW09; /**< (GMAC Offset: 0x748) Screening Type 2 Compare Word 0 Register (index = 9) */
DECL|GMAC_ST2CW10_MASK|macro|GMAC_ST2CW10_MASK
DECL|GMAC_ST2CW10_Msk|macro|GMAC_ST2CW10_Msk
DECL|GMAC_ST2CW10_OFFSET|macro|GMAC_ST2CW10_OFFSET
DECL|GMAC_ST2CW10_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW10_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW10_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW10_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW10_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW10_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW10_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW10_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW10_OFFSSTRT_IP_Val|macro|GMAC_ST2CW10_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW10_OFFSSTRT_IP|macro|GMAC_ST2CW10_OFFSSTRT_IP
DECL|GMAC_ST2CW10_OFFSSTRT_Msk|macro|GMAC_ST2CW10_OFFSSTRT_Msk
DECL|GMAC_ST2CW10_OFFSSTRT_Pos|macro|GMAC_ST2CW10_OFFSSTRT_Pos
DECL|GMAC_ST2CW10_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW10_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW10_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW10_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW10_OFFSSTRT|macro|GMAC_ST2CW10_OFFSSTRT
DECL|GMAC_ST2CW10_OFFSVAL_Msk|macro|GMAC_ST2CW10_OFFSVAL_Msk
DECL|GMAC_ST2CW10_OFFSVAL_Pos|macro|GMAC_ST2CW10_OFFSVAL_Pos
DECL|GMAC_ST2CW10_OFFSVAL|macro|GMAC_ST2CW10_OFFSVAL
DECL|GMAC_ST2CW10_Type|typedef|} GMAC_ST2CW10_Type;
DECL|GMAC_ST2CW10|member|__IO GMAC_ST2CW10_Type GMAC_ST2CW10; /**< Offset: 0x704 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 0) */
DECL|GMAC_ST2CW10|member|__IO uint32_t GMAC_ST2CW10; /**< (GMAC Offset: 0x704) Screening Type 2 Compare Word 1 Register (index = 0) */
DECL|GMAC_ST2CW110_MASK|macro|GMAC_ST2CW110_MASK
DECL|GMAC_ST2CW110_Msk|macro|GMAC_ST2CW110_Msk
DECL|GMAC_ST2CW110_OFFSET|macro|GMAC_ST2CW110_OFFSET
DECL|GMAC_ST2CW110_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW110_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW110_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW110_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW110_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW110_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW110_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW110_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW110_OFFSSTRT_IP_Val|macro|GMAC_ST2CW110_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW110_OFFSSTRT_IP|macro|GMAC_ST2CW110_OFFSSTRT_IP
DECL|GMAC_ST2CW110_OFFSSTRT_Msk|macro|GMAC_ST2CW110_OFFSSTRT_Msk
DECL|GMAC_ST2CW110_OFFSSTRT_Pos|macro|GMAC_ST2CW110_OFFSSTRT_Pos
DECL|GMAC_ST2CW110_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW110_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW110_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW110_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW110_OFFSSTRT|macro|GMAC_ST2CW110_OFFSSTRT
DECL|GMAC_ST2CW110_OFFSVAL_Msk|macro|GMAC_ST2CW110_OFFSVAL_Msk
DECL|GMAC_ST2CW110_OFFSVAL_Pos|macro|GMAC_ST2CW110_OFFSVAL_Pos
DECL|GMAC_ST2CW110_OFFSVAL|macro|GMAC_ST2CW110_OFFSVAL
DECL|GMAC_ST2CW110_Type|typedef|} GMAC_ST2CW110_Type;
DECL|GMAC_ST2CW110|member|__IO GMAC_ST2CW110_Type GMAC_ST2CW110; /**< Offset: 0x754 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 10) */
DECL|GMAC_ST2CW110|member|__IO uint32_t GMAC_ST2CW110; /**< (GMAC Offset: 0x754) Screening Type 2 Compare Word 1 Register (index = 10) */
DECL|GMAC_ST2CW111_MASK|macro|GMAC_ST2CW111_MASK
DECL|GMAC_ST2CW111_Msk|macro|GMAC_ST2CW111_Msk
DECL|GMAC_ST2CW111_OFFSET|macro|GMAC_ST2CW111_OFFSET
DECL|GMAC_ST2CW111_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW111_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW111_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW111_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW111_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW111_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW111_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW111_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW111_OFFSSTRT_IP_Val|macro|GMAC_ST2CW111_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW111_OFFSSTRT_IP|macro|GMAC_ST2CW111_OFFSSTRT_IP
DECL|GMAC_ST2CW111_OFFSSTRT_Msk|macro|GMAC_ST2CW111_OFFSSTRT_Msk
DECL|GMAC_ST2CW111_OFFSSTRT_Pos|macro|GMAC_ST2CW111_OFFSSTRT_Pos
DECL|GMAC_ST2CW111_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW111_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW111_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW111_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW111_OFFSSTRT|macro|GMAC_ST2CW111_OFFSSTRT
DECL|GMAC_ST2CW111_OFFSVAL_Msk|macro|GMAC_ST2CW111_OFFSVAL_Msk
DECL|GMAC_ST2CW111_OFFSVAL_Pos|macro|GMAC_ST2CW111_OFFSVAL_Pos
DECL|GMAC_ST2CW111_OFFSVAL|macro|GMAC_ST2CW111_OFFSVAL
DECL|GMAC_ST2CW111_Type|typedef|} GMAC_ST2CW111_Type;
DECL|GMAC_ST2CW111|member|__IO GMAC_ST2CW111_Type GMAC_ST2CW111; /**< Offset: 0x75C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 11) */
DECL|GMAC_ST2CW111|member|__IO uint32_t GMAC_ST2CW111; /**< (GMAC Offset: 0x75C) Screening Type 2 Compare Word 1 Register (index = 11) */
DECL|GMAC_ST2CW112_MASK|macro|GMAC_ST2CW112_MASK
DECL|GMAC_ST2CW112_Msk|macro|GMAC_ST2CW112_Msk
DECL|GMAC_ST2CW112_OFFSET|macro|GMAC_ST2CW112_OFFSET
DECL|GMAC_ST2CW112_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW112_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW112_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW112_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW112_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW112_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW112_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW112_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW112_OFFSSTRT_IP_Val|macro|GMAC_ST2CW112_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW112_OFFSSTRT_IP|macro|GMAC_ST2CW112_OFFSSTRT_IP
DECL|GMAC_ST2CW112_OFFSSTRT_Msk|macro|GMAC_ST2CW112_OFFSSTRT_Msk
DECL|GMAC_ST2CW112_OFFSSTRT_Pos|macro|GMAC_ST2CW112_OFFSSTRT_Pos
DECL|GMAC_ST2CW112_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW112_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW112_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW112_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW112_OFFSSTRT|macro|GMAC_ST2CW112_OFFSSTRT
DECL|GMAC_ST2CW112_OFFSVAL_Msk|macro|GMAC_ST2CW112_OFFSVAL_Msk
DECL|GMAC_ST2CW112_OFFSVAL_Pos|macro|GMAC_ST2CW112_OFFSVAL_Pos
DECL|GMAC_ST2CW112_OFFSVAL|macro|GMAC_ST2CW112_OFFSVAL
DECL|GMAC_ST2CW112_Type|typedef|} GMAC_ST2CW112_Type;
DECL|GMAC_ST2CW112|member|__IO GMAC_ST2CW112_Type GMAC_ST2CW112; /**< Offset: 0x764 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 12) */
DECL|GMAC_ST2CW112|member|__IO uint32_t GMAC_ST2CW112; /**< (GMAC Offset: 0x764) Screening Type 2 Compare Word 1 Register (index = 12) */
DECL|GMAC_ST2CW113_MASK|macro|GMAC_ST2CW113_MASK
DECL|GMAC_ST2CW113_Msk|macro|GMAC_ST2CW113_Msk
DECL|GMAC_ST2CW113_OFFSET|macro|GMAC_ST2CW113_OFFSET
DECL|GMAC_ST2CW113_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW113_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW113_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW113_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW113_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW113_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW113_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW113_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW113_OFFSSTRT_IP_Val|macro|GMAC_ST2CW113_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW113_OFFSSTRT_IP|macro|GMAC_ST2CW113_OFFSSTRT_IP
DECL|GMAC_ST2CW113_OFFSSTRT_Msk|macro|GMAC_ST2CW113_OFFSSTRT_Msk
DECL|GMAC_ST2CW113_OFFSSTRT_Pos|macro|GMAC_ST2CW113_OFFSSTRT_Pos
DECL|GMAC_ST2CW113_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW113_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW113_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW113_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW113_OFFSSTRT|macro|GMAC_ST2CW113_OFFSSTRT
DECL|GMAC_ST2CW113_OFFSVAL_Msk|macro|GMAC_ST2CW113_OFFSVAL_Msk
DECL|GMAC_ST2CW113_OFFSVAL_Pos|macro|GMAC_ST2CW113_OFFSVAL_Pos
DECL|GMAC_ST2CW113_OFFSVAL|macro|GMAC_ST2CW113_OFFSVAL
DECL|GMAC_ST2CW113_Type|typedef|} GMAC_ST2CW113_Type;
DECL|GMAC_ST2CW113|member|__IO GMAC_ST2CW113_Type GMAC_ST2CW113; /**< Offset: 0x76C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 13) */
DECL|GMAC_ST2CW113|member|__IO uint32_t GMAC_ST2CW113; /**< (GMAC Offset: 0x76C) Screening Type 2 Compare Word 1 Register (index = 13) */
DECL|GMAC_ST2CW114_MASK|macro|GMAC_ST2CW114_MASK
DECL|GMAC_ST2CW114_Msk|macro|GMAC_ST2CW114_Msk
DECL|GMAC_ST2CW114_OFFSET|macro|GMAC_ST2CW114_OFFSET
DECL|GMAC_ST2CW114_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW114_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW114_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW114_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW114_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW114_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW114_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW114_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW114_OFFSSTRT_IP_Val|macro|GMAC_ST2CW114_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW114_OFFSSTRT_IP|macro|GMAC_ST2CW114_OFFSSTRT_IP
DECL|GMAC_ST2CW114_OFFSSTRT_Msk|macro|GMAC_ST2CW114_OFFSSTRT_Msk
DECL|GMAC_ST2CW114_OFFSSTRT_Pos|macro|GMAC_ST2CW114_OFFSSTRT_Pos
DECL|GMAC_ST2CW114_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW114_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW114_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW114_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW114_OFFSSTRT|macro|GMAC_ST2CW114_OFFSSTRT
DECL|GMAC_ST2CW114_OFFSVAL_Msk|macro|GMAC_ST2CW114_OFFSVAL_Msk
DECL|GMAC_ST2CW114_OFFSVAL_Pos|macro|GMAC_ST2CW114_OFFSVAL_Pos
DECL|GMAC_ST2CW114_OFFSVAL|macro|GMAC_ST2CW114_OFFSVAL
DECL|GMAC_ST2CW114_Type|typedef|} GMAC_ST2CW114_Type;
DECL|GMAC_ST2CW114|member|__IO GMAC_ST2CW114_Type GMAC_ST2CW114; /**< Offset: 0x774 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 14) */
DECL|GMAC_ST2CW114|member|__IO uint32_t GMAC_ST2CW114; /**< (GMAC Offset: 0x774) Screening Type 2 Compare Word 1 Register (index = 14) */
DECL|GMAC_ST2CW115_MASK|macro|GMAC_ST2CW115_MASK
DECL|GMAC_ST2CW115_Msk|macro|GMAC_ST2CW115_Msk
DECL|GMAC_ST2CW115_OFFSET|macro|GMAC_ST2CW115_OFFSET
DECL|GMAC_ST2CW115_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW115_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW115_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW115_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW115_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW115_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW115_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW115_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW115_OFFSSTRT_IP_Val|macro|GMAC_ST2CW115_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW115_OFFSSTRT_IP|macro|GMAC_ST2CW115_OFFSSTRT_IP
DECL|GMAC_ST2CW115_OFFSSTRT_Msk|macro|GMAC_ST2CW115_OFFSSTRT_Msk
DECL|GMAC_ST2CW115_OFFSSTRT_Pos|macro|GMAC_ST2CW115_OFFSSTRT_Pos
DECL|GMAC_ST2CW115_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW115_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW115_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW115_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW115_OFFSSTRT|macro|GMAC_ST2CW115_OFFSSTRT
DECL|GMAC_ST2CW115_OFFSVAL_Msk|macro|GMAC_ST2CW115_OFFSVAL_Msk
DECL|GMAC_ST2CW115_OFFSVAL_Pos|macro|GMAC_ST2CW115_OFFSVAL_Pos
DECL|GMAC_ST2CW115_OFFSVAL|macro|GMAC_ST2CW115_OFFSVAL
DECL|GMAC_ST2CW115_Type|typedef|} GMAC_ST2CW115_Type;
DECL|GMAC_ST2CW115|member|__IO GMAC_ST2CW115_Type GMAC_ST2CW115; /**< Offset: 0x77C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 15) */
DECL|GMAC_ST2CW115|member|__IO uint32_t GMAC_ST2CW115; /**< (GMAC Offset: 0x77C) Screening Type 2 Compare Word 1 Register (index = 15) */
DECL|GMAC_ST2CW116_MASK|macro|GMAC_ST2CW116_MASK
DECL|GMAC_ST2CW116_Msk|macro|GMAC_ST2CW116_Msk
DECL|GMAC_ST2CW116_OFFSET|macro|GMAC_ST2CW116_OFFSET
DECL|GMAC_ST2CW116_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW116_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW116_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW116_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW116_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW116_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW116_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW116_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW116_OFFSSTRT_IP_Val|macro|GMAC_ST2CW116_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW116_OFFSSTRT_IP|macro|GMAC_ST2CW116_OFFSSTRT_IP
DECL|GMAC_ST2CW116_OFFSSTRT_Msk|macro|GMAC_ST2CW116_OFFSSTRT_Msk
DECL|GMAC_ST2CW116_OFFSSTRT_Pos|macro|GMAC_ST2CW116_OFFSSTRT_Pos
DECL|GMAC_ST2CW116_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW116_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW116_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW116_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW116_OFFSSTRT|macro|GMAC_ST2CW116_OFFSSTRT
DECL|GMAC_ST2CW116_OFFSVAL_Msk|macro|GMAC_ST2CW116_OFFSVAL_Msk
DECL|GMAC_ST2CW116_OFFSVAL_Pos|macro|GMAC_ST2CW116_OFFSVAL_Pos
DECL|GMAC_ST2CW116_OFFSVAL|macro|GMAC_ST2CW116_OFFSVAL
DECL|GMAC_ST2CW116_Type|typedef|} GMAC_ST2CW116_Type;
DECL|GMAC_ST2CW116|member|__IO GMAC_ST2CW116_Type GMAC_ST2CW116; /**< Offset: 0x784 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 16) */
DECL|GMAC_ST2CW116|member|__IO uint32_t GMAC_ST2CW116; /**< (GMAC Offset: 0x784) Screening Type 2 Compare Word 1 Register (index = 16) */
DECL|GMAC_ST2CW117_MASK|macro|GMAC_ST2CW117_MASK
DECL|GMAC_ST2CW117_Msk|macro|GMAC_ST2CW117_Msk
DECL|GMAC_ST2CW117_OFFSET|macro|GMAC_ST2CW117_OFFSET
DECL|GMAC_ST2CW117_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW117_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW117_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW117_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW117_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW117_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW117_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW117_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW117_OFFSSTRT_IP_Val|macro|GMAC_ST2CW117_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW117_OFFSSTRT_IP|macro|GMAC_ST2CW117_OFFSSTRT_IP
DECL|GMAC_ST2CW117_OFFSSTRT_Msk|macro|GMAC_ST2CW117_OFFSSTRT_Msk
DECL|GMAC_ST2CW117_OFFSSTRT_Pos|macro|GMAC_ST2CW117_OFFSSTRT_Pos
DECL|GMAC_ST2CW117_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW117_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW117_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW117_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW117_OFFSSTRT|macro|GMAC_ST2CW117_OFFSSTRT
DECL|GMAC_ST2CW117_OFFSVAL_Msk|macro|GMAC_ST2CW117_OFFSVAL_Msk
DECL|GMAC_ST2CW117_OFFSVAL_Pos|macro|GMAC_ST2CW117_OFFSVAL_Pos
DECL|GMAC_ST2CW117_OFFSVAL|macro|GMAC_ST2CW117_OFFSVAL
DECL|GMAC_ST2CW117_Type|typedef|} GMAC_ST2CW117_Type;
DECL|GMAC_ST2CW117|member|__IO GMAC_ST2CW117_Type GMAC_ST2CW117; /**< Offset: 0x78C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 17) */
DECL|GMAC_ST2CW117|member|__IO uint32_t GMAC_ST2CW117; /**< (GMAC Offset: 0x78C) Screening Type 2 Compare Word 1 Register (index = 17) */
DECL|GMAC_ST2CW118_MASK|macro|GMAC_ST2CW118_MASK
DECL|GMAC_ST2CW118_Msk|macro|GMAC_ST2CW118_Msk
DECL|GMAC_ST2CW118_OFFSET|macro|GMAC_ST2CW118_OFFSET
DECL|GMAC_ST2CW118_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW118_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW118_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW118_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW118_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW118_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW118_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW118_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW118_OFFSSTRT_IP_Val|macro|GMAC_ST2CW118_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW118_OFFSSTRT_IP|macro|GMAC_ST2CW118_OFFSSTRT_IP
DECL|GMAC_ST2CW118_OFFSSTRT_Msk|macro|GMAC_ST2CW118_OFFSSTRT_Msk
DECL|GMAC_ST2CW118_OFFSSTRT_Pos|macro|GMAC_ST2CW118_OFFSSTRT_Pos
DECL|GMAC_ST2CW118_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW118_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW118_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW118_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW118_OFFSSTRT|macro|GMAC_ST2CW118_OFFSSTRT
DECL|GMAC_ST2CW118_OFFSVAL_Msk|macro|GMAC_ST2CW118_OFFSVAL_Msk
DECL|GMAC_ST2CW118_OFFSVAL_Pos|macro|GMAC_ST2CW118_OFFSVAL_Pos
DECL|GMAC_ST2CW118_OFFSVAL|macro|GMAC_ST2CW118_OFFSVAL
DECL|GMAC_ST2CW118_Type|typedef|} GMAC_ST2CW118_Type;
DECL|GMAC_ST2CW118|member|__IO GMAC_ST2CW118_Type GMAC_ST2CW118; /**< Offset: 0x794 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 18) */
DECL|GMAC_ST2CW118|member|__IO uint32_t GMAC_ST2CW118; /**< (GMAC Offset: 0x794) Screening Type 2 Compare Word 1 Register (index = 18) */
DECL|GMAC_ST2CW119_MASK|macro|GMAC_ST2CW119_MASK
DECL|GMAC_ST2CW119_Msk|macro|GMAC_ST2CW119_Msk
DECL|GMAC_ST2CW119_OFFSET|macro|GMAC_ST2CW119_OFFSET
DECL|GMAC_ST2CW119_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW119_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW119_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW119_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW119_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW119_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW119_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW119_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW119_OFFSSTRT_IP_Val|macro|GMAC_ST2CW119_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW119_OFFSSTRT_IP|macro|GMAC_ST2CW119_OFFSSTRT_IP
DECL|GMAC_ST2CW119_OFFSSTRT_Msk|macro|GMAC_ST2CW119_OFFSSTRT_Msk
DECL|GMAC_ST2CW119_OFFSSTRT_Pos|macro|GMAC_ST2CW119_OFFSSTRT_Pos
DECL|GMAC_ST2CW119_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW119_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW119_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW119_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW119_OFFSSTRT|macro|GMAC_ST2CW119_OFFSSTRT
DECL|GMAC_ST2CW119_OFFSVAL_Msk|macro|GMAC_ST2CW119_OFFSVAL_Msk
DECL|GMAC_ST2CW119_OFFSVAL_Pos|macro|GMAC_ST2CW119_OFFSVAL_Pos
DECL|GMAC_ST2CW119_OFFSVAL|macro|GMAC_ST2CW119_OFFSVAL
DECL|GMAC_ST2CW119_Type|typedef|} GMAC_ST2CW119_Type;
DECL|GMAC_ST2CW119|member|__IO GMAC_ST2CW119_Type GMAC_ST2CW119; /**< Offset: 0x79C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 19) */
DECL|GMAC_ST2CW119|member|__IO uint32_t GMAC_ST2CW119; /**< (GMAC Offset: 0x79C) Screening Type 2 Compare Word 1 Register (index = 19) */
DECL|GMAC_ST2CW11_MASK|macro|GMAC_ST2CW11_MASK
DECL|GMAC_ST2CW11_Msk|macro|GMAC_ST2CW11_Msk
DECL|GMAC_ST2CW11_OFFSET|macro|GMAC_ST2CW11_OFFSET
DECL|GMAC_ST2CW11_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW11_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW11_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW11_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW11_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW11_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW11_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW11_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW11_OFFSSTRT_IP_Val|macro|GMAC_ST2CW11_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW11_OFFSSTRT_IP|macro|GMAC_ST2CW11_OFFSSTRT_IP
DECL|GMAC_ST2CW11_OFFSSTRT_Msk|macro|GMAC_ST2CW11_OFFSSTRT_Msk
DECL|GMAC_ST2CW11_OFFSSTRT_Pos|macro|GMAC_ST2CW11_OFFSSTRT_Pos
DECL|GMAC_ST2CW11_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW11_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW11_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW11_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW11_OFFSSTRT|macro|GMAC_ST2CW11_OFFSSTRT
DECL|GMAC_ST2CW11_OFFSVAL_Msk|macro|GMAC_ST2CW11_OFFSVAL_Msk
DECL|GMAC_ST2CW11_OFFSVAL_Pos|macro|GMAC_ST2CW11_OFFSVAL_Pos
DECL|GMAC_ST2CW11_OFFSVAL|macro|GMAC_ST2CW11_OFFSVAL
DECL|GMAC_ST2CW11_Type|typedef|} GMAC_ST2CW11_Type;
DECL|GMAC_ST2CW11|member|__IO GMAC_ST2CW11_Type GMAC_ST2CW11; /**< Offset: 0x70C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 1) */
DECL|GMAC_ST2CW11|member|__IO uint32_t GMAC_ST2CW11; /**< (GMAC Offset: 0x70C) Screening Type 2 Compare Word 1 Register (index = 1) */
DECL|GMAC_ST2CW120_MASK|macro|GMAC_ST2CW120_MASK
DECL|GMAC_ST2CW120_Msk|macro|GMAC_ST2CW120_Msk
DECL|GMAC_ST2CW120_OFFSET|macro|GMAC_ST2CW120_OFFSET
DECL|GMAC_ST2CW120_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW120_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW120_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW120_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW120_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW120_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW120_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW120_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW120_OFFSSTRT_IP_Val|macro|GMAC_ST2CW120_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW120_OFFSSTRT_IP|macro|GMAC_ST2CW120_OFFSSTRT_IP
DECL|GMAC_ST2CW120_OFFSSTRT_Msk|macro|GMAC_ST2CW120_OFFSSTRT_Msk
DECL|GMAC_ST2CW120_OFFSSTRT_Pos|macro|GMAC_ST2CW120_OFFSSTRT_Pos
DECL|GMAC_ST2CW120_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW120_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW120_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW120_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW120_OFFSSTRT|macro|GMAC_ST2CW120_OFFSSTRT
DECL|GMAC_ST2CW120_OFFSVAL_Msk|macro|GMAC_ST2CW120_OFFSVAL_Msk
DECL|GMAC_ST2CW120_OFFSVAL_Pos|macro|GMAC_ST2CW120_OFFSVAL_Pos
DECL|GMAC_ST2CW120_OFFSVAL|macro|GMAC_ST2CW120_OFFSVAL
DECL|GMAC_ST2CW120_Type|typedef|} GMAC_ST2CW120_Type;
DECL|GMAC_ST2CW120|member|__IO GMAC_ST2CW120_Type GMAC_ST2CW120; /**< Offset: 0x7A4 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 20) */
DECL|GMAC_ST2CW120|member|__IO uint32_t GMAC_ST2CW120; /**< (GMAC Offset: 0x7A4) Screening Type 2 Compare Word 1 Register (index = 20) */
DECL|GMAC_ST2CW121_MASK|macro|GMAC_ST2CW121_MASK
DECL|GMAC_ST2CW121_Msk|macro|GMAC_ST2CW121_Msk
DECL|GMAC_ST2CW121_OFFSET|macro|GMAC_ST2CW121_OFFSET
DECL|GMAC_ST2CW121_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW121_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW121_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW121_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW121_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW121_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW121_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW121_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW121_OFFSSTRT_IP_Val|macro|GMAC_ST2CW121_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW121_OFFSSTRT_IP|macro|GMAC_ST2CW121_OFFSSTRT_IP
DECL|GMAC_ST2CW121_OFFSSTRT_Msk|macro|GMAC_ST2CW121_OFFSSTRT_Msk
DECL|GMAC_ST2CW121_OFFSSTRT_Pos|macro|GMAC_ST2CW121_OFFSSTRT_Pos
DECL|GMAC_ST2CW121_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW121_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW121_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW121_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW121_OFFSSTRT|macro|GMAC_ST2CW121_OFFSSTRT
DECL|GMAC_ST2CW121_OFFSVAL_Msk|macro|GMAC_ST2CW121_OFFSVAL_Msk
DECL|GMAC_ST2CW121_OFFSVAL_Pos|macro|GMAC_ST2CW121_OFFSVAL_Pos
DECL|GMAC_ST2CW121_OFFSVAL|macro|GMAC_ST2CW121_OFFSVAL
DECL|GMAC_ST2CW121_Type|typedef|} GMAC_ST2CW121_Type;
DECL|GMAC_ST2CW121|member|__IO GMAC_ST2CW121_Type GMAC_ST2CW121; /**< Offset: 0x7AC (R/W 32) Screening Type 2 Compare Word 1 Register (index = 21) */
DECL|GMAC_ST2CW121|member|__IO uint32_t GMAC_ST2CW121; /**< (GMAC Offset: 0x7AC) Screening Type 2 Compare Word 1 Register (index = 21) */
DECL|GMAC_ST2CW122_MASK|macro|GMAC_ST2CW122_MASK
DECL|GMAC_ST2CW122_Msk|macro|GMAC_ST2CW122_Msk
DECL|GMAC_ST2CW122_OFFSET|macro|GMAC_ST2CW122_OFFSET
DECL|GMAC_ST2CW122_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW122_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW122_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW122_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW122_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW122_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW122_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW122_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW122_OFFSSTRT_IP_Val|macro|GMAC_ST2CW122_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW122_OFFSSTRT_IP|macro|GMAC_ST2CW122_OFFSSTRT_IP
DECL|GMAC_ST2CW122_OFFSSTRT_Msk|macro|GMAC_ST2CW122_OFFSSTRT_Msk
DECL|GMAC_ST2CW122_OFFSSTRT_Pos|macro|GMAC_ST2CW122_OFFSSTRT_Pos
DECL|GMAC_ST2CW122_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW122_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW122_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW122_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW122_OFFSSTRT|macro|GMAC_ST2CW122_OFFSSTRT
DECL|GMAC_ST2CW122_OFFSVAL_Msk|macro|GMAC_ST2CW122_OFFSVAL_Msk
DECL|GMAC_ST2CW122_OFFSVAL_Pos|macro|GMAC_ST2CW122_OFFSVAL_Pos
DECL|GMAC_ST2CW122_OFFSVAL|macro|GMAC_ST2CW122_OFFSVAL
DECL|GMAC_ST2CW122_Type|typedef|} GMAC_ST2CW122_Type;
DECL|GMAC_ST2CW122|member|__IO GMAC_ST2CW122_Type GMAC_ST2CW122; /**< Offset: 0x7B4 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 22) */
DECL|GMAC_ST2CW122|member|__IO uint32_t GMAC_ST2CW122; /**< (GMAC Offset: 0x7B4) Screening Type 2 Compare Word 1 Register (index = 22) */
DECL|GMAC_ST2CW123_MASK|macro|GMAC_ST2CW123_MASK
DECL|GMAC_ST2CW123_Msk|macro|GMAC_ST2CW123_Msk
DECL|GMAC_ST2CW123_OFFSET|macro|GMAC_ST2CW123_OFFSET
DECL|GMAC_ST2CW123_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW123_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW123_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW123_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW123_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW123_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW123_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW123_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW123_OFFSSTRT_IP_Val|macro|GMAC_ST2CW123_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW123_OFFSSTRT_IP|macro|GMAC_ST2CW123_OFFSSTRT_IP
DECL|GMAC_ST2CW123_OFFSSTRT_Msk|macro|GMAC_ST2CW123_OFFSSTRT_Msk
DECL|GMAC_ST2CW123_OFFSSTRT_Pos|macro|GMAC_ST2CW123_OFFSSTRT_Pos
DECL|GMAC_ST2CW123_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW123_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW123_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW123_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW123_OFFSSTRT|macro|GMAC_ST2CW123_OFFSSTRT
DECL|GMAC_ST2CW123_OFFSVAL_Msk|macro|GMAC_ST2CW123_OFFSVAL_Msk
DECL|GMAC_ST2CW123_OFFSVAL_Pos|macro|GMAC_ST2CW123_OFFSVAL_Pos
DECL|GMAC_ST2CW123_OFFSVAL|macro|GMAC_ST2CW123_OFFSVAL
DECL|GMAC_ST2CW123_Type|typedef|} GMAC_ST2CW123_Type;
DECL|GMAC_ST2CW123|member|__IO GMAC_ST2CW123_Type GMAC_ST2CW123; /**< Offset: 0x7BC (R/W 32) Screening Type 2 Compare Word 1 Register (index = 23) */
DECL|GMAC_ST2CW123|member|__IO uint32_t GMAC_ST2CW123; /**< (GMAC Offset: 0x7BC) Screening Type 2 Compare Word 1 Register (index = 23) */
DECL|GMAC_ST2CW12_MASK|macro|GMAC_ST2CW12_MASK
DECL|GMAC_ST2CW12_Msk|macro|GMAC_ST2CW12_Msk
DECL|GMAC_ST2CW12_OFFSET|macro|GMAC_ST2CW12_OFFSET
DECL|GMAC_ST2CW12_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW12_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW12_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW12_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW12_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW12_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW12_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW12_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW12_OFFSSTRT_IP_Val|macro|GMAC_ST2CW12_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW12_OFFSSTRT_IP|macro|GMAC_ST2CW12_OFFSSTRT_IP
DECL|GMAC_ST2CW12_OFFSSTRT_Msk|macro|GMAC_ST2CW12_OFFSSTRT_Msk
DECL|GMAC_ST2CW12_OFFSSTRT_Pos|macro|GMAC_ST2CW12_OFFSSTRT_Pos
DECL|GMAC_ST2CW12_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW12_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW12_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW12_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW12_OFFSSTRT|macro|GMAC_ST2CW12_OFFSSTRT
DECL|GMAC_ST2CW12_OFFSVAL_Msk|macro|GMAC_ST2CW12_OFFSVAL_Msk
DECL|GMAC_ST2CW12_OFFSVAL_Pos|macro|GMAC_ST2CW12_OFFSVAL_Pos
DECL|GMAC_ST2CW12_OFFSVAL|macro|GMAC_ST2CW12_OFFSVAL
DECL|GMAC_ST2CW12_Type|typedef|} GMAC_ST2CW12_Type;
DECL|GMAC_ST2CW12|member|__IO GMAC_ST2CW12_Type GMAC_ST2CW12; /**< Offset: 0x714 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 2) */
DECL|GMAC_ST2CW12|member|__IO uint32_t GMAC_ST2CW12; /**< (GMAC Offset: 0x714) Screening Type 2 Compare Word 1 Register (index = 2) */
DECL|GMAC_ST2CW13_MASK|macro|GMAC_ST2CW13_MASK
DECL|GMAC_ST2CW13_Msk|macro|GMAC_ST2CW13_Msk
DECL|GMAC_ST2CW13_OFFSET|macro|GMAC_ST2CW13_OFFSET
DECL|GMAC_ST2CW13_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW13_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW13_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW13_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW13_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW13_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW13_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW13_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW13_OFFSSTRT_IP_Val|macro|GMAC_ST2CW13_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW13_OFFSSTRT_IP|macro|GMAC_ST2CW13_OFFSSTRT_IP
DECL|GMAC_ST2CW13_OFFSSTRT_Msk|macro|GMAC_ST2CW13_OFFSSTRT_Msk
DECL|GMAC_ST2CW13_OFFSSTRT_Pos|macro|GMAC_ST2CW13_OFFSSTRT_Pos
DECL|GMAC_ST2CW13_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW13_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW13_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW13_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW13_OFFSSTRT|macro|GMAC_ST2CW13_OFFSSTRT
DECL|GMAC_ST2CW13_OFFSVAL_Msk|macro|GMAC_ST2CW13_OFFSVAL_Msk
DECL|GMAC_ST2CW13_OFFSVAL_Pos|macro|GMAC_ST2CW13_OFFSVAL_Pos
DECL|GMAC_ST2CW13_OFFSVAL|macro|GMAC_ST2CW13_OFFSVAL
DECL|GMAC_ST2CW13_Type|typedef|} GMAC_ST2CW13_Type;
DECL|GMAC_ST2CW13|member|__IO GMAC_ST2CW13_Type GMAC_ST2CW13; /**< Offset: 0x71C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 3) */
DECL|GMAC_ST2CW13|member|__IO uint32_t GMAC_ST2CW13; /**< (GMAC Offset: 0x71C) Screening Type 2 Compare Word 1 Register (index = 3) */
DECL|GMAC_ST2CW14_MASK|macro|GMAC_ST2CW14_MASK
DECL|GMAC_ST2CW14_Msk|macro|GMAC_ST2CW14_Msk
DECL|GMAC_ST2CW14_OFFSET|macro|GMAC_ST2CW14_OFFSET
DECL|GMAC_ST2CW14_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW14_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW14_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW14_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW14_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW14_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW14_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW14_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW14_OFFSSTRT_IP_Val|macro|GMAC_ST2CW14_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW14_OFFSSTRT_IP|macro|GMAC_ST2CW14_OFFSSTRT_IP
DECL|GMAC_ST2CW14_OFFSSTRT_Msk|macro|GMAC_ST2CW14_OFFSSTRT_Msk
DECL|GMAC_ST2CW14_OFFSSTRT_Pos|macro|GMAC_ST2CW14_OFFSSTRT_Pos
DECL|GMAC_ST2CW14_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW14_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW14_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW14_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW14_OFFSSTRT|macro|GMAC_ST2CW14_OFFSSTRT
DECL|GMAC_ST2CW14_OFFSVAL_Msk|macro|GMAC_ST2CW14_OFFSVAL_Msk
DECL|GMAC_ST2CW14_OFFSVAL_Pos|macro|GMAC_ST2CW14_OFFSVAL_Pos
DECL|GMAC_ST2CW14_OFFSVAL|macro|GMAC_ST2CW14_OFFSVAL
DECL|GMAC_ST2CW14_Type|typedef|} GMAC_ST2CW14_Type;
DECL|GMAC_ST2CW14|member|__IO GMAC_ST2CW14_Type GMAC_ST2CW14; /**< Offset: 0x724 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 4) */
DECL|GMAC_ST2CW14|member|__IO uint32_t GMAC_ST2CW14; /**< (GMAC Offset: 0x724) Screening Type 2 Compare Word 1 Register (index = 4) */
DECL|GMAC_ST2CW15_MASK|macro|GMAC_ST2CW15_MASK
DECL|GMAC_ST2CW15_Msk|macro|GMAC_ST2CW15_Msk
DECL|GMAC_ST2CW15_OFFSET|macro|GMAC_ST2CW15_OFFSET
DECL|GMAC_ST2CW15_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW15_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW15_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW15_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW15_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW15_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW15_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW15_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW15_OFFSSTRT_IP_Val|macro|GMAC_ST2CW15_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW15_OFFSSTRT_IP|macro|GMAC_ST2CW15_OFFSSTRT_IP
DECL|GMAC_ST2CW15_OFFSSTRT_Msk|macro|GMAC_ST2CW15_OFFSSTRT_Msk
DECL|GMAC_ST2CW15_OFFSSTRT_Pos|macro|GMAC_ST2CW15_OFFSSTRT_Pos
DECL|GMAC_ST2CW15_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW15_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW15_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW15_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW15_OFFSSTRT|macro|GMAC_ST2CW15_OFFSSTRT
DECL|GMAC_ST2CW15_OFFSVAL_Msk|macro|GMAC_ST2CW15_OFFSVAL_Msk
DECL|GMAC_ST2CW15_OFFSVAL_Pos|macro|GMAC_ST2CW15_OFFSVAL_Pos
DECL|GMAC_ST2CW15_OFFSVAL|macro|GMAC_ST2CW15_OFFSVAL
DECL|GMAC_ST2CW15_Type|typedef|} GMAC_ST2CW15_Type;
DECL|GMAC_ST2CW15|member|__IO GMAC_ST2CW15_Type GMAC_ST2CW15; /**< Offset: 0x72C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 5) */
DECL|GMAC_ST2CW15|member|__IO uint32_t GMAC_ST2CW15; /**< (GMAC Offset: 0x72C) Screening Type 2 Compare Word 1 Register (index = 5) */
DECL|GMAC_ST2CW16_MASK|macro|GMAC_ST2CW16_MASK
DECL|GMAC_ST2CW16_Msk|macro|GMAC_ST2CW16_Msk
DECL|GMAC_ST2CW16_OFFSET|macro|GMAC_ST2CW16_OFFSET
DECL|GMAC_ST2CW16_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW16_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW16_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW16_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW16_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW16_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW16_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW16_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW16_OFFSSTRT_IP_Val|macro|GMAC_ST2CW16_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW16_OFFSSTRT_IP|macro|GMAC_ST2CW16_OFFSSTRT_IP
DECL|GMAC_ST2CW16_OFFSSTRT_Msk|macro|GMAC_ST2CW16_OFFSSTRT_Msk
DECL|GMAC_ST2CW16_OFFSSTRT_Pos|macro|GMAC_ST2CW16_OFFSSTRT_Pos
DECL|GMAC_ST2CW16_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW16_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW16_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW16_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW16_OFFSSTRT|macro|GMAC_ST2CW16_OFFSSTRT
DECL|GMAC_ST2CW16_OFFSVAL_Msk|macro|GMAC_ST2CW16_OFFSVAL_Msk
DECL|GMAC_ST2CW16_OFFSVAL_Pos|macro|GMAC_ST2CW16_OFFSVAL_Pos
DECL|GMAC_ST2CW16_OFFSVAL|macro|GMAC_ST2CW16_OFFSVAL
DECL|GMAC_ST2CW16_Type|typedef|} GMAC_ST2CW16_Type;
DECL|GMAC_ST2CW16|member|__IO GMAC_ST2CW16_Type GMAC_ST2CW16; /**< Offset: 0x734 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 6) */
DECL|GMAC_ST2CW16|member|__IO uint32_t GMAC_ST2CW16; /**< (GMAC Offset: 0x734) Screening Type 2 Compare Word 1 Register (index = 6) */
DECL|GMAC_ST2CW17_MASK|macro|GMAC_ST2CW17_MASK
DECL|GMAC_ST2CW17_Msk|macro|GMAC_ST2CW17_Msk
DECL|GMAC_ST2CW17_OFFSET|macro|GMAC_ST2CW17_OFFSET
DECL|GMAC_ST2CW17_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW17_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW17_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW17_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW17_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW17_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW17_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW17_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW17_OFFSSTRT_IP_Val|macro|GMAC_ST2CW17_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW17_OFFSSTRT_IP|macro|GMAC_ST2CW17_OFFSSTRT_IP
DECL|GMAC_ST2CW17_OFFSSTRT_Msk|macro|GMAC_ST2CW17_OFFSSTRT_Msk
DECL|GMAC_ST2CW17_OFFSSTRT_Pos|macro|GMAC_ST2CW17_OFFSSTRT_Pos
DECL|GMAC_ST2CW17_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW17_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW17_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW17_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW17_OFFSSTRT|macro|GMAC_ST2CW17_OFFSSTRT
DECL|GMAC_ST2CW17_OFFSVAL_Msk|macro|GMAC_ST2CW17_OFFSVAL_Msk
DECL|GMAC_ST2CW17_OFFSVAL_Pos|macro|GMAC_ST2CW17_OFFSVAL_Pos
DECL|GMAC_ST2CW17_OFFSVAL|macro|GMAC_ST2CW17_OFFSVAL
DECL|GMAC_ST2CW17_Type|typedef|} GMAC_ST2CW17_Type;
DECL|GMAC_ST2CW17|member|__IO GMAC_ST2CW17_Type GMAC_ST2CW17; /**< Offset: 0x73C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 7) */
DECL|GMAC_ST2CW17|member|__IO uint32_t GMAC_ST2CW17; /**< (GMAC Offset: 0x73C) Screening Type 2 Compare Word 1 Register (index = 7) */
DECL|GMAC_ST2CW18_MASK|macro|GMAC_ST2CW18_MASK
DECL|GMAC_ST2CW18_Msk|macro|GMAC_ST2CW18_Msk
DECL|GMAC_ST2CW18_OFFSET|macro|GMAC_ST2CW18_OFFSET
DECL|GMAC_ST2CW18_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW18_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW18_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW18_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW18_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW18_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW18_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW18_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW18_OFFSSTRT_IP_Val|macro|GMAC_ST2CW18_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW18_OFFSSTRT_IP|macro|GMAC_ST2CW18_OFFSSTRT_IP
DECL|GMAC_ST2CW18_OFFSSTRT_Msk|macro|GMAC_ST2CW18_OFFSSTRT_Msk
DECL|GMAC_ST2CW18_OFFSSTRT_Pos|macro|GMAC_ST2CW18_OFFSSTRT_Pos
DECL|GMAC_ST2CW18_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW18_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW18_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW18_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW18_OFFSSTRT|macro|GMAC_ST2CW18_OFFSSTRT
DECL|GMAC_ST2CW18_OFFSVAL_Msk|macro|GMAC_ST2CW18_OFFSVAL_Msk
DECL|GMAC_ST2CW18_OFFSVAL_Pos|macro|GMAC_ST2CW18_OFFSVAL_Pos
DECL|GMAC_ST2CW18_OFFSVAL|macro|GMAC_ST2CW18_OFFSVAL
DECL|GMAC_ST2CW18_Type|typedef|} GMAC_ST2CW18_Type;
DECL|GMAC_ST2CW18|member|__IO GMAC_ST2CW18_Type GMAC_ST2CW18; /**< Offset: 0x744 (R/W 32) Screening Type 2 Compare Word 1 Register (index = 8) */
DECL|GMAC_ST2CW18|member|__IO uint32_t GMAC_ST2CW18; /**< (GMAC Offset: 0x744) Screening Type 2 Compare Word 1 Register (index = 8) */
DECL|GMAC_ST2CW19_MASK|macro|GMAC_ST2CW19_MASK
DECL|GMAC_ST2CW19_Msk|macro|GMAC_ST2CW19_Msk
DECL|GMAC_ST2CW19_OFFSET|macro|GMAC_ST2CW19_OFFSET
DECL|GMAC_ST2CW19_OFFSSTRT_ETHERTYPE_Val|macro|GMAC_ST2CW19_OFFSSTRT_ETHERTYPE_Val
DECL|GMAC_ST2CW19_OFFSSTRT_ETHERTYPE|macro|GMAC_ST2CW19_OFFSSTRT_ETHERTYPE
DECL|GMAC_ST2CW19_OFFSSTRT_FRAMESTART_Val|macro|GMAC_ST2CW19_OFFSSTRT_FRAMESTART_Val
DECL|GMAC_ST2CW19_OFFSSTRT_FRAMESTART|macro|GMAC_ST2CW19_OFFSSTRT_FRAMESTART
DECL|GMAC_ST2CW19_OFFSSTRT_IP_Val|macro|GMAC_ST2CW19_OFFSSTRT_IP_Val
DECL|GMAC_ST2CW19_OFFSSTRT_IP|macro|GMAC_ST2CW19_OFFSSTRT_IP
DECL|GMAC_ST2CW19_OFFSSTRT_Msk|macro|GMAC_ST2CW19_OFFSSTRT_Msk
DECL|GMAC_ST2CW19_OFFSSTRT_Pos|macro|GMAC_ST2CW19_OFFSSTRT_Pos
DECL|GMAC_ST2CW19_OFFSSTRT_TCP_UDP_Val|macro|GMAC_ST2CW19_OFFSSTRT_TCP_UDP_Val
DECL|GMAC_ST2CW19_OFFSSTRT_TCP_UDP|macro|GMAC_ST2CW19_OFFSSTRT_TCP_UDP
DECL|GMAC_ST2CW19_OFFSSTRT|macro|GMAC_ST2CW19_OFFSSTRT
DECL|GMAC_ST2CW19_OFFSVAL_Msk|macro|GMAC_ST2CW19_OFFSVAL_Msk
DECL|GMAC_ST2CW19_OFFSVAL_Pos|macro|GMAC_ST2CW19_OFFSVAL_Pos
DECL|GMAC_ST2CW19_OFFSVAL|macro|GMAC_ST2CW19_OFFSVAL
DECL|GMAC_ST2CW19_Type|typedef|} GMAC_ST2CW19_Type;
DECL|GMAC_ST2CW19|member|__IO GMAC_ST2CW19_Type GMAC_ST2CW19; /**< Offset: 0x74C (R/W 32) Screening Type 2 Compare Word 1 Register (index = 9) */
DECL|GMAC_ST2CW19|member|__IO uint32_t GMAC_ST2CW19; /**< (GMAC Offset: 0x74C) Screening Type 2 Compare Word 1 Register (index = 9) */
DECL|GMAC_ST2ER_COMPVAL_Msk|macro|GMAC_ST2ER_COMPVAL_Msk
DECL|GMAC_ST2ER_COMPVAL_Pos|macro|GMAC_ST2ER_COMPVAL_Pos
DECL|GMAC_ST2ER_COMPVAL|macro|GMAC_ST2ER_COMPVAL
DECL|GMAC_ST2ER_MASK|macro|GMAC_ST2ER_MASK
DECL|GMAC_ST2ER_Msk|macro|GMAC_ST2ER_Msk
DECL|GMAC_ST2ER_OFFSET|macro|GMAC_ST2ER_OFFSET
DECL|GMAC_ST2ER_Type|typedef|} GMAC_ST2ER_Type;
DECL|GMAC_ST2ER|member|__IO GMAC_ST2ER_Type GMAC_ST2ER[4]; /**< Offset: 0x6E0 (R/W 32) Screening Type 2 Ethertype Register (index = 0) 0 */
DECL|GMAC_ST2ER|member|__IO uint32_t GMAC_ST2ER[4]; /**< (GMAC Offset: 0x6E0) Screening Type 2 Ethertype Register (index = 0) 0 */
DECL|GMAC_ST2RPQ_COMPAE_Msk|macro|GMAC_ST2RPQ_COMPAE_Msk
DECL|GMAC_ST2RPQ_COMPAE_Pos|macro|GMAC_ST2RPQ_COMPAE_Pos
DECL|GMAC_ST2RPQ_COMPAE|macro|GMAC_ST2RPQ_COMPAE
DECL|GMAC_ST2RPQ_COMPA_Msk|macro|GMAC_ST2RPQ_COMPA_Msk
DECL|GMAC_ST2RPQ_COMPA_Pos|macro|GMAC_ST2RPQ_COMPA_Pos
DECL|GMAC_ST2RPQ_COMPA|macro|GMAC_ST2RPQ_COMPA
DECL|GMAC_ST2RPQ_COMPBE_Msk|macro|GMAC_ST2RPQ_COMPBE_Msk
DECL|GMAC_ST2RPQ_COMPBE_Pos|macro|GMAC_ST2RPQ_COMPBE_Pos
DECL|GMAC_ST2RPQ_COMPBE|macro|GMAC_ST2RPQ_COMPBE
DECL|GMAC_ST2RPQ_COMPB_Msk|macro|GMAC_ST2RPQ_COMPB_Msk
DECL|GMAC_ST2RPQ_COMPB_Pos|macro|GMAC_ST2RPQ_COMPB_Pos
DECL|GMAC_ST2RPQ_COMPB|macro|GMAC_ST2RPQ_COMPB
DECL|GMAC_ST2RPQ_COMPCE_Msk|macro|GMAC_ST2RPQ_COMPCE_Msk
DECL|GMAC_ST2RPQ_COMPCE_Pos|macro|GMAC_ST2RPQ_COMPCE_Pos
DECL|GMAC_ST2RPQ_COMPCE|macro|GMAC_ST2RPQ_COMPCE
DECL|GMAC_ST2RPQ_COMPC_Msk|macro|GMAC_ST2RPQ_COMPC_Msk
DECL|GMAC_ST2RPQ_COMPC_Pos|macro|GMAC_ST2RPQ_COMPC_Pos
DECL|GMAC_ST2RPQ_COMPC|macro|GMAC_ST2RPQ_COMPC
DECL|GMAC_ST2RPQ_ETHE_Msk|macro|GMAC_ST2RPQ_ETHE_Msk
DECL|GMAC_ST2RPQ_ETHE_Pos|macro|GMAC_ST2RPQ_ETHE_Pos
DECL|GMAC_ST2RPQ_ETHE|macro|GMAC_ST2RPQ_ETHE
DECL|GMAC_ST2RPQ_I2ETH_Msk|macro|GMAC_ST2RPQ_I2ETH_Msk
DECL|GMAC_ST2RPQ_I2ETH_Pos|macro|GMAC_ST2RPQ_I2ETH_Pos
DECL|GMAC_ST2RPQ_I2ETH|macro|GMAC_ST2RPQ_I2ETH
DECL|GMAC_ST2RPQ_MASK|macro|GMAC_ST2RPQ_MASK
DECL|GMAC_ST2RPQ_Msk|macro|GMAC_ST2RPQ_Msk
DECL|GMAC_ST2RPQ_OFFSET|macro|GMAC_ST2RPQ_OFFSET
DECL|GMAC_ST2RPQ_QNB_Msk|macro|GMAC_ST2RPQ_QNB_Msk
DECL|GMAC_ST2RPQ_QNB_Pos|macro|GMAC_ST2RPQ_QNB_Pos
DECL|GMAC_ST2RPQ_QNB|macro|GMAC_ST2RPQ_QNB
DECL|GMAC_ST2RPQ_Type|typedef|} GMAC_ST2RPQ_Type;
DECL|GMAC_ST2RPQ_VLANE_Msk|macro|GMAC_ST2RPQ_VLANE_Msk
DECL|GMAC_ST2RPQ_VLANE_Pos|macro|GMAC_ST2RPQ_VLANE_Pos
DECL|GMAC_ST2RPQ_VLANE|macro|GMAC_ST2RPQ_VLANE
DECL|GMAC_ST2RPQ_VLANP_Msk|macro|GMAC_ST2RPQ_VLANP_Msk
DECL|GMAC_ST2RPQ_VLANP_Pos|macro|GMAC_ST2RPQ_VLANP_Pos
DECL|GMAC_ST2RPQ_VLANP|macro|GMAC_ST2RPQ_VLANP
DECL|GMAC_ST2RPQ|member|__IO GMAC_ST2RPQ_Type GMAC_ST2RPQ[8]; /**< Offset: 0x540 (R/W 32) Screening Type 2 Register Priority Queue (index = 0) 0 */
DECL|GMAC_ST2RPQ|member|__IO uint32_t GMAC_ST2RPQ[8]; /**< (GMAC Offset: 0x540) Screening Type 2 Register Priority Queue (index = 0) 0 */
DECL|GMAC_SVLAN_ESVLAN_Msk|macro|GMAC_SVLAN_ESVLAN_Msk
DECL|GMAC_SVLAN_ESVLAN_Pos|macro|GMAC_SVLAN_ESVLAN_Pos
DECL|GMAC_SVLAN_ESVLAN|macro|GMAC_SVLAN_ESVLAN
DECL|GMAC_SVLAN_MASK|macro|GMAC_SVLAN_MASK
DECL|GMAC_SVLAN_Msk|macro|GMAC_SVLAN_Msk
DECL|GMAC_SVLAN_OFFSET|macro|GMAC_SVLAN_OFFSET
DECL|GMAC_SVLAN_Type|typedef|} GMAC_SVLAN_Type;
DECL|GMAC_SVLAN_VLAN_TYPE_Msk|macro|GMAC_SVLAN_VLAN_TYPE_Msk
DECL|GMAC_SVLAN_VLAN_TYPE_Pos|macro|GMAC_SVLAN_VLAN_TYPE_Pos
DECL|GMAC_SVLAN_VLAN_TYPE|macro|GMAC_SVLAN_VLAN_TYPE
DECL|GMAC_SVLAN|member|__IO GMAC_SVLAN_Type GMAC_SVLAN; /**< Offset: 0xC0 (R/W 32) Stacked VLAN Register */
DECL|GMAC_SVLAN|member|__IO uint32_t GMAC_SVLAN; /**< (GMAC Offset: 0xC0) Stacked VLAN Register */
DECL|GMAC_TA_ADJ_Msk|macro|GMAC_TA_ADJ_Msk
DECL|GMAC_TA_ADJ_Pos|macro|GMAC_TA_ADJ_Pos
DECL|GMAC_TA_ADJ|macro|GMAC_TA_ADJ
DECL|GMAC_TA_ITDT_Msk|macro|GMAC_TA_ITDT_Msk
DECL|GMAC_TA_ITDT_Pos|macro|GMAC_TA_ITDT_Pos
DECL|GMAC_TA_ITDT|macro|GMAC_TA_ITDT
DECL|GMAC_TA_MASK|macro|GMAC_TA_MASK
DECL|GMAC_TA_Msk|macro|GMAC_TA_Msk
DECL|GMAC_TA_OFFSET|macro|GMAC_TA_OFFSET
DECL|GMAC_TA_Type|typedef|} GMAC_TA_Type;
DECL|GMAC_TA|member|__O GMAC_TA_Type GMAC_TA; /**< Offset: 0x1D8 ( /W 32) 1588 Timer Adjust Register */
DECL|GMAC_TA|member|__O uint32_t GMAC_TA; /**< (GMAC Offset: 0x1D8) 1588 Timer Adjust Register */
DECL|GMAC_TBFR1023_MASK|macro|GMAC_TBFR1023_MASK
DECL|GMAC_TBFR1023_Msk|macro|GMAC_TBFR1023_Msk
DECL|GMAC_TBFR1023_NFRX_Msk|macro|GMAC_TBFR1023_NFRX_Msk
DECL|GMAC_TBFR1023_NFRX_Pos|macro|GMAC_TBFR1023_NFRX_Pos
DECL|GMAC_TBFR1023_NFRX|macro|GMAC_TBFR1023_NFRX
DECL|GMAC_TBFR1023_OFFSET|macro|GMAC_TBFR1023_OFFSET
DECL|GMAC_TBFR1023_Type|typedef|} GMAC_TBFR1023_Type;
DECL|GMAC_TBFR1023|member|__I GMAC_TBFR1023_Type GMAC_TBFR1023; /**< Offset: 0x178 (R/ 32) 512 to 1023 Byte Frames Received Register */
DECL|GMAC_TBFR1023|member|__I uint32_t GMAC_TBFR1023; /**< (GMAC Offset: 0x178) 512 to 1023 Byte Frames Received Register */
DECL|GMAC_TBFR127_MASK|macro|GMAC_TBFR127_MASK
DECL|GMAC_TBFR127_Msk|macro|GMAC_TBFR127_Msk
DECL|GMAC_TBFR127_NFRX_Msk|macro|GMAC_TBFR127_NFRX_Msk
DECL|GMAC_TBFR127_NFRX_Pos|macro|GMAC_TBFR127_NFRX_Pos
DECL|GMAC_TBFR127_NFRX|macro|GMAC_TBFR127_NFRX
DECL|GMAC_TBFR127_OFFSET|macro|GMAC_TBFR127_OFFSET
DECL|GMAC_TBFR127_Type|typedef|} GMAC_TBFR127_Type;
DECL|GMAC_TBFR127|member|__I GMAC_TBFR127_Type GMAC_TBFR127; /**< Offset: 0x16C (R/ 32) 65 to 127 Byte Frames Received Register */
DECL|GMAC_TBFR127|member|__I uint32_t GMAC_TBFR127; /**< (GMAC Offset: 0x16C) 65 to 127 Byte Frames Received Register */
DECL|GMAC_TBFR1518_MASK|macro|GMAC_TBFR1518_MASK
DECL|GMAC_TBFR1518_Msk|macro|GMAC_TBFR1518_Msk
DECL|GMAC_TBFR1518_NFRX_Msk|macro|GMAC_TBFR1518_NFRX_Msk
DECL|GMAC_TBFR1518_NFRX_Pos|macro|GMAC_TBFR1518_NFRX_Pos
DECL|GMAC_TBFR1518_NFRX|macro|GMAC_TBFR1518_NFRX
DECL|GMAC_TBFR1518_OFFSET|macro|GMAC_TBFR1518_OFFSET
DECL|GMAC_TBFR1518_Type|typedef|} GMAC_TBFR1518_Type;
DECL|GMAC_TBFR1518|member|__I GMAC_TBFR1518_Type GMAC_TBFR1518; /**< Offset: 0x17C (R/ 32) 1024 to 1518 Byte Frames Received Register */
DECL|GMAC_TBFR1518|member|__I uint32_t GMAC_TBFR1518; /**< (GMAC Offset: 0x17C) 1024 to 1518 Byte Frames Received Register */
DECL|GMAC_TBFR255_MASK|macro|GMAC_TBFR255_MASK
DECL|GMAC_TBFR255_Msk|macro|GMAC_TBFR255_Msk
DECL|GMAC_TBFR255_NFRX_Msk|macro|GMAC_TBFR255_NFRX_Msk
DECL|GMAC_TBFR255_NFRX_Pos|macro|GMAC_TBFR255_NFRX_Pos
DECL|GMAC_TBFR255_NFRX|macro|GMAC_TBFR255_NFRX
DECL|GMAC_TBFR255_OFFSET|macro|GMAC_TBFR255_OFFSET
DECL|GMAC_TBFR255_Type|typedef|} GMAC_TBFR255_Type;
DECL|GMAC_TBFR255|member|__I GMAC_TBFR255_Type GMAC_TBFR255; /**< Offset: 0x170 (R/ 32) 128 to 255 Byte Frames Received Register */
DECL|GMAC_TBFR255|member|__I uint32_t GMAC_TBFR255; /**< (GMAC Offset: 0x170) 128 to 255 Byte Frames Received Register */
DECL|GMAC_TBFR511_MASK|macro|GMAC_TBFR511_MASK
DECL|GMAC_TBFR511_Msk|macro|GMAC_TBFR511_Msk
DECL|GMAC_TBFR511_NFRX_Msk|macro|GMAC_TBFR511_NFRX_Msk
DECL|GMAC_TBFR511_NFRX_Pos|macro|GMAC_TBFR511_NFRX_Pos
DECL|GMAC_TBFR511_NFRX|macro|GMAC_TBFR511_NFRX
DECL|GMAC_TBFR511_OFFSET|macro|GMAC_TBFR511_OFFSET
DECL|GMAC_TBFR511_Type|typedef|} GMAC_TBFR511_Type;
DECL|GMAC_TBFR511|member|__I GMAC_TBFR511_Type GMAC_TBFR511; /**< Offset: 0x174 (R/ 32) 256 to 511 Byte Frames Received Register */
DECL|GMAC_TBFR511|member|__I uint32_t GMAC_TBFR511; /**< (GMAC Offset: 0x174) 256 to 511 Byte Frames Received Register */
DECL|GMAC_TBFT1023_MASK|macro|GMAC_TBFT1023_MASK
DECL|GMAC_TBFT1023_Msk|macro|GMAC_TBFT1023_Msk
DECL|GMAC_TBFT1023_NFTX_Msk|macro|GMAC_TBFT1023_NFTX_Msk
DECL|GMAC_TBFT1023_NFTX_Pos|macro|GMAC_TBFT1023_NFTX_Pos
DECL|GMAC_TBFT1023_NFTX|macro|GMAC_TBFT1023_NFTX
DECL|GMAC_TBFT1023_OFFSET|macro|GMAC_TBFT1023_OFFSET
DECL|GMAC_TBFT1023_Type|typedef|} GMAC_TBFT1023_Type;
DECL|GMAC_TBFT1023|member|__I GMAC_TBFT1023_Type GMAC_TBFT1023; /**< Offset: 0x128 (R/ 32) 512 to 1023 Byte Frames Transmitted Register */
DECL|GMAC_TBFT1023|member|__I uint32_t GMAC_TBFT1023; /**< (GMAC Offset: 0x128) 512 to 1023 Byte Frames Transmitted Register */
DECL|GMAC_TBFT127_MASK|macro|GMAC_TBFT127_MASK
DECL|GMAC_TBFT127_Msk|macro|GMAC_TBFT127_Msk
DECL|GMAC_TBFT127_NFTX_Msk|macro|GMAC_TBFT127_NFTX_Msk
DECL|GMAC_TBFT127_NFTX_Pos|macro|GMAC_TBFT127_NFTX_Pos
DECL|GMAC_TBFT127_NFTX|macro|GMAC_TBFT127_NFTX
DECL|GMAC_TBFT127_OFFSET|macro|GMAC_TBFT127_OFFSET
DECL|GMAC_TBFT127_Type|typedef|} GMAC_TBFT127_Type;
DECL|GMAC_TBFT127|member|__I GMAC_TBFT127_Type GMAC_TBFT127; /**< Offset: 0x11C (R/ 32) 65 to 127 Byte Frames Transmitted Register */
DECL|GMAC_TBFT127|member|__I uint32_t GMAC_TBFT127; /**< (GMAC Offset: 0x11C) 65 to 127 Byte Frames Transmitted Register */
DECL|GMAC_TBFT1518_MASK|macro|GMAC_TBFT1518_MASK
DECL|GMAC_TBFT1518_Msk|macro|GMAC_TBFT1518_Msk
DECL|GMAC_TBFT1518_NFTX_Msk|macro|GMAC_TBFT1518_NFTX_Msk
DECL|GMAC_TBFT1518_NFTX_Pos|macro|GMAC_TBFT1518_NFTX_Pos
DECL|GMAC_TBFT1518_NFTX|macro|GMAC_TBFT1518_NFTX
DECL|GMAC_TBFT1518_OFFSET|macro|GMAC_TBFT1518_OFFSET
DECL|GMAC_TBFT1518_Type|typedef|} GMAC_TBFT1518_Type;
DECL|GMAC_TBFT1518|member|__I GMAC_TBFT1518_Type GMAC_TBFT1518; /**< Offset: 0x12C (R/ 32) 1024 to 1518 Byte Frames Transmitted Register */
DECL|GMAC_TBFT1518|member|__I uint32_t GMAC_TBFT1518; /**< (GMAC Offset: 0x12C) 1024 to 1518 Byte Frames Transmitted Register */
DECL|GMAC_TBFT255_MASK|macro|GMAC_TBFT255_MASK
DECL|GMAC_TBFT255_Msk|macro|GMAC_TBFT255_Msk
DECL|GMAC_TBFT255_NFTX_Msk|macro|GMAC_TBFT255_NFTX_Msk
DECL|GMAC_TBFT255_NFTX_Pos|macro|GMAC_TBFT255_NFTX_Pos
DECL|GMAC_TBFT255_NFTX|macro|GMAC_TBFT255_NFTX
DECL|GMAC_TBFT255_OFFSET|macro|GMAC_TBFT255_OFFSET
DECL|GMAC_TBFT255_Type|typedef|} GMAC_TBFT255_Type;
DECL|GMAC_TBFT255|member|__I GMAC_TBFT255_Type GMAC_TBFT255; /**< Offset: 0x120 (R/ 32) 128 to 255 Byte Frames Transmitted Register */
DECL|GMAC_TBFT255|member|__I uint32_t GMAC_TBFT255; /**< (GMAC Offset: 0x120) 128 to 255 Byte Frames Transmitted Register */
DECL|GMAC_TBFT511_MASK|macro|GMAC_TBFT511_MASK
DECL|GMAC_TBFT511_Msk|macro|GMAC_TBFT511_Msk
DECL|GMAC_TBFT511_NFTX_Msk|macro|GMAC_TBFT511_NFTX_Msk
DECL|GMAC_TBFT511_NFTX_Pos|macro|GMAC_TBFT511_NFTX_Pos
DECL|GMAC_TBFT511_NFTX|macro|GMAC_TBFT511_NFTX
DECL|GMAC_TBFT511_OFFSET|macro|GMAC_TBFT511_OFFSET
DECL|GMAC_TBFT511_Type|typedef|} GMAC_TBFT511_Type;
DECL|GMAC_TBFT511|member|__I GMAC_TBFT511_Type GMAC_TBFT511; /**< Offset: 0x124 (R/ 32) 256 to 511 Byte Frames Transmitted Register */
DECL|GMAC_TBFT511|member|__I uint32_t GMAC_TBFT511; /**< (GMAC Offset: 0x124) 256 to 511 Byte Frames Transmitted Register */
DECL|GMAC_TBQBAPQ_MASK|macro|GMAC_TBQBAPQ_MASK
DECL|GMAC_TBQBAPQ_Msk|macro|GMAC_TBQBAPQ_Msk
DECL|GMAC_TBQBAPQ_OFFSET|macro|GMAC_TBQBAPQ_OFFSET
DECL|GMAC_TBQBAPQ_TXBQBA_Msk|macro|GMAC_TBQBAPQ_TXBQBA_Msk
DECL|GMAC_TBQBAPQ_TXBQBA_Pos|macro|GMAC_TBQBAPQ_TXBQBA_Pos
DECL|GMAC_TBQBAPQ_TXBQBA|macro|GMAC_TBQBAPQ_TXBQBA
DECL|GMAC_TBQBAPQ_Type|typedef|} GMAC_TBQBAPQ_Type;
DECL|GMAC_TBQBAPQ|member|__IO GMAC_TBQBAPQ_Type GMAC_TBQBAPQ[2]; /**< Offset: 0x440 (R/W 32) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0 */
DECL|GMAC_TBQBAPQ|member|__IO uint32_t GMAC_TBQBAPQ[2]; /**< (GMAC Offset: 0x440) Transmit Buffer Queue Base Address Register Priority Queue (index = 1) 0 */
DECL|GMAC_TBQB_ADDR_Msk|macro|GMAC_TBQB_ADDR_Msk
DECL|GMAC_TBQB_ADDR_Pos|macro|GMAC_TBQB_ADDR_Pos
DECL|GMAC_TBQB_ADDR|macro|GMAC_TBQB_ADDR
DECL|GMAC_TBQB_MASK|macro|GMAC_TBQB_MASK
DECL|GMAC_TBQB_Msk|macro|GMAC_TBQB_Msk
DECL|GMAC_TBQB_OFFSET|macro|GMAC_TBQB_OFFSET
DECL|GMAC_TBQB_Type|typedef|} GMAC_TBQB_Type;
DECL|GMAC_TBQB|member|__IO GMAC_TBQB_Type GMAC_TBQB; /**< Offset: 0x1C (R/W 32) Transmit Buffer Queue Base Address Register */
DECL|GMAC_TBQB|member|__IO uint32_t GMAC_TBQB; /**< (GMAC Offset: 0x1C) Transmit Buffer Queue Base Address Register */
DECL|GMAC_TCE_MASK|macro|GMAC_TCE_MASK
DECL|GMAC_TCE_Msk|macro|GMAC_TCE_Msk
DECL|GMAC_TCE_OFFSET|macro|GMAC_TCE_OFFSET
DECL|GMAC_TCE_TCKER_Msk|macro|GMAC_TCE_TCKER_Msk
DECL|GMAC_TCE_TCKER_Pos|macro|GMAC_TCE_TCKER_Pos
DECL|GMAC_TCE_TCKER|macro|GMAC_TCE_TCKER
DECL|GMAC_TCE_Type|typedef|} GMAC_TCE_Type;
DECL|GMAC_TCE|member|__I GMAC_TCE_Type GMAC_TCE; /**< Offset: 0x1AC (R/ 32) TCP Checksum Errors Register */
DECL|GMAC_TCE|member|__I uint32_t GMAC_TCE; /**< (GMAC Offset: 0x1AC) TCP Checksum Errors Register */
DECL|GMAC_TIDM1_ENID1_Msk|macro|GMAC_TIDM1_ENID1_Msk
DECL|GMAC_TIDM1_ENID1_Pos|macro|GMAC_TIDM1_ENID1_Pos
DECL|GMAC_TIDM1_ENID1|macro|GMAC_TIDM1_ENID1
DECL|GMAC_TIDM1_MASK|macro|GMAC_TIDM1_MASK
DECL|GMAC_TIDM1_Msk|macro|GMAC_TIDM1_Msk
DECL|GMAC_TIDM1_OFFSET|macro|GMAC_TIDM1_OFFSET
DECL|GMAC_TIDM1_TID_Msk|macro|GMAC_TIDM1_TID_Msk
DECL|GMAC_TIDM1_TID_Pos|macro|GMAC_TIDM1_TID_Pos
DECL|GMAC_TIDM1_TID|macro|GMAC_TIDM1_TID
DECL|GMAC_TIDM1_Type|typedef|} GMAC_TIDM1_Type;
DECL|GMAC_TIDM1|member|__IO GMAC_TIDM1_Type GMAC_TIDM1; /**< Offset: 0xA8 (R/W 32) Type ID Match 1 Register */
DECL|GMAC_TIDM1|member|__IO uint32_t GMAC_TIDM1; /**< (GMAC Offset: 0xA8) Type ID Match 1 Register */
DECL|GMAC_TIDM2_ENID2_Msk|macro|GMAC_TIDM2_ENID2_Msk
DECL|GMAC_TIDM2_ENID2_Pos|macro|GMAC_TIDM2_ENID2_Pos
DECL|GMAC_TIDM2_ENID2|macro|GMAC_TIDM2_ENID2
DECL|GMAC_TIDM2_MASK|macro|GMAC_TIDM2_MASK
DECL|GMAC_TIDM2_Msk|macro|GMAC_TIDM2_Msk
DECL|GMAC_TIDM2_OFFSET|macro|GMAC_TIDM2_OFFSET
DECL|GMAC_TIDM2_TID_Msk|macro|GMAC_TIDM2_TID_Msk
DECL|GMAC_TIDM2_TID_Pos|macro|GMAC_TIDM2_TID_Pos
DECL|GMAC_TIDM2_TID|macro|GMAC_TIDM2_TID
DECL|GMAC_TIDM2_Type|typedef|} GMAC_TIDM2_Type;
DECL|GMAC_TIDM2|member|__IO GMAC_TIDM2_Type GMAC_TIDM2; /**< Offset: 0xAC (R/W 32) Type ID Match 2 Register */
DECL|GMAC_TIDM2|member|__IO uint32_t GMAC_TIDM2; /**< (GMAC Offset: 0xAC) Type ID Match 2 Register */
DECL|GMAC_TIDM3_ENID3_Msk|macro|GMAC_TIDM3_ENID3_Msk
DECL|GMAC_TIDM3_ENID3_Pos|macro|GMAC_TIDM3_ENID3_Pos
DECL|GMAC_TIDM3_ENID3|macro|GMAC_TIDM3_ENID3
DECL|GMAC_TIDM3_MASK|macro|GMAC_TIDM3_MASK
DECL|GMAC_TIDM3_Msk|macro|GMAC_TIDM3_Msk
DECL|GMAC_TIDM3_OFFSET|macro|GMAC_TIDM3_OFFSET
DECL|GMAC_TIDM3_TID_Msk|macro|GMAC_TIDM3_TID_Msk
DECL|GMAC_TIDM3_TID_Pos|macro|GMAC_TIDM3_TID_Pos
DECL|GMAC_TIDM3_TID|macro|GMAC_TIDM3_TID
DECL|GMAC_TIDM3_Type|typedef|} GMAC_TIDM3_Type;
DECL|GMAC_TIDM3|member|__IO GMAC_TIDM3_Type GMAC_TIDM3; /**< Offset: 0xB0 (R/W 32) Type ID Match 3 Register */
DECL|GMAC_TIDM3|member|__IO uint32_t GMAC_TIDM3; /**< (GMAC Offset: 0xB0) Type ID Match 3 Register */
DECL|GMAC_TIDM4_ENID4_Msk|macro|GMAC_TIDM4_ENID4_Msk
DECL|GMAC_TIDM4_ENID4_Pos|macro|GMAC_TIDM4_ENID4_Pos
DECL|GMAC_TIDM4_ENID4|macro|GMAC_TIDM4_ENID4
DECL|GMAC_TIDM4_MASK|macro|GMAC_TIDM4_MASK
DECL|GMAC_TIDM4_Msk|macro|GMAC_TIDM4_Msk
DECL|GMAC_TIDM4_OFFSET|macro|GMAC_TIDM4_OFFSET
DECL|GMAC_TIDM4_TID_Msk|macro|GMAC_TIDM4_TID_Msk
DECL|GMAC_TIDM4_TID_Pos|macro|GMAC_TIDM4_TID_Pos
DECL|GMAC_TIDM4_TID|macro|GMAC_TIDM4_TID
DECL|GMAC_TIDM4_Type|typedef|} GMAC_TIDM4_Type;
DECL|GMAC_TIDM4|member|__IO GMAC_TIDM4_Type GMAC_TIDM4; /**< Offset: 0xB4 (R/W 32) Type ID Match 4 Register */
DECL|GMAC_TIDM4|member|__IO uint32_t GMAC_TIDM4; /**< (GMAC Offset: 0xB4) Type ID Match 4 Register */
DECL|GMAC_TISUBN_LSBTIR_Msk|macro|GMAC_TISUBN_LSBTIR_Msk
DECL|GMAC_TISUBN_LSBTIR_Pos|macro|GMAC_TISUBN_LSBTIR_Pos
DECL|GMAC_TISUBN_LSBTIR|macro|GMAC_TISUBN_LSBTIR
DECL|GMAC_TISUBN_MASK|macro|GMAC_TISUBN_MASK
DECL|GMAC_TISUBN_Msk|macro|GMAC_TISUBN_Msk
DECL|GMAC_TISUBN_OFFSET|macro|GMAC_TISUBN_OFFSET
DECL|GMAC_TISUBN_Type|typedef|} GMAC_TISUBN_Type;
DECL|GMAC_TISUBN|member|__IO GMAC_TISUBN_Type GMAC_TISUBN; /**< Offset: 0x1BC (R/W 32) 1588 Timer Increment Sub-nanoseconds Register */
DECL|GMAC_TISUBN|member|__IO uint32_t GMAC_TISUBN; /**< (GMAC Offset: 0x1BC) 1588 Timer Increment Sub-nanoseconds Register */
DECL|GMAC_TI_ACNS_Msk|macro|GMAC_TI_ACNS_Msk
DECL|GMAC_TI_ACNS_Pos|macro|GMAC_TI_ACNS_Pos
DECL|GMAC_TI_ACNS|macro|GMAC_TI_ACNS
DECL|GMAC_TI_CNS_Msk|macro|GMAC_TI_CNS_Msk
DECL|GMAC_TI_CNS_Pos|macro|GMAC_TI_CNS_Pos
DECL|GMAC_TI_CNS|macro|GMAC_TI_CNS
DECL|GMAC_TI_MASK|macro|GMAC_TI_MASK
DECL|GMAC_TI_Msk|macro|GMAC_TI_Msk
DECL|GMAC_TI_NIT_Msk|macro|GMAC_TI_NIT_Msk
DECL|GMAC_TI_NIT_Pos|macro|GMAC_TI_NIT_Pos
DECL|GMAC_TI_NIT|macro|GMAC_TI_NIT
DECL|GMAC_TI_OFFSET|macro|GMAC_TI_OFFSET
DECL|GMAC_TI_Type|typedef|} GMAC_TI_Type;
DECL|GMAC_TI|member|__IO GMAC_TI_Type GMAC_TI; /**< Offset: 0x1DC (R/W 32) 1588 Timer Increment Register */
DECL|GMAC_TI|member|__IO uint32_t GMAC_TI; /**< (GMAC Offset: 0x1DC) 1588 Timer Increment Register */
DECL|GMAC_TMXBFR_MASK|macro|GMAC_TMXBFR_MASK
DECL|GMAC_TMXBFR_Msk|macro|GMAC_TMXBFR_Msk
DECL|GMAC_TMXBFR_NFRX_Msk|macro|GMAC_TMXBFR_NFRX_Msk
DECL|GMAC_TMXBFR_NFRX_Pos|macro|GMAC_TMXBFR_NFRX_Pos
DECL|GMAC_TMXBFR_NFRX|macro|GMAC_TMXBFR_NFRX
DECL|GMAC_TMXBFR_OFFSET|macro|GMAC_TMXBFR_OFFSET
DECL|GMAC_TMXBFR_Type|typedef|} GMAC_TMXBFR_Type;
DECL|GMAC_TMXBFR|member|__I GMAC_TMXBFR_Type GMAC_TMXBFR; /**< Offset: 0x180 (R/ 32) 1519 to Maximum Byte Frames Received Register */
DECL|GMAC_TMXBFR|member|__I uint32_t GMAC_TMXBFR; /**< (GMAC Offset: 0x180) 1519 to Maximum Byte Frames Received Register */
DECL|GMAC_TN_MASK|macro|GMAC_TN_MASK
DECL|GMAC_TN_Msk|macro|GMAC_TN_Msk
DECL|GMAC_TN_OFFSET|macro|GMAC_TN_OFFSET
DECL|GMAC_TN_TNS_Msk|macro|GMAC_TN_TNS_Msk
DECL|GMAC_TN_TNS_Pos|macro|GMAC_TN_TNS_Pos
DECL|GMAC_TN_TNS|macro|GMAC_TN_TNS
DECL|GMAC_TN_Type|typedef|} GMAC_TN_Type;
DECL|GMAC_TN|member|__IO GMAC_TN_Type GMAC_TN; /**< Offset: 0x1D4 (R/W 32) 1588 Timer Nanoseconds Register */
DECL|GMAC_TN|member|__IO uint32_t GMAC_TN; /**< (GMAC Offset: 0x1D4) 1588 Timer Nanoseconds Register */
DECL|GMAC_TPFCP_MASK|macro|GMAC_TPFCP_MASK
DECL|GMAC_TPFCP_Msk|macro|GMAC_TPFCP_Msk
DECL|GMAC_TPFCP_OFFSET|macro|GMAC_TPFCP_OFFSET
DECL|GMAC_TPFCP_PEV_Msk|macro|GMAC_TPFCP_PEV_Msk
DECL|GMAC_TPFCP_PEV_Pos|macro|GMAC_TPFCP_PEV_Pos
DECL|GMAC_TPFCP_PEV|macro|GMAC_TPFCP_PEV
DECL|GMAC_TPFCP_PQ_Msk|macro|GMAC_TPFCP_PQ_Msk
DECL|GMAC_TPFCP_PQ_Pos|macro|GMAC_TPFCP_PQ_Pos
DECL|GMAC_TPFCP_PQ|macro|GMAC_TPFCP_PQ
DECL|GMAC_TPFCP_Type|typedef|} GMAC_TPFCP_Type;
DECL|GMAC_TPFCP|member|__IO GMAC_TPFCP_Type GMAC_TPFCP; /**< Offset: 0xC4 (R/W 32) Transmit PFC Pause Register */
DECL|GMAC_TPFCP|member|__IO uint32_t GMAC_TPFCP; /**< (GMAC Offset: 0xC4) Transmit PFC Pause Register */
DECL|GMAC_TPQ_MASK|macro|GMAC_TPQ_MASK
DECL|GMAC_TPQ_Msk|macro|GMAC_TPQ_Msk
DECL|GMAC_TPQ_OFFSET|macro|GMAC_TPQ_OFFSET
DECL|GMAC_TPQ_TPQ_Msk|macro|GMAC_TPQ_TPQ_Msk
DECL|GMAC_TPQ_TPQ_Pos|macro|GMAC_TPQ_TPQ_Pos
DECL|GMAC_TPQ_TPQ|macro|GMAC_TPQ_TPQ
DECL|GMAC_TPQ_Type|typedef|} GMAC_TPQ_Type;
DECL|GMAC_TPQ|member|__IO GMAC_TPQ_Type GMAC_TPQ; /**< Offset: 0x3C (R/W 32) Transmit Pause Quantum Register */
DECL|GMAC_TPQ|member|__IO uint32_t GMAC_TPQ; /**< (GMAC Offset: 0x3C) Transmit Pause Quantum Register */
DECL|GMAC_TPSF_ENTXP_Msk|macro|GMAC_TPSF_ENTXP_Msk
DECL|GMAC_TPSF_ENTXP_Pos|macro|GMAC_TPSF_ENTXP_Pos
DECL|GMAC_TPSF_ENTXP|macro|GMAC_TPSF_ENTXP
DECL|GMAC_TPSF_MASK|macro|GMAC_TPSF_MASK
DECL|GMAC_TPSF_Msk|macro|GMAC_TPSF_Msk
DECL|GMAC_TPSF_OFFSET|macro|GMAC_TPSF_OFFSET
DECL|GMAC_TPSF_TPB1ADR_Msk|macro|GMAC_TPSF_TPB1ADR_Msk
DECL|GMAC_TPSF_TPB1ADR_Pos|macro|GMAC_TPSF_TPB1ADR_Pos
DECL|GMAC_TPSF_TPB1ADR|macro|GMAC_TPSF_TPB1ADR
DECL|GMAC_TPSF_Type|typedef|} GMAC_TPSF_Type;
DECL|GMAC_TPSF|member|__IO GMAC_TPSF_Type GMAC_TPSF; /**< Offset: 0x40 (R/W 32) TX Partial Store and Forward Register */
DECL|GMAC_TPSF|member|__IO uint32_t GMAC_TPSF; /**< (GMAC Offset: 0x40) TX Partial Store and Forward Register */
DECL|GMAC_TSH_MASK|macro|GMAC_TSH_MASK
DECL|GMAC_TSH_Msk|macro|GMAC_TSH_Msk
DECL|GMAC_TSH_OFFSET|macro|GMAC_TSH_OFFSET
DECL|GMAC_TSH_TCS_Msk|macro|GMAC_TSH_TCS_Msk
DECL|GMAC_TSH_TCS_Pos|macro|GMAC_TSH_TCS_Pos
DECL|GMAC_TSH_TCS|macro|GMAC_TSH_TCS
DECL|GMAC_TSH_Type|typedef|} GMAC_TSH_Type;
DECL|GMAC_TSH|member|__IO GMAC_TSH_Type GMAC_TSH; /**< Offset: 0x1C0 (R/W 32) 1588 Timer Seconds High Register */
DECL|GMAC_TSH|member|__IO uint32_t GMAC_TSH; /**< (GMAC Offset: 0x1C0) 1588 Timer Seconds High Register */
DECL|GMAC_TSL_MASK|macro|GMAC_TSL_MASK
DECL|GMAC_TSL_Msk|macro|GMAC_TSL_Msk
DECL|GMAC_TSL_OFFSET|macro|GMAC_TSL_OFFSET
DECL|GMAC_TSL_TCS_Msk|macro|GMAC_TSL_TCS_Msk
DECL|GMAC_TSL_TCS_Pos|macro|GMAC_TSL_TCS_Pos
DECL|GMAC_TSL_TCS|macro|GMAC_TSL_TCS
DECL|GMAC_TSL_Type|typedef|} GMAC_TSL_Type;
DECL|GMAC_TSL|member|__IO GMAC_TSL_Type GMAC_TSL; /**< Offset: 0x1D0 (R/W 32) 1588 Timer Seconds Low Register */
DECL|GMAC_TSL|member|__IO uint32_t GMAC_TSL; /**< (GMAC Offset: 0x1D0) 1588 Timer Seconds Low Register */
DECL|GMAC_TSR_COL_Msk|macro|GMAC_TSR_COL_Msk
DECL|GMAC_TSR_COL_Pos|macro|GMAC_TSR_COL_Pos
DECL|GMAC_TSR_COL|macro|GMAC_TSR_COL
DECL|GMAC_TSR_HRESP_Msk|macro|GMAC_TSR_HRESP_Msk
DECL|GMAC_TSR_HRESP_Pos|macro|GMAC_TSR_HRESP_Pos
DECL|GMAC_TSR_HRESP|macro|GMAC_TSR_HRESP
DECL|GMAC_TSR_MASK|macro|GMAC_TSR_MASK
DECL|GMAC_TSR_Msk|macro|GMAC_TSR_Msk
DECL|GMAC_TSR_OFFSET|macro|GMAC_TSR_OFFSET
DECL|GMAC_TSR_RLE_Msk|macro|GMAC_TSR_RLE_Msk
DECL|GMAC_TSR_RLE_Pos|macro|GMAC_TSR_RLE_Pos
DECL|GMAC_TSR_RLE|macro|GMAC_TSR_RLE
DECL|GMAC_TSR_TFC_Msk|macro|GMAC_TSR_TFC_Msk
DECL|GMAC_TSR_TFC_Pos|macro|GMAC_TSR_TFC_Pos
DECL|GMAC_TSR_TFC|macro|GMAC_TSR_TFC
DECL|GMAC_TSR_TXCOMP_Msk|macro|GMAC_TSR_TXCOMP_Msk
DECL|GMAC_TSR_TXCOMP_Pos|macro|GMAC_TSR_TXCOMP_Pos
DECL|GMAC_TSR_TXCOMP|macro|GMAC_TSR_TXCOMP
DECL|GMAC_TSR_TXGO_Msk|macro|GMAC_TSR_TXGO_Msk
DECL|GMAC_TSR_TXGO_Pos|macro|GMAC_TSR_TXGO_Pos
DECL|GMAC_TSR_TXGO|macro|GMAC_TSR_TXGO
DECL|GMAC_TSR_Type|typedef|} GMAC_TSR_Type;
DECL|GMAC_TSR_UBR_Msk|macro|GMAC_TSR_UBR_Msk
DECL|GMAC_TSR_UBR_Pos|macro|GMAC_TSR_UBR_Pos
DECL|GMAC_TSR_UBR|macro|GMAC_TSR_UBR
DECL|GMAC_TSR|member|__IO GMAC_TSR_Type GMAC_TSR; /**< Offset: 0x14 (R/W 32) Transmit Status Register */
DECL|GMAC_TSR|member|__IO uint32_t GMAC_TSR; /**< (GMAC Offset: 0x14) Transmit Status Register */
DECL|GMAC_TUR_MASK|macro|GMAC_TUR_MASK
DECL|GMAC_TUR_Msk|macro|GMAC_TUR_Msk
DECL|GMAC_TUR_OFFSET|macro|GMAC_TUR_OFFSET
DECL|GMAC_TUR_TXUNR_Msk|macro|GMAC_TUR_TXUNR_Msk
DECL|GMAC_TUR_TXUNR_Pos|macro|GMAC_TUR_TXUNR_Pos
DECL|GMAC_TUR_TXUNR|macro|GMAC_TUR_TXUNR
DECL|GMAC_TUR_Type|typedef|} GMAC_TUR_Type;
DECL|GMAC_TUR|member|__I GMAC_TUR_Type GMAC_TUR; /**< Offset: 0x134 (R/ 32) Transmit Underruns Register */
DECL|GMAC_TUR|member|__I uint32_t GMAC_TUR; /**< (GMAC Offset: 0x134) Transmit Underruns Register */
DECL|GMAC_UCE_MASK|macro|GMAC_UCE_MASK
DECL|GMAC_UCE_Msk|macro|GMAC_UCE_Msk
DECL|GMAC_UCE_OFFSET|macro|GMAC_UCE_OFFSET
DECL|GMAC_UCE_Type|typedef|} GMAC_UCE_Type;
DECL|GMAC_UCE_UCKER_Msk|macro|GMAC_UCE_UCKER_Msk
DECL|GMAC_UCE_UCKER_Pos|macro|GMAC_UCE_UCKER_Pos
DECL|GMAC_UCE_UCKER|macro|GMAC_UCE_UCKER
DECL|GMAC_UCE|member|__I GMAC_UCE_Type GMAC_UCE; /**< Offset: 0x1B0 (R/ 32) UDP Checksum Errors Register */
DECL|GMAC_UCE|member|__I uint32_t GMAC_UCE; /**< (GMAC Offset: 0x1B0) UDP Checksum Errors Register */
DECL|GMAC_UFR_MASK|macro|GMAC_UFR_MASK
DECL|GMAC_UFR_Msk|macro|GMAC_UFR_Msk
DECL|GMAC_UFR_OFFSET|macro|GMAC_UFR_OFFSET
DECL|GMAC_UFR_Type|typedef|} GMAC_UFR_Type;
DECL|GMAC_UFR_UFRX_Msk|macro|GMAC_UFR_UFRX_Msk
DECL|GMAC_UFR_UFRX_Pos|macro|GMAC_UFR_UFRX_Pos
DECL|GMAC_UFR_UFRX|macro|GMAC_UFR_UFRX
DECL|GMAC_UFR|member|__I GMAC_UFR_Type GMAC_UFR; /**< Offset: 0x184 (R/ 32) Undersize Frames Received Register */
DECL|GMAC_UFR|member|__I uint32_t GMAC_UFR; /**< (GMAC Offset: 0x184) Undersize Frames Received Register */
DECL|GMAC_UR_MASK|macro|GMAC_UR_MASK
DECL|GMAC_UR_Msk|macro|GMAC_UR_Msk
DECL|GMAC_UR_OFFSET|macro|GMAC_UR_OFFSET
DECL|GMAC_UR_RMII_Msk|macro|GMAC_UR_RMII_Msk
DECL|GMAC_UR_RMII_Pos|macro|GMAC_UR_RMII_Pos
DECL|GMAC_UR_RMII|macro|GMAC_UR_RMII
DECL|GMAC_UR_Type|typedef|} GMAC_UR_Type;
DECL|GMAC_UR|member|__IO GMAC_UR_Type GMAC_UR; /**< Offset: 0x0C (R/W 32) User Register */
DECL|GMAC_UR|member|__IO uint32_t GMAC_UR; /**< (GMAC Offset: 0x0C) User Register */
DECL|GMAC_WOL_ARP_Msk|macro|GMAC_WOL_ARP_Msk
DECL|GMAC_WOL_ARP_Pos|macro|GMAC_WOL_ARP_Pos
DECL|GMAC_WOL_ARP|macro|GMAC_WOL_ARP
DECL|GMAC_WOL_IP_Msk|macro|GMAC_WOL_IP_Msk
DECL|GMAC_WOL_IP_Pos|macro|GMAC_WOL_IP_Pos
DECL|GMAC_WOL_IP|macro|GMAC_WOL_IP
DECL|GMAC_WOL_MAG_Msk|macro|GMAC_WOL_MAG_Msk
DECL|GMAC_WOL_MAG_Pos|macro|GMAC_WOL_MAG_Pos
DECL|GMAC_WOL_MAG|macro|GMAC_WOL_MAG
DECL|GMAC_WOL_MASK|macro|GMAC_WOL_MASK
DECL|GMAC_WOL_MTI_Msk|macro|GMAC_WOL_MTI_Msk
DECL|GMAC_WOL_MTI_Pos|macro|GMAC_WOL_MTI_Pos
DECL|GMAC_WOL_MTI|macro|GMAC_WOL_MTI
DECL|GMAC_WOL_Msk|macro|GMAC_WOL_Msk
DECL|GMAC_WOL_OFFSET|macro|GMAC_WOL_OFFSET
DECL|GMAC_WOL_SA1_Msk|macro|GMAC_WOL_SA1_Msk
DECL|GMAC_WOL_SA1_Pos|macro|GMAC_WOL_SA1_Pos
DECL|GMAC_WOL_SA1|macro|GMAC_WOL_SA1
DECL|GMAC_WOL_Type|typedef|} GMAC_WOL_Type;
DECL|GMAC_WOL|member|__IO GMAC_WOL_Type GMAC_WOL; /**< Offset: 0xB8 (R/W 32) Wake on LAN Register */
DECL|GMAC_WOL|member|__IO uint32_t GMAC_WOL; /**< (GMAC Offset: 0xB8) Wake on LAN Register */
DECL|GmacSa|typedef|} GmacSa;
DECL|GmacSa|typedef|} GmacSa;
DECL|Gmac|typedef|} Gmac;
DECL|Gmac|typedef|} Gmac;
DECL|HCKER|member|uint32_t HCKER:8; /**< bit: 0..7 IP Header Checksum Errors */
DECL|HNO|member|uint32_t HNO:1; /**< bit: 3 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 11 HRESP Not OK */
DECL|HRESP|member|uint32_t HRESP:1; /**< bit: 8 HRESP Not OK */
DECL|I2ETH|member|uint32_t I2ETH:3; /**< bit: 9..11 Index of Screening Type 2 EtherType register x */
DECL|IDLE|member|uint32_t IDLE:1; /**< bit: 2 PHY Management Logic Idle */
DECL|INCSTAT|member|uint32_t INCSTAT:1; /**< bit: 6 Increment Statistics Registers */
DECL|IPGSEN|member|uint32_t IPGSEN:1; /**< bit: 28 IP Stretch Enable */
DECL|IP|member|uint32_t IP:16; /**< bit: 0..15 ARP Request IP Address */
DECL|IRXER|member|uint32_t IRXER:1; /**< bit: 30 Ignore IPG GRXER */
DECL|IRXFCS|member|uint32_t IRXFCS:1; /**< bit: 26 Ignore RX FCS */
DECL|IS|member|uint32_t IS:32; /**< bit: 0..31 IdleSlope */
DECL|IS|member|uint32_t IS:32; /**< bit: 0..31 IdleSlope */
DECL|ITDT|member|uint32_t ITDT:30; /**< bit: 0..29 Increment/Decrement */
DECL|JFRAME|member|uint32_t JFRAME:1; /**< bit: 3 Jumbo Frame Size */
DECL|JRX|member|uint32_t JRX:10; /**< bit: 0..9 Jabbers Received */
DECL|LBL|member|uint32_t LBL:1; /**< bit: 1 Loop Back Local */
DECL|LCOL|member|uint32_t LCOL:10; /**< bit: 0..9 Late Collisions */
DECL|LFERD|member|uint32_t LFERD:1; /**< bit: 16 Length Field Error Frame Discard */
DECL|LFER|member|uint32_t LFER:10; /**< bit: 0..9 Length Field Frame Errors */
DECL|LSBTIR|member|uint32_t LSBTIR:16; /**< bit: 0..15 Lower Significant Bits of Timer Increment Register */
DECL|MAG|member|uint32_t MAG:1; /**< bit: 16 Magic Packet Event Enable */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MASKVAL|member|uint32_t MASKVAL:16; /**< bit: 0..15 Mask Value */
DECL|MAXFS|member|uint32_t MAXFS:1; /**< bit: 8 1536 Maximum Frame Size */
DECL|MCOL|member|uint32_t MCOL:18; /**< bit: 0..17 Multiple Collision */
DECL|MDIO|member|uint32_t MDIO:1; /**< bit: 1 MDIO Input Status */
DECL|MFRX|member|uint32_t MFRX:32; /**< bit: 0..31 Multicast Frames Received without Error */
DECL|MFS|member|uint32_t MFS:1; /**< bit: 0 Management Frame Sent */
DECL|MFS|member|uint32_t MFS:1; /**< bit: 0 Management Frame Sent */
DECL|MFS|member|uint32_t MFS:1; /**< bit: 0 Management Frame Sent */
DECL|MFS|member|uint32_t MFS:1; /**< bit: 0 Management Frame Sent */
DECL|MFTX|member|uint32_t MFTX:32; /**< bit: 0..31 Multicast Frames Transmitted without Error */
DECL|MPE|member|uint32_t MPE:1; /**< bit: 4 Management Port Enable */
DECL|MTIHEN|member|uint32_t MTIHEN:1; /**< bit: 6 Multicast Hash Enable */
DECL|MTI|member|uint32_t MTI:1; /**< bit: 19 Multicast Hash Event Enable */
DECL|NANOSEC|member|uint32_t NANOSEC:22; /**< bit: 0..21 1588 Timer Nanosecond Comparison Value */
DECL|NBC|member|uint32_t NBC:1; /**< bit: 5 No Broadcast */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 1024 to 1518 Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 128 to 255 Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 1519 to Maximum Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 256 to 511 Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 512 to 1023 Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 64 Byte Frames Received without Error */
DECL|NFRX|member|uint32_t NFRX:32; /**< bit: 0..31 65 to 127 Byte Frames Received without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 1024 to 1518 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 128 to 255 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 256 to 511 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 512 to 1023 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 64 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 65 to 127 Byte Frames Transmitted without Error */
DECL|NFTX|member|uint32_t NFTX:32; /**< bit: 0..31 Greater than 1518 Byte Frames Transmitted without Error */
DECL|NIT|member|uint32_t NIT:8; /**< bit: 16..23 Number of Increments */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSSTRT|member|uint32_t OFFSSTRT:2; /**< bit: 7..8 Ethernet Frame Offset Start */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFFSVAL|member|uint32_t OFFSVAL:7; /**< bit: 0..6 Offset Value in Bytes */
DECL|OFRX|member|uint32_t OFRX:10; /**< bit: 0..9 Oversized Frames Received */
DECL|OP|member|uint32_t OP:2; /**< bit: 28..29 Operation */
DECL|PDRQFR|member|uint32_t PDRQFR:1; /**< bit: 22 PDelay Request Frame Received */
DECL|PDRQFR|member|uint32_t PDRQFR:1; /**< bit: 22 PDelay Request Frame Received */
DECL|PDRQFR|member|uint32_t PDRQFR:1; /**< bit: 22 PDelay Request Frame Received */
DECL|PDRQFR|member|uint32_t PDRQFR:1; /**< bit: 22 PDelay Request Frame Received */
DECL|PDRQFT|member|uint32_t PDRQFT:1; /**< bit: 24 PDelay Request Frame Transmitted */
DECL|PDRQFT|member|uint32_t PDRQFT:1; /**< bit: 24 PDelay Request Frame Transmitted */
DECL|PDRQFT|member|uint32_t PDRQFT:1; /**< bit: 24 PDelay Request Frame Transmitted */
DECL|PDRQFT|member|uint32_t PDRQFT:1; /**< bit: 24 PDelay Request Frame Transmitted */
DECL|PDRSFR|member|uint32_t PDRSFR:1; /**< bit: 23 PDelay Response Frame Received */
DECL|PDRSFR|member|uint32_t PDRSFR:1; /**< bit: 23 PDelay Response Frame Received */
DECL|PDRSFR|member|uint32_t PDRSFR:1; /**< bit: 23 PDelay Response Frame Received */
DECL|PDRSFR|member|uint32_t PDRSFR:1; /**< bit: 23 PDelay Response Frame Received */
DECL|PDRSFT|member|uint32_t PDRSFT:1; /**< bit: 25 PDelay Response Frame Transmitted */
DECL|PDRSFT|member|uint32_t PDRSFT:1; /**< bit: 25 PDelay Response Frame Transmitted */
DECL|PDRSFT|member|uint32_t PDRSFT:1; /**< bit: 25 PDelay Response Frame Transmitted */
DECL|PDRSFT|member|uint32_t PDRSFT:1; /**< bit: 25 PDelay Response Frame Transmitted */
DECL|PEN|member|uint32_t PEN:1; /**< bit: 13 Pause Enable */
DECL|PEV|member|uint32_t PEV:8; /**< bit: 0..7 Priority Enable Vector */
DECL|PFNZ|member|uint32_t PFNZ:1; /**< bit: 12 Pause Frame with Non-zero Pause Quantum Received */
DECL|PFNZ|member|uint32_t PFNZ:1; /**< bit: 12 Pause Frame with Non-zero Pause Quantum Received */
DECL|PFNZ|member|uint32_t PFNZ:1; /**< bit: 12 Pause Frame with Non-zero Pause Quantum Received */
DECL|PFNZ|member|uint32_t PFNZ:1; /**< bit: 12 Pause Frame with Non-zero Pause Quantum Received */
DECL|PFRX|member|uint32_t PFRX:16; /**< bit: 0..15 Pause Frames Received Register */
DECL|PFTR|member|uint32_t PFTR:1; /**< bit: 14 Pause Frame Transmitted */
DECL|PFTR|member|uint32_t PFTR:1; /**< bit: 14 Pause Frame Transmitted */
DECL|PFTR|member|uint32_t PFTR:1; /**< bit: 14 Pause Frame Transmitted */
DECL|PFTR|member|uint32_t PFTR:1; /**< bit: 14 Pause Frame Transmitted */
DECL|PFTX|member|uint32_t PFTX:16; /**< bit: 0..15 Pause Frames Transmitted Register */
DECL|PHYA|member|uint32_t PHYA:5; /**< bit: 23..27 PHY Address */
DECL|PQ|member|uint32_t PQ:8; /**< bit: 8..15 Pause Quantum */
DECL|PTZ|member|uint32_t PTZ:1; /**< bit: 13 Pause Time Zero */
DECL|PTZ|member|uint32_t PTZ:1; /**< bit: 13 Pause Time Zero */
DECL|PTZ|member|uint32_t PTZ:1; /**< bit: 13 Pause Time Zero */
DECL|PTZ|member|uint32_t PTZ:1; /**< bit: 13 Pause Time Zero */
DECL|QAE|member|uint32_t QAE:1; /**< bit: 1 Queue A CBS Enable */
DECL|QBE|member|uint32_t QBE:1; /**< bit: 0 Queue B CBS Enable */
DECL|QNB|member|uint32_t QNB:3; /**< bit: 0..2 Queue Number (0-2) */
DECL|QNB|member|uint32_t QNB:3; /**< bit: 0..2 Queue Number (0-2) */
DECL|RBS|member|uint32_t RBS:16; /**< bit: 0..15 Receive Buffer Size */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|RCOMP|member|uint32_t RCOMP:1; /**< bit: 1 Receive Complete */
DECL|REC|member|uint32_t REC:1; /**< bit: 1 Frame Received */
DECL|REGA|member|uint32_t REGA:5; /**< bit: 18..22 Register Address */
DECL|REV_GMAC|macro|REV_GMAC
DECL|RFCS|member|uint32_t RFCS:1; /**< bit: 17 Remove FCS */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLEX|member|uint32_t RLEX:1; /**< bit: 5 Retry Limit Exceeded or Late Collision */
DECL|RLE|member|uint32_t RLE:1; /**< bit: 2 Retry Limit Exceeded */
DECL|RMII|member|uint32_t RMII:1; /**< bit: 0 Reduced MII Mode */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|ROVR|member|uint32_t ROVR:1; /**< bit: 10 Receive Overrun */
DECL|RPB1ADR|member|uint32_t RPB1ADR:12; /**< bit: 0..11 Receive Partial Store and Forward Address */
DECL|RPQ|member|uint32_t RPQ:16; /**< bit: 0..15 Received Pause Quantum */
DECL|RTY|member|uint32_t RTY:1; /**< bit: 12 Retry Test */
DECL|RUD|member|uint32_t RUD:16; /**< bit: 0..15 Register Update */
DECL|RUD|member|uint32_t RUD:16; /**< bit: 0..15 Register Update */
DECL|RUD|member|uint32_t RUD:16; /**< bit: 0..15 Register Update */
DECL|RUD|member|uint32_t RUD:16; /**< bit: 0..15 Register Update */
DECL|RUD|member|uint32_t RUD:30; /**< bit: 0..29 Register Update */
DECL|RUD|member|uint32_t RUD:30; /**< bit: 0..29 Register Update */
DECL|RUD|member|uint32_t RUD:30; /**< bit: 0..29 Register Update */
DECL|RUD|member|uint32_t RUD:30; /**< bit: 0..29 Register Update */
DECL|RUD|member|uint32_t RUD:32; /**< bit: 0..31 Register Update */
DECL|RUD|member|uint32_t RUD:32; /**< bit: 0..31 Register Update */
DECL|RUD|member|uint32_t RUD:32; /**< bit: 0..31 Register Update */
DECL|RUD|member|uint32_t RUD:32; /**< bit: 0..31 Register Update */
DECL|RXBMS|member|uint32_t RXBMS:2; /**< bit: 8..9 Receiver Packet Buffer Memory Size Select */
DECL|RXBP|member|uint32_t RXBP:1; /**< bit: 29 Receive Bad Preamble */
DECL|RXBQBA|member|uint32_t RXBQBA:30; /**< bit: 2..31 Receive Buffer Queue Base Address */
DECL|RXBUFO|member|uint32_t RXBUFO:2; /**< bit: 14..15 Receive Buffer Offset */
DECL|RXCOEN|member|uint32_t RXCOEN:1; /**< bit: 24 Receive Checksum Offload Enable */
DECL|RXEN|member|uint32_t RXEN:1; /**< bit: 2 Receive Enable */
DECL|RXOVR|member|uint32_t RXOVR:10; /**< bit: 0..9 Receive Overruns */
DECL|RXOVR|member|uint32_t RXOVR:1; /**< bit: 2 Receive Overrun */
DECL|RXO|member|uint32_t RXO:16; /**< bit: 0..15 Received Octets */
DECL|RXO|member|uint32_t RXO:32; /**< bit: 0..31 Received Octets */
DECL|RXRER|member|uint32_t RXRER:18; /**< bit: 0..17 Receive Resource Errors */
DECL|RXSE|member|uint32_t RXSE:10; /**< bit: 0..9 Receive Symbol Errors */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|RXUBR|member|uint32_t RXUBR:1; /**< bit: 2 RX Used Bit Read */
DECL|Reserved10|member|RoReg8 Reserved10[0x14];
DECL|Reserved10|member|__I uint32_t Reserved10[5];
DECL|Reserved11|member|RoReg8 Reserved11[0x38];
DECL|Reserved11|member|__I uint32_t Reserved11[14];
DECL|Reserved12|member|RoReg8 Reserved12[0x30];
DECL|Reserved12|member|__I uint32_t Reserved12[12];
DECL|Reserved13|member|RoReg8 Reserved13[0xA0];
DECL|Reserved13|member|__I uint32_t Reserved13[40];
DECL|Reserved14|member|RoReg8 Reserved14[0x18];
DECL|Reserved14|member|__I uint32_t Reserved14[6];
DECL|Reserved15|member|RoReg8 Reserved15[0x18];
DECL|Reserved15|member|__I uint32_t Reserved15[6];
DECL|Reserved16|member|RoReg8 Reserved16[0x98];
DECL|Reserved16|member|__I uint32_t Reserved16[38];
DECL|Reserved17|member|RoReg8 Reserved17[0x10];
DECL|Reserved17|member|__I uint32_t Reserved17[4];
DECL|Reserved1|member|RoReg8 Reserved1[0x34];
DECL|Reserved1|member|__I uint32_t Reserved1[13];
DECL|Reserved2|member|RoReg8 Reserved2[0xC];
DECL|Reserved2|member|__I uint32_t Reserved2[3];
DECL|Reserved3|member|RoReg8 Reserved3[0x8];
DECL|Reserved3|member|__I uint32_t Reserved3[2];
DECL|Reserved4|member|RoReg8 Reserved4[0x8];
DECL|Reserved4|member|__I uint32_t Reserved4[2];
DECL|Reserved5|member|RoReg8 Reserved5[0xC];
DECL|Reserved5|member|__I uint32_t Reserved5[3];
DECL|Reserved6|member|RoReg8 Reserved6[0x200];
DECL|Reserved6|member|__I uint32_t Reserved6[128];
DECL|Reserved7|member|RoReg8 Reserved7[0x38];
DECL|Reserved7|member|__I uint32_t Reserved7[14];
DECL|Reserved8|member|RoReg8 Reserved8[0x38];
DECL|Reserved8|member|__I uint32_t Reserved8[14];
DECL|Reserved9|member|RoReg8 Reserved9[0x18];
DECL|Reserved9|member|__I uint32_t Reserved9[6];
DECL|SA1|member|uint32_t SA1:1; /**< bit: 18 Specific Address Register 1 Event Enable */
DECL|SCOL|member|uint32_t SCOL:18; /**< bit: 0..17 Single Collision */
DECL|SEC|member|uint32_t SEC:16; /**< bit: 0..15 1588 Timer Second Comparison Value */
DECL|SEC|member|uint32_t SEC:32; /**< bit: 0..31 1588 Timer Second Comparison Value */
DECL|SFR|member|uint32_t SFR:1; /**< bit: 19 PTP Sync Frame Received */
DECL|SFR|member|uint32_t SFR:1; /**< bit: 19 PTP Sync Frame Received */
DECL|SFR|member|uint32_t SFR:1; /**< bit: 19 PTP Sync Frame Received */
DECL|SFR|member|uint32_t SFR:1; /**< bit: 19 PTP Sync Frame Received */
DECL|SFT|member|uint32_t SFT:1; /**< bit: 21 PTP Sync Frame Transmitted */
DECL|SFT|member|uint32_t SFT:1; /**< bit: 21 PTP Sync Frame Transmitted */
DECL|SFT|member|uint32_t SFT:1; /**< bit: 21 PTP Sync Frame Transmitted */
DECL|SFT|member|uint32_t SFT:1; /**< bit: 21 PTP Sync Frame Transmitted */
DECL|SPD|member|uint32_t SPD:1; /**< bit: 0 Speed */
DECL|SRI|member|uint32_t SRI:1; /**< bit: 26 TSU Seconds Register Increment */
DECL|SRI|member|uint32_t SRI:1; /**< bit: 26 TSU Seconds Register Increment */
DECL|SRI|member|uint32_t SRI:1; /**< bit: 26 TSU Seconds Register Increment */
DECL|SRTSM|member|uint32_t SRTSM:1; /**< bit: 15 Store Receive Time Stamp to Memory */
DECL|TCKER|member|uint32_t TCKER:8; /**< bit: 0..7 TCP Checksum Errors */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCOMP|member|uint32_t TCOMP:1; /**< bit: 7 Transmit Complete */
DECL|TCS|member|uint32_t TCS:16; /**< bit: 0..15 Timer Count in Seconds */
DECL|TCS|member|uint32_t TCS:32; /**< bit: 0..31 Timer Count in Seconds */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 4 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|TFC|member|uint32_t TFC:1; /**< bit: 6 Transmit Frame Corruption Due to AHB Error */
DECL|THALT|member|uint32_t THALT:1; /**< bit: 10 Transmit Halt */
DECL|TID|member|uint32_t TID:16; /**< bit: 0..15 Type ID Match 1 */
DECL|TID|member|uint32_t TID:16; /**< bit: 0..15 Type ID Match 2 */
DECL|TID|member|uint32_t TID:16; /**< bit: 0..15 Type ID Match 3 */
DECL|TID|member|uint32_t TID:16; /**< bit: 0..15 Type ID Match 4 */
DECL|TNS|member|uint32_t TNS:30; /**< bit: 0..29 Timer Count in Nanoseconds */
DECL|TPB1ADR|member|uint32_t TPB1ADR:12; /**< bit: 0..11 Transmit Partial Store and Forward Address */
DECL|TPQ|member|uint32_t TPQ:16; /**< bit: 0..15 Transmit Pause Quantum */
DECL|TSTART|member|uint32_t TSTART:1; /**< bit: 9 Start Transmission */
DECL|TUR|member|uint32_t TUR:1; /**< bit: 4 Transmit Underrun */
DECL|TUR|member|uint32_t TUR:1; /**< bit: 4 Transmit Underrun */
DECL|TUR|member|uint32_t TUR:1; /**< bit: 4 Transmit Underrun */
DECL|TUR|member|uint32_t TUR:1; /**< bit: 4 Transmit Underrun */
DECL|TXBQBA|member|uint32_t TXBQBA:30; /**< bit: 2..31 Transmit Buffer Queue Base Address */
DECL|TXCOEN|member|uint32_t TXCOEN:1; /**< bit: 11 Transmitter Checksum Generation Offload Enable */
DECL|TXCOMP|member|uint32_t TXCOMP:1; /**< bit: 5 Transmit Complete */
DECL|TXEN|member|uint32_t TXEN:1; /**< bit: 3 Transmit Enable */
DECL|TXGO|member|uint32_t TXGO:1; /**< bit: 3 Transmit Go */
DECL|TXO|member|uint32_t TXO:16; /**< bit: 0..15 Transmitted Octets */
DECL|TXO|member|uint32_t TXO:32; /**< bit: 0..31 Transmitted Octets */
DECL|TXPBMS|member|uint32_t TXPBMS:1; /**< bit: 10 Transmitter Packet Buffer Memory Size Select */
DECL|TXPBPF|member|uint32_t TXPBPF:1; /**< bit: 17 Transmit PFC Priority-based Pause Frame */
DECL|TXPF|member|uint32_t TXPF:1; /**< bit: 11 Transmit Pause Frame */
DECL|TXUBR|member|uint32_t TXUBR:1; /**< bit: 3 TX Used Bit Read */
DECL|TXUBR|member|uint32_t TXUBR:1; /**< bit: 3 TX Used Bit Read */
DECL|TXUBR|member|uint32_t TXUBR:1; /**< bit: 3 TX Used Bit Read */
DECL|TXUBR|member|uint32_t TXUBR:1; /**< bit: 3 TX Used Bit Read */
DECL|TXUNR|member|uint32_t TXUNR:10; /**< bit: 0..9 Transmit Underruns */
DECL|TXZQPF|member|uint32_t TXZQPF:1; /**< bit: 12 Transmit Zero Quantum Pause Frame */
DECL|UBR|member|uint32_t UBR:1; /**< bit: 0 Used Bit Read */
DECL|UCKER|member|uint32_t UCKER:8; /**< bit: 0..7 UDP Checksum Errors */
DECL|UDPE|member|uint32_t UDPE:1; /**< bit: 29 UDP Port Match Enable */
DECL|UDPM|member|uint32_t UDPM:16; /**< bit: 12..27 UDP Port Match */
DECL|UFRX|member|uint32_t UFRX:10; /**< bit: 0..9 Undersize Frames Received */
DECL|UNIHEN|member|uint32_t UNIHEN:1; /**< bit: 7 Unicast Hash Enable */
DECL|VLANE|member|uint32_t VLANE:1; /**< bit: 8 VLAN Enable */
DECL|VLANP|member|uint32_t VLANP:3; /**< bit: 4..6 VLAN Priority */
DECL|VLAN_TYPE|member|uint32_t VLAN_TYPE:16; /**< bit: 0..15 User Defined VLAN_TYPE Field */
DECL|WESTAT|member|uint32_t WESTAT:1; /**< bit: 7 Write Enable for Statistics Registers */
DECL|WOL|member|uint32_t WOL:1; /**< bit: 28 Wake On LAN */
DECL|WOL|member|uint32_t WOL:1; /**< bit: 28 Wake On LAN */
DECL|WOL|member|uint32_t WOL:1; /**< bit: 28 Wake On LAN */
DECL|WTN|member|uint32_t WTN:2; /**< bit: 16..17 Write Ten */
DECL|WZO|member|uint32_t WZO:1; /**< bit: 31 Write ZERO */
DECL|XCOL|member|uint32_t XCOL:10; /**< bit: 0..9 Excessive Collisions */
DECL|_SAME70_GMAC_COMPONENT_H_|macro|_SAME70_GMAC_COMPONENT_H_
DECL|_SAME70_GMAC_COMPONENT_|macro|_SAME70_GMAC_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :10; /**< bit: 22..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :13; /**< bit: 19..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :14; /**< bit: 18..31 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 16..30 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 16..30 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 16..30 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 16..30 Reserved */
DECL|uint32_t|member|uint32_t :15; /**< bit: 16..30 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :16; /**< bit: 16..31 Reserved */
DECL|uint32_t|member|uint32_t :18; /**< bit: 14..31 Reserved */
DECL|uint32_t|member|uint32_t :19; /**< bit: 12..30 Reserved */
DECL|uint32_t|member|uint32_t :19; /**< bit: 12..30 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 0 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 27 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 27 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 27 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 27 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 3 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 3 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 30 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 31 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 5 Reserved */
DECL|uint32_t|member|uint32_t :1; /**< bit: 7 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :20; /**< bit: 12..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :22; /**< bit: 10..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :23; /**< bit: 9..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :24; /**< bit: 8..31 Reserved */
DECL|uint32_t|member|uint32_t :28; /**< bit: 4..31 Reserved */
DECL|uint32_t|member|uint32_t :29; /**< bit: 3..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 0..1 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 13..14 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 16..17 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 16..17 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 16..17 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 3..4 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 3..4 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 3..4 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 3..4 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 30..31 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 6..7 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :2; /**< bit: 8..9 Reserved */
DECL|uint32_t|member|uint32_t :30; /**< bit: 2..31 Reserved */
DECL|uint32_t|member|uint32_t :31; /**< bit: 1..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 15..17 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 29..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 29..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 29..31 Reserved */
DECL|uint32_t|member|uint32_t :3; /**< bit: 9..11 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 12..15 Reserved */
DECL|uint32_t|member|uint32_t :6; /**< bit: 26..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 25..31 Reserved */
DECL|uint32_t|member|uint32_t :8; /**< bit: 24..31 Reserved */
