Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Sep  9 14:23:48 2024
| Host         : Neo_com running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file logic_gate_timing_summary_routed.rpt -pb logic_gate_timing_summary_routed.pb -rpx logic_gate_timing_summary_routed.rpx -warn_on_violation
| Design       : logic_gate
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.698ns  (logic 5.405ns (55.732%)  route 4.293ns (44.268%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.346     3.870    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.152     4.022 r  q_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.947     5.969    q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.729     9.698 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     9.698    q
    L4                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.510ns  (logic 5.402ns (56.804%)  route 4.108ns (43.196%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 f  a_IBUF_inst/O
                         net (fo=5, routed)           1.961     3.485    a_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.152     3.637 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.147     5.784    z_OBUF
    M7                   OBUF (Prop_obuf_I_O)         3.726     9.510 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     9.510    z
    M7                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            w
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.440ns  (logic 5.176ns (54.836%)  route 4.263ns (45.164%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.346     3.870    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.124     3.994 r  w_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.917     5.911    w_OBUF
    M4                   OBUF (Prop_obuf_I_O)         3.528     9.440 r  w_OBUF_inst/O
                         net (fo=0)                   0.000     9.440    w
    M4                                                                r  w (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 5.191ns (56.399%)  route 4.013ns (43.601%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 r  a_IBUF_inst/O
                         net (fo=5, routed)           2.345     3.869    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.124     3.993 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     5.661    x_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.543     9.203 r  x_OBUF_inst/O
                         net (fo=0)                   0.000     9.203    x
    M2                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.945ns  (logic 5.172ns (57.820%)  route 3.773ns (42.180%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 f  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         1.524     1.524 f  a_IBUF_inst/O
                         net (fo=5, routed)           1.961     3.485    a_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I1_O)        0.124     3.609 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.812     5.421    y_OBUF
    N7                   OBUF (Prop_obuf_I_O)         3.524     8.945 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     8.945    y
    N7                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            y
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.686ns  (logic 1.552ns (57.778%)  route 1.134ns (42.222%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         0.282     0.282 f  b_IBUF_inst/O
                         net (fo=5, routed)           0.755     1.037    b_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I0_O)        0.045     1.082 r  y_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.379     1.461    y_OBUF
    N7                   OBUF (Prop_obuf_I_O)         1.225     2.686 r  y_OBUF_inst/O
                         net (fo=0)                   0.000     2.686    y
    N7                                                                r  y (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            x
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.835ns  (logic 1.580ns (55.714%)  route 1.256ns (44.286%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.210    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I1_O)        0.045     1.255 r  x_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.337     1.592    x_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.243     2.835 r  x_OBUF_inst/O
                         net (fo=0)                   0.000     2.835    x
    M2                                                                r  x (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.615ns (55.121%)  route 1.315ns (44.879%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W3                                                0.000     0.000 f  b (IN)
                         net (fo=0)                   0.000     0.000    b
    W3                   IBUF (Prop_ibuf_I_O)         0.282     0.282 f  b_IBUF_inst/O
                         net (fo=5, routed)           0.755     1.037    b_IBUF
    SLICE_X85Y108        LUT2 (Prop_lut2_I0_O)        0.046     1.083 r  z_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.560     1.642    z_OBUF
    M7                   OBUF (Prop_obuf_I_O)         1.287     2.930 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     2.930    z
    M7                                                                r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            w
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.566ns (52.821%)  route 1.398ns (47.179%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.210    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.045     1.255 r  w_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.479     1.735    w_OBUF
    M4                   OBUF (Prop_obuf_I_O)         1.229     2.964 r  w_OBUF_inst/O
                         net (fo=0)                   0.000     2.964    w
    M4                                                                r  w (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.021ns  (logic 1.625ns (53.810%)  route 1.395ns (46.190%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y1                                                0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    Y1                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  a_IBUF_inst/O
                         net (fo=5, routed)           0.919     1.210    a_IBUF
    SLICE_X85Y119        LUT2 (Prop_lut2_I0_O)        0.044     1.254 r  q_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.476     1.731    q_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.290     3.021 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     3.021    q
    L4                                                                r  q (OUT)
  -------------------------------------------------------------------    -------------------





