// Seed: 1088232161
module module_0;
  wire id_1;
  always disable id_2;
  assign id_2 = id_1;
  wire id_3;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input wor id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10,
    input tri0 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri0 id_14,
    input tri1 id_15,
    input tri id_16
);
  generate
    tri0 id_18 = id_0;
  endgenerate
  nor primCall (
      id_1, id_10, id_11, id_13, id_14, id_15, id_16, id_18, id_2, id_3, id_6, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
