{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652701598516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652701598517 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 16 13:46:38 2022 " "Processing started: Mon May 16 13:46:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652701598517 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701598517 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop " "Command: quartus_map --read_settings_files=on --write_settings_files=off switchtop -c switchtop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701598517 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1652701598863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1652701598863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchtop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchtop-switchtop_arc " "Found design unit 1: switchtop-switchtop_arc" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606708 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchtop " "Found entity 1: switchtop" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/switchlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switchlogic-switch_logic_arc " "Found design unit 1: switchlogic-switch_logic_arc" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606710 ""} { "Info" "ISGN_ENTITY_NAME" "1 switchlogic " "Found entity 1: switchlogic" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/output_handler/roundrobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roundrobin-roundrobin_arc " "Found design unit 1: roundrobin-roundrobin_arc" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606712 ""} { "Info" "ISGN_ENTITY_NAME" "1 roundrobin " "Found entity 1: roundrobin" {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_memory-mac_memory_arc " "Found design unit 1: mac_memory-mac_memory_arc" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606714 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_memory " "Found entity 1: mac_memory" {  } { { "../src/mac_learning/Mac_memory.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/mac_learning/mac_learning.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mac_learning-mac_learning_arc " "Found design unit 1: mac_learning-mac_learning_arc" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606716 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_learning " "Found entity 1: mac_learning" {  } { { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/input_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_handler-input_handler_arc " "Found design unit 1: input_handler-input_handler_arc" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606718 ""} { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/input_handler/crc_parallel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 crc_parallel-crc_parallel_arc " "Found design unit 1: crc_parallel-crc_parallel_arc" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606720 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc_parallel " "Found entity 1: crc_parallel" {  } { { "../src/input_handler/crc_parallel.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/crc_parallel.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer32k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer32k-SYN " "Found design unit 1: buffer32k-SYN" {  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606722 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer32K " "Found entity 1: buffer32K" {  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gjj/documents/gitrepos/34349-4portethernetswitch/src/buffer/buffer2k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer2k-SYN " "Found design unit 1: buffer2k-SYN" {  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606724 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer2K " "Found entity 1: buffer2K" {  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701606724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606724 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "switchtop " "Elaborating entity \"switchtop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1652701606758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switchlogic switchlogic:switch " "Elaborating entity \"switchlogic\" for hierarchy \"switchlogic:switch\"" {  } { { "../src/switchtop.vhd" "switch" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701606771 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_1 switchlogic.vhd(102) " "VHDL Signal Declaration warning at switchlogic.vhd(102): used explicit default value for signal \"port_1\" because signal was never assigned a value" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652701606772 "|switchtop|switchlogic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_2 switchlogic.vhd(103) " "VHDL Signal Declaration warning at switchlogic.vhd(103): used explicit default value for signal \"port_2\" because signal was never assigned a value" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 103 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652701606772 "|switchtop|switchlogic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_3 switchlogic.vhd(104) " "VHDL Signal Declaration warning at switchlogic.vhd(104): used explicit default value for signal \"port_3\" because signal was never assigned a value" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 104 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652701606772 "|switchtop|switchlogic:switch"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "port_4 switchlogic.vhd(105) " "VHDL Signal Declaration warning at switchlogic.vhd(105): used explicit default value for signal \"port_4\" because signal was never assigned a value" {  } { { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 105 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1652701606772 "|switchtop|switchlogic:switch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler switchlogic:switch\|input_handler:In_1 " "Elaborating entity \"input_handler\" for hierarchy \"switchlogic:switch\|input_handler:In_1\"" {  } { { "../src/switchlogic.vhd" "In_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701606794 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[0\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[0\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[1\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[1\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[2\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[2\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[3\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[3\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[4\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[4\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[5\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[5\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[6\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[6\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[7\] input_handler.vhd(104) " "Inferred latch for \"src_addr\[7\]\" at input_handler.vhd(104)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606799 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[8\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[8\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[9\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[9\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[10\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[10\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[11\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[11\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[12\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[12\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[13\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[13\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[14\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[14\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[15\] input_handler.vhd(103) " "Inferred latch for \"src_addr\[15\]\" at input_handler.vhd(103)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[16\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[16\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[17\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[17\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[18\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[18\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[19\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[19\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[20\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[20\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606800 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[21\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[21\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[22\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[22\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[23\] input_handler.vhd(102) " "Inferred latch for \"src_addr\[23\]\" at input_handler.vhd(102)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 102 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[24\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[24\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[25\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[25\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[26\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[26\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[27\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[27\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[28\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[28\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[29\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[29\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[30\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[30\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[31\] input_handler.vhd(101) " "Inferred latch for \"src_addr\[31\]\" at input_handler.vhd(101)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606801 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[32\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[32\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[33\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[33\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[34\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[34\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[35\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[35\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[36\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[36\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[37\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[37\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[38\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[38\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[39\] input_handler.vhd(100) " "Inferred latch for \"src_addr\[39\]\" at input_handler.vhd(100)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[40\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[40\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[41\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[41\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[42\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[42\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[43\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[43\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[44\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[44\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[45\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[45\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[46\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[46\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606802 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "src_addr\[47\] input_handler.vhd(99) " "Inferred latch for \"src_addr\[47\]\" at input_handler.vhd(99)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 99 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[0\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[0\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[1\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[1\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[2\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[2\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[3\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[3\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[4\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[4\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[5\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[5\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[6\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[6\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[7\] input_handler.vhd(97) " "Inferred latch for \"dst_addr\[7\]\" at input_handler.vhd(97)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[8\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[8\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[9\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[9\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[10\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[10\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[11\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[11\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[12\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[12\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[13\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[13\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[14\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[14\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[15\] input_handler.vhd(96) " "Inferred latch for \"dst_addr\[15\]\" at input_handler.vhd(96)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 96 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606803 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[16\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[16\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[17\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[17\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[18\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[18\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[19\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[19\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[20\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[20\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[21\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[21\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[22\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[22\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[23\] input_handler.vhd(95) " "Inferred latch for \"dst_addr\[23\]\" at input_handler.vhd(95)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 95 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[24\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[24\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[25\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[25\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[26\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[26\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[27\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[27\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[28\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[28\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[29\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[29\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[30\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[30\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[31\] input_handler.vhd(94) " "Inferred latch for \"dst_addr\[31\]\" at input_handler.vhd(94)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606804 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[32\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[32\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[33\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[33\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[34\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[34\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[35\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[35\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[36\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[36\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[37\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[37\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[38\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[38\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[39\] input_handler.vhd(93) " "Inferred latch for \"dst_addr\[39\]\" at input_handler.vhd(93)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[40\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[40\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[41\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[41\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[42\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[42\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606805 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[43\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[43\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[44\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[44\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[45\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[45\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[46\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[46\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dst_addr\[47\] input_handler.vhd(92) " "Inferred latch for \"dst_addr\[47\]\" at input_handler.vhd(92)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[8\] input_handler.vhd(86) " "Inferred latch for \"dato4\[8\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[7\] input_handler.vhd(86) " "Inferred latch for \"dato4\[7\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[6\] input_handler.vhd(86) " "Inferred latch for \"dato4\[6\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[5\] input_handler.vhd(86) " "Inferred latch for \"dato4\[5\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[4\] input_handler.vhd(86) " "Inferred latch for \"dato4\[4\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[3\] input_handler.vhd(86) " "Inferred latch for \"dato4\[3\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[2\] input_handler.vhd(86) " "Inferred latch for \"dato4\[2\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[1\] input_handler.vhd(86) " "Inferred latch for \"dato4\[1\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606806 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato4\[0\] input_handler.vhd(86) " "Inferred latch for \"dato4\[0\]\" at input_handler.vhd(86)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[8\] input_handler.vhd(85) " "Inferred latch for \"dato3\[8\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[7\] input_handler.vhd(85) " "Inferred latch for \"dato3\[7\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[6\] input_handler.vhd(85) " "Inferred latch for \"dato3\[6\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[5\] input_handler.vhd(85) " "Inferred latch for \"dato3\[5\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[4\] input_handler.vhd(85) " "Inferred latch for \"dato3\[4\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[3\] input_handler.vhd(85) " "Inferred latch for \"dato3\[3\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[2\] input_handler.vhd(85) " "Inferred latch for \"dato3\[2\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[1\] input_handler.vhd(85) " "Inferred latch for \"dato3\[1\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato3\[0\] input_handler.vhd(85) " "Inferred latch for \"dato3\[0\]\" at input_handler.vhd(85)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606807 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[8\] input_handler.vhd(84) " "Inferred latch for \"dato2\[8\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[7\] input_handler.vhd(84) " "Inferred latch for \"dato2\[7\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[6\] input_handler.vhd(84) " "Inferred latch for \"dato2\[6\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[5\] input_handler.vhd(84) " "Inferred latch for \"dato2\[5\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[4\] input_handler.vhd(84) " "Inferred latch for \"dato2\[4\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[3\] input_handler.vhd(84) " "Inferred latch for \"dato2\[3\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[2\] input_handler.vhd(84) " "Inferred latch for \"dato2\[2\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[1\] input_handler.vhd(84) " "Inferred latch for \"dato2\[1\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato2\[0\] input_handler.vhd(84) " "Inferred latch for \"dato2\[0\]\" at input_handler.vhd(84)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[8\] input_handler.vhd(83) " "Inferred latch for \"dato1\[8\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[7\] input_handler.vhd(83) " "Inferred latch for \"dato1\[7\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[6\] input_handler.vhd(83) " "Inferred latch for \"dato1\[6\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[5\] input_handler.vhd(83) " "Inferred latch for \"dato1\[5\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606808 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[4\] input_handler.vhd(83) " "Inferred latch for \"dato1\[4\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606809 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[3\] input_handler.vhd(83) " "Inferred latch for \"dato1\[3\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606809 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[2\] input_handler.vhd(83) " "Inferred latch for \"dato1\[2\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606809 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[1\] input_handler.vhd(83) " "Inferred latch for \"dato1\[1\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606809 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato1\[0\] input_handler.vhd(83) " "Inferred latch for \"dato1\[0\]\" at input_handler.vhd(83)" {  } { { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701606809 "|switchtop|switchlogic:switch|input_handler:In_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "crc_parallel switchlogic:switch\|input_handler:In_1\|crc_parallel:CRC " "Elaborating entity \"crc_parallel\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|crc_parallel:CRC\"" {  } { { "../src/input_handler/input_handler.vhd" "CRC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701606823 ""}
{ "Info" "IVRFX_VRFX_FSM_HAS_UNCLEAN_RESET" "state " "Can't recognize finite state machine \"state\" because it has a complex reset state" {  } {  } 0 10018 "Can't recognize finite state machine \"%1!s!\" because it has a complex reset state" 0 0 "Analysis & Synthesis" 0 -1 1652701606828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer2K switchlogic:switch\|input_handler:In_1\|buffer2K:BUF " "Elaborating entity \"buffer2K\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\"" {  } { { "../src/input_handler/input_handler.vhd" "BUF" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701606837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2K.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component " "Instantiated megafunction \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 80 " "Parameter \"almost_full_value\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701607106 ""}  } { { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652701607106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f271.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f271.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f271 " "Found entity 1: scfifo_f271" {  } { { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f271 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated " "Elaborating entity \"scfifo_f271\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tk31 " "Found entity 1: a_dpfifo_tk31" {  } { { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tk31 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo " "Elaborating entity \"a_dpfifo_tk31\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\"" {  } { { "db/scfifo_f271.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40c1 " "Found entity 1: altsyncram_40c1" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_40c1 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram " "Elaborating entity \"altsyncram_40c1\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\"" {  } { { "db/a_dpfifo_tk31.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ot8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ot8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ot8 " "Found entity 1: cmpr_ot8" {  } { { "db/cmpr_ot8.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_ot8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ot8 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cmpr_ot8:almost_full_comparer " "Elaborating entity \"cmpr_ot8\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cmpr_ot8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tk31.tdf" "almost_full_comparer" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ot8 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cmpr_ot8:three_comparison " "Elaborating entity \"cmpr_ot8\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cmpr_ot8:three_comparison\"" {  } { { "db/a_dpfifo_tk31.tdf" "three_comparison" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3bb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3bb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3bb " "Found entity 1: cntr_3bb" {  } { { "db/cntr_3bb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_3bb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3bb switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_3bb:rd_ptr_msb " "Elaborating entity \"cntr_3bb\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_3bb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tk31.tdf" "rd_ptr_msb" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gb7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gb7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gb7 " "Found entity 1: cntr_gb7" {  } { { "db/cntr_gb7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_gb7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gb7 switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_gb7:usedw_counter " "Elaborating entity \"cntr_gb7\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_gb7:usedw_counter\"" {  } { { "db/a_dpfifo_tk31.tdf" "usedw_counter" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4bb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4bb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4bb " "Found entity 1: cntr_4bb" {  } { { "db/cntr_4bb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_4bb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701607416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701607416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4bb switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_4bb:wr_ptr " "Elaborating entity \"cntr_4bb\" for hierarchy \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|cntr_4bb:wr_ptr\"" {  } { { "db/a_dpfifo_tk31.tdf" "wr_ptr" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "roundrobin switchlogic:switch\|roundrobin:Out_1 " "Elaborating entity \"roundrobin\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\"" {  } { { "../src/switchlogic.vhd" "Out_1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607903 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "clear roundrobin.vhd(45) " "VHDL Signal Declaration warning at roundrobin.vhd(45): used implicit default value for signal \"clear\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652701607903 "|switchtop|switchlogic:switch|roundrobin:Out_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer32K switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1 " "Elaborating entity \"buffer32K\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\"" {  } { { "../src/output_handler/roundrobin.vhd" "buffer1" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701607918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer32K.vhd" "scfifo_component" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\"" {  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component " "Instantiated megafunction \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 80 " "Parameter \"almost_full_value\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32768 " "Parameter \"lpm_numwords\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 15 " "Parameter \"lpm_widthu\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701608188 ""}  } { { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652701608188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_f471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_f471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_f471 " "Found entity 1: scfifo_f471" {  } { { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_f471 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated " "Elaborating entity \"scfifo_f471\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tm31 " "Found entity 1: a_dpfifo_tm31" {  } { { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tm31 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo " "Elaborating entity \"a_dpfifo_tm31\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\"" {  } { { "db/scfifo_f471.tdf" "dpfifo" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44c1 " "Found entity 1: altsyncram_44c1" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44c1 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram " "Elaborating entity \"altsyncram_44c1\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\"" {  } { { "db/a_dpfifo_tm31.tdf" "FIFOram" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_687.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_687.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_687 " "Found entity 1: decode_687" {  } { { "db/decode_687.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_687.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_687 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|decode_687:decode2 " "Elaborating entity \"decode_687\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|decode_687:decode2\"" {  } { { "db/altsyncram_44c1.tdf" "decode2" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vj6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vj6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vj6 " "Found entity 1: decode_vj6" {  } { { "db/decode_vj6.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_vj6.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_vj6 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|decode_vj6:rden_decode_b " "Elaborating entity \"decode_vj6\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|decode_vj6:rden_decode_b\"" {  } { { "db/altsyncram_44c1.tdf" "rden_decode_b" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n28 " "Found entity 1: mux_n28" {  } { { "db/mux_n28.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_n28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_n28 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|mux_n28:mux3 " "Elaborating entity \"mux_n28\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|mux_n28:mux3\"" {  } { { "db/altsyncram_44c1.tdf" "mux3" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_st8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_st8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_st8 " "Found entity 1: cmpr_st8" {  } { { "db/cmpr_st8.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cmpr_st8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_st8 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cmpr_st8:almost_full_comparer " "Elaborating entity \"cmpr_st8\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cmpr_st8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tm31.tdf" "almost_full_comparer" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_st8 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cmpr_st8:three_comparison " "Elaborating entity \"cmpr_st8\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cmpr_st8:three_comparison\"" {  } { { "db/a_dpfifo_tm31.tdf" "three_comparison" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7bb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7bb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7bb " "Found entity 1: cntr_7bb" {  } { { "db/cntr_7bb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_7bb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7bb switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_7bb:rd_ptr_msb " "Elaborating entity \"cntr_7bb\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_7bb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tm31.tdf" "rd_ptr_msb" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kb7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kb7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kb7 " "Found entity 1: cntr_kb7" {  } { { "db/cntr_kb7.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_kb7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kb7 switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_kb7:usedw_counter " "Elaborating entity \"cntr_kb7\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_kb7:usedw_counter\"" {  } { { "db/a_dpfifo_tm31.tdf" "usedw_counter" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8bb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8bb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8bb " "Found entity 1: cntr_8bb" {  } { { "db/cntr_8bb.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/cntr_8bb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701608651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701608651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8bb switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_8bb:wr_ptr " "Elaborating entity \"cntr_8bb\" for hierarchy \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|cntr_8bb:wr_ptr\"" {  } { { "db/a_dpfifo_tm31.tdf" "wr_ptr" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701608651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_learning switchlogic:switch\|mac_learning:MAC " "Elaborating entity \"mac_learning\" for hierarchy \"switchlogic:switch\|mac_learning:MAC\"" {  } { { "../src/switchlogic.vhd" "MAC" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701610432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mac_memory switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem " "Elaborating entity \"mac_memory\" for hierarchy \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\"" {  } { { "../src/mac_learning/Mac_learning.vhd" "mac_mem" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701610480 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "8191 16384 0 1 1 " "8191 out of 16384 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "8193 16383 " "Addresses ranging from 8193 to 16383 are not initialized" {  } { { "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1652701612126 ""}  } { { "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/switchtop.ram0_mac_memory_a93df217.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1652701612126 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred RAM node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1652701612448 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a17\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 559 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a8\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 289 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a26\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 829 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a35\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1099 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a9\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 319 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a18\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 589 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a27\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 859 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a10\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 349 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a19\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 619 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a28\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 889 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a11\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 379 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a20\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 649 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a29\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 919 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a12\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 409 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a21\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 679 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a30\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 949 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a13\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 439 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a22\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 709 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a31\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 979 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a14\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 469 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a23\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 739 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a32\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1009 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a15\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 499 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a24\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 769 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a33\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1039 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a16\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 529 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a25\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 799 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a34\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 1069 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613457 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a34"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652701613457 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652701613457 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_1\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 114 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_1|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_2\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 115 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_2|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_3\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 116 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_3|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a0\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 49 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a1\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 79 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a2\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 109 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a3\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 139 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a4\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 169 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a5\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 199 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a6\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 229 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer1\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 49 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer1|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer3\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 53 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer3|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|roundrobin:Out_4\|buffer32K:buffer2\|scfifo:scfifo_component\|scfifo_f471:auto_generated\|a_dpfifo_tm31:dpfifo\|altsyncram_44c1:FIFOram\|ram_block1a7\"" {  } { { "db/altsyncram_44c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_44c1.tdf" 259 2 0 } } { "db/a_dpfifo_tm31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tm31.tdf" 46 2 0 } } { "db/scfifo_f471.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f471.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer32K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer32K.vhd" 97 0 0 } } { "../src/output_handler/roundrobin.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/output_handler/roundrobin.vhd" 51 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 117 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|roundrobin:Out_4|buffer32K:buffer2|scfifo:scfifo_component|scfifo_f471:auto_generated|a_dpfifo_tm31:dpfifo|altsyncram_44c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 38 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 38 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 38 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 68 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 68 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 68 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 98 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 98 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 98 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 128 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 128 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 128 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 158 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 158 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 158 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 188 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 188 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 188 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 218 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 218 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 218 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 248 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 248 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 248 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 38 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 68 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 98 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 128 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 158 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 188 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 218 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 248 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613591 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652701613591 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652701613591 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_4\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 278 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 112 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613625 "|switchtop|switchlogic:switch|input_handler:In_4|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_3\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 278 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 111 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613625 "|switchtop|switchlogic:switch|input_handler:In_3|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_2\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 278 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 110 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613625 "|switchtop|switchlogic:switch|input_handler:In_2|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\] " "Synthesized away node \"switchlogic:switch\|input_handler:In_1\|buffer2K:BUF\|scfifo:scfifo_component\|scfifo_f271:auto_generated\|a_dpfifo_tk31:dpfifo\|altsyncram_40c1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_40c1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_40c1.tdf" 278 2 0 } } { "db/a_dpfifo_tk31.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/a_dpfifo_tk31.tdf" 46 2 0 } } { "db/scfifo_f271.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/scfifo_f271.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../src/buffer/buffer2K.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/buffer/buffer2K.vhd" 105 0 0 } } { "../src/input_handler/input_handler.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/input_handler/input_handler.vhd" 73 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 109 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701613625 "|switchtop|switchlogic:switch|input_handler:In_1|buffer2K:BUF|scfifo:scfifo_component|scfifo_f271:auto_generated|a_dpfifo_tk31:dpfifo|altsyncram_40c1:FIFOram|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652701613625 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652701613625 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 52 " "Parameter WIDTH_A set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8193 " "Parameter NUMWORDS_A set to 8193" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 52 " "Parameter WIDTH_B set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8193 " "Parameter NUMWORDS_B set to 8193" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter INIT_FILE set to db/switchtop.ram0_mac_memory_a93df217.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1652701613683 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1652701613683 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1652701613683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701613818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8193 " "Parameter \"NUMWORDS_A\" = \"8193\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8193 " "Parameter \"NUMWORDS_B\" = \"8193\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/switchtop.ram0_mac_memory_a93df217.hdl.mif " "Parameter \"INIT_FILE\" = \"db/switchtop.ram0_mac_memory_a93df217.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652701613818 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1652701613818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d1m1 " "Found entity 1: altsyncram_d1m1" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701613876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701613876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/decode_csa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701614276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701614276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bob " "Found entity 1: mux_bob" {  } { { "db/mux_bob.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/mux_bob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652701614326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701614326 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a0 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a1 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 75 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a2 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a3 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a4 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a5 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a6 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a7 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 255 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a8 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a9 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 315 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a10 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a11 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 375 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a12 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a13 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a14 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a15 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 495 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a16 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 525 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a17 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 555 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a18 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a19 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a20 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a21 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 675 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a22 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a23 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 735 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a24 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 765 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a25 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 795 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a26 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 825 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a27 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a28 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a29 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 915 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a30 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 945 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a31 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 975 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a32 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a33 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1035 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a34 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a35 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1095 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a36 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a37 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a38 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1185 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a39 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a40 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a41 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1275 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a42 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a43 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a44 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a45 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a46 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a47 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a48 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1485 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a49 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1515 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a50 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a51 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a52 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a53 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1635 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a54 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a55 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a56 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a57 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1755 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a58 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a59 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1815 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a60 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a61 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1875 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a62 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1905 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a63 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1935 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a64 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1965 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a65 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 1995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a66 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a67 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2055 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a68 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2085 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a69 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2115 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a70 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a71 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2175 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a72 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a73 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2235 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a74 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a75 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a76 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a77 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2355 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a78 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2385 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a79 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a80 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a81 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2475 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a82 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a83 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2535 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a84 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a85 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a86 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2625 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a87 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2655 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a88 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a89 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a90 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a91 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2775 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a92 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2805 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a93 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2835 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a94 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a95 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2895 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a96 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a97 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2955 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a98 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 2985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a99 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 3015 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a100 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 3045 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a101 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 3075 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a102 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 3105 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a103 " "Synthesized away node \"switchlogic:switch\|mac_learning:MAC\|mac_memory:mac_mem\|altsyncram:ram_block_rtl_0\|altsyncram_d1m1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_d1m1.tdf" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/QuartusProject/db/altsyncram_d1m1.tdf" 3135 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../src/mac_learning/Mac_learning.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/mac_learning/Mac_learning.vhd" 118 0 0 } } { "../src/switchlogic.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchlogic.vhd" 119 0 0 } } { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 51 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701614551 "|switchtop|switchlogic:switch|mac_learning:MAC|mac_memory:mac_mem|altsyncram:ram_block_rtl_0|altsyncram_d1m1:auto_generated|ram_block1a103"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1652701614551 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1652701614551 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valo\[0\] GND " "Pin \"valo\[0\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|valo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valo\[1\] GND " "Pin \"valo\[1\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|valo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valo\[2\] GND " "Pin \"valo\[2\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|valo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valo\[3\] GND " "Pin \"valo\[3\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|valo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[0\] GND " "Pin \"dato\[0\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[1\] GND " "Pin \"dato\[1\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[2\] GND " "Pin \"dato\[2\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[3\] GND " "Pin \"dato\[3\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[4\] GND " "Pin \"dato\[4\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[5\] GND " "Pin \"dato\[5\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[6\] GND " "Pin \"dato\[6\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[7\] GND " "Pin \"dato\[7\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[8\] GND " "Pin \"dato\[8\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[9\] GND " "Pin \"dato\[9\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[10\] GND " "Pin \"dato\[10\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[11\] GND " "Pin \"dato\[11\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[12\] GND " "Pin \"dato\[12\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[13\] GND " "Pin \"dato\[13\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[14\] GND " "Pin \"dato\[14\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[15\] GND " "Pin \"dato\[15\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[16\] GND " "Pin \"dato\[16\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[17\] GND " "Pin \"dato\[17\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[18\] GND " "Pin \"dato\[18\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[19\] GND " "Pin \"dato\[19\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[20\] GND " "Pin \"dato\[20\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[21\] GND " "Pin \"dato\[21\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[22\] GND " "Pin \"dato\[22\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[23\] GND " "Pin \"dato\[23\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[24\] GND " "Pin \"dato\[24\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[25\] GND " "Pin \"dato\[25\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[26\] GND " "Pin \"dato\[26\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[27\] GND " "Pin \"dato\[27\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[28\] GND " "Pin \"dato\[28\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[29\] GND " "Pin \"dato\[29\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[30\] GND " "Pin \"dato\[30\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dato\[31\] GND " "Pin \"dato\[31\]\" is stuck at GND" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1652701614677 "|switchtop|dato[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1652701614677 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1479 " "1479 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1652701614690 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1652701614943 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1652701614943 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[24\] " "No output dependent on input pin \"dati\[24\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vali\[3\] " "No output dependent on input pin \"vali\[3\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|vali[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[16\] " "No output dependent on input pin \"dati\[16\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vali\[2\] " "No output dependent on input pin \"vali\[2\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|vali[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[8\] " "No output dependent on input pin \"dati\[8\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vali\[1\] " "No output dependent on input pin \"vali\[1\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|vali[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[0\] " "No output dependent on input pin \"dati\[0\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vali\[0\] " "No output dependent on input pin \"vali\[0\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|vali[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[25\] " "No output dependent on input pin \"dati\[25\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[17\] " "No output dependent on input pin \"dati\[17\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[9\] " "No output dependent on input pin \"dati\[9\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[1\] " "No output dependent on input pin \"dati\[1\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[26\] " "No output dependent on input pin \"dati\[26\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[18\] " "No output dependent on input pin \"dati\[18\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[10\] " "No output dependent on input pin \"dati\[10\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[2\] " "No output dependent on input pin \"dati\[2\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[27\] " "No output dependent on input pin \"dati\[27\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[19\] " "No output dependent on input pin \"dati\[19\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[11\] " "No output dependent on input pin \"dati\[11\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[3\] " "No output dependent on input pin \"dati\[3\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[28\] " "No output dependent on input pin \"dati\[28\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[20\] " "No output dependent on input pin \"dati\[20\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[12\] " "No output dependent on input pin \"dati\[12\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[4\] " "No output dependent on input pin \"dati\[4\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[29\] " "No output dependent on input pin \"dati\[29\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[21\] " "No output dependent on input pin \"dati\[21\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[13\] " "No output dependent on input pin \"dati\[13\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[5\] " "No output dependent on input pin \"dati\[5\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[30\] " "No output dependent on input pin \"dati\[30\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[22\] " "No output dependent on input pin \"dati\[22\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[14\] " "No output dependent on input pin \"dati\[14\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[6\] " "No output dependent on input pin \"dati\[6\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[31\] " "No output dependent on input pin \"dati\[31\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[23\] " "No output dependent on input pin \"dati\[23\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[15\] " "No output dependent on input pin \"dati\[15\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dati\[7\] " "No output dependent on input pin \"dati\[7\]\"" {  } { { "../src/switchtop.vhd" "" { Text "C:/Users/GJJ/Documents/GitRepos/34349-4PortEthernetSwitch/src/switchtop.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1652701615015 "|switchtop|dati[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1652701615015 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1652701615017 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1652701615017 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1652701615017 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 665 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 665 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4878 " "Peak virtual memory: 4878 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652701615134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 16 13:46:55 2022 " "Processing ended: Mon May 16 13:46:55 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652701615134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652701615134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652701615134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1652701615134 ""}
