============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     admin
   Run Date =   Sun Mar  9 18:33:05 2025

   Run on =     GYT
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj -phy"
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  1.335552s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (28.1%)

RUN-1004 : used memory is 270 MB, reserved memory is 254 MB, peak memory is 282 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7725 instances
RUN-0007 : 5450 luts, 2061 seqs, 51 mslices, 34 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8110 nets
RUN-1001 : 4564 nets have 2 pins
RUN-1001 : 2592 nets have [3 - 5] pins
RUN-1001 : 477 nets have [6 - 10] pins
RUN-1001 : 239 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     253     
RUN-1001 :   No   |  No   |  Yes  |     284     
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     724     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |  59   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 66
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7723 instances, 5450 luts, 2061 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 28%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.95383e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7723.
PHY-3001 : End clustering;  0.000008s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.46567e+06, overlap = 223.625
PHY-3002 : Step(2): len = 1.1404e+06, overlap = 232.844
PHY-3002 : Step(3): len = 717347, overlap = 302.281
PHY-3002 : Step(4): len = 578840, overlap = 363.125
PHY-3002 : Step(5): len = 484104, overlap = 406.094
PHY-3002 : Step(6): len = 439445, overlap = 430.188
PHY-3002 : Step(7): len = 366929, overlap = 458.031
PHY-3002 : Step(8): len = 351570, overlap = 467.688
PHY-3002 : Step(9): len = 292829, overlap = 491.062
PHY-3002 : Step(10): len = 289080, overlap = 521.531
PHY-3002 : Step(11): len = 269821, overlap = 541.188
PHY-3002 : Step(12): len = 220589, overlap = 554.688
PHY-3002 : Step(13): len = 211390, overlap = 554.938
PHY-3002 : Step(14): len = 199396, overlap = 556.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.73508e-06
PHY-3002 : Step(15): len = 237878, overlap = 538.625
PHY-3002 : Step(16): len = 242677, overlap = 541.281
PHY-3002 : Step(17): len = 216363, overlap = 514.156
PHY-3002 : Step(18): len = 216768, overlap = 520.969
PHY-3002 : Step(19): len = 212226, overlap = 504.062
PHY-3002 : Step(20): len = 210795, overlap = 503.031
PHY-3002 : Step(21): len = 205773, overlap = 497.531
PHY-3002 : Step(22): len = 205979, overlap = 503.594
PHY-3002 : Step(23): len = 204297, overlap = 502.375
PHY-3002 : Step(24): len = 199106, overlap = 514.156
PHY-3002 : Step(25): len = 195674, overlap = 512.062
PHY-3002 : Step(26): len = 195410, overlap = 516.562
PHY-3002 : Step(27): len = 192859, overlap = 515.438
PHY-3002 : Step(28): len = 192756, overlap = 521.188
PHY-3002 : Step(29): len = 191053, overlap = 522.969
PHY-3002 : Step(30): len = 190216, overlap = 517.875
PHY-3002 : Step(31): len = 191203, overlap = 512
PHY-3002 : Step(32): len = 188665, overlap = 501.625
PHY-3002 : Step(33): len = 188157, overlap = 494.75
PHY-3002 : Step(34): len = 187949, overlap = 495.188
PHY-3002 : Step(35): len = 186224, overlap = 497.688
PHY-3002 : Step(36): len = 186158, overlap = 498.281
PHY-3002 : Step(37): len = 183985, overlap = 501.312
PHY-3002 : Step(38): len = 183716, overlap = 497
PHY-3002 : Step(39): len = 183274, overlap = 501.281
PHY-3002 : Step(40): len = 181249, overlap = 493.562
PHY-3002 : Step(41): len = 181218, overlap = 495.406
PHY-3002 : Step(42): len = 180920, overlap = 490.031
PHY-3002 : Step(43): len = 180262, overlap = 479.844
PHY-3002 : Step(44): len = 180830, overlap = 484.438
PHY-3002 : Step(45): len = 179134, overlap = 484.281
PHY-3002 : Step(46): len = 178970, overlap = 490.75
PHY-3002 : Step(47): len = 179225, overlap = 482.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.47017e-06
PHY-3002 : Step(48): len = 180865, overlap = 479.094
PHY-3002 : Step(49): len = 182165, overlap = 478.844
PHY-3002 : Step(50): len = 186133, overlap = 482.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 5.61473e-06
PHY-3002 : Step(51): len = 187626, overlap = 466.906
PHY-3002 : Step(52): len = 190830, overlap = 463.969
PHY-3002 : Step(53): len = 213470, overlap = 459.656
PHY-3002 : Step(54): len = 229799, overlap = 425.25
PHY-3002 : Step(55): len = 230839, overlap = 417.688
PHY-3002 : Step(56): len = 230702, overlap = 411.75
PHY-3002 : Step(57): len = 231407, overlap = 405.188
PHY-3002 : Step(58): len = 232630, overlap = 412.5
PHY-3002 : Step(59): len = 233224, overlap = 402.031
PHY-3002 : Step(60): len = 232445, overlap = 385.688
PHY-3002 : Step(61): len = 233317, overlap = 380.688
PHY-3002 : Step(62): len = 233578, overlap = 362.5
PHY-3002 : Step(63): len = 233504, overlap = 354.031
PHY-3002 : Step(64): len = 233556, overlap = 343.375
PHY-3002 : Step(65): len = 233743, overlap = 345.969
PHY-3002 : Step(66): len = 235198, overlap = 331.438
PHY-3002 : Step(67): len = 236282, overlap = 331.281
PHY-3002 : Step(68): len = 237675, overlap = 328.125
PHY-3002 : Step(69): len = 237978, overlap = 333.062
PHY-3002 : Step(70): len = 238634, overlap = 338.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.12295e-05
PHY-3002 : Step(71): len = 242549, overlap = 315.875
PHY-3002 : Step(72): len = 244526, overlap = 317.281
PHY-3002 : Step(73): len = 249046, overlap = 313.906
PHY-3002 : Step(74): len = 251575, overlap = 310.438
PHY-3002 : Step(75): len = 253017, overlap = 308.094
PHY-3002 : Step(76): len = 254969, overlap = 306.656
PHY-3002 : Step(77): len = 259872, overlap = 299.469
PHY-3002 : Step(78): len = 265653, overlap = 289.969
PHY-3002 : Step(79): len = 269801, overlap = 288.594
PHY-3002 : Step(80): len = 273792, overlap = 274.938
PHY-3002 : Step(81): len = 276381, overlap = 283.312
PHY-3002 : Step(82): len = 278104, overlap = 271.906
PHY-3002 : Step(83): len = 278686, overlap = 270.875
PHY-3002 : Step(84): len = 279154, overlap = 272.812
PHY-3002 : Step(85): len = 278638, overlap = 266.469
PHY-3002 : Step(86): len = 278844, overlap = 266
PHY-3002 : Step(87): len = 279288, overlap = 262.281
PHY-3002 : Step(88): len = 279290, overlap = 261.531
PHY-3002 : Step(89): len = 278791, overlap = 246.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.24589e-05
PHY-3002 : Step(90): len = 280839, overlap = 240.781
PHY-3002 : Step(91): len = 281918, overlap = 242.125
PHY-3002 : Step(92): len = 285077, overlap = 239.75
PHY-3001 : Before Legalized: Len = 285077
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013919s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.3%)

PHY-3001 : After Legalized: Len = 324018, Over = 102.5
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8110.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 406976, over cnt = 1459(4%), over = 9878, worst = 75
PHY-1001 : End global iterations;  0.433722s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (32.4%)

PHY-1001 : Congestion index: top1 = 133.71, top5 = 87.00, top10 = 68.31, top15 = 57.72.
PHY-3001 : End congestion estimation;  0.538274s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (37.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.44304e-06
PHY-3002 : Step(93): len = 300165, overlap = 228.562
PHY-3002 : Step(94): len = 299584, overlap = 248.094
PHY-3002 : Step(95): len = 279921, overlap = 269.969
PHY-3002 : Step(96): len = 272150, overlap = 287.781
PHY-3002 : Step(97): len = 257077, overlap = 301.25
PHY-3002 : Step(98): len = 245393, overlap = 306.281
PHY-3002 : Step(99): len = 243677, overlap = 309.844
PHY-3002 : Step(100): len = 238826, overlap = 320.469
PHY-3002 : Step(101): len = 238917, overlap = 328.969
PHY-3002 : Step(102): len = 237459, overlap = 330.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.88607e-06
PHY-3002 : Step(103): len = 234099, overlap = 332.531
PHY-3002 : Step(104): len = 235067, overlap = 332.438
PHY-3002 : Step(105): len = 236697, overlap = 331.031
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.77215e-06
PHY-3002 : Step(106): len = 246150, overlap = 318.5
PHY-3002 : Step(107): len = 251125, overlap = 310.594
PHY-3002 : Step(108): len = 269285, overlap = 278.562
PHY-3002 : Step(109): len = 280780, overlap = 274.5
PHY-3002 : Step(110): len = 284536, overlap = 250.906
PHY-3002 : Step(111): len = 285966, overlap = 237.438
PHY-3002 : Step(112): len = 285648, overlap = 222.438
PHY-3002 : Step(113): len = 285202, overlap = 218.938
PHY-3002 : Step(114): len = 285644, overlap = 214.938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.15443e-05
PHY-3002 : Step(115): len = 299086, overlap = 205.344
PHY-3002 : Step(116): len = 303466, overlap = 201.469
PHY-3002 : Step(117): len = 310078, overlap = 186
PHY-3002 : Step(118): len = 315507, overlap = 179.969
PHY-3002 : Step(119): len = 322020, overlap = 167.75
PHY-3002 : Step(120): len = 324186, overlap = 150.375
PHY-3002 : Step(121): len = 320402, overlap = 152.906
PHY-3002 : Step(122): len = 319990, overlap = 155.219
PHY-3002 : Step(123): len = 317922, overlap = 156.844
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.30886e-05
PHY-3002 : Step(124): len = 327723, overlap = 138.188
PHY-3002 : Step(125): len = 336447, overlap = 121.812
PHY-3002 : Step(126): len = 353731, overlap = 84.0625
PHY-3002 : Step(127): len = 359646, overlap = 64.5625
PHY-3002 : Step(128): len = 355082, overlap = 48.8125
PHY-3002 : Step(129): len = 354891, overlap = 44.25
PHY-3002 : Step(130): len = 350438, overlap = 43.4062
PHY-3002 : Step(131): len = 349473, overlap = 46.4688
PHY-3002 : Step(132): len = 351000, overlap = 49.125
PHY-3002 : Step(133): len = 353182, overlap = 52.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.61772e-05
PHY-3002 : Step(134): len = 372282, overlap = 32.75
PHY-3002 : Step(135): len = 381282, overlap = 26.9688
PHY-3002 : Step(136): len = 388411, overlap = 23.6875
PHY-3002 : Step(137): len = 387833, overlap = 21.3125
PHY-3002 : Step(138): len = 388229, overlap = 19.625
PHY-3002 : Step(139): len = 385572, overlap = 17.0625
PHY-3002 : Step(140): len = 384527, overlap = 16.125
PHY-3002 : Step(141): len = 385089, overlap = 16.5
PHY-3002 : Step(142): len = 385791, overlap = 19
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.23543e-05
PHY-3002 : Step(143): len = 405177, overlap = 12.7188
PHY-3002 : Step(144): len = 411147, overlap = 10.0625
PHY-3002 : Step(145): len = 418248, overlap = 5.625
PHY-3002 : Step(146): len = 420262, overlap = 3.3125
PHY-3002 : Step(147): len = 421566, overlap = 6.9375
PHY-3002 : Step(148): len = 421037, overlap = 8.40625
PHY-3002 : Step(149): len = 419623, overlap = 9.9375
PHY-3002 : Step(150): len = 419928, overlap = 10.0312
PHY-3002 : Step(151): len = 417861, overlap = 11.5625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000184709
PHY-3002 : Step(152): len = 432363, overlap = 8.8125
PHY-3002 : Step(153): len = 438190, overlap = 8.03125
PHY-3002 : Step(154): len = 444524, overlap = 6.6875
PHY-3002 : Step(155): len = 443292, overlap = 6.78125
PHY-3002 : Step(156): len = 441932, overlap = 6.875
PHY-3002 : Step(157): len = 441754, overlap = 6.84375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000331239
PHY-3002 : Step(158): len = 451372, overlap = 4.5625
PHY-3002 : Step(159): len = 455684, overlap = 4.40625
PHY-3002 : Step(160): len = 461434, overlap = 3.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 8/8110.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 586072, over cnt = 1562(4%), over = 6858, worst = 40
PHY-1001 : End global iterations;  0.496606s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (28.3%)

PHY-1001 : Congestion index: top1 = 77.74, top5 = 57.61, top10 = 49.12, top15 = 44.07.
PHY-3001 : End congestion estimation;  0.608916s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (28.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.27436e-05
PHY-3002 : Step(161): len = 451029, overlap = 12.8125
PHY-3002 : Step(162): len = 447366, overlap = 10.6875
PHY-3002 : Step(163): len = 431567, overlap = 10.8125
PHY-3002 : Step(164): len = 419445, overlap = 15.1562
PHY-3002 : Step(165): len = 410822, overlap = 19.3438
PHY-3002 : Step(166): len = 401177, overlap = 20.3438
PHY-3002 : Step(167): len = 395954, overlap = 20.25
PHY-3002 : Step(168): len = 389882, overlap = 19.6562
PHY-3002 : Step(169): len = 386084, overlap = 19.2812
PHY-3002 : Step(170): len = 383938, overlap = 20.9688
PHY-3002 : Step(171): len = 381066, overlap = 25.5938
PHY-3002 : Step(172): len = 379642, overlap = 25.3125
PHY-3002 : Step(173): len = 378309, overlap = 24.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000185487
PHY-3002 : Step(174): len = 387955, overlap = 17.5312
PHY-3002 : Step(175): len = 392785, overlap = 16.3438
PHY-3002 : Step(176): len = 399462, overlap = 16.1562
PHY-3002 : Step(177): len = 402046, overlap = 13.4688
PHY-3002 : Step(178): len = 403252, overlap = 13.0312
PHY-3002 : Step(179): len = 403293, overlap = 13.125
PHY-3002 : Step(180): len = 402629, overlap = 10.2812
PHY-3002 : Step(181): len = 402244, overlap = 9.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000370974
PHY-3002 : Step(182): len = 407494, overlap = 9.53125
PHY-3002 : Step(183): len = 411814, overlap = 8.25
PHY-3002 : Step(184): len = 417571, overlap = 7.78125
PHY-3002 : Step(185): len = 419251, overlap = 7.9375
PHY-3002 : Step(186): len = 420350, overlap = 8.25
PHY-3002 : Step(187): len = 421903, overlap = 7.3125
PHY-3002 : Step(188): len = 423390, overlap = 6.15625
PHY-3002 : Step(189): len = 424885, overlap = 4.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000704936
PHY-3002 : Step(190): len = 428131, overlap = 4.15625
PHY-3002 : Step(191): len = 431968, overlap = 4.1875
PHY-3002 : Step(192): len = 437597, overlap = 3.03125
PHY-3002 : Step(193): len = 442408, overlap = 3.625
PHY-3002 : Step(194): len = 447067, overlap = 2.96875
PHY-3002 : Step(195): len = 450124, overlap = 1.96875
PHY-3002 : Step(196): len = 450996, overlap = 3.1875
PHY-3002 : Step(197): len = 451013, overlap = 2.4375
PHY-3002 : Step(198): len = 450196, overlap = 1.875
PHY-3002 : Step(199): len = 449069, overlap = 1.625
PHY-3002 : Step(200): len = 448658, overlap = 1.5
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 91.88 peak overflow 1.62
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 284/8110.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 595672, over cnt = 1548(4%), over = 5616, worst = 24
PHY-1001 : End global iterations;  0.554227s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (42.3%)

PHY-1001 : Congestion index: top1 = 62.97, top5 = 50.65, top10 = 44.23, top15 = 40.26.
PHY-1001 : End incremental global routing;  0.697950s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (33.6%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 38341, tnet num: 8108, tinst num: 7723, tnode num: 45775, tedge num: 62417.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.406344s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (15.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.239049s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (25.2%)

OPT-1001 : Current memory(MB): used = 404, reserve = 391, peak = 404.
OPT-1001 : End physical optimization;  1.292054s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (27.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5450 LUT to BLE ...
SYN-4008 : Packed 5450 LUT and 732 SEQ to BLE.
SYN-4003 : Packing 1329 remaining SEQ's ...
SYN-4005 : Packed 1226 SEQ with LUT/SLICE
SYN-4006 : 3496 single LUT's are left
SYN-4006 : 103 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5553/5767 primitive instances ...
PHY-3001 : End packing;  0.378877s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (12.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3313 instances
RUN-1001 : 1592 mslices, 1592 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7553 nets
RUN-1001 : 3805 nets have 2 pins
RUN-1001 : 2675 nets have [3 - 5] pins
RUN-1001 : 565 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3311 instances, 3184 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 465981, Over = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3766/7553.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 619376, over cnt = 1425(4%), over = 3546, worst = 23
PHY-1002 : len = 632472, over cnt = 863(2%), over = 1802, worst = 23
PHY-1002 : len = 647656, over cnt = 307(0%), over = 536, worst = 7
PHY-1002 : len = 651424, over cnt = 127(0%), over = 224, worst = 7
PHY-1002 : len = 653584, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.958752s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (35.9%)

PHY-1001 : Congestion index: top1 = 52.52, top5 = 44.42, top10 = 40.31, top15 = 37.57.
PHY-3001 : End congestion estimation;  1.120899s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (36.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.11527e-05
PHY-3002 : Step(201): len = 450970, overlap = 23.5
PHY-3002 : Step(202): len = 435563, overlap = 39
PHY-3002 : Step(203): len = 423896, overlap = 49.5
PHY-3002 : Step(204): len = 417326, overlap = 51.5
PHY-3002 : Step(205): len = 412491, overlap = 57.25
PHY-3002 : Step(206): len = 408634, overlap = 55.25
PHY-3002 : Step(207): len = 405631, overlap = 59.25
PHY-3002 : Step(208): len = 402781, overlap = 62.25
PHY-3002 : Step(209): len = 401125, overlap = 67.5
PHY-3002 : Step(210): len = 399427, overlap = 71.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.23053e-05
PHY-3002 : Step(211): len = 414553, overlap = 52.75
PHY-3002 : Step(212): len = 426244, overlap = 36.25
PHY-3002 : Step(213): len = 426503, overlap = 31
PHY-3002 : Step(214): len = 426013, overlap = 26.75
PHY-3002 : Step(215): len = 427215, overlap = 25.5
PHY-3002 : Step(216): len = 429741, overlap = 22.75
PHY-3002 : Step(217): len = 431824, overlap = 24
PHY-3002 : Step(218): len = 432733, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164611
PHY-3002 : Step(219): len = 444355, overlap = 19.75
PHY-3002 : Step(220): len = 453766, overlap = 16.5
PHY-3002 : Step(221): len = 453055, overlap = 16.75
PHY-3002 : Step(222): len = 453848, overlap = 18.75
PHY-3002 : Step(223): len = 457908, overlap = 18
PHY-3002 : Step(224): len = 462189, overlap = 16.25
PHY-3002 : Step(225): len = 466344, overlap = 15.5
PHY-3002 : Step(226): len = 469336, overlap = 17
PHY-3002 : Step(227): len = 469097, overlap = 15.75
PHY-3002 : Step(228): len = 469113, overlap = 16.5
PHY-3002 : Step(229): len = 469544, overlap = 14.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000309659
PHY-3002 : Step(230): len = 476438, overlap = 11.25
PHY-3002 : Step(231): len = 483846, overlap = 8.75
PHY-3002 : Step(232): len = 486791, overlap = 9
PHY-3002 : Step(233): len = 489058, overlap = 8
PHY-3002 : Step(234): len = 491139, overlap = 8
PHY-3002 : Step(235): len = 492353, overlap = 7.75
PHY-3002 : Step(236): len = 491978, overlap = 6.75
PHY-3002 : Step(237): len = 492224, overlap = 7.25
PHY-3002 : Step(238): len = 493304, overlap = 7.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000572795
PHY-3002 : Step(239): len = 497199, overlap = 6.5
PHY-3002 : Step(240): len = 501757, overlap = 6.75
PHY-3002 : Step(241): len = 505027, overlap = 7.25
PHY-3002 : Step(242): len = 504835, overlap = 7.5
PHY-3002 : Step(243): len = 504557, overlap = 7.25
PHY-3002 : Step(244): len = 505035, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000934462
PHY-3002 : Step(245): len = 508031, overlap = 5.75
PHY-3002 : Step(246): len = 510172, overlap = 5.75
PHY-3002 : Step(247): len = 511220, overlap = 5.5
PHY-3001 : Before Legalized: Len = 511220
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.750870s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (22.9%)

PHY-3001 : After Legalized: Len = 525208, Over = 0
PHY-3001 : Trial Legalized: Len = 525208
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 124/7553.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 672312, over cnt = 1202(3%), over = 2345, worst = 11
PHY-1002 : len = 682272, over cnt = 629(1%), over = 1069, worst = 11
PHY-1002 : len = 689024, over cnt = 289(0%), over = 460, worst = 9
PHY-1002 : len = 692592, over cnt = 120(0%), over = 179, worst = 8
PHY-1002 : len = 695008, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.998291s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (57.9%)

PHY-1001 : Congestion index: top1 = 51.57, top5 = 44.12, top10 = 40.43, top15 = 37.98.
PHY-3001 : End congestion estimation;  1.157783s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (51.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000123995
PHY-3002 : Step(248): len = 497475, overlap = 5.25
PHY-3002 : Step(249): len = 486506, overlap = 10
PHY-3002 : Step(250): len = 480388, overlap = 15
PHY-3002 : Step(251): len = 476489, overlap = 18.25
PHY-3002 : Step(252): len = 473446, overlap = 16.5
PHY-3002 : Step(253): len = 472272, overlap = 17.75
PHY-3002 : Step(254): len = 470791, overlap = 16.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000247466
PHY-3002 : Step(255): len = 478798, overlap = 16
PHY-3002 : Step(256): len = 484978, overlap = 13.25
PHY-3002 : Step(257): len = 483691, overlap = 13
PHY-3002 : Step(258): len = 483188, overlap = 13.5
PHY-3002 : Step(259): len = 483922, overlap = 14.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000426633
PHY-3002 : Step(260): len = 489406, overlap = 12
PHY-3002 : Step(261): len = 495402, overlap = 9.5
PHY-3002 : Step(262): len = 499754, overlap = 8.5
PHY-3002 : Step(263): len = 499280, overlap = 8.25
PHY-3002 : Step(264): len = 498835, overlap = 7.75
PHY-3002 : Step(265): len = 499126, overlap = 7
PHY-3001 : Before Legalized: Len = 499126
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010590s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (147.5%)

PHY-3001 : After Legalized: Len = 507348, Over = 0
PHY-3001 : Legalized: Len = 507348, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017233s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.7%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 507382, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1843/7553.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 667536, over cnt = 1020(2%), over = 1765, worst = 8
PHY-1002 : len = 674464, over cnt = 532(1%), over = 811, worst = 7
PHY-1002 : len = 680248, over cnt = 188(0%), over = 291, worst = 7
PHY-1002 : len = 682824, over cnt = 51(0%), over = 63, worst = 3
PHY-1002 : len = 683704, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End global iterations;  0.880457s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (60.3%)

PHY-1001 : Congestion index: top1 = 48.56, top5 = 40.89, top10 = 37.31, top15 = 35.06.
PHY-1001 : End incremental global routing;  1.024191s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (59.5%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37127, tnet num: 7551, tinst num: 3311, tnode num: 43300, tedge num: 62308.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.570303s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (43.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.736828s wall, 0.843750s user + 0.015625s system = 0.859375s CPU (49.5%)

OPT-1001 : Current memory(MB): used = 431, reserve = 420, peak = 431.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009266s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7050/7553.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 683704, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 683688, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 683680, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 683744, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.270726s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.9%)

PHY-1001 : Congestion index: top1 = 48.56, top5 = 40.88, top10 = 37.30, top15 = 35.06.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010178s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.206897
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.210304s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (45.2%)

RUN-1003 : finish command "place" in  14.117135s wall, 5.812500s user + 0.765625s system = 6.578125s CPU (46.6%)

RUN-1004 : used memory is 387 MB, reserved memory is 375 MB, peak memory is 437 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  1.203791s wall, 0.687500s user + 0.000000s system = 0.687500s CPU (57.1%)

RUN-1004 : used memory is 400 MB, reserved memory is 392 MB, peak memory is 513 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3313 instances
RUN-1001 : 1592 mslices, 1592 lslices, 41 pads, 80 brams, 3 dsps
RUN-1001 : There are total 7553 nets
RUN-1001 : 3805 nets have 2 pins
RUN-1001 : 2675 nets have [3 - 5] pins
RUN-1001 : 565 nets have [6 - 10] pins
RUN-1001 : 272 nets have [11 - 20] pins
RUN-1001 : 229 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 37127, tnet num: 7551, tinst num: 3311, tnode num: 43300, tedge num: 62308.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1592 mslices, 1592 lslices, 41 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7551 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3390 clock pins, and constraint 6153 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 651480, over cnt = 1127(3%), over = 2262, worst = 12
PHY-1002 : len = 659472, over cnt = 708(2%), over = 1298, worst = 11
PHY-1002 : len = 669832, over cnt = 215(0%), over = 428, worst = 10
PHY-1002 : len = 675720, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.887529s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (40.5%)

PHY-1001 : Congestion index: top1 = 47.84, top5 = 40.54, top10 = 37.01, top15 = 34.76.
PHY-1001 : End global routing;  1.029519s wall, 0.406250s user + 0.031250s system = 0.437500s CPU (42.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 476, reserve = 467, peak = 513.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 736, reserve = 730, peak = 736.
PHY-1001 : End build detailed router design. 2.865579s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (42.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 95968, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.514749s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.5%)

PHY-1001 : Current memory(MB): used = 771, reserve = 766, peak = 771.
PHY-1001 : End phase 1; 0.518641s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (45.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 2.11533e+06, over cnt = 568(0%), over = 569, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 782, reserve = 777, peak = 782.
PHY-1001 : End initial routed; 30.598587s wall, 16.156250s user + 0.203125s system = 16.359375s CPU (53.5%)

PHY-1001 : Current memory(MB): used = 782, reserve = 777, peak = 782.
PHY-1001 : End phase 2; 30.598617s wall, 16.156250s user + 0.203125s system = 16.359375s CPU (53.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.08407e+06, over cnt = 182(0%), over = 182, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.909229s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (46.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.07735e+06, over cnt = 50(0%), over = 50, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.690304s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (34.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.07532e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.360596s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (17.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.07541e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.078931s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.07498e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 5; 0.072860s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (42.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 210 feed throughs used by 91 nets
PHY-1001 : End commit to database; 1.173783s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (29.3%)

PHY-1001 : Current memory(MB): used = 848, reserve = 846, peak = 848.
PHY-1001 : End phase 3; 4.433464s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (36.7%)

PHY-1003 : Routed, final wirelength = 2.07498e+06
PHY-1001 : Current memory(MB): used = 851, reserve = 849, peak = 851.
PHY-1001 : End export database. 0.022230s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  38.638558s wall, 19.281250s user + 0.218750s system = 19.500000s CPU (50.5%)

RUN-1003 : finish command "route" in  40.543425s wall, 20.031250s user + 0.250000s system = 20.281250s CPU (50.0%)

RUN-1004 : used memory is 767 MB, reserved memory is 764 MB, peak memory is 851 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        41
  #input                    7
  #output                  17
  #inout                   17

Utilization Statistics
#lut                     5954   out of  19600   30.38%
#reg                     2073   out of  19600   10.58%
#le                      6057
  #lut only              3984   out of   6057   65.78%
  #reg only               103   out of   6057    1.70%
  #lut&reg               1970   out of   6057   32.52%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       41   out of    188   21.81%
  #ireg                     5
  #oreg                    13
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1608
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              71
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               mslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    16


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
     beep        OUTPUT        H11        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    LED[7]        INOUT        F16        LVCMOS33           8           PULLUP      NONE    
    LED[6]        INOUT        E16        LVCMOS33           8           PULLUP      NONE    
    LED[5]        INOUT        E13        LVCMOS33           8           PULLUP      NONE    
    LED[4]        INOUT        C16        LVCMOS33           8           PULLUP      NONE    
    LED[3]        INOUT        C15        LVCMOS33           8           PULLUP      NONE    
    LED[2]        INOUT        B16        LVCMOS33           8           PULLUP      NONE    
    LED[1]        INOUT        B15        LVCMOS33           8           PULLUP      NONE    
    LED[0]        INOUT        B14        LVCMOS33           8           PULLUP      OREG    
    SW[7]         INOUT        A14        LVCMOS33           8           PULLUP      OREG    
    SW[6]         INOUT        A13        LVCMOS33           8           PULLUP      OREG    
    SW[5]         INOUT        B12        LVCMOS33           8           PULLUP      OREG    
    SW[4]         INOUT        A12        LVCMOS33           8           PULLUP      OREG    
    SW[3]         INOUT        A11        LVCMOS33           8           PULLUP      OREG    
    SW[2]         INOUT        B10        LVCMOS33           8           PULLUP      OREG    
    SW[1]         INOUT        A10        LVCMOS33           8           PULLUP      OREG    
    SW[0]         INOUT         A9        LVCMOS33           8           PULLUP      OREG    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6057   |5869    |85      |2091    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5241   |5161    |65      |1402    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |168    |161     |0       |150     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |6      |6       |0       |5       |0       |0       |
|    SlaveMUX          |AHBlite_SlaveMUX     |5      |5       |0       |5       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |28     |28      |0       |22      |16      |0       |
|    RAM               |Block_RAM            |2      |2       |0       |1       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |36     |36      |0       |18      |64      |0       |
|    RAM               |Block_RAM            |4      |4       |0       |2       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |196    |177     |0       |176     |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |6      |6       |0       |0       |0       |0       |
|    u_seg_sel_decoder |seg_sel_decoder      |5      |5       |0       |0       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |373    |291     |20      |299     |0       |0       |
|    u_key_filter      |key_filter           |87     |72      |11      |59      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |68     |46      |9       |49      |0       |0       |
|    u_onehot2bin1ry   |onehot2bin1ry        |24     |24      |0       |4       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3764  
    #2          2       1660  
    #3          3       487   
    #4          4       528   
    #5        5-10      603   
    #6        11-50     416   
    #7       51-100      44   
    #8       101-500     4    
    #9        >500       1    
  Average     3.71            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  1.477899s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (65.5%)

RUN-1004 : used memory is 752 MB, reserved memory is 749 MB, peak memory is 858 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3311
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7553, pip num: 112285
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 210
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 3099 valid insts, and 285958 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111101110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  8.704929s wall, 44.984375s user + 0.140625s system = 45.125000s CPU (518.4%)

RUN-1004 : used memory is 786 MB, reserved memory is 792 MB, peak memory is 946 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250309_183305.log"
