Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul 29 01:28:29 2025
| Host         : LAPTOP-FP6G0LSN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7a200t-ffg1156
| Speed File   : -3  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: Burst (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: HREADY (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_cs_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FSM_sequential_cs_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 109 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 104 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.234        0.000                      0                  161        0.133        0.000                      0                  161        4.500        0.000                       0                   140  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.234        0.000                      0                  161        0.133        0.000                      0                  161        4.500        0.000                       0                   140  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[21]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[22]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[23]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[23]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[24]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[28]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[30]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[30]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[7]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.234ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.477ns  (logic 0.438ns (12.598%)  route 3.039ns (87.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.043     7.929    ARDATA[31]_i_1_n_0
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X5Y155         FDCE                                         r  ARDATA_reg[8]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X5Y155         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.929    
  -------------------------------------------------------------------
                         slack                                  6.234    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.438ns (12.669%)  route 3.019ns (87.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.024     7.909    ARDATA[31]_i_1_n_0
    SLICE_X4Y156         FDCE                                         r  ARDATA_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X4Y156         FDCE                                         r  ARDATA_reg[26]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X4Y156         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.253    

Slack (MET) :             6.253ns  (required time - arrival time)
  Source:                 FSM_sequential_cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ARDATA_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 0.438ns (12.669%)  route 3.019ns (87.331%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.192ns = ( 14.192 - 10.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.371     1.371 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.969    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     3.045 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.407     4.452    HCLK_IBUF_BUFG
    SLICE_X0Y121         FDCE                                         r  FSM_sequential_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y121         FDCE (Prop_fdce_C_Q)         0.341     4.793 r  FSM_sequential_cs_reg[0]/Q
                         net (fo=40, routed)          1.996     6.789    cs[0]
    SLICE_X2Y135         LUT6 (Prop_lut6_I3_O)        0.097     6.886 r  ARDATA[31]_i_1/O
                         net (fo=32, routed)          1.024     7.909    ARDATA[31]_i_1_n_0
    SLICE_X4Y156         FDCE                                         r  ARDATA_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  HCLK (IN)
                         net (fo=0)                   0.000    10.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.304    11.304 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.817    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.889 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         1.302    14.192    HCLK_IBUF_BUFG
    SLICE_X4Y156         FDCE                                         r  ARDATA_reg[27]/C
                         clock pessimism              0.156    14.348    
                         clock uncertainty           -0.035    14.312    
    SLICE_X4Y156         FDCE (Setup_fdce_C_CE)      -0.150    14.162    ARDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         14.162    
                         arrival time                          -7.909    
  -------------------------------------------------------------------
                         slack                                  6.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.645     1.637    HCLK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  AWDATA_R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  AWDATA_R_reg[22]/Q
                         net (fo=1, routed)           0.052     1.830    AWDATA_R_reg_n_0_[22]
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.045     1.875 r  HWDATA[22]_i_1/O
                         net (fo=1, routed)           0.000     1.875    p_1_in[22]
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.917     2.158    HCLK_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[22]/C
                         clock pessimism             -0.508     1.650    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.092     1.742    HWDATA_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.257%)  route 0.052ns (21.743%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.642     1.634    HCLK_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  AWDATA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  AWDATA_R_reg[3]/Q
                         net (fo=1, routed)           0.052     1.827    AWDATA_R_reg_n_0_[3]
    SLICE_X1Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.872 r  HWDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    p_1_in[3]
    SLICE_X1Y124         FDCE                                         r  HWDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.913     2.154    HCLK_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  HWDATA_reg[3]/C
                         clock pessimism             -0.507     1.647    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.092     1.739    HWDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.647     1.639    HCLK_IBUF_BUFG
    SLICE_X0Y130         FDRE                                         r  AWDATA_R_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y130         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  AWDATA_R_reg[25]/Q
                         net (fo=1, routed)           0.053     1.833    AWDATA_R_reg_n_0_[25]
    SLICE_X1Y130         LUT3 (Prop_lut3_I2_O)        0.045     1.878 r  HWDATA[25]_i_1/O
                         net (fo=1, routed)           0.000     1.878    p_1_in[25]
    SLICE_X1Y130         FDCE                                         r  HWDATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.919     2.160    HCLK_IBUF_BUFG
    SLICE_X1Y130         FDCE                                         r  HWDATA_reg[25]/C
                         clock pessimism             -0.508     1.652    
    SLICE_X1Y130         FDCE (Hold_fdce_C_D)         0.091     1.743    HWDATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.929%)  route 0.053ns (22.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.650     1.642    HCLK_IBUF_BUFG
    SLICE_X0Y133         FDRE                                         r  AWDATA_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y133         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  AWDATA_R_reg[27]/Q
                         net (fo=1, routed)           0.053     1.836    AWDATA_R_reg_n_0_[27]
    SLICE_X1Y133         LUT3 (Prop_lut3_I2_O)        0.045     1.881 r  HWDATA[27]_i_1/O
                         net (fo=1, routed)           0.000     1.881    p_1_in[27]
    SLICE_X1Y133         FDCE                                         r  HWDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.922     2.163    HCLK_IBUF_BUFG
    SLICE_X1Y133         FDCE                                         r  HWDATA_reg[27]/C
                         clock pessimism             -0.508     1.655    
    SLICE_X1Y133         FDCE (Hold_fdce_C_D)         0.091     1.746    HWDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.645     1.637    HCLK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  AWDATA_R_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  AWDATA_R_reg[24]/Q
                         net (fo=1, routed)           0.084     1.862    AWDATA_R_reg_n_0_[24]
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.045     1.907 r  HWDATA[24]_i_1/O
                         net (fo=1, routed)           0.000     1.907    p_1_in[24]
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.917     2.158    HCLK_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[24]/C
                         clock pessimism             -0.508     1.650    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.092     1.742    HWDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.642     1.634    HCLK_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  AWDATA_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  AWDATA_R_reg[5]/Q
                         net (fo=1, routed)           0.084     1.859    AWDATA_R_reg_n_0_[5]
    SLICE_X1Y124         LUT3 (Prop_lut3_I2_O)        0.045     1.904 r  HWDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     1.904    p_1_in[5]
    SLICE_X1Y124         FDCE                                         r  HWDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.913     2.154    HCLK_IBUF_BUFG
    SLICE_X1Y124         FDCE                                         r  HWDATA_reg[5]/C
                         clock pessimism             -0.507     1.647    
    SLICE_X1Y124         FDCE (Hold_fdce_C_D)         0.092     1.739    HWDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.042%)  route 0.134ns (41.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.643     1.635    HCLK_IBUF_BUFG
    SLICE_X1Y126         FDRE                                         r  AWDATA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y126         FDRE (Prop_fdre_C_Q)         0.141     1.776 r  AWDATA_R_reg[1]/Q
                         net (fo=1, routed)           0.134     1.911    AWDATA_R_reg_n_0_[1]
    SLICE_X1Y125         LUT3 (Prop_lut3_I2_O)        0.045     1.956 r  HWDATA[1]_i_1/O
                         net (fo=1, routed)           0.000     1.956    p_1_in[1]
    SLICE_X1Y125         FDCE                                         r  HWDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.913     2.154    HCLK_IBUF_BUFG
    SLICE_X1Y125         FDCE                                         r  HWDATA_reg[1]/C
                         clock pessimism             -0.507     1.647    
    SLICE_X1Y125         FDCE (Hold_fdce_C_D)         0.092     1.739    HWDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.815%)  route 0.136ns (42.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.645     1.637    HCLK_IBUF_BUFG
    SLICE_X0Y128         FDRE                                         r  AWDATA_R_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  AWDATA_R_reg[20]/Q
                         net (fo=1, routed)           0.136     1.914    AWDATA_R_reg_n_0_[20]
    SLICE_X1Y128         LUT3 (Prop_lut3_I2_O)        0.045     1.959 r  HWDATA[20]_i_1/O
                         net (fo=1, routed)           0.000     1.959    p_1_in[20]
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.917     2.158    HCLK_IBUF_BUFG
    SLICE_X1Y128         FDCE                                         r  HWDATA_reg[20]/C
                         clock pessimism             -0.508     1.650    
    SLICE_X1Y128         FDCE (Hold_fdce_C_D)         0.091     1.741    HWDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.227ns (67.488%)  route 0.109ns (32.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.155ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.642     1.634    HCLK_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  AWDATA_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.128     1.762 r  AWDATA_R_reg[7]/Q
                         net (fo=1, routed)           0.109     1.872    AWDATA_R_reg_n_0_[7]
    SLICE_X0Y123         LUT3 (Prop_lut3_I2_O)        0.099     1.971 r  HWDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     1.971    p_1_in[7]
    SLICE_X0Y123         FDCE                                         r  HWDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.914     2.155    HCLK_IBUF_BUFG
    SLICE_X0Y123         FDCE                                         r  HWDATA_reg[7]/C
                         clock pessimism             -0.507     1.648    
    SLICE_X0Y123         FDCE (Hold_fdce_C_D)         0.092     1.740    HWDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 AWDATA_R_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HWDATA_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.301%)  route 0.177ns (48.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.154ns
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.483ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.291     0.291 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.967    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.993 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.642     1.634    HCLK_IBUF_BUFG
    SLICE_X0Y124         FDRE                                         r  AWDATA_R_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y124         FDRE (Prop_fdre_C_Q)         0.141     1.775 r  AWDATA_R_reg[21]/Q
                         net (fo=1, routed)           0.177     1.952    AWDATA_R_reg_n_0_[21]
    SLICE_X0Y125         LUT3 (Prop_lut3_I2_O)        0.045     1.997 r  HWDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     1.997    p_1_in[21]
    SLICE_X0Y125         FDCE                                         r  HWDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  HCLK (IN)
                         net (fo=0)                   0.000     0.000    HCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.479     0.479 r  HCLK_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.213    HCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.242 r  HCLK_IBUF_BUFG_inst/O
                         net (fo=139, routed)         0.913     2.154    HCLK_IBUF_BUFG
    SLICE_X0Y125         FDCE                                         r  HWDATA_reg[21]/C
                         clock pessimism             -0.483     1.671    
    SLICE_X0Y125         FDCE (Hold_fdce_C_D)         0.092     1.763    HWDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.234    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { HCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  HCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y155   ARDATA_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y155   ARDATA_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y155   ARDATA_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y155   ARDATA_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y139   ARDATA_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y155   ARDATA_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y155   ARDATA_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y155   ARDATA_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y155   ARDATA_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133   AWDATA_R_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133   AWDATA_R_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133   AWDATA_R_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y133   AWDATA_R_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   HADDR_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   HADDR_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   HADDR_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   HADDR_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y116   HADDR_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   HADDR_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   AWDATA_R_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   AWDATA_R_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   AWDATA_R_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   AWDATA_R_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   AWDATA_R_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   AWDATA_R_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y130   AWDATA_R_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   AWDATA_R_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   AWDATA_R_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y124   AWDATA_R_reg[7]/C



