Analysis & Synthesis report for DE1_SoC_TV
Mon Nov 26 15:31:13 2018
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver
 12. State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 13. State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 14. State Machine - |Rhapsody|music:mu0|avconf_audio:avc|mSetup_ST
 15. State Machine - |Rhapsody|control:c0|plot_current_state
 16. State Machine - |Rhapsody|score:score_update|current_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider
 24. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
 25. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 26. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 27. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 28. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 29. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 30. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 31. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 32. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 33. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 34. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 35. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 36. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 37. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
 38. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 39. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 40. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 41. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 42. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 43. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 44. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 45. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 46. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 47. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 48. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 49. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 50. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
 51. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 52. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 53. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 54. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 55. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 56. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 57. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 58. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 59. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 60. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 61. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 62. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 63. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
 64. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated
 65. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p
 66. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p
 67. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram
 68. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp
 69. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp
 70. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 71. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 72. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp
 73. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp
 74. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 75. Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 76. Source assignments for camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 77. Source assignments for camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 78. Source assignments for camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2
 79. Source assignments for camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3
 80. Source assignments for vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated
 81. Source assignments for background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated
 82. Source assignments for title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated
 83. Source assignments for left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated
 84. Source assignments for middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated
 85. Source assignments for right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated
 86. Source assignments for music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated
 87. Source assignments for music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated
 88. Source assignments for music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated
 89. Source assignments for music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated
 90. Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 91. Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 92. Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 93. Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram
 94. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated
 95. Parameter Settings for User Entity Instance: camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component
 96. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6
 97. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i
 98. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1
 99. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|command:command1
100. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1
101. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component
104. Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0
106. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst
107. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
108. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1
109. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst
110. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
111. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2
112. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst
113. Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
114. Parameter Settings for User Entity Instance: camera:camera_in|VGA_Ctrl:u9
115. Parameter Settings for User Entity Instance: camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component
116. Parameter Settings for User Entity Instance: camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component
117. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera
118. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_address_translator:user_input_translator
119. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|altsyncram:VideoMemory
120. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component
121. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_controller:controller
122. Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_controller:controller|vga_address_translator:controller_translator
123. Parameter Settings for User Entity Instance: background9:back|altsyncram:altsyncram_component
124. Parameter Settings for User Entity Instance: title:first|altsyncram:altsyncram_component
125. Parameter Settings for User Entity Instance: left:left0|altsyncram:altsyncram_component
126. Parameter Settings for User Entity Instance: middle:middle0|altsyncram:altsyncram_component
127. Parameter Settings for User Entity Instance: right:right0|altsyncram:altsyncram_component
128. Parameter Settings for User Entity Instance: music:mu0|waveData00:w0|altsyncram:altsyncram_component
129. Parameter Settings for User Entity Instance: music:mu0|waveData01:w1|altsyncram:altsyncram_component
130. Parameter Settings for User Entity Instance: music:mu0|waveData10:w2|altsyncram:altsyncram_component
131. Parameter Settings for User Entity Instance: music:mu0|waveData11:w3|altsyncram:altsyncram_component
132. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
133. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
134. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
135. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
136. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
137. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
138. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
139. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
140. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
141. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
142. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
143. Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component
144. Parameter Settings for User Entity Instance: music:mu0|avconf_audio:avc
145. Parameter Settings for User Entity Instance: keyboard:PS2_key|PS2_Controller:PS2
146. Parameter Settings for User Entity Instance: keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
147. Parameter Settings for User Entity Instance: vga_adapter:VGA
148. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
149. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
150. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
151. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
152. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
153. Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Mod0
154. Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Div0
155. Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Mod1
156. dcfifo Parameter Settings by Entity Instance
157. scfifo Parameter Settings by Entity Instance
158. altshift_taps Parameter Settings by Entity Instance
159. altsyncram Parameter Settings by Entity Instance
160. altpll Parameter Settings by Entity Instance
161. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
162. Port Connectivity Checks: "keyboard:PS2_key|PS2_Controller:PS2"
163. Port Connectivity Checks: "music:mu0|avconf_audio:avc|I2C_Controller_audio:u0"
164. Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock"
165. Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"
166. Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"
167. Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller"
168. Port Connectivity Checks: "music:mu0|waveData11:w3"
169. Port Connectivity Checks: "music:mu0|waveData10:w2"
170. Port Connectivity Checks: "music:mu0|waveData01:w1"
171. Port Connectivity Checks: "music:mu0|waveData00:w0"
172. Port Connectivity Checks: "music:mu0"
173. Port Connectivity Checks: "right:right0"
174. Port Connectivity Checks: "middle:middle0"
175. Port Connectivity Checks: "left:left0"
176. Port Connectivity Checks: "title:first"
177. Port Connectivity Checks: "background9:back"
178. Port Connectivity Checks: "control:c0"
179. Port Connectivity Checks: "counter_60:clock60"
180. Port Connectivity Checks: "mux_speed:choose"
181. Port Connectivity Checks: "score:score_update"
182. Port Connectivity Checks: "vga_adapter:VGA_camera|vga_controller:controller"
183. Port Connectivity Checks: "vga_adapter:VGA_camera"
184. Port Connectivity Checks: "camera:camera_in|Line_Buffer:u11"
185. Port Connectivity Checks: "camera:camera_in|Line_Buffer:u10"
186. Port Connectivity Checks: "camera:camera_in|VGA_Ctrl:u9"
187. Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u2"
188. Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u1"
189. Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0"
190. Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8"
191. Port Connectivity Checks: "camera:camera_in|YUV422_to_444:u7"
192. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"
193. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"
194. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"
195. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"
196. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1"
197. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1"
198. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1"
199. Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6"
200. Port Connectivity Checks: "camera:camera_in|DIV:u5"
201. Port Connectivity Checks: "camera:camera_in|ITU_656_Decoder:u4"
202. Port Connectivity Checks: "camera:camera_in|TD_Detect:u2"
203. Port Connectivity Checks: "camera:camera_in"
204. Port Connectivity Checks: "hexDecode:hex1"
205. Post-Synthesis Netlist Statistics for Top Partition
206. Elapsed Time Per Partition
207. Analysis & Synthesis Messages
208. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Nov 26 15:31:12 2018       ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC_TV                                  ;
; Top-level Entity Name           ; Rhapsody                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1889                                        ;
; Total pins                      ; 161                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,740,240                                   ;
; Total DSP Blocks                ; 6                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 3                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; Rhapsody           ; DE1_SoC_TV         ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path               ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                        ; Library   ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+-----------+
; PS2_demo/PS2_Demo.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Demo.v                            ;           ;
; PS2_demo/PS2_Controller.v                      ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Controller.v                      ;           ;
; PS2_demo/Hexadecimal_To_Seven_Segment.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Hexadecimal_To_Seven_Segment.v        ;           ;
; PS2_demo/Altera_UP_PS2_Data_In.v               ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Altera_UP_PS2_Data_In.v               ;           ;
; PS2_demo/Altera_UP_PS2_Command_Out.v           ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Altera_UP_PS2_Command_Out.v           ;           ;
; background image/title.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v                       ;           ;
; audio/waveData11.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v                             ;           ;
; audio/waveData10.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v                             ;           ;
; audio/waveData01.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v                             ;           ;
; audio/waveData00.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v                             ;           ;
; audio/music.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v                                  ;           ;
; audio/avconf_audio.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v                           ;           ;
; audio/Audio_Controller.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v                       ;           ;
; audio/Audio_Clock.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v                            ;           ;
; audio/Altera_UP_SYNC_FIFO.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v                    ;           ;
; audio/Altera_UP_Clock_Edge.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Clock_Edge.v                   ;           ;
; audio/Altera_UP_Audio_Out_Serializer.v         ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Out_Serializer.v         ;           ;
; audio/Altera_UP_Audio_In_Deserializer.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_In_Deserializer.v        ;           ;
; audio/Altera_UP_Audio_Bit_Counter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Bit_Counter.v            ;           ;
; background image/right.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v                       ;           ;
; background image/middle.v                      ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v                      ;           ;
; background image/left.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v                        ;           ;
; background image/background9.v                 ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v                 ;           ;
; game/score.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/score.v                                   ;           ;
; game/Rhapsody.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v                                ;           ;
; game/control.v                                 ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v                                 ;           ;
; Sdram_Control_4Port/Sdram_Params.h             ; yes             ; User File                              ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Params.h             ;           ;
; Sdram_Control_4Port/Sdram_Control_4Port.v      ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v      ;           ;
; Sdram_Control_4Port/sdr_data_path.v            ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/sdr_data_path.v            ;           ;
; Sdram_Control_4Port/control_interface.v        ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/control_interface.v        ;           ;
; Sdram_Control_4Port/command.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/command.v                  ;           ;
; Sdram_Control_4Port/Sdram_WR_FIFO.v            ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_WR_FIFO.v            ;           ;
; Sdram_Control_4Port/Sdram_RD_FIFO.v            ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_RD_FIFO.v            ;           ;
; Sdram_Control_4Port/Sdram_PLL.v                ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL.v                ; Sdram_PLL ;
; Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v ; Sdram_PLL ;
; v/YUV422_to_444.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/YUV422_to_444.v                              ;           ;
; v/YCbCr2RGB.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v                                  ;           ;
; v/VGA_Ctrl.v                                   ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/VGA_Ctrl.v                                   ;           ;
; v/TD_Detect.v                                  ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/TD_Detect.v                                  ;           ;
; v/Reset_Delay.v                                ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/Reset_Delay.v                                ;           ;
; v/ITU_656_Decoder.v                            ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/ITU_656_Decoder.v                            ;           ;
; v/I2C_AV_Config.v                              ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/I2C_AV_Config.v                              ;           ;
; v/MAC_3.v                                      ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/MAC_3.v                                      ; MAC_3     ;
; v/Line_Buffer.v                                ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/Line_Buffer.v                                ;           ;
; v/DIV.v                                        ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/v/DIV.v                                        ;           ;
; hexDecode.v                                    ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/hexDecode.v                                    ;           ;
; check_position.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/check_position.v                               ;           ;
; camera.v                                       ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v                                       ;           ;
; game/vga_controller.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_controller.v                          ;           ;
; game/vga_address_translator.v                  ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_address_translator.v                  ;           ;
; game/vga_adapter.v                             ; yes             ; User Verilog HDL File                  ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v                             ;           ;
; game/vga_pll.v                                 ; yes             ; User Wizard-Generated File             ; C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_pll.v                                 ;           ;
; lpm_divide.tdf                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;           ;
; abs_divider.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/abs_divider.inc              ;           ;
; sign_div_unsign.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;           ;
; aglobal180.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/aglobal180.inc               ;           ;
; db/lpm_divide_h3t.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_h3t.tdf                          ;           ;
; db/sign_div_unsign_3li.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/sign_div_unsign_3li.tdf                     ;           ;
; db/alt_u_div_tuf.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_u_div_tuf.tdf                           ;           ;
; altera_pll.v                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v                 ;           ;
; dcfifo.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf                   ;           ;
; lpm_counter.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_counter.inc              ;           ;
; lpm_add_sub.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;           ;
; altdpram.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altdpram.inc                 ;           ;
; a_graycounter.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_graycounter.inc            ;           ;
; a_fefifo.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fefifo.inc                 ;           ;
; a_gray2bin.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_gray2bin.inc               ;           ;
; dffpipe.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dffpipe.inc                  ;           ;
; alt_sync_fifo.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc            ;           ;
; lpm_compare.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_compare.inc              ;           ;
; altsyncram_fifo.inc                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc          ;           ;
; db/dcfifo_bg02.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf                             ;           ;
; db/a_gray2bin_oab.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_gray2bin_oab.tdf                          ;           ;
; db/a_graycounter_nv6.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_graycounter_nv6.tdf                       ;           ;
; db/a_graycounter_jdc.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_graycounter_jdc.tdf                       ;           ;
; db/altsyncram_d3f1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf                         ;           ;
; db/dffpipe_oe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_oe9.tdf                             ;           ;
; db/alt_synch_pipe_8pl.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_8pl.tdf                      ;           ;
; db/dffpipe_pe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_pe9.tdf                             ;           ;
; db/alt_synch_pipe_9pl.tdf                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_9pl.tdf                      ;           ;
; db/dffpipe_qe9.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_qe9.tdf                             ;           ;
; db/cmpr_906.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_906.tdf                                ;           ;
; altera_mult_add.tdf                            ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf          ;           ;
; db/altera_mult_add_vp8c.v                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altera_mult_add_vp8c.v                      ;           ;
; altera_mult_add_rtl.v                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v        ;           ;
; altshift_taps.tdf                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf            ;           ;
; lpm_constant.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_constant.inc             ;           ;
; db/shift_taps_9c61.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/shift_taps_9c61.tdf                         ;           ;
; db/altsyncram_ffj1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_ffj1.tdf                         ;           ;
; db/cntr_lmf.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_lmf.tdf                                ;           ;
; db/cmpr_pac.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_pac.tdf                                ;           ;
; db/cntr_b6h.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_b6h.tdf                                ;           ;
; altsyncram.tdf                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf               ;           ;
; stratix_ram_block.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;           ;
; lpm_mux.inc                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;           ;
; lpm_decode.inc                                 ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_decode.inc               ;           ;
; a_rdenreg.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;           ;
; altrom.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altrom.inc                   ;           ;
; altram.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altram.inc                   ;           ;
; db/altsyncram_rom1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf                         ;           ;
; background.mif                                 ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/background.mif                                 ;           ;
; db/decode_nma.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_nma.tdf                              ;           ;
; db/decode_g2a.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_g2a.tdf                              ;           ;
; db/mux_8hb.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_8hb.tdf                                 ;           ;
; altpll.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf                   ;           ;
; stratix_pll.inc                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratix_pll.inc              ;           ;
; stratixii_pll.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;           ;
; cycloneii_pll.inc                              ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;           ;
; db/altpll_80u.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altpll_80u.tdf                              ;           ;
; db/altsyncram_kao1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_kao1.tdf                         ;           ;
; back.mif                                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/back.mif                                       ;           ;
; db/decode_7la.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_7la.tdf                              ;           ;
; db/decode_01a.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_01a.tdf                              ;           ;
; db/mux_ofb.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_ofb.tdf                                 ;           ;
; db/altsyncram_5fo1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_5fo1.tdf                         ;           ;
; title.mif                                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/title.mif                                      ;           ;
; db/altsyncram_vuo1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_vuo1.tdf                         ;           ;
; wechatimg429.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/wechatimg429.mif                               ;           ;
; db/altsyncram_nuo1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_nuo1.tdf                         ;           ;
; wechatimg430.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/wechatimg430.mif                               ;           ;
; db/altsyncram_ouo1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_ouo1.tdf                         ;           ;
; wechatimg431.mif                               ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/wechatimg431.mif                               ;           ;
; db/altsyncram_v0o1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_v0o1.tdf                         ;           ;
; 00.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/00.mif                                         ;           ;
; db/decode_oma.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_oma.tdf                              ;           ;
; db/decode_h2a.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_h2a.tdf                              ;           ;
; db/mux_6hb.tdf                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_6hb.tdf                                 ;           ;
; db/altsyncram_01o1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_01o1.tdf                         ;           ;
; 01.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/01.mif                                         ;           ;
; db/altsyncram_11o1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_11o1.tdf                         ;           ;
; 10.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/10.mif                                         ;           ;
; db/altsyncram_21o1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_21o1.tdf                         ;           ;
; 11.mif                                         ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/Kath/Desktop/Rhapsody_11.21/11.mif                                         ;           ;
; scfifo.tdf                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf                   ;           ;
; a_regfifo.inc                                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_regfifo.inc                ;           ;
; a_dpfifo.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_dpfifo.inc                 ;           ;
; a_i2fifo.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_i2fifo.inc                 ;           ;
; a_fffifo.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_fffifo.inc                 ;           ;
; a_f2fifo.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/a_f2fifo.inc                 ;           ;
; db/scfifo_7ba1.tdf                             ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/scfifo_7ba1.tdf                             ;           ;
; db/a_dpfifo_q2a1.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf                           ;           ;
; db/altsyncram_n3i1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_n3i1.tdf                         ;           ;
; db/cmpr_6l8.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_6l8.tdf                                ;           ;
; db/cntr_h2b.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_h2b.tdf                                ;           ;
; db/cntr_u27.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_u27.tdf                                ;           ;
; db/cntr_i2b.tdf                                ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_i2b.tdf                                ;           ;
; db/audio_clock_altpll.v                        ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/audio_clock_altpll.v                        ;           ;
; i2c_controller_audio.v                         ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/Kath/Desktop/Rhapsody_11.21/i2c_controller_audio.v                         ;           ;
; db/altsyncram_78m1.tdf                         ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_78m1.tdf                         ;           ;
; db/lpm_divide_72m.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_72m.tdf                          ;           ;
; db/sign_div_unsign_akh.tdf                     ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/sign_div_unsign_akh.tdf                     ;           ;
; db/alt_u_div_qse.tdf                           ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_u_div_qse.tdf                           ;           ;
; db/lpm_divide_4am.tdf                          ; yes             ; Auto-Generated Megafunction            ; C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_4am.tdf                          ;           ;
+------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------+-----------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 1417           ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 2278           ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 438            ;
;     -- 5 input functions                    ; 389            ;
;     -- 4 input functions                    ; 258            ;
;     -- <=3 input functions                  ; 1184           ;
;                                             ;                ;
; Dedicated logic registers                   ; 1889           ;
;                                             ;                ;
; I/O pins                                    ; 161            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2740240        ;
;                                             ;                ;
; Total DSP Blocks                            ; 6              ;
;                                             ;                ;
; Total PLLs                                  ; 4              ;
;     -- PLLs                                 ; 4              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 1158           ;
; Total fan-out                               ; 24977          ;
; Average fan-out                             ; 4.88           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; Compilation Hierarchy Node                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                  ; Entity Name                     ; Library Name ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
; |Rhapsody                                                               ; 2278 (3)            ; 1889 (0)                  ; 2740240           ; 6          ; 161  ; 0            ; |Rhapsody                                                                                                                                                                                                                                            ; Rhapsody                        ; work         ;
;    |background9:back|                                                   ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|background9:back                                                                                                                                                                                                                           ; background9                     ; work         ;
;       |altsyncram:altsyncram_component|                                 ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|background9:back|altsyncram:altsyncram_component                                                                                                                                                                                           ; altsyncram                      ; work         ;
;          |altsyncram_kao1:auto_generated|                               ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated                                                                                                                                                            ; altsyncram_kao1                 ; work         ;
;             |decode_01a:rden_decode|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|decode_01a:rden_decode                                                                                                                                     ; decode_01a                      ; work         ;
;    |camera:camera_in|                                                   ; 924 (38)            ; 1173 (0)                  ; 45024             ; 6          ; 0    ; 0            ; |Rhapsody|camera:camera_in                                                                                                                                                                                                                           ; camera                          ; work         ;
;       |DIV:u5|                                                          ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|DIV:u5                                                                                                                                                                                                                    ; DIV                             ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                              ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                    ; lpm_divide                      ; work         ;
;             |lpm_divide_h3t:auto_generated|                             ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated                                                                                                                                                      ; lpm_divide_h3t                  ; work         ;
;                |sign_div_unsign_3li:divider|                            ; 19 (0)              ; 10 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider                                                                                                                          ; sign_div_unsign_3li             ; work         ;
;                   |alt_u_div_tuf:divider|                               ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider                                                                                                    ; alt_u_div_tuf                   ; work         ;
;       |ITU_656_Decoder:u4|                                              ; 45 (45)             ; 80 (80)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|ITU_656_Decoder:u4                                                                                                                                                                                                        ; ITU_656_Decoder                 ; work         ;
;       |Line_Buffer:u10|                                                 ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10                                                                                                                                                                                                           ; Line_Buffer                     ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                        ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                     ; altshift_taps                   ; work         ;
;             |shift_taps_9c61:auto_generated|                            ; 34 (1)              ; 21 (1)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                                                                                      ; shift_taps_9c61                 ; work         ;
;                |altsyncram_ffj1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                                                                                          ; altsyncram_ffj1                 ; work         ;
;                |cntr_b6h:cntr3|                                         ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                                                                                       ; cntr_b6h                        ; work         ;
;                |cntr_lmf:cntr1|                                         ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                                                                                       ; cntr_lmf                        ; work         ;
;                   |cmpr_pac:cmpr6|                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                        ; cmpr_pac                        ; work         ;
;       |Line_Buffer:u11|                                                 ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11                                                                                                                                                                                                           ; Line_Buffer                     ; work         ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                        ; 34 (0)              ; 21 (0)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                     ; altshift_taps                   ; work         ;
;             |shift_taps_9c61:auto_generated|                            ; 34 (1)              ; 21 (1)                    ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated                                                                                                                                      ; shift_taps_9c61                 ; work         ;
;                |altsyncram_ffj1:altsyncram2|                            ; 0 (0)               ; 0 (0)                     ; 10208             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2                                                                                                          ; altsyncram_ffj1                 ; work         ;
;                |cntr_b6h:cntr3|                                         ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3                                                                                                                       ; cntr_b6h                        ; work         ;
;                |cntr_lmf:cntr1|                                         ; 14 (12)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1                                                                                                                       ; cntr_lmf                        ; work         ;
;                   |cmpr_pac:cmpr6|                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6                                                                                                        ; cmpr_pac                        ; work         ;
;       |Reset_Delay:u3|                                                  ; 32 (32)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Reset_Delay:u3                                                                                                                                                                                                            ; Reset_Delay                     ; work         ;
;       |Sdram_Control_4Port:u6|                                          ; 547 (199)           ; 574 (127)                 ; 24608             ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6                                                                                                                                                                                                    ; Sdram_Control_4Port             ; work         ;
;          |Sdram_PLL:sdram_pll1|                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                                                                                               ; Sdram_PLL                       ; Sdram_PLL    ;
;             |Sdram_PLL_0002:sdram_pll_inst|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst                                                                                                                                                 ; Sdram_PLL_0002                  ; Sdram_PLL    ;
;                |altera_pll:altera_pll_i|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                                                                         ; altera_pll                      ; work         ;
;          |Sdram_RD_FIFO:read_fifo1|                                     ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1                                                                                                                                                                           ; Sdram_RD_FIFO                   ; work         ;
;             |dcfifo:dcfifo_component|                                   ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                   ; dcfifo                          ; work         ;
;                |dcfifo_bg02:auto_generated|                             ; 73 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                        ; dcfifo_bg02                     ; work         ;
;                   |a_gray2bin_oab:wrptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                        ; a_gray2bin_oab                  ; work         ;
;                   |a_gray2bin_oab:ws_dgrp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                        ; a_gray2bin_oab                  ; work         ;
;                   |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                            ; a_graycounter_jdc               ; work         ;
;                   |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                            ; a_graycounter_nv6               ; work         ;
;                   |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                             ; alt_synch_pipe_8pl              ; work         ;
;                      |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                       ; dffpipe_pe9                     ; work         ;
;                   |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                             ; alt_synch_pipe_9pl              ; work         ;
;                      |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                       ; dffpipe_qe9                     ; work         ;
;                   |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                               ; altsyncram_d3f1                 ; work         ;
;                   |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                               ; cmpr_906                        ; work         ;
;                   |cmpr_906:wrfull_eq_comp|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                ; cmpr_906                        ; work         ;
;                   |dffpipe_oe9:ws_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                     ; dffpipe_oe9                     ; work         ;
;                   |dffpipe_oe9:ws_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                     ; dffpipe_oe9                     ; work         ;
;          |Sdram_RD_FIFO:read_fifo2|                                     ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2                                                                                                                                                                           ; Sdram_RD_FIFO                   ; work         ;
;             |dcfifo:dcfifo_component|                                   ; 73 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                   ; dcfifo                          ; work         ;
;                |dcfifo_bg02:auto_generated|                             ; 73 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                        ; dcfifo_bg02                     ; work         ;
;                   |a_gray2bin_oab:wrptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin                                                                                        ; a_gray2bin_oab                  ; work         ;
;                   |a_gray2bin_oab:ws_dgrp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin                                                                                        ; a_gray2bin_oab                  ; work         ;
;                   |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                            ; a_graycounter_jdc               ; work         ;
;                   |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                            ; a_graycounter_nv6               ; work         ;
;                   |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                             ; alt_synch_pipe_8pl              ; work         ;
;                      |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                       ; dffpipe_pe9                     ; work         ;
;                   |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                             ; alt_synch_pipe_9pl              ; work         ;
;                      |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                       ; dffpipe_qe9                     ; work         ;
;                   |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                               ; altsyncram_d3f1                 ; work         ;
;                   |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                               ; cmpr_906                        ; work         ;
;                   |cmpr_906:wrfull_eq_comp|                             ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                                ; cmpr_906                        ; work         ;
;                   |dffpipe_oe9:ws_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp                                                                                                     ; dffpipe_oe9                     ; work         ;
;                   |dffpipe_oe9:ws_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp                                                                                                     ; dffpipe_oe9                     ; work         ;
;          |Sdram_WR_FIFO:write_fifo1|                                    ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1                                                                                                                                                                          ; Sdram_WR_FIFO                   ; work         ;
;             |dcfifo:dcfifo_component|                                   ; 72 (0)              ; 114 (0)                   ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                  ; dcfifo                          ; work         ;
;                |dcfifo_bg02:auto_generated|                             ; 72 (15)             ; 114 (30)                  ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                       ; dcfifo_bg02                     ; work         ;
;                   |a_gray2bin_oab:rdptr_g_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin                                                                                       ; a_gray2bin_oab                  ; work         ;
;                   |a_gray2bin_oab:rs_dgwp_gray2bin|                     ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin                                                                                       ; a_gray2bin_oab                  ; work         ;
;                   |a_graycounter_jdc:wrptr_g1p|                         ; 15 (15)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p                                                                                           ; a_graycounter_jdc               ; work         ;
;                   |a_graycounter_nv6:rdptr_g1p|                         ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p                                                                                           ; a_graycounter_nv6               ; work         ;
;                   |alt_synch_pipe_8pl:rs_dgwp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp                                                                                            ; alt_synch_pipe_8pl              ; work         ;
;                      |dffpipe_pe9:dffpipe13|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13                                                                      ; dffpipe_pe9                     ; work         ;
;                   |alt_synch_pipe_9pl:ws_dgrp|                          ; 0 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp                                                                                            ; alt_synch_pipe_9pl              ; work         ;
;                      |dffpipe_qe9:dffpipe16|                            ; 0 (0)               ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16                                                                      ; dffpipe_qe9                     ; work         ;
;                   |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                              ; altsyncram_d3f1                 ; work         ;
;                   |cmpr_906:rdempty_eq_comp|                            ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp                                                                                              ; cmpr_906                        ; work         ;
;                   |cmpr_906:wrfull_eq_comp|                             ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:wrfull_eq_comp                                                                                               ; cmpr_906                        ; work         ;
;                   |dffpipe_oe9:rs_brp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp                                                                                                    ; dffpipe_oe9                     ; work         ;
;                   |dffpipe_oe9:rs_bwp|                                  ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp                                                                                                    ; dffpipe_oe9                     ; work         ;
;          |Sdram_WR_FIFO:write_fifo2|                                    ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2                                                                                                                                                                          ; Sdram_WR_FIFO                   ; work         ;
;             |dcfifo:dcfifo_component|                                   ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                  ; dcfifo                          ; work         ;
;                |dcfifo_bg02:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated                                                                                                                       ; dcfifo_bg02                     ; work         ;
;                   |altsyncram_d3f1:fifo_ram|                            ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram                                                                                              ; altsyncram_d3f1                 ; work         ;
;          |command:command1|                                             ; 55 (55)             ; 49 (49)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1                                                                                                                                                                                   ; command                         ; work         ;
;          |control_interface:control1|                                   ; 75 (75)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1                                                                                                                                                                         ; control_interface               ; work         ;
;       |TD_Detect:u2|                                                    ; 13 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|TD_Detect:u2                                                                                                                                                                                                              ; TD_Detect                       ; work         ;
;       |VGA_Ctrl:u9|                                                     ; 46 (46)             ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|VGA_Ctrl:u9                                                                                                                                                                                                               ; VGA_Ctrl                        ; work         ;
;       |YCbCr2RGB:u8|                                                    ; 100 (100)           ; 381 (64)                  ; 0                 ; 6          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8                                                                                                                                                                                                              ; YCbCr2RGB                       ; work         ;
;          |MAC_3:u0|                                                     ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0                                                                                                                                                                                                     ; MAC_3                           ; MAC_3        ;
;             |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst                                                                                                                                                                          ; altera_mult_add                 ; work         ;
;                |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                      ; altera_mult_add_vp8c            ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                             ; altera_mult_add_rtl             ; work         ;
;                      |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                        ; ama_adder_function              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2     ; ama_register_function           ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_2|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2     ; ama_register_function           ; work         ;
;                      |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                    ; ama_multiplier_function         ; work         ;
;                      |ama_register_function:output_reg_block|           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                      ; ama_register_function           ; work         ;
;          |MAC_3:u1|                                                     ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1                                                                                                                                                                                                     ; MAC_3                           ; MAC_3        ;
;             |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst                                                                                                                                                                          ; altera_mult_add                 ; work         ;
;                |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                      ; altera_mult_add_vp8c            ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 107 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                             ; altera_mult_add_rtl             ; work         ;
;                      |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                        ; ama_adder_function              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2     ; ama_register_function           ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_1|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_2|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2     ; ama_register_function           ; work         ;
;                      |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                    ; ama_multiplier_function         ; work         ;
;                      |ama_register_function:output_reg_block|           ; 0 (0)               ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                      ; ama_register_function           ; work         ;
;          |MAC_3:u2|                                                     ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2                                                                                                                                                                                                     ; MAC_3                           ; MAC_3        ;
;             |altera_mult_add:mac_3_inst|                                ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst                                                                                                                                                                          ; altera_mult_add                 ; work         ;
;                |altera_mult_add_vp8c:auto_generated|                    ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated                                                                                                                                      ; altera_mult_add_vp8c            ; work         ;
;                   |altera_mult_add_rtl:altera_mult_add_rtl1|            ; 0 (0)               ; 105 (0)                   ; 0                 ; 2          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                             ; altera_mult_add_rtl             ; work         ;
;                      |ama_adder_function:final_adder_block|             ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                        ; ama_adder_function              ; work         ;
;                      |ama_data_split_reg_ext_function:dataa_split|      ; 0 (0)               ; 72 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data2_pipeline_reg_block| ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data2_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_1|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_2|   ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_2     ; ama_register_function           ; work         ;
;                      |ama_data_split_reg_ext_function:datab_split|      ; 0 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split                                                 ; ama_data_split_reg_ext_function ; work         ;
;                         |ama_latency_function:data0_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_latency_function:data1_pipeline_reg_block| ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block   ; ama_latency_function            ; work         ;
;                         |ama_register_function:data_register_block_0|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0     ; ama_register_function           ; work         ;
;                         |ama_register_function:data_register_block_1|   ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1     ; ama_register_function           ; work         ;
;                      |ama_multiplier_function:multiplier_block|         ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                    ; ama_multiplier_function         ; work         ;
;                      |ama_register_function:output_reg_block|           ; 0 (0)               ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                      ; ama_register_function           ; work         ;
;       |YUV422_to_444:u7|                                                ; 0 (0)               ; 24 (24)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|YUV422_to_444:u7                                                                                                                                                                                                          ; YUV422_to_444                   ; work         ;
;       |check_position:check|                                            ; 16 (16)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|camera:camera_in|check_position:check                                                                                                                                                                                                      ; check_position                  ; work         ;
;    |control:c0|                                                         ; 42 (42)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|control:c0                                                                                                                                                                                                                                 ; control                         ; work         ;
;    |counter_60:clock60|                                                 ; 24 (24)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|counter_60:clock60                                                                                                                                                                                                                         ; counter_60                      ; work         ;
;    |datapath:d0|                                                        ; 438 (331)           ; 145 (145)                 ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0                                                                                                                                                                                                                                ; datapath                        ; work         ;
;       |lpm_divide:Div0|                                                 ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Div0                                                                                                                                                                                                                ; lpm_divide                      ; work         ;
;          |lpm_divide_4am:auto_generated|                                ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Div0|lpm_divide_4am:auto_generated                                                                                                                                                                                  ; lpm_divide_4am                  ; work         ;
;             |sign_div_unsign_akh:divider|                               ; 38 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                      ; sign_div_unsign_akh             ; work         ;
;                |alt_u_div_qse:divider|                                  ; 38 (38)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Div0|lpm_divide_4am:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                ; alt_u_div_qse                   ; work         ;
;       |lpm_divide:Mod0|                                                 ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod0                                                                                                                                                                                                                ; lpm_divide                      ; work         ;
;          |lpm_divide_72m:auto_generated|                                ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod0|lpm_divide_72m:auto_generated                                                                                                                                                                                  ; lpm_divide_72m                  ; work         ;
;             |sign_div_unsign_akh:divider|                               ; 42 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                      ; sign_div_unsign_akh             ; work         ;
;                |alt_u_div_qse:divider|                                  ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod0|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                ; alt_u_div_qse                   ; work         ;
;       |lpm_divide:Mod1|                                                 ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod1                                                                                                                                                                                                                ; lpm_divide                      ; work         ;
;          |lpm_divide_72m:auto_generated|                                ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod1|lpm_divide_72m:auto_generated                                                                                                                                                                                  ; lpm_divide_72m                  ; work         ;
;             |sign_div_unsign_akh:divider|                               ; 27 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider                                                                                                                                                      ; sign_div_unsign_akh             ; work         ;
;                |alt_u_div_qse:divider|                                  ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|datapath:d0|lpm_divide:Mod1|lpm_divide_72m:auto_generated|sign_div_unsign_akh:divider|alt_u_div_qse:divider                                                                                                                                ; alt_u_div_qse                   ; work         ;
;    |hexDecode:hex0|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|hexDecode:hex0                                                                                                                                                                                                                             ; hexDecode                       ; work         ;
;    |hexDecode:hex1|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|hexDecode:hex1                                                                                                                                                                                                                             ; hexDecode                       ; work         ;
;    |hexDecode:hex2|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|hexDecode:hex2                                                                                                                                                                                                                             ; hexDecode                       ; work         ;
;    |hexDecode:hex3|                                                     ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|hexDecode:hex3                                                                                                                                                                                                                             ; hexDecode                       ; work         ;
;    |keyboard:PS2_key|                                                   ; 132 (11)            ; 101 (8)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key                                                                                                                                                                                                                           ; keyboard                        ; work         ;
;       |Hexadecimal_To_Seven_Segment:Segment0|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key|Hexadecimal_To_Seven_Segment:Segment0                                                                                                                                                                                     ; Hexadecimal_To_Seven_Segment    ; work         ;
;       |Hexadecimal_To_Seven_Segment:Segment1|                           ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key|Hexadecimal_To_Seven_Segment:Segment1                                                                                                                                                                                     ; Hexadecimal_To_Seven_Segment    ; work         ;
;       |PS2_Controller:PS2|                                              ; 107 (4)             ; 93 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2                                                                                                                                                                                                        ; PS2_Controller                  ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|                    ; 89 (89)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                                                                                                                                                              ; Altera_UP_PS2_Command_Out       ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|                            ; 14 (14)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                                                                                                                                                      ; Altera_UP_PS2_Data_In           ; work         ;
;    |left:left0|                                                         ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|left:left0                                                                                                                                                                                                                                 ; left                            ; work         ;
;       |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|left:left0|altsyncram:altsyncram_component                                                                                                                                                                                                 ; altsyncram                      ; work         ;
;          |altsyncram_vuo1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated                                                                                                                                                                  ; altsyncram_vuo1                 ; work         ;
;    |middle:middle0|                                                     ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|middle:middle0                                                                                                                                                                                                                             ; middle                          ; work         ;
;       |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|middle:middle0|altsyncram:altsyncram_component                                                                                                                                                                                             ; altsyncram                      ; work         ;
;          |altsyncram_nuo1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated                                                                                                                                                              ; altsyncram_nuo1                 ; work         ;
;    |music:mu0|                                                          ; 584 (195)           ; 375 (62)                  ; 2176384           ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0                                                                                                                                                                                                                                  ; music                           ; work         ;
;       |Audio_Controller:Audio_Controller|                               ; 266 (4)             ; 222 (4)                   ; 16384             ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller                                                                                                                                                                                                ; Audio_Controller                ; work         ;
;          |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|        ; 108 (5)             ; 108 (36)                  ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer ; work         ;
;             |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|         ; 9 (9)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter     ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|            ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                              ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                         ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                        ; work         ;
;          |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|          ; 151 (57)            ; 104 (38)                  ; 8192              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer  ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|           ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                                ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                           ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram   ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                        ; work         ;
;             |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO             ; work         ;
;                |scfifo:Sync_FIFO|                                       ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                          ; work         ;
;                   |scfifo_7ba1:auto_generated|                          ; 47 (0)              ; 33 (0)                    ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated                                               ; scfifo_7ba1                     ; work         ;
;                      |a_dpfifo_q2a1:dpfifo|                             ; 47 (24)             ; 33 (13)                   ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo                          ; a_dpfifo_q2a1                   ; work         ;
;                         |altsyncram_n3i1:FIFOram|                       ; 0 (0)               ; 0 (0)                     ; 4096              ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram  ; altsyncram_n3i1                 ; work         ;
;                         |cntr_h2b:rd_ptr_msb|                           ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                        ; work         ;
;                         |cntr_i2b:wr_ptr|                               ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                        ; work         ;
;                         |cntr_u27:usedw_counter|                        ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                        ; work         ;
;          |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:Bit_Clock_Edges|                         ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge            ; work         ;
;          |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|              ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge            ; work         ;
;          |Audio_Clock:Audio_Clock|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock                                                                                                                                                                        ; Audio_Clock                     ; work         ;
;             |altpll:altpll_component|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component                                                                                                                                                ; altpll                          ; work         ;
;                |Audio_Clock_altpll:auto_generated|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated                                                                                                              ; Audio_Clock_altpll              ; work         ;
;       |avconf_audio:avc|                                                ; 97 (54)             ; 75 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|avconf_audio:avc                                                                                                                                                                                                                 ; avconf_audio                    ; work         ;
;          |I2C_Controller_audio:u0|                                      ; 43 (43)             ; 30 (30)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|avconf_audio:avc|I2C_Controller_audio:u0                                                                                                                                                                                         ; I2C_Controller_audio            ; work         ;
;       |waveData00:w0|                                                   ; 10 (0)              ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData00:w0                                                                                                                                                                                                                    ; waveData00                      ; work         ;
;          |altsyncram:altsyncram_component|                              ; 10 (0)              ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_v0o1:auto_generated|                            ; 10 (0)              ; 4 (4)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated                                                                                                                                                     ; altsyncram_v0o1                 ; work         ;
;                |decode_h2a:rden_decode|                                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|decode_h2a:rden_decode                                                                                                                              ; decode_h2a                      ; work         ;
;       |waveData01:w1|                                                   ; 0 (0)               ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData01:w1                                                                                                                                                                                                                    ; waveData01                      ; work         ;
;          |altsyncram:altsyncram_component|                              ; 0 (0)               ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_01o1:auto_generated|                            ; 0 (0)               ; 4 (4)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated                                                                                                                                                     ; altsyncram_01o1                 ; work         ;
;       |waveData10:w2|                                                   ; 6 (0)               ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData10:w2                                                                                                                                                                                                                    ; waveData10                      ; work         ;
;          |altsyncram:altsyncram_component|                              ; 6 (0)               ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_11o1:auto_generated|                            ; 6 (0)               ; 4 (4)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated                                                                                                                                                     ; altsyncram_11o1                 ; work         ;
;                |mux_6hb:mux2|                                           ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|mux_6hb:mux2                                                                                                                                        ; mux_6hb                         ; work         ;
;       |waveData11:w3|                                                   ; 10 (0)              ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData11:w3                                                                                                                                                                                                                    ; waveData11                      ; work         ;
;          |altsyncram:altsyncram_component|                              ; 10 (0)              ; 4 (0)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component                                                                                                                                                                                    ; altsyncram                      ; work         ;
;             |altsyncram_21o1:auto_generated|                            ; 10 (0)              ; 4 (4)                     ; 540000            ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated                                                                                                                                                     ; altsyncram_21o1                 ; work         ;
;                |decode_h2a:rden_decode|                                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|decode_h2a:rden_decode                                                                                                                              ; decode_h2a                      ; work         ;
;    |mux_speed:choose|                                                   ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|mux_speed:choose                                                                                                                                                                                                                           ; mux_speed                       ; work         ;
;    |right:right0|                                                       ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|right:right0                                                                                                                                                                                                                               ; right                           ; work         ;
;       |altsyncram:altsyncram_component|                                 ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|right:right0|altsyncram:altsyncram_component                                                                                                                                                                                               ; altsyncram                      ; work         ;
;          |altsyncram_ouo1:auto_generated|                               ; 0 (0)               ; 0 (0)                     ; 144               ; 0          ; 0    ; 0            ; |Rhapsody|right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated                                                                                                                                                                ; altsyncram_ouo1                 ; work         ;
;    |score:score_update|                                                 ; 17 (17)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|score:score_update                                                                                                                                                                                                                         ; score                           ; work         ;
;    |title:first|                                                        ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|title:first                                                                                                                                                                                                                                ; title                           ; work         ;
;       |altsyncram:altsyncram_component|                                 ; 3 (0)               ; 2 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|title:first|altsyncram:altsyncram_component                                                                                                                                                                                                ; altsyncram                      ; work         ;
;          |altsyncram_5fo1:auto_generated|                               ; 3 (0)               ; 2 (2)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated                                                                                                                                                                 ; altsyncram_5fo1                 ; work         ;
;             |decode_01a:rden_decode|                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|decode_01a:rden_decode                                                                                                                                          ; decode_01a                      ; work         ;
;    |vga_adapter:VGA|                                                    ; 71 (2)              ; 30 (0)                    ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA                                                                                                                                                                                                                            ; vga_adapter                     ; work         ;
;       |altsyncram:VideoMemory|                                          ; 15 (0)              ; 4 (0)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory                                                                                                                                                                                                     ; altsyncram                      ; work         ;
;          |altsyncram_78m1:auto_generated|                               ; 15 (0)              ; 4 (4)                     ; 172800            ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated                                                                                                                                                                      ; altsyncram_78m1                 ; work         ;
;             |decode_01a:rden_decode_b|                                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_01a:rden_decode_b                                                                                                                                             ; decode_01a                      ; work         ;
;             |decode_7la:decode2|                                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|decode_7la:decode2                                                                                                                                                   ; decode_7la                      ; work         ;
;             |mux_ofb:mux3|                                              ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|mux_ofb:mux3                                                                                                                                                         ; mux_ofb                         ; work         ;
;       |vga_address_translator:user_input_translator|                    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_address_translator:user_input_translator                                                                                                                                                                               ; vga_address_translator          ; work         ;
;       |vga_controller:controller|                                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_controller:controller                                                                                                                                                                                                  ; vga_controller                  ; work         ;
;          |vga_address_translator:controller_translator|                 ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                                                                                                                                                     ; vga_address_translator          ; work         ;
;       |vga_pll:mypll|                                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_pll:mypll                                                                                                                                                                                                              ; vga_pll                         ; work         ;
;          |altpll:altpll_component|                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                                                                                                                                                      ; altpll                          ; work         ;
;             |altpll_80u:auto_generated|                                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Rhapsody|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                                                                                                                                                            ; altpll_80u                      ; work         ;
+-------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM                                                                                                                                                            ; AUTO       ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; back.mif            ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM                                                                                                          ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208  ; None                ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2|ALTSYNCRAM                                                                                                          ; M10K block ; Simple Dual Port ; 638          ; 16           ; 638          ; 16           ; 10208  ; None                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                               ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                               ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                              ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM                                                                                              ; M10K block ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192   ; None                ;
; left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated|ALTSYNCRAM                                                                                                                                                                  ; AUTO       ; Single Port      ; 16           ; 9            ; --           ; --           ; 144    ; ../WechatIMG429.mif ;
; middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated|ALTSYNCRAM                                                                                                                                                              ; AUTO       ; Single Port      ; 16           ; 9            ; --           ; --           ; 144    ; ../WechatIMG430.mif ;
; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM   ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram|ALTSYNCRAM  ; AUTO       ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096   ; None                ;
; music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO       ; Single Port      ; 90000        ; 6            ; --           ; --           ; 540000 ; 00.mif              ;
; music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO       ; Single Port      ; 90000        ; 6            ; --           ; --           ; 540000 ; 01.mif              ;
; music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO       ; Single Port      ; 90000        ; 6            ; --           ; --           ; 540000 ; 10.mif              ;
; music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|ALTSYNCRAM                                                                                                                                                     ; AUTO       ; Single Port      ; 90000        ; 6            ; --           ; --           ; 540000 ; 11.mif              ;
; right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated|ALTSYNCRAM                                                                                                                                                                ; AUTO       ; Single Port      ; 16           ; 9            ; --           ; --           ; 144    ; ../WechatIMG431.mif ;
; title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated|ALTSYNCRAM                                                                                                                                                                 ; AUTO       ; Single Port      ; 19200        ; 9            ; --           ; --           ; 172800 ; title.mif           ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|ALTSYNCRAM                                                                                                                                                                      ; AUTO       ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; title.mif           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Independent 18x18 plus 36         ; 3           ;
; Sum of two 18x18                  ; 3           ;
; Total number of DSP blocks        ; 6           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                           ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                     ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------+
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|background9:back                                                  ; background image/background9.v      ;
; Altera ; LPM_DIVIDE                 ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|DIV:u5                                           ; v/DIV.v                             ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2  ; Sdram_Control_4Port/Sdram_RD_FIFO.v ;
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1      ; Sdram_Control_4Port/Sdram_PLL.v     ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2 ; Sdram_Control_4Port/Sdram_WR_FIFO.v ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u0                            ; v/MAC_3.v                           ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u1                            ; v/MAC_3.v                           ;
; Altera ; altera_mult_add            ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|MAC_3:u2                            ; v/MAC_3.v                           ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Line_Buffer:u10                                  ; v/Line_Buffer.v                     ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |Rhapsody|camera:camera_in|Line_Buffer:u11                                  ; v/Line_Buffer.v                     ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|left:left0                                                        ; background image/left.v             ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|middle:middle0                                                    ; background image/middle.v           ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|music:mu0|waveData00:w0                                           ; audio/waveData00.v                  ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|music:mu0|waveData01:w1                                           ; audio/waveData01.v                  ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|music:mu0|waveData10:w2                                           ; audio/waveData10.v                  ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|music:mu0|waveData11:w3                                           ; audio/waveData11.v                  ;
; Altera ; RAM: 1-PORT                ; 18.0    ; N/A          ; N/A          ; |Rhapsody|right:right0                                                      ; background image/right.v            ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |Rhapsody|music:mu0|avconf_audio:avc|mSetup_ST    ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Rhapsody|control:c0|plot_current_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+----------------------------+---------------------------------+
; Name                             ; plot_current_state.S_PLOT_BEGIN ; plot_current_state.S_TITLE_WAIT ; plot_current_state.S_TITLE ; plot_current_state.S_DIGIT_2 ; plot_current_state.S_DIGIT_1 ; plot_current_state.S_SCORE_CLEAR ; plot_current_state.S_WAIT ; plot_current_state.S_PLOT_END3 ; plot_current_state.S_UPDATE3 ; plot_current_state.S_PLOT3 ; plot_current_state.S_CLEAR3 ; plot_current_state.S_PLOT_BEGIN3 ; plot_current_state.S_PLOT_END2 ; plot_current_state.S_UPDATE2 ; plot_current_state.S_PLOT2 ; plot_current_state.S_CLEAR2 ; plot_current_state.S_PLOT_BEGIN2 ; plot_current_state.S_PLOT_END ; plot_current_state.S_UPDATE ; plot_current_state.S_BLACK ; plot_current_state.S_PLOT ; plot_current_state.S_CLEAR ; plot_current_state.S_TITLE_PLOT ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+----------------------------+---------------------------------+
; plot_current_state.S_TITLE_PLOT  ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 0                               ;
; plot_current_state.S_CLEAR       ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 1                          ; 1                               ;
; plot_current_state.S_PLOT        ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 1                         ; 0                          ; 1                               ;
; plot_current_state.S_BLACK       ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 1                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_UPDATE      ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 1                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_END    ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 1                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_BEGIN2 ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 1                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_CLEAR2      ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 1                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT2       ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 1                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_UPDATE2     ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 1                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_END2   ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 1                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_BEGIN3 ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 1                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_CLEAR3      ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 1                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT3       ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 1                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_UPDATE3     ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 1                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_END3   ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 1                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_WAIT        ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 1                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_SCORE_CLEAR ; 0                               ; 0                               ; 0                          ; 0                            ; 0                            ; 1                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_DIGIT_1     ; 0                               ; 0                               ; 0                          ; 0                            ; 1                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_DIGIT_2     ; 0                               ; 0                               ; 0                          ; 1                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_TITLE       ; 0                               ; 0                               ; 1                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_TITLE_WAIT  ; 0                               ; 1                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
; plot_current_state.S_PLOT_BEGIN  ; 1                               ; 0                               ; 0                          ; 0                            ; 0                            ; 0                                ; 0                         ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                              ; 0                            ; 0                          ; 0                           ; 0                                ; 0                             ; 0                           ; 0                          ; 0                         ; 0                          ; 1                               ;
+----------------------------------+---------------------------------+---------------------------------+----------------------------+------------------------------+------------------------------+----------------------------------+---------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+--------------------------------+------------------------------+----------------------------+-----------------------------+----------------------------------+-------------------------------+-----------------------------+----------------------------+---------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Rhapsody|score:score_update|current_state                                                                                                                                ;
+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------+
; Name                        ; current_state.S_POINT3 ; current_state.S_POINT2_WAIT ; current_state.S_POINT2 ; current_state.S_POINT1_WAIT ; current_state.S_POINT1 ; current_state.S_WAIT ;
+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------+
; current_state.S_WAIT        ; 0                      ; 0                           ; 0                      ; 0                           ; 0                      ; 0                    ;
; current_state.S_POINT1      ; 0                      ; 0                           ; 0                      ; 0                           ; 1                      ; 1                    ;
; current_state.S_POINT1_WAIT ; 0                      ; 0                           ; 0                      ; 1                           ; 0                      ; 1                    ;
; current_state.S_POINT2      ; 0                      ; 0                           ; 1                      ; 0                           ; 0                      ; 1                    ;
; current_state.S_POINT2_WAIT ; 0                      ; 1                           ; 0                      ; 0                           ; 0                      ; 1                    ;
; current_state.S_POINT3      ; 1                      ; 0                           ; 0                      ; 0                           ; 0                      ; 1                    ;
+-----------------------------+------------------------+-----------------------------+------------------------+-----------------------------+------------------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 120                                                                                                                                       ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0..16]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1,2,4..9,11..16]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0..4,7,8]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0..2,6,7]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1..3,6,7,10..16]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0..16]              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0,1,3,5,7,8,10..16] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|delayed_wrptr_g[0..9]                                                                                                                               ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|wrptr_g[0..9]                                                                                                                                       ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                                              ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                                                                                                              ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9                                                                                                                 ; Stuck at VCC due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|sub_parity10a[0,1]                                                                                                      ; Stuck at GND due to stuck port clock                                                                                                                                                                                                                                       ;
; camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[0,3]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[0..7]                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                ;
; vga_adapter:VGA_camera|vga_controller:controller|xCounter[0..9]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; vga_adapter:VGA_camera|vga_controller:controller|yCounter[0..9]                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; music:mu0|avconf_audio:avc|mI2C_DATA[16,17,19,23]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[16,17,19,23]                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|rWR2_ADDR[0..21]                                                                                                                                                                                                                 ; Merged with camera:camera_in|Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                          ;
; camera:camera_in|Sdram_Control_4Port:u6|mLENGTH[1..6,8]                                                                                                                                                                                                                  ; Merged with camera:camera_in|Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                                                                                             ;
; camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1|SADDR[1..6]                                                                                                                                                                                           ; Merged with camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                    ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                                                                                                                                                          ; Merged with keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                                   ;
; camera:camera_in|Sdram_Control_4Port:u6|mADDR[1..6]                                                                                                                                                                                                                      ; Merged with camera:camera_in|Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                                                                                               ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[20,21]                                                                                                                                                                                                             ; Merged with music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[18]                                                                                                                                                                                                      ;
; music:mu0|address01[16]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[16]                                                                                                                                                                                                                                        ;
; music:mu0|address10[16]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[16]                                                                                                                                                                                                                                        ;
; music:mu0|address01[15]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[15]                                                                                                                                                                                                                                        ;
; music:mu0|address10[15]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[15]                                                                                                                                                                                                                                        ;
; music:mu0|address01[14]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[14]                                                                                                                                                                                                                                        ;
; music:mu0|address10[14]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[14]                                                                                                                                                                                                                                        ;
; music:mu0|address01[13]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[13]                                                                                                                                                                                                                                        ;
; music:mu0|address10[13]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[13]                                                                                                                                                                                                                                        ;
; music:mu0|address01[0]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[0]                                                                                                                                                                                                                                         ;
; music:mu0|address10[0]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[0]                                                                                                                                                                                                                                         ;
; music:mu0|address01[1]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[1]                                                                                                                                                                                                                                         ;
; music:mu0|address10[1]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[1]                                                                                                                                                                                                                                         ;
; music:mu0|address01[2]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[2]                                                                                                                                                                                                                                         ;
; music:mu0|address10[2]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[2]                                                                                                                                                                                                                                         ;
; music:mu0|address01[3]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[3]                                                                                                                                                                                                                                         ;
; music:mu0|address10[3]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[3]                                                                                                                                                                                                                                         ;
; music:mu0|address01[4]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[4]                                                                                                                                                                                                                                         ;
; music:mu0|address10[4]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[4]                                                                                                                                                                                                                                         ;
; music:mu0|address01[5]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[5]                                                                                                                                                                                                                                         ;
; music:mu0|address10[5]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[5]                                                                                                                                                                                                                                         ;
; music:mu0|address01[6]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[6]                                                                                                                                                                                                                                         ;
; music:mu0|address10[6]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[6]                                                                                                                                                                                                                                         ;
; music:mu0|address01[7]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[7]                                                                                                                                                                                                                                         ;
; music:mu0|address10[7]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[7]                                                                                                                                                                                                                                         ;
; music:mu0|address01[8]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[8]                                                                                                                                                                                                                                         ;
; music:mu0|address10[8]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[8]                                                                                                                                                                                                                                         ;
; music:mu0|address01[9]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[9]                                                                                                                                                                                                                                         ;
; music:mu0|address10[9]                                                                                                                                                                                                                                                   ; Merged with music:mu0|address00[9]                                                                                                                                                                                                                                         ;
; music:mu0|address01[10]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[10]                                                                                                                                                                                                                                        ;
; music:mu0|address10[10]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[10]                                                                                                                                                                                                                                        ;
; music:mu0|address01[11]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[11]                                                                                                                                                                                                                                        ;
; music:mu0|address10[11]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[11]                                                                                                                                                                                                                                        ;
; music:mu0|address01[12]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[12]                                                                                                                                                                                                                                        ;
; music:mu0|address10[12]                                                                                                                                                                                                                                                  ; Merged with music:mu0|address00[12]                                                                                                                                                                                                                                        ;
; camera:camera_in|Sdram_Control_4Port:u6|rWR1_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with camera:camera_in|Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                                                                                           ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                                                                                           ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[1..6]                                                                                                                                                                                                                  ; Merged with camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                                                                                           ;
; camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[2]                                                                                                                ; Merged with camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1]                                                                                                      ;
; music:mu0|avconf_audio:avc|mI2C_DATA[20,21]                                                                                                                                                                                                                              ; Merged with music:mu0|avconf_audio:avc|mI2C_DATA[18]                                                                                                                                                                                                                       ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]  ;
; music:mu0|count2[13]                                                                                                                                                                                                                                                     ; Merged with music:mu0|count1[13]                                                                                                                                                                                                                                           ;
; music:mu0|count[13]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[13]                                                                                                                                                                                                                                           ;
; music:mu0|count2[7]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[7]                                                                                                                                                                                                                                            ;
; music:mu0|count[7]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[7]                                                                                                                                                                                                                                            ;
; music:mu0|count2[3]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[3]                                                                                                                                                                                                                                            ;
; music:mu0|count[3]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[3]                                                                                                                                                                                                                                            ;
; music:mu0|count2[2]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[2]                                                                                                                                                                                                                                            ;
; music:mu0|count[2]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[2]                                                                                                                                                                                                                                            ;
; music:mu0|count2[0]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[0]                                                                                                                                                                                                                                            ;
; music:mu0|count[0]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[0]                                                                                                                                                                                                                                            ;
; music:mu0|count2[12]                                                                                                                                                                                                                                                     ; Merged with music:mu0|count1[12]                                                                                                                                                                                                                                           ;
; music:mu0|count[12]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[12]                                                                                                                                                                                                                                           ;
; music:mu0|count2[11]                                                                                                                                                                                                                                                     ; Merged with music:mu0|count1[11]                                                                                                                                                                                                                                           ;
; music:mu0|count[11]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[11]                                                                                                                                                                                                                                           ;
; music:mu0|count2[10]                                                                                                                                                                                                                                                     ; Merged with music:mu0|count1[10]                                                                                                                                                                                                                                           ;
; music:mu0|count[10]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[10]                                                                                                                                                                                                                                           ;
; music:mu0|count2[9]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[9]                                                                                                                                                                                                                                            ;
; music:mu0|count[9]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[9]                                                                                                                                                                                                                                            ;
; music:mu0|count2[8]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[8]                                                                                                                                                                                                                                            ;
; music:mu0|count[8]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[8]                                                                                                                                                                                                                                            ;
; music:mu0|count2[6]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[6]                                                                                                                                                                                                                                            ;
; music:mu0|count[6]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[6]                                                                                                                                                                                                                                            ;
; music:mu0|count2[5]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[5]                                                                                                                                                                                                                                            ;
; music:mu0|count[5]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[5]                                                                                                                                                                                                                                            ;
; music:mu0|count2[4]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[4]                                                                                                                                                                                                                                            ;
; music:mu0|count[4]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[4]                                                                                                                                                                                                                                            ;
; music:mu0|count2[1]                                                                                                                                                                                                                                                      ; Merged with music:mu0|count1[1]                                                                                                                                                                                                                                            ;
; music:mu0|count[1]                                                                                                                                                                                                                                                       ; Merged with music:mu0|count1[1]                                                                                                                                                                                                                                            ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4,5,8,9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]        ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[5,6,9,11..16]       ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10]       ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10] ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10]           ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][4]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][6]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][9]            ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][2]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3..5,8,9,11..16]    ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10]       ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3,10]               ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]        ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[4,6,9]              ; Merged with camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[2]        ;
; camera:camera_in|Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|rWR1_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[0]                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|mLENGTH[0]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|mADDR[0]                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0,1]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|oRed[2]                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|oGreen[2..4]                                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|oBlue[2..4]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|X_OUT[0..2]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|Y_OUT[0..4]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|Z_OUT[0..4]                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver~3                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                ;
; music:mu0|avconf_audio:avc|mSetup_ST~9                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                ;
; music:mu0|avconf_audio:avc|mSetup_ST~10                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                ;
; control:c0|plot_current_state~2                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; control:c0|plot_current_state~3                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; control:c0|plot_current_state~4                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; control:c0|plot_current_state~5                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; control:c0|plot_current_state~6                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                ;
; score:score_update|current_state~2                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; score:score_update|current_state~3                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; score:score_update|current_state~4                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|mWR                                                                                                                                                                                                                              ; Merged with camera:camera_in|Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                                                                                                             ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 784                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                            ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                                                                                                       ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|WR_MASK[1]                                                                                                                                                                                                       ; Stuck at GND              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a1,                                                                                                    ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a2,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a3,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a4,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a5,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a6,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a7,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a8,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a9,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[1],                                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|sub_parity7a[0],                                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6,                                                                                                       ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0                                                                                                     ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0                                                                                              ; Stuck at VCC              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a1,                                                                                                    ;
;                                                                                                                                                                                                                                                          ; due to stuck port clock   ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a2,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a3,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a4,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a5,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a6,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a7,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a8,                                                                                                    ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a9                                                                                                     ;
; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[3]                                                                                                                                                                                                      ; Lost Fanouts              ; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                          ;                           ; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[5],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                          ;                           ; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[6],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                          ;                           ; keyboard:PS2_key|PS2_Controller:PS2|idle_counter[7]                                                                                                                                                                                                             ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[9]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][9]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[6]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[4]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][4]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[6]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][6]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[9]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][9],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][9]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[6]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][6],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][6]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[4]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][4],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][4]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[2]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][2],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][2]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][16]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][14]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[13] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][13], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][13]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[12] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][12], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][12]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[11] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][11], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][11]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[10] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][10], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][10]  ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[8]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][8],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][8]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[7]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][7],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][7]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[5]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][5],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][5]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[3]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][3],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][3]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0|data_out_wire[1]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[0][1],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block|data_out_array[1][1]   ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[0]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[1]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[2]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[3]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[4]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[5]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[6]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[7]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[8]                                                                                                                                 ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]                                                                         ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|rdptr_g[9]                                                                                                                                 ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[0]  ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][0],  ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][0]   ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[16] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][16], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][16]  ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                                                                                                                                            ; Stuck at GND              ; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                                                                                                                                                  ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9]                                                                                                       ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]                                                                                ;
; camera:camera_in|Sdram_Control_4Port:u6|rWR2_ADDR[22]                                                                                                                                                                                                    ; Stuck at GND              ; camera:camera_in|Sdram_Control_4Port:u6|mADDR[0],                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1|SADDR[0]                                                                                                                                                                                     ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[15] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][15], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][15]  ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                                                                                                       ; Lost Fanouts              ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8],                                                                               ;
;                                                                                                                                                                                                                                                          ;                           ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]                                                                                ;
; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_2|data_out_wire[14] ; Stuck at GND              ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[0][14], ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ; camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data2_pipeline_reg_block|data_out_array[1][14]  ;
; keyboard:PS2_key|PS2_Controller:PS2|s_ps2_transceiver~2                                                                                                                                                                                                  ; Lost Fanouts              ; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                          ;                           ; keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                                                                                                                                                     ;
; music:mu0|avconf_audio:avc|mI2C_DATA[19]                                                                                                                                                                                                                 ; Stuck at GND              ; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[19]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                 ;
; music:mu0|avconf_audio:avc|mI2C_DATA[17]                                                                                                                                                                                                                 ; Stuck at GND              ; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[17]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                 ;
; camera:camera_in|YCbCr2RGB:u8|oRed[2]                                                                                                                                                                                                                    ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|X_OUT[2]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oGreen[2]                                                                                                                                                                                                                  ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Y_OUT[2]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oGreen[3]                                                                                                                                                                                                                  ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Y_OUT[3]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oGreen[4]                                                                                                                                                                                                                  ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Y_OUT[4]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oBlue[2]                                                                                                                                                                                                                   ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Z_OUT[2]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oBlue[3]                                                                                                                                                                                                                   ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Z_OUT[3]                                                                                                                                                                                                                          ;
; camera:camera_in|YCbCr2RGB:u8|oBlue[4]                                                                                                                                                                                                                   ; Lost Fanouts              ; camera:camera_in|YCbCr2RGB:u8|Z_OUT[4]                                                                                                                                                                                                                          ;
; music:mu0|avconf_audio:avc|mI2C_DATA[16]                                                                                                                                                                                                                 ; Stuck at GND              ; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[16]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                 ;
; music:mu0|avconf_audio:avc|mI2C_DATA[23]                                                                                                                                                                                                                 ; Stuck at GND              ; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD[23]                                                                                                                                                                                                       ;
;                                                                                                                                                                                                                                                          ; due to stuck port data_in ;                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1889  ;
; Number of registers using Synchronous Clear  ; 613   ;
; Number of registers using Synchronous Load   ; 124   ;
; Number of registers using Asynchronous Clear ; 1087  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 767   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SCLK                                                                                                     ; 2       ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[5]                                                                                            ; 18      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[4]                                                                                            ; 18      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[3]                                                                                            ; 25      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[2]                                                                                            ; 20      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[1]                                                                                            ; 20      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[0]                                                                                            ; 24      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|END                                                                                                      ; 5       ;
; camera:camera_in|VGA_Ctrl:u9|oVGA_HS                                                                                                                        ; 12      ;
; music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SDO                                                                                                      ; 2       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0 ; 9       ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                        ; 4       ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                        ; 4       ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                       ; 5       ;
; camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                       ; 3       ;
; camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider|DFFDenominator[1]   ; 17      ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0 ; 7       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6    ; 2       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9    ; 5       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|counter8a0  ; 8       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p|parity9     ; 2       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 4       ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|counter5a0  ; 10      ;
; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p|parity6     ; 4       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|dffe4                                                 ; 16      ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit9                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit6                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit5                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit4                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit3                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit2                       ; 1       ;
; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3|counter_reg_bit1                       ; 1       ;
; Total number of inverted registers = 43                                                                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[3]                                                                             ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Rhapsody|datapath:d0|titleAddress[9]                                                                                                                                        ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |Rhapsody|datapath:d0|backAddress[7]                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rhapsody|datapath:d0|counter_clear[6]                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|datapath:d0|counter_1[5]                                                                                                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|datapath:d0|counter_2[2]                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|last_data_received[6]                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |Rhapsody|score:score_update|score[5]                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Rhapsody|vga_adapter:VGA|vga_controller:controller|yCounter[2]                                                                                                              ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|data_in_shift_reg[27]                                            ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Rhapsody|music:mu0|count1[1]                                                                                                                                                ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|ITU_656_Decoder:u4|Cont[16]                                                                                                                       ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|oRed[9]                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|control:c0|frameCounter[3]                                                                                                                                         ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|mADDR[11]                                                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|oGreen[5]                                                                                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|YCbCr2RGB:u8|oBlue[9]                                                                                                                             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|datapath:d0|y_counter[5]                                                                                                                                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|datapath:d0|y_counter2[1]                                                                                                                                          ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|datapath:d0|y_counter3[4]                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                               ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[1] ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[12]                                                         ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[13]                                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[3]                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[2]                                                                                ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |Rhapsody|keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[17]                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|check_position:check|position[0]                                                                                                                  ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Rhapsody|datapath:d0|counter_title_y[3]                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Rhapsody|datapath:d0|counter_title_x[5]                                                                                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 14 LEs               ; 7 LEs                  ; Yes        ; |Rhapsody|datapath:d0|counter_black_y[1]                                                                                                                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |Rhapsody|datapath:d0|counter_black_x[3]                                                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Rhapsody|datapath:d0|leftAddress[0]                                                                                                                                         ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Rhapsody|datapath:d0|middleAddress[1]                                                                                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |Rhapsody|datapath:d0|rightAddress[3]                                                                                                                                        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |Rhapsody|datapath:d0|counter[4]                                                                                                                                             ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |Rhapsody|music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[26]                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|WR_MASK[0]                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|RD_MASK[1]                                                                                                                 ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|ITU_656_Decoder:u4|YCbCr[4]                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|CMD[0]                                                                                                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|ST[9]                                                                                                                      ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|datapath:d0|y_out[6]                                                                                                                                               ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |Rhapsody|datapath:d0|y_out[2]                                                                                                                                               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Rhapsody|datapath:d0|x_out[6]                                                                                                                                               ;
; 13:1               ; 2 bits    ; 16 LEs        ; 14 LEs               ; 2 LEs                  ; Yes        ; |Rhapsody|datapath:d0|x_out[2]                                                                                                                                               ;
; 17:1               ; 9 bits    ; 99 LEs        ; 90 LEs               ; 9 LEs                  ; Yes        ; |Rhapsody|datapath:d0|colour_reg[2]                                                                                                                                          ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|music:mu0|avconf_audio:avc|I2C_Controller_audio:u0|SD_COUNTER[0]                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                              ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Rhapsody|camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                              ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Rhapsody|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated|mux_ofb:mux3|result_node[6]                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Rhapsody|music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|mux_6hb:mux2|l2_w0_n2_mux_dataout                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Rhapsody|music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated|mux_6hb:mux2|l2_w0_n2_mux_dataout                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Rhapsody|music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated|mux_6hb:mux2|l2_w1_n2_mux_dataout                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |Rhapsody|music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated|mux_6hb:mux2|l2_w4_n2_mux_dataout                                           ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |Rhapsody|datapath:d0|Add1                                                                                                                                                   ;
; 36:1               ; 6 bits    ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |Rhapsody|music:mu0|Mux5                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                             ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[0]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[1]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[2]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[3]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFQuotient[4]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[5]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[6]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[7]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[8]                                                                                                                 ;
; POWER_UP_LEVEL ; LOW   ; -    ; DFFQuotient[9]                                                                                                                 ;
; POWER_UP_LEVEL ; HIGH  ; -    ; DFFDenominator                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                              ;
+---------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                               ;
+---------------------------------+-------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                   ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                    ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                    ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                    ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                              ;
+---------------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                      ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                              ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                 ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                            ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                             ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                        ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                          ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                           ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                  ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                   ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                   ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                   ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                                             ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                     ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                             ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                           ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                            ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                       ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                         ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                          ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3 ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                          ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit1                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit2                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit3                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit4                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit5                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit6                                                                                            ;
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit9                                                                                            ;
+----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------+
; Assignment                      ; Value              ; From ; To                                   ;
+---------------------------------+--------------------+------+--------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                    ;
+---------------------------------+--------------------+------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                       ;
+------------------------+----------------+------------------------------------------------------------+
; LPM_WIDTHN             ; 10             ; Signed Integer                                             ;
; LPM_WIDTHD             ; 4              ; Signed Integer                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                    ;
; LPM_PIPELINE           ; 1              ; Signed Integer                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                    ;
; CBXI_PARAMETER         ; lpm_divide_h3t ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                             ;
+------------------------+----------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                            ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 27.0 MHz               ; String                                                                                          ;
; fractional_vco_multiplier            ; false                  ; String                                                                                          ;
; pll_type                             ; General                ; String                                                                                          ;
; pll_subtype                          ; General                ; String                                                                                          ;
; number_of_clocks                     ; 3                      ; Signed Integer                                                                                  ;
; operation_mode                       ; normal                 ; String                                                                                          ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                  ;
; data_rate                            ; 0                      ; Signed Integer                                                                                  ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                  ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                                                                          ;
; phase_shift0                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                                                                          ;
; phase_shift1                         ; -3055 ps               ; String                                                                                          ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency2              ; 18.367346 MHz          ; String                                                                                          ;
; phase_shift2                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                          ;
; phase_shift3                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                          ;
; phase_shift4                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                          ;
; phase_shift5                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                          ;
; phase_shift6                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                          ;
; phase_shift7                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                          ;
; phase_shift8                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                          ;
; phase_shift9                         ; 0 ps                   ; String                                                                                          ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                          ;
; phase_shift10                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                          ;
; phase_shift11                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                          ;
; phase_shift12                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                          ;
; phase_shift13                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                          ;
; phase_shift14                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                          ;
; phase_shift15                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                          ;
; phase_shift16                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                  ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                          ;
; phase_shift17                        ; 0 ps                   ; String                                                                                          ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                  ;
; clock_name_0                         ;                        ; String                                                                                          ;
; clock_name_1                         ;                        ; String                                                                                          ;
; clock_name_2                         ;                        ; String                                                                                          ;
; clock_name_3                         ;                        ; String                                                                                          ;
; clock_name_4                         ;                        ; String                                                                                          ;
; clock_name_5                         ;                        ; String                                                                                          ;
; clock_name_6                         ;                        ; String                                                                                          ;
; clock_name_7                         ;                        ; String                                                                                          ;
; clock_name_8                         ;                        ; String                                                                                          ;
; clock_name_global_0                  ; false                  ; String                                                                                          ;
; clock_name_global_1                  ; false                  ; String                                                                                          ;
; clock_name_global_2                  ; false                  ; String                                                                                          ;
; clock_name_global_3                  ; false                  ; String                                                                                          ;
; clock_name_global_4                  ; false                  ; String                                                                                          ;
; clock_name_global_5                  ; false                  ; String                                                                                          ;
; clock_name_global_6                  ; false                  ; String                                                                                          ;
; clock_name_global_7                  ; false                  ; String                                                                                          ;
; clock_name_global_8                  ; false                  ; String                                                                                          ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                  ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                  ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                          ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                          ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                  ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                  ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                          ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                          ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                          ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                          ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                          ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                          ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                          ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                          ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                          ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                          ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                          ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                          ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                          ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                          ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                          ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                          ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                          ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                          ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                          ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                          ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                          ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                          ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                          ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                          ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                          ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                          ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                          ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                          ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                          ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                          ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                          ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                          ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                          ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                          ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                          ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                          ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                  ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                          ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                          ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                          ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                  ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                  ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                  ;
; pll_slf_rst                          ; false                  ; String                                                                                          ;
; pll_bw_sel                           ; low                    ; String                                                                                          ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                          ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                  ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                  ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                  ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                  ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                          ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                          ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                          ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                          ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                  ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                          ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                          ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                          ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                          ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                          ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                          ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                  ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                          ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                          ;
+--------------------------------------+------------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                         ;
; REF_PER        ; 1024  ; Signed Integer                                                                         ;
; SC_CL          ; 3     ; Signed Integer                                                                         ;
; SC_RCD         ; 3     ; Signed Integer                                                                         ;
; SC_RRD         ; 7     ; Signed Integer                                                                         ;
; SC_PM          ; 1     ; Signed Integer                                                                         ;
; SC_BL          ; 1     ; Signed Integer                                                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                        ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                               ;
; REF_PER        ; 1024  ; Signed Integer                                                               ;
; SC_CL          ; 3     ; Signed Integer                                                               ;
; SC_RCD         ; 3     ; Signed Integer                                                               ;
; SC_RRD         ; 7     ; Signed Integer                                                               ;
; SC_PM          ; 1     ; Signed Integer                                                               ;
; SC_BL          ; 1     ; Signed Integer                                                               ;
; SDR_BL         ; 111   ; Unsigned Binary                                                              ;
; SDR_BT         ; 0     ; Unsigned Binary                                                              ;
; SDR_CL         ; 011   ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                                       ;
; REF_PER        ; 1024  ; Signed Integer                                                                       ;
; SC_CL          ; 3     ; Signed Integer                                                                       ;
; SC_RCD         ; 3     ; Signed Integer                                                                       ;
; SC_RRD         ; 7     ; Signed Integer                                                                       ;
; SC_PM          ; 1     ; Signed Integer                                                                       ;
; SC_BL          ; 1     ; Signed Integer                                                                       ;
; SDR_BL         ; 111   ; Unsigned Binary                                                                      ;
; SDR_BT         ; 0     ; Unsigned Binary                                                                      ;
; SDR_CL         ; 011   ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                           ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                        ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                 ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                 ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                 ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                        ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                        ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                        ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                        ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                        ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                 ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                 ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                        ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                        ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                        ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                        ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                                        ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                ;
; LPM_WIDTH               ; 16          ; Signed Integer                                                                                ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                                                                                ;
; LPM_WIDTHU              ; 9           ; Signed Integer                                                                                ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                       ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                       ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                       ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                       ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                       ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                                                                ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                       ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                       ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                                                       ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                       ;
; CBXI_PARAMETER          ; dcfifo_bg02 ; Untyped                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0 ;
+------------------------+-----------+------------------------------------------------+
; Parameter Name         ; Value     ; Type                                           ;
+------------------------+-----------+------------------------------------------------+
; selected_device_family ; Cyclone V ; String                                         ;
+------------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                            ;
+---------------------------------------+----------------------+-------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                         ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                         ;
; ACCUMULATOR                           ; NO                   ; Untyped                                         ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                         ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                         ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                         ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                         ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                         ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                         ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                         ;
; COEF0_0                               ; 0                    ; Signed Integer                                  ;
; COEF0_1                               ; 0                    ; Signed Integer                                  ;
; COEF0_2                               ; 0                    ; Signed Integer                                  ;
; COEF0_3                               ; 0                    ; Signed Integer                                  ;
; COEF0_4                               ; 0                    ; Signed Integer                                  ;
; COEF0_5                               ; 0                    ; Signed Integer                                  ;
; COEF0_6                               ; 0                    ; Signed Integer                                  ;
; COEF0_7                               ; 0                    ; Signed Integer                                  ;
; COEF1_0                               ; 0                    ; Signed Integer                                  ;
; COEF1_1                               ; 0                    ; Signed Integer                                  ;
; COEF1_2                               ; 0                    ; Signed Integer                                  ;
; COEF1_3                               ; 0                    ; Signed Integer                                  ;
; COEF1_4                               ; 0                    ; Signed Integer                                  ;
; COEF1_5                               ; 0                    ; Signed Integer                                  ;
; COEF1_6                               ; 0                    ; Signed Integer                                  ;
; COEF1_7                               ; 0                    ; Signed Integer                                  ;
; COEF2_0                               ; 0                    ; Signed Integer                                  ;
; COEF2_1                               ; 0                    ; Signed Integer                                  ;
; COEF2_2                               ; 0                    ; Signed Integer                                  ;
; COEF2_3                               ; 0                    ; Signed Integer                                  ;
; COEF2_4                               ; 0                    ; Signed Integer                                  ;
; COEF2_5                               ; 0                    ; Signed Integer                                  ;
; COEF2_6                               ; 0                    ; Signed Integer                                  ;
; COEF2_7                               ; 0                    ; Signed Integer                                  ;
; COEF3_0                               ; 0                    ; Signed Integer                                  ;
; COEF3_1                               ; 0                    ; Signed Integer                                  ;
; COEF3_2                               ; 0                    ; Signed Integer                                  ;
; COEF3_3                               ; 0                    ; Signed Integer                                  ;
; COEF3_4                               ; 0                    ; Signed Integer                                  ;
; COEF3_5                               ; 0                    ; Signed Integer                                  ;
; COEF3_6                               ; 0                    ; Signed Integer                                  ;
; COEF3_7                               ; 0                    ; Signed Integer                                  ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                         ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                         ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                         ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                         ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                         ;
; LATENCY                               ; 2                    ; Signed Integer                                  ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                  ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                         ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                         ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                         ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                         ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                         ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                  ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                         ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                         ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                         ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                         ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                         ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                         ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                         ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                         ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                         ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                         ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                         ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                         ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                         ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                         ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                         ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                                         ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                         ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                         ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                         ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                         ;
; SHIFT_MODE                            ; NO                   ; Untyped                                         ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                         ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                         ;
; USE_SUBNADD                           ; NO                   ; Untyped                                         ;
; WIDTH_A                               ; 8                    ; Signed Integer                                  ;
; WIDTH_B                               ; 17                   ; Signed Integer                                  ;
; WIDTH_C                               ; 16                   ; Signed Integer                                  ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                  ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                  ;
; WIDTH_MSB                             ; 17                   ; Untyped                                         ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                         ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                                         ;
+---------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                          ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                        ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                        ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                        ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                        ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                        ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                        ;
; input_source_a0                       ; DATAA               ; String                                                                                                                        ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                        ;
; input_source_a1                       ; DATAA               ; String                                                                                                                        ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                        ;
; input_source_a2                       ; DATAA               ; String                                                                                                                        ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_source_a3                       ; DATAA               ; String                                                                                                                        ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_b                               ; 17                  ; Signed Integer                                                                                                                ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                                        ;
; input_source_b0                       ; DATAB               ; String                                                                                                                        ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                        ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                        ;
; input_source_b1                       ; DATAB               ; String                                                                                                                        ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                        ;
; input_source_b2                       ; DATAB               ; String                                                                                                                        ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_source_b3                       ; DATAB               ; String                                                                                                                        ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_result                          ; 27                  ; Signed Integer                                                                                                                ;
; output_register                       ; CLOCK0              ; String                                                                                                                        ;
; output_aclr                           ; ACLR0               ; String                                                                                                                        ;
; output_sclr                           ; NONE                ; String                                                                                                                        ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                        ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                        ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_b                      ; SIGNED              ; String                                                                                                                        ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                        ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                        ;
; use_subnadd                           ; NO                  ; String                                                                                                                        ;
; adder1_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                        ;
; adder3_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                        ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                        ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                        ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                        ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                        ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                ;
; output_rounding                       ; NO                  ; String                                                                                                                        ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                        ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_aclr                     ; NONE                ; String                                                                                                                        ;
; output_round_sclr                     ; NONE                ; String                                                                                                                        ;
; chainout_rounding                     ; NO                  ; String                                                                                                                        ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                        ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                        ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                        ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                        ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                        ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                        ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                        ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                        ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                ;
; output_saturation                     ; NO                  ; String                                                                                                                        ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                        ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                        ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                        ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                        ;
; chainout_saturation                   ; NO                  ; String                                                                                                                        ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                        ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                        ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                        ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                        ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                ;
; chainout_adder                        ; NO                  ; String                                                                                                                        ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                        ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_aclr                         ; NONE                ; String                                                                                                                        ;
; chainout_sclr                         ; NONE                ; String                                                                                                                        ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                        ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; negate_aclr                           ; NONE                ; String                                                                                                                        ;
; negate_sclr                           ; NONE                ; String                                                                                                                        ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                        ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                        ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                        ;
; shift_mode                            ; NO                  ; String                                                                                                                        ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_aclr                           ; NONE                ; String                                                                                                                        ;
; rotate_sclr                           ; NONE                ; String                                                                                                                        ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                        ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                        ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                        ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                        ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                        ;
; accumulator                           ; NO                  ; String                                                                                                                        ;
; accum_direction                       ; ADD                 ; String                                                                                                                        ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                        ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                        ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                        ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                        ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                        ;
; double_accum                          ; NO                  ; String                                                                                                                        ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                        ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                        ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                        ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                        ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; latency                               ; 2                   ; Signed Integer                                                                                                                ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                        ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                        ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                        ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                                                ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                                                ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                                                ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                                                ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                                                ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                                                ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                                                ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                        ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                        ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                        ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                                                ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                                                ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                                                ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                        ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                                        ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                                                ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                                                ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                                                ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                                                ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                                                ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                                                ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                                                ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                                                ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                                                ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                                                ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                                                ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1 ;
+------------------------+-----------+------------------------------------------------+
; Parameter Name         ; Value     ; Type                                           ;
+------------------------+-----------+------------------------------------------------+
; selected_device_family ; Cyclone V ; String                                         ;
+------------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                            ;
+---------------------------------------+----------------------+-------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                         ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                         ;
; ACCUMULATOR                           ; NO                   ; Untyped                                         ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                         ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                         ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                         ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                         ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                         ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                         ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                         ;
; COEF0_0                               ; 0                    ; Signed Integer                                  ;
; COEF0_1                               ; 0                    ; Signed Integer                                  ;
; COEF0_2                               ; 0                    ; Signed Integer                                  ;
; COEF0_3                               ; 0                    ; Signed Integer                                  ;
; COEF0_4                               ; 0                    ; Signed Integer                                  ;
; COEF0_5                               ; 0                    ; Signed Integer                                  ;
; COEF0_6                               ; 0                    ; Signed Integer                                  ;
; COEF0_7                               ; 0                    ; Signed Integer                                  ;
; COEF1_0                               ; 0                    ; Signed Integer                                  ;
; COEF1_1                               ; 0                    ; Signed Integer                                  ;
; COEF1_2                               ; 0                    ; Signed Integer                                  ;
; COEF1_3                               ; 0                    ; Signed Integer                                  ;
; COEF1_4                               ; 0                    ; Signed Integer                                  ;
; COEF1_5                               ; 0                    ; Signed Integer                                  ;
; COEF1_6                               ; 0                    ; Signed Integer                                  ;
; COEF1_7                               ; 0                    ; Signed Integer                                  ;
; COEF2_0                               ; 0                    ; Signed Integer                                  ;
; COEF2_1                               ; 0                    ; Signed Integer                                  ;
; COEF2_2                               ; 0                    ; Signed Integer                                  ;
; COEF2_3                               ; 0                    ; Signed Integer                                  ;
; COEF2_4                               ; 0                    ; Signed Integer                                  ;
; COEF2_5                               ; 0                    ; Signed Integer                                  ;
; COEF2_6                               ; 0                    ; Signed Integer                                  ;
; COEF2_7                               ; 0                    ; Signed Integer                                  ;
; COEF3_0                               ; 0                    ; Signed Integer                                  ;
; COEF3_1                               ; 0                    ; Signed Integer                                  ;
; COEF3_2                               ; 0                    ; Signed Integer                                  ;
; COEF3_3                               ; 0                    ; Signed Integer                                  ;
; COEF3_4                               ; 0                    ; Signed Integer                                  ;
; COEF3_5                               ; 0                    ; Signed Integer                                  ;
; COEF3_6                               ; 0                    ; Signed Integer                                  ;
; COEF3_7                               ; 0                    ; Signed Integer                                  ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                         ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                         ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                         ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                         ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                         ;
; LATENCY                               ; 2                    ; Signed Integer                                  ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                  ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                         ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                         ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                         ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                         ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                         ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                  ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                         ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                         ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                         ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                         ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                         ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                         ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                         ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                         ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                         ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                         ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                         ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                         ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                         ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                         ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                         ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                                         ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                         ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                         ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                         ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                         ;
; SHIFT_MODE                            ; NO                   ; Untyped                                         ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                         ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                         ;
; USE_SUBNADD                           ; NO                   ; Untyped                                         ;
; WIDTH_A                               ; 8                    ; Signed Integer                                  ;
; WIDTH_B                               ; 17                   ; Signed Integer                                  ;
; WIDTH_C                               ; 16                   ; Signed Integer                                  ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                  ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                  ;
; WIDTH_MSB                             ; 17                   ; Untyped                                         ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                         ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                                         ;
+---------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u1|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                          ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                        ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                        ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                        ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                        ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                        ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                        ;
; input_source_a0                       ; DATAA               ; String                                                                                                                        ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                        ;
; input_source_a1                       ; DATAA               ; String                                                                                                                        ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                        ;
; input_source_a2                       ; DATAA               ; String                                                                                                                        ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_source_a3                       ; DATAA               ; String                                                                                                                        ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_b                               ; 17                  ; Signed Integer                                                                                                                ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                                        ;
; input_source_b0                       ; DATAB               ; String                                                                                                                        ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                        ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                        ;
; input_source_b1                       ; DATAB               ; String                                                                                                                        ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                        ;
; input_source_b2                       ; DATAB               ; String                                                                                                                        ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_source_b3                       ; DATAB               ; String                                                                                                                        ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_result                          ; 27                  ; Signed Integer                                                                                                                ;
; output_register                       ; CLOCK0              ; String                                                                                                                        ;
; output_aclr                           ; ACLR0               ; String                                                                                                                        ;
; output_sclr                           ; NONE                ; String                                                                                                                        ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                        ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                        ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_b                      ; SIGNED              ; String                                                                                                                        ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                        ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                        ;
; use_subnadd                           ; NO                  ; String                                                                                                                        ;
; adder1_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                        ;
; adder3_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                        ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                        ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                        ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                        ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                        ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                ;
; output_rounding                       ; NO                  ; String                                                                                                                        ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                        ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_aclr                     ; NONE                ; String                                                                                                                        ;
; output_round_sclr                     ; NONE                ; String                                                                                                                        ;
; chainout_rounding                     ; NO                  ; String                                                                                                                        ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                        ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                        ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                        ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                        ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                        ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                        ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                        ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                        ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                ;
; output_saturation                     ; NO                  ; String                                                                                                                        ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                        ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                        ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                        ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                        ;
; chainout_saturation                   ; NO                  ; String                                                                                                                        ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                        ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                        ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                        ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                        ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                ;
; chainout_adder                        ; NO                  ; String                                                                                                                        ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                        ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_aclr                         ; NONE                ; String                                                                                                                        ;
; chainout_sclr                         ; NONE                ; String                                                                                                                        ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                        ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; negate_aclr                           ; NONE                ; String                                                                                                                        ;
; negate_sclr                           ; NONE                ; String                                                                                                                        ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                        ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                        ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                        ;
; shift_mode                            ; NO                  ; String                                                                                                                        ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_aclr                           ; NONE                ; String                                                                                                                        ;
; rotate_sclr                           ; NONE                ; String                                                                                                                        ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                        ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                        ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                        ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                        ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                        ;
; accumulator                           ; NO                  ; String                                                                                                                        ;
; accum_direction                       ; ADD                 ; String                                                                                                                        ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                        ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                        ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                        ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                        ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                        ;
; double_accum                          ; NO                  ; String                                                                                                                        ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                        ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                        ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                        ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                        ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; latency                               ; 2                   ; Signed Integer                                                                                                                ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                        ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                        ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                        ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                                                ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                                                ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                                                ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                                                ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                                                ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                                                ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                                                ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                        ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                        ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                        ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                                                ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                                                ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                                                ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                        ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                                        ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                                                ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                                                ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                                                ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                                                ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                                                ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                                                ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                                                ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                                                ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                                                ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                                                ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                                                ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2 ;
+------------------------+-----------+------------------------------------------------+
; Parameter Name         ; Value     ; Type                                           ;
+------------------------+-----------+------------------------------------------------+
; selected_device_family ; Cyclone V ; String                                         ;
+------------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst ;
+---------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                            ;
+---------------------------------------+----------------------+-------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                         ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                         ;
; ACCUMULATOR                           ; NO                   ; Untyped                                         ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                         ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                         ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                         ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                         ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                         ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                         ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                         ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                         ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                         ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                         ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                         ;
; COEF0_0                               ; 0                    ; Signed Integer                                  ;
; COEF0_1                               ; 0                    ; Signed Integer                                  ;
; COEF0_2                               ; 0                    ; Signed Integer                                  ;
; COEF0_3                               ; 0                    ; Signed Integer                                  ;
; COEF0_4                               ; 0                    ; Signed Integer                                  ;
; COEF0_5                               ; 0                    ; Signed Integer                                  ;
; COEF0_6                               ; 0                    ; Signed Integer                                  ;
; COEF0_7                               ; 0                    ; Signed Integer                                  ;
; COEF1_0                               ; 0                    ; Signed Integer                                  ;
; COEF1_1                               ; 0                    ; Signed Integer                                  ;
; COEF1_2                               ; 0                    ; Signed Integer                                  ;
; COEF1_3                               ; 0                    ; Signed Integer                                  ;
; COEF1_4                               ; 0                    ; Signed Integer                                  ;
; COEF1_5                               ; 0                    ; Signed Integer                                  ;
; COEF1_6                               ; 0                    ; Signed Integer                                  ;
; COEF1_7                               ; 0                    ; Signed Integer                                  ;
; COEF2_0                               ; 0                    ; Signed Integer                                  ;
; COEF2_1                               ; 0                    ; Signed Integer                                  ;
; COEF2_2                               ; 0                    ; Signed Integer                                  ;
; COEF2_3                               ; 0                    ; Signed Integer                                  ;
; COEF2_4                               ; 0                    ; Signed Integer                                  ;
; COEF2_5                               ; 0                    ; Signed Integer                                  ;
; COEF2_6                               ; 0                    ; Signed Integer                                  ;
; COEF2_7                               ; 0                    ; Signed Integer                                  ;
; COEF3_0                               ; 0                    ; Signed Integer                                  ;
; COEF3_1                               ; 0                    ; Signed Integer                                  ;
; COEF3_2                               ; 0                    ; Signed Integer                                  ;
; COEF3_3                               ; 0                    ; Signed Integer                                  ;
; COEF3_4                               ; 0                    ; Signed Integer                                  ;
; COEF3_5                               ; 0                    ; Signed Integer                                  ;
; COEF3_6                               ; 0                    ; Signed Integer                                  ;
; COEF3_7                               ; 0                    ; Signed Integer                                  ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                         ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO                 ; Untyped                                         ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                         ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                         ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                         ;
; INPUT_A0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_A2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_A0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_B0                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B1                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B2                         ; ACLR0                ; Untyped                                         ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_B0_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B0_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B1_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B1_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B2_LATENCY_ACLR                 ; ACLR0                ; Untyped                                         ;
; INPUT_B2_LATENCY_CLOCK                ; CLOCK0               ; Untyped                                         ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                         ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                         ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                         ;
; INPUT_REGISTER_A0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_B0                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B1                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B2                     ; CLOCK0               ; Untyped                                         ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                         ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                         ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                         ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                         ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                         ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                         ;
; LATENCY                               ; 2                    ; Signed Integer                                  ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                         ;
; LOADCONST_VALUE                       ; 64                   ; Signed Integer                                  ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                         ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                         ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                         ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                         ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                         ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                         ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                         ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                         ;
; MULTIPLIER_ACLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_REGISTER0                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                         ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                         ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                         ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                         ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                         ;
; NUMBER_OF_MULTIPLIERS                 ; 3                    ; Signed Integer                                  ;
; OUTPUT_ACLR                           ; ACLR0                ; Untyped                                         ;
; OUTPUT_REGISTER                       ; CLOCK0               ; Untyped                                         ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                         ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                         ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                         ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                         ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                         ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                         ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                         ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                         ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                         ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                         ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                         ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                         ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                         ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                         ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                         ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                         ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                         ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                         ;
; REPRESENTATION_B                      ; SIGNED               ; Untyped                                         ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                         ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                         ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                         ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                         ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                         ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                         ;
; SELECTED_DEVICE_FAMILY                ; Cyclone V            ; Untyped                                         ;
; SHIFT_MODE                            ; NO                   ; Untyped                                         ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                         ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                         ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                         ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_ACLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_A            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_REGISTER_B            ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                         ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                         ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                         ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                         ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                         ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                         ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                         ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                         ;
; USE_SUBNADD                           ; NO                   ; Untyped                                         ;
; WIDTH_A                               ; 8                    ; Signed Integer                                  ;
; WIDTH_B                               ; 17                   ; Signed Integer                                  ;
; WIDTH_C                               ; 16                   ; Signed Integer                                  ;
; WIDTH_CHAININ                         ; 1                    ; Signed Integer                                  ;
; WIDTH_COEF                            ; 18                   ; Signed Integer                                  ;
; WIDTH_MSB                             ; 17                   ; Untyped                                         ;
; WIDTH_RESULT                          ; 27                   ; Signed Integer                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                         ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                         ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                         ;
; CBXI_PARAMETER                        ; altera_mult_add_vp8c ; Untyped                                         ;
+---------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|YCbCr2RGB:u8|MAC_3:u2|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                          ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                ;
; dedicated_multiplier_circuitry        ; AUTO                ; String                                                                                                                        ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                        ;
; selected_device_family                ; Cyclone V           ; String                                                                                                                        ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                        ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                        ;
; width_a                               ; 8                   ; Signed Integer                                                                                                                ;
; input_register_a0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a0                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                        ;
; input_source_a0                       ; DATAA               ; String                                                                                                                        ;
; input_register_a1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                        ;
; input_source_a1                       ; DATAA               ; String                                                                                                                        ;
; input_register_a2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_a2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                        ;
; input_source_a2                       ; DATAA               ; String                                                                                                                        ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                        ;
; input_source_a3                       ; DATAA               ; String                                                                                                                        ;
; input_a0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_a2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_b                               ; 17                  ; Signed Integer                                                                                                                ;
; input_register_b0                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b0                         ; ACLR0               ; String                                                                                                                        ;
; input_source_b0                       ; DATAB               ; String                                                                                                                        ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                        ;
; input_register_b1                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b1                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                        ;
; input_source_b1                       ; DATAB               ; String                                                                                                                        ;
; input_register_b2                     ; CLOCK0              ; String                                                                                                                        ;
; input_aclr_b2                         ; ACLR0               ; String                                                                                                                        ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                        ;
; input_source_b2                       ; DATAB               ; String                                                                                                                        ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                        ;
; input_source_b3                       ; DATAB               ; String                                                                                                                        ;
; input_b0_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b0_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b1_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b1_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b2_latency_clock                ; CLOCK0              ; String                                                                                                                        ;
; input_b2_latency_aclr                 ; ACLR0               ; String                                                                                                                        ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_c                               ; 16                  ; Signed Integer                                                                                                                ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                        ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                        ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                        ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                        ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                        ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; width_result                          ; 27                  ; Signed Integer                                                                                                                ;
; output_register                       ; CLOCK0              ; String                                                                                                                        ;
; output_aclr                           ; ACLR0               ; String                                                                                                                        ;
; output_sclr                           ; NONE                ; String                                                                                                                        ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                        ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                        ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                        ;
; representation_b                      ; SIGNED              ; String                                                                                                                        ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                        ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                        ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                        ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                        ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                        ;
; number_of_multipliers                 ; 3                   ; Signed Integer                                                                                                                ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                        ;
; multiplier_register0                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                        ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                        ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                        ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                        ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                        ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                        ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                        ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                        ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                        ;
; use_subnadd                           ; NO                  ; String                                                                                                                        ;
; adder1_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                        ;
; adder3_rounding                       ; NO                  ; String                                                                                                                        ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                        ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                        ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                        ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                        ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                        ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                        ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                        ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                ;
; output_rounding                       ; NO                  ; String                                                                                                                        ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                        ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_aclr                     ; NONE                ; String                                                                                                                        ;
; output_round_sclr                     ; NONE                ; String                                                                                                                        ;
; chainout_rounding                     ; NO                  ; String                                                                                                                        ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                        ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                        ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                        ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                        ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                        ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                        ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                        ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                        ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                        ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                        ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                        ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                ;
; output_saturation                     ; NO                  ; String                                                                                                                        ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                        ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                        ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                        ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                        ;
; chainout_saturation                   ; NO                  ; String                                                                                                                        ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                        ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                        ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                        ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                        ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                ;
; chainout_adder                        ; NO                  ; String                                                                                                                        ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                        ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_aclr                         ; NONE                ; String                                                                                                                        ;
; chainout_sclr                         ; NONE                ; String                                                                                                                        ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                        ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; negate_aclr                           ; NONE                ; String                                                                                                                        ;
; negate_sclr                           ; NONE                ; String                                                                                                                        ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                        ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                        ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                        ;
; shift_mode                            ; NO                  ; String                                                                                                                        ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_aclr                           ; NONE                ; String                                                                                                                        ;
; rotate_sclr                           ; NONE                ; String                                                                                                                        ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                        ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                        ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                        ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                        ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                        ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                        ;
; accumulator                           ; NO                  ; String                                                                                                                        ;
; accum_direction                       ; ADD                 ; String                                                                                                                        ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                        ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                        ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                        ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                        ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                        ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                        ;
; double_accum                          ; NO                  ; String                                                                                                                        ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                        ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                        ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                        ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                        ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                        ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                        ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                        ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                        ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                        ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                        ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                        ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                        ;
; latency                               ; 2                   ; Signed Integer                                                                                                                ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                        ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                        ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                        ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                        ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                        ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                        ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                        ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                        ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                        ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                        ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                        ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                        ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                        ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                        ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                        ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                        ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                        ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                ;
; width_a_total_msb                     ; 23                  ; Signed Integer                                                                                                                ;
; width_a_msb                           ; 7                   ; Signed Integer                                                                                                                ;
; width_b_total_msb                     ; 50                  ; Signed Integer                                                                                                                ;
; width_b_msb                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_total_msb                     ; 47                  ; Signed Integer                                                                                                                ;
; width_c_msb                           ; 15                  ; Signed Integer                                                                                                                ;
; width_scanina                         ; 8                   ; Signed Integer                                                                                                                ;
; width_scanina_msb                     ; 7                   ; Signed Integer                                                                                                                ;
; width_scaninb                         ; 17                  ; Signed Integer                                                                                                                ;
; width_scaninb_msb                     ; 16                  ; Signed Integer                                                                                                                ;
; width_sourcea_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_sourceb_msb                     ; 2                   ; Signed Integer                                                                                                                ;
; width_scanouta_msb                    ; 7                   ; Signed Integer                                                                                                                ;
; width_scanoutb_msb                    ; 16                  ; Signed Integer                                                                                                                ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                ;
; width_result_msb                      ; 26                  ; Signed Integer                                                                                                                ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_a_ext                           ; 8                   ; Signed Integer                                                                                                                ;
; width_a_ext_msb                       ; 7                   ; Signed Integer                                                                                                                ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_b_ext                           ; 17                  ; Signed Integer                                                                                                                ;
; width_b_ext_msb                       ; 16                  ; Signed Integer                                                                                                                ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                        ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                        ;
; width_c_ext                           ; 16                  ; Signed Integer                                                                                                                ;
; width_c_ext_msb                       ; 15                  ; Signed Integer                                                                                                                ;
; width_scanchain                       ; 8                   ; Signed Integer                                                                                                                ;
; width_scanchain_msb                   ; 7                   ; Signed Integer                                                                                                                ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                        ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                        ;
; width_preadder_input_a                ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_input_a_msb            ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_adder_result           ; 18                  ; Signed Integer                                                                                                                ;
; width_preadder_output_a               ; 8                   ; Signed Integer                                                                                                                ;
; width_preadder_output_a_msb           ; 7                   ; Signed Integer                                                                                                                ;
; width_preadder_output_b               ; 17                  ; Signed Integer                                                                                                                ;
; width_preadder_output_b_msb           ; 16                  ; Signed Integer                                                                                                                ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                        ;
; multiplier_input_representation_b     ; SIGNED              ; String                                                                                                                        ;
; width_mult_source_a                   ; 8                   ; Signed Integer                                                                                                                ;
; width_mult_source_a_msb               ; 7                   ; Signed Integer                                                                                                                ;
; width_mult_source_b                   ; 17                  ; Signed Integer                                                                                                                ;
; width_mult_source_b_msb               ; 16                  ; Signed Integer                                                                                                                ;
; width_mult_result                     ; 26                  ; Signed Integer                                                                                                                ;
; width_mult_result_msb                 ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_source                    ; 26                  ; Signed Integer                                                                                                                ;
; width_adder_source_msb                ; 25                  ; Signed Integer                                                                                                                ;
; width_adder_result                    ; 28                  ; Signed Integer                                                                                                                ;
; width_adder_result_msb                ; 27                  ; Signed Integer                                                                                                                ;
; width_chainin_ext                     ; 26                  ; Signed Integer                                                                                                                ;
; width_original_result                 ; 28                  ; Signed Integer                                                                                                                ;
; width_original_result_msb             ; 27                  ; Signed Integer                                                                                                                ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                ;
; width_result_output                   ; 29                  ; Signed Integer                                                                                                                ;
; width_result_output_msb               ; 28                  ; Signed Integer                                                                                                                ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|VGA_Ctrl:u9 ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                                   ;
; H_SYNC         ; 96    ; Signed Integer                                   ;
; H_BACK         ; 48    ; Signed Integer                                   ;
; H_ACT          ; 640   ; Signed Integer                                   ;
; H_BLANK        ; 160   ; Signed Integer                                   ;
; H_TOTAL        ; 800   ; Signed Integer                                   ;
; V_FRONT        ; 11    ; Signed Integer                                   ;
; V_SYNC         ; 2     ; Signed Integer                                   ;
; V_BACK         ; 31    ; Signed Integer                                   ;
; V_ACT          ; 480   ; Signed Integer                                   ;
; V_BLANK        ; 44    ; Signed Integer                                   ;
; V_TOTAL        ; 524   ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                          ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                                   ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                   ;
; WIDTH          ; 16              ; Signed Integer                                                                   ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                          ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                                          ;
+----------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                             ;
+----------------+-----------------+----------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                          ;
; NUMBER_OF_TAPS ; 1               ; Signed Integer                                                                   ;
; TAP_DISTANCE   ; 640             ; Signed Integer                                                                   ;
; WIDTH          ; 16              ; Signed Integer                                                                   ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                          ;
; CBXI_PARAMETER ; shift_taps_9c61 ; Untyped                                                                          ;
+----------------+-----------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera ;
+-------------------------+----------------+--------------------------+
; Parameter Name          ; Value          ; Type                     ;
+-------------------------+----------------+--------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3              ; Signed Integer           ;
; MONOCHROME              ; FALSE          ; String                   ;
; RESOLUTION              ; 320x240        ; String                   ;
; BACKGROUND_IMAGE        ; background.mif ; String                   ;
+-------------------------+----------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_address_translator:user_input_translator ;
+----------------+---------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                  ;
+----------------+---------+---------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                ;
+----------------+---------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|altsyncram:VideoMemory ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 9                    ; Signed Integer                 ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 76800                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 9                    ; Signed Integer                 ;
; WIDTHAD_B                          ; 17                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 76800                ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; background.mif       ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_rom1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_controller:controller ;
+-------------------------+------------+--------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                   ;
+-------------------------+------------+--------------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                         ;
; MONOCHROME              ; FALSE      ; String                                                 ;
; RESOLUTION              ; 320x240    ; String                                                 ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                        ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                        ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                        ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                        ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                        ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                        ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                        ;
+-------------------------+------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA_camera|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                            ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 320x240 ; String                                                                                                          ;
+----------------+---------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: background9:back|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 9                    ; Signed Integer                    ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; back.mif             ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_kao1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: title:first|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 9                    ; Signed Integer               ;
; WIDTHAD_A                          ; 15                   ; Signed Integer               ;
; NUMWORDS_A                         ; 19200                ; Signed Integer               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; title.mif            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_5fo1      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: left:left0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 9                    ; Signed Integer              ;
; WIDTHAD_A                          ; 4                    ; Signed Integer              ;
; NUMWORDS_A                         ; 16                   ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ../WechatIMG429.mif  ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_vuo1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: middle:middle0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 9                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; ../WechatIMG430.mif  ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_nuo1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: right:right0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 9                    ; Signed Integer                ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Untyped                       ;
; WIDTHAD_B                          ; 1                    ; Untyped                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; ../WechatIMG431.mif  ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                       ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_ouo1      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|waveData00:w0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 90000                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 00.mif               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_v0o1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|waveData01:w1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 90000                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 01.mif               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_01o1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|waveData10:w2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 90000                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 10.mif               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_11o1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|waveData11:w3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                  ;
; WIDTH_A                            ; 6                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 17                   ; Signed Integer                           ;
; NUMWORDS_A                         ; 90000                ; Signed Integer                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; 11.mif               ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_21o1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                      ;
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                     ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                  ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 11111 ; Unsigned Binary                                                                                                                                                       ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                        ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                        ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                    ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                          ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                          ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                          ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                          ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                 ;
+-------------------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                              ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 32    ; Signed Integer                                                                                                    ;
+------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                      ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                      ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                  ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                        ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                        ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                        ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                        ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                               ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                               ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                               ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                               ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                               ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                               ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                               ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                               ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                               ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                               ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                               ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                               ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                               ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                       ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                       ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                   ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                         ;
; lpm_width               ; 32          ; Signed Integer                                                                                                                                                         ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                         ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                                ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                                ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                                ;
; CBXI_PARAMETER          ; scfifo_7ba1 ; Untyped                                                                                                                                                                ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------+
; Parameter Name                ; Value                         ; Type                                                                     ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                                                                  ;
; PLL_TYPE                      ; AUTO                          ; Untyped                                                                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Audio_Clock ; Untyped                                                                  ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                                                                  ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                                                                  ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                                                                  ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                                                                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer                                                           ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                                                                  ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                                                                  ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                                                                  ;
; LOCK_HIGH                     ; 1                             ; Untyped                                                                  ;
; LOCK_LOW                      ; 1                             ; Untyped                                                                  ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Signed Integer                                                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Signed Integer                                                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                                                                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                                                                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                                                                  ;
; SKIP_VCO                      ; OFF                           ; Untyped                                                                  ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                                                                  ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                                                                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                                                                  ;
; BANDWIDTH                     ; 0                             ; Untyped                                                                  ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                                                                  ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                                                                  ;
; DOWN_SPREAD                   ; 0                             ; Untyped                                                                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                                                                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                                                                  ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                                                                  ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                                                                  ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                                                                  ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                                                                  ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                                                                  ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                                                                  ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                                                                  ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped                                                                  ;
; CLK1_MULTIPLY_BY              ; 1                             ; Untyped                                                                  ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer                                                           ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                                                                  ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                                                                  ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                                                                  ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                                                                  ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                                                                  ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                                                                  ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                                                                  ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped                                                                  ;
; CLK1_DIVIDE_BY                ; 1                             ; Untyped                                                                  ;
; CLK0_DIVIDE_BY                ; 4                             ; Signed Integer                                                           ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                                                                  ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                                                                  ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK1_DUTY_CYCLE               ; 50                            ; Untyped                                                                  ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer                                                           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                                                                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                                                                  ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                                                                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                                                                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                                                                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                                                                  ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                                                                  ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                                                                  ;
; DPA_DIVIDER                   ; 0                             ; Untyped                                                                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                                                                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                                                                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                                                                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                                                                  ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                                                                  ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                                                                  ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                                                                  ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                                                                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                                                                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                                                                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                                                                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                                                                  ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                                                                  ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                                                                  ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                                                                  ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                                                                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                                                                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                                                                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                                                                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                                                                  ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                                                                  ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                                                                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                                                                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                                                                  ;
; VCO_MIN                       ; 0                             ; Untyped                                                                  ;
; VCO_MAX                       ; 0                             ; Untyped                                                                  ;
; VCO_CENTER                    ; 0                             ; Untyped                                                                  ;
; PFD_MIN                       ; 0                             ; Untyped                                                                  ;
; PFD_MAX                       ; 0                             ; Untyped                                                                  ;
; M_INITIAL                     ; 0                             ; Untyped                                                                  ;
; M                             ; 0                             ; Untyped                                                                  ;
; N                             ; 1                             ; Untyped                                                                  ;
; M2                            ; 1                             ; Untyped                                                                  ;
; N2                            ; 1                             ; Untyped                                                                  ;
; SS                            ; 1                             ; Untyped                                                                  ;
; C0_HIGH                       ; 0                             ; Untyped                                                                  ;
; C1_HIGH                       ; 0                             ; Untyped                                                                  ;
; C2_HIGH                       ; 0                             ; Untyped                                                                  ;
; C3_HIGH                       ; 0                             ; Untyped                                                                  ;
; C4_HIGH                       ; 0                             ; Untyped                                                                  ;
; C5_HIGH                       ; 0                             ; Untyped                                                                  ;
; C6_HIGH                       ; 0                             ; Untyped                                                                  ;
; C7_HIGH                       ; 0                             ; Untyped                                                                  ;
; C8_HIGH                       ; 0                             ; Untyped                                                                  ;
; C9_HIGH                       ; 0                             ; Untyped                                                                  ;
; C0_LOW                        ; 0                             ; Untyped                                                                  ;
; C1_LOW                        ; 0                             ; Untyped                                                                  ;
; C2_LOW                        ; 0                             ; Untyped                                                                  ;
; C3_LOW                        ; 0                             ; Untyped                                                                  ;
; C4_LOW                        ; 0                             ; Untyped                                                                  ;
; C5_LOW                        ; 0                             ; Untyped                                                                  ;
; C6_LOW                        ; 0                             ; Untyped                                                                  ;
; C7_LOW                        ; 0                             ; Untyped                                                                  ;
; C8_LOW                        ; 0                             ; Untyped                                                                  ;
; C9_LOW                        ; 0                             ; Untyped                                                                  ;
; C0_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C1_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C2_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C3_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C4_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C5_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C6_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C7_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C8_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C9_INITIAL                    ; 0                             ; Untyped                                                                  ;
; C0_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C1_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C2_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C3_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C4_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C5_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C6_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C7_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C8_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C9_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; C0_PH                         ; 0                             ; Untyped                                                                  ;
; C1_PH                         ; 0                             ; Untyped                                                                  ;
; C2_PH                         ; 0                             ; Untyped                                                                  ;
; C3_PH                         ; 0                             ; Untyped                                                                  ;
; C4_PH                         ; 0                             ; Untyped                                                                  ;
; C5_PH                         ; 0                             ; Untyped                                                                  ;
; C6_PH                         ; 0                             ; Untyped                                                                  ;
; C7_PH                         ; 0                             ; Untyped                                                                  ;
; C8_PH                         ; 0                             ; Untyped                                                                  ;
; C9_PH                         ; 0                             ; Untyped                                                                  ;
; L0_HIGH                       ; 1                             ; Untyped                                                                  ;
; L1_HIGH                       ; 1                             ; Untyped                                                                  ;
; G0_HIGH                       ; 1                             ; Untyped                                                                  ;
; G1_HIGH                       ; 1                             ; Untyped                                                                  ;
; G2_HIGH                       ; 1                             ; Untyped                                                                  ;
; G3_HIGH                       ; 1                             ; Untyped                                                                  ;
; E0_HIGH                       ; 1                             ; Untyped                                                                  ;
; E1_HIGH                       ; 1                             ; Untyped                                                                  ;
; E2_HIGH                       ; 1                             ; Untyped                                                                  ;
; E3_HIGH                       ; 1                             ; Untyped                                                                  ;
; L0_LOW                        ; 1                             ; Untyped                                                                  ;
; L1_LOW                        ; 1                             ; Untyped                                                                  ;
; G0_LOW                        ; 1                             ; Untyped                                                                  ;
; G1_LOW                        ; 1                             ; Untyped                                                                  ;
; G2_LOW                        ; 1                             ; Untyped                                                                  ;
; G3_LOW                        ; 1                             ; Untyped                                                                  ;
; E0_LOW                        ; 1                             ; Untyped                                                                  ;
; E1_LOW                        ; 1                             ; Untyped                                                                  ;
; E2_LOW                        ; 1                             ; Untyped                                                                  ;
; E3_LOW                        ; 1                             ; Untyped                                                                  ;
; L0_INITIAL                    ; 1                             ; Untyped                                                                  ;
; L1_INITIAL                    ; 1                             ; Untyped                                                                  ;
; G0_INITIAL                    ; 1                             ; Untyped                                                                  ;
; G1_INITIAL                    ; 1                             ; Untyped                                                                  ;
; G2_INITIAL                    ; 1                             ; Untyped                                                                  ;
; G3_INITIAL                    ; 1                             ; Untyped                                                                  ;
; E0_INITIAL                    ; 1                             ; Untyped                                                                  ;
; E1_INITIAL                    ; 1                             ; Untyped                                                                  ;
; E2_INITIAL                    ; 1                             ; Untyped                                                                  ;
; E3_INITIAL                    ; 1                             ; Untyped                                                                  ;
; L0_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; L1_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; G0_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; G1_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; G2_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; G3_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; E0_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; E1_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; E2_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; E3_MODE                       ; BYPASS                        ; Untyped                                                                  ;
; L0_PH                         ; 0                             ; Untyped                                                                  ;
; L1_PH                         ; 0                             ; Untyped                                                                  ;
; G0_PH                         ; 0                             ; Untyped                                                                  ;
; G1_PH                         ; 0                             ; Untyped                                                                  ;
; G2_PH                         ; 0                             ; Untyped                                                                  ;
; G3_PH                         ; 0                             ; Untyped                                                                  ;
; E0_PH                         ; 0                             ; Untyped                                                                  ;
; E1_PH                         ; 0                             ; Untyped                                                                  ;
; E2_PH                         ; 0                             ; Untyped                                                                  ;
; E3_PH                         ; 0                             ; Untyped                                                                  ;
; M_PH                          ; 0                             ; Untyped                                                                  ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                                                                  ;
; CLK0_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK1_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK2_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK3_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK4_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK5_COUNTER                  ; G0                            ; Untyped                                                                  ;
; CLK6_COUNTER                  ; E0                            ; Untyped                                                                  ;
; CLK7_COUNTER                  ; E1                            ; Untyped                                                                  ;
; CLK8_COUNTER                  ; E2                            ; Untyped                                                                  ;
; CLK9_COUNTER                  ; E3                            ; Untyped                                                                  ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                                                                  ;
; M_TIME_DELAY                  ; 0                             ; Untyped                                                                  ;
; N_TIME_DELAY                  ; 0                             ; Untyped                                                                  ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                                                                  ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                                                                  ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                                                                  ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                                                                  ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                                                                  ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                                                                  ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                                                                  ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                                                                  ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                                                                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                                                                  ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                                                                  ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                                                                  ;
; VCO_POST_SCALE                ; 0                             ; Untyped                                                                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                                                                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                    ; Untyped                                                                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                                                                  ;
; PORT_CLK1                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                                                                  ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_ARESET                   ; PORT_USED                     ; Untyped                                                                  ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_LOCKED                   ; PORT_USED                     ; Untyped                                                                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                                                                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                                                                  ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                                                                  ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                                                                  ;
; CBXI_PARAMETER                ; Audio_Clock_altpll            ; Untyped                                                                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                                                                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                                                                  ;
; WIDTH_CLOCK                   ; 6                             ; Untyped                                                                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                                                                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                                                                  ;
; DEVICE_FAMILY                 ; Cyclone V                     ; Untyped                                                                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                                                                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE                                                           ;
+-------------------------------+-------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: music:mu0|avconf_audio:avc ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; USE_MIC_INPUT   ; 1         ; Signed Integer                            ;
; AUD_LINE_IN_LC  ; 000011000 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011000 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001110111 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001110111 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 000010001 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001101 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
; CLK_Freq        ; 50000000  ; Signed Integer                            ;
; I2C_Freq        ; 20000     ; Signed Integer                            ;
; LUT_SIZE        ; 50        ; Signed Integer                            ;
; SET_LIN_L       ; 0         ; Signed Integer                            ;
; SET_LIN_R       ; 1         ; Signed Integer                            ;
; SET_HEAD_L      ; 2         ; Signed Integer                            ;
; SET_HEAD_R      ; 3         ; Signed Integer                            ;
; A_PATH_CTRL     ; 4         ; Signed Integer                            ;
; D_PATH_CTRL     ; 5         ; Signed Integer                            ;
; POWER_ON        ; 6         ; Signed Integer                            ;
; SET_FORMAT      ; 7         ; Signed Integer                            ;
; SAMPLE_CTRL     ; 8         ; Signed Integer                            ;
; SET_ACTIVE      ; 9         ; Signed Integer                            ;
; SET_VIDEO       ; 10        ; Signed Integer                            ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:PS2_key|PS2_Controller:PS2 ;
+------------------+-------+-------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                  ;
+------------------+-------+-------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                        ;
+------------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                 ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                 ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                 ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                 ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                 ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                 ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; title.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 9                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 9                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; title.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_78m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 3          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Mod0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_4am ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:d0|lpm_divide:Mod1 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                            ;
; LPM_WIDTHD             ; 4              ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_72m ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                     ;
+----------------------------+-------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                         ;
; Entity Instance            ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
; Entity Instance            ; camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                                                ;
;     -- LPM_WIDTH           ; 16                                                                                        ;
;     -- LPM_NUMWORDS        ; 512                                                                                       ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                       ;
;     -- USE_EAB             ; ON                                                                                        ;
+----------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                    ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                                                  ;
; Entity Instance            ; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                 ;
; Entity Instance            ; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                 ;
; Entity Instance            ; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                 ;
; Entity Instance            ; music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                       ;
;     -- lpm_width           ; 32                                                                                                                                                                 ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                                ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                                                                                 ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                 ;
+----------------------------+------------------------------------------------------------------------+
; Name                       ; Value                                                                  ;
+----------------------------+------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                      ;
; Entity Instance            ; camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                      ;
;     -- TAP_DISTANCE        ; 640                                                                    ;
;     -- WIDTH               ; 16                                                                     ;
; Entity Instance            ; camera:camera_in|Line_Buffer:u11|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 1                                                                      ;
;     -- TAP_DISTANCE        ; 640                                                                    ;
;     -- WIDTH               ; 16                                                                     ;
+----------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 11                                                      ;
; Entity Instance                           ; vga_adapter:VGA_camera|altsyncram:VideoMemory           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 76800                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 9                                                       ;
;     -- NUMWORDS_B                         ; 76800                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; background9:back|altsyncram:altsyncram_component        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; title:first|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; left:left0|altsyncram:altsyncram_component              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; middle:middle0|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; right:right0|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 16                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; music:mu0|waveData00:w0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                       ;
;     -- NUMWORDS_A                         ; 90000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; music:mu0|waveData01:w1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                       ;
;     -- NUMWORDS_A                         ; 90000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; music:mu0|waveData10:w2|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                       ;
;     -- NUMWORDS_A                         ; 90000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; music:mu0|waveData11:w3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                             ;
;     -- WIDTH_A                            ; 6                                                       ;
;     -- NUMWORDS_A                         ; 90000                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 9                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 9                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                ;
+-------------------------------+---------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                       ;
+-------------------------------+---------------------------------------------------------------------------------------------+
; Number of entity instances    ; 3                                                                                           ;
; Entity Instance               ; vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component                                ;
;     -- OPERATION_MODE         ; NORMAL                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                           ;
; Entity Instance               ; music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                      ;
;     -- PLL_TYPE               ; AUTO                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                           ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                       ;
;     -- OPERATION_MODE         ; NORMAL                                                                                      ;
;     -- PLL_TYPE               ; FAST                                                                                        ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                      ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                       ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                           ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                           ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                           ;
+-------------------------------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:PS2_key|PS2_Controller:PS2"                                                                                                                                  ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0|avconf_audio:avc|I2C_Controller_audio:u0"                                                                                                ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" ;
+--------+--------+----------+--------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                            ;
+--------+--------+----------+--------------------------------------------------------------------+
; areset ; Input  ; Info     ; Explicitly unconnected                                             ;
; locked ; Output ; Info     ; Explicitly unconnected                                             ;
+--------+--------+----------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer"                    ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_channel_fifo_write_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_channel_fifo_write_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer"               ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; left_audio_fifo_read_space[5..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; right_audio_fifo_read_space[5..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0|Audio_Controller:Audio_Controller" ;
+------------------------+-------+----------+-----------------------------+
; Port                   ; Type  ; Severity ; Details                     ;
+------------------------+-------+----------+-----------------------------+
; clear_audio_in_memory  ; Input ; Info     ; Explicitly unconnected      ;
; clear_audio_out_memory ; Input ; Info     ; Explicitly unconnected      ;
+------------------------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "music:mu0|waveData11:w3" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Explicitly unconnected    ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "music:mu0|waveData10:w2" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Explicitly unconnected    ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "music:mu0|waveData01:w1" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Explicitly unconnected    ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "music:mu0|waveData00:w0" ;
+------+-------+----------+---------------------------+
; Port ; Type  ; Severity ; Details                   ;
+------+-------+----------+---------------------------+
; data ; Input ; Info     ; Explicitly unconnected    ;
; wren ; Input ; Info     ; Stuck at GND              ;
+------+-------+----------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "music:mu0"                                                                                                                                  ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                     ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SW   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "SW[9..2]" will be connected to GND. ;
; LEDR ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                    ;
+------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "right:right0"                                                                                                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "middle:middle0"                                                                                                                                                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "left:left0"                                                                                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "title:first"                                                                                                                                                                          ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "background9:back"                                                                                                                                                                     ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wren     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data     ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:c0"                                                                                                                                   ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                      ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Black ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; debug ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "counter_60:clock60"                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mux_speed:choose"                                                                                                                                   ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; clock_50 ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "clock_50[1..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "score:score_update"                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; win  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA_camera|vga_controller:controller"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA_camera"                                                                                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; colour    ; Input  ; Warning  ; Input port expression (24 bits) is wider than the input port (9 bits) it drives.  The 15 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; x         ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (9 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; y         ; Input  ; Warning  ; Input port expression (11 bits) is wider than the input port (8 bits) it drives.  The 3 most-significant bit(s) in the expression will be dangling if they have no other fanouts.  ;
; VGA_R     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_G     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_B     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_HS    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_VS    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_BLANK ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_SYNC  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; VGA_CLK   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Line_Buffer:u11"                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Line_Buffer:u10"                                                                        ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; taps ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|VGA_Ctrl:u9"                                                                                    ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; oAddress     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u2" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND                  ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND                  ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND                  ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND                  ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND                  ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_1[16..11] ; Input ; Info     ; Stuck at GND                  ;
; datab_1[9..4]   ; Input ; Info     ; Stuck at GND                  ;
; datab_1[2..1]   ; Input ; Info     ; Stuck at GND                  ;
; datab_1[10]     ; Input ; Info     ; Stuck at VCC                  ;
; datab_1[3]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_1[0]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_2         ; Input ; Info     ; Stuck at GND                  ;
+-----------------+-------+----------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u1"                                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; datab_0[16..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[5]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[4]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_0[3]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_0[2]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[16..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[5..3]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_1[7..6]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_1[2..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[16..9]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[6..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; datab_2[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; datab_2[4..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; result[0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0" ;
+-----------------+-------+----------+-------------------------------+
; Port            ; Type  ; Severity ; Details                       ;
+-----------------+-------+----------+-------------------------------+
; datab_0[16..10] ; Input ; Info     ; Stuck at GND                  ;
; datab_0[8..7]   ; Input ; Info     ; Stuck at GND                  ;
; datab_0[1..0]   ; Input ; Info     ; Stuck at GND                  ;
; datab_0[9]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[6]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[5]      ; Input ; Info     ; Stuck at GND                  ;
; datab_0[4]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_0[3]      ; Input ; Info     ; Stuck at GND                  ;
; datab_0[2]      ; Input ; Info     ; Stuck at VCC                  ;
; datab_1         ; Input ; Info     ; Stuck at GND                  ;
; datab_2[9..8]   ; Input ; Info     ; Stuck at VCC                  ;
; datab_2[5..4]   ; Input ; Info     ; Stuck at VCC                  ;
; datab_2[16..10] ; Input ; Info     ; Stuck at GND                  ;
; datab_2[7..6]   ; Input ; Info     ; Stuck at GND                  ;
; datab_2[3..1]   ; Input ; Info     ; Stuck at GND                  ;
; datab_2[0]      ; Input ; Info     ; Stuck at VCC                  ;
+-----------------+-------+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|YCbCr2RGB:u8"                                                       ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; oDVAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|YUV422_to_444:u7"                                                                                                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX   ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo2"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1"                                                                                                         ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; wrfull  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1"                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; wrusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdusedw ; Output ; Warning  ; Output or bidir port (9 bits) is smaller than the port expression (16 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1"                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1"                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" ;
+------+-------+----------+----------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                        ;
+------+-------+----------+----------------------------------------------------------------+
; rst  ; Input ; Info     ; Stuck at GND                                                   ;
+------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|Sdram_Control_4Port:u6"                                                                                                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK_18               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_FULL             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11..10] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[9..8]       ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[22..18]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[14..13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[6..0]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[17]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; CLK                  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_DATA             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_ADDR             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LENGTH           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_LOAD             ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_CLK              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                       ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|DIV:u5"                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; denom[2..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; denom[3]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; denom[0]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; quotient[9..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|ITU_656_Decoder:u4"                                                                         ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; oTV_Y    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; oTV_Cont ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in|TD_Detect:u2"                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; oPAL ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera:camera_in"                                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; VGA_BLANK_N   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_CLK       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_G[7..1]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_HS        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_R         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_SYNC_N    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_VS        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; coordinate_x  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; coordinate_y  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_X[10..9]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; VGA_Y[10..8]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; FPGA_I2C_SCLK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; FPGA_I2C_SDAT ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; color         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "hexDecode:hex1" ;
+-------+-------+----------+-----------------+
; Port  ; Type  ; Severity ; Details         ;
+-------+-------+----------+-----------------+
; in[3] ; Input ; Info     ; Stuck at GND    ;
+-------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1889                        ;
;     CLR               ; 697                         ;
;     CLR SCLR          ; 86                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 75                          ;
;     ENA CLR           ; 239                         ;
;     ENA CLR SCLR      ; 64                          ;
;     ENA SCLR          ; 348                         ;
;     ENA SLD           ; 41                          ;
;     SCLR              ; 109                         ;
;     SCLR SLD          ; 6                           ;
;     SLD               ; 76                          ;
;     plain             ; 147                         ;
; arriav_io_obuf        ; 23                          ;
; arriav_lcell_comb     ; 2309                        ;
;     arith             ; 737                         ;
;         0 data inputs ; 21                          ;
;         1 data inputs ; 626                         ;
;         2 data inputs ; 40                          ;
;         3 data inputs ; 21                          ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 17                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 1491                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 205                         ;
;         3 data inputs ; 162                         ;
;         4 data inputs ; 246                         ;
;         5 data inputs ; 372                         ;
;         6 data inputs ; 438                         ;
;     shared            ; 72                          ;
;         0 data inputs ; 8                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 37                          ;
;         3 data inputs ; 13                          ;
; arriav_mac            ; 6                           ;
; boundary_port         ; 161                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 596                         ;
;                       ;                             ;
; Max LUT depth         ; 13.80                       ;
; Average LUT depth     ; 2.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Nov 26 15:30:04 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_TV -c DE1_SoC_TV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/ps2_demo.v
    Info (12023): Found entity 1: keyboard File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Demo.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/hexadecimal_to_seven_segment.v
    Info (12023): Found entity 1: Hexadecimal_To_Seven_Segment File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Hexadecimal_To_Seven_Segment.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file ps2_demo/altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file background image/title.v
    Info (12023): Found entity 1: title File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata11.v
    Info (12023): Found entity 1: waveData11 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata10.v
    Info (12023): Found entity 1: waveData10 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata01.v
    Info (12023): Found entity 1: waveData01 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/wavedata00.v
    Info (12023): Found entity 1: waveData00 File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/music.v
    Info (12023): Found entity 1: music File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/avconf_audio.v
    Info (12023): Found entity 1: avconf_audio File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_controller.v
    Info (12023): Found entity 1: Audio_Controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file audio/audio_clock.v
    Info (12023): Found entity 1: Audio_Clock File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_itu_r_656_decoder.v
    Info (12023): Found entity 1: Altera_UP_ITU_R_656_Decoder File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_ITU_R_656_Decoder.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Clock_Edge.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Out_Serializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_In_Deserializer.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file audio/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_Bit_Counter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file background image/right.v
    Info (12023): Found entity 1: right File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/middle.v
    Info (12023): Found entity 1: middle File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/left.v
    Info (12023): Found entity 1: left File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/background9.v
    Info (12023): Found entity 1: background9 File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file background image/background.v
    Info (12023): Found entity 1: background File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file game/score.v
    Info (12023): Found entity 1: score File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/score.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file game/rhapsody.v
    Info (12023): Found entity 1: Rhapsody File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 3
Info (12021): Found 4 design units, including 4 entities, in source file game/control.v
    Info (12023): Found entity 1: control File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 1
    Info (12023): Found entity 2: datapath File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 300
    Info (12023): Found entity 3: counter_60 File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 551
    Info (12023): Found entity 4: mux_speed File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 573
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/control_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_wr_fifo.v
    Info (12023): Found entity 1: Sdram_WR_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_rd_fifo.v
    Info (12023): Found entity 1: Sdram_RD_FIFO File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_RD_FIFO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: Sdram_PLL_0002 File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file v/yuv422_to_444.v
    Info (12023): Found entity 1: YUV422_to_444 File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YUV422_to_444.v Line: 1
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(142): truncated literal to match 17 bits File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 142
Warning (10229): Verilog HDL Expression warning at YCbCr2RGB.v(143): truncated literal to match 17 bits File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 143
Info (12021): Found 1 design units, including 1 entities, in source file v/ycbcr2rgb.v
    Info (12023): Found entity 1: YCbCr2RGB File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file v/vga_ctrl.v
    Info (12023): Found entity 1: VGA_Ctrl File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/VGA_Ctrl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/tp_ram.v
    Info (12023): Found entity 1: TP_RAM File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/TP_RAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/td_detect.v
    Info (12023): Found entity 1: TD_Detect File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/TD_Detect.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/itu_656_decoder.v
    Info (12023): Found entity 1: ITU_656_Decoder File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/ITU_656_Decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_av_config.v
    Info (12023): Found entity 1: I2C_AV_Config File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/I2C_AV_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/mac_3.v
    Info (12023): Found entity 1: MAC_3 File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/MAC_3.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/pll.v
    Info (12023): Found entity 1: PLL File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/PLL.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/Line_Buffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/div.v
    Info (12023): Found entity 1: DIV File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/DIV.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file v/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/AUDIO_DAC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/seg7_lut_6.v
    Info (12023): Found entity 1: SEG7_LUT_6 File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/SEG7_LUT_6.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file hexdecode.v
    Info (12023): Found entity 1: hexDecode File: C:/Users/Kath/Desktop/Rhapsody_11.21/hexDecode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file check_position.v
    Info (12023): Found entity 1: check_position File: C:/Users/Kath/Desktop/Rhapsody_11.21/check_position.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file camera.v
    Info (12023): Found entity 1: camera File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file game/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file game/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file game/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file game/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_pll.v Line: 36
Warning (10236): Verilog HDL Implicit Net warning at Rhapsody.v(158): created implicit net for "vga_clk_" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 158
Warning (10236): Verilog HDL Implicit Net warning at Rhapsody.v(170): created implicit net for "point_hit3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 170
Warning (10236): Verilog HDL Implicit Net warning at camera.v(212): created implicit net for "AUD_CTRL_CLK" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 212
Warning (10236): Verilog HDL Implicit Net warning at camera.v(217): created implicit net for "WR1_FULL" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 217
Info (12127): Elaborating entity "Rhapsody" for the top level hierarchy
Info (12128): Elaborating entity "hexDecode" for hierarchy "hexDecode:hex0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 85
Info (12128): Elaborating entity "camera" for hierarchy "camera:camera_in" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 141
Warning (10034): Output port "ADC_DIN" at camera.v(40) has no driver File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 40
Warning (10034): Output port "ADC_SCLK" at camera.v(42) has no driver File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 42
Warning (10034): Output port "FPGA_I2C_SCLK" at camera.v(61) has no driver File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 61
Info (12128): Elaborating entity "TD_Detect" for hierarchy "camera:camera_in|TD_Detect:u2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 178
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "camera:camera_in|Reset_Delay:u3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 185
Info (12128): Elaborating entity "ITU_656_Decoder" for hierarchy "camera:camera_in|ITU_656_Decoder:u4" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 199
Warning (10230): Verilog HDL assignment warning at ITU_656_Decoder.v(44): truncated value with size 18 to match size of target (10) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/ITU_656_Decoder.v Line: 44
Info (12128): Elaborating entity "DIV" for hierarchy "camera:camera_in|DIV:u5" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 207
Info (12128): Elaborating entity "lpm_divide" for hierarchy "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/DIV.v Line: 66
Info (12130): Elaborated megafunction instantiation "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/DIV.v Line: 66
Info (12133): Instantiated megafunction "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/DIV.v Line: 66
    Info (12134): Parameter "lpm_drepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "UNSIGNED"
    Info (12134): Parameter "lpm_pipeline" = "1"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "4"
    Info (12134): Parameter "lpm_widthn" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_h3t.tdf
    Info (12023): Found entity 1: lpm_divide_h3t File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_h3t.tdf Line: 24
Info (12128): Elaborating entity "lpm_divide_h3t" for hierarchy "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_divide.tdf Line: 147
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3li.tdf
    Info (12023): Found entity 1: sign_div_unsign_3li File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/sign_div_unsign_3li.tdf Line: 24
Info (12128): Elaborating entity "sign_div_unsign_3li" for hierarchy "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_h3t.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_tuf.tdf
    Info (12023): Found entity 1: alt_u_div_tuf File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_u_div_tuf.tdf Line: 24
Info (12128): Elaborating entity "alt_u_div_tuf" for hierarchy "camera:camera_in|DIV:u5|lpm_divide:LPM_DIVIDE_component|lpm_divide_h3t:auto_generated|sign_div_unsign_3li:divider|alt_u_div_tuf:divider" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/sign_div_unsign_3li.tdf Line: 34
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 249
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 189
Info (12128): Elaborating entity "Sdram_PLL_0002" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
Info (12133): Instantiated megafunction "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_PLL/Sdram_PLL_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "27.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "-3055 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "18.367346 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "control_interface" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|control_interface:control1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 208
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|command:command1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 234
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 256
Info (12128): Elaborating entity "dcfifo" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12130): Elaborated megafunction instantiation "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
Info (12133): Instantiated megafunction "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_WR_FIFO.v Line: 95
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf
    Info (12023): Found entity 1: dcfifo_bg02 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bg02" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf
    Info (12023): Found entity 1: a_gray2bin_oab File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_gray2bin_oab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_oab" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf
    Info (12023): Found entity 1: a_graycounter_nv6 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_graycounter_nv6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_nv6" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_nv6:rdptr_g1p" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf
    Info (12023): Found entity 1: a_graycounter_jdc File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_graycounter_jdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_jdc" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|a_graycounter_jdc:wrptr_g1p" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf
    Info (12023): Found entity 1: altsyncram_d3f1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_d3f1" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_oe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_8pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_8pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 73
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf
    Info (12023): Found entity 1: cmpr_906 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_906.tdf Line: 22
Info (12128): Elaborating entity "cmpr_906" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|cmpr_906:rdempty_eq_comp" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/dcfifo_bg02.tdf Line: 80
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "camera:camera_in|Sdram_Control_4Port:u6|Sdram_RD_FIFO:read_fifo1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 285
Info (12128): Elaborating entity "YUV422_to_444" for hierarchy "camera:camera_in|YUV422_to_444:u7" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 261
Info (12128): Elaborating entity "YCbCr2RGB" for hierarchy "camera:camera_in|YCbCr2RGB:u8" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 276
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(113): truncated value with size 32 to match size of target (20) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 113
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(114): truncated value with size 32 to match size of target (20) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 114
Warning (10230): Verilog HDL assignment warning at YCbCr2RGB.v(115): truncated value with size 32 to match size of target (20) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 115
Info (12128): Elaborating entity "MAC_3" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/YCbCr2RGB.v Line: 130
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/MAC_3.v Line: 244
Info (12130): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/MAC_3.v Line: 244
Info (12133): Instantiated megafunction "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/MAC_3.v Line: 244
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "latency" = "2"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vp8c.v
    Info (12023): Found entity 1: altera_mult_add_vp8c File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altera_mult_add_vp8c.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vp8c" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altera_mult_add_vp8c.v Line: 113
Info (12130): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altera_mult_add_vp8c.v Line: 113
Info (12133): Instantiated megafunction "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altera_mult_add_vp8c.v Line: 113
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_a2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b0_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b1_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "ACLR0"
    Info (12134): Parameter "input_b2_latency_clock" = "CLOCK0"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "2"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "NONE"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "17"
    Info (12134): Parameter "width_c" = "16"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "27"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_3", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1069
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_3", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2031
Info (12128): Elaborating entity "ama_latency_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2052
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_a_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2985
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_signed_extension_function:mult_input_b_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3018
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "camera:camera_in|YCbCr2RGB:u8|MAC_3:u0|altera_mult_add:mac_3_inst|altera_mult_add_vp8c:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "VGA_Ctrl" for hierarchy "camera:camera_in|VGA_Ctrl:u9" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 305
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(67): truncated value with size 32 to match size of target (22) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/VGA_Ctrl.v Line: 67
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(70): truncated value with size 32 to match size of target (11) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/VGA_Ctrl.v Line: 70
Warning (10230): Verilog HDL assignment warning at VGA_Ctrl.v(71): truncated value with size 32 to match size of target (11) File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/VGA_Ctrl.v Line: 71
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "camera:camera_in|Line_Buffer:u10" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 312
Info (12128): Elaborating entity "altshift_taps" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/Line_Buffer.v Line: 73
Info (12130): Elaborated megafunction instantiation "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/Line_Buffer.v Line: 73
Info (12133): Instantiated megafunction "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/v/Line_Buffer.v Line: 73
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "1"
    Info (12134): Parameter "tap_distance" = "640"
    Info (12134): Parameter "width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9c61.tdf
    Info (12023): Found entity 1: shift_taps_9c61 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/shift_taps_9c61.tdf Line: 28
Info (12128): Elaborating entity "shift_taps_9c61" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altshift_taps.tdf Line: 103
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ffj1.tdf
    Info (12023): Found entity 1: altsyncram_ffj1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_ffj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ffj1" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|altsyncram_ffj1:altsyncram2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/shift_taps_9c61.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf
    Info (12023): Found entity 1: cntr_lmf File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_lmf.tdf Line: 27
Info (12128): Elaborating entity "cntr_lmf" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/shift_taps_9c61.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf
    Info (12023): Found entity 1: cmpr_pac File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_pac.tdf Line: 22
Info (12128): Elaborating entity "cmpr_pac" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_lmf:cntr1|cmpr_pac:cmpr6" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_lmf.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf
    Info (12023): Found entity 1: cntr_b6h File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_b6h.tdf Line: 27
Info (12128): Elaborating entity "cntr_b6h" for hierarchy "camera:camera_in|Line_Buffer:u10|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_9c61:auto_generated|cntr_b6h:cntr3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/shift_taps_9c61.tdf Line: 41
Info (12128): Elaborating entity "check_position" for hierarchy "camera:camera_in|check_position:check" File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 330
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA_camera" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 158
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA_camera|vga_address_translator:user_input_translator" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA_camera|altsyncram:VideoMemory" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA_camera|altsyncram:VideoMemory" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA_camera|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "WIDTHAD_B" = "17"
    Info (12134): Parameter "NUMWORDS_B" = "76800"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rom1.tdf
    Info (12023): Found entity 1: altsyncram_rom1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_rom1" for hierarchy "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|decode_nma:decode2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf
    Info (12023): Found entity 1: decode_g2a File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_g2a.tdf Line: 22
Info (12128): Elaborating entity "decode_g2a" for hierarchy "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|decode_g2a:rden_decode_b" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8hb.tdf
    Info (12023): Found entity 1: mux_8hb File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_8hb.tdf Line: 22
Info (12128): Elaborating entity "mux_8hb" for hierarchy "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|mux_8hb:mux3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA_camera|vga_pll:mypll" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA_camera|vga_controller:controller" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 262
Info (12128): Elaborating entity "score" for hierarchy "score:score_update" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 174
Info (12128): Elaborating entity "mux_speed" for hierarchy "mux_speed:choose" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 235
Info (12128): Elaborating entity "counter_60" for hierarchy "counter_60:clock60" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 240
Info (12128): Elaborating entity "control" for hierarchy "control:c0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 277
Warning (10270): Verilog HDL Case Statement warning at control.v(215): incomplete case statement has no default case item File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 215
Info (10264): Verilog HDL Case Statement information at control.v(215): all case item expressions in this case statement are onehot File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 215
Warning (10034): Output port "debug[9..5]" at control.v(23) has no driver File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 23
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:d0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 332
Warning (10230): Verilog HDL assignment warning at control.v(341): truncated value with size 32 to match size of target (4) File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 341
Warning (10230): Verilog HDL assignment warning at control.v(342): truncated value with size 32 to match size of target (4) File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 342
Info (12128): Elaborating entity "background9" for hierarchy "background9:back" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "background9:back|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v Line: 85
Info (12130): Elaborated megafunction instantiation "background9:back|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v Line: 85
Info (12133): Instantiated megafunction "background9:back|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/background9.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "back.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kao1.tdf
    Info (12023): Found entity 1: altsyncram_kao1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_kao1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_kao1" for hierarchy "background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|decode_7la:decode3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_kao1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|decode_01a:rden_decode" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_kao1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf
    Info (12023): Found entity 1: mux_ofb File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_ofb.tdf Line: 22
Info (12128): Elaborating entity "mux_ofb" for hierarchy "background9:back|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|mux_ofb:mux2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_kao1.tdf Line: 45
Info (12128): Elaborating entity "title" for hierarchy "title:first" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 346
Info (12128): Elaborating entity "altsyncram" for hierarchy "title:first|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v Line: 85
Info (12130): Elaborated megafunction instantiation "title:first|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v Line: 85
Info (12133): Instantiated megafunction "title:first|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/title.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "title.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5fo1.tdf
    Info (12023): Found entity 1: altsyncram_5fo1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_5fo1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_5fo1" for hierarchy "title:first|altsyncram:altsyncram_component|altsyncram_5fo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "left" for hierarchy "left:left0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 355
Info (12128): Elaborating entity "altsyncram" for hierarchy "left:left0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v Line: 85
Info (12130): Elaborated megafunction instantiation "left:left0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v Line: 85
Info (12133): Instantiated megafunction "left:left0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/left.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../WechatIMG429.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vuo1.tdf
    Info (12023): Found entity 1: altsyncram_vuo1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_vuo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_vuo1" for hierarchy "left:left0|altsyncram:altsyncram_component|altsyncram_vuo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "middle" for hierarchy "middle:middle0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 362
Info (12128): Elaborating entity "altsyncram" for hierarchy "middle:middle0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v Line: 85
Info (12130): Elaborated megafunction instantiation "middle:middle0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v Line: 85
Info (12133): Instantiated megafunction "middle:middle0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/middle.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../WechatIMG430.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nuo1.tdf
    Info (12023): Found entity 1: altsyncram_nuo1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_nuo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nuo1" for hierarchy "middle:middle0|altsyncram:altsyncram_component|altsyncram_nuo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "right" for hierarchy "right:right0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 368
Info (12128): Elaborating entity "altsyncram" for hierarchy "right:right0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v Line: 85
Info (12130): Elaborated megafunction instantiation "right:right0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v Line: 85
Info (12133): Instantiated megafunction "right:right0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/background image/right.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../WechatIMG431.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ouo1.tdf
    Info (12023): Found entity 1: altsyncram_ouo1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_ouo1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ouo1" for hierarchy "right:right0|altsyncram:altsyncram_component|altsyncram_ouo1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "music" for hierarchy "music:mu0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 383
Warning (10230): Verilog HDL assignment warning at music.v(118): truncated value with size 32 to match size of target (14) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 118
Warning (10230): Verilog HDL assignment warning at music.v(119): truncated value with size 32 to match size of target (14) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 119
Warning (10230): Verilog HDL assignment warning at music.v(120): truncated value with size 32 to match size of target (14) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 120
Warning (10230): Verilog HDL assignment warning at music.v(121): truncated value with size 32 to match size of target (14) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 121
Info (12128): Elaborating entity "waveData00" for hierarchy "music:mu0|waveData00:w0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 135
Info (12128): Elaborating entity "altsyncram" for hierarchy "music:mu0|waveData00:w0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v Line: 85
Info (12130): Elaborated megafunction instantiation "music:mu0|waveData00:w0|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v Line: 85
Info (12133): Instantiated megafunction "music:mu0|waveData00:w0|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData00.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "00.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v0o1.tdf
    Info (12023): Found entity 1: altsyncram_v0o1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_v0o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_v0o1" for hierarchy "music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_oma.tdf
    Info (12023): Found entity 1: decode_oma File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_oma.tdf Line: 22
Info (12128): Elaborating entity "decode_oma" for hierarchy "music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|decode_oma:decode3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_v0o1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_h2a.tdf
    Info (12023): Found entity 1: decode_h2a File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/decode_h2a.tdf Line: 22
Info (12128): Elaborating entity "decode_h2a" for hierarchy "music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|decode_h2a:rden_decode" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_v0o1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6hb.tdf
    Info (12023): Found entity 1: mux_6hb File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/mux_6hb.tdf Line: 22
Info (12128): Elaborating entity "mux_6hb" for hierarchy "music:mu0|waveData00:w0|altsyncram:altsyncram_component|altsyncram_v0o1:auto_generated|mux_6hb:mux2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_v0o1.tdf Line: 45
Info (12128): Elaborating entity "waveData01" for hierarchy "music:mu0|waveData01:w1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 143
Info (12128): Elaborating entity "altsyncram" for hierarchy "music:mu0|waveData01:w1|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v Line: 85
Info (12130): Elaborated megafunction instantiation "music:mu0|waveData01:w1|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v Line: 85
Info (12133): Instantiated megafunction "music:mu0|waveData01:w1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData01.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "01.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_01o1.tdf
    Info (12023): Found entity 1: altsyncram_01o1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_01o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_01o1" for hierarchy "music:mu0|waveData01:w1|altsyncram:altsyncram_component|altsyncram_01o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "waveData10" for hierarchy "music:mu0|waveData10:w2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 151
Info (12128): Elaborating entity "altsyncram" for hierarchy "music:mu0|waveData10:w2|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v Line: 85
Info (12130): Elaborated megafunction instantiation "music:mu0|waveData10:w2|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v Line: 85
Info (12133): Instantiated megafunction "music:mu0|waveData10:w2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData10.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "10.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_11o1.tdf
    Info (12023): Found entity 1: altsyncram_11o1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_11o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_11o1" for hierarchy "music:mu0|waveData10:w2|altsyncram:altsyncram_component|altsyncram_11o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "waveData11" for hierarchy "music:mu0|waveData11:w3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 159
Info (12128): Elaborating entity "altsyncram" for hierarchy "music:mu0|waveData11:w3|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v Line: 85
Info (12130): Elaborated megafunction instantiation "music:mu0|waveData11:w3|altsyncram:altsyncram_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v Line: 85
Info (12133): Instantiated megafunction "music:mu0|waveData11:w3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/waveData11.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "11.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "90000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "17"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_21o1.tdf
    Info (12023): Found entity 1: altsyncram_21o1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_21o1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_21o1" for hierarchy "music:mu0|waveData11:w3|altsyncram:altsyncram_component|altsyncram_21o1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Audio_Controller" for hierarchy "music:mu0|Audio_Controller:Audio_Controller" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 218
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 182
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 237
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_In_Deserializer.v Line: 159
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_Audio_In_Deserializer.v Line: 181
Info (12128): Elaborating entity "scfifo" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12130): Elaborated megafunction instantiation "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v Line: 115
Info (12133): Instantiated megafunction "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Altera_UP_SYNC_FIFO.v Line: 115
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7ba1.tdf
    Info (12023): Found entity 1: scfifo_7ba1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/scfifo_7ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_7ba1" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_q2a1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_q2a1" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/scfifo_7ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_n3i1.tdf
    Info (12023): Found entity 1: altsyncram_n3i1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_n3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_n3i1" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|altsyncram_n3i1:FIFOram" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_7ba1:auto_generated|a_dpfifo_q2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/a_dpfifo_q2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 265
Info (12128): Elaborating entity "Audio_Clock" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Controller.v Line: 277
Info (12128): Elaborating entity "altpll" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v Line: 94
Info (12130): Elaborated megafunction instantiation "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v Line: 94
Info (12133): Instantiated megafunction "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/Audio_Clock.v Line: 94
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Audio_Clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/audio_clock_altpll.v
    Info (12023): Found entity 1: Audio_Clock_altpll File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/audio_clock_altpll.v Line: 29
Info (12128): Elaborating entity "Audio_Clock_altpll" for hierarchy "music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "avconf_audio" for hierarchy "music:mu0|avconf_audio:avc" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/music.v Line: 225
Warning (10230): Verilog HDL assignment warning at avconf_audio.v(68): truncated value with size 32 to match size of target (16) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 68
Warning (10230): Verilog HDL assignment warning at avconf_audio.v(119): truncated value with size 32 to match size of target (6) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 119
Warning (10230): Verilog HDL assignment warning at avconf_audio.v(137): truncated value with size 32 to match size of target (16) File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 137
Warning (10270): Verilog HDL Case Statement warning at avconf_audio.v(131): incomplete case statement has no default case item File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 131
Warning (12125): Using design file i2c_controller_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: I2C_Controller_audio File: C:/Users/Kath/Desktop/Rhapsody_11.21/i2c_controller_audio.v Line: 43
Info (12128): Elaborating entity "I2C_Controller_audio" for hierarchy "music:mu0|avconf_audio:avc|I2C_Controller_audio:u0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 84
Warning (10230): Verilog HDL assignment warning at i2c_controller_audio.v(79): truncated value with size 32 to match size of target (1) File: C:/Users/Kath/Desktop/Rhapsody_11.21/i2c_controller_audio.v Line: 79
Warning (10230): Verilog HDL assignment warning at i2c_controller_audio.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/Kath/Desktop/Rhapsody_11.21/i2c_controller_audio.v Line: 78
Warning (10230): Verilog HDL assignment warning at i2c_controller_audio.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/Kath/Desktop/Rhapsody_11.21/i2c_controller_audio.v Line: 91
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:PS2_key" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 397
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "keyboard:PS2_key|PS2_Controller:PS2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Demo.v Line: 90
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "keyboard:PS2_key|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "Hexadecimal_To_Seven_Segment" for hierarchy "keyboard:PS2_key|Hexadecimal_To_Seven_Segment:Segment0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/PS2_demo/PS2_Demo.v Line: 100
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 422
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "title.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_78m1.tdf
    Info (12023): Found entity 1: altsyncram_78m1 File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_78m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_78m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_78m1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/vga_adapter.v Line: 262
Warning (12161): Node "camera:camera_in|FPGA_I2C_SDAT" is stuck at GND because node is in wire loop and does not have a source File: C:/Users/Kath/Desktop/Rhapsody_11.21/camera.v Line: 62
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 50
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 85
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a2" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 120
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 155
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a4" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 190
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a5" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 225
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a6" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 260
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a7" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 295
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a8" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 330
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a9" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 365
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a10" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 400
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a11" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 435
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a12" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 470
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a13" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 505
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a14" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 540
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a15" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 575
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a16" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 610
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a17" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 645
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a18" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 680
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a19" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 715
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a20" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 750
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a21" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 785
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a22" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 820
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a23" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 855
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a24" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 890
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a25" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 925
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a26" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 960
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a27" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 995
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a28" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1030
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a29" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1065
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a30" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1100
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a31" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1135
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a32" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1170
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a33" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1205
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a34" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1240
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a35" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1275
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a36" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1310
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a37" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1345
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a38" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1380
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a39" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1415
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a40" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1450
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a41" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1485
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a42" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1520
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a43" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1555
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a44" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1590
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a45" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1625
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a46" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1660
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a47" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1695
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a48" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1730
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a49" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1765
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a50" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1800
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a51" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1835
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a52" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1870
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a53" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1905
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a54" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1940
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a55" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 1975
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a56" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2010
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a57" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2045
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a58" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2080
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a59" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2115
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a60" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2150
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a61" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2185
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a62" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2220
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a63" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2255
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a64" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2290
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a65" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2325
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a66" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2360
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a67" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2395
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a68" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2430
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a69" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2465
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a70" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2500
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a71" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2535
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a72" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2570
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a73" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2605
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a74" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2640
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a75" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2675
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a76" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2710
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a77" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2745
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a78" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2780
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a79" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2815
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a80" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2850
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a81" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2885
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a82" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2920
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a83" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2955
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a84" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 2990
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a85" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 3025
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a86" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 3060
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a87" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 3095
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a88" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 3130
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|altsyncram:VideoMemory|altsyncram_rom1:auto_generated|ram_block1a89" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_rom1.tdf Line: 3165
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[2]" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "vga_adapter:VGA_camera|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|clk[0]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altpll_80u.tdf Line: 33
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "music:mu0|avconf_audio:avc|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Kath/Desktop/Rhapsody_11.21/audio/avconf_audio.v Line: 131
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|Mod0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 341
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|Div0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 342
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "datapath:d0|Mod1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 342
Info (12130): Elaborated megafunction instantiation "datapath:d0|lpm_divide:Mod0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 341
Info (12133): Instantiated megafunction "datapath:d0|lpm_divide:Mod0" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 341
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf
    Info (12023): Found entity 1: lpm_divide_72m File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_72m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf
    Info (12023): Found entity 1: alt_u_div_qse File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/alt_u_div_qse.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "datapath:d0|lpm_divide:Div0" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 342
Info (12133): Instantiated megafunction "datapath:d0|lpm_divide:Div0" with the following parameter: File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/control.v Line: 342
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf
    Info (12023): Found entity 1: lpm_divide_4am File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/lpm_divide_4am.tdf Line: 24
Warning (12241): 24 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ADC_CS_N" has no driver File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 6
Info (13000): Registers with preset signals will power-up high File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[9]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[9]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[10]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[10]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[10]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[10]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[12]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[12]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[12]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[12]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[7]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[7]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[7]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[7]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[15]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[15]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[11]~3" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
    Warning (13310): Register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[16]" is converted into an equivalent circuit using register "camera:camera_in|Sdram_Control_4Port:u6|rRD2_ADDR[16]~_emulated" and latch "camera:camera_in|Sdram_Control_4Port:u6|rRD1_ADDR[8]~1" File: C:/Users/Kath/Desktop/Rhapsody_11.21/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 7
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 9
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 27
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 66
Info (286030): Timing-Driven Synthesis is running
Info (17049): 146 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 8 MSB VCC or GND address nodes from RAM block "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ALTSYNCRAM" File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/Kath/Desktop/Rhapsody_11.21/DE1_SoC_TV.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance music:mu0|Audio_Controller:Audio_Controller|Audio_Clock:Audio_Clock|altpll:altpll_component|Audio_Clock_altpll:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/audio_clock_altpll.v Line: 62
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance camera:camera_in|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|Sdram_PLL_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (15400): WYSIWYG primitive "camera:camera_in|Sdram_Control_4Port:u6|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15" has a port clk0 that is stuck at GND File: C:/Users/Kath/Desktop/Rhapsody_11.21/db/altsyncram_d3f1.tdf Line: 37
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 8
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Kath/Desktop/Rhapsody_11.21/game/Rhapsody.v Line: 53
Info (21057): Implemented 3835 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 23 bidirectional pins
    Info (21061): Implemented 3068 logic cells
    Info (21064): Implemented 596 RAM segments
    Info (21065): Implemented 4 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 577 warnings
    Info: Peak virtual memory: 4996 megabytes
    Info: Processing ended: Mon Nov 26 15:31:13 2018
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:25


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Kath/Desktop/Rhapsody_11.21/DE1_SoC_TV.map.smsg.


