Analysis & Synthesis report for final_project
Tue Jul 11 17:54:08 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Jul 11 17:54:08 2017           ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; final_project                               ;
; Top-level Entity Name              ; projectVGA                                  ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; projectVGA         ; final_project      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Tue Jul 11 17:53:59 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off final_project -c final_project
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/writeText.v
    Info (12023): Found entity 1: highlightstate File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/writeText.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/endgame.v
    Info (12023): Found entity 1: endgamemux File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/drawStart.v
Warning (10229): Verilog HDL Expression warning at collision.v(83): truncated literal to match 1 bits File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v Line: 83
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/collision.v
    Info (12023): Found entity 1: collision File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/collision.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file Verilog FIles/clearscreen.v
    Info (12023): Found entity 1: clearscreen File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/clearscreen.v Line: 2
Info (12021): Found 0 design units, including 0 entities, in source file Verilog FIles/block.v
Info (12021): Found 5 design units, including 5 entities, in source file project.v
    Info (12023): Found entity 1: projectVGA File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 2
    Info (12023): Found entity 2: datapath File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 170
    Info (12023): Found entity 3: control File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 272
    Info (12023): Found entity 4: hex_decoder File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 383
    Info (12023): Found entity 5: state_counter File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 411
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 78
Critical Warning (10226): Verilog HDL Port Declaration warning at endgame.v(10): port declaration for "out" declares packed dimensions but the data type declaration does not File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v Line: 10
Info (10499): HDL info at endgame.v(9): see declaration for object "out" File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/Verilog FIles/endgame.v Line: 9
Info (12127): Elaborating entity "projectVGA" for the top level hierarchy
Warning (10034): Output port "LEDR" at project.v(34) has no driver File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 34
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/project.v Line: 80
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "background.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9hg1.tdf
    Info (12023): Found entity 1: altsyncram_9hg1 File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/db/altsyncram_9hg1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_9hg1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Error (113000): Memory Initialization File or Hexadecimal (Intel-Format) File "background.mif" contains illegal syntax at line 308 File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/background.mif Line: 308
Critical Warning (127002): Can't read Memory Initialization File or Hexadecimal (Intel-Format) File background.mif -- setting all initial values to 0 File: /cmshome/shenkev4/Desktop/CSCB58-Final-Project/VGA/vga_adapter/vga_adapter.v Line: 213
Error (12152): Can't elaborate user hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_9hg1:auto_generated" File: /usr/local/cms/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (144001): Generated suppressed messages file /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings
    Error: Peak virtual memory: 1218 megabytes
    Error: Processing ended: Tue Jul 11 17:54:08 2017
    Error: Elapsed time: 00:00:09
    Error: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /cmshome/shenkev4/Desktop/CSCB58-Final-Project/final_project/output_files/final_project.map.smsg.


