Port
Sa_hold;2
ad_clk_1;2
ad_oe_1;2
ad_oe_2;2
ampl_state[0];2
ampl_state[1];2
ampl_state[2];2
ampl_state[3];2
en_force_trig;2
meas_state[0];2
meas_state[1];2
spi_data_ready;2
spi_miso;2
state_change_flag;2
time_state[0];2
time_state[1];2
time_state[2];2
time_state[3];2
time_state[4];2
ad_otr_1;1
adc_data_1[0];1
adc_data_1[1];1
adc_data_1[2];1
adc_data_1[3];1
adc_data_1[4];1
adc_data_1[5];1
adc_data_1[6];1
adc_data_1[7];1
adc_data_1[8];1
adc_data_1[9];1
enc_clk_ampl;1
enc_clk_time;1
enc_dt_ampl;1
enc_dt_time;1
enc_sw_ampl;1
enc_sw_time;1
key_auto;1
key_force_trig;1
key_run;1
key_single;1
spi_clk;1
spi_cs;1
spi_mosi;1
sys_clk;1
sys_rst_n;1
trigger;1

Inst
BKCL_auto_0;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_1;gopBKCL
Pin
CAL_ACT_N;1

Inst
BKCL_auto_2;gopBKCL
Pin
CAL_ACT_N;1

Inst
GRS_INST/grs;gopGRS
Pin
GRS_N;1

Inst
Sa_hold_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
Sa_hold_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ad_clk_1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ad_clk_1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ad_oe_1_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ad_oe_1_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ad_oe_2_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ad_oe_2_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
adc_data_1_ibuf[0]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[0]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[1]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[1]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[2]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[2]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[3]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[3]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[4]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[4]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[5]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[5]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[6]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[6]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[7]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[7]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[8]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[8]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
adc_data_1_ibuf[9]/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
adc_data_1_ibuf[9]/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
ampl_state_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ampl_state_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ampl_state_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ampl_state_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ampl_state_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ampl_state_obuf[2]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
ampl_state_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
ampl_state_obuf[3]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
clkbufg_0/gopclkbufg;gopCLKBUFG
Pin
CLKOUT;2
CLK;1

Inst
en_force_trig_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
en_force_trig_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
enc_clk_ampl_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
enc_clk_ampl_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
enc_clk_time_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
enc_clk_time_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
enc_dt_ampl_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
enc_dt_ampl_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
enc_dt_time_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
enc_dt_time_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_force_trig_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_force_trig_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_run_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_run_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
key_single_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
key_single_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
meas_state_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
meas_state_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
meas_state_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
meas_state_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
spi_clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
spi_clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
spi_cs_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
spi_cs_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
spi_data_ready_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
spi_data_ready_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
spi_miso_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
spi_miso_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
spi_mosi_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
spi_mosi_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
state_change_flag_obuf/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
state_change_flag_obuf/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
sys_clk_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
sys_clk_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
sys_rst_n_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
sys_rst_n_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
time_state_obuf[0]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
time_state_obuf[0]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
time_state_obuf[1]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
time_state_obuf[1]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
time_state_obuf[2]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
time_state_obuf[2]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
time_state_obuf[3]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
time_state_obuf[3]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
time_state_obuf[4]/opit_0;gopOBUF
Pin
O;2
I;1
MI;1
T;1

Inst
time_state_obuf[4]/opit_1;gopOBUFIOL
Pin
DO_OUT;2
MO;2
O;2
T;2
IN;1
MI;1

Inst
trigger_ibuf/opit_0;gopIBUF
Pin
DIFFI_OUT;2
O;2
I;1
MI;1
T;1

Inst
trigger_ibuf/opit_1;gopIBUFIOL
Pin
INCK;2
MIPI_OUT;2
MO;2
OUT;2
T;2
DI_MIPI;1
IN;1
MI;1

Inst
u_adc_rd/N0_1/opit_0;gopINV
Pin
Z;2
I;1

Inst
u_adc_rd/N28.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N2497_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N42.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N42.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N42.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N42.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N42.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N42.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N50.eq_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N58_mux9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1668_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N58_mux20_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N1668_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1668_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1891_2_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N264/gopapm;gopAPM2
Pin
P[0];2
P[1];2
P[2];2
P[3];2
P[4];2
P[5];2
P[6];2
P[7];2
P[8];2
P[9];2
P[10];2
P[11];2
P[12];2
P[13];2
P[14];2
P[15];2
P[16];2
P[17];2
P[18];2
P[19];2
P[20];2
P[21];2
P[22];2
P[23];2
PCO;2
PO[0];2
PO[1];2
PO[2];2
PO[3];2
PO[4];2
PO[5];2
PO[6];2
PO[7];2
PO[8];2
PO[9];2
PO[10];2
PO[11];2
PO[12];2
PO[13];2
PO[14];2
PO[15];2
PO[16];2
PO[17];2
PO[18];2
PO[19];2
PO[20];2
PO[21];2
PO[22];2
PO[23];2
XBO[0];2
XBO[1];2
XBO[2];2
XBO[3];2
XBO[4];2
XBO[5];2
XBO[6];2
XBO[7];2
XBO[8];2
XO[0];2
XO[1];2
XO[2];2
XO[3];2
XO[4];2
XO[5];2
XO[6];2
XO[7];2
XO[8];2
CE_M;1
CE_MODEX;1
CE_MODEY;1
CE_MODEZ;1
CE_P;1
CE_PRE;1
CE_X;1
CE_Y;1
CE_Z;1
CLK;1
MODEX;1
MODEY[0];1
MODEY[1];1
MODEY[2];1
MODEZ[0];1
MODEZ[1];1
MODEZ[2];1
MODEZ[3];1
PCI;1
PI[0];1
PI[1];1
PI[2];1
PI[3];1
PI[4];1
PI[5];1
PI[6];1
PI[7];1
PI[8];1
PI[9];1
PI[10];1
PI[11];1
PI[12];1
PI[13];1
PI[14];1
PI[15];1
PI[16];1
PI[17];1
PI[18];1
PI[19];1
PI[20];1
PI[21];1
PI[22];1
PI[23];1
RST_M;1
RST_MODEX;1
RST_MODEY;1
RST_MODEZ;1
RST_P;1
RST_PRE;1
RST_X;1
RST_Y;1
RST_Z;1
X[0];1
X[1];1
X[2];1
X[3];1
X[4];1
X[5];1
X[6];1
X[7];1
X[8];1
XBI[0];1
XBI[1];1
XBI[2];1
XBI[3];1
XBI[4];1
XBI[5];1
XBI[6];1
XBI[7];1
XBI[8];1
XI[0];1
XI[1];1
XI[2];1
XI[3];1
XI[4];1
XI[5];1
XI[6];1
XI[7];1
XI[8];1
Y[0];1
Y[1];1
Y[2];1
Y[3];1
Y[4];1
Y[5];1
Y[6];1
Y[7];1
Y[8];1
Z[0];1
Z[1];1
Z[2];1
Z[3];1
Z[4];1
Z[5];1
Z[6];1
Z[7];1
Z[8];1
Z[9];1
Z[10];1
Z[11];1
Z[12];1
Z[13];1
Z[14];1
Z[15];1
Z[16];1
Z[17];1
Z[18];1
Z[19];1
Z[20];1
Z[21];1
Z[22];1
Z[23];1

Inst
u_adc_rd/N289.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N289.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N289.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N289.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N289.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N316_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N316_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N316_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N316_1.fsub_7/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N317.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N317.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N317.eq_4/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N318.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N318.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N1731_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1731_44/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2728/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N381.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N381.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N381.lt_4/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N383.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N383.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N1731_37/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N390_mux23_68/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1731_31/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1731_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1731_27/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N392_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N638_1_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N638_1_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N638_1_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N638_1_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/N638_1_9/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N2541_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1656/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_cnt[23]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_adc_rd/N1917_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N2.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N1668_35/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[19]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N40_6[0]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1891_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1731_43/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2732_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/point_cnt[7]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/RD_400x2_cnt[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/N304/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N324_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N390_mux23_62/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1891_3_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1655_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2008_6_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1912_38/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1912_6_inv/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N1918_20[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2163_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N3219_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1912_39/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2498_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N28.eq_2/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_adc_rd/N1918_37[2]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1918_37[5]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1918_37[3]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1918_37[4]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N38_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2335/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2373_6_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/point_max[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/point_max[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2007_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2161_2/gateop;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2958_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2337/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2372_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2008_6_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/round_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N1655_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2498_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N125_mux2_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2541_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2519/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/point_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/point_max[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N3506_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2770_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N390_mux23_66/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/point_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_15[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_15[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1706_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_23[15]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_20[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_21[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2497_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_20[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_21[4]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[5]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[6]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[7]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[8]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[9]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[10]_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[11]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N2777_21[12]/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/dclk_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/Sa_cd_max[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N3167/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N3207_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N3207_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2136_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/Sa_clk/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N3509_25/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N3514_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N81_mux4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_20[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/Sa_cd_cnt[1]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[11]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[13]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[15]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[17]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[19]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[21]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/Sa_cd_cnt[23]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/N3218_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N3148/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/ad_data_H_1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_H_1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_H_1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_H_1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_H_1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_L_1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_L_1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_L_1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_L_1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_L_1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/ad_data_reg_1[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/N58_mux6_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/N2136_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/clk_max[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N58_mux14_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N58_mux23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[9]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/N1668_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[18]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N73_mux4_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[13]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/clk_max[14]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/clk_max[15]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/clk_max[16]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/clk_max[17]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/N1911_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/clk_max[20]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/clk_max[22]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/time_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/data_ready_1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/N1706_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/dclk_cnt[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_state_control/ampl_state[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/trig_flag0/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/N2777_20[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_20[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/dclk_max[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N1706_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_21[13]_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/dclk_max[12]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/dclk_max[13]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_state_control/N7_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/fifo_wr_flag/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/point_max[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/point_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/point_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/point_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/N2777_20[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1600_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/point_max[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/round_max[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2013_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/round_max[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/point_max[5]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/point_max[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2136_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2777_15[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/round_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/round_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/round_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/round_cnt[7]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_adc_rd/round_flag/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/round_max[1]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/round_max[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N2777_15[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/round_max[6]/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_adc_rd/N2777_15[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/time_state0[0]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/time_state0[1]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/time_state0[2]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/time_state0[3]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_adc_rd/time_state0[4]/opit_0;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_f_measure/trigger0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_f_measure/trigger1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_force_trig/N9_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_17/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_19/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_21/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_23/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N9_1.fsub_25/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_force_trig/N10.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N10.lt_15/gateop;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_force_trig/N18.lt_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_4/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_6/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_8/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_10/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N18.lt_12/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N97[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[10]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_15/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_14/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[13]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[17]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_21/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_23/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[14]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/force_trig_cnt[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_force_trig/N97[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/force_trig_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_force_trig/N96_1_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[11]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[12]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[15]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[16]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[18]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[20]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[19]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[21]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[23]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[22]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N97[24]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N125/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/N96_1_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/force_trig_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_force_trig/force_trig_cnt[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_force_trig/force_trig_flag/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/N47_mux5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N431/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_output_shaping/N2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N517/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N170_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N170_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N170_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N187_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N371_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N390_mux23_58/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N562_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N381_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N69_mux23_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/delay_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N491/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_ip_fifo/RD_400x2_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/fifo_wr_data[0]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N2517/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N567_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N561_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N573/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N572_or[1]_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N127_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N572_or[0]_2/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_ip_fifo/N572_or[0]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_ip_fifo/N572_or[1]_3/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_adc_rd/N390_mux5_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/WR_200x2_cnt[9]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/RD_400x2_cnt[9:0]_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/RD_400x2_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/RD_400x2_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/RD_400x2_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/RD_400x2_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N47_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/WR_200x2_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/WR_200x2_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/WR_200x2_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/WR_200x2_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/N556/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/current_state[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/current_state[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/delay_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/delay_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/delay_cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N69_mux4_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/fifo_rd_en/opit_0_inv_MUX4TO1Q;gopMUX4TO1Q
Pin
CEOUT;2
F;2
Q;2
RSOUT;2
CE;1
CLK;1
I0;1
I1;1
I2;1
I3;1
RS;1
S0;1
S1;1

Inst
u_ip_fifo/N180_mux3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/fifo_wr_data[2]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/fifo_wr_data[3]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/fifo_wr_data[4]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N233/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/next_state[1]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
u_ip_fifo/next_state[2]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
u_adc_rd/N325_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/trig_flag1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rbin[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N556_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N168_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N542/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[3]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N168_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/en_force_trig/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_4/gateop_perm;gopA
Pin
Cout;2
Y;2
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_9/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[9]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N3[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[5]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/WR_200x2_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/fifo_wr_en/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[6]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N170_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[8]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N192_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N168_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N101/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N155_eq0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ip_fifo/N59_mux10/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.eq_2/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_ip_fifo/fifo_wr_data[1]/opit_0_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[0]/opit_0_inv_A2Q20;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rd_water_level[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[1]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[3]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[5]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[7]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[9]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wr_water_level[10]/opit_0_inv_AQ;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[5]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[6]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[7]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[8]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[9]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2[10]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv;gopDRM2
Pin
DOA[0];2
DOA[1];2
DOA[2];2
DOA[3];2
DOA[4];2
DOA[5];2
DOA[6];2
DOA[7];2
DOA[8];2
DOA[9];2
DOA[10];2
DOA[11];2
DOA[12];2
DOA[13];2
DOA[14];2
DOA[15];2
DOA[16];2
DOA[17];2
DOB[0];2
DOB[1];2
DOB[2];2
DOB[3];2
DOB[4];2
DOB[5];2
DOB[6];2
DOB[7];2
DOB[8];2
DOB[9];2
DOB[10];2
DOB[11];2
DOB[12];2
DOB[13];2
DOB[14];2
DOB[15];2
DOB[16];2
DOB[17];2
ADDRA[0];1
ADDRA[1];1
ADDRA[2];1
ADDRA[3];1
ADDRA[4];1
ADDRA[5];1
ADDRA[6];1
ADDRA[7];1
ADDRA[8];1
ADDRA[9];1
ADDRA[10];1
ADDRA[11];1
ADDRA[12];1
ADDRA_HOLD;1
ADDRB[0];1
ADDRB[1];1
ADDRB[2];1
ADDRB[3];1
ADDRB[4];1
ADDRB[5];1
ADDRB[6];1
ADDRB[7];1
ADDRB[8];1
ADDRB[9];1
ADDRB[10];1
ADDRB[11];1
ADDRB[12];1
ADDRB_HOLD;1
CEA;1
CEB;1
CLKA;1
CLKB;1
DIA[0];1
DIA[1];1
DIA[2];1
DIA[3];1
DIA[4];1
DIA[5];1
DIA[6];1
DIA[7];1
DIA[8];1
DIA[9];1
DIA[10];1
DIA[11];1
DIA[12];1
DIA[13];1
DIA[14];1
DIA[15];1
DIA[16];1
DIA[17];1
DIB[0];1
DIB[1];1
DIB[2];1
DIB[3];1
DIB[4];1
DIB[5];1
DIB[6];1
DIB[7];1
DIB[8];1
DIB[9];1
DIB[10];1
DIB[11];1
DIB[12];1
DIB[13];1
DIB[14];1
DIB[15];1
DIB[16];1
DIB[17];1
ORCEA;1
ORCEB;1
RSTA;1
RSTB;1
WEA;1
WEB;1

Inst
u_output_shaping/gate_set/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_output_shaping/gate_set_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_output_shaping/gate_set_cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_output_shaping/gate_set_cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N59_mux4_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_pll_clk/u_pll_e3/goppll;gopPLL
Pin
CLKOUT0;2
CLKOUT0_EXT;2
CLKOUT0_WL;2
CLKOUT1;2
CLKOUT2;2
CLKOUT3;2
CLKOUT4;2
CLKOUT5;2
CLKSWITCH_FLAG;2
CLK_INT_FB;2
LOCK;2
CLKFB;1
CLKIN1;1
CLKIN2;1
CLKIN_SEL;1
CLKIN_SEL_EN;1
CLKOUT0_EXT_SYN;1
CLKOUT0_SYN;1
CLKOUT1_SYN;1
CLKOUT2_SYN;1
CLKOUT3_SYN;1
CLKOUT4_SYN;1
CLKOUT5_SYN;1
CRIPPLE_SEL;1
DUTY0[0];1
DUTY0[1];1
DUTY0[2];1
DUTY0[3];1
DUTY0[4];1
DUTY0[5];1
DUTY0[6];1
DUTY0[7];1
DUTY0[8];1
DUTY0[9];1
DUTY1[0];1
DUTY1[1];1
DUTY1[2];1
DUTY1[3];1
DUTY1[4];1
DUTY1[5];1
DUTY1[6];1
DUTY1[7];1
DUTY1[8];1
DUTY1[9];1
DUTY2[0];1
DUTY2[1];1
DUTY2[2];1
DUTY2[3];1
DUTY2[4];1
DUTY2[5];1
DUTY2[6];1
DUTY2[7];1
DUTY2[8];1
DUTY2[9];1
DUTY3[0];1
DUTY3[1];1
DUTY3[2];1
DUTY3[3];1
DUTY3[4];1
DUTY3[5];1
DUTY3[6];1
DUTY3[7];1
DUTY3[8];1
DUTY3[9];1
DUTY4[0];1
DUTY4[1];1
DUTY4[2];1
DUTY4[3];1
DUTY4[4];1
DUTY4[5];1
DUTY4[6];1
DUTY4[7];1
DUTY4[8];1
DUTY4[9];1
ICP_BASE;1
ICP_SEL[0];1
ICP_SEL[1];1
ICP_SEL[2];1
ICP_SEL[3];1
LOAD_PHASE;1
LPFRES_SEL[0];1
LPFRES_SEL[1];1
LPFRES_SEL[2];1
PFDEN;1
PHASE_DIR;1
PHASE_SEL[0];1
PHASE_SEL[1];1
PHASE_SEL[2];1
PHASE_STEP_N;1
PLL_PWD;1
RATIO0[0];1
RATIO0[1];1
RATIO0[2];1
RATIO0[3];1
RATIO0[4];1
RATIO0[5];1
RATIO0[6];1
RATIO0[7];1
RATIO0[8];1
RATIO0[9];1
RATIO1[0];1
RATIO1[1];1
RATIO1[2];1
RATIO1[3];1
RATIO1[4];1
RATIO1[5];1
RATIO1[6];1
RATIO1[7];1
RATIO1[8];1
RATIO1[9];1
RATIO2[0];1
RATIO2[1];1
RATIO2[2];1
RATIO2[3];1
RATIO2[4];1
RATIO2[5];1
RATIO2[6];1
RATIO2[7];1
RATIO2[8];1
RATIO2[9];1
RATIO3[0];1
RATIO3[1];1
RATIO3[2];1
RATIO3[3];1
RATIO3[4];1
RATIO3[5];1
RATIO3[6];1
RATIO3[7];1
RATIO3[8];1
RATIO3[9];1
RATIO4[0];1
RATIO4[1];1
RATIO4[2];1
RATIO4[3];1
RATIO4[4];1
RATIO4[5];1
RATIO4[6];1
RATIO4[7];1
RATIO4[8];1
RATIO4[9];1
RATIOF[0];1
RATIOF[1];1
RATIOF[2];1
RATIOF[3];1
RATIOF[4];1
RATIOF[5];1
RATIOF[6];1
RATIOF[7];1
RATIOF[8];1
RATIOF[9];1
RATIOI[0];1
RATIOI[1];1
RATIOI[2];1
RATIOI[3];1
RATIOI[4];1
RATIOI[5];1
RATIOI[6];1
RATIOI[7];1
RATIOI[8];1
RATIOI[9];1
RATIOM[0];1
RATIOM[1];1
RATIOM[2];1
RATIOM[3];1
RATIOM[4];1
RATIOM[5];1
RATIOM[6];1
RST;1
RSTODIV;1

Inst
u_spi_drive/N69_mux23_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N253_1_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/bit_cnt[31]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_spi_drive/spi_miso/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[4]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N299_inv/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N225/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/bit_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N225_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N55_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N312/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/N301/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/fifo_rd_flag/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N69_mux23_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/bit_cnt[2]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[4]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[6]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[8]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[10]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[12]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[14]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[16]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[18]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[20]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[22]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[24]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[26]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[28]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/bit_cnt[30]/opit_0_inv_A2Q21;gopA2Q2
Pin
CEOUT;2
Cout;2
Q0;2
Q1;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_spi_drive/N69_mux23_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_spi_drive/current_state[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/data_buffer[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/data_buffer[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rptr[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/spi_clk1/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/next_state[0]/opit_0;gopLATCH
Pin
Q;2
ASC;1
D;1
EN;1
G;1
L0;1

Inst
u_spi_drive/spi_clk0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/stdone/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/spi_cs0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/spi_cs1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/spi_cs2/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/spi_cs3/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_spi_drive/data_buffer[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_spi_drive/N69_mux23_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N2.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_adc_rd/dclk_cnt[23]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_state_control/N5.eq_0/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/N7_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N74_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/N551_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N84_mux4_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N1912_42/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/time_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N118_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_encoder_drive_ampl/enc_flag_ni/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N202_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/Sa_cd_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N191_10_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/N191_10_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_force_trig/N96_1_24/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N204/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/N203_11[1]_1/gateop;gopMUX4TO1
Pin
F;2
I0;1
I1;1
I2;1
I3;1
S0;1
S1;1

Inst
u_state_control/N107_2/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/ampl_state0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/ampl_state0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/ampl_state0[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/ampl_state0[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/ampl_state[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/ampl_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/ampl_state[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N203_9_sum3_1_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N80[0]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/enc_flag_ampl_ni0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_ampl_ni1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_ampl_shun0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_ampl_shun1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_time_ni0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_time_ni1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_time_shun0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/enc_flag_time_shun1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_force_trig0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_force_trig1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_run0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_run1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_single0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/key_filter_single1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/meas_state0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/meas_state0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/meas_state_reg[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/meas_state_reg[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/time_state0[0]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/time_state0[1]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/time_state0[2]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/time_state0[3]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/time_state0[4]/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/time_state[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N324_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/time_state[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/time_state[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N190_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_encoder_drive_ampl/enc_clk0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_encoder_drive_ampl/enc_clk1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_encoder_drive_ampl/enc_flag_shun/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_force_trig/N96_1_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_encoder_drive_time/enc_clk0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_encoder_drive_time/enc_clk1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_encoder_drive_time/enc_flag_shun/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/N63_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N38_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_7/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N38_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/N40_6[10]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N10_1.fsub_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_force_trig/N4_eq0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/key_filter/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N24_3/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/cnt[18]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_ip_fifo/N59_mux6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_force_trig/key_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/key_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_force_trig/N8_mux19_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/N38_6/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/N40_6[13]_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/N38_4/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_13/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/meas_state_reg[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_22/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_encoder_drive_time/enc_flag_ni/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N10_1.fsub_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_run/N8_mux19_19/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_ip_fifo/N551_1/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[4]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/N4_eq0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_adc_rd/N1918_36[1]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/key_filter/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N58_mux16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_run/cnt[18]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/clk_cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_run/key_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_run/key_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_run/cnt[17]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N8_mux19_16/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/N8_mux19_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/N38_11/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_adc_rd/N58_mux14_5/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/N38_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[9]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_1/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_3/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_5/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_7/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_9/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_11/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_13/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N10_1.fsub_15/gateop_A2;gopA2
Pin
Cout;2
Y0;2
Y1;2
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1

Inst
u_state_control/u_key_debounce_single/N38_17/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[5]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[16]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N8_mux19_12/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[13]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N8_mux19_20/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[1]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[2]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[3]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N8_mux19_8/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[0]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[7]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[8]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[6]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[11]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[10]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[12]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/key_filter/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/N4_eq0/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[14]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[15]/opit_0_inv_L5Q_perm;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_adc_rd/N1918_36[7]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/cnt[19]/opit_0_inv_AQ_perm;gopAQ
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y;2
CE;1
CLK;1
Cin;1
I0;1
I0X;1
I1;1
I2;1
I3;1
I4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[17]/opit_0_inv_L5Q;gopL5Q
Pin
CEOUT;2
Q;2
RSOUT;2
Z;2
CE;1
CLK;1
L0;1
L1;1
L2;1
L3;1
L4;1
RS;1

Inst
u_state_control/u_key_debounce_single/cnt[18]/opit_0_inv_A2Q1;gopA2Q1
Pin
CEOUT;2
Cout;2
Q;2
RSOUT;2
Y0;2
Y1;2
CE;1
CLK;1
Cin;1
I0X;1
I1X;1
I00;1
I01;1
I02;1
I03;1
I04;1
I10;1
I11;1
I12;1
I13;1
I14;1
RS;1

Inst
u_adc_rd/N1918_24[2]/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
u_state_control/u_key_debounce_single/key_d0/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_single/key_d1/opit_0_inv;gopQ
Pin
CEOUT;2
Q;2
RSOUT;2
CE;1
CLK;1
D;1
RS;1

Inst
u_state_control/u_key_debounce_single/N38_18/gateop_perm;gopLUT5
Pin
Z;2
L0;1
L1;1
L2;1
L3;1
L4;1

Inst
VCC_0;gopVCC
Pin
Z;2

Inst
VCC_1;gopVCC
Pin
Z;2

Inst
VCC_2;gopVCC
Pin
Z;2

Inst
VCC_3;gopVCC
Pin
Z;2

Inst
VCC_4;gopVCC
Pin
Z;2

Inst
VCC_5;gopVCC
Pin
Z;2

Inst
VCC_6;gopVCC
Pin
Z;2

Inst
VCC_7;gopVCC
Pin
Z;2

Inst
VCC_8;gopVCC
Pin
Z;2

Inst
VCC_9;gopVCC
Pin
Z;2

Inst
VCC_10;gopVCC
Pin
Z;2

Inst
VCC_11;gopVCC
Pin
Z;2

Inst
VCC_12;gopVCC
Pin
Z;2

Inst
VCC_13;gopVCC
Pin
Z;2

Inst
VCC_14;gopVCC
Pin
Z;2

Inst
VCC_15;gopVCC
Pin
Z;2

Inst
VCC_16;gopVCC
Pin
Z;2

Inst
VCC_17;gopVCC
Pin
Z;2

Inst
VCC_18;gopVCC
Pin
Z;2

Inst
VCC_19;gopVCC
Pin
Z;2

Inst
VCC_20;gopVCC
Pin
Z;2

Inst
VCC_21;gopVCC
Pin
Z;2

Inst
VCC_22;gopVCC
Pin
Z;2

Inst
VCC_23;gopVCC
Pin
Z;2

Inst
VCC_24;gopVCC
Pin
Z;2

Inst
GND_0;gopGND
Pin
Z;2

Inst
GND_1;gopGND
Pin
Z;2

Inst
GND_2;gopGND
Pin
Z;2

Inst
GND_3;gopGND
Pin
Z;2

Inst
GND_4;gopGND
Pin
Z;2

Inst
GND_5;gopGND
Pin
Z;2

Inst
GND_6;gopGND
Pin
Z;2

Inst
GND_7;gopGND
Pin
Z;2

Inst
GND_8;gopGND
Pin
Z;2

Inst
GND_9;gopGND
Pin
Z;2

Inst
GND_10;gopGND
Pin
Z;2

Inst
GND_11;gopGND
Pin
Z;2

Inst
GND_12;gopGND
Pin
Z;2

Inst
GND_13;gopGND
Pin
Z;2

Inst
GND_14;gopGND
Pin
Z;2

Inst
GND_15;gopGND
Pin
Z;2

Inst
GND_16;gopGND
Pin
Z;2

Inst
GND_17;gopGND
Pin
Z;2

Inst
GND_18;gopGND
Pin
Z;2

Inst
GND_19;gopGND
Pin
Z;2

Inst
GND_20;gopGND
Pin
Z;2

Inst
GND_21;gopGND
Pin
Z;2

Inst
GND_22;gopGND
Pin
Z;2

Inst
GND_23;gopGND
Pin
Z;2

Inst
GND_24;gopGND
Pin
Z;2

Inst
GND_25;gopGND
Pin
Z;2

Inst
GND_26;gopGND
Pin
Z;2

Inst
GND_27;gopGND
Pin
Z;2

Inst
GND_28;gopGND
Pin
Z;2

Inst
GND_29;gopGND
Pin
Z;2

Inst
GND_30;gopGND
Pin
Z;2

Inst
GND_31;gopGND
Pin
Z;2

Inst
GND_32;gopGND
Pin
Z;2

Inst
GND_33;gopGND
Pin
Z;2

Inst
GND_34;gopGND
Pin
Z;2

Inst
GND_35;gopGND
Pin
Z;2

Inst
GND_36;gopGND
Pin
Z;2

Inst
GND_37;gopGND
Pin
Z;2

Inst
GND_38;gopGND
Pin
Z;2

Inst
GND_39;gopGND
Pin
Z;2

Inst
GND_40;gopGND
Pin
Z;2

Inst
GND_41;gopGND
Pin
Z;2

Inst
GND_42;gopGND
Pin
Z;2

Inst
GND_43;gopGND
Pin
Z;2

Inst
GND_44;gopGND
Pin
Z;2

Inst
GND_45;gopGND
Pin
Z;2

Inst
GND_46;gopGND
Pin
Z;2

Inst
GND_47;gopGND
Pin
Z;2

Inst
GND_48;gopGND
Pin
Z;2

Inst
GND_49;gopGND
Pin
Z;2

Inst
GND_50;gopGND
Pin
Z;2

Inst
GND_51;gopGND
Pin
Z;2

Inst
GND_52;gopGND
Pin
Z;2

Inst
GND_53;gopGND
Pin
Z;2

Inst
GND_54;gopGND
Pin
Z;2

Inst
GND_55;gopGND
Pin
Z;2

Inst
GND_56;gopGND
Pin
Z;2

Inst
GND_57;gopGND
Pin
Z;2

Inst
GND_58;gopGND
Pin
Z;2

Inst
GND_59;gopGND
Pin
Z;2

Inst
GND_60;gopGND
Pin
Z;2

Inst
GND_61;gopGND
Pin
Z;2

Inst
GND_62;gopGND
Pin
Z;2

Inst
GND_63;gopGND
Pin
Z;2

Inst
GND_64;gopGND
Pin
Z;2

Inst
GND_65;gopGND
Pin
Z;2

Inst
GND_66;gopGND
Pin
Z;2

Inst
GND_67;gopGND
Pin
Z;2

Inst
GND_68;gopGND
Pin
Z;2

Net
Sa_hold;
Sa_hold_obuf/ntO;
_N0;
_N1;
_N2;
_N3;
_N4;
_N5;
_N6;
_N7;
_N8;
_N4850;
_N5160;
ad_clk_1;
ad_clk_1_obuf/ntO;
ad_clk_1_raw;
ad_oe_1;
ad_oe_1_obuf/ntO;
ad_oe_2;
ad_oe_2_obuf/ntO;
adc_data_1_ibuf[0]/ntD;
adc_data_1_ibuf[1]/ntD;
adc_data_1_ibuf[2]/ntD;
adc_data_1_ibuf[3]/ntD;
adc_data_1_ibuf[4]/ntD;
adc_data_1_ibuf[5]/ntD;
adc_data_1_ibuf[6]/ntD;
adc_data_1_ibuf[7]/ntD;
adc_data_1_ibuf[8]/ntD;
adc_data_1_ibuf[9]/ntD;
ampl_state_obuf[0]/ntO;
ampl_state_obuf[1]/ntO;
ampl_state_obuf[2]/ntO;
ampl_state_obuf[3]/ntO;
clk_200m;
en_force_trig;
en_force_trig_obuf/ntO;
enc_clk_ampl;
enc_clk_ampl_ibuf/ntD;
enc_clk_time;
enc_clk_time_ibuf/ntD;
enc_dt_ampl;
enc_dt_ampl_ibuf/ntD;
enc_dt_time;
enc_dt_time_ibuf/ntD;
equi_flag;
fifo_rd_flag;
fifo_wr_flag;
key_force_trig;
key_force_trig_ibuf/ntD;
key_run;
key_run_ibuf/ntD;
key_single;
key_single_ibuf/ntD;
meas_state_obuf[0]/ntO;
meas_state_obuf[1]/ntO;
nt_Sa_hold;
nt_en_force_trig;
nt_enc_clk_ampl;
nt_enc_clk_time;
nt_enc_dt_ampl;
nt_enc_dt_time;
nt_hard_wire_0;
nt_hard_wire_1;
nt_hard_wire_2;
nt_hard_wire_3;
nt_hard_wire_4;
nt_hard_wire_5;
nt_hard_wire_6;
nt_hard_wire_7;
nt_hard_wire_8;
nt_hard_wire_9;
nt_hard_wire_10;
nt_hard_wire_11;
nt_hard_wire_12;
nt_hard_wire_13;
nt_hard_wire_14;
nt_hard_wire_15;
nt_hard_wire_16;
nt_hard_wire_17;
nt_hard_wire_18;
nt_hard_wire_19;
nt_hard_wire_20;
nt_hard_wire_21;
nt_hard_wire_22;
nt_hard_wire_23;
nt_hard_wire_24;
nt_hard_wire_25;
nt_hard_wire_26;
nt_hard_wire_27;
nt_hard_wire_28;
nt_hard_wire_29;
nt_hard_wire_30;
nt_hard_wire_31;
nt_hard_wire_32;
nt_hard_wire_33;
nt_hard_wire_34;
nt_hard_wire_35;
nt_hard_wire_36;
nt_hard_wire_37;
nt_hard_wire_38;
nt_hard_wire_39;
nt_hard_wire_40;
nt_hard_wire_41;
nt_key_force_trig;
nt_key_run;
nt_key_single;
nt_spi_clk;
nt_spi_cs;
nt_spi_data_ready;
nt_spi_miso;
nt_spi_mosi;
nt_state_change_flag;
nt_sys_rst_n;
nt_trigger;
ntclkbufg_0;
spi_clk;
spi_clk_ibuf/ntD;
spi_cs;
spi_cs_ibuf/ntD;
spi_data_ready;
spi_data_ready_obuf/ntO;
spi_miso;
spi_miso_obuf/ntO;
spi_mosi;
spi_mosi_ibuf/ntD;
state_change_flag;
state_change_flag_obuf/ntO;
sys_clk;
sys_clk_ibuf/ntD;
sys_rst_n;
sys_rst_n_ibuf/ntD;
time_state_obuf[0]/ntO;
time_state_obuf[1]/ntO;
time_state_obuf[2]/ntO;
time_state_obuf[3]/ntO;
time_state_obuf[4]/ntO;
trig_flag;
trigger;
trigger_ibuf/ntD;
u_adc_rd/N0_1;
u_adc_rd/N28;
u_adc_rd/N58;
u_adc_rd/N317;
u_adc_rd/N324;
u_adc_rd/N343;
u_adc_rd/N381;
u_adc_rd/N1656;
u_adc_rd/N1668;
u_adc_rd/N1731;
u_adc_rd/N1911;
u_adc_rd/N1913;
u_adc_rd/N1917;
u_adc_rd/N2007;
u_adc_rd/N2009;
u_adc_rd/N2013;
u_adc_rd/N2163;
u_adc_rd/N2335;
u_adc_rd/N2337;
u_adc_rd/N2372;
u_adc_rd/N2517;
u_adc_rd/N2519;
u_adc_rd/N2541;
u_adc_rd/N2728;
u_adc_rd/N2760;
u_adc_rd/N2770;
u_adc_rd/N3148;
u_adc_rd/N3167;
u_adc_rd/N3207;
u_adc_rd/N3218;
u_adc_rd/N3514;
u_adc_rd/_N23;
u_adc_rd/_N37;
u_adc_rd/_N957;
u_adc_rd/_N959;
u_adc_rd/_N961;
u_adc_rd/_N963;
u_adc_rd/_N965;
u_adc_rd/_N967;
u_adc_rd/_N969;
u_adc_rd/_N971;
u_adc_rd/_N973;
u_adc_rd/_N975;
u_adc_rd/_N977;
u_adc_rd/_N1032;
u_adc_rd/_N1034;
u_adc_rd/_N1036;
u_adc_rd/_N1038;
u_adc_rd/_N1516;
u_adc_rd/_N1518;
u_adc_rd/_N1520;
u_adc_rd/_N1522;
u_adc_rd/_N1524;
u_adc_rd/_N1526;
u_adc_rd/_N1528;
u_adc_rd/_N1530;
u_adc_rd/_N1532;
u_adc_rd/_N1534;
u_adc_rd/_N1536;
u_adc_rd/_N1540;
u_adc_rd/_N1542;
u_adc_rd/_N1544;
u_adc_rd/_N1546;
u_adc_rd/_N1548;
u_adc_rd/_N1550;
u_adc_rd/_N1552;
u_adc_rd/_N1554;
u_adc_rd/_N1556;
u_adc_rd/_N1558;
u_adc_rd/_N1560;
u_adc_rd/_N1564;
u_adc_rd/_N1566;
u_adc_rd/_N1568;
u_adc_rd/_N1572;
u_adc_rd/_N1574;
u_adc_rd/_N1576;
u_adc_rd/_N1743_inv;
u_adc_rd/_N1765_inv;
u_adc_rd/_N1777_inv;
u_adc_rd/_N1800;
u_adc_rd/_N2193;
u_adc_rd/_N2230;
u_adc_rd/_N2323;
u_adc_rd/_N2329;
u_adc_rd/_N2470;
u_adc_rd/_N2471;
u_adc_rd/_N2472;
u_adc_rd/_N2473;
u_adc_rd/_N2474;
u_adc_rd/_N2475;
u_adc_rd/_N2476;
u_adc_rd/_N2477;
u_adc_rd/_N2478;
u_adc_rd/_N2479;
u_adc_rd/_N2480;
u_adc_rd/_N2560;
u_adc_rd/_N2561;
u_adc_rd/_N2562;
u_adc_rd/_N2563;
u_adc_rd/_N2564;
u_adc_rd/_N2565;
u_adc_rd/_N2577;
u_adc_rd/_N2578;
u_adc_rd/_N2579;
u_adc_rd/_N2580;
u_adc_rd/_N2581;
u_adc_rd/_N2582;
u_adc_rd/_N2583;
u_adc_rd/_N2585;
u_adc_rd/_N2586;
u_adc_rd/_N2587;
u_adc_rd/_N4732;
u_adc_rd/_N4744;
u_adc_rd/_N4768;
u_adc_rd/_N4831;
u_adc_rd/_N4833;
u_adc_rd/_N4839;
u_adc_rd/_N4840;
u_adc_rd/_N4841;
u_adc_rd/_N4843;
u_adc_rd/_N4844;
u_adc_rd/_N4845;
u_adc_rd/_N4846;
u_adc_rd/_N4848;
u_adc_rd/_N4854;
u_adc_rd/_N4884;
u_adc_rd/_N4890;
u_adc_rd/_N4923;
u_adc_rd/_N4930;
u_adc_rd/_N4996;
u_adc_rd/_N5344;
u_adc_rd/_N5640_3;
u_adc_rd/_N5651_2;
u_adc_rd/_N5765;
u_adc_rd/_N5767;
u_adc_rd/_N5769;
u_adc_rd/_N5771;
u_adc_rd/_N5773;
u_adc_rd/_N5785;
u_adc_rd/_N5789;
u_adc_rd/_N5793;
u_adc_rd/_N5804;
u_adc_rd/_N5808;
u_adc_rd/_N5810;
u_adc_rd/_N5819;
u_adc_rd/_N5823;
u_adc_rd/_N5827;
u_adc_rd/_N5829;
u_adc_rd/_N5835;
u_adc_rd/_N5842;
u_adc_rd/_N5944;
u_adc_rd/_N5948;
u_adc_rd/_N5950;
u_adc_rd/_N5956;
u_adc_rd/_N5960;
u_adc_rd/_N5964;
u_adc_rd/_N5966;
u_adc_rd/_N5969;
u_adc_rd/_N5971;
u_adc_rd/_N5974;
u_adc_rd/_N5976;
u_adc_rd/data_ready_1;
u_adc_rd/dclk_flag;
u_adc_rd/point_flag;
u_f_measure/trigger0;
u_f_measure/trigger1;
u_force_trig/N18;
u_force_trig/N125;
u_force_trig/_N1677;
u_force_trig/_N1679;
u_force_trig/_N1681;
u_force_trig/_N1683;
u_force_trig/_N1685;
u_force_trig/_N1687;
u_force_trig/_N1689;
u_force_trig/_N1691;
u_force_trig/_N1693;
u_force_trig/_N1695;
u_force_trig/_N1697;
u_force_trig/_N1699;
u_force_trig/_N1701;
u_force_trig/_N1703;
u_force_trig/_N1705;
u_force_trig/force_trig_flag;
u_ip_fifo/N47;
u_ip_fifo/N59;
u_ip_fifo/N127;
u_ip_fifo/N170;
u_ip_fifo/N180;
u_ip_fifo/N187;
u_ip_fifo/N312;
u_ip_fifo/N381;
u_ip_fifo/N431;
u_ip_fifo/N491;
u_ip_fifo/N517;
u_ip_fifo/N542;
u_ip_fifo/N551;
u_ip_fifo/N556;
u_ip_fifo/N561;
u_ip_fifo/N562;
u_ip_fifo/N573;
u_ip_fifo/_N467;
u_ip_fifo/_N483;
u_ip_fifo/_N1709;
u_ip_fifo/_N1711;
u_ip_fifo/_N1713;
u_ip_fifo/_N1715;
u_ip_fifo/_N1719;
u_ip_fifo/_N1721;
u_ip_fifo/_N1723;
u_ip_fifo/_N1725;
u_ip_fifo/_N3242;
u_ip_fifo/_N4863;
u_ip_fifo/_N4868;
u_ip_fifo/_N4962;
u_ip_fifo/_N5586;
u_ip_fifo/_N6041;
u_ip_fifo/_N6042;
u_ip_fifo/_N6048;
u_ip_fifo/_N6056;
u_ip_fifo/_N6058;
u_ip_fifo/_N6059;
u_ip_fifo/_N6064;
u_ip_fifo/_N6072;
u_ip_fifo/_N6076;
u_ip_fifo/fifo_rd_en;
u_ip_fifo/fifo_wr_en;
u_ip_fifo/trig_flag0;
u_ip_fifo/trig_flag1;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1487;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1489;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1491;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1493;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1495;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1499;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1501;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1503;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1505;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/_N1507;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rempty;
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wfull;
u_output_shaping/N2;
u_pll_clk/u_pll_e3/ntCLKFB;
u_spi_drive/N69;
u_spi_drive/N192;
u_spi_drive/N225;
u_spi_drive/N233;
u_spi_drive/N280;
u_spi_drive/N284;
u_spi_drive/N299_inv;
u_spi_drive/N301;
u_spi_drive/N302;
u_spi_drive/_N574;
u_spi_drive/_N1455;
u_spi_drive/_N1457;
u_spi_drive/_N1459;
u_spi_drive/_N1461;
u_spi_drive/_N1463;
u_spi_drive/_N1465;
u_spi_drive/_N1467;
u_spi_drive/_N1469;
u_spi_drive/_N1471;
u_spi_drive/_N1473;
u_spi_drive/_N1475;
u_spi_drive/_N1477;
u_spi_drive/_N1479;
u_spi_drive/_N1481;
u_spi_drive/_N1483;
u_spi_drive/_N5999;
u_spi_drive/_N6003;
u_spi_drive/_N6007;
u_spi_drive/_N6011;
u_spi_drive/spi_clk0;
u_spi_drive/spi_clk1;
u_spi_drive/spi_cs0;
u_spi_drive/spi_cs1;
u_spi_drive/spi_cs2;
u_spi_drive/spi_cs3;
u_spi_drive/stdone;
u_state_control/N2;
u_state_control/N63;
u_state_control/N74;
u_state_control/N81;
u_state_control/N84;
u_state_control/N190;
u_state_control/N202;
u_state_control/N204;
u_state_control/_N1511;
u_state_control/_N4873;
u_state_control/_N4880;
u_state_control/_N5980;
u_state_control/_N5988;
u_state_control/_N6084;
u_state_control/enc_flag_ampl_ni;
u_state_control/enc_flag_ampl_ni0;
u_state_control/enc_flag_ampl_ni1;
u_state_control/enc_flag_ampl_shun;
u_state_control/enc_flag_ampl_shun0;
u_state_control/enc_flag_ampl_shun1;
u_state_control/enc_flag_time_ni;
u_state_control/enc_flag_time_ni0;
u_state_control/enc_flag_time_ni1;
u_state_control/enc_flag_time_shun;
u_state_control/enc_flag_time_shun0;
u_state_control/enc_flag_time_shun1;
u_state_control/key_filter_force_trig;
u_state_control/key_filter_force_trig0;
u_state_control/key_filter_force_trig1;
u_state_control/key_filter_run;
u_state_control/key_filter_run0;
u_state_control/key_filter_run1;
u_state_control/key_filter_run_neg;
u_state_control/key_filter_single;
u_state_control/key_filter_single0;
u_state_control/key_filter_single1;
u_state_control/u_encoder_drive_ampl/enc_clk0;
u_state_control/u_encoder_drive_ampl/enc_clk1;
u_state_control/u_encoder_drive_time/enc_clk0;
u_state_control/u_encoder_drive_time/enc_clk1;
u_state_control/u_key_debounce_force_trig/N8;
u_state_control/u_key_debounce_force_trig/_N805;
u_state_control/u_key_debounce_force_trig/_N4872;
u_state_control/u_key_debounce_force_trig/_N5257;
u_state_control/u_key_debounce_force_trig/_N5258;
u_state_control/u_key_debounce_force_trig/_N5260;
u_state_control/u_key_debounce_force_trig/_N5916;
u_state_control/u_key_debounce_force_trig/_N5917;
u_state_control/u_key_debounce_force_trig/_N5918;
u_state_control/u_key_debounce_force_trig/_N5926;
u_state_control/u_key_debounce_force_trig/_N5928;
u_state_control/u_key_debounce_force_trig/key_d0;
u_state_control/u_key_debounce_force_trig/key_d1;
u_state_control/u_key_debounce_run/N8;
u_state_control/u_key_debounce_run/_N846;
u_state_control/u_key_debounce_run/_N4842;
u_state_control/u_key_debounce_run/_N5152;
u_state_control/u_key_debounce_run/_N5153;
u_state_control/u_key_debounce_run/_N5155;
u_state_control/u_key_debounce_run/_N5892;
u_state_control/u_key_debounce_run/_N5893;
u_state_control/u_key_debounce_run/_N5894;
u_state_control/u_key_debounce_run/_N5902;
u_state_control/u_key_debounce_run/_N5904;
u_state_control/u_key_debounce_run/key_d0;
u_state_control/u_key_debounce_run/key_d1;
u_state_control/u_key_debounce_single/N8;
u_state_control/u_key_debounce_single/_N887;
u_state_control/u_key_debounce_single/_N4856;
u_state_control/u_key_debounce_single/_N5850;
u_state_control/u_key_debounce_single/_N5854;
u_state_control/u_key_debounce_single/_N5858;
u_state_control/u_key_debounce_single/_N5859;
u_state_control/u_key_debounce_single/_N5869;
u_state_control/u_key_debounce_single/_N5872;
u_state_control/u_key_debounce_single/_N5877;
u_state_control/u_key_debounce_single/_N5878;
u_state_control/u_key_debounce_single/_N5879;
u_state_control/u_key_debounce_single/key_d0;
u_state_control/u_key_debounce_single/key_d1;
ad_data_H_1[0];
ad_data_H_1[1];
ad_data_H_1[2];
ad_data_H_1[3];
ad_data_H_1[4];
ad_data_L_1[0];
ad_data_L_1[1];
ad_data_L_1[2];
ad_data_L_1[3];
ad_data_L_1[4];
adc_data_1[0];
adc_data_1[1];
adc_data_1[2];
adc_data_1[3];
adc_data_1[4];
adc_data_1[5];
adc_data_1[6];
adc_data_1[7];
adc_data_1[8];
adc_data_1[9];
ampl_state[0];
ampl_state[1];
ampl_state[2];
ampl_state[3];
meas_state[0];
meas_state[1];
nt_adc_data_1[0];
nt_adc_data_1[1];
nt_adc_data_1[2];
nt_adc_data_1[3];
nt_adc_data_1[4];
nt_adc_data_1[5];
nt_adc_data_1[6];
nt_adc_data_1[7];
nt_adc_data_1[8];
nt_adc_data_1[9];
nt_ampl_state[0];
nt_ampl_state[1];
nt_ampl_state[2];
nt_ampl_state[3];
nt_meas_state[0];
nt_meas_state[1];
nt_time_state[0];
nt_time_state[1];
nt_time_state[2];
nt_time_state[3];
nt_time_state[4];
spi_data[0];
spi_data[1];
spi_data[2];
spi_data[3];
spi_data[4];
spi_data[5];
spi_data[6];
spi_data[7];
time_state[0];
time_state[1];
time_state[2];
time_state[3];
time_state[4];
u_adc_rd/N28.co [2];
u_adc_rd/N42.co [2];
u_adc_rd/N42.co [6];
u_adc_rd/N42.co [10];
u_adc_rd/N42.co [14];
u_adc_rd/N42.co [18];
u_adc_rd/N50.co [2];
u_adc_rd/N50.co [6];
u_adc_rd/N50.co [10];
u_adc_rd/N50.co [14];
u_adc_rd/N50.co [18];
u_adc_rd/N289.co [2];
u_adc_rd/N289.co [6];
u_adc_rd/N289.co [10];
u_adc_rd/N289.co [14];
u_adc_rd/N316 [2];
u_adc_rd/N316 [3];
u_adc_rd/N316 [4];
u_adc_rd/N316 [5];
u_adc_rd/N316 [6];
u_adc_rd/N316 [7];
u_adc_rd/N316 [8];
u_adc_rd/N316_1.co [2];
u_adc_rd/N316_1.co [4];
u_adc_rd/N316_1.co [6];
u_adc_rd/N317.co [2];
u_adc_rd/N317.co [6];
u_adc_rd/N318.co [2];
u_adc_rd/N381.co [2];
u_adc_rd/N381.co [6];
u_adc_rd/N383.co [2];
u_adc_rd/N2373 [0];
u_adc_rd/N2373 [1];
u_adc_rd/N2373 [2];
u_adc_rd/N2373 [3];
u_adc_rd/N2373 [4];
u_adc_rd/N2373 [5];
u_adc_rd/N2373 [6];
u_adc_rd/N2373 [7];
u_adc_rd/N3226 [3];
u_adc_rd/N3535 [0];
u_adc_rd/N3535 [1];
u_adc_rd/N3535 [2];
u_adc_rd/N3535 [3];
u_adc_rd/N3535 [4];
u_adc_rd/N3535 [5];
u_adc_rd/N3535 [6];
u_adc_rd/N3535 [7];
u_adc_rd/N3535 [8];
u_adc_rd/N3535 [9];
u_adc_rd/N3535 [10];
u_adc_rd/N3535 [11];
u_adc_rd/N3535 [12];
u_adc_rd/N3541 [2];
u_adc_rd/N3541 [3];
u_adc_rd/N3541 [4];
u_adc_rd/N3541 [5];
u_adc_rd/N3541 [6];
u_adc_rd/N3541 [7];
u_adc_rd/N3541 [8];
u_adc_rd/N3541 [9];
u_adc_rd/N3541 [10];
u_adc_rd/Sa_cd_cnt [0];
u_adc_rd/Sa_cd_cnt [1];
u_adc_rd/Sa_cd_cnt [2];
u_adc_rd/Sa_cd_cnt [3];
u_adc_rd/Sa_cd_cnt [4];
u_adc_rd/Sa_cd_cnt [5];
u_adc_rd/Sa_cd_cnt [6];
u_adc_rd/Sa_cd_cnt [7];
u_adc_rd/Sa_cd_cnt [8];
u_adc_rd/Sa_cd_cnt [9];
u_adc_rd/Sa_cd_cnt [10];
u_adc_rd/Sa_cd_cnt [11];
u_adc_rd/Sa_cd_cnt [12];
u_adc_rd/Sa_cd_cnt [13];
u_adc_rd/Sa_cd_cnt [14];
u_adc_rd/Sa_cd_cnt [15];
u_adc_rd/Sa_cd_cnt [16];
u_adc_rd/Sa_cd_cnt [17];
u_adc_rd/Sa_cd_cnt [18];
u_adc_rd/Sa_cd_cnt [19];
u_adc_rd/Sa_cd_cnt [20];
u_adc_rd/Sa_cd_cnt [21];
u_adc_rd/Sa_cd_cnt [22];
u_adc_rd/Sa_cd_cnt [23];
u_adc_rd/Sa_cd_max [3];
u_adc_rd/ad_data_reg_1 [0];
u_adc_rd/ad_data_reg_1 [1];
u_adc_rd/ad_data_reg_1 [2];
u_adc_rd/ad_data_reg_1 [3];
u_adc_rd/ad_data_reg_1 [4];
u_adc_rd/ad_data_reg_1 [5];
u_adc_rd/ad_data_reg_1 [6];
u_adc_rd/ad_data_reg_1 [7];
u_adc_rd/ad_data_reg_1 [8];
u_adc_rd/ad_data_reg_1 [9];
u_adc_rd/clk_cnt [0];
u_adc_rd/clk_cnt [1];
u_adc_rd/clk_cnt [2];
u_adc_rd/clk_cnt [3];
u_adc_rd/clk_cnt [4];
u_adc_rd/clk_cnt [5];
u_adc_rd/clk_cnt [6];
u_adc_rd/clk_cnt [7];
u_adc_rd/clk_cnt [8];
u_adc_rd/clk_cnt [9];
u_adc_rd/clk_cnt [10];
u_adc_rd/clk_cnt [11];
u_adc_rd/clk_cnt [12];
u_adc_rd/clk_cnt [13];
u_adc_rd/clk_cnt [14];
u_adc_rd/clk_cnt [15];
u_adc_rd/clk_cnt [16];
u_adc_rd/clk_cnt [17];
u_adc_rd/clk_cnt [18];
u_adc_rd/clk_cnt [19];
u_adc_rd/clk_cnt [20];
u_adc_rd/clk_cnt [21];
u_adc_rd/clk_cnt [22];
u_adc_rd/clk_cnt [23];
u_adc_rd/clk_max [0];
u_adc_rd/clk_max [2];
u_adc_rd/clk_max [3];
u_adc_rd/clk_max [4];
u_adc_rd/clk_max [5];
u_adc_rd/clk_max [6];
u_adc_rd/clk_max [7];
u_adc_rd/clk_max [8];
u_adc_rd/clk_max [9];
u_adc_rd/clk_max [10];
u_adc_rd/clk_max [11];
u_adc_rd/clk_max [12];
u_adc_rd/clk_max [13];
u_adc_rd/clk_max [14];
u_adc_rd/clk_max [15];
u_adc_rd/clk_max [16];
u_adc_rd/clk_max [17];
u_adc_rd/clk_max [18];
u_adc_rd/clk_max [19];
u_adc_rd/clk_max [20];
u_adc_rd/clk_max [22];
u_adc_rd/dclk_cnt [0];
u_adc_rd/dclk_cnt [1];
u_adc_rd/dclk_cnt [2];
u_adc_rd/dclk_cnt [3];
u_adc_rd/dclk_cnt [4];
u_adc_rd/dclk_cnt [5];
u_adc_rd/dclk_cnt [6];
u_adc_rd/dclk_cnt [7];
u_adc_rd/dclk_cnt [8];
u_adc_rd/dclk_cnt [9];
u_adc_rd/dclk_cnt [10];
u_adc_rd/dclk_cnt [11];
u_adc_rd/dclk_cnt [12];
u_adc_rd/dclk_cnt [13];
u_adc_rd/dclk_cnt [14];
u_adc_rd/dclk_cnt [15];
u_adc_rd/dclk_cnt [16];
u_adc_rd/dclk_cnt [17];
u_adc_rd/dclk_cnt [18];
u_adc_rd/dclk_cnt [19];
u_adc_rd/dclk_cnt [20];
u_adc_rd/dclk_cnt [21];
u_adc_rd/dclk_cnt [22];
u_adc_rd/dclk_cnt [23];
u_adc_rd/dclk_max [0];
u_adc_rd/dclk_max [1];
u_adc_rd/dclk_max [2];
u_adc_rd/dclk_max [3];
u_adc_rd/dclk_max [4];
u_adc_rd/dclk_max [5];
u_adc_rd/dclk_max [6];
u_adc_rd/dclk_max [7];
u_adc_rd/dclk_max [8];
u_adc_rd/dclk_max [9];
u_adc_rd/dclk_max [10];
u_adc_rd/dclk_max [11];
u_adc_rd/dclk_max [12];
u_adc_rd/dclk_max [13];
u_adc_rd/dclk_max [14];
u_adc_rd/point_cnt [0];
u_adc_rd/point_cnt [1];
u_adc_rd/point_cnt [2];
u_adc_rd/point_cnt [3];
u_adc_rd/point_cnt [4];
u_adc_rd/point_cnt [5];
u_adc_rd/point_cnt [6];
u_adc_rd/point_cnt [7];
u_adc_rd/point_max [1];
u_adc_rd/point_max [2];
u_adc_rd/point_max [3];
u_adc_rd/point_max [4];
u_adc_rd/point_max [5];
u_adc_rd/point_max [6];
u_adc_rd/point_max [7];
u_adc_rd/round_cnt [0];
u_adc_rd/round_cnt [1];
u_adc_rd/round_cnt [2];
u_adc_rd/round_cnt [3];
u_adc_rd/round_cnt [4];
u_adc_rd/round_cnt [5];
u_adc_rd/round_cnt [6];
u_adc_rd/round_cnt [7];
u_adc_rd/round_max [1];
u_adc_rd/round_max [3];
u_adc_rd/round_max [5];
u_adc_rd/round_max [6];
u_adc_rd/round_max [7];
u_adc_rd/time_state0 [0];
u_adc_rd/time_state0 [1];
u_adc_rd/time_state0 [2];
u_adc_rd/time_state0 [3];
u_adc_rd/time_state0 [4];
u_force_trig/N9 [6];
u_force_trig/N9 [7];
u_force_trig/N9 [8];
u_force_trig/N9 [9];
u_force_trig/N9 [10];
u_force_trig/N9 [11];
u_force_trig/N9 [12];
u_force_trig/N9 [13];
u_force_trig/N9 [14];
u_force_trig/N9 [15];
u_force_trig/N9 [16];
u_force_trig/N9 [17];
u_force_trig/N9 [18];
u_force_trig/N9 [19];
u_force_trig/N9 [20];
u_force_trig/N9 [21];
u_force_trig/N9 [22];
u_force_trig/N9 [23];
u_force_trig/N9 [24];
u_force_trig/N9 [25];
u_force_trig/N9 [26];
u_force_trig/N9 [27];
u_force_trig/N9 [28];
u_force_trig/N9 [29];
u_force_trig/N9 [30];
u_force_trig/N9_1.co [2];
u_force_trig/N9_1.co [4];
u_force_trig/N9_1.co [6];
u_force_trig/N9_1.co [8];
u_force_trig/N9_1.co [10];
u_force_trig/N9_1.co [12];
u_force_trig/N9_1.co [14];
u_force_trig/N9_1.co [16];
u_force_trig/N9_1.co [18];
u_force_trig/N9_1.co [20];
u_force_trig/N9_1.co [22];
u_force_trig/N9_1.co [24];
u_force_trig/N10.co [4];
u_force_trig/N10.co [8];
u_force_trig/N10.co [12];
u_force_trig/N10.co [16];
u_force_trig/N10.co [20];
u_force_trig/N10.co [24];
u_force_trig/N10.co [28];
u_force_trig/N18.co [2];
u_force_trig/N18.co [6];
u_force_trig/N18.co [10];
u_force_trig/N18.co [14];
u_force_trig/N18.co [18];
u_force_trig/N18.co [22];
u_force_trig/N134 [0];
u_force_trig/N134 [1];
u_force_trig/N134 [2];
u_force_trig/N134 [3];
u_force_trig/N134 [4];
u_force_trig/N134 [5];
u_force_trig/N134 [6];
u_force_trig/N134 [7];
u_force_trig/N134 [8];
u_force_trig/N134 [9];
u_force_trig/N134 [10];
u_force_trig/N134 [11];
u_force_trig/N134 [12];
u_force_trig/N134 [13];
u_force_trig/N134 [14];
u_force_trig/N134 [15];
u_force_trig/N134 [16];
u_force_trig/N134 [17];
u_force_trig/N134 [18];
u_force_trig/N134 [19];
u_force_trig/N134 [20];
u_force_trig/N134 [21];
u_force_trig/N134 [22];
u_force_trig/N134 [23];
u_force_trig/N134 [24];
u_force_trig/force_trig_cnt [0];
u_force_trig/force_trig_cnt [1];
u_force_trig/force_trig_cnt [2];
u_force_trig/force_trig_cnt [3];
u_force_trig/force_trig_cnt [4];
u_force_trig/force_trig_cnt [5];
u_force_trig/force_trig_cnt [6];
u_force_trig/force_trig_cnt [7];
u_force_trig/force_trig_cnt [8];
u_force_trig/force_trig_cnt [9];
u_force_trig/force_trig_cnt [10];
u_force_trig/force_trig_cnt [11];
u_force_trig/force_trig_cnt [12];
u_force_trig/force_trig_cnt [13];
u_force_trig/force_trig_cnt [14];
u_force_trig/force_trig_cnt [15];
u_force_trig/force_trig_cnt [16];
u_force_trig/force_trig_cnt [17];
u_force_trig/force_trig_cnt [18];
u_force_trig/force_trig_cnt [19];
u_force_trig/force_trig_cnt [20];
u_force_trig/force_trig_cnt [21];
u_force_trig/force_trig_cnt [22];
u_force_trig/force_trig_cnt [23];
u_force_trig/force_trig_cnt [24];
u_force_trig/force_trig_cnt [25];
u_force_trig/force_trig_cnt [26];
u_force_trig/force_trig_cnt [27];
u_force_trig/force_trig_cnt [28];
u_force_trig/force_trig_cnt [29];
u_force_trig/force_trig_cnt [30];
u_force_trig/force_trig_cnt [31];
u_force_trig/force_trig_max [5];
u_force_trig/force_trig_max [6];
u_force_trig/force_trig_max [7];
u_force_trig/force_trig_max [8];
u_force_trig/force_trig_max [9];
u_force_trig/force_trig_max [10];
u_force_trig/force_trig_max [11];
u_force_trig/force_trig_max [12];
u_force_trig/force_trig_max [13];
u_force_trig/force_trig_max [14];
u_force_trig/force_trig_max [15];
u_force_trig/force_trig_max [16];
u_force_trig/force_trig_max [17];
u_force_trig/force_trig_max [18];
u_force_trig/force_trig_max [19];
u_force_trig/force_trig_max [20];
u_force_trig/force_trig_max [21];
u_force_trig/force_trig_max [22];
u_force_trig/force_trig_max [23];
u_force_trig/force_trig_max [24];
u_force_trig/force_trig_max [25];
u_force_trig/force_trig_max [26];
u_force_trig/force_trig_max [27];
u_force_trig/force_trig_max [28];
u_force_trig/force_trig_max [29];
u_ip_fifo/N572 [1];
u_ip_fifo/N572 [2];
u_ip_fifo/RD_400x2_cnt [0];
u_ip_fifo/RD_400x2_cnt [1];
u_ip_fifo/RD_400x2_cnt [2];
u_ip_fifo/RD_400x2_cnt [3];
u_ip_fifo/RD_400x2_cnt [4];
u_ip_fifo/RD_400x2_cnt [5];
u_ip_fifo/RD_400x2_cnt [6];
u_ip_fifo/RD_400x2_cnt [7];
u_ip_fifo/RD_400x2_cnt [8];
u_ip_fifo/RD_400x2_cnt [9];
u_ip_fifo/WR_200x2_cnt [0];
u_ip_fifo/WR_200x2_cnt [1];
u_ip_fifo/WR_200x2_cnt [2];
u_ip_fifo/WR_200x2_cnt [3];
u_ip_fifo/WR_200x2_cnt [4];
u_ip_fifo/WR_200x2_cnt [5];
u_ip_fifo/WR_200x2_cnt [6];
u_ip_fifo/WR_200x2_cnt [7];
u_ip_fifo/WR_200x2_cnt [8];
u_ip_fifo/WR_200x2_cnt [9];
u_ip_fifo/current_state [1];
u_ip_fifo/current_state [2];
u_ip_fifo/delay_cnt [0];
u_ip_fifo/delay_cnt [1];
u_ip_fifo/delay_cnt [2];
u_ip_fifo/delay_cnt [3];
u_ip_fifo/fifo_rd_data_count [0];
u_ip_fifo/fifo_rd_data_count [1];
u_ip_fifo/fifo_rd_data_count [2];
u_ip_fifo/fifo_rd_data_count [3];
u_ip_fifo/fifo_rd_data_count [4];
u_ip_fifo/fifo_rd_data_count [5];
u_ip_fifo/fifo_rd_data_count [6];
u_ip_fifo/fifo_rd_data_count [7];
u_ip_fifo/fifo_rd_data_count [8];
u_ip_fifo/fifo_rd_data_count [9];
u_ip_fifo/fifo_rd_data_count [10];
u_ip_fifo/fifo_wr_data [0];
u_ip_fifo/fifo_wr_data [1];
u_ip_fifo/fifo_wr_data [2];
u_ip_fifo/fifo_wr_data [3];
u_ip_fifo/fifo_wr_data [4];
u_ip_fifo/fifo_wr_data_count [0];
u_ip_fifo/fifo_wr_data_count [1];
u_ip_fifo/fifo_wr_data_count [2];
u_ip_fifo/fifo_wr_data_count [3];
u_ip_fifo/fifo_wr_data_count [4];
u_ip_fifo/fifo_wr_data_count [5];
u_ip_fifo/fifo_wr_data_count [6];
u_ip_fifo/fifo_wr_data_count [7];
u_ip_fifo/fifo_wr_data_count [8];
u_ip_fifo/fifo_wr_data_count [9];
u_ip_fifo/fifo_wr_data_count [10];
u_ip_fifo/next_state [1];
u_ip_fifo/next_state [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N2 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N79 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.co [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N157.co [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.co [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N160.co [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N286_5.co [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N286_5.co [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N286_5.co [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N286_5.co [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N286_5.co [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.co [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.co [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.co [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.co [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/N322_5.co [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb0 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/nb2 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rbin [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rptr [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rrptr [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr1 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/rwptr2 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wbin [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wptr [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr1 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wrptr2 [10];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/U_ipml_fifo_ctrl/wwptr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/rd_addr [9];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [0];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [1];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [2];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [3];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [4];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [5];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [6];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [7];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [8];
u_ip_fifo/u_async_fifo/U_ipml_fifo_async_fifo/wr_addr [9];
u_output_shaping/gate_set_cnt [0];
u_output_shaping/gate_set_cnt [1];
u_output_shaping/gate_set_cnt [2];
u_spi_drive/bit_cnt [0];
u_spi_drive/bit_cnt [1];
u_spi_drive/bit_cnt [2];
u_spi_drive/bit_cnt [3];
u_spi_drive/bit_cnt [4];
u_spi_drive/bit_cnt [5];
u_spi_drive/bit_cnt [6];
u_spi_drive/bit_cnt [7];
u_spi_drive/bit_cnt [8];
u_spi_drive/bit_cnt [9];
u_spi_drive/bit_cnt [10];
u_spi_drive/bit_cnt [11];
u_spi_drive/bit_cnt [12];
u_spi_drive/bit_cnt [13];
u_spi_drive/bit_cnt [14];
u_spi_drive/bit_cnt [15];
u_spi_drive/bit_cnt [16];
u_spi_drive/bit_cnt [17];
u_spi_drive/bit_cnt [18];
u_spi_drive/bit_cnt [19];
u_spi_drive/bit_cnt [20];
u_spi_drive/bit_cnt [21];
u_spi_drive/bit_cnt [22];
u_spi_drive/bit_cnt [23];
u_spi_drive/bit_cnt [24];
u_spi_drive/bit_cnt [25];
u_spi_drive/bit_cnt [26];
u_spi_drive/bit_cnt [27];
u_spi_drive/bit_cnt [28];
u_spi_drive/bit_cnt [29];
u_spi_drive/bit_cnt [30];
u_spi_drive/bit_cnt [31];
u_spi_drive/current_state [0];
u_spi_drive/data_buffer [0];
u_spi_drive/data_buffer [1];
u_spi_drive/data_buffer [2];
u_spi_drive/data_buffer [3];
u_spi_drive/data_buffer [4];
u_spi_drive/data_buffer [5];
u_spi_drive/data_buffer [6];
u_spi_drive/data_buffer [7];
u_spi_drive/next_state [0];
u_state_control/N2.co [2];
u_state_control/ampl_state0 [0];
u_state_control/ampl_state0 [1];
u_state_control/ampl_state0 [2];
u_state_control/ampl_state0 [3];
u_state_control/meas_state0 [0];
u_state_control/meas_state0 [1];
u_state_control/meas_state_reg [0];
u_state_control/nb0 [3];
u_state_control/nb4 [1];
u_state_control/nb4 [2];
u_state_control/nb4 [3];
u_state_control/nb4 [4];
u_state_control/time_state0 [0];
u_state_control/time_state0 [1];
u_state_control/time_state0 [2];
u_state_control/time_state0 [3];
u_state_control/time_state0 [4];
u_state_control/u_key_debounce_force_trig/N10 [1];
u_state_control/u_key_debounce_force_trig/N10 [2];
u_state_control/u_key_debounce_force_trig/N10 [3];
u_state_control/u_key_debounce_force_trig/N10 [4];
u_state_control/u_key_debounce_force_trig/N10 [5];
u_state_control/u_key_debounce_force_trig/N10 [6];
u_state_control/u_key_debounce_force_trig/N10 [7];
u_state_control/u_key_debounce_force_trig/N10 [8];
u_state_control/u_key_debounce_force_trig/N10 [9];
u_state_control/u_key_debounce_force_trig/N10 [10];
u_state_control/u_key_debounce_force_trig/N10 [11];
u_state_control/u_key_debounce_force_trig/N10 [12];
u_state_control/u_key_debounce_force_trig/N10 [13];
u_state_control/u_key_debounce_force_trig/N10 [14];
u_state_control/u_key_debounce_force_trig/N10 [15];
u_state_control/u_key_debounce_force_trig/N10 [16];
u_state_control/u_key_debounce_force_trig/N10 [17];
u_state_control/u_key_debounce_force_trig/N10_1.co [2];
u_state_control/u_key_debounce_force_trig/N10_1.co [4];
u_state_control/u_key_debounce_force_trig/N10_1.co [6];
u_state_control/u_key_debounce_force_trig/N10_1.co [8];
u_state_control/u_key_debounce_force_trig/N10_1.co [10];
u_state_control/u_key_debounce_force_trig/N10_1.co [12];
u_state_control/u_key_debounce_force_trig/N10_1.co [14];
u_state_control/u_key_debounce_force_trig/N10_1.co [16];
u_state_control/u_key_debounce_force_trig/N10_1.co [18];
u_state_control/u_key_debounce_force_trig/cnt [0];
u_state_control/u_key_debounce_force_trig/cnt [1];
u_state_control/u_key_debounce_force_trig/cnt [2];
u_state_control/u_key_debounce_force_trig/cnt [3];
u_state_control/u_key_debounce_force_trig/cnt [4];
u_state_control/u_key_debounce_force_trig/cnt [5];
u_state_control/u_key_debounce_force_trig/cnt [6];
u_state_control/u_key_debounce_force_trig/cnt [7];
u_state_control/u_key_debounce_force_trig/cnt [8];
u_state_control/u_key_debounce_force_trig/cnt [9];
u_state_control/u_key_debounce_force_trig/cnt [10];
u_state_control/u_key_debounce_force_trig/cnt [11];
u_state_control/u_key_debounce_force_trig/cnt [12];
u_state_control/u_key_debounce_force_trig/cnt [13];
u_state_control/u_key_debounce_force_trig/cnt [14];
u_state_control/u_key_debounce_force_trig/cnt [15];
u_state_control/u_key_debounce_force_trig/cnt [16];
u_state_control/u_key_debounce_force_trig/cnt [17];
u_state_control/u_key_debounce_force_trig/cnt [18];
u_state_control/u_key_debounce_force_trig/cnt [19];
u_state_control/u_key_debounce_run/N10 [1];
u_state_control/u_key_debounce_run/N10 [2];
u_state_control/u_key_debounce_run/N10 [3];
u_state_control/u_key_debounce_run/N10 [4];
u_state_control/u_key_debounce_run/N10 [5];
u_state_control/u_key_debounce_run/N10 [6];
u_state_control/u_key_debounce_run/N10 [7];
u_state_control/u_key_debounce_run/N10 [8];
u_state_control/u_key_debounce_run/N10 [9];
u_state_control/u_key_debounce_run/N10 [10];
u_state_control/u_key_debounce_run/N10 [11];
u_state_control/u_key_debounce_run/N10 [12];
u_state_control/u_key_debounce_run/N10 [13];
u_state_control/u_key_debounce_run/N10 [14];
u_state_control/u_key_debounce_run/N10 [15];
u_state_control/u_key_debounce_run/N10 [16];
u_state_control/u_key_debounce_run/N10 [17];
u_state_control/u_key_debounce_run/N10_1.co [2];
u_state_control/u_key_debounce_run/N10_1.co [4];
u_state_control/u_key_debounce_run/N10_1.co [6];
u_state_control/u_key_debounce_run/N10_1.co [8];
u_state_control/u_key_debounce_run/N10_1.co [10];
u_state_control/u_key_debounce_run/N10_1.co [12];
u_state_control/u_key_debounce_run/N10_1.co [14];
u_state_control/u_key_debounce_run/N10_1.co [16];
u_state_control/u_key_debounce_run/N10_1.co [18];
u_state_control/u_key_debounce_run/cnt [0];
u_state_control/u_key_debounce_run/cnt [1];
u_state_control/u_key_debounce_run/cnt [2];
u_state_control/u_key_debounce_run/cnt [3];
u_state_control/u_key_debounce_run/cnt [4];
u_state_control/u_key_debounce_run/cnt [5];
u_state_control/u_key_debounce_run/cnt [6];
u_state_control/u_key_debounce_run/cnt [7];
u_state_control/u_key_debounce_run/cnt [8];
u_state_control/u_key_debounce_run/cnt [9];
u_state_control/u_key_debounce_run/cnt [10];
u_state_control/u_key_debounce_run/cnt [11];
u_state_control/u_key_debounce_run/cnt [12];
u_state_control/u_key_debounce_run/cnt [13];
u_state_control/u_key_debounce_run/cnt [14];
u_state_control/u_key_debounce_run/cnt [15];
u_state_control/u_key_debounce_run/cnt [16];
u_state_control/u_key_debounce_run/cnt [17];
u_state_control/u_key_debounce_run/cnt [18];
u_state_control/u_key_debounce_run/cnt [19];
u_state_control/u_key_debounce_single/N10 [1];
u_state_control/u_key_debounce_single/N10 [2];
u_state_control/u_key_debounce_single/N10 [3];
u_state_control/u_key_debounce_single/N10 [4];
u_state_control/u_key_debounce_single/N10 [5];
u_state_control/u_key_debounce_single/N10 [6];
u_state_control/u_key_debounce_single/N10 [7];
u_state_control/u_key_debounce_single/N10 [8];
u_state_control/u_key_debounce_single/N10 [9];
u_state_control/u_key_debounce_single/N10 [10];
u_state_control/u_key_debounce_single/N10 [11];
u_state_control/u_key_debounce_single/N10 [12];
u_state_control/u_key_debounce_single/N10 [13];
u_state_control/u_key_debounce_single/N10 [14];
u_state_control/u_key_debounce_single/N10 [15];
u_state_control/u_key_debounce_single/N10 [16];
u_state_control/u_key_debounce_single/N10 [17];
u_state_control/u_key_debounce_single/N10_1.co [2];
u_state_control/u_key_debounce_single/N10_1.co [4];
u_state_control/u_key_debounce_single/N10_1.co [6];
u_state_control/u_key_debounce_single/N10_1.co [8];
u_state_control/u_key_debounce_single/N10_1.co [10];
u_state_control/u_key_debounce_single/N10_1.co [12];
u_state_control/u_key_debounce_single/N10_1.co [14];
u_state_control/u_key_debounce_single/N10_1.co [16];
u_state_control/u_key_debounce_single/N10_1.co [18];
u_state_control/u_key_debounce_single/cnt [0];
u_state_control/u_key_debounce_single/cnt [1];
u_state_control/u_key_debounce_single/cnt [2];
u_state_control/u_key_debounce_single/cnt [3];
u_state_control/u_key_debounce_single/cnt [4];
u_state_control/u_key_debounce_single/cnt [5];
u_state_control/u_key_debounce_single/cnt [6];
u_state_control/u_key_debounce_single/cnt [7];
u_state_control/u_key_debounce_single/cnt [8];
u_state_control/u_key_debounce_single/cnt [9];
u_state_control/u_key_debounce_single/cnt [10];
u_state_control/u_key_debounce_single/cnt [11];
u_state_control/u_key_debounce_single/cnt [12];
u_state_control/u_key_debounce_single/cnt [13];
u_state_control/u_key_debounce_single/cnt [14];
u_state_control/u_key_debounce_single/cnt [15];
u_state_control/u_key_debounce_single/cnt [16];
u_state_control/u_key_debounce_single/cnt [17];
u_state_control/u_key_debounce_single/cnt [18];
u_state_control/u_key_debounce_single/cnt [19];
ntR0;
ntR1;
ntR2;
ntR3;
ntR4;
ntR5;
ntR6;
ntR7;
ntR8;
ntR9;
ntR10;
ntR11;
ntR12;
ntR13;
ntR14;
ntR15;
ntR16;
ntR17;
ntR18;
ntR19;
ntR20;
ntR21;
ntR22;
ntR23;
ntR24;
ntR25;
ntR26;
ntR27;
ntR28;
ntR29;
ntR30;
ntR31;
ntR32;
ntR33;
ntR34;
ntR35;
ntR36;
ntR37;
ntR38;
ntR39;
ntR40;
ntR41;
ntR42;
ntR43;
ntR44;
ntR45;
ntR46;
ntR47;
ntR48;
ntR49;
ntR50;
ntR51;
ntR52;
ntR53;
ntR54;
ntR55;
ntR56;
ntR57;
ntR58;
ntR59;
ntR60;
ntR61;
ntR62;
ntR63;
ntR64;
ntR65;
ntR66;
ntR67;
ntR68;
ntR69;
ntR70;
ntR71;
ntR72;
ntR73;
ntR74;
ntR75;
ntR76;
ntR77;
ntR78;
ntR79;
ntR80;
ntR81;
ntR82;
ntR83;
ntR84;
ntR85;
ntR86;
ntR87;
ntR88;
ntR89;
ntR90;
ntR91;
ntR92;
ntR93;
ntR94;
ntR95;
ntR96;
ntR97;
ntR98;
ntR99;
ntR100;
ntR101;
ntR102;
ntR103;
ntR104;
ntR105;
ntR106;
ntR107;
ntR108;
ntR109;
ntR110;
ntR111;
ntR112;
ntR113;
ntR114;
ntR115;
ntR116;
ntR117;
ntR118;
ntR119;
ntR120;
ntR121;
ntR122;
ntR123;
ntR124;
ntR125;
ntR126;
ntR127;
ntR128;
ntR129;
ntR130;
ntR131;
ntR132;
ntR133;
ntR134;
ntR135;
ntR136;
ntR137;
ntR138;
ntR139;
ntR140;
ntR141;
ntR142;
ntR143;
ntR144;
ntR145;
ntR146;
ntR147;
ntR148;
ntR149;
ntR150;
ntR151;
ntR152;
ntR153;
ntR154;
ntR155;
ntR156;
ntR157;
ntR158;
ntR159;
ntR160;
ntR161;
ntR162;
ntR163;
ntR164;
ntR165;
ntR166;
ntR167;
ntR168;
ntR169;
ntR170;
ntR171;
ntR172;
ntR173;
ntR174;
ntR175;
ntR176;
ntR177;
ntR178;
ntR179;
ntR180;
ntR181;
ntR182;
ntR183;
ntR184;
ntR185;
ntR186;
ntR187;
ntR188;
ntR189;
ntR190;
ntR191;
ntR192;
ntR193;
ntR194;
ntR195;
ntR196;
ntR197;
ntR198;
ntR199;
ntR200;
ntR201;
ntR202;
ntR203;
ntR204;
ntR205;
ntR206;
ntR207;
ntR208;
ntR209;
ntR210;
ntR211;
ntR212;
ntR213;
ntR214;
ntR215;
ntR216;
ntR217;
ntR218;
ntR219;
ntR220;
ntR221;
ntR222;
ntR223;
ntR224;
ntR225;
ntR226;
ntR227;
ntR228;
ntR229;
ntR230;
ntR231;
ntR232;
ntR233;
ntR234;

Clock
top_module|sys_clk;1000
pll_clk|u_pll_clk/u_pll_e3/CLKOUT1;1002


