
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/perlbench_53B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 2503714 heartbeat IPC: 3.99407 cumulative IPC: 3.99407 (Simulation time: 0 hr 0 min 32 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 2503715 (Simulation time: 0 hr 0 min 32 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 15175758 heartbeat IPC: 0.789139 cumulative IPC: 0.789138 (Simulation time: 0 hr 1 min 16 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 25184804 heartbeat IPC: 0.999096 cumulative IPC: 0.881792 (Simulation time: 0 hr 2 min 1 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 37135929 heartbeat IPC: 0.836742 cumulative IPC: 0.866246 (Simulation time: 0 hr 2 min 45 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 48304152 heartbeat IPC: 0.895397 cumulative IPC: 0.873354 (Simulation time: 0 hr 3 min 30 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 61319520 heartbeat IPC: 0.768323 cumulative IPC: 0.850112 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 75100041 heartbeat IPC: 0.725662 cumulative IPC: 0.826488 (Simulation time: 0 hr 5 min 7 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 88806578 heartbeat IPC: 0.729579 cumulative IPC: 0.811097 (Simulation time: 0 hr 5 min 59 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 101489466 heartbeat IPC: 0.788464 cumulative IPC: 0.808197 (Simulation time: 0 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 115322964 heartbeat IPC: 0.722883 cumulative IPC: 0.797736 (Simulation time: 0 hr 7 min 39 sec) 
Heartbeat CPU 0 instructions: 110000002 cycles: 127598051 heartbeat IPC: 0.814658 cumulative IPC: 0.799397 (Simulation time: 0 hr 8 min 25 sec) 
Finished CPU 0 instructions: 100000000 cycles: 125094337 cumulative IPC: 0.799397 (Simulation time: 0 hr 8 min 25 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.799397 instructions: 100000000 cycles: 125094337
cpu0_DTLB TOTAL     ACCESS:   24814624  HIT:   24162046  MISS:     652578
cpu0_DTLB LOAD      ACCESS:   16193354  HIT:   15631539  MISS:     561815
cpu0_DTLB RFO       ACCESS:    8621270  HIT:    8530507  MISS:      90763
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.26085 cycles
cpu0_ITLB TOTAL     ACCESS:    8010918  HIT:    7934333  MISS:      76585
cpu0_ITLB LOAD      ACCESS:    8010918  HIT:    7934333  MISS:      76585
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 9.11634 cycles
cpu0_L1I TOTAL     ACCESS:   11821300  HIT:   11145109  MISS:     676191
cpu0_L1I LOAD      ACCESS:   11821300  HIT:   11145109  MISS:     676191
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 12.0979 cycles
cpu0_STLB TOTAL     ACCESS:     729163  HIT:     723350  MISS:       5813
cpu0_STLB LOAD      ACCESS:     638400  HIT:     633283  MISS:       5117
cpu0_STLB RFO       ACCESS:      90763  HIT:      90067  MISS:        696
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 30.0621 cycles
cpu0_L1D TOTAL     ACCESS:   31988022  HIT:   31030279  MISS:     957743
cpu0_L1D LOAD      ACCESS:   17000443  HIT:   16127714  MISS:     872729
cpu0_L1D RFO       ACCESS:   14981809  HIT:   14898073  MISS:      83736
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       5770  HIT:       4492  MISS:       1278
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 16.7668 cycles
cpu0_L2C TOTAL     ACCESS:    1881695  HIT:    1715436  MISS:     166259
cpu0_L2C LOAD      ACCESS:    1548907  HIT:    1404576  MISS:     144331
cpu0_L2C RFO       ACCESS:      83730  HIT:      62404  MISS:      21326
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     247780  HIT:     247304  MISS:        476
cpu0_L2C TRANSLATION ACCESS:       1278  HIT:       1152  MISS:        126
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 37.5286 cycles
LLC TOTAL     ACCESS:     213735  HIT:     194537  MISS:      19198
LLC LOAD      ACCESS:     144331  HIT:     130861  MISS:      13470
LLC RFO       ACCESS:      21326  HIT:      16311  MISS:       5015
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      47952  HIT:      47251  MISS:        701
LLC TRANSLATION ACCESS:        126  HIT:        114  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 143.661 cycles
Insertion Distribution: 
	LOAD 2789 0 29731 280 
	RFO 5 0 6790 199 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 701 
	 0 0 33 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3766  ROW_BUFFER_MISS:      14713
 DBUS AVG_CONGESTED_CYCLE:     3.8576
 WQ ROW_BUFFER_HIT:        892  ROW_BUFFER_MISS:       2681  FULL:          0


CPU 0 Branch Prediction Accuracy: 94.2848% MPKI: 12.6658 Average ROB Occupancy at Mispredict: 36.289
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00232
BRANCH_INDIRECT: 0.81431
BRANCH_CONDITIONAL: 10.3853
BRANCH_DIRECT_CALL: 0.00236
BRANCH_INDIRECT_CALL: 1.44344
BRANCH_RETURN: 0.01802

