/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* ACC */
.set ACC__0__DR, CYREG_GPIO_PRT3_DR
.set ACC__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ACC__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ACC__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ACC__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ACC__0__HSIOM_MASK, 0x0000F000
.set ACC__0__HSIOM_SHIFT, 12
.set ACC__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__0__INTR, CYREG_GPIO_PRT3_INTR
.set ACC__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ACC__0__MASK, 0x08
.set ACC__0__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ACC__0__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ACC__0__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ACC__0__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ACC__0__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ACC__0__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ACC__0__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ACC__0__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ACC__0__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ACC__0__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ACC__0__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ACC__0__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ACC__0__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ACC__0__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ACC__0__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ACC__0__PC, CYREG_GPIO_PRT3_PC
.set ACC__0__PC2, CYREG_GPIO_PRT3_PC2
.set ACC__0__PORT, 3
.set ACC__0__PS, CYREG_GPIO_PRT3_PS
.set ACC__0__SHIFT, 3
.set ACC__1__DR, CYREG_GPIO_PRT3_DR
.set ACC__1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ACC__1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ACC__1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ACC__1__HSIOM, CYREG_HSIOM_PORT_SEL3
.set ACC__1__HSIOM_MASK, 0x000F0000
.set ACC__1__HSIOM_SHIFT, 16
.set ACC__1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__1__INTR, CYREG_GPIO_PRT3_INTR
.set ACC__1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ACC__1__MASK, 0x10
.set ACC__1__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ACC__1__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ACC__1__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ACC__1__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ACC__1__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ACC__1__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ACC__1__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ACC__1__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ACC__1__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ACC__1__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ACC__1__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ACC__1__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ACC__1__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ACC__1__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ACC__1__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ACC__1__PC, CYREG_GPIO_PRT3_PC
.set ACC__1__PC2, CYREG_GPIO_PRT3_PC2
.set ACC__1__PORT, 3
.set ACC__1__PS, CYREG_GPIO_PRT3_PS
.set ACC__1__SHIFT, 4
.set ACC__DR, CYREG_GPIO_PRT3_DR
.set ACC__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ACC__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ACC__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ACC__INT1__DR, CYREG_GPIO_PRT3_DR
.set ACC__INT1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ACC__INT1__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ACC__INT1__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ACC__INT1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INT1__INTR, CYREG_GPIO_PRT3_INTR
.set ACC__INT1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INT1__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ACC__INT1__MASK, 0x10
.set ACC__INT1__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ACC__INT1__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ACC__INT1__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ACC__INT1__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ACC__INT1__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ACC__INT1__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ACC__INT1__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ACC__INT1__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ACC__INT1__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ACC__INT1__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ACC__INT1__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ACC__INT1__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ACC__INT1__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ACC__INT1__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ACC__INT1__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ACC__INT1__PC, CYREG_GPIO_PRT3_PC
.set ACC__INT1__PC2, CYREG_GPIO_PRT3_PC2
.set ACC__INT1__PORT, 3
.set ACC__INT1__PS, CYREG_GPIO_PRT3_PS
.set ACC__INT1__SHIFT, 4
.set ACC__INT2__DR, CYREG_GPIO_PRT3_DR
.set ACC__INT2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set ACC__INT2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set ACC__INT2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set ACC__INT2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INT2__INTR, CYREG_GPIO_PRT3_INTR
.set ACC__INT2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INT2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ACC__INT2__MASK, 0x08
.set ACC__INT2__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ACC__INT2__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ACC__INT2__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ACC__INT2__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ACC__INT2__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ACC__INT2__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ACC__INT2__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ACC__INT2__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ACC__INT2__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ACC__INT2__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ACC__INT2__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ACC__INT2__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ACC__INT2__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ACC__INT2__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ACC__INT2__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ACC__INT2__PC, CYREG_GPIO_PRT3_PC
.set ACC__INT2__PC2, CYREG_GPIO_PRT3_PC2
.set ACC__INT2__PORT, 3
.set ACC__INT2__PS, CYREG_GPIO_PRT3_PS
.set ACC__INT2__SHIFT, 3
.set ACC__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INTR, CYREG_GPIO_PRT3_INTR
.set ACC__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set ACC__INTSTAT, CYREG_GPIO_PRT3_INTR
.set ACC__MASK, 0x18
.set ACC__PA__CFG0, CYREG_UDB_PA7_CFG0
.set ACC__PA__CFG1, CYREG_UDB_PA7_CFG1
.set ACC__PA__CFG10, CYREG_UDB_PA7_CFG10
.set ACC__PA__CFG11, CYREG_UDB_PA7_CFG11
.set ACC__PA__CFG12, CYREG_UDB_PA7_CFG12
.set ACC__PA__CFG13, CYREG_UDB_PA7_CFG13
.set ACC__PA__CFG14, CYREG_UDB_PA7_CFG14
.set ACC__PA__CFG2, CYREG_UDB_PA7_CFG2
.set ACC__PA__CFG3, CYREG_UDB_PA7_CFG3
.set ACC__PA__CFG4, CYREG_UDB_PA7_CFG4
.set ACC__PA__CFG5, CYREG_UDB_PA7_CFG5
.set ACC__PA__CFG6, CYREG_UDB_PA7_CFG6
.set ACC__PA__CFG7, CYREG_UDB_PA7_CFG7
.set ACC__PA__CFG8, CYREG_UDB_PA7_CFG8
.set ACC__PA__CFG9, CYREG_UDB_PA7_CFG9
.set ACC__PC, CYREG_GPIO_PRT3_PC
.set ACC__PC2, CYREG_GPIO_PRT3_PC2
.set ACC__PORT, 3
.set ACC__PS, CYREG_GPIO_PRT3_PS
.set ACC__SHIFT, 3
.set ACC__SNAP, CYREG_GPIO_PRT3_INTR
.set ACC_ISR__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ACC_ISR__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ACC_ISR__INTC_MASK, 0x08
.set ACC_ISR__INTC_NUMBER, 3
.set ACC_ISR__INTC_PRIOR_MASK, 0xC0000000
.set ACC_ISR__INTC_PRIOR_NUM, 3
.set ACC_ISR__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set ACC_ISR__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ACC_ISR__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C */
.set I2C_SCB__CTRL, CYREG_SCB3_CTRL
.set I2C_SCB__EZ_DATA0, CYREG_SCB3_EZ_DATA0
.set I2C_SCB__EZ_DATA1, CYREG_SCB3_EZ_DATA1
.set I2C_SCB__EZ_DATA10, CYREG_SCB3_EZ_DATA10
.set I2C_SCB__EZ_DATA11, CYREG_SCB3_EZ_DATA11
.set I2C_SCB__EZ_DATA12, CYREG_SCB3_EZ_DATA12
.set I2C_SCB__EZ_DATA13, CYREG_SCB3_EZ_DATA13
.set I2C_SCB__EZ_DATA14, CYREG_SCB3_EZ_DATA14
.set I2C_SCB__EZ_DATA15, CYREG_SCB3_EZ_DATA15
.set I2C_SCB__EZ_DATA16, CYREG_SCB3_EZ_DATA16
.set I2C_SCB__EZ_DATA17, CYREG_SCB3_EZ_DATA17
.set I2C_SCB__EZ_DATA18, CYREG_SCB3_EZ_DATA18
.set I2C_SCB__EZ_DATA19, CYREG_SCB3_EZ_DATA19
.set I2C_SCB__EZ_DATA2, CYREG_SCB3_EZ_DATA2
.set I2C_SCB__EZ_DATA20, CYREG_SCB3_EZ_DATA20
.set I2C_SCB__EZ_DATA21, CYREG_SCB3_EZ_DATA21
.set I2C_SCB__EZ_DATA22, CYREG_SCB3_EZ_DATA22
.set I2C_SCB__EZ_DATA23, CYREG_SCB3_EZ_DATA23
.set I2C_SCB__EZ_DATA24, CYREG_SCB3_EZ_DATA24
.set I2C_SCB__EZ_DATA25, CYREG_SCB3_EZ_DATA25
.set I2C_SCB__EZ_DATA26, CYREG_SCB3_EZ_DATA26
.set I2C_SCB__EZ_DATA27, CYREG_SCB3_EZ_DATA27
.set I2C_SCB__EZ_DATA28, CYREG_SCB3_EZ_DATA28
.set I2C_SCB__EZ_DATA29, CYREG_SCB3_EZ_DATA29
.set I2C_SCB__EZ_DATA3, CYREG_SCB3_EZ_DATA3
.set I2C_SCB__EZ_DATA30, CYREG_SCB3_EZ_DATA30
.set I2C_SCB__EZ_DATA31, CYREG_SCB3_EZ_DATA31
.set I2C_SCB__EZ_DATA4, CYREG_SCB3_EZ_DATA4
.set I2C_SCB__EZ_DATA5, CYREG_SCB3_EZ_DATA5
.set I2C_SCB__EZ_DATA6, CYREG_SCB3_EZ_DATA6
.set I2C_SCB__EZ_DATA7, CYREG_SCB3_EZ_DATA7
.set I2C_SCB__EZ_DATA8, CYREG_SCB3_EZ_DATA8
.set I2C_SCB__EZ_DATA9, CYREG_SCB3_EZ_DATA9
.set I2C_SCB__I2C_CFG, CYREG_SCB3_I2C_CFG
.set I2C_SCB__I2C_CTRL, CYREG_SCB3_I2C_CTRL
.set I2C_SCB__I2C_M_CMD, CYREG_SCB3_I2C_M_CMD
.set I2C_SCB__I2C_S_CMD, CYREG_SCB3_I2C_S_CMD
.set I2C_SCB__I2C_STATUS, CYREG_SCB3_I2C_STATUS
.set I2C_SCB__INTR_CAUSE, CYREG_SCB3_INTR_CAUSE
.set I2C_SCB__INTR_I2C_EC, CYREG_SCB3_INTR_I2C_EC
.set I2C_SCB__INTR_I2C_EC_MASK, CYREG_SCB3_INTR_I2C_EC_MASK
.set I2C_SCB__INTR_I2C_EC_MASKED, CYREG_SCB3_INTR_I2C_EC_MASKED
.set I2C_SCB__INTR_M, CYREG_SCB3_INTR_M
.set I2C_SCB__INTR_M_MASK, CYREG_SCB3_INTR_M_MASK
.set I2C_SCB__INTR_M_MASKED, CYREG_SCB3_INTR_M_MASKED
.set I2C_SCB__INTR_M_SET, CYREG_SCB3_INTR_M_SET
.set I2C_SCB__INTR_RX, CYREG_SCB3_INTR_RX
.set I2C_SCB__INTR_RX_MASK, CYREG_SCB3_INTR_RX_MASK
.set I2C_SCB__INTR_RX_MASKED, CYREG_SCB3_INTR_RX_MASKED
.set I2C_SCB__INTR_RX_SET, CYREG_SCB3_INTR_RX_SET
.set I2C_SCB__INTR_S, CYREG_SCB3_INTR_S
.set I2C_SCB__INTR_S_MASK, CYREG_SCB3_INTR_S_MASK
.set I2C_SCB__INTR_S_MASKED, CYREG_SCB3_INTR_S_MASKED
.set I2C_SCB__INTR_S_SET, CYREG_SCB3_INTR_S_SET
.set I2C_SCB__INTR_SPI_EC, CYREG_SCB3_INTR_SPI_EC
.set I2C_SCB__INTR_SPI_EC_MASK, CYREG_SCB3_INTR_SPI_EC_MASK
.set I2C_SCB__INTR_SPI_EC_MASKED, CYREG_SCB3_INTR_SPI_EC_MASKED
.set I2C_SCB__INTR_TX, CYREG_SCB3_INTR_TX
.set I2C_SCB__INTR_TX_MASK, CYREG_SCB3_INTR_TX_MASK
.set I2C_SCB__INTR_TX_MASKED, CYREG_SCB3_INTR_TX_MASKED
.set I2C_SCB__INTR_TX_SET, CYREG_SCB3_INTR_TX_SET
.set I2C_SCB__RX_CTRL, CYREG_SCB3_RX_CTRL
.set I2C_SCB__RX_FIFO_CTRL, CYREG_SCB3_RX_FIFO_CTRL
.set I2C_SCB__RX_FIFO_RD, CYREG_SCB3_RX_FIFO_RD
.set I2C_SCB__RX_FIFO_RD_SILENT, CYREG_SCB3_RX_FIFO_RD_SILENT
.set I2C_SCB__RX_FIFO_STATUS, CYREG_SCB3_RX_FIFO_STATUS
.set I2C_SCB__RX_MATCH, CYREG_SCB3_RX_MATCH
.set I2C_SCB__SPI_CTRL, CYREG_SCB3_SPI_CTRL
.set I2C_SCB__SPI_STATUS, CYREG_SCB3_SPI_STATUS
.set I2C_SCB__SS0_POSISTION, 0
.set I2C_SCB__SS1_POSISTION, 1
.set I2C_SCB__SS2_POSISTION, 2
.set I2C_SCB__SS3_POSISTION, 3
.set I2C_SCB__STATUS, CYREG_SCB3_STATUS
.set I2C_SCB__TX_CTRL, CYREG_SCB3_TX_CTRL
.set I2C_SCB__TX_FIFO_CTRL, CYREG_SCB3_TX_FIFO_CTRL
.set I2C_SCB__TX_FIFO_STATUS, CYREG_SCB3_TX_FIFO_STATUS
.set I2C_SCB__TX_FIFO_WR, CYREG_SCB3_TX_FIFO_WR
.set I2C_SCB__UART_CTRL, CYREG_SCB3_UART_CTRL
.set I2C_SCB__UART_FLOW_CTRL, CYREG_SCB3_UART_FLOW_CTRL
.set I2C_SCB__UART_RX_CTRL, CYREG_SCB3_UART_RX_CTRL
.set I2C_SCB__UART_RX_STATUS, CYREG_SCB3_UART_RX_STATUS
.set I2C_SCB__UART_TX_CTRL, CYREG_SCB3_UART_TX_CTRL
.set I2C_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_SCB_IRQ__INTC_MASK, 0x1000
.set I2C_SCB_IRQ__INTC_NUMBER, 12
.set I2C_SCB_IRQ__INTC_PRIOR_MASK, 0xC0
.set I2C_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set I2C_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set I2C_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL5
.set I2C_SCBCLK__DIV_ID, 0x00000041
.set I2C_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set I2C_SCBCLK__PA_DIV_ID, 0x000000FF
.set I2C_scl__0__DR, CYREG_GPIO_PRT6_DR
.set I2C_scl__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_scl__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_scl__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set I2C_scl__0__HSIOM_GPIO, 0
.set I2C_scl__0__HSIOM_I2C, 14
.set I2C_scl__0__HSIOM_I2C_SCL, 14
.set I2C_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_scl__0__HSIOM_SHIFT, 0
.set I2C_scl__0__HSIOM_SPI, 15
.set I2C_scl__0__HSIOM_SPI_MOSI, 15
.set I2C_scl__0__HSIOM_UART, 9
.set I2C_scl__0__HSIOM_UART_RX, 9
.set I2C_scl__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__0__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_scl__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_scl__0__MASK, 0x01
.set I2C_scl__0__PC, CYREG_GPIO_PRT6_PC
.set I2C_scl__0__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_scl__0__PORT, 6
.set I2C_scl__0__PS, CYREG_GPIO_PRT6_PS
.set I2C_scl__0__SHIFT, 0
.set I2C_scl__DR, CYREG_GPIO_PRT6_DR
.set I2C_scl__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_scl__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_scl__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_scl__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_scl__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_scl__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_scl__MASK, 0x01
.set I2C_scl__PC, CYREG_GPIO_PRT6_PC
.set I2C_scl__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_scl__PORT, 6
.set I2C_scl__PS, CYREG_GPIO_PRT6_PS
.set I2C_scl__SHIFT, 0
.set I2C_sda__0__DR, CYREG_GPIO_PRT6_DR
.set I2C_sda__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_sda__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_sda__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set I2C_sda__0__HSIOM_GPIO, 0
.set I2C_sda__0__HSIOM_I2C, 14
.set I2C_sda__0__HSIOM_I2C_SDA, 14
.set I2C_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_sda__0__HSIOM_SHIFT, 4
.set I2C_sda__0__HSIOM_SPI, 15
.set I2C_sda__0__HSIOM_SPI_MISO, 15
.set I2C_sda__0__HSIOM_UART, 9
.set I2C_sda__0__HSIOM_UART_TX, 9
.set I2C_sda__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_sda__0__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_sda__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_sda__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_sda__0__MASK, 0x02
.set I2C_sda__0__PC, CYREG_GPIO_PRT6_PC
.set I2C_sda__0__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_sda__0__PORT, 6
.set I2C_sda__0__PS, CYREG_GPIO_PRT6_PS
.set I2C_sda__0__SHIFT, 1
.set I2C_sda__DR, CYREG_GPIO_PRT6_DR
.set I2C_sda__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set I2C_sda__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set I2C_sda__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set I2C_sda__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_sda__INTR, CYREG_GPIO_PRT6_INTR
.set I2C_sda__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set I2C_sda__INTSTAT, CYREG_GPIO_PRT6_INTR
.set I2C_sda__MASK, 0x02
.set I2C_sda__PC, CYREG_GPIO_PRT6_PC
.set I2C_sda__PC2, CYREG_GPIO_PRT6_PC2
.set I2C_sda__PORT, 6
.set I2C_sda__PS, CYREG_GPIO_PRT6_PS
.set I2C_sda__SHIFT, 1

/* DIN1 */
.set DIN1__0__DR, CYREG_GPIO_PRT1_DR
.set DIN1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN1__0__HSIOM_MASK, 0x0000000F
.set DIN1__0__HSIOM_SHIFT, 0
.set DIN1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN1__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN1__0__MASK, 0x01
.set DIN1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN1__0__PC, CYREG_GPIO_PRT1_PC
.set DIN1__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN1__0__PORT, 1
.set DIN1__0__PS, CYREG_GPIO_PRT1_PS
.set DIN1__0__SHIFT, 0
.set DIN1__DR, CYREG_GPIO_PRT1_DR
.set DIN1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN1__INTR, CYREG_GPIO_PRT1_INTR
.set DIN1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN1__MASK, 0x01
.set DIN1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN1__PC, CYREG_GPIO_PRT1_PC
.set DIN1__PC2, CYREG_GPIO_PRT1_PC2
.set DIN1__PORT, 1
.set DIN1__PS, CYREG_GPIO_PRT1_PS
.set DIN1__SHIFT, 0

/* DIN2 */
.set DIN2__0__DR, CYREG_GPIO_PRT1_DR
.set DIN2__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN2__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN2__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN2__0__HSIOM_MASK, 0x000000F0
.set DIN2__0__HSIOM_SHIFT, 4
.set DIN2__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN2__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN2__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN2__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN2__0__MASK, 0x02
.set DIN2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN2__0__PC, CYREG_GPIO_PRT1_PC
.set DIN2__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN2__0__PORT, 1
.set DIN2__0__PS, CYREG_GPIO_PRT1_PS
.set DIN2__0__SHIFT, 1
.set DIN2__DR, CYREG_GPIO_PRT1_DR
.set DIN2__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN2__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN2__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN2__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN2__INTR, CYREG_GPIO_PRT1_INTR
.set DIN2__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN2__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN2__MASK, 0x02
.set DIN2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN2__PC, CYREG_GPIO_PRT1_PC
.set DIN2__PC2, CYREG_GPIO_PRT1_PC2
.set DIN2__PORT, 1
.set DIN2__PS, CYREG_GPIO_PRT1_PS
.set DIN2__SHIFT, 1

/* DIN3 */
.set DIN3__0__DR, CYREG_GPIO_PRT1_DR
.set DIN3__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN3__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN3__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN3__0__HSIOM_MASK, 0x00000F00
.set DIN3__0__HSIOM_SHIFT, 8
.set DIN3__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN3__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN3__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN3__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN3__0__MASK, 0x04
.set DIN3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN3__0__PC, CYREG_GPIO_PRT1_PC
.set DIN3__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN3__0__PORT, 1
.set DIN3__0__PS, CYREG_GPIO_PRT1_PS
.set DIN3__0__SHIFT, 2
.set DIN3__DR, CYREG_GPIO_PRT1_DR
.set DIN3__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN3__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN3__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN3__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN3__INTR, CYREG_GPIO_PRT1_INTR
.set DIN3__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN3__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN3__MASK, 0x04
.set DIN3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN3__PC, CYREG_GPIO_PRT1_PC
.set DIN3__PC2, CYREG_GPIO_PRT1_PC2
.set DIN3__PORT, 1
.set DIN3__PS, CYREG_GPIO_PRT1_PS
.set DIN3__SHIFT, 2

/* DIN4 */
.set DIN4__0__DR, CYREG_GPIO_PRT1_DR
.set DIN4__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN4__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN4__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN4__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN4__0__HSIOM_MASK, 0x0000F000
.set DIN4__0__HSIOM_SHIFT, 12
.set DIN4__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN4__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN4__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN4__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN4__0__MASK, 0x08
.set DIN4__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN4__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN4__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN4__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN4__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN4__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN4__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN4__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN4__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN4__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN4__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN4__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN4__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN4__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN4__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN4__0__PC, CYREG_GPIO_PRT1_PC
.set DIN4__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN4__0__PORT, 1
.set DIN4__0__PS, CYREG_GPIO_PRT1_PS
.set DIN4__0__SHIFT, 3
.set DIN4__DR, CYREG_GPIO_PRT1_DR
.set DIN4__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN4__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN4__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN4__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN4__INTR, CYREG_GPIO_PRT1_INTR
.set DIN4__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN4__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN4__MASK, 0x08
.set DIN4__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN4__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN4__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN4__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN4__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN4__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN4__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN4__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN4__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN4__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN4__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN4__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN4__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN4__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN4__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN4__PC, CYREG_GPIO_PRT1_PC
.set DIN4__PC2, CYREG_GPIO_PRT1_PC2
.set DIN4__PORT, 1
.set DIN4__PS, CYREG_GPIO_PRT1_PS
.set DIN4__SHIFT, 3

/* DIN5 */
.set DIN5__0__DR, CYREG_GPIO_PRT1_DR
.set DIN5__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN5__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN5__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN5__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN5__0__HSIOM_MASK, 0x000F0000
.set DIN5__0__HSIOM_SHIFT, 16
.set DIN5__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN5__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN5__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN5__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN5__0__MASK, 0x10
.set DIN5__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN5__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN5__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN5__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN5__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN5__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN5__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN5__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN5__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN5__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN5__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN5__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN5__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN5__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN5__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN5__0__PC, CYREG_GPIO_PRT1_PC
.set DIN5__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN5__0__PORT, 1
.set DIN5__0__PS, CYREG_GPIO_PRT1_PS
.set DIN5__0__SHIFT, 4
.set DIN5__DR, CYREG_GPIO_PRT1_DR
.set DIN5__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN5__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN5__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN5__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN5__INTR, CYREG_GPIO_PRT1_INTR
.set DIN5__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN5__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN5__MASK, 0x10
.set DIN5__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN5__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN5__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN5__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN5__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN5__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN5__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN5__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN5__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN5__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN5__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN5__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN5__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN5__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN5__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN5__PC, CYREG_GPIO_PRT1_PC
.set DIN5__PC2, CYREG_GPIO_PRT1_PC2
.set DIN5__PORT, 1
.set DIN5__PS, CYREG_GPIO_PRT1_PS
.set DIN5__SHIFT, 4

/* DIN6 */
.set DIN6__0__DR, CYREG_GPIO_PRT1_DR
.set DIN6__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN6__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN6__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN6__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN6__0__HSIOM_MASK, 0x00F00000
.set DIN6__0__HSIOM_SHIFT, 20
.set DIN6__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN6__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN6__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN6__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN6__0__MASK, 0x20
.set DIN6__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN6__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN6__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN6__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN6__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN6__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN6__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN6__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN6__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN6__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN6__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN6__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN6__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN6__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN6__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN6__0__PC, CYREG_GPIO_PRT1_PC
.set DIN6__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN6__0__PORT, 1
.set DIN6__0__PS, CYREG_GPIO_PRT1_PS
.set DIN6__0__SHIFT, 5
.set DIN6__DR, CYREG_GPIO_PRT1_DR
.set DIN6__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN6__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN6__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN6__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN6__INTR, CYREG_GPIO_PRT1_INTR
.set DIN6__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN6__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN6__MASK, 0x20
.set DIN6__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN6__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN6__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN6__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN6__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN6__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN6__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN6__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN6__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN6__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN6__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN6__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN6__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN6__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN6__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN6__PC, CYREG_GPIO_PRT1_PC
.set DIN6__PC2, CYREG_GPIO_PRT1_PC2
.set DIN6__PORT, 1
.set DIN6__PS, CYREG_GPIO_PRT1_PS
.set DIN6__SHIFT, 5

/* DIN7 */
.set DIN7__0__DR, CYREG_GPIO_PRT1_DR
.set DIN7__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN7__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN7__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN7__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN7__0__HSIOM_MASK, 0x0F000000
.set DIN7__0__HSIOM_SHIFT, 24
.set DIN7__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN7__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN7__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN7__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN7__0__MASK, 0x40
.set DIN7__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN7__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN7__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN7__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN7__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN7__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN7__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN7__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN7__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN7__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN7__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN7__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN7__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN7__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN7__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN7__0__PC, CYREG_GPIO_PRT1_PC
.set DIN7__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN7__0__PORT, 1
.set DIN7__0__PS, CYREG_GPIO_PRT1_PS
.set DIN7__0__SHIFT, 6
.set DIN7__DR, CYREG_GPIO_PRT1_DR
.set DIN7__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN7__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN7__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN7__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN7__INTR, CYREG_GPIO_PRT1_INTR
.set DIN7__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN7__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN7__MASK, 0x40
.set DIN7__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN7__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN7__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN7__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN7__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN7__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN7__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN7__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN7__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN7__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN7__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN7__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN7__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN7__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN7__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN7__PC, CYREG_GPIO_PRT1_PC
.set DIN7__PC2, CYREG_GPIO_PRT1_PC2
.set DIN7__PORT, 1
.set DIN7__PS, CYREG_GPIO_PRT1_PS
.set DIN7__SHIFT, 6

/* DIN8 */
.set DIN8__0__DR, CYREG_GPIO_PRT1_DR
.set DIN8__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN8__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN8__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN8__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set DIN8__0__HSIOM_MASK, 0xF0000000
.set DIN8__0__HSIOM_SHIFT, 28
.set DIN8__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN8__0__INTR, CYREG_GPIO_PRT1_INTR
.set DIN8__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN8__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN8__0__MASK, 0x80
.set DIN8__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN8__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN8__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN8__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN8__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN8__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN8__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN8__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN8__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN8__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN8__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN8__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN8__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN8__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN8__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN8__0__PC, CYREG_GPIO_PRT1_PC
.set DIN8__0__PC2, CYREG_GPIO_PRT1_PC2
.set DIN8__0__PORT, 1
.set DIN8__0__PS, CYREG_GPIO_PRT1_PS
.set DIN8__0__SHIFT, 7
.set DIN8__DR, CYREG_GPIO_PRT1_DR
.set DIN8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set DIN8__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set DIN8__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set DIN8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN8__INTR, CYREG_GPIO_PRT1_INTR
.set DIN8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set DIN8__INTSTAT, CYREG_GPIO_PRT1_INTR
.set DIN8__MASK, 0x80
.set DIN8__PA__CFG0, CYREG_UDB_PA1_CFG0
.set DIN8__PA__CFG1, CYREG_UDB_PA1_CFG1
.set DIN8__PA__CFG10, CYREG_UDB_PA1_CFG10
.set DIN8__PA__CFG11, CYREG_UDB_PA1_CFG11
.set DIN8__PA__CFG12, CYREG_UDB_PA1_CFG12
.set DIN8__PA__CFG13, CYREG_UDB_PA1_CFG13
.set DIN8__PA__CFG14, CYREG_UDB_PA1_CFG14
.set DIN8__PA__CFG2, CYREG_UDB_PA1_CFG2
.set DIN8__PA__CFG3, CYREG_UDB_PA1_CFG3
.set DIN8__PA__CFG4, CYREG_UDB_PA1_CFG4
.set DIN8__PA__CFG5, CYREG_UDB_PA1_CFG5
.set DIN8__PA__CFG6, CYREG_UDB_PA1_CFG6
.set DIN8__PA__CFG7, CYREG_UDB_PA1_CFG7
.set DIN8__PA__CFG8, CYREG_UDB_PA1_CFG8
.set DIN8__PA__CFG9, CYREG_UDB_PA1_CFG9
.set DIN8__PC, CYREG_GPIO_PRT1_PC
.set DIN8__PC2, CYREG_GPIO_PRT1_PC2
.set DIN8__PORT, 1
.set DIN8__PS, CYREG_GPIO_PRT1_PS
.set DIN8__SHIFT, 7

/* UART */
.set UART_rx_wake__0__DR, CYREG_GPIO_PRT5_DR
.set UART_rx_wake__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx_wake__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx_wake__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx_wake__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_rx_wake__0__HSIOM_GPIO, 0
.set UART_rx_wake__0__HSIOM_I2C, 14
.set UART_rx_wake__0__HSIOM_I2C_SCL, 14
.set UART_rx_wake__0__HSIOM_MASK, 0x0000000F
.set UART_rx_wake__0__HSIOM_SHIFT, 0
.set UART_rx_wake__0__HSIOM_SPI, 15
.set UART_rx_wake__0__HSIOM_SPI_MOSI, 15
.set UART_rx_wake__0__HSIOM_UART, 9
.set UART_rx_wake__0__HSIOM_UART_RX, 9
.set UART_rx_wake__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx_wake__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx_wake__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx_wake__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx_wake__0__MASK, 0x01
.set UART_rx_wake__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_rx_wake__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_rx_wake__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_rx_wake__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_rx_wake__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_rx_wake__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_rx_wake__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_rx_wake__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_rx_wake__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_rx_wake__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_rx_wake__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_rx_wake__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_rx_wake__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_rx_wake__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_rx_wake__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_rx_wake__0__PC, CYREG_GPIO_PRT5_PC
.set UART_rx_wake__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx_wake__0__PORT, 5
.set UART_rx_wake__0__PS, CYREG_GPIO_PRT5_PS
.set UART_rx_wake__0__SHIFT, 0
.set UART_rx_wake__DR, CYREG_GPIO_PRT5_DR
.set UART_rx_wake__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_rx_wake__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_rx_wake__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_rx_wake__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx_wake__INTR, CYREG_GPIO_PRT5_INTR
.set UART_rx_wake__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_rx_wake__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_rx_wake__MASK, 0x01
.set UART_rx_wake__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_rx_wake__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_rx_wake__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_rx_wake__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_rx_wake__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_rx_wake__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_rx_wake__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_rx_wake__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_rx_wake__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_rx_wake__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_rx_wake__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_rx_wake__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_rx_wake__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_rx_wake__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_rx_wake__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_rx_wake__PC, CYREG_GPIO_PRT5_PC
.set UART_rx_wake__PC2, CYREG_GPIO_PRT5_PC2
.set UART_rx_wake__PORT, 5
.set UART_rx_wake__PS, CYREG_GPIO_PRT5_PS
.set UART_rx_wake__SHIFT, 0
.set UART_rx_wake__SNAP, CYREG_GPIO_PRT5_INTR
.set UART_RX_WAKEUP_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set UART_RX_WAKEUP_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set UART_RX_WAKEUP_IRQ__INTC_MASK, 0x01
.set UART_RX_WAKEUP_IRQ__INTC_NUMBER, 0
.set UART_RX_WAKEUP_IRQ__INTC_PRIOR_MASK, 0xC0
.set UART_RX_WAKEUP_IRQ__INTC_PRIOR_NUM, 0
.set UART_RX_WAKEUP_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set UART_RX_WAKEUP_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set UART_RX_WAKEUP_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
.set UART_SCB__CTRL, CYREG_SCB2_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB2_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB2_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB2_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB2_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB2_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB2_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB2_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB2_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB2_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB2_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB2_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB2_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB2_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB2_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB2_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB2_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB2_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB2_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB2_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB2_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB2_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB2_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB2_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB2_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB2_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB2_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB2_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB2_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB2_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB2_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB2_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB2_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB2_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB2_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB2_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB2_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB2_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB2_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB2_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB2_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB2_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB2_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB2_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB2_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB2_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB2_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB2_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB2_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB2_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB2_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB2_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB2_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB2_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB2_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB2_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB2_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB2_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB2_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB2_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB2_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB2_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB2_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB2_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB2_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB2_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB2_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB2_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB2_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB2_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB2_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB2_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB2_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB2_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB2_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB2_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB2_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB2_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB2_UART_TX_CTRL
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set UART_SCBCLK__DIV_ID, 0x00000040
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL5
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__OUT_SEL, CYREG_UDB_PA0_CFG10
.set UART_tx__0__OUT_SEL_SHIFT, 2
.set UART_tx__0__OUT_SEL_VAL, -1
.set UART_tx__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_tx__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_tx__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_tx__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_tx__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_tx__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_tx__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_tx__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_tx__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_tx__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_tx__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_tx__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_tx__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_tx__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_tx__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_tx__0__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__0__PORT, 5
.set UART_tx__0__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT5_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT5_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT5_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT5_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT5_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PA__CFG0, CYREG_UDB_PA0_CFG0
.set UART_tx__PA__CFG1, CYREG_UDB_PA0_CFG1
.set UART_tx__PA__CFG10, CYREG_UDB_PA0_CFG10
.set UART_tx__PA__CFG11, CYREG_UDB_PA0_CFG11
.set UART_tx__PA__CFG12, CYREG_UDB_PA0_CFG12
.set UART_tx__PA__CFG13, CYREG_UDB_PA0_CFG13
.set UART_tx__PA__CFG14, CYREG_UDB_PA0_CFG14
.set UART_tx__PA__CFG2, CYREG_UDB_PA0_CFG2
.set UART_tx__PA__CFG3, CYREG_UDB_PA0_CFG3
.set UART_tx__PA__CFG4, CYREG_UDB_PA0_CFG4
.set UART_tx__PA__CFG5, CYREG_UDB_PA0_CFG5
.set UART_tx__PA__CFG6, CYREG_UDB_PA0_CFG6
.set UART_tx__PA__CFG7, CYREG_UDB_PA0_CFG7
.set UART_tx__PA__CFG8, CYREG_UDB_PA0_CFG8
.set UART_tx__PA__CFG9, CYREG_UDB_PA0_CFG9
.set UART_tx__PC, CYREG_GPIO_PRT5_PC
.set UART_tx__PC2, CYREG_GPIO_PRT5_PC2
.set UART_tx__PORT, 5
.set UART_tx__PS, CYREG_GPIO_PRT5_PS
.set UART_tx__SHIFT, 1

/* DOUT1 */
.set DOUT1__0__DR, CYREG_GPIO_PRT4_DR
.set DOUT1__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DOUT1__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DOUT1__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DOUT1__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set DOUT1__0__HSIOM_MASK, 0xF0000000
.set DOUT1__0__HSIOM_SHIFT, 28
.set DOUT1__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DOUT1__0__INTR, CYREG_GPIO_PRT4_INTR
.set DOUT1__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DOUT1__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DOUT1__0__MASK, 0x80
.set DOUT1__0__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DOUT1__0__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DOUT1__0__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DOUT1__0__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DOUT1__0__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DOUT1__0__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DOUT1__0__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DOUT1__0__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DOUT1__0__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DOUT1__0__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DOUT1__0__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DOUT1__0__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DOUT1__0__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DOUT1__0__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DOUT1__0__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DOUT1__0__PC, CYREG_GPIO_PRT4_PC
.set DOUT1__0__PC2, CYREG_GPIO_PRT4_PC2
.set DOUT1__0__PORT, 4
.set DOUT1__0__PS, CYREG_GPIO_PRT4_PS
.set DOUT1__0__SHIFT, 7
.set DOUT1__DR, CYREG_GPIO_PRT4_DR
.set DOUT1__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set DOUT1__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set DOUT1__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set DOUT1__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set DOUT1__INTR, CYREG_GPIO_PRT4_INTR
.set DOUT1__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set DOUT1__INTSTAT, CYREG_GPIO_PRT4_INTR
.set DOUT1__MASK, 0x80
.set DOUT1__PA__CFG0, CYREG_UDB_PA5_CFG0
.set DOUT1__PA__CFG1, CYREG_UDB_PA5_CFG1
.set DOUT1__PA__CFG10, CYREG_UDB_PA5_CFG10
.set DOUT1__PA__CFG11, CYREG_UDB_PA5_CFG11
.set DOUT1__PA__CFG12, CYREG_UDB_PA5_CFG12
.set DOUT1__PA__CFG13, CYREG_UDB_PA5_CFG13
.set DOUT1__PA__CFG14, CYREG_UDB_PA5_CFG14
.set DOUT1__PA__CFG2, CYREG_UDB_PA5_CFG2
.set DOUT1__PA__CFG3, CYREG_UDB_PA5_CFG3
.set DOUT1__PA__CFG4, CYREG_UDB_PA5_CFG4
.set DOUT1__PA__CFG5, CYREG_UDB_PA5_CFG5
.set DOUT1__PA__CFG6, CYREG_UDB_PA5_CFG6
.set DOUT1__PA__CFG7, CYREG_UDB_PA5_CFG7
.set DOUT1__PA__CFG8, CYREG_UDB_PA5_CFG8
.set DOUT1__PA__CFG9, CYREG_UDB_PA5_CFG9
.set DOUT1__PC, CYREG_GPIO_PRT4_PC
.set DOUT1__PC2, CYREG_GPIO_PRT4_PC2
.set DOUT1__PORT, 4
.set DOUT1__PS, CYREG_GPIO_PRT4_PS
.set DOUT1__SHIFT, 7

/* DOUT2 */
.set DOUT2__0__DR, CYREG_GPIO_PRT7_DR
.set DOUT2__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT2__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT2__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT2__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set DOUT2__0__HSIOM_MASK, 0x0000000F
.set DOUT2__0__HSIOM_SHIFT, 0
.set DOUT2__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT2__0__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT2__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT2__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT2__0__MASK, 0x01
.set DOUT2__0__PC, CYREG_GPIO_PRT7_PC
.set DOUT2__0__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT2__0__PORT, 7
.set DOUT2__0__PS, CYREG_GPIO_PRT7_PS
.set DOUT2__0__SHIFT, 0
.set DOUT2__DR, CYREG_GPIO_PRT7_DR
.set DOUT2__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT2__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT2__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT2__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT2__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT2__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT2__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT2__MASK, 0x01
.set DOUT2__PC, CYREG_GPIO_PRT7_PC
.set DOUT2__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT2__PORT, 7
.set DOUT2__PS, CYREG_GPIO_PRT7_PS
.set DOUT2__SHIFT, 0

/* DOUT3 */
.set DOUT3__0__DR, CYREG_GPIO_PRT7_DR
.set DOUT3__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT3__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT3__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT3__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set DOUT3__0__HSIOM_MASK, 0x000000F0
.set DOUT3__0__HSIOM_SHIFT, 4
.set DOUT3__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT3__0__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT3__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT3__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT3__0__MASK, 0x02
.set DOUT3__0__PC, CYREG_GPIO_PRT7_PC
.set DOUT3__0__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT3__0__PORT, 7
.set DOUT3__0__PS, CYREG_GPIO_PRT7_PS
.set DOUT3__0__SHIFT, 1
.set DOUT3__DR, CYREG_GPIO_PRT7_DR
.set DOUT3__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT3__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT3__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT3__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT3__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT3__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT3__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT3__MASK, 0x02
.set DOUT3__PC, CYREG_GPIO_PRT7_PC
.set DOUT3__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT3__PORT, 7
.set DOUT3__PS, CYREG_GPIO_PRT7_PS
.set DOUT3__SHIFT, 1

/* DOUT4 */
.set DOUT4__0__DR, CYREG_GPIO_PRT7_DR
.set DOUT4__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT4__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT4__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT4__0__HSIOM, CYREG_HSIOM_PORT_SEL7
.set DOUT4__0__HSIOM_MASK, 0x00000F00
.set DOUT4__0__HSIOM_SHIFT, 8
.set DOUT4__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT4__0__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT4__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT4__0__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT4__0__MASK, 0x04
.set DOUT4__0__PC, CYREG_GPIO_PRT7_PC
.set DOUT4__0__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT4__0__PORT, 7
.set DOUT4__0__PS, CYREG_GPIO_PRT7_PS
.set DOUT4__0__SHIFT, 2
.set DOUT4__DR, CYREG_GPIO_PRT7_DR
.set DOUT4__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
.set DOUT4__DR_INV, CYREG_GPIO_PRT7_DR_INV
.set DOUT4__DR_SET, CYREG_GPIO_PRT7_DR_SET
.set DOUT4__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT4__INTR, CYREG_GPIO_PRT7_INTR
.set DOUT4__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
.set DOUT4__INTSTAT, CYREG_GPIO_PRT7_INTR
.set DOUT4__MASK, 0x04
.set DOUT4__PC, CYREG_GPIO_PRT7_PC
.set DOUT4__PC2, CYREG_GPIO_PRT7_PC2
.set DOUT4__PORT, 7
.set DOUT4__PS, CYREG_GPIO_PRT7_PS
.set DOUT4__SHIFT, 2

/* RELAY1 */
.set RELAY1__0__DR, CYREG_GPIO_PRT6_DR
.set RELAY1__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY1__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY1__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY1__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set RELAY1__0__HSIOM_MASK, 0x00000F00
.set RELAY1__0__HSIOM_SHIFT, 8
.set RELAY1__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY1__0__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY1__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY1__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY1__0__MASK, 0x04
.set RELAY1__0__PC, CYREG_GPIO_PRT6_PC
.set RELAY1__0__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY1__0__PORT, 6
.set RELAY1__0__PS, CYREG_GPIO_PRT6_PS
.set RELAY1__0__SHIFT, 2
.set RELAY1__DR, CYREG_GPIO_PRT6_DR
.set RELAY1__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY1__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY1__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY1__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY1__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY1__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY1__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY1__MASK, 0x04
.set RELAY1__PC, CYREG_GPIO_PRT6_PC
.set RELAY1__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY1__PORT, 6
.set RELAY1__PS, CYREG_GPIO_PRT6_PS
.set RELAY1__SHIFT, 2

/* RELAY2 */
.set RELAY2__0__DR, CYREG_GPIO_PRT6_DR
.set RELAY2__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY2__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY2__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY2__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set RELAY2__0__HSIOM_MASK, 0x0000F000
.set RELAY2__0__HSIOM_SHIFT, 12
.set RELAY2__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY2__0__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY2__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY2__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY2__0__MASK, 0x08
.set RELAY2__0__PC, CYREG_GPIO_PRT6_PC
.set RELAY2__0__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY2__0__PORT, 6
.set RELAY2__0__PS, CYREG_GPIO_PRT6_PS
.set RELAY2__0__SHIFT, 3
.set RELAY2__DR, CYREG_GPIO_PRT6_DR
.set RELAY2__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY2__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY2__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY2__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY2__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY2__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY2__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY2__MASK, 0x08
.set RELAY2__PC, CYREG_GPIO_PRT6_PC
.set RELAY2__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY2__PORT, 6
.set RELAY2__PS, CYREG_GPIO_PRT6_PS
.set RELAY2__SHIFT, 3

/* RELAY3 */
.set RELAY3__0__DR, CYREG_GPIO_PRT6_DR
.set RELAY3__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY3__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY3__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY3__0__HSIOM, CYREG_HSIOM_PORT_SEL6
.set RELAY3__0__HSIOM_MASK, 0x000F0000
.set RELAY3__0__HSIOM_SHIFT, 16
.set RELAY3__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY3__0__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY3__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY3__0__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY3__0__MASK, 0x10
.set RELAY3__0__PC, CYREG_GPIO_PRT6_PC
.set RELAY3__0__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY3__0__PORT, 6
.set RELAY3__0__PS, CYREG_GPIO_PRT6_PS
.set RELAY3__0__SHIFT, 4
.set RELAY3__DR, CYREG_GPIO_PRT6_DR
.set RELAY3__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
.set RELAY3__DR_INV, CYREG_GPIO_PRT6_DR_INV
.set RELAY3__DR_SET, CYREG_GPIO_PRT6_DR_SET
.set RELAY3__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY3__INTR, CYREG_GPIO_PRT6_INTR
.set RELAY3__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
.set RELAY3__INTSTAT, CYREG_GPIO_PRT6_INTR
.set RELAY3__MASK, 0x10
.set RELAY3__PC, CYREG_GPIO_PRT6_PC
.set RELAY3__PC2, CYREG_GPIO_PRT6_PC2
.set RELAY3__PORT, 6
.set RELAY3__PS, CYREG_GPIO_PRT6_PS
.set RELAY3__SHIFT, 4

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 19
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x100F11A0
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 19
.set CYDEV_CHIP_MEMBER_4D, 14
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 20
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 18
.set CYDEV_CHIP_MEMBER_4I, 24
.set CYDEV_CHIP_MEMBER_4J, 15
.set CYDEV_CHIP_MEMBER_4K, 16
.set CYDEV_CHIP_MEMBER_4L, 23
.set CYDEV_CHIP_MEMBER_4M, 22
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 21
.set CYDEV_CHIP_MEMBER_4Q, 13
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 17
.set CYDEV_CHIP_MEMBER_4W, 12
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 25
.set CYDEV_CHIP_MEMBER_FM3, 29
.set CYDEV_CHIP_MEMBER_FM4, 30
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 27
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 28
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowWithInfo
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_Disable
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 0
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
.set CYDEV_HEAP_SIZE, 0x0400
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_INTR_NUMBER_DMA, 14
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VBUS_MV, 5000
.set CYDEV_VDDA_MV, 2800
.set CYDEV_VDDD_MV, 2800
.set CYDEV_VDDIO_MV, 2800
.set CYDEV_WDT_GENERATE_ISR, 1
.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
.set CYIPBLOCK_m0s8csd_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8srssv2_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8udb_VERSION, 1
.set CYIPBLOCK_m0s8usbdss_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8pass4al_VERSION, 1
.set DMA_CHANNELS_USED__MASK, 0
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
