// Seed: 3367618730
module module_0 ();
  reg id_1;
  always_latch @(posedge 1) begin
    id_1 <= 1'h0;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8, id_9;
  module_0();
endmodule
module module_0 (
    id_1,
    id_2,
    access,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_10;
  wire id_11;
  assign id_3 = module_2;
  assign id_4 = 1'b0 == 1;
  module_0();
  wire id_12;
  xnor (id_1, id_10, id_11, id_2, id_4, id_6, id_7);
endmodule
