Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Jul  4 14:30:24 2022
| Host         : mpc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file disco_dance_floor_timing_summary_routed.rpt -pb disco_dance_floor_timing_summary_routed.pb -rpx disco_dance_floor_timing_summary_routed.rpx -warn_on_violation
| Design       : disco_dance_floor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree         3           
TIMING-6   Critical Warning  No common primary clock between related clocks             3           
TIMING-7   Critical Warning  No common node between related clocks                      2           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                  3           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.717        0.000                      0                 1152        0.072        0.000                      0                 1152        3.000        0.000                       0                   847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
e/eth_clk_gen/inst/clk_in1      {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0            {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0            {0.000 5.000}        10.000          100.000         
e/eth_mon_clk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_2            {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_2            {0.000 10.000}       20.000          50.000          
led_clk_gen/inst/clk_in1        {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_1            {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_1            {0.000 5.000}        10.000          100.000         
sys_clk_pin                     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
e/eth_clk_gen/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                  7.509        0.000                      0                  690        0.210        0.000                      0                  690        9.500        0.000                       0                   683  
  clkfbout_clk_wiz_0                                                                                                                                                              7.845        0.000                       0                     3  
e/eth_mon_clk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_2                 92.237        0.000                      0                   11        0.242        0.000                      0                   11       49.500        0.000                       0                    13  
  clkfbout_clk_wiz_2                                                                                                                                                             17.845        0.000                       0                     3  
led_clk_gen/inst/clk_in1                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1                 44.679        0.000                      0                  207        0.132        0.000                      0                  207       24.500        0.000                       0                   100  
  clkfbout_clk_wiz_1                                                                                                                                                              7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                       4.500        0.000                       0                    39  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_out1_clk_wiz_2       14.253        0.000                      0                    1        0.221        0.000                      0                    1  
sys_clk_pin         clk_out1_clk_wiz_1        1.717        0.000                      0                   27        0.895        0.000                      0                   27  
clk_out1_clk_wiz_1  sys_clk_pin               4.389        0.000                      0                  217        0.072        0.000                      0                  217  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out1_clk_wiz_1                      
(none)              clk_out1_clk_wiz_2                      
(none)              clkfbout_clk_wiz_0                      
(none)              clkfbout_clk_wiz_1                      
(none)              clkfbout_clk_wiz_2                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  e/eth_clk_gen/inst/clk_in1
  To Clock:  e/eth_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e/eth_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[110]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.955ns  (logic 0.964ns (8.064%)  route 10.991ns (91.936%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.678 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         5.008    12.930    e/sel
    SLICE_X21Y167        LUT4 (Prop_lut4_I3_O)        0.358    13.288 r  e/eth_buff[110]_i_1/O
                         net (fo=1, routed)           0.475    13.763    e/p_0_in[110]
    SLICE_X21Y168        FDRE                                         r  e/eth_buff_reg[110]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.675    21.678    e/clk_o
    SLICE_X21Y168        FDRE                                         r  e/eth_buff_reg[110]/C
                         clock pessimism              0.086    21.764    
                         clock uncertainty           -0.084    21.681    
    SLICE_X21Y168        FDRE (Setup_fdre_C_CE)      -0.408    21.273    e/eth_buff_reg[110]
  -------------------------------------------------------------------
                         required time                         21.273    
                         arrival time                         -13.763    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.632ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[364]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.836ns  (logic 0.960ns (8.111%)  route 10.876ns (91.889%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.681ns = ( 21.681 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.797    12.719    e/sel
    SLICE_X15Y168        LUT4 (Prop_lut4_I3_O)        0.354    13.073 r  e/eth_buff[364]_i_1/O
                         net (fo=1, routed)           0.572    13.644    e/p_0_in[364]
    SLICE_X15Y168        FDRE                                         r  e/eth_buff_reg[364]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.678    21.681    e/clk_o
    SLICE_X15Y168        FDRE                                         r  e/eth_buff_reg[364]/C
                         clock pessimism              0.086    21.767    
                         clock uncertainty           -0.084    21.684    
    SLICE_X15Y168        FDRE (Setup_fdre_C_CE)      -0.407    21.277    e/eth_buff_reg[364]
  -------------------------------------------------------------------
                         required time                         21.277    
                         arrival time                         -13.644    
  -------------------------------------------------------------------
                         slack                                  7.632    

Slack (MET) :             7.727ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.939ns  (logic 0.934ns (7.823%)  route 11.005ns (92.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         5.008    12.930    e/sel
    SLICE_X21Y167        LUT4 (Prop_lut4_I3_O)        0.328    13.258 r  e/eth_buff[108]_i_1/O
                         net (fo=1, routed)           0.490    13.748    e/p_0_in[108]
    SLICE_X21Y169        FDRE                                         r  e/eth_buff_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674    21.677    e/clk_o
    SLICE_X21Y169        FDRE                                         r  e/eth_buff_reg[108]/C
                         clock pessimism              0.086    21.763    
                         clock uncertainty           -0.084    21.680    
    SLICE_X21Y169        FDRE (Setup_fdre_C_CE)      -0.205    21.475    e/eth_buff_reg[108]
  -------------------------------------------------------------------
                         required time                         21.475    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  7.727    

Slack (MET) :             7.917ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[366]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.588ns  (logic 0.963ns (8.310%)  route 10.625ns (91.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 21.683 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.469    12.391    e/sel
    SLICE_X13Y167        LUT4 (Prop_lut4_I3_O)        0.357    12.748 r  e/eth_buff[366]_i_1/O
                         net (fo=1, routed)           0.649    13.397    e/p_0_in[366]
    SLICE_X12Y167        FDRE                                         r  e/eth_buff_reg[366]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.680    21.683    e/clk_o
    SLICE_X12Y167        FDRE                                         r  e/eth_buff_reg[366]/C
                         clock pessimism              0.086    21.769    
                         clock uncertainty           -0.084    21.686    
    SLICE_X12Y167        FDRE (Setup_fdre_C_CE)      -0.372    21.314    e/eth_buff_reg[366]
  -------------------------------------------------------------------
                         required time                         21.314    
                         arrival time                         -13.397    
  -------------------------------------------------------------------
                         slack                                  7.917    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[358]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.709ns  (logic 0.934ns (7.977%)  route 10.775ns (92.023%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 21.680 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.797    12.719    e/sel
    SLICE_X15Y168        LUT4 (Prop_lut4_I3_O)        0.328    13.047 r  e/eth_buff[358]_i_1/O
                         net (fo=1, routed)           0.471    13.518    e/p_0_in[358]
    SLICE_X15Y169        FDRE                                         r  e/eth_buff_reg[358]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677    21.680    e/clk_o
    SLICE_X15Y169        FDRE                                         r  e/eth_buff_reg[358]/C
                         clock pessimism              0.086    21.766    
                         clock uncertainty           -0.084    21.683    
    SLICE_X15Y169        FDRE (Setup_fdre_C_CE)      -0.205    21.478    e/eth_buff_reg[358]
  -------------------------------------------------------------------
                         required time                         21.478    
                         arrival time                         -13.518    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             7.971ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[96]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.488ns  (logic 0.929ns (8.087%)  route 10.559ns (91.913%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.525    12.447    e/sel
    SLICE_X23Y167        LUT4 (Prop_lut4_I3_O)        0.323    12.770 r  e/eth_buff[96]_i_1/O
                         net (fo=1, routed)           0.526    13.296    e/p_0_in[96]
    SLICE_X23Y169        FDRE                                         r  e/eth_buff_reg[96]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674    21.677    e/clk_o
    SLICE_X23Y169        FDRE                                         r  e/eth_buff_reg[96]/C
                         clock pessimism              0.086    21.763    
                         clock uncertainty           -0.084    21.680    
    SLICE_X23Y169        FDRE (Setup_fdre_C_CE)      -0.413    21.267    e/eth_buff_reg[96]
  -------------------------------------------------------------------
                         required time                         21.267    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                                  7.971    

Slack (MET) :             8.020ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.449ns  (logic 0.928ns (8.105%)  route 10.521ns (91.895%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 21.682 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.510    12.432    e/sel
    SLICE_X27Y165        LUT4 (Prop_lut4_I3_O)        0.322    12.754 r  e/eth_buff[6]_i_1/O
                         net (fo=1, routed)           0.504    13.258    e/p_0_in[6]
    SLICE_X27Y164        FDRE                                         r  e/eth_buff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.679    21.682    e/clk_o
    SLICE_X27Y164        FDRE                                         r  e/eth_buff_reg[6]/C
                         clock pessimism              0.086    21.768    
                         clock uncertainty           -0.084    21.685    
    SLICE_X27Y164        FDRE (Setup_fdre_C_CE)      -0.407    21.278    e/eth_buff_reg[6]
  -------------------------------------------------------------------
                         required time                         21.278    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  8.020    

Slack (MET) :             8.087ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[52]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.390ns  (logic 0.962ns (8.446%)  route 10.428ns (91.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.689ns = ( 21.689 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.576    12.498    e/sel
    SLICE_X16Y160        LUT4 (Prop_lut4_I3_O)        0.356    12.854 r  e/eth_buff[52]_i_1/O
                         net (fo=1, routed)           0.344    13.198    e/p_0_in[52]
    SLICE_X15Y160        FDRE                                         r  e/eth_buff_reg[52]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.686    21.689    e/clk_o
    SLICE_X15Y160        FDRE                                         r  e/eth_buff_reg[52]/C
                         clock pessimism              0.086    21.775    
                         clock uncertainty           -0.084    21.692    
    SLICE_X15Y160        FDRE (Setup_fdre_C_CE)      -0.407    21.285    e/eth_buff_reg[52]
  -------------------------------------------------------------------
                         required time                         21.285    
                         arrival time                         -13.198    
  -------------------------------------------------------------------
                         slack                                  8.087    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 0.934ns (7.915%)  route 10.867ns (92.085%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 21.679 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         5.359    13.281    e/sel
    SLICE_X25Y167        LUT5 (Prop_lut5_I3_O)        0.328    13.609 r  e/eth_buff[123]_i_1/O
                         net (fo=1, routed)           0.000    13.609    e/eth_buff[123]_i_1_n_0
    SLICE_X25Y167        FDRE                                         r  e/eth_buff_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.676    21.679    e/clk_o
    SLICE_X25Y167        FDRE                                         r  e/eth_buff_reg[123]/C
                         clock pessimism              0.086    21.765    
                         clock uncertainty           -0.084    21.682    
    SLICE_X25Y167        FDRE (Setup_fdre_C_D)        0.029    21.711    e/eth_buff_reg[123]
  -------------------------------------------------------------------
                         required time                         21.711    
                         arrival time                         -13.609    
  -------------------------------------------------------------------
                         slack                                  8.102    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 e/eth_buff_index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.349ns  (logic 0.928ns (8.177%)  route 10.421ns (91.823%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 21.677 - 20.000 ) 
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     1.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    -1.813 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -0.094    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.806     1.808    e/clk_o
    SLICE_X33Y163        FDRE                                         r  e/eth_buff_index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y163        FDRE (Prop_fdre_C_Q)         0.456     2.264 f  e/eth_buff_index_reg[6]/Q
                         net (fo=361, routed)         5.508     7.772    e/eth_buff_index_reg[6]
    SLICE_X34Y154        LUT5 (Prop_lut5_I2_O)        0.150     7.922 r  e/eth_buff_index[9]_i_2/O
                         net (fo=681, routed)         4.579    12.501    e/sel
    SLICE_X23Y168        LUT4 (Prop_lut4_I3_O)        0.322    12.823 r  e/eth_buff[106]_i_1/O
                         net (fo=1, routed)           0.335    13.157    e/p_0_in[106]
    SLICE_X22Y169        FDRE                                         r  e/eth_buff_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522    21.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    18.273 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    19.912    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    20.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674    21.677    e/clk_o
    SLICE_X22Y169        FDRE                                         r  e/eth_buff_reg[106]/C
                         clock pessimism              0.086    21.763    
                         clock uncertainty           -0.084    21.680    
    SLICE_X22Y169        FDRE (Setup_fdre_C_CE)      -0.407    21.273    e/eth_buff_reg[106]
  -------------------------------------------------------------------
                         required time                         21.273    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  8.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[157]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.652ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.650     0.652    e/clk_o
    SLICE_X33Y155        FDRE                                         r  e/eth_buff_reg[157]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y155        FDRE (Prop_fdre_C_Q)         0.141     0.793 r  e/eth_buff_reg[157]/Q
                         net (fo=2, routed)           0.115     0.908    e/eth_buff[157]
    SLICE_X33Y155        LUT5 (Prop_lut5_I4_O)        0.045     0.953 r  e/eth_buff[157]_i_1/O
                         net (fo=1, routed)           0.000     0.953    e/eth_buff[157]_i_1_n_0
    SLICE_X33Y155        FDRE                                         r  e/eth_buff_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.924     0.926    e/clk_o
    SLICE_X33Y155        FDRE                                         r  e/eth_buff_reg[157]/C
                         clock pessimism             -0.274     0.652    
    SLICE_X33Y155        FDRE (Hold_fdre_C_D)         0.091     0.743    e/eth_buff_reg[157]
  -------------------------------------------------------------------
                         required time                         -0.743    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.096%)  route 0.164ns (43.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.646     0.648    e/clk_o
    SLICE_X38Y153        FDRE                                         r  e/eth_buff_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y153        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  e/eth_buff_reg[135]/Q
                         net (fo=2, routed)           0.164     0.976    e/eth_buff[135]
    SLICE_X38Y153        LUT5 (Prop_lut5_I4_O)        0.045     1.021 r  e/eth_buff[135]_i_1/O
                         net (fo=1, routed)           0.000     1.021    e/eth_buff[135]_i_1_n_0
    SLICE_X38Y153        FDRE                                         r  e/eth_buff_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.922     0.924    e/clk_o
    SLICE_X38Y153        FDRE                                         r  e/eth_buff_reg[135]/C
                         clock pessimism             -0.276     0.648    
    SLICE_X38Y153        FDRE (Hold_fdre_C_D)         0.121     0.769    e/eth_buff_reg[135]
  -------------------------------------------------------------------
                         required time                         -0.769    
                         arrival time                           1.021    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[513]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[513]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.915ns
    Source Clock Delay      (SCD):    0.643ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.641     0.643    e/clk_o
    SLICE_X35Y169        FDRE                                         r  e/eth_buff_reg[513]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y169        FDRE (Prop_fdre_C_Q)         0.141     0.784 r  e/eth_buff_reg[513]/Q
                         net (fo=2, routed)           0.167     0.951    e/eth_buff[513]
    SLICE_X35Y169        LUT5 (Prop_lut5_I4_O)        0.045     0.996 r  e/eth_buff[513]_i_1/O
                         net (fo=1, routed)           0.000     0.996    e/eth_buff[513]_i_1_n_0
    SLICE_X35Y169        FDRE                                         r  e/eth_buff_reg[513]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.913     0.915    e/clk_o
    SLICE_X35Y169        FDRE                                         r  e/eth_buff_reg[513]/C
                         clock pessimism             -0.272     0.643    
    SLICE_X35Y169        FDRE (Hold_fdre_C_D)         0.091     0.734    e/eth_buff_reg[513]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[481]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[481]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.930ns
    Source Clock Delay      (SCD):    0.654ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.652     0.654    e/clk_o
    SLICE_X19Y153        FDRE                                         r  e/eth_buff_reg[481]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y153        FDRE (Prop_fdre_C_Q)         0.141     0.795 r  e/eth_buff_reg[481]/Q
                         net (fo=2, routed)           0.167     0.962    e/eth_buff[481]
    SLICE_X19Y153        LUT5 (Prop_lut5_I4_O)        0.045     1.007 r  e/eth_buff[481]_i_1/O
                         net (fo=1, routed)           0.000     1.007    e/eth_buff[481]_i_1_n_0
    SLICE_X19Y153        FDRE                                         r  e/eth_buff_reg[481]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.928     0.930    e/clk_o
    SLICE_X19Y153        FDRE                                         r  e/eth_buff_reg[481]/C
                         clock pessimism             -0.276     0.654    
    SLICE_X19Y153        FDRE (Hold_fdre_C_D)         0.091     0.745    e/eth_buff_reg[481]
  -------------------------------------------------------------------
                         required time                         -0.745    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[521]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[521]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.642     0.644    e/clk_o
    SLICE_X35Y168        FDRE                                         r  e/eth_buff_reg[521]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y168        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  e/eth_buff_reg[521]/Q
                         net (fo=2, routed)           0.167     0.952    e/eth_buff[521]
    SLICE_X35Y168        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  e/eth_buff[521]_i_1/O
                         net (fo=1, routed)           0.000     0.997    e/eth_buff[521]_i_1_n_0
    SLICE_X35Y168        FDRE                                         r  e/eth_buff_reg[521]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.914     0.916    e/clk_o
    SLICE_X35Y168        FDRE                                         r  e/eth_buff_reg[521]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X35Y168        FDRE (Hold_fdre_C_D)         0.091     0.735    e/eth_buff_reg[521]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[581]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[581]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.642     0.644    e/clk_o
    SLICE_X41Y164        FDRE                                         r  e/eth_buff_reg[581]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y164        FDRE (Prop_fdre_C_Q)         0.141     0.785 r  e/eth_buff_reg[581]/Q
                         net (fo=2, routed)           0.167     0.952    e/eth_buff[581]
    SLICE_X41Y164        LUT5 (Prop_lut5_I4_O)        0.045     0.997 r  e/eth_buff[581]_i_1/O
                         net (fo=1, routed)           0.000     0.997    e/eth_buff[581]_i_1_n_0
    SLICE_X41Y164        FDRE                                         r  e/eth_buff_reg[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.917     0.919    e/clk_o
    SLICE_X41Y164        FDRE                                         r  e/eth_buff_reg[581]/C
                         clock pessimism             -0.275     0.644    
    SLICE_X41Y164        FDRE (Hold_fdre_C_D)         0.091     0.735    e/eth_buff_reg[581]
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[289]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[289]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.651ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.649     0.651    e/clk_o
    SLICE_X12Y163        FDRE                                         r  e/eth_buff_reg[289]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y163        FDRE (Prop_fdre_C_Q)         0.164     0.815 r  e/eth_buff_reg[289]/Q
                         net (fo=2, routed)           0.174     0.989    e/eth_buff[289]
    SLICE_X12Y163        LUT5 (Prop_lut5_I4_O)        0.045     1.034 r  e/eth_buff[289]_i_1/O
                         net (fo=1, routed)           0.000     1.034    e/eth_buff[289]_i_1_n_0
    SLICE_X12Y163        FDRE                                         r  e/eth_buff_reg[289]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.923     0.925    e/clk_o
    SLICE_X12Y163        FDRE                                         r  e/eth_buff_reg[289]/C
                         clock pessimism             -0.274     0.651    
    SLICE_X12Y163        FDRE (Hold_fdre_C_D)         0.120     0.771    e/eth_buff_reg[289]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[229]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.648     0.650    e/clk_o
    SLICE_X34Y159        FDRE                                         r  e/eth_buff_reg[229]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y159        FDRE (Prop_fdre_C_Q)         0.164     0.814 r  e/eth_buff_reg[229]/Q
                         net (fo=2, routed)           0.174     0.988    e/eth_buff[229]
    SLICE_X34Y159        LUT5 (Prop_lut5_I4_O)        0.045     1.033 r  e/eth_buff[229]_i_1/O
                         net (fo=1, routed)           0.000     1.033    e/eth_buff[229]_i_1_n_0
    SLICE_X34Y159        FDRE                                         r  e/eth_buff_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.922     0.924    e/clk_o
    SLICE_X34Y159        FDRE                                         r  e/eth_buff_reg[229]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X34Y159        FDRE (Hold_fdre_C_D)         0.120     0.770    e/eth_buff_reg[229]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.033    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[357]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[357]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.540%)  route 0.174ns (45.460%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.648ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.646     0.648    e/clk_o
    SLICE_X12Y168        FDRE                                         r  e/eth_buff_reg[357]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y168        FDRE (Prop_fdre_C_Q)         0.164     0.812 r  e/eth_buff_reg[357]/Q
                         net (fo=2, routed)           0.174     0.986    e/eth_buff[357]
    SLICE_X12Y168        LUT5 (Prop_lut5_I4_O)        0.045     1.031 r  e/eth_buff[357]_i_1/O
                         net (fo=1, routed)           0.000     1.031    e/eth_buff[357]_i_1_n_0
    SLICE_X12Y168        FDRE                                         r  e/eth_buff_reg[357]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.919     0.921    e/clk_o
    SLICE_X12Y168        FDRE                                         r  e/eth_buff_reg[357]/C
                         clock pessimism             -0.273     0.648    
    SLICE_X12Y168        FDRE (Hold_fdre_C_D)         0.120     0.768    e/eth_buff_reg[357]
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_buff_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647     0.649    e/clk_o
    SLICE_X21Y166        FDRE                                         r  e/eth_buff_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y166        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  e/eth_buff_reg[113]/Q
                         net (fo=2, routed)           0.168     0.958    e/eth_buff[113]
    SLICE_X21Y166        LUT5 (Prop_lut5_I4_O)        0.045     1.003 r  e/eth_buff[113]_i_1/O
                         net (fo=1, routed)           0.000     1.003    e/eth_buff[113]_i_1_n_0
    SLICE_X21Y166        FDRE                                         r  e/eth_buff_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.921     0.923    e/clk_o
    SLICE_X21Y166        FDRE                                         r  e/eth_buff_reg[113]/C
                         clock pessimism             -0.274     0.649    
    SLICE_X21Y166        FDRE (Hold_fdre_C_D)         0.091     0.740    e/eth_buff_reg[113]
  -------------------------------------------------------------------
                         required time                         -0.740    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    e/eth_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y163    e/eth_buff_index_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y163    e/eth_buff_index_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y162    e/eth_buff_index_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y163    e/eth_buff_index_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y163    e/eth_buff_index_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y163    e/eth_buff_index_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y162    e/eth_buff_index_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y162    e/eth_buff_index_reg[8]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y162    e/eth_buff_index_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y162    e/eth_buff_index_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y162    e/eth_buff_index_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y162    e/eth_buff_index_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y163    e/eth_buff_index_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    e/eth_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  e/eth_mon_clk_gen/inst/clk_in1
  To Clock:  e/eth_mon_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         e/eth_mon_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { e/eth_mon_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_2
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       92.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.242ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.237ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_d_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.973ns (25.830%)  route 5.665ns (74.170%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.807     1.809    e/mon_clk_o
    SLICE_X31Y162        FDRE                                         r  e/mon_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162        FDRE (Prop_fdre_C_Q)         0.456     2.265 r  e/mon_counter_reg[0]/Q
                         net (fo=176, routed)         4.036     6.301    e/mon_counter_reg_n_0_[0]
    SLICE_X13Y168        LUT6 (Prop_lut6_I4_O)        0.124     6.425 r  e/mon_d_o_i_237/O
                         net (fo=1, routed)           0.000     6.425    e/mon_d_o_i_237_n_0
    SLICE_X13Y168        MUXF7 (Prop_muxf7_I1_O)      0.245     6.670 r  e/mon_d_o_reg_i_110/O
                         net (fo=1, routed)           0.000     6.670    e/mon_d_o_reg_i_110_n_0
    SLICE_X13Y168        MUXF8 (Prop_muxf8_I0_O)      0.104     6.774 r  e/mon_d_o_reg_i_43/O
                         net (fo=1, routed)           0.648     7.422    e/mon_d_o_reg_i_43_n_0
    SLICE_X21Y163        LUT6 (Prop_lut6_I1_O)        0.316     7.738 r  e/mon_d_o_i_14/O
                         net (fo=1, routed)           0.000     7.738    e/mon_d_o_i_14_n_0
    SLICE_X21Y163        MUXF7 (Prop_muxf7_I1_O)      0.217     7.955 r  e/mon_d_o_reg_i_5/O
                         net (fo=1, routed)           0.982     8.937    e/mon_d_o_reg_i_5_n_0
    SLICE_X29Y160        LUT6 (Prop_lut6_I1_O)        0.299     9.236 r  e/mon_d_o_i_2/O
                         net (fo=1, routed)           0.000     9.236    e/mon_d_o_i_2_n_0
    SLICE_X29Y160        MUXF7 (Prop_muxf7_I0_O)      0.212     9.448 r  e/mon_d_o_reg_i_1/O
                         net (fo=1, routed)           0.000     9.448    e/mon_d_o0
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
                         clock pessimism              0.086   101.770    
                         clock uncertainty           -0.149   101.621    
    SLICE_X29Y160        FDRE (Setup_fdre_C_D)        0.064   101.685    e/mon_d_o_reg
  -------------------------------------------------------------------
                         required time                        101.685    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                 92.237    

Slack (MET) :             95.997ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.620ns  (logic 1.049ns (28.979%)  route 2.571ns (71.021%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 101.682 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.874     4.902    e/mon_counter[9]_i_2_n_0
    SLICE_X30Y161        LUT4 (Prop_lut4_I0_O)        0.146     5.048 r  e/mon_counter[1]_i_1/O
                         net (fo=1, routed)           0.382     5.430    e/mon_counter[1]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.679   101.682    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
                         clock pessimism              0.128   101.810    
                         clock uncertainty           -0.149   101.661    
    SLICE_X30Y161        FDRE (Setup_fdre_C_D)       -0.234   101.427    e/mon_counter_reg[1]
  -------------------------------------------------------------------
                         required time                        101.427    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 95.997    

Slack (MET) :             96.705ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 1.027ns (31.849%)  route 2.198ns (68.151%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 101.682 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.883     4.911    e/mon_counter[9]_i_2_n_0
    SLICE_X30Y161        LUT3 (Prop_lut3_I0_O)        0.124     5.035 r  e/mon_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     5.035    e/mon_counter[5]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.679   101.682    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[5]/C
                         clock pessimism              0.128   101.810    
                         clock uncertainty           -0.149   101.661    
    SLICE_X30Y161        FDRE (Setup_fdre_C_D)        0.079   101.740    e/mon_counter_reg[5]
  -------------------------------------------------------------------
                         required time                        101.740    
                         arrival time                          -5.035    
  -------------------------------------------------------------------
                         slack                                 96.705    

Slack (MET) :             96.712ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.027ns (31.938%)  route 2.189ns (68.062%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 101.682 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.874     4.902    e/mon_counter[9]_i_2_n_0
    SLICE_X30Y161        LUT5 (Prop_lut5_I0_O)        0.124     5.026 r  e/mon_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     5.026    e/mon_counter[2]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.679   101.682    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[2]/C
                         clock pessimism              0.128   101.810    
                         clock uncertainty           -0.149   101.661    
    SLICE_X30Y161        FDRE (Setup_fdre_C_D)        0.077   101.738    e/mon_counter_reg[2]
  -------------------------------------------------------------------
                         required time                        101.738    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                 96.712    

Slack (MET) :             96.778ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 1.027ns (33.549%)  route 2.034ns (66.451%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.720     4.748    e/mon_counter[9]_i_2_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I0_O)        0.124     4.872 r  e/mon_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.872    e/mon_counter[6]
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/C
                         clock pessimism              0.086   101.770    
                         clock uncertainty           -0.149   101.621    
    SLICE_X28Y160        FDRE (Setup_fdre_C_D)        0.029   101.650    e/mon_counter_reg[6]
  -------------------------------------------------------------------
                         required time                        101.650    
                         arrival time                          -4.872    
  -------------------------------------------------------------------
                         slack                                 96.778    

Slack (MET) :             96.796ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.055ns (34.151%)  route 2.034ns (65.849%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.720     4.748    e/mon_counter[9]_i_2_n_0
    SLICE_X28Y160        LUT5 (Prop_lut5_I0_O)        0.152     4.900 r  e/mon_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     4.900    e/mon_counter[7]
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/C
                         clock pessimism              0.086   101.770    
                         clock uncertainty           -0.149   101.621    
    SLICE_X28Y160        FDRE (Setup_fdre_C_D)        0.075   101.696    e/mon_counter_reg[7]
  -------------------------------------------------------------------
                         required time                        101.696    
                         arrival time                          -4.900    
  -------------------------------------------------------------------
                         slack                                 96.796    

Slack (MET) :             96.955ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.887ns  (logic 1.027ns (35.573%)  route 1.860ns (64.427%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.546     4.573    e/mon_counter[9]_i_2_n_0
    SLICE_X29Y160        LUT6 (Prop_lut6_I0_O)        0.124     4.697 r  e/mon_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     4.697    e/mon_counter[8]
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[8]/C
                         clock pessimism              0.086   101.770    
                         clock uncertainty           -0.149   101.621    
    SLICE_X29Y160        FDRE (Setup_fdre_C_D)        0.031   101.652    e/mon_counter_reg[8]
  -------------------------------------------------------------------
                         required time                        101.652    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                 96.955    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 1.027ns (35.635%)  route 1.855ns (64.365%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.541     4.568    e/mon_counter[9]_i_2_n_0
    SLICE_X29Y160        LUT6 (Prop_lut6_I0_O)        0.124     4.692 r  e/mon_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     4.692    e/mon_counter[9]
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/C
                         clock pessimism              0.086   101.770    
                         clock uncertainty           -0.149   101.621    
    SLICE_X29Y160        FDRE (Setup_fdre_C_D)        0.032   101.653    e/mon_counter_reg[9]
  -------------------------------------------------------------------
                         required time                        101.653    
                         arrival time                          -4.692    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             97.091ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 1.027ns (36.154%)  route 1.814ns (63.846%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.682ns = ( 101.682 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.128ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.499     4.527    e/mon_counter[9]_i_2_n_0
    SLICE_X30Y161        LUT6 (Prop_lut6_I0_O)        0.124     4.651 r  e/mon_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     4.651    e/mon_counter[4]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.679   101.682    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[4]/C
                         clock pessimism              0.128   101.810    
                         clock uncertainty           -0.149   101.661    
    SLICE_X30Y161        FDRE (Setup_fdre_C_D)        0.081   101.742    e/mon_counter_reg[4]
  -------------------------------------------------------------------
                         required time                        101.742    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 97.091    

Slack (MET) :             97.208ns  (required time - arrival time)
  Source:                 e/mon_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 1.027ns (38.095%)  route 1.669ns (61.905%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 101.683 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.808     1.810    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y161        FDRE (Prop_fdre_C_Q)         0.478     2.288 f  e/mon_counter_reg[1]/Q
                         net (fo=175, routed)         0.881     3.169    e/mon_counter_reg_n_0_[1]
    SLICE_X28Y160        LUT6 (Prop_lut6_I2_O)        0.301     3.470 r  e/mon_counter[9]_i_4/O
                         net (fo=1, routed)           0.433     3.904    e/mon_counter[9]_i_4_n_0
    SLICE_X28Y160        LUT4 (Prop_lut4_I1_O)        0.124     4.028 r  e/mon_counter[9]_i_2/O
                         net (fo=9, routed)           0.355     4.382    e/mon_counter[9]_i_2_n_0
    SLICE_X30Y160        LUT6 (Prop_lut6_I0_O)        0.124     4.506 r  e/mon_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.506    e/mon_counter[3]
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.680   101.683    e/mon_clk_o
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/C
                         clock pessimism              0.103   101.786    
                         clock uncertainty           -0.149   101.637    
    SLICE_X30Y160        FDRE (Setup_fdre_C_D)        0.077   101.714    e/mon_counter_reg[3]
  -------------------------------------------------------------------
                         required time                        101.714    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                 97.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.050%)  route 0.193ns (50.950%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.647     0.649    e/mon_clk_o
    SLICE_X31Y162        FDRE                                         r  e/mon_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162        FDRE (Prop_fdre_C_Q)         0.141     0.790 r  e/mon_counter_reg[0]/Q
                         net (fo=176, routed)         0.193     0.983    e/mon_counter_reg_n_0_[0]
    SLICE_X30Y161        LUT5 (Prop_lut5_I3_O)        0.045     1.028 r  e/mon_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.028    e/mon_counter[2]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.922     0.924    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[2]/C
                         clock pessimism             -0.258     0.666    
    SLICE_X30Y161        FDRE (Hold_fdre_C_D)         0.120     0.786    e/mon_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.786    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.649ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.647     0.649    e/mon_clk_o
    SLICE_X31Y162        FDRE                                         r  e/mon_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y162        FDRE (Prop_fdre_C_Q)         0.141     0.790 f  e/mon_counter_reg[0]/Q
                         net (fo=176, routed)         0.180     0.970    e/mon_counter_reg_n_0_[0]
    SLICE_X31Y162        LUT1 (Prop_lut1_I0_O)        0.042     1.012 r  e/mon_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.012    e/mon_counter[0]
    SLICE_X31Y162        FDRE                                         r  e/mon_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.920     0.922    e/mon_clk_o
    SLICE_X31Y162        FDRE                                         r  e/mon_counter_reg[0]/C
                         clock pessimism             -0.273     0.649    
    SLICE_X31Y162        FDRE (Hold_fdre_C_D)         0.105     0.754    e/mon_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.754    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.183ns (46.509%)  route 0.210ns (53.491%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y160        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  e/mon_counter_reg[6]/Q
                         net (fo=10, routed)          0.210     1.002    e/mon_counter_reg_n_0_[6]
    SLICE_X28Y160        LUT5 (Prop_lut5_I2_O)        0.042     1.044 r  e/mon_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.044    e/mon_counter[7]
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/C
                         clock pessimism             -0.275     0.650    
    SLICE_X28Y160        FDRE (Hold_fdre_C_D)         0.107     0.757    e/mon_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.757    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.209ns (47.616%)  route 0.230ns (52.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.258ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.164     0.814 r  e/mon_counter_reg[3]/Q
                         net (fo=47, routed)          0.230     1.044    e/mon_counter_reg_n_0_[3]
    SLICE_X30Y161        LUT6 (Prop_lut6_I2_O)        0.045     1.089 r  e/mon_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.089    e/mon_counter[4]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.922     0.924    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[4]/C
                         clock pessimism             -0.258     0.666    
    SLICE_X30Y161        FDRE (Hold_fdre_C_D)         0.121     0.787    e/mon_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.521%)  route 0.213ns (50.479%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y160        FDRE (Prop_fdre_C_Q)         0.164     0.814 r  e/mon_counter_reg[3]/Q
                         net (fo=47, routed)          0.213     1.027    e/mon_counter_reg_n_0_[3]
    SLICE_X30Y160        LUT6 (Prop_lut6_I5_O)        0.045     1.072 r  e/mon_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.072    e/mon_counter[3]
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.922     0.924    e/mon_clk_o
    SLICE_X30Y160        FDRE                                         r  e/mon_counter_reg[3]/C
                         clock pessimism             -0.274     0.650    
    SLICE_X30Y160        FDRE (Hold_fdre_C_D)         0.120     0.770    e/mon_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_d_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.375%)  route 0.182ns (44.625%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  e/mon_counter_reg[9]/Q
                         net (fo=10, routed)          0.182     0.973    e/mon_counter_reg_n_0_[9]
    SLICE_X29Y160        MUXF7 (Prop_muxf7_S_O)       0.085     1.058 r  e/mon_d_o_reg_i_1/O
                         net (fo=1, routed)           0.000     1.058    e/mon_d_o0
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
                         clock pessimism             -0.275     0.650    
    SLICE_X29Y160        FDRE (Hold_fdre_C_D)         0.105     0.755    e/mon_d_o_reg
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (46.914%)  route 0.210ns (53.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y160        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  e/mon_counter_reg[6]/Q
                         net (fo=10, routed)          0.210     1.002    e/mon_counter_reg_n_0_[6]
    SLICE_X28Y160        LUT4 (Prop_lut4_I3_O)        0.045     1.047 r  e/mon_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.047    e/mon_counter[6]
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[6]/C
                         clock pessimism             -0.275     0.650    
    SLICE_X28Y160        FDRE (Hold_fdre_C_D)         0.091     0.741    e/mon_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.227ns (53.688%)  route 0.196ns (46.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y160        FDRE (Prop_fdre_C_Q)         0.128     0.778 r  e/mon_counter_reg[7]/Q
                         net (fo=6, routed)           0.196     0.974    e/mon_counter_reg_n_0_[7]
    SLICE_X29Y160        LUT6 (Prop_lut6_I2_O)        0.099     1.073 r  e/mon_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.073    e/mon_counter[8]
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[8]/C
                         clock pessimism             -0.262     0.663    
    SLICE_X29Y160        FDRE (Hold_fdre_C_D)         0.092     0.755    e/mon_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.227ns (53.688%)  route 0.196ns (46.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X28Y160        FDRE                                         r  e/mon_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y160        FDRE (Prop_fdre_C_Q)         0.128     0.778 r  e/mon_counter_reg[7]/Q
                         net (fo=6, routed)           0.196     0.974    e/mon_counter_reg_n_0_[7]
    SLICE_X29Y160        LUT6 (Prop_lut6_I2_O)        0.099     1.073 r  e/mon_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.073    e/mon_counter[9]
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/C
                         clock pessimism             -0.262     0.663    
    SLICE_X29Y160        FDRE (Hold_fdre_C_D)         0.092     0.755    e/mon_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 e/mon_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            e/mon_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.480%)  route 0.324ns (63.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.650ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.141     0.791 f  e/mon_counter_reg[9]/Q
                         net (fo=10, routed)          0.324     1.115    e/mon_counter_reg_n_0_[9]
    SLICE_X30Y161        LUT3 (Prop_lut3_I1_O)        0.045     1.160 r  e/mon_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.160    e/mon_counter[5]
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.922     0.924    e/mon_clk_o
    SLICE_X30Y161        FDRE                                         r  e/mon_counter_reg[5]/C
                         clock pessimism             -0.238     0.686    
    SLICE_X30Y161        FDRE (Hold_fdre_C_D)         0.121     0.807    e/mon_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.807    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.353    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_2
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y1    e/eth_mon_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X31Y162    e/mon_counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y161    e/mon_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y161    e/mon_counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y160    e/mon_counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y161    e/mon_counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X30Y161    e/mon_counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y160    e/mon_counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X28Y160    e/mon_counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y162    e/mon_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y162    e/mon_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y160    e/mon_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y160    e/mon_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y162    e/mon_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X31Y162    e/mon_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y160    e/mon_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y160    e/mon_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X30Y161    e/mon_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_2
  To Clock:  clkfbout_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_2
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y4    e/eth_mon_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  led_clk_gen/inst/clk_in1
  To Clock:  led_clk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         led_clk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack       44.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.679ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 0.766ns (15.129%)  route 4.297ns (84.871%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 51.589 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          2.442     6.682    current_bits[26]_i_1_n_0
    SLICE_X73Y65         FDRE                                         r  current_bits_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.586    51.589    led_clk
    SLICE_X73Y65         FDRE                                         r  current_bits_reg[2]/C
                         clock pessimism              0.079    51.668    
                         clock uncertainty           -0.103    51.566    
    SLICE_X73Y65         FDRE (Setup_fdre_C_CE)      -0.205    51.361    current_bits_reg[2]
  -------------------------------------------------------------------
                         required time                         51.361    
                         arrival time                          -6.682    
  -------------------------------------------------------------------
                         slack                                 44.679    

Slack (MET) :             44.868ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.766ns (15.716%)  route 4.108ns (84.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 51.589 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          2.252     6.492    current_bits[26]_i_1_n_0
    SLICE_X72Y65         FDRE                                         r  current_bits_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.586    51.589    led_clk
    SLICE_X72Y65         FDRE                                         r  current_bits_reg[0]/C
                         clock pessimism              0.079    51.668    
                         clock uncertainty           -0.103    51.566    
    SLICE_X72Y65         FDRE (Setup_fdre_C_CE)      -0.205    51.361    current_bits_reg[0]
  -------------------------------------------------------------------
                         required time                         51.361    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 44.868    

Slack (MET) :             44.868ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 0.766ns (15.716%)  route 4.108ns (84.284%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.589ns = ( 51.589 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          2.252     6.492    current_bits[26]_i_1_n_0
    SLICE_X72Y65         FDRE                                         r  current_bits_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.586    51.589    led_clk
    SLICE_X72Y65         FDRE                                         r  current_bits_reg[4]/C
                         clock pessimism              0.079    51.668    
                         clock uncertainty           -0.103    51.566    
    SLICE_X72Y65         FDRE (Setup_fdre_C_CE)      -0.205    51.361    current_bits_reg[4]
  -------------------------------------------------------------------
                         required time                         51.361    
                         arrival time                          -6.492    
  -------------------------------------------------------------------
                         slack                                 44.868    

Slack (MET) :             45.008ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.766ns (16.184%)  route 3.967ns (83.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 51.588 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          2.112     6.351    current_bits[26]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.585    51.588    led_clk
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[6]/C
                         clock pessimism              0.079    51.667    
                         clock uncertainty           -0.103    51.565    
    SLICE_X72Y66         FDRE (Setup_fdre_C_CE)      -0.205    51.360    current_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                 45.008    

Slack (MET) :             45.008ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.733ns  (logic 0.766ns (16.184%)  route 3.967ns (83.816%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 51.588 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          2.112     6.351    current_bits[26]_i_1_n_0
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.585    51.588    led_clk
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[8]/C
                         clock pessimism              0.079    51.667    
                         clock uncertainty           -0.103    51.565    
    SLICE_X72Y66         FDRE (Setup_fdre_C_CE)      -0.205    51.360    current_bits_reg[8]
  -------------------------------------------------------------------
                         required time                         51.360    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                 45.008    

Slack (MET) :             45.115ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.766ns (16.710%)  route 3.818ns (83.290%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          1.963     6.202    current_bits[26]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  current_bits_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X62Y58         FDRE                                         r  current_bits_reg[10]/C
                         clock pessimism              0.079    51.589    
                         clock uncertainty           -0.103    51.487    
    SLICE_X62Y58         FDRE (Setup_fdre_C_CE)      -0.169    51.318    current_bits_reg[10]
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 45.115    

Slack (MET) :             45.115ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 0.766ns (16.710%)  route 3.818ns (83.290%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          1.963     6.202    current_bits[26]_i_1_n_0
    SLICE_X62Y58         FDRE                                         r  current_bits_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X62Y58         FDRE                                         r  current_bits_reg[15]/C
                         clock pessimism              0.079    51.589    
                         clock uncertainty           -0.103    51.487    
    SLICE_X62Y58         FDRE (Setup_fdre_C_CE)      -0.169    51.318    current_bits_reg[15]
  -------------------------------------------------------------------
                         required time                         51.318    
                         arrival time                          -6.202    
  -------------------------------------------------------------------
                         slack                                 45.115    

Slack (MET) :             45.129ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.766ns (16.892%)  route 3.769ns (83.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          1.913     6.153    current_bits[26]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.079    51.589    
                         clock uncertainty           -0.103    51.487    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    51.282    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         51.282    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 45.129    

Slack (MET) :             45.129ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            current_bits_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.766ns (16.892%)  route 3.769ns (83.108%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 f  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 f  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.905     4.116    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I0_O)        0.124     4.240 r  current_bits[26]_i_1/O
                         net (fo=68, routed)          1.913     6.153    current_bits[26]_i_1_n_0
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[9]/C
                         clock pessimism              0.079    51.589    
                         clock uncertainty           -0.103    51.487    
    SLICE_X63Y57         FDRE (Setup_fdre_C_CE)      -0.205    51.282    current_bits_reg[9]
  -------------------------------------------------------------------
                         required time                         51.282    
                         arrival time                          -6.153    
  -------------------------------------------------------------------
                         slack                                 45.129    

Slack (MET) :             45.152ns  (required time - arrival time)
  Source:                 bit_cycles_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.890ns (18.787%)  route 3.847ns (81.213%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.616     1.618    led_clk
    SLICE_X60Y80         FDRE                                         r  bit_cycles_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDRE (Prop_fdre_C_Q)         0.518     2.136 r  bit_cycles_reg[13]/Q
                         net (fo=2, routed)           0.950     3.087    bit_cycles_reg_n_0_[13]
    SLICE_X61Y78         LUT6 (Prop_lut6_I1_O)        0.124     3.211 r  current_bits[26]_i_2/O
                         net (fo=6, routed)           0.913     4.124    current_bits[26]_i_2_n_0
    SLICE_X62Y78         LUT5 (Prop_lut5_I3_O)        0.124     4.248 f  bram_rd_addr[13]_i_2/O
                         net (fo=42, routed)          1.984     6.232    bram_rd_addr[13]_i_2_n_0
    SLICE_X69Y78         LUT2 (Prop_lut2_I1_O)        0.124     6.356 r  led_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     6.356    led_reg[22]_i_1_n_0
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.497    51.500    led_clk
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[22]/C
                         clock pessimism              0.079    51.579    
                         clock uncertainty           -0.103    51.477    
    SLICE_X69Y78         FDSE (Setup_fdse_C_D)        0.031    51.508    led_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         51.508    
                         arrival time                          -6.356    
  -------------------------------------------------------------------
                         slack                                 45.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 next_bit_index_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (63.973%)  route 0.079ns (36.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X63Y77         FDRE                                         r  next_bit_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  next_bit_index_reg[10]/Q
                         net (fo=3, routed)           0.079     0.778    next_bit_index_reg[10]
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824     0.826    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[10]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.075     0.646    bram_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 current_bits_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X68Y76         FDRE                                         r  current_bits_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  current_bits_reg[26]/Q
                         net (fo=1, routed)           0.086     0.782    current_bits[26]
    SLICE_X69Y76         LUT2 (Prop_lut2_I0_O)        0.045     0.827 r  led_reg[26]_i_2/O
                         net (fo=1, routed)           0.000     0.827    led_reg[26]_i_2_n_0
    SLICE_X69Y76         FDSE                                         r  led_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823     0.825    led_clk
    SLICE_X69Y76         FDSE                                         r  led_reg_reg[26]/C
                         clock pessimism             -0.256     0.569    
    SLICE_X69Y76         FDSE (Hold_fdse_C_D)         0.091     0.660    led_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 next_bit_index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.156%)  route 0.129ns (47.844%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.553     0.555    led_clk
    SLICE_X63Y75         FDRE                                         r  next_bit_index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  next_bit_index_reg[3]/Q
                         net (fo=3, routed)           0.129     0.825    next_bit_index_reg[3]
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[3]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.076     0.645    bram_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.645    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 will_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            is_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X58Y78         FDRE                                         r  will_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y78         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  will_reset_reg/Q
                         net (fo=2, routed)           0.093     0.813    will_reset_reg_n_0
    SLICE_X59Y78         LUT5 (Prop_lut5_I3_O)        0.048     0.861 r  is_resetting_i_1/O
                         net (fo=1, routed)           0.000     0.861    is_resetting_i_1_n_0
    SLICE_X59Y78         FDRE                                         r  is_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823     0.825    led_clk
    SLICE_X59Y78         FDRE                                         r  is_resetting_reg/C
                         clock pessimism             -0.256     0.569    
    SLICE_X59Y78         FDRE (Hold_fdre_C_D)         0.107     0.676    is_resetting_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 next_bit_index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.383%)  route 0.133ns (48.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.553     0.555    led_clk
    SLICE_X63Y75         FDRE                                         r  next_bit_index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y75         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  next_bit_index_reg[2]/Q
                         net (fo=3, routed)           0.133     0.829    next_bit_index_reg[2]
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[2]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.075     0.644    bram_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.644    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 next_bit_index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.001%)  route 0.130ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X63Y76         FDRE                                         r  next_bit_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  next_bit_index_reg[4]/Q
                         net (fo=3, routed)           0.130     0.827    next_bit_index_reg[4]
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[4]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.063     0.632    bram_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 next_bit_index_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.808%)  route 0.121ns (46.192%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X63Y76         FDRE                                         r  next_bit_index_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y76         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  next_bit_index_reg[7]/Q
                         net (fo=3, routed)           0.121     0.818    next_bit_index_reg[7]
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[7]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X62Y76         FDRE (Hold_fdre_C_D)         0.053     0.622    bram_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 next_bit_index_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.240%)  route 0.134ns (48.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X63Y78         FDRE                                         r  next_bit_index_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y78         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  next_bit_index_reg[13]/Q
                         net (fo=3, routed)           0.134     0.833    next_bit_index_reg[13]
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824     0.826    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[13]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.063     0.634    bram_rd_addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.833    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 current_bits_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led_reg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.432%)  route 0.128ns (37.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X70Y78         FDRE                                         r  current_bits_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y78         FDRE (Prop_fdre_C_Q)         0.164     0.722 r  current_bits_reg[23]/Q
                         net (fo=1, routed)           0.128     0.850    current_bits[23]
    SLICE_X69Y78         LUT2 (Prop_lut2_I0_O)        0.049     0.899 r  led_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.899    led_reg[23]_i_1_n_0
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826     0.828    led_clk
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[23]/C
                         clock pessimism             -0.256     0.572    
    SLICE_X69Y78         FDSE (Hold_fdse_C_D)         0.107     0.679    led_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 next_bit_index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.607%)  route 0.198ns (58.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X63Y77         FDRE                                         r  next_bit_index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y77         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  next_bit_index_reg[11]/Q
                         net (fo=3, routed)           0.198     0.896    next_bit_index_reg[11]
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.824     0.826    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[11]/C
                         clock pessimism             -0.255     0.571    
    SLICE_X62Y77         FDRE (Hold_fdre_C_D)         0.076     0.647    bram_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    led_clk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X59Y78     bit_cycles_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y79     bit_cycles_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y79     bit_cycles_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y79     bit_cycles_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y80     bit_cycles_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y77     bit_cycles_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y77     bit_cycles_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         50.000      49.000     SLICE_X60Y77     bit_cycles_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     bit_cycles_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     bit_cycles_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y80     bit_cycles_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y80     bit_cycles_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     bit_cycles_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X59Y78     bit_cycles_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y79     bit_cycles_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y80     bit_cycles_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         25.000      24.500     SLICE_X60Y80     bit_cycles_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    led_clk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y13  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9   bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y15  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y15  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y72  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y76  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack       14.253ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.253ns  (required time - arrival time)
  Source:                 e/eth_buff_reg[199]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/mon_d_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_2 rise@100.000ns - clk_out1_clk_wiz_0 rise@80.000ns)
  Data Path Delay:        5.294ns  (logic 1.973ns (37.266%)  route 3.321ns (62.734%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.684ns = ( 101.684 - 100.000 ) 
    Source Clock Delay      (SCD):    1.810ns = ( 81.810 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     80.000    80.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    80.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643    81.643    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457    78.187 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    79.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    80.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.808    81.810    e/clk_o
    SLICE_X40Y153        FDRE                                         r  e/eth_buff_reg[199]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y153        FDRE (Prop_fdre_C_Q)         0.456    82.266 r  e/eth_buff_reg[199]/Q
                         net (fo=2, routed)           1.121    83.387    e/eth_buff[199]
    SLICE_X40Y155        LUT6 (Prop_lut6_I0_O)        0.124    83.511 r  e/mon_d_o_i_277/O
                         net (fo=1, routed)           0.000    83.511    e/mon_d_o_i_277_n_0
    SLICE_X40Y155        MUXF7 (Prop_muxf7_I1_O)      0.245    83.756 r  e/mon_d_o_reg_i_130/O
                         net (fo=1, routed)           0.000    83.756    e/mon_d_o_reg_i_130_n_0
    SLICE_X40Y155        MUXF8 (Prop_muxf8_I0_O)      0.104    83.860 r  e/mon_d_o_reg_i_53/O
                         net (fo=1, routed)           1.092    84.953    e/mon_d_o_reg_i_53_n_0
    SLICE_X36Y158        LUT6 (Prop_lut6_I5_O)        0.316    85.269 r  e/mon_d_o_i_16/O
                         net (fo=1, routed)           0.000    85.269    e/mon_d_o_i_16_n_0
    SLICE_X36Y158        MUXF7 (Prop_muxf7_I1_O)      0.217    85.486 r  e/mon_d_o_reg_i_6/O
                         net (fo=1, routed)           1.108    86.594    e/mon_d_o_reg_i_6_n_0
    SLICE_X29Y160        LUT6 (Prop_lut6_I3_O)        0.299    86.893 r  e/mon_d_o_i_2/O
                         net (fo=1, routed)           0.000    86.893    e/mon_d_o_i_2_n_0
    SLICE_X29Y160        MUXF7 (Prop_muxf7_I0_O)      0.212    87.105 r  e/mon_d_o_reg_i_1/O
                         net (fo=1, routed)           0.000    87.105    e/mon_d_o0
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.516   101.516    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    98.282 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    99.912    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   100.003 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.681   101.684    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
                         clock pessimism              0.000   101.684    
                         clock uncertainty           -0.390   101.294    
    SLICE_X29Y160        FDRE (Setup_fdre_C_D)        0.064   101.358    e/mon_d_o_reg
  -------------------------------------------------------------------
                         required time                        101.358    
                         arrival time                         -87.105    
  -------------------------------------------------------------------
                         slack                                 14.253    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 e/eth_buff_reg[612]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/mon_d_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_2 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.505ns (50.711%)  route 0.491ns (49.289%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.925ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.166ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.643     0.645    e/clk_o
    SLICE_X41Y162        FDRE                                         r  e/eth_buff_reg[612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y162        FDRE (Prop_fdre_C_Q)         0.141     0.786 r  e/eth_buff_reg[612]/Q
                         net (fo=1, routed)           0.094     0.880    e/eth_buff[612]
    SLICE_X39Y162        LUT6 (Prop_lut6_I5_O)        0.045     0.925 r  e/mon_d_o_i_169/O
                         net (fo=1, routed)           0.000     0.925    e/mon_d_o_i_169_n_0
    SLICE_X39Y162        MUXF7 (Prop_muxf7_I1_O)      0.074     0.999 r  e/mon_d_o_reg_i_72/O
                         net (fo=1, routed)           0.000     0.999    e/mon_d_o_reg_i_72_n_0
    SLICE_X39Y162        MUXF8 (Prop_muxf8_I0_O)      0.023     1.022 r  e/mon_d_o_reg_i_24/O
                         net (fo=1, routed)           0.163     1.186    e/mon_d_o_reg_i_24_n_0
    SLICE_X36Y163        LUT6 (Prop_lut6_I1_O)        0.112     1.298 r  e/mon_d_o_i_9/O
                         net (fo=1, routed)           0.233     1.531    e/mon_d_o_i_9_n_0
    SLICE_X29Y160        LUT6 (Prop_lut6_I2_O)        0.045     1.576 r  e/mon_d_o_i_3/O
                         net (fo=1, routed)           0.000     1.576    e/mon_d_o_i_3_n_0
    SLICE_X29Y160        MUXF7 (Prop_muxf7_I1_O)      0.065     1.641 r  e/mon_d_o_reg_i_1/O
                         net (fo=1, routed)           0.000     1.641    e/mon_d_o0
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.828     0.828    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.923     0.925    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
                         clock pessimism              0.000     0.925    
                         clock uncertainty            0.390     1.315    
    SLICE_X29Y160        FDRE (Hold_fdre_C_D)         0.105     1.420    e/mon_d_o_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.895ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.334ns  (logic 2.819ns (65.046%)  route 1.515ns (34.954%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 45.360 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.758    45.360    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454    47.814 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           1.515    49.329    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_1[4]
    SLICE_X62Y57         LUT6 (Prop_lut6_I1_O)        0.124    49.453 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.453    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0_i_1_n_0
    SLICE_X62Y57         MUXF7 (Prop_muxf7_I0_O)      0.241    49.694 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[13]_INST_0/O
                         net (fo=1, routed)           0.000    49.694    bram_dout[13]
    SLICE_X62Y57         FDRE                                         r  current_bits_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X62Y57         FDRE                                         r  current_bits_reg[13]/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.212    51.298    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)        0.113    51.411    current_bits_reg[13]
  -------------------------------------------------------------------
                         required time                         51.411    
                         arrival time                         -49.694    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.862ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.142ns  (logic 2.816ns (67.993%)  route 1.326ns (32.007%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    5.349ns = ( 45.349 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747    45.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    47.803 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.326    49.129    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_1[7]
    SLICE_X67Y78         LUT6 (Prop_lut6_I0_O)        0.124    49.253 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.253    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_1_n_0
    SLICE_X67Y78         MUXF7 (Prop_muxf7_I0_O)      0.238    49.491 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0/O
                         net (fo=1, routed)           0.000    49.491    bram_dout[25]
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.497    51.500    led_clk
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[25]/C
                         clock pessimism              0.000    51.500    
                         clock uncertainty           -0.212    51.288    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.064    51.352    current_bits_reg[25]
  -------------------------------------------------------------------
                         required time                         51.352    
                         arrival time                         -49.491    
  -------------------------------------------------------------------
                         slack                                  1.862    

Slack (MET) :             1.893ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.108ns  (logic 2.790ns (67.910%)  route 1.318ns (32.090%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 51.500 - 50.000 ) 
    Source Clock Delay      (SCD):    5.351ns = ( 45.351 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.749    45.351    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    47.805 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.318    49.124    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_4[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I5_O)        0.124    49.248 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.248    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1_n_0
    SLICE_X67Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    49.460 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0/O
                         net (fo=1, routed)           0.000    49.460    bram_dout[21]
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.497    51.500    led_clk
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[21]/C
                         clock pessimism              0.000    51.500    
                         clock uncertainty           -0.212    51.288    
    SLICE_X67Y78         FDRE (Setup_fdre_C_D)        0.064    51.352    current_bits_reg[21]
  -------------------------------------------------------------------
                         required time                         51.352    
                         arrival time                         -49.460    
  -------------------------------------------------------------------
                         slack                                  1.893    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.103ns  (logic 2.787ns (67.921%)  route 1.316ns (32.079%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 51.495 - 50.000 ) 
    Source Clock Delay      (SCD):    5.351ns = ( 45.351 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.749    45.351    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454    47.805 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.316    49.121    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_4[0]
    SLICE_X70Y75         LUT6 (Prop_lut6_I5_O)        0.124    49.245 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.245    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_1_n_0
    SLICE_X70Y75         MUXF7 (Prop_muxf7_I0_O)      0.209    49.454 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=1, routed)           0.000    49.454    bram_dout[18]
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.492    51.495    led_clk
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[18]/C
                         clock pessimism              0.000    51.495    
                         clock uncertainty           -0.212    51.283    
    SLICE_X70Y75         FDRE (Setup_fdre_C_D)        0.113    51.396    current_bits_reg[18]
  -------------------------------------------------------------------
                         required time                         51.396    
                         arrival time                         -49.454    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.942ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.108ns  (logic 2.819ns (68.624%)  route 1.289ns (31.376%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    5.360ns = ( 45.360 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.758    45.360    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454    47.814 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.289    49.103    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_1[5]
    SLICE_X62Y59         LUT6 (Prop_lut6_I1_O)        0.124    49.227 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.227    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1_n_0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.241    49.468 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000    49.468    bram_dout[14]
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.506    51.509    led_clk
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000    51.509    
                         clock uncertainty           -0.212    51.297    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.113    51.410    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         51.410    
                         arrival time                         -49.468    
  -------------------------------------------------------------------
                         slack                                  1.942    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.048ns  (logic 2.816ns (69.571%)  route 1.232ns (30.429%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 51.495 - 50.000 ) 
    Source Clock Delay      (SCD):    5.342ns = ( 45.342 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.740    45.342    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    47.796 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.232    49.028    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_3[6]
    SLICE_X68Y75         LUT6 (Prop_lut6_I3_O)        0.124    49.152 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.152    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_1_n_0
    SLICE_X68Y75         MUXF7 (Prop_muxf7_I0_O)      0.238    49.390 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=1, routed)           0.000    49.390    bram_dout[24]
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.492    51.495    led_clk
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[24]/C
                         clock pessimism              0.000    51.495    
                         clock uncertainty           -0.212    51.283    
    SLICE_X68Y75         FDRE (Setup_fdre_C_D)        0.064    51.347    current_bits_reg[24]
  -------------------------------------------------------------------
                         required time                         51.347    
                         arrival time                         -49.390    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.020ns  (logic 2.790ns (69.401%)  route 1.230ns (30.599%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 51.498 - 50.000 ) 
    Source Clock Delay      (SCD):    5.351ns = ( 45.351 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.749    45.351    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454    47.805 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.230    49.035    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_4[1]
    SLICE_X69Y77         LUT6 (Prop_lut6_I5_O)        0.124    49.159 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.159    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_1_n_0
    SLICE_X69Y77         MUXF7 (Prop_muxf7_I0_O)      0.212    49.371 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0/O
                         net (fo=1, routed)           0.000    49.371    bram_dout[19]
    SLICE_X69Y77         FDRE                                         r  current_bits_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.495    51.498    led_clk
    SLICE_X69Y77         FDRE                                         r  current_bits_reg[19]/C
                         clock pessimism              0.000    51.498    
                         clock uncertainty           -0.212    51.286    
    SLICE_X69Y77         FDRE (Setup_fdre_C_D)        0.064    51.350    current_bits_reg[19]
  -------------------------------------------------------------------
                         required time                         51.350    
                         arrival time                         -49.371    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             1.995ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.099ns  (logic 2.790ns (68.057%)  route 1.309ns (31.943%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.588ns = ( 51.588 - 50.000 ) 
    Source Clock Delay      (SCD):    5.346ns = ( 45.346 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.744    45.346    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.454    47.800 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.309    49.110    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_0[6]
    SLICE_X72Y66         LUT6 (Prop_lut6_I0_O)        0.124    49.234 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.234    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_1_n_0
    SLICE_X72Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    49.446 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           0.000    49.446    bram_dout[6]
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.585    51.588    led_clk
    SLICE_X72Y66         FDRE                                         r  current_bits_reg[6]/C
                         clock pessimism              0.000    51.588    
                         clock uncertainty           -0.212    51.376    
    SLICE_X72Y66         FDRE (Setup_fdre_C_D)        0.064    51.440    current_bits_reg[6]
  -------------------------------------------------------------------
                         required time                         51.440    
                         arrival time                         -49.446    
  -------------------------------------------------------------------
                         slack                                  1.995    

Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.079ns  (logic 2.790ns (68.391%)  route 1.289ns (31.609%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.764ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 51.510 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=1, routed)           1.289    49.018    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_2[0]
    SLICE_X63Y57         LUT6 (Prop_lut6_I3_O)        0.124    49.142 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.142    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0_i_1_n_0
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    49.354 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[17]_INST_0/O
                         net (fo=1, routed)           0.000    49.354    bram_dout[17]
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.507    51.510    led_clk
    SLICE_X63Y57         FDRE                                         r  current_bits_reg[17]/C
                         clock pessimism              0.000    51.510    
                         clock uncertainty           -0.212    51.298    
    SLICE_X63Y57         FDRE (Setup_fdre_C_D)        0.064    51.362    current_bits_reg[17]
  -------------------------------------------------------------------
                         required time                         51.362    
                         arrival time                         -49.354    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.052ns  (required time - arrival time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_1 rise@50.000ns - sys_clk_pin rise@40.000ns)
  Data Path Delay:        4.084ns  (logic 2.787ns (68.238%)  route 1.297ns (31.762%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -3.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 51.509 - 50.000 ) 
    Source Clock Delay      (SCD):    5.274ns = ( 45.274 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    41.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    43.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    43.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.672    45.274    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454    47.728 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           1.297    49.025    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[16]_2[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I3_O)        0.124    49.149 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    49.149    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0_i_1_n_0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.209    49.358 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0/O
                         net (fo=1, routed)           0.000    49.358    bram_dout[12]
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     50.000    50.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683    51.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    47.989 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    49.912    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    50.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.506    51.509    led_clk
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[12]/C
                         clock pessimism              0.000    51.509    
                         clock uncertainty           -0.212    51.297    
    SLICE_X62Y59         FDRE (Setup_fdre_C_D)        0.113    51.410    current_bits_reg[12]
  -------------------------------------------------------------------
                         required time                         51.410    
                         arrival time                         -49.358    
  -------------------------------------------------------------------
                         slack                                  2.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.248ns (42.094%)  route 0.341ns (57.906%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=54, routed)          0.341     1.957    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X70Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.002 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.002    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_1_n_0
    SLICE_X70Y75         MUXF7 (Prop_muxf7_I0_O)      0.062     2.064 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=1, routed)           0.000     2.064    bram_dout[18]
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[18]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.212     1.036    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.134     1.170    current_bits_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.248ns (44.101%)  route 0.314ns (55.899%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.314     1.931    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X68Y76         LUT6 (Prop_lut6_I2_O)        0.045     1.976 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     1.976    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0_i_1_n_0
    SLICE_X68Y76         MUXF7 (Prop_muxf7_I0_O)      0.062     2.038 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[26]_INST_0/O
                         net (fo=1, routed)           0.000     2.038    bram_dout[26]
    SLICE_X68Y76         FDRE                                         r  current_bits_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.823     0.825    led_clk
    SLICE_X68Y76         FDRE                                         r  current_bits_reg[26]/C
                         clock pessimism              0.000     0.825    
                         clock uncertainty            0.212     1.037    
    SLICE_X68Y76         FDRE (Hold_fdre_C_D)         0.105     1.142    current_bits_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.896    

Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.257ns (40.508%)  route 0.377ns (59.492%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=54, routed)          0.377     1.994    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X68Y75         LUT6 (Prop_lut6_I4_O)        0.045     2.039 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.039    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0_i_1_n_0
    SLICE_X68Y75         MUXF7 (Prop_muxf7_I0_O)      0.071     2.110 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[24]_INST_0/O
                         net (fo=1, routed)           0.000     2.110    bram_dout[24]
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[24]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.212     1.036    
    SLICE_X68Y75         FDRE (Hold_fdre_C_D)         0.105     1.141    current_bits_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.110    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             0.974ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.248ns (38.594%)  route 0.395ns (61.406%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.395     2.011    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X69Y77         LUT6 (Prop_lut6_I2_O)        0.045     2.056 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.056    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0_i_1_n_0
    SLICE_X69Y77         MUXF7 (Prop_muxf7_I0_O)      0.062     2.118 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[19]_INST_0/O
                         net (fo=1, routed)           0.000     2.118    bram_dout[19]
    SLICE_X69Y77         FDRE                                         r  current_bits_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.825     0.827    led_clk
    SLICE_X69Y77         FDRE                                         r  current_bits_reg[19]/C
                         clock pessimism              0.000     0.827    
                         clock uncertainty            0.212     1.039    
    SLICE_X69Y77         FDRE (Hold_fdre_C_D)         0.105     1.144    current_bits_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             0.985ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.248ns (38.138%)  route 0.402ns (61.862%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.402     2.019    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X68Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.064 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0_i_1_n_0
    SLICE_X68Y75         MUXF7 (Prop_muxf7_I0_O)      0.062     2.126 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[20]_INST_0/O
                         net (fo=1, routed)           0.000     2.126    bram_dout[20]
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X68Y75         FDRE                                         r  current_bits_reg[20]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.212     1.036    
    SLICE_X68Y75         FDRE (Hold_fdre_C_D)         0.105     1.141    current_bits_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.998ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.248ns (35.632%)  route 0.448ns (64.368%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.448     2.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X70Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.109 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.109    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0_i_1_n_0
    SLICE_X70Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     2.171 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[23]_INST_0/O
                         net (fo=1, routed)           0.000     2.171    bram_dout[23]
    SLICE_X70Y78         FDRE                                         r  current_bits_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826     0.828    led_clk
    SLICE_X70Y78         FDRE                                         r  current_bits_reg[23]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.212     1.040    
    SLICE_X70Y78         FDRE (Hold_fdre_C_D)         0.134     1.174    current_bits_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             1.001ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.259ns (37.262%)  route 0.436ns (62.738%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.436     2.052    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X70Y75         LUT6 (Prop_lut6_I2_O)        0.045     2.097 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.097    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0_i_1_n_0
    SLICE_X70Y75         MUXF7 (Prop_muxf7_I0_O)      0.073     2.170 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[22]_INST_0/O
                         net (fo=1, routed)           0.000     2.170    bram_dout[22]
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.822     0.824    led_clk
    SLICE_X70Y75         FDRE                                         r  current_bits_reg[22]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.212     1.036    
    SLICE_X70Y75         FDRE (Hold_fdre_C_D)         0.134     1.170    current_bits_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.170    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.257ns (35.005%)  route 0.477ns (64.995%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=54, routed)          0.477     2.094    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X67Y78         LUT6 (Prop_lut6_I4_O)        0.045     2.139 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.139    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0_i_1_n_0
    SLICE_X67Y78         MUXF7 (Prop_muxf7_I0_O)      0.071     2.210 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[25]_INST_0/O
                         net (fo=1, routed)           0.000     2.210    bram_dout[25]
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826     0.828    led_clk
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[25]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.212     1.040    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.105     1.145    current_bits_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.210    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.122ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.248ns (31.341%)  route 0.543ns (68.659%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.543     2.160    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X67Y78         LUT6 (Prop_lut6_I2_O)        0.045     2.205 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.205    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0_i_1_n_0
    SLICE_X67Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     2.267 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[21]_INST_0/O
                         net (fo=1, routed)           0.000     2.267    bram_dout[21]
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.826     0.828    led_clk
    SLICE_X67Y78         FDRE                                         r  current_bits_reg[21]/C
                         clock pessimism              0.000     0.828    
                         clock uncertainty            0.212     1.040    
    SLICE_X67Y78         FDRE (Hold_fdre_C_D)         0.105     1.145    current_bits_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.145    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.241ns  (arrival time - required time)
  Source:                 bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_bits_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.259ns (27.293%)  route 0.690ns (72.707%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.556     1.475    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X64Y76         FDRE                                         r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y76         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=54, routed)          0.690     2.306    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I2_O)        0.045     2.351 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     2.351    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0_i_1_n_0
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I0_O)      0.073     2.424 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0/O
                         net (fo=1, routed)           0.000     2.424    bram_dout[14]
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.898     0.898    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.836     0.838    led_clk
    SLICE_X62Y59         FDRE                                         r  current_bits_reg[14]/C
                         clock pessimism              0.000     0.838    
                         clock uncertainty            0.212     1.050    
    SLICE_X62Y59         FDRE (Hold_fdre_C_D)         0.134     1.184    current_bits_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.184    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  1.241    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.389ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.389ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.286ns  (logic 0.518ns (6.252%)  route 7.768ns (93.748%))
  Logic Levels:           0  
  Clock Path Skew:        3.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.065ns = ( 15.065 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          7.768     9.898    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X3Y12         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643    15.065    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.065    
                         clock uncertainty           -0.212    14.853    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.287    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.287    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.389    

Slack (MET) :             4.534ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 0.518ns (6.305%)  route 7.698ns (93.695%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          7.698     9.829    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718    15.141    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.212    14.929    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.363    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                  4.534    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.135ns  (logic 0.518ns (6.368%)  route 7.617ns (93.632%))
  Logic Levels:           0  
  Clock Path Skew:        3.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          7.617     9.747    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718    15.141    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.212    14.929    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.363    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.747    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.970ns  (logic 0.518ns (6.499%)  route 7.452ns (93.501%))
  Logic Levels:           0  
  Clock Path Skew:        3.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          7.452     9.582    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.638    15.060    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.060    
                         clock uncertainty           -0.212    14.848    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.282    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.878ns  (logic 0.518ns (6.575%)  route 7.360ns (93.425%))
  Logic Levels:           0  
  Clock Path Skew:        3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          7.360     9.491    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.212    14.765    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.199    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.719ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        8.029ns  (logic 0.518ns (6.451%)  route 7.511ns (93.549%))
  Logic Levels:           0  
  Clock Path Skew:        3.526ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.518     2.132 r  bram_rd_addr_reg[4]/Q
                         net (fo=17, routed)          7.511     9.644    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718    15.141    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.212    14.929    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.363    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  4.719    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.797ns  (logic 0.518ns (6.644%)  route 7.279ns (93.356%))
  Logic Levels:           0  
  Clock Path Skew:        3.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          7.279     9.409    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.212    14.765    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    14.199    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.847ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.823ns  (logic 0.518ns (6.621%)  route 7.305ns (93.379%))
  Logic Levels:           0  
  Clock Path Skew:        3.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    1.612ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.610     1.612    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.518     2.130 r  bram_rd_addr_reg[0]/Q
                         net (fo=17, routed)          7.305     9.436    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[0]
    RAMB18_X3Y26         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.639    15.061    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X3Y26         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000    15.061    
                         clock uncertainty           -0.212    14.849    
    RAMB18_X3Y26         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    14.283    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.283    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  4.847    

Slack (MET) :             4.894ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 0.518ns (6.735%)  route 7.173ns (93.265%))
  Logic Levels:           0  
  Clock Path Skew:        3.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.518     2.132 r  bram_rd_addr_reg[4]/Q
                         net (fo=17, routed)          7.173     9.306    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.555    14.977    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.212    14.765    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.199    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.199    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  4.894    

Slack (MET) :             4.925ns  (required time - arrival time)
  Source:                 bram_rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.822ns  (logic 0.518ns (6.622%)  route 7.304ns (93.378%))
  Logic Levels:           0  
  Clock Path Skew:        3.525ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.141ns = ( 15.141 - 10.000 ) 
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.613     1.615    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.518     2.133 r  bram_rd_addr_reg[10]/Q
                         net (fo=17, routed)          7.304     9.438    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.718    15.141    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000    15.141    
                         clock uncertainty           -0.212    14.929    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.363    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  4.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 0.418ns (9.291%)  route 4.081ns (90.709%))
  Logic Levels:           0  
  Clock Path Skew:        3.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.491     1.494    led_clk
    SLICE_X62Y75         FDRE                                         r  bram_rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y75         FDRE (Prop_fdre_C_Q)         0.418     1.912 r  bram_rd_addr_reg[1]/Q
                         net (fo=17, routed)          4.081     5.993    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747     5.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.212     5.561    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.360     5.921    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.921    
                         arrival time                           5.993    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 0.385ns (8.947%)  route 3.918ns (91.053%))
  Logic Levels:           0  
  Clock Path Skew:        3.767ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.263ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.385     1.881 r  bram_rd_addr_reg[7]/Q
                         net (fo=17, routed)          3.918     5.799    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[7]
    RAMB18_X1Y28         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.661     5.263    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y28         RAMB18E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.263    
                         clock uncertainty            0.212     5.475    
    RAMB18_X1Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.218     5.693    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.693    
                         arrival time                           5.799    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.418ns  (logic 0.385ns (8.715%)  route 4.033ns (91.285%))
  Logic Levels:           0  
  Clock Path Skew:        3.850ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.385     1.881 r  bram_rd_addr_reg[7]/Q
                         net (fo=17, routed)          4.033     5.914    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.744     5.346    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.346    
                         clock uncertainty            0.212     5.558    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.218     5.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.776    
                         arrival time                           5.914    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.418ns (9.151%)  route 4.150ns (90.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.846ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.418     1.914 r  bram_rd_addr_reg[5]/Q
                         net (fo=17, routed)          4.150     6.064    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.740     5.342    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.342    
                         clock uncertainty            0.212     5.554    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.914    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.914    
                         arrival time                           6.064    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.446ns  (logic 0.385ns (8.660%)  route 4.061ns (91.340%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.385     1.881 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          4.061     5.942    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747     5.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.212     5.561    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.222     5.783    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.783    
                         arrival time                           5.942    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.483ns  (logic 0.518ns (11.556%)  route 3.965ns (88.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.494     1.497    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.418     1.915 r  bram_rd_addr_reg[13]/Q
                         net (fo=5, routed)           2.020     3.935    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[13]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.100     4.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           1.945     5.980    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747     5.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.212     5.561    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227     5.788    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.788    
                         arrival time                           5.980    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.410ns  (logic 0.385ns (8.731%)  route 4.025ns (91.269%))
  Logic Levels:           0  
  Clock Path Skew:        3.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.259ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.385     1.881 r  bram_rd_addr_reg[6]/Q
                         net (fo=17, routed)          4.025     5.906    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X1Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.657     5.259    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.259    
                         clock uncertainty            0.212     5.471    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.222     5.693    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.693    
                         arrival time                           5.906    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.385ns (8.527%)  route 4.130ns (91.473%))
  Logic Levels:           0  
  Clock Path Skew:        3.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.342ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.494     1.497    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.385     1.882 r  bram_rd_addr_reg[8]/Q
                         net (fo=17, routed)          4.130     6.013    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.740     5.342    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y15         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.342    
                         clock uncertainty            0.212     5.554    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.222     5.776    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.776    
                         arrival time                           6.013    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.531ns  (logic 0.518ns (11.432%)  route 4.013ns (88.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.346ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.494     1.497    led_clk
    SLICE_X62Y77         FDRE                                         r  bram_rd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDRE (Prop_fdre_C_Q)         0.418     1.915 r  bram_rd_addr_reg[13]/Q
                         net (fo=5, routed)           2.020     3.935    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[13]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.100     4.035 r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=3, routed)           1.994     6.029    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.744     5.346    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.346    
                         clock uncertainty            0.212     5.558    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ENBWREN)
                                                      0.227     5.785    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.785    
                         arrival time                           6.029    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 bram_rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 0.385ns (8.506%)  route 4.141ns (91.494%))
  Logic Levels:           0  
  Clock Path Skew:        3.853ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.349ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.683     1.683    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     0.003 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.493     1.496    led_clk
    SLICE_X62Y76         FDRE                                         r  bram_rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.385     1.881 r  bram_rd_addr_reg[7]/Q
                         net (fo=17, routed)          4.141     6.023    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.747     5.349    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y16         RAMB36E1                                     r  bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000     5.349    
                         clock uncertainty            0.212     5.561    
    RAMB36_X2Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.218     5.779    bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -5.779    
                         arrival time                           6.023    
  -------------------------------------------------------------------
                         slack                                  0.244    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.366ns  (logic 3.640ns (43.508%)  route 4.726ns (56.492%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643    11.643    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.457     8.187 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719     9.906    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.002 f  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         3.007    13.009    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         3.544    16.553 f  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000    16.553    eth_clk
    D5                                                                f  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            eth_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.517ns  (logic 1.271ns (50.483%)  route 1.246ns (49.517%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.747     0.749    eth_clk_OBUF
    D5                   OBUF (Prop_obuf_I_O)         1.245     1.994 r  eth_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.994    eth_clk
    D5                                                                r  eth_clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_1
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.564ns  (logic 4.048ns (42.322%)  route 5.516ns (57.678%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.518     2.132 r  led_reg_reg[14]/Q
                         net (fo=1, routed)           5.516     7.649    led_OBUF[14]
    G13                  OBUF (Prop_obuf_I_O)         3.530    11.178 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    11.178    led[14]
    G13                                                               r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 4.056ns (42.571%)  route 5.471ns (57.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.518     2.132 r  led_reg_reg[8]/Q
                         net (fo=1, routed)           5.471     7.604    led_OBUF[8]
    D14                  OBUF (Prop_obuf_I_O)         3.538    11.141 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    11.141    led[8]
    D14                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.439ns  (logic 4.206ns (44.559%)  route 5.233ns (55.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.478     2.092 r  led_reg_reg[13]/Q
                         net (fo=1, routed)           5.233     7.325    led_OBUF[13]
    F13                  OBUF (Prop_obuf_I_O)         3.728    11.053 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    11.053    led[13]
    F13                                                               r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.029ns  (logic 4.188ns (46.381%)  route 4.841ns (53.619%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.613     1.615    led_clk
    SLICE_X66Y73         FDSE                                         r  led_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDSE (Prop_fdse_C_Q)         0.478     2.093 r  led_reg_reg[5]/Q
                         net (fo=1, routed)           4.841     6.934    led_OBUF[5]
    E17                  OBUF (Prop_obuf_I_O)         3.710    10.644 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.644    led[5]
    E17                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.025ns  (logic 4.176ns (46.271%)  route 4.849ns (53.729%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.478     2.092 r  led_reg_reg[15]/Q
                         net (fo=1, routed)           4.849     6.941    led_OBUF[15]
    H16                  OBUF (Prop_obuf_I_O)         3.698    10.639 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.639    led[15]
    H16                                                               r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.868ns  (logic 4.064ns (45.830%)  route 4.804ns (54.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.518     2.132 r  led_reg_reg[12]/Q
                         net (fo=1, routed)           4.804     6.936    led_OBUF[12]
    E16                  OBUF (Prop_obuf_I_O)         3.546    10.482 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    10.482    led[12]
    E16                                                               r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.794ns  (logic 4.176ns (47.487%)  route 4.618ns (52.513%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.478     2.092 r  led_reg_reg[11]/Q
                         net (fo=1, routed)           4.618     6.710    led_OBUF[11]
    H14                  OBUF (Prop_obuf_I_O)         3.698    10.408 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.408    led[11]
    H14                                                               r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.033ns (46.013%)  route 4.732ns (53.987%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.518     2.132 r  led_reg_reg[10]/Q
                         net (fo=1, routed)           4.732     6.864    led_OBUF[10]
    G16                  OBUF (Prop_obuf_I_O)         3.515    10.379 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.379    led[10]
    G16                                                               r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.764ns  (logic 4.174ns (47.626%)  route 4.590ns (52.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.612     1.614    led_clk
    SLICE_X62Y73         FDSE                                         r  led_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y73         FDSE (Prop_fdse_C_Q)         0.478     2.092 r  led_reg_reg[9]/Q
                         net (fo=1, routed)           4.590     6.682    led_OBUF[9]
    F16                  OBUF (Prop_obuf_I_O)         3.696    10.378 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.378    led[9]
    F16                                                               r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.637ns  (logic 4.115ns (47.645%)  route 4.522ns (52.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     1.809    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          1.611     1.613    led_clk
    SLICE_X69Y75         FDSE                                         r  led_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y75         FDSE (Prop_fdse_C_Q)         0.419     2.032 r  led_reg_reg[3]/Q
                         net (fo=1, routed)           4.522     6.554    led_OBUF[3]
    G17                  OBUF (Prop_obuf_I_O)         3.696    10.250 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.250    led[3]
    G17                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg_reg[24]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.394ns  (logic 1.357ns (56.698%)  route 1.037ns (43.302%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X68Y78         FDSE                                         r  led_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  led_reg_reg[24]/Q
                         net (fo=1, routed)           1.037     1.735    led_OBUF[24]
    H4                   OBUF (Prop_obuf_I_O)         1.216     2.952 r  led_OBUF[24]_inst/O
                         net (fo=0)                   0.000     2.952    led[24]
    H4                                                                r  led[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.392ns (56.879%)  route 1.055ns (43.121%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X68Y78         FDSE                                         r  led_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDSE (Prop_fdse_C_Q)         0.128     0.686 r  led_reg_reg[21]/Q
                         net (fo=1, routed)           1.055     1.741    led_OBUF[21]
    J3                   OBUF (Prop_obuf_I_O)         1.264     3.004 r  led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.004    led[21]
    J3                                                                r  led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[18]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.447ns  (logic 1.357ns (55.454%)  route 1.090ns (44.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  led_reg_reg[18]/Q
                         net (fo=1, routed)           1.090     1.789    led_OBUF[18]
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.005 r  led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.005    led[18]
    J2                                                                r  led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.510ns  (logic 1.359ns (54.115%)  route 1.152ns (45.885%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  led_reg_reg[22]/Q
                         net (fo=1, routed)           1.152     1.851    led_OBUF[22]
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.068 r  led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.068    led[22]
    J4                                                                r  led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.380ns (54.755%)  route 1.141ns (45.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X66Y73         FDSE                                         r  led_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDSE (Prop_fdse_C_Q)         0.164     0.720 r  led_reg_reg[16]/Q
                         net (fo=1, routed)           1.141     1.860    led_OBUF[16]
    K1                   OBUF (Prop_obuf_I_O)         1.216     3.077 r  led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.077    led[16]
    K1                                                                r  led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.425ns (55.556%)  route 1.140ns (44.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X69Y78         FDSE                                         r  led_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y78         FDSE (Prop_fdse_C_Q)         0.128     0.686 r  led_reg_reg[19]/Q
                         net (fo=1, routed)           1.140     1.825    led_OBUF[19]
    G6                   OBUF (Prop_obuf_I_O)         1.297     3.122 r  led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.122    led[19]
    G6                                                                r  led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.371ns (52.181%)  route 1.256ns (47.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X69Y76         FDSE                                         r  led_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y76         FDSE (Prop_fdse_C_Q)         0.141     0.697 r  led_reg_reg[26]/Q
                         net (fo=1, routed)           1.256     1.953    led_OBUF[26]
    G1                   OBUF (Prop_obuf_I_O)         1.230     3.182 r  led_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.182    led[26]
    G1                                                                r  led[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.669ns  (logic 1.412ns (52.920%)  route 1.256ns (47.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X68Y78         FDSE                                         r  led_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDSE (Prop_fdse_C_Q)         0.128     0.686 r  led_reg_reg[25]/Q
                         net (fo=1, routed)           1.256     1.942    led_OBUF[25]
    H1                   OBUF (Prop_obuf_I_O)         1.284     3.226 r  led_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.226    led[25]
    H1                                                                r  led[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[17]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.432ns (52.663%)  route 1.287ns (47.337%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.554     0.556    led_clk
    SLICE_X66Y73         FDSE                                         r  led_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDSE (Prop_fdse_C_Q)         0.148     0.704 r  led_reg_reg[17]/Q
                         net (fo=1, routed)           1.287     1.991    led_OBUF[17]
    F6                   OBUF (Prop_obuf_I_O)         1.284     3.275 r  led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.275    led[17]
    F6                                                                r  led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.834ns  (logic 1.385ns (48.880%)  route 1.449ns (51.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkout1_buf/O
                         net (fo=98, routed)          0.556     0.558    led_clk
    SLICE_X68Y78         FDSE                                         r  led_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y78         FDSE (Prop_fdse_C_Q)         0.141     0.699 r  led_reg_reg[20]/Q
                         net (fo=1, routed)           1.449     2.147    led_OBUF[20]
    E7                   OBUF (Prop_obuf_I_O)         1.244     3.391 r  led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.391    led[20]
    E7                                                                r  led[20] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_2
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_2'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eth_mon_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.338ns  (logic 3.618ns (43.398%)  route 4.719ns (56.602%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 fall edge)
                                                     50.000    50.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    50.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    51.636    e/eth_mon_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    48.196 f  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    49.906    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    50.002 f  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          3.009    53.011    eth_mon_clk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.522    56.533 f  eth_mon_clk_OBUF_inst/O
                         net (fo=0)                   0.000    56.533    eth_mon_clk
    G2                                                                f  eth_mon_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e/mon_d_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eth_mon_d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.654ns  (logic 3.992ns (46.124%)  route 4.662ns (53.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636     1.636    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          1.809     1.811    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.456     2.267 r  e/mon_d_o_reg/Q
                         net (fo=1, routed)           4.662     6.930    eth_mon_d_OBUF
    F3                   OBUF (Prop_obuf_I_O)         3.536    10.465 r  eth_mon_d_OBUF_inst/O
                         net (fo=0)                   0.000    10.465    eth_mon_d
    F3                                                                r  eth_mon_d (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_2'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eth_mon_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.249ns (50.099%)  route 1.244ns (49.901%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.749     0.751    eth_mon_clk_OBUF
    G2                   OBUF (Prop_obuf_I_O)         1.223     1.975 r  eth_mon_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.975    eth_mon_clk
    G2                                                                r  eth_mon_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 e/mon_d_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_2  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            eth_mon_d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.140ns  (logic 1.377ns (43.869%)  route 1.762ns (56.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clk_out1_clk_wiz_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkout1_buf/O
                         net (fo=12, routed)          0.648     0.650    e/mon_clk_o
    SLICE_X29Y160        FDRE                                         r  e/mon_d_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y160        FDRE (Prop_fdre_C_Q)         0.141     0.791 r  e/mon_d_o_reg/Q
                         net (fo=1, routed)           1.762     2.553    eth_mon_d_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.236     3.790 r  eth_mon_d_OBUF_inst/O
                         net (fo=0)                   0.000     3.790    eth_mon_d
    F3                                                                r  eth_mon_d (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 0.096ns (2.777%)  route 3.361ns (97.223%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.643     6.643    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.457     3.187 f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.719     4.906    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.641     6.643    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.083ns  (logic 0.026ns (2.400%)  route 1.058ns (97.600%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.561     0.561    e/eth_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.083    -0.523 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.499    -0.024    e/eth_clk_gen/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.559     0.561    e/eth_clk_gen/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.809     6.809    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     5.002 f  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.624     0.624    led_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  led_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    led_clk_gen/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.002 r  led_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    led_clk_gen/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  led_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_2
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.636    11.636    e/eth_mon_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441     8.196 f  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710     9.906    e/eth_mon_clk_gen/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096    10.002 f  e/eth_mon_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.634    11.636    e/eth_mon_clk_gen/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_2'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.558     0.558    e/eth_mon_clk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077    -0.519 r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495    -0.024    e/eth_mon_clk_gen/inst/clkfbout_clk_wiz_2
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  e/eth_mon_clk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     0.558    e/eth_mon_clk_gen/inst/clkfbout_buf_clk_wiz_2
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  e/eth_mon_clk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay          1017 Endpoints
Min Delay          1017 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.030ns  (logic 1.611ns (14.609%)  route 9.419ns (85.391%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         9.086    10.574    e/eth_crsdv_IBUF
    SLICE_X30Y164        LUT4 (Prop_lut4_I0_O)        0.124    10.698 r  e/eth_buff[28]_i_1/O
                         net (fo=1, routed)           0.332    11.030    e/p_0_in[28]
    SLICE_X30Y163        FDRE                                         r  e/eth_buff_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X30Y163        FDRE                                         r  e/eth_buff_reg[28]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[582]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.913ns  (logic 1.611ns (14.765%)  route 9.302ns (85.235%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.783    10.270    e/eth_crsdv_IBUF
    SLICE_X40Y163        LUT4 (Prop_lut4_I0_O)        0.124    10.394 r  e/eth_buff[582]_i_1/O
                         net (fo=1, routed)           0.519    10.913    e/p_0_in[582]
    SLICE_X40Y163        FDRE                                         r  e/eth_buff_reg[582]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674     1.677    e/clk_o
    SLICE_X40Y163        FDRE                                         r  e/eth_buff_reg[582]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.913ns  (logic 1.633ns (14.968%)  route 9.279ns (85.032%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         9.086    10.574    e/eth_crsdv_IBUF
    SLICE_X30Y164        LUT4 (Prop_lut4_I0_O)        0.146    10.720 r  e/eth_buff[30]_i_1/O
                         net (fo=1, routed)           0.193    10.913    e/p_0_in[30]
    SLICE_X30Y164        FDRE                                         r  e/eth_buff_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X30Y164        FDRE                                         r  e/eth_buff_reg[30]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[178]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.880ns  (logic 1.611ns (14.810%)  route 9.269ns (85.190%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.931    10.418    e/eth_crsdv_IBUF
    SLICE_X40Y160        LUT4 (Prop_lut4_I0_O)        0.124    10.542 r  e/eth_buff[178]_i_1/O
                         net (fo=1, routed)           0.338    10.880    e/p_0_in[178]
    SLICE_X43Y160        FDRE                                         r  e/eth_buff_reg[178]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674     1.677    e/clk_o
    SLICE_X43Y160        FDRE                                         r  e/eth_buff_reg[178]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[568]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.844ns  (logic 1.611ns (14.860%)  route 9.232ns (85.140%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.690    10.178    e/eth_crsdv_IBUF
    SLICE_X31Y164        LUT4 (Prop_lut4_I0_O)        0.124    10.302 r  e/eth_buff[568]_i_1/O
                         net (fo=1, routed)           0.542    10.844    e/p_0_in[568]
    SLICE_X28Y165        FDRE                                         r  e/eth_buff_reg[568]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X28Y165        FDRE                                         r  e/eth_buff_reg[568]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.817ns  (logic 1.611ns (14.897%)  route 9.206ns (85.103%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.686    10.174    e/eth_crsdv_IBUF
    SLICE_X31Y164        LUT4 (Prop_lut4_I0_O)        0.124    10.298 r  e/eth_buff[20]_i_1/O
                         net (fo=1, routed)           0.519    10.817    e/p_0_in[20]
    SLICE_X31Y164        FDRE                                         r  e/eth_buff_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X31Y164        FDRE                                         r  e/eth_buff_reg[20]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.775ns  (logic 1.605ns (14.898%)  route 9.170ns (85.102%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.686    10.174    e/eth_crsdv_IBUF
    SLICE_X31Y164        LUT4 (Prop_lut4_I0_O)        0.118    10.292 r  e/eth_buff[26]_i_1/O
                         net (fo=1, routed)           0.484    10.775    e/p_0_in[26]
    SLICE_X32Y164        FDRE                                         r  e/eth_buff_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X32Y164        FDRE                                         r  e/eth_buff_reg[26]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[632]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.769ns  (logic 1.606ns (14.916%)  route 9.163ns (85.084%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.690    10.178    e/eth_crsdv_IBUF
    SLICE_X31Y164        LUT4 (Prop_lut4_I0_O)        0.119    10.297 r  e/eth_buff[632]_i_1/O
                         net (fo=1, routed)           0.473    10.769    e/p_0_in[632]
    SLICE_X35Y164        FDRE                                         r  e/eth_buff_reg[632]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.676     1.679    e/clk_o
    SLICE_X35Y164        FDRE                                         r  e/eth_buff_reg[632]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[182]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.763ns  (logic 1.639ns (15.231%)  route 9.124ns (84.769%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.931    10.418    e/eth_crsdv_IBUF
    SLICE_X40Y160        LUT4 (Prop_lut4_I0_O)        0.152    10.570 r  e/eth_buff[182]_i_1/O
                         net (fo=1, routed)           0.193    10.763    e/p_0_in[182]
    SLICE_X40Y160        FDRE                                         r  e/eth_buff_reg[182]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.677     1.680    e/clk_o
    SLICE_X40Y160        FDRE                                         r  e/eth_buff_reg[182]/C

Slack:                    inf
  Source:                 eth_crsdv
                            (input port)
  Destination:            e/eth_buff_reg[590]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.757ns  (logic 1.639ns (15.241%)  route 9.117ns (84.759%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.677ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  eth_crsdv (IN)
                         net (fo=0)                   0.000     0.000    eth_crsdv
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  eth_crsdv_IBUF_inst/O
                         net (fo=673, routed)         8.783    10.270    e/eth_crsdv_IBUF
    SLICE_X40Y163        LUT4 (Prop_lut4_I0_O)        0.152    10.422 r  e/eth_buff[590]_i_1/O
                         net (fo=1, routed)           0.335    10.757    e/p_0_in[590]
    SLICE_X40Y164        FDRE                                         r  e/eth_buff_reg[590]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.522     1.522    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.249    -1.727 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -0.088    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         1.674     1.677    e/clk_o
    SLICE_X40Y164        FDRE                                         r  e/eth_buff_reg[590]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[293]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.876ns  (logic 0.281ns (32.040%)  route 0.595ns (67.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.595     0.831    e/eth_rxd_IBUF[1]
    SLICE_X13Y161        LUT5 (Prop_lut5_I0_O)        0.045     0.876 r  e/eth_buff[293]_i_1/O
                         net (fo=1, routed)           0.000     0.876    e/eth_buff[293]_i_1_n_0
    SLICE_X13Y161        FDRE                                         r  e/eth_buff_reg[293]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.926     0.928    e/clk_o
    SLICE_X13Y161        FDRE                                         r  e/eth_buff_reg[293]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/eth_buff_reg[352]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.277ns (29.885%)  route 0.650ns (70.115%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.921ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.921ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=336, routed)         0.650     0.926    e/eth_rxd_IBUF[0]
    SLICE_X13Y168        FDRE                                         r  e/eth_buff_reg[352]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.919     0.921    e/clk_o
    SLICE_X13Y168        FDRE                                         r  e/eth_buff_reg[352]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[299]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.938ns  (logic 0.281ns (29.938%)  route 0.657ns (70.062%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.657     0.893    e/eth_rxd_IBUF[1]
    SLICE_X15Y162        LUT5 (Prop_lut5_I0_O)        0.045     0.938 r  e/eth_buff[299]_i_1/O
                         net (fo=1, routed)           0.000     0.938    e/eth_buff[299]_i_1_n_0
    SLICE_X15Y162        FDRE                                         r  e/eth_buff_reg[299]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.924     0.926    e/clk_o
    SLICE_X15Y162        FDRE                                         r  e/eth_buff_reg[299]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[325]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.952ns  (logic 0.281ns (29.482%)  route 0.671ns (70.518%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.671     0.907    e/eth_rxd_IBUF[1]
    SLICE_X13Y161        LUT5 (Prop_lut5_I0_O)        0.045     0.952 r  e/eth_buff[325]_i_1/O
                         net (fo=1, routed)           0.000     0.952    e/eth_buff[325]_i_1_n_0
    SLICE_X13Y161        FDRE                                         r  e/eth_buff_reg[325]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.926     0.928    e/clk_o
    SLICE_X13Y161        FDRE                                         r  e/eth_buff_reg[325]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[297]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.281ns (29.115%)  route 0.683ns (70.885%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.683     0.919    e/eth_rxd_IBUF[1]
    SLICE_X12Y162        LUT5 (Prop_lut5_I0_O)        0.045     0.964 r  e/eth_buff[297]_i_1/O
                         net (fo=1, routed)           0.000     0.964    e/eth_buff[297]_i_1_n_0
    SLICE_X12Y162        FDRE                                         r  e/eth_buff_reg[297]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.924     0.926    e/clk_o
    SLICE_X12Y162        FDRE                                         r  e/eth_buff_reg[297]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[301]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.281ns (28.995%)  route 0.687ns (71.005%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.926ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.687     0.923    e/eth_rxd_IBUF[1]
    SLICE_X12Y162        LUT5 (Prop_lut5_I0_O)        0.045     0.968 r  e/eth_buff[301]_i_1/O
                         net (fo=1, routed)           0.000     0.968    e/eth_buff[301]_i_1_n_0
    SLICE_X12Y162        FDRE                                         r  e/eth_buff_reg[301]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.924     0.926    e/clk_o
    SLICE_X12Y162        FDRE                                         r  e/eth_buff_reg[301]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/eth_buff_reg[366]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.982ns  (logic 0.277ns (28.205%)  route 0.705ns (71.795%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.922ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.922ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=336, routed)         0.705     0.982    e/eth_rxd_IBUF[0]
    SLICE_X12Y167        FDRE                                         r  e/eth_buff_reg[366]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.920     0.922    e/clk_o
    SLICE_X12Y167        FDRE                                         r  e/eth_buff_reg[366]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.997ns  (logic 0.281ns (28.148%)  route 0.716ns (71.852%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.716     0.952    e/eth_rxd_IBUF[1]
    SLICE_X17Y160        LUT5 (Prop_lut5_I0_O)        0.045     0.997 r  e/eth_buff[49]_i_1/O
                         net (fo=1, routed)           0.000     0.997    e/eth_buff[49]_i_1_n_0
    SLICE_X17Y160        FDRE                                         r  e/eth_buff_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.926     0.928    e/clk_o
    SLICE_X17Y160        FDRE                                         r  e/eth_buff_reg[49]/C

Slack:                    inf
  Source:                 eth_rxd[1]
                            (input port)
  Destination:            e/eth_buff_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.281ns (28.089%)  route 0.719ns (71.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.928ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.928ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D10                                               0.000     0.000 r  eth_rxd[1] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[1]
    D10                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  eth_rxd_IBUF[1]_inst/O
                         net (fo=336, routed)         0.719     0.954    e/eth_rxd_IBUF[1]
    SLICE_X14Y160        LUT5 (Prop_lut5_I0_O)        0.045     0.999 r  e/eth_buff[55]_i_1/O
                         net (fo=1, routed)           0.000     0.999    e/eth_buff[55]_i_1_n_0
    SLICE_X14Y160        FDRE                                         r  e/eth_buff_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.926     0.928    e/clk_o
    SLICE_X14Y160        FDRE                                         r  e/eth_buff_reg[55]/C

Slack:                    inf
  Source:                 eth_rxd[0]
                            (input port)
  Destination:            e/eth_buff_reg[288]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.008ns  (logic 0.277ns (27.458%)  route 0.731ns (72.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.924ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C11                                               0.000     0.000 r  eth_rxd[0] (IN)
                         net (fo=0)                   0.000     0.000    eth_rxd[0]
    C11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  eth_rxd_IBUF[0]_inst/O
                         net (fo=336, routed)         0.731     1.008    e/eth_rxd_IBUF[0]
    SLICE_X13Y165        FDRE                                         r  e/eth_buff_reg[288]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.830     0.830    e/eth_clk_gen/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.400    -0.571 r  e/eth_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -0.027    e/eth_clk_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  e/eth_clk_gen/inst/clkout1_buf/O
                         net (fo=682, routed)         0.922     0.924    e/clk_o
    SLICE_X13Y165        FDRE                                         r  e/eth_buff_reg[288]/C





