INFO: [VRFC 10-163] Analyzing VHDL file "/home/edvinest/University/Architektura/proc_terv/proc_terv.srcs/sources_1/new/IFDEC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IFDEC'
