<stg><name>Matrix_Vector_Activate_Stream_Batch</name>


<trans_list>

<trans id="360" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:0 %sf = alloca i32 1

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="18" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="17" op_0_bw="32">
<![CDATA[
entry:2 %add_i5_i3_765 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add_i5_i3_765"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="24" op_0_bw="32">
<![CDATA[
entry:3 %inputBuf_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="24" op_0_bw="32">
<![CDATA[
entry:4 %inputBuf_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="24" op_0_bw="32">
<![CDATA[
entry:5 %inputBuf_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_2"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="24" op_0_bw="32">
<![CDATA[
entry:6 %inputBuf_V_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="24" op_0_bw="32">
<![CDATA[
entry:7 %inputBuf_V_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_4"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="24" op_0_bw="32">
<![CDATA[
entry:8 %inputBuf_V_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_5"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="32">
<![CDATA[
entry:9 %inputBuf_V_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_6"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="24" op_0_bw="32">
<![CDATA[
entry:10 %inputBuf_V_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="24" op_0_bw="32">
<![CDATA[
entry:11 %inputBuf_V_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_8"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="32">
<![CDATA[
entry:12 %inputBuf_V_9 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_9"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="24" op_0_bw="32">
<![CDATA[
entry:13 %inputBuf_V_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_10"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="24" op_0_bw="32">
<![CDATA[
entry:14 %inputBuf_V_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_11"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="24" op_0_bw="32">
<![CDATA[
entry:15 %inputBuf_V_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_12"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="24" op_0_bw="32">
<![CDATA[
entry:16 %inputBuf_V_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_13"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="24" op_0_bw="32">
<![CDATA[
entry:17 %inputBuf_V_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_14"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="24" op_0_bw="32">
<![CDATA[
entry:18 %inputBuf_V_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_15"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="32">
<![CDATA[
entry:19 %inputBuf_V_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_16"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="24" op_0_bw="32">
<![CDATA[
entry:20 %inputBuf_V_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="24" op_0_bw="32">
<![CDATA[
entry:21 %inputBuf_V_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_18"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="24" op_0_bw="32">
<![CDATA[
entry:22 %inputBuf_V_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="32">
<![CDATA[
entry:23 %inputBuf_V_20 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_20"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="32">
<![CDATA[
entry:24 %inputBuf_V_21 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_21"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="32">
<![CDATA[
entry:25 %inputBuf_V_22 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_22"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="32">
<![CDATA[
entry:26 %inputBuf_V_23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_23"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="32">
<![CDATA[
entry:27 %inputBuf_V_24 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_24"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="32">
<![CDATA[
entry:28 %inputBuf_V_25 = alloca i32 1

]]></Node>
<StgValue><ssdm name="inputBuf_V_25"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
entry:29 %nf_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="nf_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %in0_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:33 %store_ln249 = store i32 0, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="18" op_1_bw="18">
<![CDATA[
entry:34 %store_ln249 = store i18 0, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %store_ln249 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
entry:36 %br_ln249 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:0 %sf_1 = load i32 %sf

]]></Node>
<StgValue><ssdm name="sf_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
for.body:1 %i_1 = load i18 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %nf_2 = load i32 %nf_1

]]></Node>
<StgValue><ssdm name="nf_2"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body:3 %icmp_ln249 = icmp_eq  i18 %i_1, i18 246064

]]></Node>
<StgValue><ssdm name="icmp_ln249"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 246064, i64 246064, i64 246064

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
for.body:5 %i_2 = add i18 %i_1, i18 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln249 = br i1 %icmp_ln249, void %for.body.split, void %for.end92

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:0 %specpipeline_ln250 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 2, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln250"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:1 %specloopname_ln231 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln231"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:2 %icmp_ln253 = icmp_eq  i32 %nf_2, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln253"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:3 %br_ln253 = br i1 %icmp_ln253, void %if.else, void %if.then

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="24" op_0_bw="24">
<![CDATA[
if.else:0 %inputBuf_V_load = load i24 %inputBuf_V

]]></Node>
<StgValue><ssdm name="inputBuf_V_load"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="24" op_0_bw="24">
<![CDATA[
if.else:1 %inputBuf_V_1_load = load i24 %inputBuf_V_1

]]></Node>
<StgValue><ssdm name="inputBuf_V_1_load"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="24" op_0_bw="24">
<![CDATA[
if.else:2 %inputBuf_V_2_load = load i24 %inputBuf_V_2

]]></Node>
<StgValue><ssdm name="inputBuf_V_2_load"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="24" op_0_bw="24">
<![CDATA[
if.else:3 %inputBuf_V_3_load = load i24 %inputBuf_V_3

]]></Node>
<StgValue><ssdm name="inputBuf_V_3_load"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="24" op_0_bw="24">
<![CDATA[
if.else:4 %inputBuf_V_4_load = load i24 %inputBuf_V_4

]]></Node>
<StgValue><ssdm name="inputBuf_V_4_load"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="24" op_0_bw="24">
<![CDATA[
if.else:5 %inputBuf_V_5_load = load i24 %inputBuf_V_5

]]></Node>
<StgValue><ssdm name="inputBuf_V_5_load"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="24" op_0_bw="24">
<![CDATA[
if.else:6 %inputBuf_V_6_load = load i24 %inputBuf_V_6

]]></Node>
<StgValue><ssdm name="inputBuf_V_6_load"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="24" op_0_bw="24">
<![CDATA[
if.else:7 %inputBuf_V_7_load = load i24 %inputBuf_V_7

]]></Node>
<StgValue><ssdm name="inputBuf_V_7_load"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="24" op_0_bw="24">
<![CDATA[
if.else:8 %inputBuf_V_8_load = load i24 %inputBuf_V_8

]]></Node>
<StgValue><ssdm name="inputBuf_V_8_load"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="24" op_0_bw="24">
<![CDATA[
if.else:9 %inputBuf_V_9_load = load i24 %inputBuf_V_9

]]></Node>
<StgValue><ssdm name="inputBuf_V_9_load"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="24" op_0_bw="24">
<![CDATA[
if.else:10 %inputBuf_V_10_load = load i24 %inputBuf_V_10

]]></Node>
<StgValue><ssdm name="inputBuf_V_10_load"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="24" op_0_bw="24">
<![CDATA[
if.else:11 %inputBuf_V_11_load = load i24 %inputBuf_V_11

]]></Node>
<StgValue><ssdm name="inputBuf_V_11_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="24" op_0_bw="24">
<![CDATA[
if.else:12 %inputBuf_V_12_load = load i24 %inputBuf_V_12

]]></Node>
<StgValue><ssdm name="inputBuf_V_12_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="24" op_0_bw="24">
<![CDATA[
if.else:13 %inputBuf_V_13_load = load i24 %inputBuf_V_13

]]></Node>
<StgValue><ssdm name="inputBuf_V_13_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="24">
<![CDATA[
if.else:14 %inputBuf_V_14_load = load i24 %inputBuf_V_14

]]></Node>
<StgValue><ssdm name="inputBuf_V_14_load"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="24" op_0_bw="24">
<![CDATA[
if.else:15 %inputBuf_V_15_load = load i24 %inputBuf_V_15

]]></Node>
<StgValue><ssdm name="inputBuf_V_15_load"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="24" op_0_bw="24">
<![CDATA[
if.else:16 %inputBuf_V_16_load = load i24 %inputBuf_V_16

]]></Node>
<StgValue><ssdm name="inputBuf_V_16_load"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="24" op_0_bw="24">
<![CDATA[
if.else:17 %inputBuf_V_17_load = load i24 %inputBuf_V_17

]]></Node>
<StgValue><ssdm name="inputBuf_V_17_load"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="24">
<![CDATA[
if.else:18 %inputBuf_V_18_load = load i24 %inputBuf_V_18

]]></Node>
<StgValue><ssdm name="inputBuf_V_18_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="24" op_0_bw="24">
<![CDATA[
if.else:19 %inputBuf_V_19_load = load i24 %inputBuf_V_19

]]></Node>
<StgValue><ssdm name="inputBuf_V_19_load"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="24" op_0_bw="24">
<![CDATA[
if.else:20 %inputBuf_V_20_load = load i24 %inputBuf_V_20

]]></Node>
<StgValue><ssdm name="inputBuf_V_20_load"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="24" op_0_bw="24">
<![CDATA[
if.else:21 %inputBuf_V_21_load = load i24 %inputBuf_V_21

]]></Node>
<StgValue><ssdm name="inputBuf_V_21_load"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24">
<![CDATA[
if.else:22 %inputBuf_V_22_load = load i24 %inputBuf_V_22

]]></Node>
<StgValue><ssdm name="inputBuf_V_22_load"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="24" op_0_bw="24">
<![CDATA[
if.else:23 %inputBuf_V_23_load = load i24 %inputBuf_V_23

]]></Node>
<StgValue><ssdm name="inputBuf_V_23_load"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="24" op_0_bw="24">
<![CDATA[
if.else:24 %inputBuf_V_24_load = load i24 %inputBuf_V_24

]]></Node>
<StgValue><ssdm name="inputBuf_V_24_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="24" op_0_bw="24">
<![CDATA[
if.else:25 %inputBuf_V_25_load = load i24 %inputBuf_V_25

]]></Node>
<StgValue><ssdm name="inputBuf_V_25_load"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="32">
<![CDATA[
if.else:26 %trunc_ln261 = trunc i32 %sf_1

]]></Node>
<StgValue><ssdm name="trunc_ln261"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="24" op_0_bw="24" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="5">
<![CDATA[
if.else:27 %tmp = mux i24 @_ssdm_op_Mux.ap_auto.26i24.i5, i24 %inputBuf_V_load, i24 %inputBuf_V_1_load, i24 %inputBuf_V_2_load, i24 %inputBuf_V_3_load, i24 %inputBuf_V_4_load, i24 %inputBuf_V_5_load, i24 %inputBuf_V_6_load, i24 %inputBuf_V_7_load, i24 %inputBuf_V_8_load, i24 %inputBuf_V_9_load, i24 %inputBuf_V_10_load, i24 %inputBuf_V_11_load, i24 %inputBuf_V_12_load, i24 %inputBuf_V_13_load, i24 %inputBuf_V_14_load, i24 %inputBuf_V_15_load, i24 %inputBuf_V_16_load, i24 %inputBuf_V_17_load, i24 %inputBuf_V_18_load, i24 %inputBuf_V_19_load, i24 %inputBuf_V_20_load, i24 %inputBuf_V_21_load, i24 %inputBuf_V_22_load, i24 %inputBuf_V_23_load, i24 %inputBuf_V_24_load, i24 %inputBuf_V_25_load, i5 %trunc_ln261

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
if.else:28 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then:0 %inElem = read i24 @_ssdm_op_Read.axis.volatile.i24P128A, i24 %in0_V

]]></Node>
<StgValue><ssdm name="inElem"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="5" op_0_bw="32">
<![CDATA[
if.then:1 %trunc_ln257 = trunc i32 %sf_1

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0">
<![CDATA[
if.then:2 %switch_ln257 = switch i5 %trunc_ln257, void %arrayidx.case.25, i5 0, void %arrayidx.case.0, i5 1, void %arrayidx.case.1, i5 2, void %arrayidx.case.2, i5 3, void %arrayidx.case.3, i5 4, void %arrayidx.case.4, i5 5, void %arrayidx.case.5, i5 6, void %arrayidx.case.6, i5 7, void %arrayidx.case.7, i5 8, void %arrayidx.case.8, i5 9, void %arrayidx.case.9, i5 10, void %arrayidx.case.10, i5 11, void %arrayidx.case.11, i5 12, void %arrayidx.case.12, i5 13, void %arrayidx.case.13, i5 14, void %arrayidx.case.14, i5 15, void %arrayidx.case.15, i5 16, void %arrayidx.case.16, i5 17, void %arrayidx.case.17, i5 18, void %arrayidx.case.18, i5 19, void %arrayidx.case.19, i5 20, void %arrayidx.case.20, i5 21, void %arrayidx.case.21, i5 22, void %arrayidx.case.22, i5 23, void %arrayidx.case.23, i5 24, void %if.then.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="switch_ln257"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
if.then.for.inc_crit_edge:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_24

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
if.then.for.inc_crit_edge:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.23:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_23

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.23:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.22:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_22

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.22:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.21:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_21

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.21:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.20:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_20

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.20:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.19:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_19

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.19:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.18:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_18

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.18:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.17:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_17

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.17:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.16:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_16

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.16:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.15:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_15

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.15:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.14:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_14

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.14:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.13:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_13

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.13:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.12:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_12

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.12:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.11:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_11

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.11:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.10:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_10

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.10:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.9:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_9

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.9:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.8:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_8

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.8:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.7:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_7

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.7:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.6:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_6

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.6:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.5:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_5

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.5:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.4:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_4

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.4:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.3:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_3

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.3:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.2:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.2:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.1:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_1

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.1:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.0:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.0:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="24" op_1_bw="24">
<![CDATA[
arrayidx.case.25:0 %store_ln257 = store i24 %inElem, i24 %inputBuf_V_25

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-1"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-2"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-3"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-4"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-5"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-6"/>
</and_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln253" val="1"/>
<literal name="trunc_ln257" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx.case.25:1 %br_ln257 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln257"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:2 %W_packed_V = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %weights_V

]]></Node>
<StgValue><ssdm name="W_packed_V"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:3 %icmp_ln272 = icmp_eq  i32 %sf_1, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="64">
<![CDATA[
for.inc:5 %local_temp_V = trunc i64 %W_packed_V

]]></Node>
<StgValue><ssdm name="local_temp_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:6 %local_temp_V_8 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="local_temp_V_8"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:7 %local_temp_V_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="local_temp_V_9"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:8 %local_temp_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="local_temp_V_10"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:9 %local_temp_V_11 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="local_temp_V_11"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:10 %local_temp_V_12 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="local_temp_V_12"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:11 %local_temp_V_13 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="local_temp_V_13"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:12 %local_temp_V_14 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %W_packed_V, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="local_temp_V_14"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:66 %sf_2 = add i32 %sf_1, i32 1

]]></Node>
<StgValue><ssdm name="sf_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc:67 %icmp_ln290 = icmp_eq  i32 %sf_2, i32 26

]]></Node>
<StgValue><ssdm name="icmp_ln290"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:68 %br_ln290 = br i1 %icmp_ln290, void %for.inc.for.inc90_crit_edge, void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.for.inc90_crit_edge:0 %store_ln290 = store i32 %sf_2, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
for.inc.for.inc90_crit_edge:1 %br_ln290 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln290"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:54 %nf = add i32 %nf_2, i32 1

]]></Node>
<StgValue><ssdm name="nf"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i:55 %icmp_ln302 = icmp_eq  i32 %nf, i32 56

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i:56 %nf_3 = select i1 %icmp_ln302, i32 0, i32 %nf

]]></Node>
<StgValue><ssdm name="nf_3"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i:57 %store_ln306 = store i32 %nf_3, i32 %nf_1

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i:58 %store_ln306 = store i32 0, i32 %sf

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="18" op_1_bw="18" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc90:1 %store_ln249 = store i18 %i_2, i18 %i

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0" op_4_bw="24" op_5_bw="0" op_6_bw="24" op_7_bw="0" op_8_bw="24" op_9_bw="0" op_10_bw="24" op_11_bw="0" op_12_bw="24" op_13_bw="0" op_14_bw="24" op_15_bw="0" op_16_bw="24" op_17_bw="0" op_18_bw="24" op_19_bw="0" op_20_bw="24" op_21_bw="0" op_22_bw="24" op_23_bw="0" op_24_bw="24" op_25_bw="0" op_26_bw="24" op_27_bw="0" op_28_bw="24" op_29_bw="0" op_30_bw="24" op_31_bw="0" op_32_bw="24" op_33_bw="0" op_34_bw="24" op_35_bw="0" op_36_bw="24" op_37_bw="0" op_38_bw="24" op_39_bw="0" op_40_bw="24" op_41_bw="0" op_42_bw="24" op_43_bw="0" op_44_bw="24" op_45_bw="0" op_46_bw="24" op_47_bw="0" op_48_bw="24" op_49_bw="0" op_50_bw="24" op_51_bw="0" op_52_bw="24" op_53_bw="0">
<![CDATA[
for.inc:0 %inElem_1 = phi i24 %tmp, void %if.else, i24 %inElem, void %arrayidx.case.23, i24 %inElem, void %arrayidx.case.22, i24 %inElem, void %arrayidx.case.21, i24 %inElem, void %arrayidx.case.20, i24 %inElem, void %arrayidx.case.19, i24 %inElem, void %arrayidx.case.18, i24 %inElem, void %arrayidx.case.17, i24 %inElem, void %arrayidx.case.16, i24 %inElem, void %arrayidx.case.15, i24 %inElem, void %arrayidx.case.14, i24 %inElem, void %arrayidx.case.13, i24 %inElem, void %arrayidx.case.12, i24 %inElem, void %arrayidx.case.11, i24 %inElem, void %arrayidx.case.10, i24 %inElem, void %arrayidx.case.9, i24 %inElem, void %arrayidx.case.8, i24 %inElem, void %arrayidx.case.7, i24 %inElem, void %arrayidx.case.6, i24 %inElem, void %arrayidx.case.5, i24 %inElem, void %arrayidx.case.4, i24 %inElem, void %arrayidx.case.3, i24 %inElem, void %arrayidx.case.2, i24 %inElem, void %arrayidx.case.1, i24 %inElem, void %arrayidx.case.0, i24 %inElem, void %if.then.for.inc_crit_edge, i24 %inElem, void %arrayidx.case.25

]]></Node>
<StgValue><ssdm name="inElem_1"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="3" op_0_bw="24">
<![CDATA[
for.inc:13 %r_V = trunc i24 %inElem_1

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="11" op_0_bw="8">
<![CDATA[
for.inc:14 %sext_ln186 = sext i8 %local_temp_V

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="11" op_0_bw="3">
<![CDATA[
for.inc:15 %zext_ln186 = zext i3 %r_V

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:16 %ret_V = mul i11 %sext_ln186, i11 %zext_ln186

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:18 %r_V_1 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:23 %r_V_2 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 6, i32 8

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:28 %r_V_3 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 9, i32 11

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:33 %r_V_4 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 12, i32 14

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="11" op_0_bw="8">
<![CDATA[
for.inc:34 %sext_ln186_4 = sext i8 %local_temp_V_11

]]></Node>
<StgValue><ssdm name="sext_ln186_4"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="3">
<![CDATA[
for.inc:35 %zext_ln186_4 = zext i3 %r_V_4

]]></Node>
<StgValue><ssdm name="zext_ln186_4"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:36 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:38 %r_V_5 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 15, i32 17

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:43 %r_V_6 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 18, i32 20

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="3" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc:48 %r_V_7 = partselect i3 @_ssdm_op_PartSelect.i3.i24.i32.i32, i24 %inElem_1, i32 21, i32 23

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="11" op_0_bw="8">
<![CDATA[
for.inc:49 %sext_ln186_7 = sext i8 %local_temp_V_14

]]></Node>
<StgValue><ssdm name="sext_ln186_7"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="11" op_0_bw="3">
<![CDATA[
for.inc:50 %zext_ln186_7 = zext i3 %r_V_7

]]></Node>
<StgValue><ssdm name="zext_ln186_7"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="182" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:16 %ret_V = mul i11 %sext_ln186, i11 %zext_ln186

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="8">
<![CDATA[
for.inc:24 %sext_ln186_2 = sext i8 %local_temp_V_9

]]></Node>
<StgValue><ssdm name="sext_ln186_2"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="11" op_0_bw="3">
<![CDATA[
for.inc:25 %zext_ln186_2 = zext i3 %r_V_2

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:26 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:36 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="188" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:16 %ret_V = mul i11 %sext_ln186, i11 %zext_ln186

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="12" op_0_bw="11">
<![CDATA[
for.inc:17 %sext_ln628 = sext i11 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln628"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="8">
<![CDATA[
for.inc:19 %sext_ln186_1 = sext i8 %local_temp_V_8

]]></Node>
<StgValue><ssdm name="sext_ln186_1"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="11" op_0_bw="3">
<![CDATA[
for.inc:20 %zext_ln186_1 = zext i3 %r_V_1

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:21 %ret_V_1 = mul i11 %sext_ln186_1, i11 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="12" op_0_bw="11">
<![CDATA[
for.inc:22 %sext_ln628_1 = sext i11 %ret_V_1

]]></Node>
<StgValue><ssdm name="sext_ln628_1"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:26 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="8">
<![CDATA[
for.inc:29 %sext_ln186_3 = sext i8 %local_temp_V_10

]]></Node>
<StgValue><ssdm name="sext_ln186_3"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="11" op_0_bw="3">
<![CDATA[
for.inc:30 %zext_ln186_3 = zext i3 %r_V_3

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:31 %ret_V_3 = mul i11 %sext_ln186_3, i11 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="11">
<![CDATA[
for.inc:32 %sext_ln628_3 = sext i11 %ret_V_3

]]></Node>
<StgValue><ssdm name="sext_ln628_3"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:36 %ret_V_4 = mul i11 %sext_ln186_4, i11 %zext_ln186_4

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="11">
<![CDATA[
for.inc:37 %sext_ln628_4 = sext i11 %ret_V_4

]]></Node>
<StgValue><ssdm name="sext_ln628_4"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="8">
<![CDATA[
for.inc:39 %sext_ln186_5 = sext i8 %local_temp_V_12

]]></Node>
<StgValue><ssdm name="sext_ln186_5"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="3">
<![CDATA[
for.inc:40 %zext_ln186_5 = zext i3 %r_V_5

]]></Node>
<StgValue><ssdm name="zext_ln186_5"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="8">
<![CDATA[
for.inc:44 %sext_ln186_6 = sext i8 %local_temp_V_13

]]></Node>
<StgValue><ssdm name="sext_ln186_6"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="11" op_0_bw="3">
<![CDATA[
for.inc:45 %zext_ln186_6 = zext i3 %r_V_6

]]></Node>
<StgValue><ssdm name="zext_ln186_6"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:46 %ret_V_6 = mul i11 %sext_ln186_6, i11 %zext_ln186_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="11">
<![CDATA[
for.inc:47 %sext_ln628_5 = sext i11 %ret_V_6

]]></Node>
<StgValue><ssdm name="sext_ln628_5"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:51 %ret_V_7 = mul i11 %sext_ln186_7, i11 %zext_ln186_7

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="12" op_0_bw="11">
<![CDATA[
for.inc:52 %sext_ln840_1 = sext i11 %ret_V_7

]]></Node>
<StgValue><ssdm name="sext_ln840_1"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:54 %add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:57 %add_ln840_3 = add i12 %sext_ln628_3, i12 %sext_ln628

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:59 %add_ln840_4 = add i12 %sext_ln628_1, i12 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="213" st_id="5" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:26 %ret_V_2 = mul i11 %sext_ln186_2, i11 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="11">
<![CDATA[
for.inc:27 %sext_ln628_2 = sext i11 %ret_V_2

]]></Node>
<StgValue><ssdm name="sext_ln628_2"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:54 %add_ln840_1 = add i12 %sext_ln628_5, i12 %sext_ln628_4

]]></Node>
<StgValue><ssdm name="add_ln840_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:57 %add_ln840_3 = add i12 %sext_ln628_3, i12 %sext_ln628

]]></Node>
<StgValue><ssdm name="add_ln840_3"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:59 %add_ln840_4 = add i12 %sext_ln628_1, i12 %sext_ln840_1

]]></Node>
<StgValue><ssdm name="add_ln840_4"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="13" op_0_bw="12">
<![CDATA[
for.inc:60 %sext_ln840_4 = sext i12 %add_ln840_4

]]></Node>
<StgValue><ssdm name="sext_ln840_4"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:61 %add_ln840_5 = add i13 %sext_ln840_4, i13 %sext_ln628_2

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="221" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="17">
<![CDATA[
for.inc:1 %add_i5_i3_765_load = load i17 %add_i5_i3_765

]]></Node>
<StgValue><ssdm name="add_i5_i3_765_load"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="17" op_0_bw="1" op_1_bw="17" op_2_bw="17">
<![CDATA[
for.inc:4 %select_ln272 = select i1 %icmp_ln272, i17 0, i17 %add_i5_i3_765_load

]]></Node>
<StgValue><ssdm name="select_ln272"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc:41 %ret_V_5 = mul i11 %sext_ln186_5, i11 %zext_ln186_5

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="11">
<![CDATA[
for.inc:42 %sext_ln840 = sext i11 %ret_V_5

]]></Node>
<StgValue><ssdm name="sext_ln840"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:53 %add_ln840 = add i17 %select_ln272, i17 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="14" op_0_bw="12">
<![CDATA[
for.inc:58 %sext_ln840_3 = sext i12 %add_ln840_3

]]></Node>
<StgValue><ssdm name="sext_ln840_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:61 %add_ln840_5 = add i13 %sext_ln840_4, i13 %sext_ln628_2

]]></Node>
<StgValue><ssdm name="add_ln840_5"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="14" op_0_bw="13">
<![CDATA[
for.inc:62 %sext_ln840_5 = sext i13 %add_ln840_5

]]></Node>
<StgValue><ssdm name="sext_ln840_5"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:63 %add_ln840_6 = add i14 %sext_ln840_5, i14 %sext_ln840_3

]]></Node>
<StgValue><ssdm name="add_ln840_6"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="32">
<![CDATA[
for.body.i:0 %idxprom2_i = zext i32 %nf_2

]]></Node>
<StgValue><ssdm name="idxprom2_i"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:1 %p_ZL7threshs_0_addr = getelementptr i12 %p_ZL7threshs_0, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_0_addr"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:2 %p_ZL7threshs_0_load = load i6 %p_ZL7threshs_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_0_load"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:7 %p_ZL7threshs_1_addr = getelementptr i13 %p_ZL7threshs_1, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_1_addr"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:8 %p_ZL7threshs_1_load = load i6 %p_ZL7threshs_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_1_load"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:13 %p_ZL7threshs_2_addr = getelementptr i13 %p_ZL7threshs_2, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_2_addr"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:14 %p_ZL7threshs_2_load = load i6 %p_ZL7threshs_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_2_load"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:19 %p_ZL7threshs_3_addr = getelementptr i13 %p_ZL7threshs_3, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_3_addr"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:20 %p_ZL7threshs_3_load = load i6 %p_ZL7threshs_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_3_load"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:25 %p_ZL7threshs_4_addr = getelementptr i12 %p_ZL7threshs_4, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_4_addr"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:26 %p_ZL7threshs_4_load = load i6 %p_ZL7threshs_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_4_load"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:31 %p_ZL7threshs_5_addr = getelementptr i12 %p_ZL7threshs_5, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_5_addr"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:32 %p_ZL7threshs_5_load = load i6 %p_ZL7threshs_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_5_load"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="6" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i:37 %p_ZL7threshs_6_addr = getelementptr i12 %p_ZL7threshs_6, i64 0, i64 %idxprom2_i

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_6_addr"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:38 %p_ZL7threshs_6_load = load i6 %p_ZL7threshs_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_6_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="245" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:53 %add_ln840 = add i17 %select_ln272, i17 %sext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840"/></StgValue>
</operation>

<operation id="246" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="17" op_0_bw="12">
<![CDATA[
for.inc:55 %sext_ln840_2 = sext i12 %add_ln840_1

]]></Node>
<StgValue><ssdm name="sext_ln840_2"/></StgValue>
</operation>

<operation id="247" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:56 %add_ln840_2 = add i17 %sext_ln840_2, i17 %add_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_2"/></StgValue>
</operation>

<operation id="248" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="17" op_0_bw="14">
<![CDATA[
for.inc:64 %sext_ln840_6 = sext i14 %add_ln840_6

]]></Node>
<StgValue><ssdm name="sext_ln840_6"/></StgValue>
</operation>

<operation id="249" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc:65 %add_ln840_7 = add i17 %sext_ln840_6, i17 %add_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840_7"/></StgValue>
</operation>

<operation id="250" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:2 %p_ZL7threshs_0_load = load i6 %p_ZL7threshs_0_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_0_load"/></StgValue>
</operation>

<operation id="251" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:8 %p_ZL7threshs_1_load = load i6 %p_ZL7threshs_1_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_1_load"/></StgValue>
</operation>

<operation id="252" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:14 %p_ZL7threshs_2_load = load i6 %p_ZL7threshs_2_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_2_load"/></StgValue>
</operation>

<operation id="253" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="6">
<![CDATA[
for.body.i:20 %p_ZL7threshs_3_load = load i6 %p_ZL7threshs_3_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_3_load"/></StgValue>
</operation>

<operation id="254" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:26 %p_ZL7threshs_4_load = load i6 %p_ZL7threshs_4_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_4_load"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:32 %p_ZL7threshs_5_load = load i6 %p_ZL7threshs_5_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_5_load"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="12" op_0_bw="6">
<![CDATA[
for.body.i:38 %p_ZL7threshs_6_load = load i6 %p_ZL7threshs_6_addr

]]></Node>
<StgValue><ssdm name="p_ZL7threshs_6_load"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0">
<![CDATA[
for.inc90:0 %store_ln249 = store i17 %add_ln840_7, i17 %add_i5_i3_765

]]></Node>
<StgValue><ssdm name="store_ln249"/></StgValue>
</operation>

<operation id="258" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="0">
<![CDATA[
for.inc90:2 %br_ln249 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="259" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="17" op_0_bw="12">
<![CDATA[
for.body.i:3 %sext_ln1039 = sext i12 %p_ZL7threshs_0_load

]]></Node>
<StgValue><ssdm name="sext_ln1039"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:4 %icmp_ln1039 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039"/></StgValue>
</operation>

<operation id="261" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:5 %result_V = xor i1 %icmp_ln1039, i1 1

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="262" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:6 %zext_ln215 = zext i1 %result_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="263" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="17" op_0_bw="13">
<![CDATA[
for.body.i:9 %sext_ln1039_1 = sext i13 %p_ZL7threshs_1_load

]]></Node>
<StgValue><ssdm name="sext_ln1039_1"/></StgValue>
</operation>

<operation id="264" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:10 %icmp_ln1039_1 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_1"/></StgValue>
</operation>

<operation id="265" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:11 %xor_ln1039 = xor i1 %icmp_ln1039_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039"/></StgValue>
</operation>

<operation id="266" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:12 %zext_ln218 = zext i1 %xor_ln1039

]]></Node>
<StgValue><ssdm name="zext_ln218"/></StgValue>
</operation>

<operation id="267" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="13">
<![CDATA[
for.body.i:15 %sext_ln1039_2 = sext i13 %p_ZL7threshs_2_load

]]></Node>
<StgValue><ssdm name="sext_ln1039_2"/></StgValue>
</operation>

<operation id="268" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:16 %icmp_ln1039_2 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_2

]]></Node>
<StgValue><ssdm name="icmp_ln1039_2"/></StgValue>
</operation>

<operation id="269" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:17 %xor_ln1039_1 = xor i1 %icmp_ln1039_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_1"/></StgValue>
</operation>

<operation id="270" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:18 %zext_ln218_1 = zext i1 %xor_ln1039_1

]]></Node>
<StgValue><ssdm name="zext_ln218_1"/></StgValue>
</operation>

<operation id="271" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="17" op_0_bw="13">
<![CDATA[
for.body.i:21 %sext_ln1039_3 = sext i13 %p_ZL7threshs_3_load

]]></Node>
<StgValue><ssdm name="sext_ln1039_3"/></StgValue>
</operation>

<operation id="272" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:22 %icmp_ln1039_3 = icmp_slt  i17 %add_ln840_7, i17 %sext_ln1039_3

]]></Node>
<StgValue><ssdm name="icmp_ln1039_3"/></StgValue>
</operation>

<operation id="273" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:23 %xor_ln1039_2 = xor i1 %icmp_ln1039_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_2"/></StgValue>
</operation>

<operation id="274" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:24 %zext_ln218_2 = zext i1 %xor_ln1039_2

]]></Node>
<StgValue><ssdm name="zext_ln218_2"/></StgValue>
</operation>

<operation id="275" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="17" op_0_bw="12">
<![CDATA[
for.body.i:27 %zext_ln1039 = zext i12 %p_ZL7threshs_4_load

]]></Node>
<StgValue><ssdm name="zext_ln1039"/></StgValue>
</operation>

<operation id="276" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:28 %icmp_ln1039_4 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039

]]></Node>
<StgValue><ssdm name="icmp_ln1039_4"/></StgValue>
</operation>

<operation id="277" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:29 %xor_ln1039_3 = xor i1 %icmp_ln1039_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_3"/></StgValue>
</operation>

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:30 %zext_ln218_3 = zext i1 %xor_ln1039_3

]]></Node>
<StgValue><ssdm name="zext_ln218_3"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="17" op_0_bw="12">
<![CDATA[
for.body.i:33 %zext_ln1039_1 = zext i12 %p_ZL7threshs_5_load

]]></Node>
<StgValue><ssdm name="zext_ln1039_1"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:34 %icmp_ln1039_5 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039_1

]]></Node>
<StgValue><ssdm name="icmp_ln1039_5"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:35 %xor_ln1039_4 = xor i1 %icmp_ln1039_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_4"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:36 %zext_ln218_4 = zext i1 %xor_ln1039_4

]]></Node>
<StgValue><ssdm name="zext_ln218_4"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="17" op_0_bw="12">
<![CDATA[
for.body.i:39 %zext_ln1039_2 = zext i12 %p_ZL7threshs_6_load

]]></Node>
<StgValue><ssdm name="zext_ln1039_2"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body.i:40 %icmp_ln1039_6 = icmp_slt  i17 %add_ln840_7, i17 %zext_ln1039_2

]]></Node>
<StgValue><ssdm name="icmp_ln1039_6"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body.i:41 %xor_ln1039_5 = xor i1 %icmp_ln1039_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1039_5"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="2" op_0_bw="1">
<![CDATA[
for.body.i:42 %zext_ln840 = zext i1 %xor_ln1039_5

]]></Node>
<StgValue><ssdm name="zext_ln840"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i:43 %add_ln840_8 = add i2 %zext_ln215, i2 %zext_ln218_1

]]></Node>
<StgValue><ssdm name="add_ln840_8"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i:44 %add_ln840_9 = add i2 %add_ln840_8, i2 %zext_ln218

]]></Node>
<StgValue><ssdm name="add_ln840_9"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="2">
<![CDATA[
for.body.i:45 %zext_ln840_1 = zext i2 %add_ln840_9

]]></Node>
<StgValue><ssdm name="zext_ln840_1"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i:46 %add_ln840_10 = add i2 %zext_ln218_2, i2 %zext_ln218_3

]]></Node>
<StgValue><ssdm name="add_ln840_10"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="3" op_0_bw="2">
<![CDATA[
for.body.i:47 %zext_ln840_2 = zext i2 %add_ln840_10

]]></Node>
<StgValue><ssdm name="zext_ln840_2"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.i:48 %add_ln840_11 = add i2 %zext_ln218_4, i2 %zext_ln840

]]></Node>
<StgValue><ssdm name="add_ln840_11"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="2">
<![CDATA[
for.body.i:49 %zext_ln840_3 = zext i2 %add_ln840_11

]]></Node>
<StgValue><ssdm name="zext_ln840_3"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:50 %add_ln840_12 = add i3 %zext_ln840_3, i3 %zext_ln840_2

]]></Node>
<StgValue><ssdm name="add_ln840_12"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body.i:51 %result_V_2 = add i3 %add_ln840_12, i3 %zext_ln840_1

]]></Node>
<StgValue><ssdm name="result_V_2"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="3">
<![CDATA[
for.body.i:52 %zext_ln298 = zext i3 %result_V_2

]]></Node>
<StgValue><ssdm name="zext_ln298"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body.i:53 %write_ln298 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %out_V, i8 %zext_ln298

]]></Node>
<StgValue><ssdm name="write_ln298"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="0"/>
<literal name="icmp_ln290" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
for.body.i:59 %br_ln306 = br void %for.inc90

]]></Node>
<StgValue><ssdm name="br_ln306"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln249" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0">
<![CDATA[
for.end92:0 %ret_ln308 = ret

]]></Node>
<StgValue><ssdm name="ret_ln308"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
