vendor_name = ModelSim
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_processor.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/d_ff.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux_2_1.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/full_adder.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_adder.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_reg.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_mux2_1.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/one_comp_1bit.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbit_one_comp.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/RISC_control.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/ALUcontrol.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/oneBitComparator.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nBitComparator.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mainALU.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/mux8_1.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/nbitmux8_1.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/instructionMem.mif
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/dataMem.mif
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/top.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/decoder3_8.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/registerfile_8x32.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.qip
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myData_memory.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.qip
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/myInstruction_memory.vhd
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/RISC_processor.cbx.xml
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/programdata/app-v/42a7790a-e852-4fd0-a846-61fbcbd0279a/f6001447-9727-4074-b939-1c3d5bbc9b4c/root/quartus_ii/quartus/libraries/megafunctions/cbx.lst
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_e5a1.tdf
source_file = 1, H:/CEG3156 Labs/Lab2/RISC_processor/RISC_processor/db/altsyncram_0eg1.tdf
design_name = top
instance = comp, \myRISC|ROM|altsyncram_component|auto_generated|ram_block1a0\, myRISC|ROM|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \myRISC|RAM|altsyncram_component|auto_generated|ram_block1a0\, myRISC|RAM|altsyncram_component|auto_generated|ram_block1a0, top, 1
instance = comp, \myRISC|RAM|altsyncram_component|auto_generated|ram_block1a8\, myRISC|RAM|altsyncram_component|auto_generated|ram_block1a8, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:4:FA_i|Cout~0\, myRISC|ALUMAIN|subtract32bits|\FA_f:4:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|LT~0\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|LT~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|LT~1\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|LT~1, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|LT~2\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|LT~2, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|LT~3\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|LT~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:0:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:0:Mx_i|and2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:4:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:4:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:4:FA_i|Cout~1\, myRISC|ALUMAIN|subtract32bits|\FA_f:4:FA_i|Cout~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:5:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:5:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:5:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:5:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:5:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:5:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:6:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:6:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:6:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:6:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:6:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:6:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:7:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:7:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:7:FA_i|Sum\, myRISC|ALUMAIN|subtract32bits|\FA_f:7:FA_i|Sum, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:7:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:7:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:7:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:7:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:31:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:31:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:16:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:16:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|ALUMAIN|zero~7\, myRISC|ALUMAIN|zero~7, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:23:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:23:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:23:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:23:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|zero~8\, myRISC|ALUMAIN|zero~8, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:22:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:22:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~9\, myRISC|ALUMAIN|zero~9, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:24:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:24:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:24:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:24:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:25:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:25:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:25:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:25:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:27:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:27:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~11\, myRISC|ALUMAIN|zero~11, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:28:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:28:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:28:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:28:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:28:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:28:Mx_i|and1, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:30:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:30:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:30:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:30:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~16\, myRISC|ALUMAIN|zero~16, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:8:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:8:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:8:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:8:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|zero~21\, myRISC|ALUMAIN|zero~21, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|zero~25\, myRISC|ALUMAIN|zero~25, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|PCbranchcalc|FA_f:6:FA_i|Cout~0\, myRISC|PCbranchcalc|\FA_f:6:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:0:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:0:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:5:FA_i|Cout~2\, myRISC|ALUMAIN|subtract32bits|\FA_f:5:FA_i|Cout~2, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:6:FA_i|Sum\, myRISC|ALUMAIN|adder32bits|\FA_f:6:FA_i|Sum, top, 1
instance = comp, \myRISC|ALUMAIN|zero~29\, myRISC|ALUMAIN|zero~29, top, 1
instance = comp, \myRISC|ALUMAIN|zero~30\, myRISC|ALUMAIN|zero~30, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:4:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:4:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:4:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:4:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:17:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:17:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:31:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:31:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:31:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:31:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:19:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:19:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:20:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:20:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:25:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:25:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:10:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:10:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:12:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:12:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \ledG[0]~output\, ledG[0]~output, top, 1
instance = comp, \ledG[1]~output\, ledG[1]~output, top, 1
instance = comp, \ledG[2]~output\, ledG[2]~output, top, 1
instance = comp, \ledG[3]~output\, ledG[3]~output, top, 1
instance = comp, \ledG[4]~output\, ledG[4]~output, top, 1
instance = comp, \ledG[5]~output\, ledG[5]~output, top, 1
instance = comp, \ledG[6]~output\, ledG[6]~output, top, 1
instance = comp, \ledG[7]~output\, ledG[7]~output, top, 1
instance = comp, \ledR[0]~output\, ledR[0]~output, top, 1
instance = comp, \ledR[1]~output\, ledR[1]~output, top, 1
instance = comp, \ledR[2]~output\, ledR[2]~output, top, 1
instance = comp, \ledR[3]~output\, ledR[3]~output, top, 1
instance = comp, \ledR[4]~output\, ledR[4]~output, top, 1
instance = comp, \ledR[5]~output\, ledR[5]~output, top, 1
instance = comp, \ledR[6]~output\, ledR[6]~output, top, 1
instance = comp, \ledR[7]~output\, ledR[7]~output, top, 1
instance = comp, \ledR[8]~output\, ledR[8]~output, top, 1
instance = comp, \ledR[9]~output\, ledR[9]~output, top, 1
instance = comp, \ledR[10]~output\, ledR[10]~output, top, 1
instance = comp, \ledR[11]~output\, ledR[11]~output, top, 1
instance = comp, \ledR[12]~output\, ledR[12]~output, top, 1
instance = comp, \ledR[13]~output\, ledR[13]~output, top, 1
instance = comp, \ledR[14]~output\, ledR[14]~output, top, 1
instance = comp, \ledR[15]~output\, ledR[15]~output, top, 1
instance = comp, \ledR[16]~output\, ledR[16]~output, top, 1
instance = comp, \ledR[17]~output\, ledR[17]~output, top, 1
instance = comp, \key[0]~input\, key[0]~input, top, 1
instance = comp, \~GND\, ~GND, top, 1
instance = comp, \myRISC|PC4adder|FA_f:4:FA_i|Sum\, myRISC|PC4adder|\FA_f:4:FA_i|Sum, top, 1
instance = comp, \myRISC|PC4adder|FA_f:5:FA_i|Cout~0\, myRISC|PC4adder|\FA_f:5:FA_i|Cout~0, top, 1
instance = comp, \myRISC|PC4adder|FA_f:7:FA_i|Sum\, myRISC|PC4adder|\FA_f:7:FA_i|Sum, top, 1
instance = comp, \myRISC|muxJump|Mx_f:7:Mx_i|muxOut~0\, myRISC|muxJump|\Mx_f:7:Mx_i|muxOut~0, top, 1
instance = comp, \key[1]~input\, key[1]~input, top, 1
instance = comp, \myRISC|PCreg|FA_f:7:FA_i|t\, myRISC|PCreg|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|PC4adder|FA_f:3:FA_i|Cout~0\, myRISC|PC4adder|\FA_f:3:FA_i|Cout~0, top, 1
instance = comp, \myRISC|PCbranchcalc|FA_f:4:FA_i|Cout~0\, myRISC|PCbranchcalc|\FA_f:4:FA_i|Cout~0, top, 1
instance = comp, \myRISC|PC4adder|FA_f:4:FA_i|Cout~0\, myRISC|PC4adder|\FA_f:4:FA_i|Cout~0, top, 1
instance = comp, \myRISC|PCbranchcalc|FA_f:5:FA_i|Cout~0\, myRISC|PCbranchcalc|\FA_f:5:FA_i|Cout~0, top, 1
instance = comp, \myRISC|PC4adder|FA_f:6:FA_i|Sum\, myRISC|PC4adder|\FA_f:6:FA_i|Sum, top, 1
instance = comp, \myRISC|muxJump|Mx_f:6:Mx_i|muxOut~0\, myRISC|muxJump|\Mx_f:6:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|PCreg|FA_f:6:FA_i|t\, myRISC|PCreg|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|RISCcontroller|Jump~0\, myRISC|RISCcontroller|Jump~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|bits[7], top, 1
instance = comp, \myRISC|RISCcontroller|MemWrite~0\, myRISC|RISCcontroller|MemWrite~0, top, 1
instance = comp, \myRISC|RISCcontroller|MemRead~0\, myRISC|RISCcontroller|MemRead~0, top, 1
instance = comp, \myRISC|myALUcontroller|operation[1]\, myRISC|myALUcontroller|operation[1], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|RISCcontroller|MemWrite~1\, myRISC|RISCcontroller|MemWrite~1, top, 1
instance = comp, \myRISC|myALUcontroller|operation[2]\, myRISC|myALUcontroller|operation[2], top, 1
instance = comp, \myRISC|RISCcontroller|ALUop[1]~0\, myRISC|RISCcontroller|ALUop[1]~0, top, 1
instance = comp, \myRISC|muxdestreg|Mx_f:2:Mx_i|muxOut~0\, myRISC|muxdestreg|\Mx_f:2:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Write_en[0]~2\, myRISC|myregfile|Write_en[0]~2, top, 1
instance = comp, \myRISC|myregfile|Write_en[4]~4\, myRISC|myregfile|Write_en[4]~4, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Write_en[1]~0\, myRISC|myregfile|Write_en[1]~0, top, 1
instance = comp, \myRISC|muxdestreg|Mx_f:1:Mx_i|muxOut~0\, myRISC|muxdestreg|\Mx_f:1:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Write_en[5]~1\, myRISC|myregfile|Write_en[5]~1, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Write_en[1]~7\, myRISC|myregfile|Write_en[1]~7, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Write_en[0]~8\, myRISC|myregfile|Write_en[0]~8, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:2:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:2:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:1:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:1:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Write_en[7]~5\, myRISC|myregfile|Write_en[7]~5, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:1:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:1:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Write_en[6]~3\, myRISC|myregfile|Write_en[6]~3, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:1:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:1:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:1:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:1:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:1:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:1:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Write_en[2]~6\, myRISC|myregfile|Write_en[2]~6, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Write_en[3]~9\, myRISC|myregfile|Write_en[3]~9, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:1:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:1:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:1:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:1:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:1:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:1:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:1:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:1:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:1:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:1:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:0:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:0:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:0:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:0:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:0:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:0:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:0:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:0:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:0:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:0:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:0:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:0:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:0:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:0:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:0:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:0:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:0:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:0:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:1:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:1:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:2:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:2:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:7:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:7:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:7:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:7:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:7:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:7:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:1:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:1:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:2:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:2:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:2:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:2:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:2:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:2:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:3:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:3:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:3:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:3:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:3:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:3:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:4:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:4:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:4:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:4:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:4:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:4:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:5:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:5:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:5:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:5:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:5:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:5:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:5:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:5:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:5:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:5:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:6:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:6:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:6:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:6:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:6:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:6:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:6:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:6:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:7:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:7:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:7:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:7:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:7:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:7:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:7:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:7:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:16:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:16:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:16:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:16:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:16:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:16:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:16:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:16:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:16:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:16:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:16:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:16:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:18:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:18:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:18:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:18:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:18:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:18:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:18:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:18:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:31:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:31:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:31:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:31:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:31:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:31:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:31:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:31:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:31:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:31:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:31:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:31:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:6:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:6:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:6:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:6:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:5:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:5:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:5:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:5:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:5:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:5:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:5:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:5:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:5:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:5:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:5:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:5:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:5:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:5:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:4:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:4:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:4:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:4:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:4:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:4:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:4:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:4:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:4:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:4:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:3:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:3:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:3:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:3:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:4:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:4:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:5:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:5:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:6:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:6:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:7:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:7:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:8:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:8:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:8:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:8:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:9:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:9:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:9:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:9:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:11:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:11:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|zero~22\, myRISC|ALUMAIN|zero~22, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:11:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:11:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:10:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:10:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:10:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:10:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:10:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:10:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:10:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:10:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:10:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:10:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:11:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:11:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:12:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:12:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:12:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:12:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|zero~23\, myRISC|ALUMAIN|zero~23, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:13:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:13:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUMAIN|zero~24\, myRISC|ALUMAIN|zero~24, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:14:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:14:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|zero~26\, myRISC|ALUMAIN|zero~26, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:13:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:13:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:12:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:12:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:12:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:12:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:12:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:12:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:13:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:13:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:14:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:14:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:14:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:14:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:14:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:14:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:14:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:14:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:14:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:14:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:14:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:14:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:14:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:14:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:15:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:15:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|zero~27\, myRISC|ALUMAIN|zero~27, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:14:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:14:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:14:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:14:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:14:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:14:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:15:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:15:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:15:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:15:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:15:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:15:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:15:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:15:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:15:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:15:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:15:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:15:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:15:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:15:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:15:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:15:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:23:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:23:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:23:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:23:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:23:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:23:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:23:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:23:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:23:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:23:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:22:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:22:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:21:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:21:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:21:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:21:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:21:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:21:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:20:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:20:Mx_i|and1, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:20:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:20:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:20:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:20:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:20:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:20:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:19:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:19:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:19:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:19:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:18:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:18:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:18:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:18:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:18:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:18:Mx_i|and1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:17:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:17:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:17:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:17:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:17:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:17:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:17:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:17:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:17:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:17:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:15:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:15:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:15:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:15:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:16:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:16:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:17:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:17:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:18:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:18:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:19:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:19:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:20:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:20:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:21:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:21:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:22:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:22:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:23:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:23:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:23:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:23:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:23:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:23:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:23:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:23:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:23:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:23:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:23:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:23:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:24:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:24:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:23:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:23:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:23:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:23:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:25:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:25:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:25:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:25:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:24:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:24:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:29:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:29:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:29:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:29:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:29:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:29:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:29:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:29:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:29:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:29:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:30:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:30:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:30:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:30:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:30:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:30:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:28:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:28:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:26:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:26:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:26:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:26:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:26:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:26:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:26:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:26:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:25:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:25:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:25:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:25:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:26:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:26:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:27:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:27:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:28:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:28:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:28:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:28:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:28:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:28:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:28:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:28:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:28:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:28:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:28:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:28:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:27:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:27:MU_i|muxOut, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:27:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:27:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:27:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:27:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:27:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:27:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:27:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:27:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:27:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:27:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:27:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:27:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:27:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:27:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:27:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:27:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|bits[7], top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:26:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:26:MU_i|muxOut, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:26:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:26:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:26:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:26:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:26:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:26:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:26:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:26:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:26:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:26:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:25:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:25:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:25:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:25:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:25:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:25:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:25:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:25:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:25:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:25:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:25:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:25:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:24:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:24:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:24:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:24:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:24:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:24:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:24:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:24:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:24:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:24:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:24:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:24:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:22:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:22:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:22:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:22:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:22:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:22:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:22:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:22:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:22:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:22:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:22:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:22:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:22:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:22:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:22:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:22:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:21:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:21:MU_i|muxOut, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:21:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:21:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:21:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:21:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:21:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:21:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:21:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:21:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:21:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:21:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:21:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:21:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:13:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:13:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:13:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:13:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:13:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:13:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:13:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:13:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:13:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:13:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:13:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:13:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:13:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:13:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:13:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:13:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:12:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:12:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:12:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:12:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:12:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:12:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:12:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:12:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:12:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:12:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:12:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:12:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:12:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:12:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:12:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:12:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:12:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:12:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:11:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:11:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:11:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:11:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:11:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:11:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:11:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:11:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:11:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:11:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:11:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:11:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:11:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:11:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:11:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:11:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:10:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:10:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:10:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:10:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:10:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:10:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:10:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:10:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:10:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:10:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:10:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:10:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:10:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:10:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:10:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:10:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:9:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:9:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:9:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:9:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:9:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:9:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:9:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:9:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:9:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:9:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:9:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:9:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:9:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:9:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:9:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:9:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:8:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:8:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|zero~18\, myRISC|ALUMAIN|zero~18, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:8:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:8:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:8:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:8:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:8:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:8:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:8:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:8:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:8:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:8:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:8:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:8:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:28:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:28:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:29:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:29:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:29:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:29:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:29:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:29:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:29:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:29:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:29:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:29:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:30:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:30:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:30:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:30:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:30:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:30:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:30:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:30:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:30:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:30:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:30:FA_i|Cout~0\, myRISC|ALUMAIN|adder32bits|\FA_f:30:FA_i|Cout~0, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:31:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:31:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:31:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:31:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:31:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:31:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:31:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:31:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:31:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:31:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:31:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:31:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:31:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:31:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:20:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:20:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:20:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:20:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:20:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:20:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:20:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:20:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:20:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:20:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:20:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:20:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:20:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:20:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:20:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:20:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:19:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:19:MU_i|muxOut, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:19:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:19:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:19:FA_i|t~feeder\, myRISC|myregfile|Reg_8|\FA_f:19:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:19:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:19:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:19:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:19:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:19:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:19:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:19:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:19:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:19:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:19:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:19:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:19:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:18:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:18:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:18:FA_i|t~feeder\, myRISC|myregfile|Reg_5|\FA_f:18:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_5|FA_f:18:FA_i|t\, myRISC|myregfile|Reg_5|\FA_f:18:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:18:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:18:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:18:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:18:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:18:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:18:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:17:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:17:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:17:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:17:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:17:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:17:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:17:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:17:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:17:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:17:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:7:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:7:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:7:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:7:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:7:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:7:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:7:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:7:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:7:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:7:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:7:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:7:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:7:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:7:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:7:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:7:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:7:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:7:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:7:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:7:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|C1~0\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|C1~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:6:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:6:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:6:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:6:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:6:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:6:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:6:Mx_i|muxOut~2\, myRISC|ALUmainMux|\Mx_f:6:Mx_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:6:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:6:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:7:NC_i|LT~4\, myRISC|ALUMAIN|compare32bit|\NC_f:7:NC_i|LT~4, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:0:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:0:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:6:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:6:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:6:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:6:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:6:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:6:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:5:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:5:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:5:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|adder32bits|FA_f:5:FA_i|Sum\, myRISC|ALUMAIN|adder32bits|\FA_f:5:FA_i|Sum, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:5:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:5:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:5:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:5:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:5:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:5:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:5:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:5:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:4:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:4:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:4:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:4:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:4:FA_i|t~feeder\, myRISC|myregfile|Reg_1|\FA_f:4:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_1|FA_f:4:FA_i|t\, myRISC|myregfile|Reg_1|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:4:NC_i|C1~0\, myRISC|ALUMAIN|compare32bit|\NC_f:4:NC_i|C1~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:4:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:4:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:1:FA_i|Cout~0\, myRISC|ALUMAIN|subtract32bits|\FA_f:1:FA_i|Cout~0, top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:2:FA_i|Cout~0\, myRISC|ALUMAIN|subtract32bits|\FA_f:2:FA_i|Cout~0, top, 1
instance = comp, \myRISC|myregfile|Reg_8|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_8|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|subtract32bits|FA_f:3:FA_i|Cout~2\, myRISC|ALUMAIN|subtract32bits|\FA_f:3:FA_i|Cout~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:4:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:4:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:4:MU_i|muxOut~5\, myRISC|ALUMAIN|mux81|\MU_f:4:MU_i|muxOut~5, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:3:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:3:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:3:FA_i|t~feeder\, myRISC|myregfile|Reg_4|\FA_f:3:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_4|FA_f:3:FA_i|t\, myRISC|myregfile|Reg_4|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:3:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:3:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:3:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:3:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:3:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:3:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:3:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:3:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~5\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~5, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~7\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~7, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:3:MU_i|muxOut~6\, myRISC|ALUMAIN|mux81|\MU_f:3:MU_i|muxOut~6, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:2:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:2:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:2:FA_i|t~feeder\, myRISC|myregfile|Reg_3|\FA_f:2:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_3|FA_f:2:FA_i|t\, myRISC|myregfile|Reg_3|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:2:MU_i|muxOut~2\, myRISC|myregfile|muxOut2|\MU_f:2:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:2:MU_i|muxOut~3\, myRISC|myregfile|muxOut2|\MU_f:2:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:2:Mx_i|and1~0\, myRISC|ALUmainMux|\Mx_f:2:Mx_i|and1~0, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:2:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:2:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:2:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:2:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:0:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:0:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:2:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:2:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:2:NC_i|C1~0\, myRISC|ALUMAIN|compare32bit|\NC_f:2:NC_i|C1~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:2:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:2:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:2:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:2:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:2:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:2:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:1:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:1:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:1:FA_i|t~feeder\, myRISC|myregfile|Reg_2|\FA_f:1:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_2|FA_f:1:FA_i|t\, myRISC|myregfile|Reg_2|\FA_f:1:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:1:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:1:MU_i|muxOut, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:1:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:1:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:1:Mx_i|and2\, myRISC|ALUmainMux|\Mx_f:1:Mx_i|and2, top, 1
instance = comp, \myRISC|ALUMAIN|compare32bit|NC_f:1:NC_i|C1~0\, myRISC|ALUMAIN|compare32bit|\NC_f:1:NC_i|C1~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:1:MU_i|muxOut~0\, myRISC|ALUMAIN|mux81|\MU_f:1:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:1:MU_i|muxOut~1\, myRISC|ALUMAIN|mux81|\MU_f:1:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:1:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:1:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:0:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:0:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_6|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:0:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:0:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:0:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:0:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:0:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:0:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:0:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:0:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:0:MU_i|muxOut~4\, myRISC|myregfile|muxOut2|\MU_f:0:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|RAMmux|Mx_f:16:Mx_i|muxOut~0\, myRISC|RAMmux|\Mx_f:16:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|Reg_6|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_6|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut~0\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut~1\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:16:FA_i|t~feeder\, myRISC|myregfile|Reg_7|\FA_f:16:FA_i|t~feeder, top, 1
instance = comp, \myRISC|myregfile|Reg_7|FA_f:16:FA_i|t\, myRISC|myregfile|Reg_7|\FA_f:16:FA_i|t, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut~2\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut~3\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut~4\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:16:MU_i|muxOut\, myRISC|myregfile|muxOut1|\MU_f:16:MU_i|muxOut, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:17:MU_i|muxOut~0\, myRISC|myregfile|muxOut2|\MU_f:17:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|myregfile|muxOut2|MU_f:17:MU_i|muxOut~1\, myRISC|myregfile|muxOut2|\MU_f:17:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:17:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:17:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~4\, myRISC|ALUMAIN|zero~4, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:16:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:16:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~5\, myRISC|ALUMAIN|zero~5, top, 1
instance = comp, \myRISC|ALUMAIN|zero~13\, myRISC|ALUMAIN|zero~13, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:29:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:29:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~12\, myRISC|ALUMAIN|zero~12, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:24:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:24:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~10\, myRISC|ALUMAIN|zero~10, top, 1
instance = comp, \myRISC|ALUMAIN|zero~14\, myRISC|ALUMAIN|zero~14, top, 1
instance = comp, \myRISC|ALUmainMux|Mx_f:19:Mx_i|and1\, myRISC|ALUmainMux|\Mx_f:19:Mx_i|and1, top, 1
instance = comp, \myRISC|ALUMAIN|zero~6\, myRISC|ALUMAIN|zero~6, top, 1
instance = comp, \myRISC|ALUMAIN|zero~15\, myRISC|ALUMAIN|zero~15, top, 1
instance = comp, \myRISC|myregfile|muxOut1|MU_f:9:MU_i|bits[7]\, myRISC|myregfile|muxOut1|\MU_f:9:MU_i|bits[7], top, 1
instance = comp, \myRISC|ALUMAIN|zero~19\, myRISC|ALUMAIN|zero~19, top, 1
instance = comp, \myRISC|ALUMAIN|zero~17\, myRISC|ALUMAIN|zero~17, top, 1
instance = comp, \myRISC|ALUMAIN|zero~20\, myRISC|ALUMAIN|zero~20, top, 1
instance = comp, \myRISC|ALUMAIN|zero~28\, myRISC|ALUMAIN|zero~28, top, 1
instance = comp, \myRISC|ALUMAIN|zero\, myRISC|ALUMAIN|zero, top, 1
instance = comp, \myRISC|to_branch\, myRISC|to_branch, top, 1
instance = comp, \myRISC|PC4adder|FA_f:5:FA_i|Sum\, myRISC|PC4adder|\FA_f:5:FA_i|Sum, top, 1
instance = comp, \myRISC|muxJump|Mx_f:5:Mx_i|muxOut~0\, myRISC|muxJump|\Mx_f:5:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|PCreg|FA_f:5:FA_i|t\, myRISC|PCreg|\FA_f:5:FA_i|t, top, 1
instance = comp, \myRISC|PCbranchcalc|FA_f:3:FA_i|Cout~0\, myRISC|PCbranchcalc|\FA_f:3:FA_i|Cout~0, top, 1
instance = comp, \myRISC|muxJump|Mx_f:4:Mx_i|muxOut~0\, myRISC|muxJump|\Mx_f:4:Mx_i|muxOut~0, top, 1
instance = comp, \myRISC|PCreg|FA_f:4:FA_i|t\, myRISC|PCreg|\FA_f:4:FA_i|t, top, 1
instance = comp, \myRISC|RISCcontroller|Jump~1\, myRISC|RISCcontroller|Jump~1, top, 1
instance = comp, \myRISC|muxJump|Mx_f:3:Mx_i|and2\, myRISC|muxJump|\Mx_f:3:Mx_i|and2, top, 1
instance = comp, \myRISC|PCreg|FA_f:3:FA_i|t\, myRISC|PCreg|\FA_f:3:FA_i|t, top, 1
instance = comp, \myRISC|muxJump|Mx_f:2:Mx_i|and2\, myRISC|muxJump|\Mx_f:2:Mx_i|and2, top, 1
instance = comp, \myRISC|PCreg|FA_f:2:FA_i|t\, myRISC|PCreg|\FA_f:2:FA_i|t, top, 1
instance = comp, \myRISC|myALUcontroller|operation[0]~0\, myRISC|myALUcontroller|operation[0]~0, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:0:MU_i|muxOut~2\, myRISC|ALUMAIN|mux81|\MU_f:0:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:0:MU_i|muxOut~3\, myRISC|ALUMAIN|mux81|\MU_f:0:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|ALUMAIN|mux81|MU_f:0:MU_i|muxOut~4\, myRISC|ALUMAIN|mux81|\MU_f:0:MU_i|muxOut~4, top, 1
instance = comp, \sw[0]~input\, sw[0]~input, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:0:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:0:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:0:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:0:MU_i|muxOut~2, top, 1
instance = comp, \sw[1]~input\, sw[1]~input, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:7:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:7:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:0:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:0:MU_i|muxOut~0, top, 1
instance = comp, \sw[2]~input\, sw[2]~input, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:0:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:0:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:1:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:1:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:1:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:1:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:1:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:1:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:1:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:1:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:1:MU_i|muxOut~4\, myRISC|Selectmuxout|\MU_f:1:MU_i|muxOut~4, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:2:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:2:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:2:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:2:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:2:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:2:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:2:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:2:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:3:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:3:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:3:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:3:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:3:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:3:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:3:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:3:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:4:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:4:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:4:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:4:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:4:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:4:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:5:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:5:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:5:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:5:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:5:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:5:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:5:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:5:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:6:MU_i|muxOut~0\, myRISC|Selectmuxout|\MU_f:6:MU_i|muxOut~0, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:6:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:6:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:6:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:6:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:6:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:6:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:7:MU_i|muxOut~1\, myRISC|Selectmuxout|\MU_f:7:MU_i|muxOut~1, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:7:MU_i|muxOut~2\, myRISC|Selectmuxout|\MU_f:7:MU_i|muxOut~2, top, 1
instance = comp, \myRISC|Selectmuxout|MU_f:7:MU_i|muxOut~3\, myRISC|Selectmuxout|\MU_f:7:MU_i|muxOut~3, top, 1
instance = comp, \myRISC|RISCcontroller|RegWrite~4\, myRISC|RISCcontroller|RegWrite~4, top, 1
instance = comp, \myRISC|RISCcontroller|MemWrite~2\, myRISC|RISCcontroller|MemWrite~2, top, 1
instance = comp, \sw[3]~input\, sw[3]~input, top, 1
instance = comp, \sw[4]~input\, sw[4]~input, top, 1
instance = comp, \sw[5]~input\, sw[5]~input, top, 1
instance = comp, \sw[6]~input\, sw[6]~input, top, 1
instance = comp, \sw[7]~input\, sw[7]~input, top, 1
instance = comp, \sw[8]~input\, sw[8]~input, top, 1
instance = comp, \sw[9]~input\, sw[9]~input, top, 1
instance = comp, \sw[10]~input\, sw[10]~input, top, 1
instance = comp, \sw[11]~input\, sw[11]~input, top, 1
instance = comp, \sw[12]~input\, sw[12]~input, top, 1
instance = comp, \sw[13]~input\, sw[13]~input, top, 1
instance = comp, \sw[14]~input\, sw[14]~input, top, 1
instance = comp, \sw[15]~input\, sw[15]~input, top, 1
instance = comp, \sw[16]~input\, sw[16]~input, top, 1
instance = comp, \sw[17]~input\, sw[17]~input, top, 1
instance = comp, \key[2]~input\, key[2]~input, top, 1
instance = comp, \key[3]~input\, key[3]~input, top, 1
