Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/Study/SEM_3/Computer Organisation(project)/Processor/Main_Block_2_tb_isim_beh.exe -prj D:/Study/SEM_3/Computer Organisation(project)/Processor/Main_Block_2_tb_beh.prj work.Main_Block_2_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/SC_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/ipcore_dir/Program_Memory.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/ipcore_dir/Data_Memory.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/WB_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/RB_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/PC_IM_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/JC_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/Execution_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/DM_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/DC_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/Main_Block.v" into library work
Analyzing Verilog file "D:/Study/SEM_3/Computer Organisation(project)/Processor/Main_Block_2_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module full_adder
Compiling module add_sub_8bit
Compiling module Execution_Block
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Program_Memory
Compiling module PC_IM_Block
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="artix...
Compiling module Data_Memory
Compiling module DM_Block
Compiling module D_FF
Compiling module JC_Block
Compiling module RB_Block
Compiling module SC_Block
Compiling module WB_Block
Compiling module Reg_5bit
Compiling module DC_Block
Compiling module Main_Block
Compiling module Main_Block_2_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 11 sub-compilation(s) to finish...
Compiled 26 Verilog Units
Built simulation executable D:/Study/SEM_3/Computer Organisation(project)/Processor/Main_Block_2_tb_isim_beh.exe
Fuse Memory Usage: 34004 KB
Fuse CPU Usage: 999 ms
