<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='270' type='uint64_t'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='302' u='a' c='_ZN4llvm4yaml13MappingTraitsINS0_21SIMachineFunctionInfoEE7mappingERNS0_2IOERS2_'/>
<offset>64</offset>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='533' u='w' c='_ZN4llvm4yaml21SIMachineFunctionInfoC1ERKNS_21SIMachineFunctionInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='554' u='r' c='_ZN4llvm21SIMachineFunctionInfo24initializeBaseYamlFieldsERKNS_4yaml21SIMachineFunctionInfoE'/>
