==========================================================
--> BENCHMARK: bzip2
--> INPUT_SIZE: ref
--> L1_CACHE_MODE: static
--> L2_CACHE_MODE: static
--> L1_PARAMETER_FILE: /data/users/abanaiya/gem5/gem5-mgottscho/gem5params-L1-A.csv
--> L2_PARAMETER_FILE: /data/users/abanaiya/gem5/gem5-mgottscho/gem5params-L2-A.csv
--> MONTE CARLO: no
--> RUN_ID: mc_static3_A
BENCHMARK_CODE: 401.bzip2
----------------------------------------------------------
SPEC_DIR: /data/users/abanaiya/gem5/spec_cpu2006_install
BENCH_DIR: /data/users/abanaiya/gem5/spec_cpu2006_install/benchspec/CPU2006
BENCHMARK_DIR: /data/users/abanaiya/gem5/spec_cpu2006_install/benchspec/CPU2006/401.bzip2
RUN_DIR: /data/users/abanaiya/gem5/spec_cpu2006_install/benchspec/CPU2006/401.bzip2/run/run_base_ref_alpha.0000
----------------------------------------------------------
GEM5_OUT_ROOT_DIR: /data/users/abanaiya/gem5/gem5-mgottscho/m5out
BENCH_OUT_DIR: /data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2
RUN_OUT_DIR: /data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A
SCRIPT_OUT: /data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A/runscript.log
==========================================================
Changing to directory:	/data/users/abanaiya/gem5/spec_cpu2006_install/benchspec/CPU2006/401.bzip2/run/run_base_ref_alpha.0000
Starting gem5......



gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Dec  1 2013 19:30:39
gem5 started Dec  2 2013 23:48:48
gem5 executing on compute-2-13.local
command line: /data/users/abanaiya/gem5/gem5-mgottscho/build/ALPHA/gem5.fast --outdir=/data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A /data/users/abanaiya/gem5/gem5-mgottscho/configs/example/spec06_config.py --cpu-type=detailed --num-cpus=1 --sys-clock=2GHz --sys-voltage=1V --cpu-clock=2GHz --mem-type=ddr3_1600_x64 --mem-channels=1 --mem-size=2048MB --caches --l2cache --num-l2caches=1 --num-l3caches=0 --l1d_size=64kB --l1i_size=64kB --l2_size=2MB --l1d_assoc=4 --l1i_assoc=4 --l2_assoc=8 --cacheline_size=64 --fast-forward=1000000000 --maxinsts=2000000000 --at-instruction --benchmark=bzip2 --benchmark_stdout=/data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A/bzip2.out --benchmark_stderr=/data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A/bzip2.err --l1_cache_mode=static --l2_cache_mode=static --l1_voltage_parameter_file=/data/users/abanaiya/gem5/gem5-mgottscho/gem5params-L1-A.csv --l2_voltage_parameter_file=/data/users/abanaiya/gem5/gem5-mgottscho/gem5params-L2-A.csv --l1_hit_latency=2 --l2_hit_latency=4 --l2_miss_penalty=200 --monte_carlo=no --vdd3_l1=1000 --vdd2_l1=700 --vdd1_l1=600 --vdd3_l2=1000 --vdd2_l2=670 --vdd1_l2=560 --vdd_switch_overhead=20 --dpcs_l1_sample_interval=100000 --dpcs_l2_sample_interval=10000 --dpcs_super_sample_interval=20 --dpcs_l1_miss_threshold_low=0.05 --dpcs_l1_miss_threshold_high=0.10 --dpcs_l2_miss_threshold_low=0.05 --dpcs_l2_miss_threshold_high=0.10
Selected SPEC_CPU2006 benchmark
--> bzip2
Process stdout file: /data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A/bzip2.out
Process stderr file: /data/users/abanaiya/gem5/gem5-mgottscho/m5out/bzip2/mc_static3_A/bzip2.err
['bzip2_base.alpha', 'input.source', '280']
Global frequency set at 1000000000000 ticks per second
info: DPCS: Reading this cache's voltage parameter file...
info: DPCS: This cache is using VDD3 = 1000 mV, VDD2 = 670 mV, VDD1 = 560 mV
info: Generating fault maps for this cache, try #1
info: Built DPCSLRU cache tags and blocks...
...mode == 1
...VDD3 == 1000 mV
...VDD2 == 670 mV
...VDD1 == 560 mV
...bitFaultRates_VDD3 == 9.492E-11
...bitFaultRates_VDD2 == 4.493E-06
...bitFaultRates_VDD1 == 9.782E-05
...staticPower_VDD3 == 5037.426
...staticPower_VDD2 == 2315.546
...staticPower_VDD1 == 1576.059
...accessEnergy_VDD3 == 0.177
...accessEnergy_VDD2 == 0.164
...accessEnergy_VDD1 == 0.159
...NumFaultyBlocks_VDD3 == 0
...NumFaultyBlocks_VDD2 == 257
...NumFaultyBlocks_VDD1 == 6214
info: Using DPCSLRU tags for cache system.l2
info: DPCSTransitionLatency on this cache is 8212 cycles (numSets = 4096), missThresholdHigh = 0.100, missThresholdLow = 0.050, missPenalty is 200 cycles
info: DPCS: Reading this cache's voltage parameter file...
info: DPCS: This cache is using VDD3 = 1000 mV, VDD2 = 700 mV, VDD1 = 600 mV
info: Using LRU tags for cache system.cpu.icache
info: DPCS: Reading this cache's voltage parameter file...
info: DPCS: This cache is using VDD3 = 1000 mV, VDD2 = 700 mV, VDD1 = 600 mV
info: Generating fault maps for this cache, try #1
info: Built DPCSLRU cache tags and blocks...
...mode == 1
...VDD3 == 1000 mV
...VDD2 == 700 mV
...VDD1 == 600 mV
...bitFaultRates_VDD3 == 9.492E-11
...bitFaultRates_VDD2 == 1.785E-06
...bitFaultRates_VDD1 == 3.379E-05
...staticPower_VDD3 == 157.357
...staticPower_VDD2 == 77.956
...staticPower_VDD1 == 58.775
...accessEnergy_VDD3 == 0.026
...accessEnergy_VDD2 == 0.023
...accessEnergy_VDD1 == 0.022
...NumFaultyBlocks_VDD3 == 0
...NumFaultyBlocks_VDD2 == 4
...NumFaultyBlocks_VDD1 == 76
info: Using DPCSLRU tags for cache system.cpu.dcache
info: DPCSTransitionLatency on this cache is 532 cycles (numSets = 256), missThresholdHigh = 0.100, missThresholdLow = 0.050, missPenalty is 4 cycles
Switch at instruction count:1000000000
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
Switched CPUS @ tick 501066899500
switching cpus
**** REAL SIMULATION ****
info: [system.l2] recomputing block fault stats!
info: [system.cpu.icache] recomputing block fault stats!
info: [system.cpu.dcache] recomputing block fault stats!
info: Entering event queue @ 501066899500.  Starting simulation...
Exiting @ tick 1124136469500 because a thread reached the max instruction count
