
UFEC23_Novika.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00013044  080001f0  080001f0  000101f0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001f00  08013238  08013238  00023238  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015138  08015138  00030238  2**0
                  CONTENTS
  4 .ARM          00000008  08015138  08015138  00025138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015140  08015140  00030238  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015140  08015140  00025140  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015144  08015144  00025144  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000238  20000000  08015148  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003968  20000238  08015380  00030238  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003ba0  08015380  00033ba0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00030238  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ce43  00000000  00000000  00030261  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000060ff  00000000  00000000  0005d0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001dd0  00000000  00000000  000631a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001bd8  00000000  00000000  00064f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000265ab  00000000  00000000  00066b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024ccb  00000000  00000000  0008d0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ca39e  00000000  00000000  000b1dc6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0017c164  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000090b8  00000000  00000000  0017c1b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f0 <__do_global_dtors_aux>:
 80001f0:	b510      	push	{r4, lr}
 80001f2:	4c05      	ldr	r4, [pc, #20]	; (8000208 <__do_global_dtors_aux+0x18>)
 80001f4:	7823      	ldrb	r3, [r4, #0]
 80001f6:	b933      	cbnz	r3, 8000206 <__do_global_dtors_aux+0x16>
 80001f8:	4b04      	ldr	r3, [pc, #16]	; (800020c <__do_global_dtors_aux+0x1c>)
 80001fa:	b113      	cbz	r3, 8000202 <__do_global_dtors_aux+0x12>
 80001fc:	4804      	ldr	r0, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x20>)
 80001fe:	f3af 8000 	nop.w
 8000202:	2301      	movs	r3, #1
 8000204:	7023      	strb	r3, [r4, #0]
 8000206:	bd10      	pop	{r4, pc}
 8000208:	20000238 	.word	0x20000238
 800020c:	00000000 	.word	0x00000000
 8000210:	0801321c 	.word	0x0801321c

08000214 <frame_dummy>:
 8000214:	b508      	push	{r3, lr}
 8000216:	4b03      	ldr	r3, [pc, #12]	; (8000224 <frame_dummy+0x10>)
 8000218:	b11b      	cbz	r3, 8000222 <frame_dummy+0xe>
 800021a:	4903      	ldr	r1, [pc, #12]	; (8000228 <frame_dummy+0x14>)
 800021c:	4803      	ldr	r0, [pc, #12]	; (800022c <frame_dummy+0x18>)
 800021e:	f3af 8000 	nop.w
 8000222:	bd08      	pop	{r3, pc}
 8000224:	00000000 	.word	0x00000000
 8000228:	2000023c 	.word	0x2000023c
 800022c:	0801321c 	.word	0x0801321c

08000230 <strcmp>:
 8000230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000234:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000238:	2a01      	cmp	r2, #1
 800023a:	bf28      	it	cs
 800023c:	429a      	cmpcs	r2, r3
 800023e:	d0f7      	beq.n	8000230 <strcmp>
 8000240:	1ad0      	subs	r0, r2, r3
 8000242:	4770      	bx	lr

08000244 <strlen>:
 8000244:	4603      	mov	r3, r0
 8000246:	f813 2b01 	ldrb.w	r2, [r3], #1
 800024a:	2a00      	cmp	r2, #0
 800024c:	d1fb      	bne.n	8000246 <strlen+0x2>
 800024e:	1a18      	subs	r0, r3, r0
 8000250:	3801      	subs	r0, #1
 8000252:	4770      	bx	lr

08000254 <__aeabi_drsub>:
 8000254:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000258:	e002      	b.n	8000260 <__adddf3>
 800025a:	bf00      	nop

0800025c <__aeabi_dsub>:
 800025c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000260 <__adddf3>:
 8000260:	b530      	push	{r4, r5, lr}
 8000262:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000266:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800026a:	ea94 0f05 	teq	r4, r5
 800026e:	bf08      	it	eq
 8000270:	ea90 0f02 	teqeq	r0, r2
 8000274:	bf1f      	itttt	ne
 8000276:	ea54 0c00 	orrsne.w	ip, r4, r0
 800027a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800027e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000282:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000286:	f000 80e2 	beq.w	800044e <__adddf3+0x1ee>
 800028a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800028e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000292:	bfb8      	it	lt
 8000294:	426d      	neglt	r5, r5
 8000296:	dd0c      	ble.n	80002b2 <__adddf3+0x52>
 8000298:	442c      	add	r4, r5
 800029a:	ea80 0202 	eor.w	r2, r0, r2
 800029e:	ea81 0303 	eor.w	r3, r1, r3
 80002a2:	ea82 0000 	eor.w	r0, r2, r0
 80002a6:	ea83 0101 	eor.w	r1, r3, r1
 80002aa:	ea80 0202 	eor.w	r2, r0, r2
 80002ae:	ea81 0303 	eor.w	r3, r1, r3
 80002b2:	2d36      	cmp	r5, #54	; 0x36
 80002b4:	bf88      	it	hi
 80002b6:	bd30      	pophi	{r4, r5, pc}
 80002b8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002bc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002c0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002c4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c8:	d002      	beq.n	80002d0 <__adddf3+0x70>
 80002ca:	4240      	negs	r0, r0
 80002cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002d0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002d4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002dc:	d002      	beq.n	80002e4 <__adddf3+0x84>
 80002de:	4252      	negs	r2, r2
 80002e0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002e4:	ea94 0f05 	teq	r4, r5
 80002e8:	f000 80a7 	beq.w	800043a <__adddf3+0x1da>
 80002ec:	f1a4 0401 	sub.w	r4, r4, #1
 80002f0:	f1d5 0e20 	rsbs	lr, r5, #32
 80002f4:	db0d      	blt.n	8000312 <__adddf3+0xb2>
 80002f6:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002fa:	fa22 f205 	lsr.w	r2, r2, r5
 80002fe:	1880      	adds	r0, r0, r2
 8000300:	f141 0100 	adc.w	r1, r1, #0
 8000304:	fa03 f20e 	lsl.w	r2, r3, lr
 8000308:	1880      	adds	r0, r0, r2
 800030a:	fa43 f305 	asr.w	r3, r3, r5
 800030e:	4159      	adcs	r1, r3
 8000310:	e00e      	b.n	8000330 <__adddf3+0xd0>
 8000312:	f1a5 0520 	sub.w	r5, r5, #32
 8000316:	f10e 0e20 	add.w	lr, lr, #32
 800031a:	2a01      	cmp	r2, #1
 800031c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000320:	bf28      	it	cs
 8000322:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	18c0      	adds	r0, r0, r3
 800032c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000330:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000334:	d507      	bpl.n	8000346 <__adddf3+0xe6>
 8000336:	f04f 0e00 	mov.w	lr, #0
 800033a:	f1dc 0c00 	rsbs	ip, ip, #0
 800033e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000342:	eb6e 0101 	sbc.w	r1, lr, r1
 8000346:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800034a:	d31b      	bcc.n	8000384 <__adddf3+0x124>
 800034c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000350:	d30c      	bcc.n	800036c <__adddf3+0x10c>
 8000352:	0849      	lsrs	r1, r1, #1
 8000354:	ea5f 0030 	movs.w	r0, r0, rrx
 8000358:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800035c:	f104 0401 	add.w	r4, r4, #1
 8000360:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000364:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000368:	f080 809a 	bcs.w	80004a0 <__adddf3+0x240>
 800036c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000370:	bf08      	it	eq
 8000372:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000376:	f150 0000 	adcs.w	r0, r0, #0
 800037a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800037e:	ea41 0105 	orr.w	r1, r1, r5
 8000382:	bd30      	pop	{r4, r5, pc}
 8000384:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000388:	4140      	adcs	r0, r0
 800038a:	eb41 0101 	adc.w	r1, r1, r1
 800038e:	3c01      	subs	r4, #1
 8000390:	bf28      	it	cs
 8000392:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000396:	d2e9      	bcs.n	800036c <__adddf3+0x10c>
 8000398:	f091 0f00 	teq	r1, #0
 800039c:	bf04      	itt	eq
 800039e:	4601      	moveq	r1, r0
 80003a0:	2000      	moveq	r0, #0
 80003a2:	fab1 f381 	clz	r3, r1
 80003a6:	bf08      	it	eq
 80003a8:	3320      	addeq	r3, #32
 80003aa:	f1a3 030b 	sub.w	r3, r3, #11
 80003ae:	f1b3 0220 	subs.w	r2, r3, #32
 80003b2:	da0c      	bge.n	80003ce <__adddf3+0x16e>
 80003b4:	320c      	adds	r2, #12
 80003b6:	dd08      	ble.n	80003ca <__adddf3+0x16a>
 80003b8:	f102 0c14 	add.w	ip, r2, #20
 80003bc:	f1c2 020c 	rsb	r2, r2, #12
 80003c0:	fa01 f00c 	lsl.w	r0, r1, ip
 80003c4:	fa21 f102 	lsr.w	r1, r1, r2
 80003c8:	e00c      	b.n	80003e4 <__adddf3+0x184>
 80003ca:	f102 0214 	add.w	r2, r2, #20
 80003ce:	bfd8      	it	le
 80003d0:	f1c2 0c20 	rsble	ip, r2, #32
 80003d4:	fa01 f102 	lsl.w	r1, r1, r2
 80003d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003dc:	bfdc      	itt	le
 80003de:	ea41 010c 	orrle.w	r1, r1, ip
 80003e2:	4090      	lslle	r0, r2
 80003e4:	1ae4      	subs	r4, r4, r3
 80003e6:	bfa2      	ittt	ge
 80003e8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003ec:	4329      	orrge	r1, r5
 80003ee:	bd30      	popge	{r4, r5, pc}
 80003f0:	ea6f 0404 	mvn.w	r4, r4
 80003f4:	3c1f      	subs	r4, #31
 80003f6:	da1c      	bge.n	8000432 <__adddf3+0x1d2>
 80003f8:	340c      	adds	r4, #12
 80003fa:	dc0e      	bgt.n	800041a <__adddf3+0x1ba>
 80003fc:	f104 0414 	add.w	r4, r4, #20
 8000400:	f1c4 0220 	rsb	r2, r4, #32
 8000404:	fa20 f004 	lsr.w	r0, r0, r4
 8000408:	fa01 f302 	lsl.w	r3, r1, r2
 800040c:	ea40 0003 	orr.w	r0, r0, r3
 8000410:	fa21 f304 	lsr.w	r3, r1, r4
 8000414:	ea45 0103 	orr.w	r1, r5, r3
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	f1c4 040c 	rsb	r4, r4, #12
 800041e:	f1c4 0220 	rsb	r2, r4, #32
 8000422:	fa20 f002 	lsr.w	r0, r0, r2
 8000426:	fa01 f304 	lsl.w	r3, r1, r4
 800042a:	ea40 0003 	orr.w	r0, r0, r3
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	fa21 f004 	lsr.w	r0, r1, r4
 8000436:	4629      	mov	r1, r5
 8000438:	bd30      	pop	{r4, r5, pc}
 800043a:	f094 0f00 	teq	r4, #0
 800043e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000442:	bf06      	itte	eq
 8000444:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000448:	3401      	addeq	r4, #1
 800044a:	3d01      	subne	r5, #1
 800044c:	e74e      	b.n	80002ec <__adddf3+0x8c>
 800044e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000452:	bf18      	it	ne
 8000454:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000458:	d029      	beq.n	80004ae <__adddf3+0x24e>
 800045a:	ea94 0f05 	teq	r4, r5
 800045e:	bf08      	it	eq
 8000460:	ea90 0f02 	teqeq	r0, r2
 8000464:	d005      	beq.n	8000472 <__adddf3+0x212>
 8000466:	ea54 0c00 	orrs.w	ip, r4, r0
 800046a:	bf04      	itt	eq
 800046c:	4619      	moveq	r1, r3
 800046e:	4610      	moveq	r0, r2
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea91 0f03 	teq	r1, r3
 8000476:	bf1e      	ittt	ne
 8000478:	2100      	movne	r1, #0
 800047a:	2000      	movne	r0, #0
 800047c:	bd30      	popne	{r4, r5, pc}
 800047e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000482:	d105      	bne.n	8000490 <__adddf3+0x230>
 8000484:	0040      	lsls	r0, r0, #1
 8000486:	4149      	adcs	r1, r1
 8000488:	bf28      	it	cs
 800048a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800048e:	bd30      	pop	{r4, r5, pc}
 8000490:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000494:	bf3c      	itt	cc
 8000496:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800049a:	bd30      	popcc	{r4, r5, pc}
 800049c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004a0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004a4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004a8:	f04f 0000 	mov.w	r0, #0
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004b2:	bf1a      	itte	ne
 80004b4:	4619      	movne	r1, r3
 80004b6:	4610      	movne	r0, r2
 80004b8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004bc:	bf1c      	itt	ne
 80004be:	460b      	movne	r3, r1
 80004c0:	4602      	movne	r2, r0
 80004c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004c6:	bf06      	itte	eq
 80004c8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004cc:	ea91 0f03 	teqeq	r1, r3
 80004d0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	bf00      	nop

080004d8 <__aeabi_ui2d>:
 80004d8:	f090 0f00 	teq	r0, #0
 80004dc:	bf04      	itt	eq
 80004de:	2100      	moveq	r1, #0
 80004e0:	4770      	bxeq	lr
 80004e2:	b530      	push	{r4, r5, lr}
 80004e4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ec:	f04f 0500 	mov.w	r5, #0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e750      	b.n	8000398 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_i2d>:
 80004f8:	f090 0f00 	teq	r0, #0
 80004fc:	bf04      	itt	eq
 80004fe:	2100      	moveq	r1, #0
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000508:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000510:	bf48      	it	mi
 8000512:	4240      	negmi	r0, r0
 8000514:	f04f 0100 	mov.w	r1, #0
 8000518:	e73e      	b.n	8000398 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_f2d>:
 800051c:	0042      	lsls	r2, r0, #1
 800051e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000522:	ea4f 0131 	mov.w	r1, r1, rrx
 8000526:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800052a:	bf1f      	itttt	ne
 800052c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000530:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000534:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000538:	4770      	bxne	lr
 800053a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800053e:	bf08      	it	eq
 8000540:	4770      	bxeq	lr
 8000542:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000546:	bf04      	itt	eq
 8000548:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000558:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800055c:	e71c      	b.n	8000398 <__adddf3+0x138>
 800055e:	bf00      	nop

08000560 <__aeabi_ul2d>:
 8000560:	ea50 0201 	orrs.w	r2, r0, r1
 8000564:	bf08      	it	eq
 8000566:	4770      	bxeq	lr
 8000568:	b530      	push	{r4, r5, lr}
 800056a:	f04f 0500 	mov.w	r5, #0
 800056e:	e00a      	b.n	8000586 <__aeabi_l2d+0x16>

08000570 <__aeabi_l2d>:
 8000570:	ea50 0201 	orrs.w	r2, r0, r1
 8000574:	bf08      	it	eq
 8000576:	4770      	bxeq	lr
 8000578:	b530      	push	{r4, r5, lr}
 800057a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800057e:	d502      	bpl.n	8000586 <__aeabi_l2d+0x16>
 8000580:	4240      	negs	r0, r0
 8000582:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000586:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800058a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000592:	f43f aed8 	beq.w	8000346 <__adddf3+0xe6>
 8000596:	f04f 0203 	mov.w	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005a6:	bf18      	it	ne
 80005a8:	3203      	addne	r2, #3
 80005aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ae:	f1c2 0320 	rsb	r3, r2, #32
 80005b2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005b6:	fa20 f002 	lsr.w	r0, r0, r2
 80005ba:	fa01 fe03 	lsl.w	lr, r1, r3
 80005be:	ea40 000e 	orr.w	r0, r0, lr
 80005c2:	fa21 f102 	lsr.w	r1, r1, r2
 80005c6:	4414      	add	r4, r2
 80005c8:	e6bd      	b.n	8000346 <__adddf3+0xe6>
 80005ca:	bf00      	nop

080005cc <__aeabi_dmul>:
 80005cc:	b570      	push	{r4, r5, r6, lr}
 80005ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005da:	bf1d      	ittte	ne
 80005dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005e0:	ea94 0f0c 	teqne	r4, ip
 80005e4:	ea95 0f0c 	teqne	r5, ip
 80005e8:	f000 f8de 	bleq	80007a8 <__aeabi_dmul+0x1dc>
 80005ec:	442c      	add	r4, r5
 80005ee:	ea81 0603 	eor.w	r6, r1, r3
 80005f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005fe:	bf18      	it	ne
 8000600:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000604:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000608:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800060c:	d038      	beq.n	8000680 <__aeabi_dmul+0xb4>
 800060e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000612:	f04f 0500 	mov.w	r5, #0
 8000616:	fbe1 e502 	umlal	lr, r5, r1, r2
 800061a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800061e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000622:	f04f 0600 	mov.w	r6, #0
 8000626:	fbe1 5603 	umlal	r5, r6, r1, r3
 800062a:	f09c 0f00 	teq	ip, #0
 800062e:	bf18      	it	ne
 8000630:	f04e 0e01 	orrne.w	lr, lr, #1
 8000634:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000638:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800063c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000640:	d204      	bcs.n	800064c <__aeabi_dmul+0x80>
 8000642:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000646:	416d      	adcs	r5, r5
 8000648:	eb46 0606 	adc.w	r6, r6, r6
 800064c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000650:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000654:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000658:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800065c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000660:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000664:	bf88      	it	hi
 8000666:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800066a:	d81e      	bhi.n	80006aa <__aeabi_dmul+0xde>
 800066c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000670:	bf08      	it	eq
 8000672:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000676:	f150 0000 	adcs.w	r0, r0, #0
 800067a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000684:	ea46 0101 	orr.w	r1, r6, r1
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	ea81 0103 	eor.w	r1, r1, r3
 8000690:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000694:	bfc2      	ittt	gt
 8000696:	ebd4 050c 	rsbsgt	r5, r4, ip
 800069a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800069e:	bd70      	popgt	{r4, r5, r6, pc}
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a4:	f04f 0e00 	mov.w	lr, #0
 80006a8:	3c01      	subs	r4, #1
 80006aa:	f300 80ab 	bgt.w	8000804 <__aeabi_dmul+0x238>
 80006ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006b2:	bfde      	ittt	le
 80006b4:	2000      	movle	r0, #0
 80006b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ba:	bd70      	pople	{r4, r5, r6, pc}
 80006bc:	f1c4 0400 	rsb	r4, r4, #0
 80006c0:	3c20      	subs	r4, #32
 80006c2:	da35      	bge.n	8000730 <__aeabi_dmul+0x164>
 80006c4:	340c      	adds	r4, #12
 80006c6:	dc1b      	bgt.n	8000700 <__aeabi_dmul+0x134>
 80006c8:	f104 0414 	add.w	r4, r4, #20
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f305 	lsl.w	r3, r0, r5
 80006d4:	fa20 f004 	lsr.w	r0, r0, r4
 80006d8:	fa01 f205 	lsl.w	r2, r1, r5
 80006dc:	ea40 0002 	orr.w	r0, r0, r2
 80006e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	fa21 f604 	lsr.w	r6, r1, r4
 80006f0:	eb42 0106 	adc.w	r1, r2, r6
 80006f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f8:	bf08      	it	eq
 80006fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fe:	bd70      	pop	{r4, r5, r6, pc}
 8000700:	f1c4 040c 	rsb	r4, r4, #12
 8000704:	f1c4 0520 	rsb	r5, r4, #32
 8000708:	fa00 f304 	lsl.w	r3, r0, r4
 800070c:	fa20 f005 	lsr.w	r0, r0, r5
 8000710:	fa01 f204 	lsl.w	r2, r1, r4
 8000714:	ea40 0002 	orr.w	r0, r0, r2
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	f141 0100 	adc.w	r1, r1, #0
 8000724:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000728:	bf08      	it	eq
 800072a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072e:	bd70      	pop	{r4, r5, r6, pc}
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f205 	lsl.w	r2, r0, r5
 8000738:	ea4e 0e02 	orr.w	lr, lr, r2
 800073c:	fa20 f304 	lsr.w	r3, r0, r4
 8000740:	fa01 f205 	lsl.w	r2, r1, r5
 8000744:	ea43 0302 	orr.w	r3, r3, r2
 8000748:	fa21 f004 	lsr.w	r0, r1, r4
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	fa21 f204 	lsr.w	r2, r1, r4
 8000754:	ea20 0002 	bic.w	r0, r0, r2
 8000758:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800075c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000760:	bf08      	it	eq
 8000762:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000766:	bd70      	pop	{r4, r5, r6, pc}
 8000768:	f094 0f00 	teq	r4, #0
 800076c:	d10f      	bne.n	800078e <__aeabi_dmul+0x1c2>
 800076e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000772:	0040      	lsls	r0, r0, #1
 8000774:	eb41 0101 	adc.w	r1, r1, r1
 8000778:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800077c:	bf08      	it	eq
 800077e:	3c01      	subeq	r4, #1
 8000780:	d0f7      	beq.n	8000772 <__aeabi_dmul+0x1a6>
 8000782:	ea41 0106 	orr.w	r1, r1, r6
 8000786:	f095 0f00 	teq	r5, #0
 800078a:	bf18      	it	ne
 800078c:	4770      	bxne	lr
 800078e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000792:	0052      	lsls	r2, r2, #1
 8000794:	eb43 0303 	adc.w	r3, r3, r3
 8000798:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800079c:	bf08      	it	eq
 800079e:	3d01      	subeq	r5, #1
 80007a0:	d0f7      	beq.n	8000792 <__aeabi_dmul+0x1c6>
 80007a2:	ea43 0306 	orr.w	r3, r3, r6
 80007a6:	4770      	bx	lr
 80007a8:	ea94 0f0c 	teq	r4, ip
 80007ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007b0:	bf18      	it	ne
 80007b2:	ea95 0f0c 	teqne	r5, ip
 80007b6:	d00c      	beq.n	80007d2 <__aeabi_dmul+0x206>
 80007b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007bc:	bf18      	it	ne
 80007be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007c2:	d1d1      	bne.n	8000768 <__aeabi_dmul+0x19c>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d6:	bf06      	itte	eq
 80007d8:	4610      	moveq	r0, r2
 80007da:	4619      	moveq	r1, r3
 80007dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007e0:	d019      	beq.n	8000816 <__aeabi_dmul+0x24a>
 80007e2:	ea94 0f0c 	teq	r4, ip
 80007e6:	d102      	bne.n	80007ee <__aeabi_dmul+0x222>
 80007e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007ec:	d113      	bne.n	8000816 <__aeabi_dmul+0x24a>
 80007ee:	ea95 0f0c 	teq	r5, ip
 80007f2:	d105      	bne.n	8000800 <__aeabi_dmul+0x234>
 80007f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f8:	bf1c      	itt	ne
 80007fa:	4610      	movne	r0, r2
 80007fc:	4619      	movne	r1, r3
 80007fe:	d10a      	bne.n	8000816 <__aeabi_dmul+0x24a>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800080c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000810:	f04f 0000 	mov.w	r0, #0
 8000814:	bd70      	pop	{r4, r5, r6, pc}
 8000816:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800081a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800081e:	bd70      	pop	{r4, r5, r6, pc}

08000820 <__aeabi_ddiv>:
 8000820:	b570      	push	{r4, r5, r6, lr}
 8000822:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800082a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800082e:	bf1d      	ittte	ne
 8000830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000834:	ea94 0f0c 	teqne	r4, ip
 8000838:	ea95 0f0c 	teqne	r5, ip
 800083c:	f000 f8a7 	bleq	800098e <__aeabi_ddiv+0x16e>
 8000840:	eba4 0405 	sub.w	r4, r4, r5
 8000844:	ea81 0e03 	eor.w	lr, r1, r3
 8000848:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800084c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000850:	f000 8088 	beq.w	8000964 <__aeabi_ddiv+0x144>
 8000854:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000858:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800085c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000860:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000864:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000868:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800086c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000870:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000874:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000878:	429d      	cmp	r5, r3
 800087a:	bf08      	it	eq
 800087c:	4296      	cmpeq	r6, r2
 800087e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000882:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000886:	d202      	bcs.n	800088e <__aeabi_ddiv+0x6e>
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	1ab6      	subs	r6, r6, r2
 8000890:	eb65 0503 	sbc.w	r5, r5, r3
 8000894:	085b      	lsrs	r3, r3, #1
 8000896:	ea4f 0232 	mov.w	r2, r2, rrx
 800089a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800089e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008a2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008aa:	bf22      	ittt	cs
 80008ac:	1ab6      	subcs	r6, r6, r2
 80008ae:	4675      	movcs	r5, lr
 80008b0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	ebb6 0e02 	subs.w	lr, r6, r2
 80008be:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c2:	bf22      	ittt	cs
 80008c4:	1ab6      	subcs	r6, r6, r2
 80008c6:	4675      	movcs	r5, lr
 80008c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008cc:	085b      	lsrs	r3, r3, #1
 80008ce:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008da:	bf22      	ittt	cs
 80008dc:	1ab6      	subcs	r6, r6, r2
 80008de:	4675      	movcs	r5, lr
 80008e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ee:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f2:	bf22      	ittt	cs
 80008f4:	1ab6      	subcs	r6, r6, r2
 80008f6:	4675      	movcs	r5, lr
 80008f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008fc:	ea55 0e06 	orrs.w	lr, r5, r6
 8000900:	d018      	beq.n	8000934 <__aeabi_ddiv+0x114>
 8000902:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000906:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800090a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800090e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000912:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000916:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800091a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800091e:	d1c0      	bne.n	80008a2 <__aeabi_ddiv+0x82>
 8000920:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000924:	d10b      	bne.n	800093e <__aeabi_ddiv+0x11e>
 8000926:	ea41 0100 	orr.w	r1, r1, r0
 800092a:	f04f 0000 	mov.w	r0, #0
 800092e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000932:	e7b6      	b.n	80008a2 <__aeabi_ddiv+0x82>
 8000934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000938:	bf04      	itt	eq
 800093a:	4301      	orreq	r1, r0
 800093c:	2000      	moveq	r0, #0
 800093e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000942:	bf88      	it	hi
 8000944:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000948:	f63f aeaf 	bhi.w	80006aa <__aeabi_dmul+0xde>
 800094c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000950:	bf04      	itt	eq
 8000952:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000956:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800095a:	f150 0000 	adcs.w	r0, r0, #0
 800095e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000962:	bd70      	pop	{r4, r5, r6, pc}
 8000964:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000968:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800096c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000970:	bfc2      	ittt	gt
 8000972:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000976:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800097a:	bd70      	popgt	{r4, r5, r6, pc}
 800097c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000980:	f04f 0e00 	mov.w	lr, #0
 8000984:	3c01      	subs	r4, #1
 8000986:	e690      	b.n	80006aa <__aeabi_dmul+0xde>
 8000988:	ea45 0e06 	orr.w	lr, r5, r6
 800098c:	e68d      	b.n	80006aa <__aeabi_dmul+0xde>
 800098e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000992:	ea94 0f0c 	teq	r4, ip
 8000996:	bf08      	it	eq
 8000998:	ea95 0f0c 	teqeq	r5, ip
 800099c:	f43f af3b 	beq.w	8000816 <__aeabi_dmul+0x24a>
 80009a0:	ea94 0f0c 	teq	r4, ip
 80009a4:	d10a      	bne.n	80009bc <__aeabi_ddiv+0x19c>
 80009a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009aa:	f47f af34 	bne.w	8000816 <__aeabi_dmul+0x24a>
 80009ae:	ea95 0f0c 	teq	r5, ip
 80009b2:	f47f af25 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009b6:	4610      	mov	r0, r2
 80009b8:	4619      	mov	r1, r3
 80009ba:	e72c      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009bc:	ea95 0f0c 	teq	r5, ip
 80009c0:	d106      	bne.n	80009d0 <__aeabi_ddiv+0x1b0>
 80009c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009c6:	f43f aefd 	beq.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ca:	4610      	mov	r0, r2
 80009cc:	4619      	mov	r1, r3
 80009ce:	e722      	b.n	8000816 <__aeabi_dmul+0x24a>
 80009d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009d4:	bf18      	it	ne
 80009d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009da:	f47f aec5 	bne.w	8000768 <__aeabi_dmul+0x19c>
 80009de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009e2:	f47f af0d 	bne.w	8000800 <__aeabi_dmul+0x234>
 80009e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ea:	f47f aeeb 	bne.w	80007c4 <__aeabi_dmul+0x1f8>
 80009ee:	e712      	b.n	8000816 <__aeabi_dmul+0x24a>

080009f0 <__gedf2>:
 80009f0:	f04f 3cff 	mov.w	ip, #4294967295
 80009f4:	e006      	b.n	8000a04 <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__ledf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	e002      	b.n	8000a04 <__cmpdf2+0x4>
 80009fe:	bf00      	nop

08000a00 <__cmpdf2>:
 8000a00:	f04f 0c01 	mov.w	ip, #1
 8000a04:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a08:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a1a:	d01b      	beq.n	8000a54 <__cmpdf2+0x54>
 8000a1c:	b001      	add	sp, #4
 8000a1e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a22:	bf0c      	ite	eq
 8000a24:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a28:	ea91 0f03 	teqne	r1, r3
 8000a2c:	bf02      	ittt	eq
 8000a2e:	ea90 0f02 	teqeq	r0, r2
 8000a32:	2000      	moveq	r0, #0
 8000a34:	4770      	bxeq	lr
 8000a36:	f110 0f00 	cmn.w	r0, #0
 8000a3a:	ea91 0f03 	teq	r1, r3
 8000a3e:	bf58      	it	pl
 8000a40:	4299      	cmppl	r1, r3
 8000a42:	bf08      	it	eq
 8000a44:	4290      	cmpeq	r0, r2
 8000a46:	bf2c      	ite	cs
 8000a48:	17d8      	asrcs	r0, r3, #31
 8000a4a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a4e:	f040 0001 	orr.w	r0, r0, #1
 8000a52:	4770      	bx	lr
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	d102      	bne.n	8000a64 <__cmpdf2+0x64>
 8000a5e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a62:	d107      	bne.n	8000a74 <__cmpdf2+0x74>
 8000a64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	d1d6      	bne.n	8000a1c <__cmpdf2+0x1c>
 8000a6e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a72:	d0d3      	beq.n	8000a1c <__cmpdf2+0x1c>
 8000a74:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_cdrcmple>:
 8000a7c:	4684      	mov	ip, r0
 8000a7e:	4610      	mov	r0, r2
 8000a80:	4662      	mov	r2, ip
 8000a82:	468c      	mov	ip, r1
 8000a84:	4619      	mov	r1, r3
 8000a86:	4663      	mov	r3, ip
 8000a88:	e000      	b.n	8000a8c <__aeabi_cdcmpeq>
 8000a8a:	bf00      	nop

08000a8c <__aeabi_cdcmpeq>:
 8000a8c:	b501      	push	{r0, lr}
 8000a8e:	f7ff ffb7 	bl	8000a00 <__cmpdf2>
 8000a92:	2800      	cmp	r0, #0
 8000a94:	bf48      	it	mi
 8000a96:	f110 0f00 	cmnmi.w	r0, #0
 8000a9a:	bd01      	pop	{r0, pc}

08000a9c <__aeabi_dcmpeq>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff fff4 	bl	8000a8c <__aeabi_cdcmpeq>
 8000aa4:	bf0c      	ite	eq
 8000aa6:	2001      	moveq	r0, #1
 8000aa8:	2000      	movne	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmplt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffea 	bl	8000a8c <__aeabi_cdcmpeq>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_dcmple>:
 8000ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac8:	f7ff ffe0 	bl	8000a8c <__aeabi_cdcmpeq>
 8000acc:	bf94      	ite	ls
 8000ace:	2001      	movls	r0, #1
 8000ad0:	2000      	movhi	r0, #0
 8000ad2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_dcmpge>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff ffce 	bl	8000a7c <__aeabi_cdrcmple>
 8000ae0:	bf94      	ite	ls
 8000ae2:	2001      	movls	r0, #1
 8000ae4:	2000      	movhi	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmpgt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffc4 	bl	8000a7c <__aeabi_cdrcmple>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmpun>:
 8000b00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d102      	bne.n	8000b10 <__aeabi_dcmpun+0x10>
 8000b0a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b0e:	d10a      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b10:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b18:	d102      	bne.n	8000b20 <__aeabi_dcmpun+0x20>
 8000b1a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b1e:	d102      	bne.n	8000b26 <__aeabi_dcmpun+0x26>
 8000b20:	f04f 0000 	mov.w	r0, #0
 8000b24:	4770      	bx	lr
 8000b26:	f04f 0001 	mov.w	r0, #1
 8000b2a:	4770      	bx	lr

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2f>:
 8000b7c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b80:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b84:	bf24      	itt	cs
 8000b86:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b8a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b8e:	d90d      	bls.n	8000bac <__aeabi_d2f+0x30>
 8000b90:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b94:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b98:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b9c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ba0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ba4:	bf08      	it	eq
 8000ba6:	f020 0001 	biceq.w	r0, r0, #1
 8000baa:	4770      	bx	lr
 8000bac:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bb0:	d121      	bne.n	8000bf6 <__aeabi_d2f+0x7a>
 8000bb2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bb6:	bfbc      	itt	lt
 8000bb8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	4770      	bxlt	lr
 8000bbe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bc2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bc6:	f1c2 0218 	rsb	r2, r2, #24
 8000bca:	f1c2 0c20 	rsb	ip, r2, #32
 8000bce:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bd2:	fa20 f002 	lsr.w	r0, r0, r2
 8000bd6:	bf18      	it	ne
 8000bd8:	f040 0001 	orrne.w	r0, r0, #1
 8000bdc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000be4:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be8:	ea40 000c 	orr.w	r0, r0, ip
 8000bec:	fa23 f302 	lsr.w	r3, r3, r2
 8000bf0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bf4:	e7cc      	b.n	8000b90 <__aeabi_d2f+0x14>
 8000bf6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bfa:	d107      	bne.n	8000c0c <__aeabi_d2f+0x90>
 8000bfc:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c00:	bf1e      	ittt	ne
 8000c02:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c06:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c0a:	4770      	bxne	lr
 8000c0c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c10:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c14:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_frsub>:
 8000c1c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000c20:	e002      	b.n	8000c28 <__addsf3>
 8000c22:	bf00      	nop

08000c24 <__aeabi_fsub>:
 8000c24:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000c28 <__addsf3>:
 8000c28:	0042      	lsls	r2, r0, #1
 8000c2a:	bf1f      	itttt	ne
 8000c2c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c30:	ea92 0f03 	teqne	r2, r3
 8000c34:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c38:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c3c:	d06a      	beq.n	8000d14 <__addsf3+0xec>
 8000c3e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c42:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c46:	bfc1      	itttt	gt
 8000c48:	18d2      	addgt	r2, r2, r3
 8000c4a:	4041      	eorgt	r1, r0
 8000c4c:	4048      	eorgt	r0, r1
 8000c4e:	4041      	eorgt	r1, r0
 8000c50:	bfb8      	it	lt
 8000c52:	425b      	neglt	r3, r3
 8000c54:	2b19      	cmp	r3, #25
 8000c56:	bf88      	it	hi
 8000c58:	4770      	bxhi	lr
 8000c5a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c5e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c62:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c66:	bf18      	it	ne
 8000c68:	4240      	negne	r0, r0
 8000c6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c6e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c72:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c76:	bf18      	it	ne
 8000c78:	4249      	negne	r1, r1
 8000c7a:	ea92 0f03 	teq	r2, r3
 8000c7e:	d03f      	beq.n	8000d00 <__addsf3+0xd8>
 8000c80:	f1a2 0201 	sub.w	r2, r2, #1
 8000c84:	fa41 fc03 	asr.w	ip, r1, r3
 8000c88:	eb10 000c 	adds.w	r0, r0, ip
 8000c8c:	f1c3 0320 	rsb	r3, r3, #32
 8000c90:	fa01 f103 	lsl.w	r1, r1, r3
 8000c94:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	d502      	bpl.n	8000ca0 <__addsf3+0x78>
 8000c9a:	4249      	negs	r1, r1
 8000c9c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ca0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ca4:	d313      	bcc.n	8000cce <__addsf3+0xa6>
 8000ca6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000caa:	d306      	bcc.n	8000cba <__addsf3+0x92>
 8000cac:	0840      	lsrs	r0, r0, #1
 8000cae:	ea4f 0131 	mov.w	r1, r1, rrx
 8000cb2:	f102 0201 	add.w	r2, r2, #1
 8000cb6:	2afe      	cmp	r2, #254	; 0xfe
 8000cb8:	d251      	bcs.n	8000d5e <__addsf3+0x136>
 8000cba:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000cbe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cc2:	bf08      	it	eq
 8000cc4:	f020 0001 	biceq.w	r0, r0, #1
 8000cc8:	ea40 0003 	orr.w	r0, r0, r3
 8000ccc:	4770      	bx	lr
 8000cce:	0049      	lsls	r1, r1, #1
 8000cd0:	eb40 0000 	adc.w	r0, r0, r0
 8000cd4:	3a01      	subs	r2, #1
 8000cd6:	bf28      	it	cs
 8000cd8:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000cdc:	d2ed      	bcs.n	8000cba <__addsf3+0x92>
 8000cde:	fab0 fc80 	clz	ip, r0
 8000ce2:	f1ac 0c08 	sub.w	ip, ip, #8
 8000ce6:	ebb2 020c 	subs.w	r2, r2, ip
 8000cea:	fa00 f00c 	lsl.w	r0, r0, ip
 8000cee:	bfaa      	itet	ge
 8000cf0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cf4:	4252      	neglt	r2, r2
 8000cf6:	4318      	orrge	r0, r3
 8000cf8:	bfbc      	itt	lt
 8000cfa:	40d0      	lsrlt	r0, r2
 8000cfc:	4318      	orrlt	r0, r3
 8000cfe:	4770      	bx	lr
 8000d00:	f092 0f00 	teq	r2, #0
 8000d04:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000d08:	bf06      	itte	eq
 8000d0a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000d0e:	3201      	addeq	r2, #1
 8000d10:	3b01      	subne	r3, #1
 8000d12:	e7b5      	b.n	8000c80 <__addsf3+0x58>
 8000d14:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d18:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d1c:	bf18      	it	ne
 8000d1e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d22:	d021      	beq.n	8000d68 <__addsf3+0x140>
 8000d24:	ea92 0f03 	teq	r2, r3
 8000d28:	d004      	beq.n	8000d34 <__addsf3+0x10c>
 8000d2a:	f092 0f00 	teq	r2, #0
 8000d2e:	bf08      	it	eq
 8000d30:	4608      	moveq	r0, r1
 8000d32:	4770      	bx	lr
 8000d34:	ea90 0f01 	teq	r0, r1
 8000d38:	bf1c      	itt	ne
 8000d3a:	2000      	movne	r0, #0
 8000d3c:	4770      	bxne	lr
 8000d3e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000d42:	d104      	bne.n	8000d4e <__addsf3+0x126>
 8000d44:	0040      	lsls	r0, r0, #1
 8000d46:	bf28      	it	cs
 8000d48:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000d4c:	4770      	bx	lr
 8000d4e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d52:	bf3c      	itt	cc
 8000d54:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d58:	4770      	bxcc	lr
 8000d5a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d5e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d66:	4770      	bx	lr
 8000d68:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d6c:	bf16      	itet	ne
 8000d6e:	4608      	movne	r0, r1
 8000d70:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d74:	4601      	movne	r1, r0
 8000d76:	0242      	lsls	r2, r0, #9
 8000d78:	bf06      	itte	eq
 8000d7a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d7e:	ea90 0f01 	teqeq	r0, r1
 8000d82:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d86:	4770      	bx	lr

08000d88 <__aeabi_ui2f>:
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	e004      	b.n	8000d98 <__aeabi_i2f+0x8>
 8000d8e:	bf00      	nop

08000d90 <__aeabi_i2f>:
 8000d90:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d94:	bf48      	it	mi
 8000d96:	4240      	negmi	r0, r0
 8000d98:	ea5f 0c00 	movs.w	ip, r0
 8000d9c:	bf08      	it	eq
 8000d9e:	4770      	bxeq	lr
 8000da0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000da4:	4601      	mov	r1, r0
 8000da6:	f04f 0000 	mov.w	r0, #0
 8000daa:	e01c      	b.n	8000de6 <__aeabi_l2f+0x2a>

08000dac <__aeabi_ul2f>:
 8000dac:	ea50 0201 	orrs.w	r2, r0, r1
 8000db0:	bf08      	it	eq
 8000db2:	4770      	bxeq	lr
 8000db4:	f04f 0300 	mov.w	r3, #0
 8000db8:	e00a      	b.n	8000dd0 <__aeabi_l2f+0x14>
 8000dba:	bf00      	nop

08000dbc <__aeabi_l2f>:
 8000dbc:	ea50 0201 	orrs.w	r2, r0, r1
 8000dc0:	bf08      	it	eq
 8000dc2:	4770      	bxeq	lr
 8000dc4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000dc8:	d502      	bpl.n	8000dd0 <__aeabi_l2f+0x14>
 8000dca:	4240      	negs	r0, r0
 8000dcc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dd0:	ea5f 0c01 	movs.w	ip, r1
 8000dd4:	bf02      	ittt	eq
 8000dd6:	4684      	moveq	ip, r0
 8000dd8:	4601      	moveq	r1, r0
 8000dda:	2000      	moveq	r0, #0
 8000ddc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000de0:	bf08      	it	eq
 8000de2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000de6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000dea:	fabc f28c 	clz	r2, ip
 8000dee:	3a08      	subs	r2, #8
 8000df0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000df4:	db10      	blt.n	8000e18 <__aeabi_l2f+0x5c>
 8000df6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dfa:	4463      	add	r3, ip
 8000dfc:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e00:	f1c2 0220 	rsb	r2, r2, #32
 8000e04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000e08:	fa20 f202 	lsr.w	r2, r0, r2
 8000e0c:	eb43 0002 	adc.w	r0, r3, r2
 8000e10:	bf08      	it	eq
 8000e12:	f020 0001 	biceq.w	r0, r0, #1
 8000e16:	4770      	bx	lr
 8000e18:	f102 0220 	add.w	r2, r2, #32
 8000e1c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e20:	f1c2 0220 	rsb	r2, r2, #32
 8000e24:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e28:	fa21 f202 	lsr.w	r2, r1, r2
 8000e2c:	eb43 0002 	adc.w	r0, r3, r2
 8000e30:	bf08      	it	eq
 8000e32:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e36:	4770      	bx	lr

08000e38 <__aeabi_fmul>:
 8000e38:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e3c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e40:	bf1e      	ittt	ne
 8000e42:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e46:	ea92 0f0c 	teqne	r2, ip
 8000e4a:	ea93 0f0c 	teqne	r3, ip
 8000e4e:	d06f      	beq.n	8000f30 <__aeabi_fmul+0xf8>
 8000e50:	441a      	add	r2, r3
 8000e52:	ea80 0c01 	eor.w	ip, r0, r1
 8000e56:	0240      	lsls	r0, r0, #9
 8000e58:	bf18      	it	ne
 8000e5a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e5e:	d01e      	beq.n	8000e9e <__aeabi_fmul+0x66>
 8000e60:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e64:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e68:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e6c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e74:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e78:	bf3e      	ittt	cc
 8000e7a:	0049      	lslcc	r1, r1, #1
 8000e7c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e80:	005b      	lslcc	r3, r3, #1
 8000e82:	ea40 0001 	orr.w	r0, r0, r1
 8000e86:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e8a:	2afd      	cmp	r2, #253	; 0xfd
 8000e8c:	d81d      	bhi.n	8000eca <__aeabi_fmul+0x92>
 8000e8e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e92:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e96:	bf08      	it	eq
 8000e98:	f020 0001 	biceq.w	r0, r0, #1
 8000e9c:	4770      	bx	lr
 8000e9e:	f090 0f00 	teq	r0, #0
 8000ea2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea6:	bf08      	it	eq
 8000ea8:	0249      	lsleq	r1, r1, #9
 8000eaa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eae:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000eb2:	3a7f      	subs	r2, #127	; 0x7f
 8000eb4:	bfc2      	ittt	gt
 8000eb6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eba:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ebe:	4770      	bxgt	lr
 8000ec0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ec4:	f04f 0300 	mov.w	r3, #0
 8000ec8:	3a01      	subs	r2, #1
 8000eca:	dc5d      	bgt.n	8000f88 <__aeabi_fmul+0x150>
 8000ecc:	f112 0f19 	cmn.w	r2, #25
 8000ed0:	bfdc      	itt	le
 8000ed2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000ed6:	4770      	bxle	lr
 8000ed8:	f1c2 0200 	rsb	r2, r2, #0
 8000edc:	0041      	lsls	r1, r0, #1
 8000ede:	fa21 f102 	lsr.w	r1, r1, r2
 8000ee2:	f1c2 0220 	rsb	r2, r2, #32
 8000ee6:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eea:	ea5f 0031 	movs.w	r0, r1, rrx
 8000eee:	f140 0000 	adc.w	r0, r0, #0
 8000ef2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ef6:	bf08      	it	eq
 8000ef8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000efc:	4770      	bx	lr
 8000efe:	f092 0f00 	teq	r2, #0
 8000f02:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f06:	bf02      	ittt	eq
 8000f08:	0040      	lsleq	r0, r0, #1
 8000f0a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f0e:	3a01      	subeq	r2, #1
 8000f10:	d0f9      	beq.n	8000f06 <__aeabi_fmul+0xce>
 8000f12:	ea40 000c 	orr.w	r0, r0, ip
 8000f16:	f093 0f00 	teq	r3, #0
 8000f1a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f1e:	bf02      	ittt	eq
 8000f20:	0049      	lsleq	r1, r1, #1
 8000f22:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f26:	3b01      	subeq	r3, #1
 8000f28:	d0f9      	beq.n	8000f1e <__aeabi_fmul+0xe6>
 8000f2a:	ea41 010c 	orr.w	r1, r1, ip
 8000f2e:	e78f      	b.n	8000e50 <__aeabi_fmul+0x18>
 8000f30:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f34:	ea92 0f0c 	teq	r2, ip
 8000f38:	bf18      	it	ne
 8000f3a:	ea93 0f0c 	teqne	r3, ip
 8000f3e:	d00a      	beq.n	8000f56 <__aeabi_fmul+0x11e>
 8000f40:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f44:	bf18      	it	ne
 8000f46:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f4a:	d1d8      	bne.n	8000efe <__aeabi_fmul+0xc6>
 8000f4c:	ea80 0001 	eor.w	r0, r0, r1
 8000f50:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f54:	4770      	bx	lr
 8000f56:	f090 0f00 	teq	r0, #0
 8000f5a:	bf17      	itett	ne
 8000f5c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f60:	4608      	moveq	r0, r1
 8000f62:	f091 0f00 	teqne	r1, #0
 8000f66:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f6a:	d014      	beq.n	8000f96 <__aeabi_fmul+0x15e>
 8000f6c:	ea92 0f0c 	teq	r2, ip
 8000f70:	d101      	bne.n	8000f76 <__aeabi_fmul+0x13e>
 8000f72:	0242      	lsls	r2, r0, #9
 8000f74:	d10f      	bne.n	8000f96 <__aeabi_fmul+0x15e>
 8000f76:	ea93 0f0c 	teq	r3, ip
 8000f7a:	d103      	bne.n	8000f84 <__aeabi_fmul+0x14c>
 8000f7c:	024b      	lsls	r3, r1, #9
 8000f7e:	bf18      	it	ne
 8000f80:	4608      	movne	r0, r1
 8000f82:	d108      	bne.n	8000f96 <__aeabi_fmul+0x15e>
 8000f84:	ea80 0001 	eor.w	r0, r0, r1
 8000f88:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f94:	4770      	bx	lr
 8000f96:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f9a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f9e:	4770      	bx	lr

08000fa0 <__aeabi_fdiv>:
 8000fa0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000fa4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fa8:	bf1e      	ittt	ne
 8000faa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fae:	ea92 0f0c 	teqne	r2, ip
 8000fb2:	ea93 0f0c 	teqne	r3, ip
 8000fb6:	d069      	beq.n	800108c <__aeabi_fdiv+0xec>
 8000fb8:	eba2 0203 	sub.w	r2, r2, r3
 8000fbc:	ea80 0c01 	eor.w	ip, r0, r1
 8000fc0:	0249      	lsls	r1, r1, #9
 8000fc2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fc6:	d037      	beq.n	8001038 <__aeabi_fdiv+0x98>
 8000fc8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000fcc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fd0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fd4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000fd8:	428b      	cmp	r3, r1
 8000fda:	bf38      	it	cc
 8000fdc:	005b      	lslcc	r3, r3, #1
 8000fde:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000fe2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000fe6:	428b      	cmp	r3, r1
 8000fe8:	bf24      	itt	cs
 8000fea:	1a5b      	subcs	r3, r3, r1
 8000fec:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ff0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ff4:	bf24      	itt	cs
 8000ff6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ffa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ffe:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8001002:	bf24      	itt	cs
 8001004:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001008:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800100c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001010:	bf24      	itt	cs
 8001012:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8001016:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800101a:	011b      	lsls	r3, r3, #4
 800101c:	bf18      	it	ne
 800101e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8001022:	d1e0      	bne.n	8000fe6 <__aeabi_fdiv+0x46>
 8001024:	2afd      	cmp	r2, #253	; 0xfd
 8001026:	f63f af50 	bhi.w	8000eca <__aeabi_fmul+0x92>
 800102a:	428b      	cmp	r3, r1
 800102c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001030:	bf08      	it	eq
 8001032:	f020 0001 	biceq.w	r0, r0, #1
 8001036:	4770      	bx	lr
 8001038:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 800103c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001040:	327f      	adds	r2, #127	; 0x7f
 8001042:	bfc2      	ittt	gt
 8001044:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8001048:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800104c:	4770      	bxgt	lr
 800104e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001052:	f04f 0300 	mov.w	r3, #0
 8001056:	3a01      	subs	r2, #1
 8001058:	e737      	b.n	8000eca <__aeabi_fmul+0x92>
 800105a:	f092 0f00 	teq	r2, #0
 800105e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001062:	bf02      	ittt	eq
 8001064:	0040      	lsleq	r0, r0, #1
 8001066:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800106a:	3a01      	subeq	r2, #1
 800106c:	d0f9      	beq.n	8001062 <__aeabi_fdiv+0xc2>
 800106e:	ea40 000c 	orr.w	r0, r0, ip
 8001072:	f093 0f00 	teq	r3, #0
 8001076:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800107a:	bf02      	ittt	eq
 800107c:	0049      	lsleq	r1, r1, #1
 800107e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001082:	3b01      	subeq	r3, #1
 8001084:	d0f9      	beq.n	800107a <__aeabi_fdiv+0xda>
 8001086:	ea41 010c 	orr.w	r1, r1, ip
 800108a:	e795      	b.n	8000fb8 <__aeabi_fdiv+0x18>
 800108c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001090:	ea92 0f0c 	teq	r2, ip
 8001094:	d108      	bne.n	80010a8 <__aeabi_fdiv+0x108>
 8001096:	0242      	lsls	r2, r0, #9
 8001098:	f47f af7d 	bne.w	8000f96 <__aeabi_fmul+0x15e>
 800109c:	ea93 0f0c 	teq	r3, ip
 80010a0:	f47f af70 	bne.w	8000f84 <__aeabi_fmul+0x14c>
 80010a4:	4608      	mov	r0, r1
 80010a6:	e776      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010a8:	ea93 0f0c 	teq	r3, ip
 80010ac:	d104      	bne.n	80010b8 <__aeabi_fdiv+0x118>
 80010ae:	024b      	lsls	r3, r1, #9
 80010b0:	f43f af4c 	beq.w	8000f4c <__aeabi_fmul+0x114>
 80010b4:	4608      	mov	r0, r1
 80010b6:	e76e      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010b8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80010bc:	bf18      	it	ne
 80010be:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80010c2:	d1ca      	bne.n	800105a <__aeabi_fdiv+0xba>
 80010c4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80010c8:	f47f af5c 	bne.w	8000f84 <__aeabi_fmul+0x14c>
 80010cc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80010d0:	f47f af3c 	bne.w	8000f4c <__aeabi_fmul+0x114>
 80010d4:	e75f      	b.n	8000f96 <__aeabi_fmul+0x15e>
 80010d6:	bf00      	nop

080010d8 <__gesf2>:
 80010d8:	f04f 3cff 	mov.w	ip, #4294967295
 80010dc:	e006      	b.n	80010ec <__cmpsf2+0x4>
 80010de:	bf00      	nop

080010e0 <__lesf2>:
 80010e0:	f04f 0c01 	mov.w	ip, #1
 80010e4:	e002      	b.n	80010ec <__cmpsf2+0x4>
 80010e6:	bf00      	nop

080010e8 <__cmpsf2>:
 80010e8:	f04f 0c01 	mov.w	ip, #1
 80010ec:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010f0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010f4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010f8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010fc:	bf18      	it	ne
 80010fe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001102:	d011      	beq.n	8001128 <__cmpsf2+0x40>
 8001104:	b001      	add	sp, #4
 8001106:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800110a:	bf18      	it	ne
 800110c:	ea90 0f01 	teqne	r0, r1
 8001110:	bf58      	it	pl
 8001112:	ebb2 0003 	subspl.w	r0, r2, r3
 8001116:	bf88      	it	hi
 8001118:	17c8      	asrhi	r0, r1, #31
 800111a:	bf38      	it	cc
 800111c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001120:	bf18      	it	ne
 8001122:	f040 0001 	orrne.w	r0, r0, #1
 8001126:	4770      	bx	lr
 8001128:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800112c:	d102      	bne.n	8001134 <__cmpsf2+0x4c>
 800112e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001132:	d105      	bne.n	8001140 <__cmpsf2+0x58>
 8001134:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001138:	d1e4      	bne.n	8001104 <__cmpsf2+0x1c>
 800113a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800113e:	d0e1      	beq.n	8001104 <__cmpsf2+0x1c>
 8001140:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001144:	4770      	bx	lr
 8001146:	bf00      	nop

08001148 <__aeabi_cfrcmple>:
 8001148:	4684      	mov	ip, r0
 800114a:	4608      	mov	r0, r1
 800114c:	4661      	mov	r1, ip
 800114e:	e7ff      	b.n	8001150 <__aeabi_cfcmpeq>

08001150 <__aeabi_cfcmpeq>:
 8001150:	b50f      	push	{r0, r1, r2, r3, lr}
 8001152:	f7ff ffc9 	bl	80010e8 <__cmpsf2>
 8001156:	2800      	cmp	r0, #0
 8001158:	bf48      	it	mi
 800115a:	f110 0f00 	cmnmi.w	r0, #0
 800115e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001160 <__aeabi_fcmpeq>:
 8001160:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001164:	f7ff fff4 	bl	8001150 <__aeabi_cfcmpeq>
 8001168:	bf0c      	ite	eq
 800116a:	2001      	moveq	r0, #1
 800116c:	2000      	movne	r0, #0
 800116e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001172:	bf00      	nop

08001174 <__aeabi_fcmplt>:
 8001174:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001178:	f7ff ffea 	bl	8001150 <__aeabi_cfcmpeq>
 800117c:	bf34      	ite	cc
 800117e:	2001      	movcc	r0, #1
 8001180:	2000      	movcs	r0, #0
 8001182:	f85d fb08 	ldr.w	pc, [sp], #8
 8001186:	bf00      	nop

08001188 <__aeabi_fcmple>:
 8001188:	f84d ed08 	str.w	lr, [sp, #-8]!
 800118c:	f7ff ffe0 	bl	8001150 <__aeabi_cfcmpeq>
 8001190:	bf94      	ite	ls
 8001192:	2001      	movls	r0, #1
 8001194:	2000      	movhi	r0, #0
 8001196:	f85d fb08 	ldr.w	pc, [sp], #8
 800119a:	bf00      	nop

0800119c <__aeabi_fcmpge>:
 800119c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011a0:	f7ff ffd2 	bl	8001148 <__aeabi_cfrcmple>
 80011a4:	bf94      	ite	ls
 80011a6:	2001      	movls	r0, #1
 80011a8:	2000      	movhi	r0, #0
 80011aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ae:	bf00      	nop

080011b0 <__aeabi_fcmpgt>:
 80011b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011b4:	f7ff ffc8 	bl	8001148 <__aeabi_cfrcmple>
 80011b8:	bf34      	ite	cc
 80011ba:	2001      	movcc	r0, #1
 80011bc:	2000      	movcs	r0, #0
 80011be:	f85d fb08 	ldr.w	pc, [sp], #8
 80011c2:	bf00      	nop

080011c4 <__aeabi_f2iz>:
 80011c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80011c8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80011cc:	d30f      	bcc.n	80011ee <__aeabi_f2iz+0x2a>
 80011ce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80011d2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011d6:	d90d      	bls.n	80011f4 <__aeabi_f2iz+0x30>
 80011d8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80011e0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80011e4:	fa23 f002 	lsr.w	r0, r3, r2
 80011e8:	bf18      	it	ne
 80011ea:	4240      	negne	r0, r0
 80011ec:	4770      	bx	lr
 80011ee:	f04f 0000 	mov.w	r0, #0
 80011f2:	4770      	bx	lr
 80011f4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80011f8:	d101      	bne.n	80011fe <__aeabi_f2iz+0x3a>
 80011fa:	0242      	lsls	r2, r0, #9
 80011fc:	d105      	bne.n	800120a <__aeabi_f2iz+0x46>
 80011fe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001202:	bf08      	it	eq
 8001204:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001208:	4770      	bx	lr
 800120a:	f04f 0000 	mov.w	r0, #0
 800120e:	4770      	bx	lr

08001210 <__aeabi_f2uiz>:
 8001210:	0042      	lsls	r2, r0, #1
 8001212:	d20e      	bcs.n	8001232 <__aeabi_f2uiz+0x22>
 8001214:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001218:	d30b      	bcc.n	8001232 <__aeabi_f2uiz+0x22>
 800121a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800121e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001222:	d409      	bmi.n	8001238 <__aeabi_f2uiz+0x28>
 8001224:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001228:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800122c:	fa23 f002 	lsr.w	r0, r3, r2
 8001230:	4770      	bx	lr
 8001232:	f04f 0000 	mov.w	r0, #0
 8001236:	4770      	bx	lr
 8001238:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800123c:	d101      	bne.n	8001242 <__aeabi_f2uiz+0x32>
 800123e:	0242      	lsls	r2, r0, #9
 8001240:	d102      	bne.n	8001248 <__aeabi_f2uiz+0x38>
 8001242:	f04f 30ff 	mov.w	r0, #4294967295
 8001246:	4770      	bx	lr
 8001248:	f04f 0000 	mov.w	r0, #0
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop

08001250 <__aeabi_uldivmod>:
 8001250:	b953      	cbnz	r3, 8001268 <__aeabi_uldivmod+0x18>
 8001252:	b94a      	cbnz	r2, 8001268 <__aeabi_uldivmod+0x18>
 8001254:	2900      	cmp	r1, #0
 8001256:	bf08      	it	eq
 8001258:	2800      	cmpeq	r0, #0
 800125a:	bf1c      	itt	ne
 800125c:	f04f 31ff 	movne.w	r1, #4294967295
 8001260:	f04f 30ff 	movne.w	r0, #4294967295
 8001264:	f000 b96e 	b.w	8001544 <__aeabi_idiv0>
 8001268:	f1ad 0c08 	sub.w	ip, sp, #8
 800126c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001270:	f000 f806 	bl	8001280 <__udivmoddi4>
 8001274:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001278:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800127c:	b004      	add	sp, #16
 800127e:	4770      	bx	lr

08001280 <__udivmoddi4>:
 8001280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001284:	9e08      	ldr	r6, [sp, #32]
 8001286:	460d      	mov	r5, r1
 8001288:	4604      	mov	r4, r0
 800128a:	468e      	mov	lr, r1
 800128c:	2b00      	cmp	r3, #0
 800128e:	f040 8083 	bne.w	8001398 <__udivmoddi4+0x118>
 8001292:	428a      	cmp	r2, r1
 8001294:	4617      	mov	r7, r2
 8001296:	d947      	bls.n	8001328 <__udivmoddi4+0xa8>
 8001298:	fab2 f382 	clz	r3, r2
 800129c:	b14b      	cbz	r3, 80012b2 <__udivmoddi4+0x32>
 800129e:	f1c3 0120 	rsb	r1, r3, #32
 80012a2:	fa05 fe03 	lsl.w	lr, r5, r3
 80012a6:	fa20 f101 	lsr.w	r1, r0, r1
 80012aa:	409f      	lsls	r7, r3
 80012ac:	ea41 0e0e 	orr.w	lr, r1, lr
 80012b0:	409c      	lsls	r4, r3
 80012b2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80012b6:	fbbe fcf8 	udiv	ip, lr, r8
 80012ba:	fa1f f987 	uxth.w	r9, r7
 80012be:	fb08 e21c 	mls	r2, r8, ip, lr
 80012c2:	fb0c f009 	mul.w	r0, ip, r9
 80012c6:	0c21      	lsrs	r1, r4, #16
 80012c8:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 80012cc:	4290      	cmp	r0, r2
 80012ce:	d90a      	bls.n	80012e6 <__udivmoddi4+0x66>
 80012d0:	18ba      	adds	r2, r7, r2
 80012d2:	f10c 31ff 	add.w	r1, ip, #4294967295
 80012d6:	f080 8118 	bcs.w	800150a <__udivmoddi4+0x28a>
 80012da:	4290      	cmp	r0, r2
 80012dc:	f240 8115 	bls.w	800150a <__udivmoddi4+0x28a>
 80012e0:	f1ac 0c02 	sub.w	ip, ip, #2
 80012e4:	443a      	add	r2, r7
 80012e6:	1a12      	subs	r2, r2, r0
 80012e8:	fbb2 f0f8 	udiv	r0, r2, r8
 80012ec:	fb08 2210 	mls	r2, r8, r0, r2
 80012f0:	fb00 f109 	mul.w	r1, r0, r9
 80012f4:	b2a4      	uxth	r4, r4
 80012f6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80012fa:	42a1      	cmp	r1, r4
 80012fc:	d909      	bls.n	8001312 <__udivmoddi4+0x92>
 80012fe:	193c      	adds	r4, r7, r4
 8001300:	f100 32ff 	add.w	r2, r0, #4294967295
 8001304:	f080 8103 	bcs.w	800150e <__udivmoddi4+0x28e>
 8001308:	42a1      	cmp	r1, r4
 800130a:	f240 8100 	bls.w	800150e <__udivmoddi4+0x28e>
 800130e:	3802      	subs	r0, #2
 8001310:	443c      	add	r4, r7
 8001312:	1a64      	subs	r4, r4, r1
 8001314:	2100      	movs	r1, #0
 8001316:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800131a:	b11e      	cbz	r6, 8001324 <__udivmoddi4+0xa4>
 800131c:	2200      	movs	r2, #0
 800131e:	40dc      	lsrs	r4, r3
 8001320:	e9c6 4200 	strd	r4, r2, [r6]
 8001324:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001328:	b902      	cbnz	r2, 800132c <__udivmoddi4+0xac>
 800132a:	deff      	udf	#255	; 0xff
 800132c:	fab2 f382 	clz	r3, r2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d14f      	bne.n	80013d4 <__udivmoddi4+0x154>
 8001334:	1a8d      	subs	r5, r1, r2
 8001336:	2101      	movs	r1, #1
 8001338:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800133c:	fa1f f882 	uxth.w	r8, r2
 8001340:	fbb5 fcfe 	udiv	ip, r5, lr
 8001344:	fb0e 551c 	mls	r5, lr, ip, r5
 8001348:	fb08 f00c 	mul.w	r0, r8, ip
 800134c:	0c22      	lsrs	r2, r4, #16
 800134e:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8001352:	42a8      	cmp	r0, r5
 8001354:	d907      	bls.n	8001366 <__udivmoddi4+0xe6>
 8001356:	197d      	adds	r5, r7, r5
 8001358:	f10c 32ff 	add.w	r2, ip, #4294967295
 800135c:	d202      	bcs.n	8001364 <__udivmoddi4+0xe4>
 800135e:	42a8      	cmp	r0, r5
 8001360:	f200 80e9 	bhi.w	8001536 <__udivmoddi4+0x2b6>
 8001364:	4694      	mov	ip, r2
 8001366:	1a2d      	subs	r5, r5, r0
 8001368:	fbb5 f0fe 	udiv	r0, r5, lr
 800136c:	fb0e 5510 	mls	r5, lr, r0, r5
 8001370:	fb08 f800 	mul.w	r8, r8, r0
 8001374:	b2a4      	uxth	r4, r4
 8001376:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800137a:	45a0      	cmp	r8, r4
 800137c:	d907      	bls.n	800138e <__udivmoddi4+0x10e>
 800137e:	193c      	adds	r4, r7, r4
 8001380:	f100 32ff 	add.w	r2, r0, #4294967295
 8001384:	d202      	bcs.n	800138c <__udivmoddi4+0x10c>
 8001386:	45a0      	cmp	r8, r4
 8001388:	f200 80d9 	bhi.w	800153e <__udivmoddi4+0x2be>
 800138c:	4610      	mov	r0, r2
 800138e:	eba4 0408 	sub.w	r4, r4, r8
 8001392:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8001396:	e7c0      	b.n	800131a <__udivmoddi4+0x9a>
 8001398:	428b      	cmp	r3, r1
 800139a:	d908      	bls.n	80013ae <__udivmoddi4+0x12e>
 800139c:	2e00      	cmp	r6, #0
 800139e:	f000 80b1 	beq.w	8001504 <__udivmoddi4+0x284>
 80013a2:	2100      	movs	r1, #0
 80013a4:	e9c6 0500 	strd	r0, r5, [r6]
 80013a8:	4608      	mov	r0, r1
 80013aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013ae:	fab3 f183 	clz	r1, r3
 80013b2:	2900      	cmp	r1, #0
 80013b4:	d14b      	bne.n	800144e <__udivmoddi4+0x1ce>
 80013b6:	42ab      	cmp	r3, r5
 80013b8:	d302      	bcc.n	80013c0 <__udivmoddi4+0x140>
 80013ba:	4282      	cmp	r2, r0
 80013bc:	f200 80b9 	bhi.w	8001532 <__udivmoddi4+0x2b2>
 80013c0:	1a84      	subs	r4, r0, r2
 80013c2:	eb65 0303 	sbc.w	r3, r5, r3
 80013c6:	2001      	movs	r0, #1
 80013c8:	469e      	mov	lr, r3
 80013ca:	2e00      	cmp	r6, #0
 80013cc:	d0aa      	beq.n	8001324 <__udivmoddi4+0xa4>
 80013ce:	e9c6 4e00 	strd	r4, lr, [r6]
 80013d2:	e7a7      	b.n	8001324 <__udivmoddi4+0xa4>
 80013d4:	409f      	lsls	r7, r3
 80013d6:	f1c3 0220 	rsb	r2, r3, #32
 80013da:	40d1      	lsrs	r1, r2
 80013dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80013e0:	fbb1 f0fe 	udiv	r0, r1, lr
 80013e4:	fa1f f887 	uxth.w	r8, r7
 80013e8:	fb0e 1110 	mls	r1, lr, r0, r1
 80013ec:	fa24 f202 	lsr.w	r2, r4, r2
 80013f0:	409d      	lsls	r5, r3
 80013f2:	fb00 fc08 	mul.w	ip, r0, r8
 80013f6:	432a      	orrs	r2, r5
 80013f8:	0c15      	lsrs	r5, r2, #16
 80013fa:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80013fe:	45ac      	cmp	ip, r5
 8001400:	fa04 f403 	lsl.w	r4, r4, r3
 8001404:	d909      	bls.n	800141a <__udivmoddi4+0x19a>
 8001406:	197d      	adds	r5, r7, r5
 8001408:	f100 31ff 	add.w	r1, r0, #4294967295
 800140c:	f080 808f 	bcs.w	800152e <__udivmoddi4+0x2ae>
 8001410:	45ac      	cmp	ip, r5
 8001412:	f240 808c 	bls.w	800152e <__udivmoddi4+0x2ae>
 8001416:	3802      	subs	r0, #2
 8001418:	443d      	add	r5, r7
 800141a:	eba5 050c 	sub.w	r5, r5, ip
 800141e:	fbb5 f1fe 	udiv	r1, r5, lr
 8001422:	fb0e 5c11 	mls	ip, lr, r1, r5
 8001426:	fb01 f908 	mul.w	r9, r1, r8
 800142a:	b295      	uxth	r5, r2
 800142c:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8001430:	45a9      	cmp	r9, r5
 8001432:	d907      	bls.n	8001444 <__udivmoddi4+0x1c4>
 8001434:	197d      	adds	r5, r7, r5
 8001436:	f101 32ff 	add.w	r2, r1, #4294967295
 800143a:	d274      	bcs.n	8001526 <__udivmoddi4+0x2a6>
 800143c:	45a9      	cmp	r9, r5
 800143e:	d972      	bls.n	8001526 <__udivmoddi4+0x2a6>
 8001440:	3902      	subs	r1, #2
 8001442:	443d      	add	r5, r7
 8001444:	eba5 0509 	sub.w	r5, r5, r9
 8001448:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800144c:	e778      	b.n	8001340 <__udivmoddi4+0xc0>
 800144e:	f1c1 0720 	rsb	r7, r1, #32
 8001452:	408b      	lsls	r3, r1
 8001454:	fa22 fc07 	lsr.w	ip, r2, r7
 8001458:	ea4c 0c03 	orr.w	ip, ip, r3
 800145c:	fa25 f407 	lsr.w	r4, r5, r7
 8001460:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001464:	fbb4 f9fe 	udiv	r9, r4, lr
 8001468:	fa1f f88c 	uxth.w	r8, ip
 800146c:	fb0e 4419 	mls	r4, lr, r9, r4
 8001470:	fa20 f307 	lsr.w	r3, r0, r7
 8001474:	fb09 fa08 	mul.w	sl, r9, r8
 8001478:	408d      	lsls	r5, r1
 800147a:	431d      	orrs	r5, r3
 800147c:	0c2b      	lsrs	r3, r5, #16
 800147e:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8001482:	45a2      	cmp	sl, r4
 8001484:	fa02 f201 	lsl.w	r2, r2, r1
 8001488:	fa00 f301 	lsl.w	r3, r0, r1
 800148c:	d909      	bls.n	80014a2 <__udivmoddi4+0x222>
 800148e:	eb1c 0404 	adds.w	r4, ip, r4
 8001492:	f109 30ff 	add.w	r0, r9, #4294967295
 8001496:	d248      	bcs.n	800152a <__udivmoddi4+0x2aa>
 8001498:	45a2      	cmp	sl, r4
 800149a:	d946      	bls.n	800152a <__udivmoddi4+0x2aa>
 800149c:	f1a9 0902 	sub.w	r9, r9, #2
 80014a0:	4464      	add	r4, ip
 80014a2:	eba4 040a 	sub.w	r4, r4, sl
 80014a6:	fbb4 f0fe 	udiv	r0, r4, lr
 80014aa:	fb0e 4410 	mls	r4, lr, r0, r4
 80014ae:	fb00 fa08 	mul.w	sl, r0, r8
 80014b2:	b2ad      	uxth	r5, r5
 80014b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80014b8:	45a2      	cmp	sl, r4
 80014ba:	d908      	bls.n	80014ce <__udivmoddi4+0x24e>
 80014bc:	eb1c 0404 	adds.w	r4, ip, r4
 80014c0:	f100 35ff 	add.w	r5, r0, #4294967295
 80014c4:	d22d      	bcs.n	8001522 <__udivmoddi4+0x2a2>
 80014c6:	45a2      	cmp	sl, r4
 80014c8:	d92b      	bls.n	8001522 <__udivmoddi4+0x2a2>
 80014ca:	3802      	subs	r0, #2
 80014cc:	4464      	add	r4, ip
 80014ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80014d2:	fba0 8902 	umull	r8, r9, r0, r2
 80014d6:	eba4 040a 	sub.w	r4, r4, sl
 80014da:	454c      	cmp	r4, r9
 80014dc:	46c6      	mov	lr, r8
 80014de:	464d      	mov	r5, r9
 80014e0:	d319      	bcc.n	8001516 <__udivmoddi4+0x296>
 80014e2:	d016      	beq.n	8001512 <__udivmoddi4+0x292>
 80014e4:	b15e      	cbz	r6, 80014fe <__udivmoddi4+0x27e>
 80014e6:	ebb3 020e 	subs.w	r2, r3, lr
 80014ea:	eb64 0405 	sbc.w	r4, r4, r5
 80014ee:	fa04 f707 	lsl.w	r7, r4, r7
 80014f2:	fa22 f301 	lsr.w	r3, r2, r1
 80014f6:	431f      	orrs	r7, r3
 80014f8:	40cc      	lsrs	r4, r1
 80014fa:	e9c6 7400 	strd	r7, r4, [r6]
 80014fe:	2100      	movs	r1, #0
 8001500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001504:	4631      	mov	r1, r6
 8001506:	4630      	mov	r0, r6
 8001508:	e70c      	b.n	8001324 <__udivmoddi4+0xa4>
 800150a:	468c      	mov	ip, r1
 800150c:	e6eb      	b.n	80012e6 <__udivmoddi4+0x66>
 800150e:	4610      	mov	r0, r2
 8001510:	e6ff      	b.n	8001312 <__udivmoddi4+0x92>
 8001512:	4543      	cmp	r3, r8
 8001514:	d2e6      	bcs.n	80014e4 <__udivmoddi4+0x264>
 8001516:	ebb8 0e02 	subs.w	lr, r8, r2
 800151a:	eb69 050c 	sbc.w	r5, r9, ip
 800151e:	3801      	subs	r0, #1
 8001520:	e7e0      	b.n	80014e4 <__udivmoddi4+0x264>
 8001522:	4628      	mov	r0, r5
 8001524:	e7d3      	b.n	80014ce <__udivmoddi4+0x24e>
 8001526:	4611      	mov	r1, r2
 8001528:	e78c      	b.n	8001444 <__udivmoddi4+0x1c4>
 800152a:	4681      	mov	r9, r0
 800152c:	e7b9      	b.n	80014a2 <__udivmoddi4+0x222>
 800152e:	4608      	mov	r0, r1
 8001530:	e773      	b.n	800141a <__udivmoddi4+0x19a>
 8001532:	4608      	mov	r0, r1
 8001534:	e749      	b.n	80013ca <__udivmoddi4+0x14a>
 8001536:	f1ac 0c02 	sub.w	ip, ip, #2
 800153a:	443d      	add	r5, r7
 800153c:	e713      	b.n	8001366 <__udivmoddi4+0xe6>
 800153e:	3802      	subs	r0, #2
 8001540:	443c      	add	r4, r7
 8001542:	e724      	b.n	800138e <__udivmoddi4+0x10e>

08001544 <__aeabi_idiv0>:
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop

08001548 <Algo_Init>:
bool Algo_adjust_steppers_position(Mobj *stove);
void Algo_update_steppers_inPlace_flag(void);
void Algo_stoveInit(Mobj *stove);

void Algo_Init(void const * argument)
{
 8001548:	b5b0      	push	{r4, r5, r7, lr}
 800154a:	b0aa      	sub	sp, #168	; 0xa8
 800154c:	af04      	add	r7, sp, #16
 800154e:	6078      	str	r0, [r7, #4]
	static Mobj UFEC23;
	Algo_fill_state_functions();
 8001550:	f001 f954 	bl	80027fc <Algo_fill_state_functions>

	PARAMFILE_Init();
 8001554:	f002 f97a 	bl	800384c <PARAMFILE_Init>
	Algo_stoveInit(&UFEC23);
 8001558:	483a      	ldr	r0, [pc, #232]	; (8001644 <Algo_Init+0xfc>)
 800155a:	f000 f9cd 	bl	80018f8 <Algo_stoveInit>
	Temperature_Init();
 800155e:	f002 fe1f 	bl	80041a0 <Temperature_Init>
	ESPMANAGER_Init();
 8001562:	f001 fba3 	bl	8002cac <ESPMANAGER_Init>
	Particle_Init();
 8001566:	f002 fb0b 	bl	8003b80 <Particle_Init>


	// Print all parameters into the debug file
	for(uint32_t ix = 0; ix < PARAMFILE_GetParamEntryCount(); ix++)
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001570:	e038      	b.n	80015e4 <Algo_Init+0x9c>
	{
	  const PFL_SParameterItem* pParamItem = PARAMFILE_GetParamEntryByIndex(ix);
 8001572:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8001576:	f002 f987 	bl	8003888 <PARAMFILE_GetParamEntryByIndex>
 800157a:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
	  if (pParamItem == NULL)
 800157e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001582:	2b00      	cmp	r3, #0
 8001584:	d028      	beq.n	80015d8 <Algo_Init+0x90>
		  continue;

	  char tmp[128+1];
	  int32_t s32Value;
	  PFL_GetValueInt32(&PARAMFILE_g_sHandle, pParamItem->szKey, &s32Value);
 8001586:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001590:	4619      	mov	r1, r3
 8001592:	482d      	ldr	r0, [pc, #180]	; (8001648 <Algo_Init+0x100>)
 8001594:	f002 fa4d 	bl	8003a32 <PFL_GetValueInt32>
	  snprintf(tmp, sizeof(tmp), "%s | %d (default: %d, min: %d, max: %d)", pParamItem->szKey, (int)s32Value, (int)pParamItem->uType.sInt32.s32Default, (int)pParamItem->uType.sInt32.s32Min, (int)pParamItem->uType.sInt32.s32Max);
 8001598:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800159c:	681d      	ldr	r5, [r3, #0]
 800159e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80015a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80015a6:	6912      	ldr	r2, [r2, #16]
 80015a8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80015ac:	6949      	ldr	r1, [r1, #20]
 80015ae:	f8d7 0090 	ldr.w	r0, [r7, #144]	; 0x90
 80015b2:	6980      	ldr	r0, [r0, #24]
 80015b4:	f107 0408 	add.w	r4, r7, #8
 80015b8:	9003      	str	r0, [sp, #12]
 80015ba:	9102      	str	r1, [sp, #8]
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	9300      	str	r3, [sp, #0]
 80015c0:	462b      	mov	r3, r5
 80015c2:	4a22      	ldr	r2, [pc, #136]	; (800164c <Algo_Init+0x104>)
 80015c4:	2181      	movs	r1, #129	; 0x81
 80015c6:	4620      	mov	r0, r4
 80015c8:	f00e fd84 	bl	80100d4 <sniprintf>
	  printf(tmp);
 80015cc:	f107 0308 	add.w	r3, r7, #8
 80015d0:	4618      	mov	r0, r3
 80015d2:	f00e fd53 	bl	801007c <iprintf>
 80015d6:	e000      	b.n	80015da <Algo_Init+0x92>
		  continue;
 80015d8:	bf00      	nop
	for(uint32_t ix = 0; ix < PARAMFILE_GetParamEntryCount(); ix++)
 80015da:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015de:	3301      	adds	r3, #1
 80015e0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80015e4:	f002 f946 	bl	8003874 <PARAMFILE_GetParamEntryCount>
 80015e8:	4602      	mov	r2, r0
 80015ea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d3bf      	bcc.n	8001572 <Algo_Init+0x2a>
	}


    for(;;)
    {
    	GPIOManager(&UFEC23,osKernelSysTick());
 80015f2:	f00a fd42 	bl	800c07a <osKernelSysTick>
 80015f6:	4603      	mov	r3, r0
 80015f8:	4619      	mov	r1, r3
 80015fa:	4812      	ldr	r0, [pc, #72]	; (8001644 <Algo_Init+0xfc>)
 80015fc:	f001 fd0c 	bl	8003018 <GPIOManager>
    	TemperatureManager(&UFEC23,osKernelSysTick());
 8001600:	f00a fd3b 	bl	800c07a <osKernelSysTick>
 8001604:	4603      	mov	r3, r0
 8001606:	4619      	mov	r1, r3
 8001608:	480e      	ldr	r0, [pc, #56]	; (8001644 <Algo_Init+0xfc>)
 800160a:	f002 fdfd 	bl	8004208 <TemperatureManager>
    	DebugManager(&UFEC23,osKernelSysTick());
 800160e:	f00a fd34 	bl	800c07a <osKernelSysTick>
 8001612:	4603      	mov	r3, r0
 8001614:	4619      	mov	r1, r3
 8001616:	480b      	ldr	r0, [pc, #44]	; (8001644 <Algo_Init+0xfc>)
 8001618:	f001 f9c8 	bl	80029ac <DebugManager>
    	ESPMANAGER_Task();
 800161c:	f001 fb76 	bl	8002d0c <ESPMANAGER_Task>
    	ParticlesManager(osKernelSysTick());
 8001620:	f00a fd2b 	bl	800c07a <osKernelSysTick>
 8001624:	4603      	mov	r3, r0
 8001626:	4618      	mov	r0, r3
 8001628:	f002 faec 	bl	8003c04 <ParticlesManager>
    	Algo_task(&UFEC23, osKernelSysTick());
 800162c:	f00a fd25 	bl	800c07a <osKernelSysTick>
 8001630:	4603      	mov	r3, r0
 8001632:	4619      	mov	r1, r3
 8001634:	4803      	ldr	r0, [pc, #12]	; (8001644 <Algo_Init+0xfc>)
 8001636:	f000 f80b 	bl	8001650 <Algo_task>
    	osDelay(1);
 800163a:	2001      	movs	r0, #1
 800163c:	f00a fd79 	bl	800c132 <osDelay>
    	GPIOManager(&UFEC23,osKernelSysTick());
 8001640:	e7d7      	b.n	80015f2 <Algo_Init+0xaa>
 8001642:	bf00      	nop
 8001644:	20000310 	.word	0x20000310
 8001648:	200038dc 	.word	0x200038dc
 800164c:	08013238 	.word	0x08013238

08001650 <Algo_task>:
    }

}

void Algo_task(Mobj *stove, uint32_t u32CurrentTime_ms)
{
 8001650:	b590      	push	{r4, r7, lr}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
	const PF_UsrParam* UsrParam =  PB_GetUserParam();
 800165a:	f002 f93f 	bl	80038dc <PB_GetUserParam>
 800165e:	60f8      	str	r0, [r7, #12]
	const PF_OverHeat_Thresholds_t* OvrhtParams = PB_GetOverheatParams();
 8001660:	f002 f946 	bl	80038f0 <PB_GetOverheatParams>
 8001664:	60b8      	str	r0, [r7, #8]

	Algo_update_steppers_inPlace_flag();
 8001666:	f001 f93b 	bl	80028e0 <Algo_update_steppers_inPlace_flag>

	if((currentState != MANUAL_CONTROL) && UsrParam->s32ManualOverride == 1)
 800166a:	4b9c      	ldr	r3, [pc, #624]	; (80018dc <Algo_task+0x28c>)
 800166c:	781b      	ldrb	r3, [r3, #0]
 800166e:	2b0a      	cmp	r3, #10
 8001670:	d007      	beq.n	8001682 <Algo_task+0x32>
 8001672:	68fb      	ldr	r3, [r7, #12]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	2b01      	cmp	r3, #1
 8001678:	d103      	bne.n	8001682 <Algo_task+0x32>
	{
		nextState = MANUAL_CONTROL;
 800167a:	4b99      	ldr	r3, [pc, #612]	; (80018e0 <Algo_task+0x290>)
 800167c:	220a      	movs	r2, #10
 800167e:	701a      	strb	r2, [r3, #0]
 8001680:	e0c6      	b.n	8001810 <Algo_task+0x1c0>
	}
	else if((currentState != SAFETY) && stove->bSafetyOn)
 8001682:	4b96      	ldr	r3, [pc, #600]	; (80018dc <Algo_task+0x28c>)
 8001684:	781b      	ldrb	r3, [r3, #0]
 8001686:	2b09      	cmp	r3, #9
 8001688:	d008      	beq.n	800169c <Algo_task+0x4c>
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001690:	2b00      	cmp	r3, #0
 8001692:	d003      	beq.n	800169c <Algo_task+0x4c>
	{
		nextState = SAFETY;
 8001694:	4b92      	ldr	r3, [pc, #584]	; (80018e0 <Algo_task+0x290>)
 8001696:	2209      	movs	r2, #9
 8001698:	701a      	strb	r2, [r3, #0]
 800169a:	e0b9      	b.n	8001810 <Algo_task+0x1c0>
	}
	else if((currentState != OVERTEMP) && (currentState != SAFETY) && (
 800169c:	4b8f      	ldr	r3, [pc, #572]	; (80018dc <Algo_task+0x28c>)
 800169e:	781b      	ldrb	r3, [r3, #0]
 80016a0:	2b08      	cmp	r3, #8
 80016a2:	d034      	beq.n	800170e <Algo_task+0xbe>
 80016a4:	4b8d      	ldr	r3, [pc, #564]	; (80018dc <Algo_task+0x28c>)
 80016a6:	781b      	ldrb	r3, [r3, #0]
 80016a8:	2b09      	cmp	r3, #9
 80016aa:	d030      	beq.n	800170e <Algo_task+0xbe>
			(stove->fBaffleTemp > P2F(OvrhtParams->OverheatBaffle))  ||
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	69dc      	ldr	r4, [r3, #28]
 80016b0:	68bb      	ldr	r3, [r7, #8]
 80016b2:	689b      	ldr	r3, [r3, #8]
 80016b4:	4618      	mov	r0, r3
 80016b6:	f7ff fb6b 	bl	8000d90 <__aeabi_i2f>
 80016ba:	4603      	mov	r3, r0
	else if((currentState != OVERTEMP) && (currentState != SAFETY) && (
 80016bc:	4619      	mov	r1, r3
 80016be:	4620      	mov	r0, r4
 80016c0:	f7ff fd76 	bl	80011b0 <__aeabi_fcmpgt>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d11d      	bne.n	8001706 <Algo_task+0xb6>
			(stove->fChamberTemp > P2F(OvrhtParams->OverheatChamber)) ||
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6a1c      	ldr	r4, [r3, #32]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	68db      	ldr	r3, [r3, #12]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fb5c 	bl	8000d90 <__aeabi_i2f>
 80016d8:	4603      	mov	r3, r0
			(stove->fBaffleTemp > P2F(OvrhtParams->OverheatBaffle))  ||
 80016da:	4619      	mov	r1, r3
 80016dc:	4620      	mov	r0, r4
 80016de:	f7ff fd67 	bl	80011b0 <__aeabi_fcmpgt>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d10e      	bne.n	8001706 <Algo_task+0xb6>
			(stove->fPlenumTemp > P2F(OvrhtParams->OverheatPlenum))) )
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80016ec:	68bb      	ldr	r3, [r7, #8]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7ff fb4d 	bl	8000d90 <__aeabi_i2f>
 80016f6:	4603      	mov	r3, r0
			(stove->fChamberTemp > P2F(OvrhtParams->OverheatChamber)) ||
 80016f8:	4619      	mov	r1, r3
 80016fa:	4620      	mov	r0, r4
 80016fc:	f7ff fd58 	bl	80011b0 <__aeabi_fcmpgt>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d003      	beq.n	800170e <Algo_task+0xbe>
	{
		nextState = OVERTEMP;
 8001706:	4b76      	ldr	r3, [pc, #472]	; (80018e0 <Algo_task+0x290>)
 8001708:	2208      	movs	r2, #8
 800170a:	701a      	strb	r2, [r3, #0]
 800170c:	e080      	b.n	8001810 <Algo_task+0x1c0>
	}
	else if(stove->bstateJustChanged) // If first loop in state, perform entry action
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001714:	2b00      	cmp	r3, #0
 8001716:	d01e      	beq.n	8001756 <Algo_task+0x106>
	{
		stove->u32TimeOfStateEntry_ms = u32CurrentTime_ms;
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	683a      	ldr	r2, [r7, #0]
 800171c:	639a      	str	r2, [r3, #56]	; 0x38
		stove->bstateJustChanged = false;
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	2200      	movs	r2, #0
 8001722:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		if(AlgoStateEntryAction[currentState] != NULL)
 8001726:	4b6d      	ldr	r3, [pc, #436]	; (80018dc <Algo_task+0x28c>)
 8001728:	781b      	ldrb	r3, [r3, #0]
 800172a:	461a      	mov	r2, r3
 800172c:	4b6d      	ldr	r3, [pc, #436]	; (80018e4 <Algo_task+0x294>)
 800172e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001732:	2b00      	cmp	r3, #0
 8001734:	d06c      	beq.n	8001810 <Algo_task+0x1c0>
		{
			AlgoStateEntryAction[currentState](stove, sStateParams[currentState]);
 8001736:	4b69      	ldr	r3, [pc, #420]	; (80018dc <Algo_task+0x28c>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	4b69      	ldr	r3, [pc, #420]	; (80018e4 <Algo_task+0x294>)
 800173e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001742:	4a66      	ldr	r2, [pc, #408]	; (80018dc <Algo_task+0x28c>)
 8001744:	7812      	ldrb	r2, [r2, #0]
 8001746:	4611      	mov	r1, r2
 8001748:	4a67      	ldr	r2, [pc, #412]	; (80018e8 <Algo_task+0x298>)
 800174a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800174e:	4611      	mov	r1, r2
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	4798      	blx	r3
 8001754:	e05c      	b.n	8001810 <Algo_task+0x1c0>
		}

	}
	else // When we get here, check if it's time to compute an adjustment
	{
		if((u32CurrentTime_ms - stove->u32TimeOfComputation_ms) > UsrParam->s32TimeBetweenComputations_ms)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	6992      	ldr	r2, [r2, #24]
 8001762:	4293      	cmp	r3, r2
 8001764:	d939      	bls.n	80017da <Algo_task+0x18a>
		{
			Temperature_update_deltaT(stove,(u32CurrentTime_ms - stove->u32TimeOfComputation_ms));
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800176a:	683a      	ldr	r2, [r7, #0]
 800176c:	1ad3      	subs	r3, r2, r3
 800176e:	4619      	mov	r1, r3
 8001770:	6878      	ldr	r0, [r7, #4]
 8001772:	f002 feff 	bl	8004574 <Temperature_update_deltaT>
			if((u32CurrentTime_ms - stove->u32TimeOfStateEntry_ms) > SECONDS(sStateParams[currentState]->i32EntryWaitTimeSeconds))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800177a:	683a      	ldr	r2, [r7, #0]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	4a57      	ldr	r2, [pc, #348]	; (80018dc <Algo_task+0x28c>)
 8001780:	7812      	ldrb	r2, [r2, #0]
 8001782:	4611      	mov	r1, r2
 8001784:	4a58      	ldr	r2, [pc, #352]	; (80018e8 <Algo_task+0x298>)
 8001786:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800178a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800178c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001790:	fb01 f202 	mul.w	r2, r1, r2
 8001794:	4293      	cmp	r3, r2
 8001796:	d916      	bls.n	80017c6 <Algo_task+0x176>
			{
				if(AlgoComputeAdjustment[currentState] != NULL)
 8001798:	4b50      	ldr	r3, [pc, #320]	; (80018dc <Algo_task+0x28c>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	461a      	mov	r2, r3
 800179e:	4b53      	ldr	r3, [pc, #332]	; (80018ec <Algo_task+0x29c>)
 80017a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d00e      	beq.n	80017c6 <Algo_task+0x176>
				{
					AlgoComputeAdjustment[currentState](stove, sStateParams[currentState], u32CurrentTime_ms);
 80017a8:	4b4c      	ldr	r3, [pc, #304]	; (80018dc <Algo_task+0x28c>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	461a      	mov	r2, r3
 80017ae:	4b4f      	ldr	r3, [pc, #316]	; (80018ec <Algo_task+0x29c>)
 80017b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017b4:	4a49      	ldr	r2, [pc, #292]	; (80018dc <Algo_task+0x28c>)
 80017b6:	7812      	ldrb	r2, [r2, #0]
 80017b8:	4611      	mov	r1, r2
 80017ba:	4a4b      	ldr	r2, [pc, #300]	; (80018e8 <Algo_task+0x298>)
 80017bc:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	6878      	ldr	r0, [r7, #4]
 80017c4:	4798      	blx	r3
				}
			}
			stove->u32TimeOfComputation_ms = u32CurrentTime_ms;
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	683a      	ldr	r2, [r7, #0]
 80017ca:	645a      	str	r2, [r3, #68]	; 0x44
			PrintOutput(stove, nextState);
 80017cc:	4b44      	ldr	r3, [pc, #272]	; (80018e0 <Algo_task+0x290>)
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f001 f902 	bl	80029dc <PrintOutput>
 80017d8:	e01a      	b.n	8001810 <Algo_task+0x1c0>
		}else if(currentState == MANUAL_CONTROL) // If in manual control, we don't wait the computation time
 80017da:	4b40      	ldr	r3, [pc, #256]	; (80018dc <Algo_task+0x28c>)
 80017dc:	781b      	ldrb	r3, [r3, #0]
 80017de:	2b0a      	cmp	r3, #10
 80017e0:	d116      	bne.n	8001810 <Algo_task+0x1c0>
		{										// But we still loop in the first 'if' once per computation period (to print output)
			if(AlgoComputeAdjustment[currentState] != NULL)
 80017e2:	4b3e      	ldr	r3, [pc, #248]	; (80018dc <Algo_task+0x28c>)
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	461a      	mov	r2, r3
 80017e8:	4b40      	ldr	r3, [pc, #256]	; (80018ec <Algo_task+0x29c>)
 80017ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d00e      	beq.n	8001810 <Algo_task+0x1c0>
			{
				AlgoComputeAdjustment[currentState](stove, sStateParams[currentState], u32CurrentTime_ms);
 80017f2:	4b3a      	ldr	r3, [pc, #232]	; (80018dc <Algo_task+0x28c>)
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	4b3c      	ldr	r3, [pc, #240]	; (80018ec <Algo_task+0x29c>)
 80017fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017fe:	4a37      	ldr	r2, [pc, #220]	; (80018dc <Algo_task+0x28c>)
 8001800:	7812      	ldrb	r2, [r2, #0]
 8001802:	4611      	mov	r1, r2
 8001804:	4a38      	ldr	r2, [pc, #224]	; (80018e8 <Algo_task+0x298>)
 8001806:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
 800180a:	683a      	ldr	r2, [r7, #0]
 800180c:	6878      	ldr	r0, [r7, #4]
 800180e:	4798      	blx	r3
			}
		}
	}

	if(bStepperAdjustmentNeeded) // If an adjustment is requested, send configs to motors
 8001810:	4b37      	ldr	r3, [pc, #220]	; (80018f0 <Algo_task+0x2a0>)
 8001812:	781b      	ldrb	r3, [r3, #0]
 8001814:	2b00      	cmp	r3, #0
 8001816:	d03b      	beq.n	8001890 <Algo_task+0x240>
	{

		if(Algo_adjust_steppers_position(stove))
 8001818:	6878      	ldr	r0, [r7, #4]
 800181a:	f001 f877 	bl	800290c <Algo_adjust_steppers_position>
 800181e:	4603      	mov	r3, r0
 8001820:	2b00      	cmp	r3, #0
 8001822:	d035      	beq.n	8001890 <Algo_task+0x240>
		{
			stove->sPrimary.i8aperturePosSteps = RANGE(PF_PRIMARY_MINIMUM_OPENING,stove->sPrimary.i8apertureCmdSteps,PF_PRIMARY_FULL_OPEN);
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f993 3000 	ldrsb.w	r3, [r3]
 800182a:	2b05      	cmp	r3, #5
 800182c:	dd07      	ble.n	800183e <Algo_task+0x1ee>
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	f993 3000 	ldrsb.w	r3, [r3]
 8001834:	2b61      	cmp	r3, #97	; 0x61
 8001836:	bfa8      	it	ge
 8001838:	2361      	movge	r3, #97	; 0x61
 800183a:	b25a      	sxtb	r2, r3
 800183c:	e000      	b.n	8001840 <Algo_task+0x1f0>
 800183e:	2206      	movs	r2, #6
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	705a      	strb	r2, [r3, #1]
			stove->sGrill.i8aperturePosSteps = RANGE(PF_GRILL_MINIMUM_OPENING,stove->sGrill.i8apertureCmdSteps,PF_GRILL_FULL_OPEN);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800184a:	2b00      	cmp	r3, #0
 800184c:	db07      	blt.n	800185e <Algo_task+0x20e>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001854:	2b61      	cmp	r3, #97	; 0x61
 8001856:	bfa8      	it	ge
 8001858:	2361      	movge	r3, #97	; 0x61
 800185a:	b25a      	sxtb	r2, r3
 800185c:	e000      	b.n	8001860 <Algo_task+0x210>
 800185e:	2200      	movs	r2, #0
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	725a      	strb	r2, [r3, #9]
			stove->sSecondary.i8aperturePosSteps = RANGE(PF_SECONDARY_MINIMUM_OPENING,stove->sSecondary.i8apertureCmdSteps,PF_SECONDARY_FULL_OPEN);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f993 3010 	ldrsb.w	r3, [r3, #16]
 800186a:	2b05      	cmp	r3, #5
 800186c:	dd07      	ble.n	800187e <Algo_task+0x22e>
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8001874:	2b61      	cmp	r3, #97	; 0x61
 8001876:	bfa8      	it	ge
 8001878:	2361      	movge	r3, #97	; 0x61
 800187a:	b25a      	sxtb	r2, r3
 800187c:	e000      	b.n	8001880 <Algo_task+0x230>
 800187e:	2206      	movs	r2, #6
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	745a      	strb	r2, [r3, #17]

			bStepperAdjustmentNeeded = false;
 8001884:	4b1a      	ldr	r3, [pc, #104]	; (80018f0 <Algo_task+0x2a0>)
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
			stove->u32TimeOfAdjustment_ms = u32CurrentTime_ms;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	641a      	str	r2, [r3, #64]	; 0x40
		}
	}

	if(nextState != currentState) // Perform state change if requested
 8001890:	4b13      	ldr	r3, [pc, #76]	; (80018e0 <Algo_task+0x290>)
 8001892:	781a      	ldrb	r2, [r3, #0]
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <Algo_task+0x28c>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	429a      	cmp	r2, r3
 800189a:	d01a      	beq.n	80018d2 <Algo_task+0x282>
	{
		lastState = currentState;
 800189c:	4b0f      	ldr	r3, [pc, #60]	; (80018dc <Algo_task+0x28c>)
 800189e:	781a      	ldrb	r2, [r3, #0]
 80018a0:	4b14      	ldr	r3, [pc, #80]	; (80018f4 <Algo_task+0x2a4>)
 80018a2:	701a      	strb	r2, [r3, #0]
		currentState = nextState;
 80018a4:	4b0e      	ldr	r3, [pc, #56]	; (80018e0 <Algo_task+0x290>)
 80018a6:	781a      	ldrb	r2, [r3, #0]
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <Algo_task+0x28c>)
 80018aa:	701a      	strb	r2, [r3, #0]
		stove->bstateJustChanged = true;
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	2201      	movs	r2, #1
 80018b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		if((nextState == COMBUSTION_HIGH || nextState == COMBUSTION_LOW) && stove->u32TimeSinceCombEntry_ms == 0)
 80018b4:	4b0a      	ldr	r3, [pc, #40]	; (80018e0 <Algo_task+0x290>)
 80018b6:	781b      	ldrb	r3, [r3, #0]
 80018b8:	2b04      	cmp	r3, #4
 80018ba:	d003      	beq.n	80018c4 <Algo_task+0x274>
 80018bc:	4b08      	ldr	r3, [pc, #32]	; (80018e0 <Algo_task+0x290>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b05      	cmp	r3, #5
 80018c2:	d106      	bne.n	80018d2 <Algo_task+0x282>
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d102      	bne.n	80018d2 <Algo_task+0x282>
		{
			stove->u32TimeSinceCombEntry_ms = u32CurrentTime_ms;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	683a      	ldr	r2, [r7, #0]
 80018d0:	63da      	str	r2, [r3, #60]	; 0x3c
		}
	}

}
 80018d2:	bf00      	nop
 80018d4:	3714      	adds	r7, #20
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd90      	pop	{r4, r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000256 	.word	0x20000256
 80018e0:	20000258 	.word	0x20000258
 80018e4:	20000288 	.word	0x20000288
 80018e8:	200038a8 	.word	0x200038a8
 80018ec:	2000025c 	.word	0x2000025c
 80018f0:	20000255 	.word	0x20000255
 80018f4:	20000257 	.word	0x20000257

080018f8 <Algo_stoveInit>:

void Algo_stoveInit(Mobj *stove)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	stove->sParticles = ParticlesGetObject(); // Get pointer to particles Structure
 8001900:	f002 fc44 	bl	800418c <ParticlesGetObject>
 8001904:	4602      	mov	r2, r0
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	619a      	str	r2, [r3, #24]
	sOverheatParams = PB_GetOverheatParams();
 800190a:	f001 fff1 	bl	80038f0 <PB_GetOverheatParams>
 800190e:	4603      	mov	r3, r0
 8001910:	4a29      	ldr	r2, [pc, #164]	; (80019b8 <Algo_stoveInit+0xc0>)
 8001912:	6013      	str	r3, [r2, #0]
	sStateParams[WAITING] = PB_GetWaitingParams();
 8001914:	f001 fff6 	bl	8003904 <PB_GetWaitingParams>
 8001918:	4603      	mov	r3, r0
 800191a:	4a28      	ldr	r2, [pc, #160]	; (80019bc <Algo_stoveInit+0xc4>)
 800191c:	6053      	str	r3, [r2, #4]
	sStateParams[RELOAD_IGNITION] = PB_GetReloadParams();
 800191e:	f001 fffb 	bl	8003918 <PB_GetReloadParams>
 8001922:	4603      	mov	r3, r0
 8001924:	4a25      	ldr	r2, [pc, #148]	; (80019bc <Algo_stoveInit+0xc4>)
 8001926:	6093      	str	r3, [r2, #8]
	sStateParams[TEMPERATURE_RISE] = PB_GetTRiseParams();
 8001928:	f002 f800 	bl	800392c <PB_GetTRiseParams>
 800192c:	4603      	mov	r3, r0
 800192e:	4a23      	ldr	r2, [pc, #140]	; (80019bc <Algo_stoveInit+0xc4>)
 8001930:	60d3      	str	r3, [r2, #12]
	sStateParams[COMBUSTION_LOW] = PB_GetCombLowParams();
 8001932:	f002 f805 	bl	8003940 <PB_GetCombLowParams>
 8001936:	4603      	mov	r3, r0
 8001938:	4a20      	ldr	r2, [pc, #128]	; (80019bc <Algo_stoveInit+0xc4>)
 800193a:	6153      	str	r3, [r2, #20]
	sStateParams[COMBUSTION_HIGH] = PB_GetCombHighParams();
 800193c:	f002 f80a 	bl	8003954 <PB_GetCombHighParams>
 8001940:	4603      	mov	r3, r0
 8001942:	4a1e      	ldr	r2, [pc, #120]	; (80019bc <Algo_stoveInit+0xc4>)
 8001944:	6113      	str	r3, [r2, #16]
	sStateParams[COAL_LOW] = PB_GetCoalLowParams();
 8001946:	f002 f80f 	bl	8003968 <PB_GetCoalLowParams>
 800194a:	4603      	mov	r3, r0
 800194c:	4a1b      	ldr	r2, [pc, #108]	; (80019bc <Algo_stoveInit+0xc4>)
 800194e:	6193      	str	r3, [r2, #24]
	sStateParams[COAL_HIGH] = PB_GetCoalHighParams();
 8001950:	f002 f814 	bl	800397c <PB_GetCoalHighParams>
 8001954:	4603      	mov	r3, r0
 8001956:	4a19      	ldr	r2, [pc, #100]	; (80019bc <Algo_stoveInit+0xc4>)
 8001958:	61d3      	str	r3, [r2, #28]

	sStatedummy.i32EntryWaitTimeSeconds = 0;
 800195a:	4b19      	ldr	r3, [pc, #100]	; (80019c0 <Algo_stoveInit+0xc8>)
 800195c:	2200      	movs	r2, #0
 800195e:	649a      	str	r2, [r3, #72]	; 0x48

	sStateParams[ZEROING_STEPPER] = &sStatedummy;
 8001960:	4b16      	ldr	r3, [pc, #88]	; (80019bc <Algo_stoveInit+0xc4>)
 8001962:	4a17      	ldr	r2, [pc, #92]	; (80019c0 <Algo_stoveInit+0xc8>)
 8001964:	601a      	str	r2, [r3, #0]
	sStateParams[OVERTEMP] = &sStatedummy;
 8001966:	4b15      	ldr	r3, [pc, #84]	; (80019bc <Algo_stoveInit+0xc4>)
 8001968:	4a15      	ldr	r2, [pc, #84]	; (80019c0 <Algo_stoveInit+0xc8>)
 800196a:	621a      	str	r2, [r3, #32]
	sStateParams[SAFETY] = &sStatedummy;
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <Algo_stoveInit+0xc4>)
 800196e:	4a14      	ldr	r2, [pc, #80]	; (80019c0 <Algo_stoveInit+0xc8>)
 8001970:	625a      	str	r2, [r3, #36]	; 0x24
	sStateParams[MANUAL_CONTROL] = &sStatedummy;
 8001972:	4b12      	ldr	r3, [pc, #72]	; (80019bc <Algo_stoveInit+0xc4>)
 8001974:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <Algo_stoveInit+0xc8>)
 8001976:	629a      	str	r2, [r3, #40]	; 0x28

	stove->u32TimeOfStateEntry_ms = 0;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2200      	movs	r2, #0
 800197c:	639a      	str	r2, [r3, #56]	; 0x38
	stove->u32TimeOfAdjustment_ms = 0;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	2200      	movs	r2, #0
 8001982:	641a      	str	r2, [r3, #64]	; 0x40
	stove->u32TimeOfComputation_ms = 0;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	645a      	str	r2, [r3, #68]	; 0x44
	stove->u32TimeSinceCombEntry_ms = 0;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2200      	movs	r2, #0
 800198e:	63da      	str	r2, [r3, #60]	; 0x3c
	stove->bReloadRequested = false;
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	2200      	movs	r2, #0
 8001994:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	stove->bstateJustChanged = true;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2201      	movs	r2, #1
 800199c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	stove->bSafetyOn = false;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	stove->TimeOfReloadRequest = 0;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	64da      	str	r2, [r3, #76]	; 0x4c
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	200038d4 	.word	0x200038d4
 80019bc:	200038a8 	.word	0x200038a8
 80019c0:	200002b4 	.word	0x200002b4

080019c4 <Algo_zeroing_entry>:
///////////////////////// STATE MACHINE  //////////////////////////////////////////////////////////////////////


//** STATE: ZEROING STEPPER **//
static void Algo_zeroing_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b083      	sub	sp, #12
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
	stove->sPrimary.i8apertureCmdSteps = 0;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	2200      	movs	r2, #0
 80019d2:	701a      	strb	r2, [r3, #0]
	stove->sPrimary.fSecPerStep = 0;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f04f 0200 	mov.w	r2, #0
 80019da:	605a      	str	r2, [r3, #4]
	stove->sGrill.i8apertureCmdSteps = 0;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	721a      	strb	r2, [r3, #8]
	stove->sGrill.fSecPerStep = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f04f 0200 	mov.w	r2, #0
 80019e8:	60da      	str	r2, [r3, #12]
	stove->sSecondary.i8apertureCmdSteps = 0;
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	2200      	movs	r2, #0
 80019ee:	741a      	strb	r2, [r3, #16]
	stove->sSecondary.fSecPerStep = 0;
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	f04f 0200 	mov.w	r2, #0
 80019f6:	615a      	str	r2, [r3, #20]
	bStepperAdjustmentNeeded = true;
 80019f8:	4b03      	ldr	r3, [pc, #12]	; (8001a08 <Algo_zeroing_entry+0x44>)
 80019fa:	2201      	movs	r2, #1
 80019fc:	701a      	strb	r2, [r3, #0]
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr
 8001a08:	20000255 	.word	0x20000255

08001a0c <Algo_zeroing_action>:

static void Algo_zeroing_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b085      	sub	sp, #20
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	60f8      	str	r0, [r7, #12]
 8001a14:	60b9      	str	r1, [r7, #8]
 8001a16:	607a      	str	r2, [r7, #4]

	if(motors_ready_for_req)
 8001a18:	4b05      	ldr	r3, [pc, #20]	; (8001a30 <Algo_zeroing_action+0x24>)
 8001a1a:	781b      	ldrb	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d002      	beq.n	8001a26 <Algo_zeroing_action+0x1a>
	{
		nextState = WAITING;
 8001a20:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <Algo_zeroing_action+0x28>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
	}
}
 8001a26:	bf00      	nop
 8001a28:	3714      	adds	r7, #20
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bc80      	pop	{r7}
 8001a2e:	4770      	bx	lr
 8001a30:	20000254 	.word	0x20000254
 8001a34:	20000258 	.word	0x20000258

08001a38 <Algo_waiting_entry>:
//** END: ZEROING STEPPER **//

//** STATE: WAITING **//
static void Algo_waiting_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 8001a38:	b590      	push	{r4, r7, lr}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	6039      	str	r1, [r7, #0]
	if((stove->fBaffleTemp > P2F(sParams->sTemperature.fAbsMaxDiff)))
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	69dc      	ldr	r4, [r3, #28]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	689b      	ldr	r3, [r3, #8]
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff f9a0 	bl	8000d90 <__aeabi_i2f>
 8001a50:	4603      	mov	r3, r0
 8001a52:	4619      	mov	r1, r3
 8001a54:	4620      	mov	r0, r4
 8001a56:	f7ff fbab 	bl	80011b0 <__aeabi_fcmpgt>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d100      	bne.n	8001a62 <Algo_waiting_entry+0x2a>
	{
		nextState = TEMPERATURE_RISE;
	}

}
 8001a60:	e002      	b.n	8001a68 <Algo_waiting_entry+0x30>
		nextState = TEMPERATURE_RISE;
 8001a62:	4b03      	ldr	r3, [pc, #12]	; (8001a70 <Algo_waiting_entry+0x38>)
 8001a64:	2203      	movs	r2, #3
 8001a66:	701a      	strb	r2, [r3, #0]
}
 8001a68:	bf00      	nop
 8001a6a:	370c      	adds	r7, #12
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd90      	pop	{r4, r7, pc}
 8001a70:	20000258 	.word	0x20000258

08001a74 <Algo_Waiting_action>:

static void Algo_Waiting_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8001a74:	b590      	push	{r4, r7, lr}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	60f8      	str	r0, [r7, #12]
 8001a7c:	60b9      	str	r1, [r7, #8]
 8001a7e:	607a      	str	r2, [r7, #4]
	if(!stove->bInterlockOn)
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001a86:	f083 0301 	eor.w	r3, r3, #1
 8001a8a:	b2db      	uxtb	r3, r3
 8001a8c:	2b00      	cmp	r3, #0
 8001a8e:	d019      	beq.n	8001ac4 <Algo_Waiting_action+0x50>
	{
		if((stove->fBaffleTemp > P2F(sParams->sTemperature.fTarget)) || stove->bReloadRequested)
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	69dc      	ldr	r4, [r3, #28]
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	4618      	mov	r0, r3
 8001a9a:	f7ff f979 	bl	8000d90 <__aeabi_i2f>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4620      	mov	r0, r4
 8001aa4:	f7ff fb84 	bl	80011b0 <__aeabi_fcmpgt>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d104      	bne.n	8001ab8 <Algo_Waiting_action+0x44>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d005      	beq.n	8001ac4 <Algo_Waiting_action+0x50>
		{
			nextState = RELOAD_IGNITION;
 8001ab8:	4b04      	ldr	r3, [pc, #16]	; (8001acc <Algo_Waiting_action+0x58>)
 8001aba:	2202      	movs	r2, #2
 8001abc:	701a      	strb	r2, [r3, #0]
			stove->TimeOfReloadRequest = u32CurrentTime_ms;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	687a      	ldr	r2, [r7, #4]
 8001ac2:	64da      	str	r2, [r3, #76]	; 0x4c
		}
	}

}
 8001ac4:	bf00      	nop
 8001ac6:	3714      	adds	r7, #20
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd90      	pop	{r4, r7, pc}
 8001acc:	20000258 	.word	0x20000258

08001ad0 <Algo_reload_entry>:
//** END: ZEROING STEPPER **//

//** STATE: RELOAD / IGNITION **//
static void Algo_reload_entry(Mobj* stove,const  PF_StateParam_t* sParams)
{
 8001ad0:	b590      	push	{r4, r7, lr}
 8001ad2:	b083      	sub	sp, #12
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
 8001ad8:	6039      	str	r1, [r7, #0]
	stove->u32TimeSinceCombEntry_ms = 0;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	2200      	movs	r2, #0
 8001ade:	63da      	str	r2, [r3, #60]	; 0x3c

	stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Max;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ae4:	b25a      	sxtb	r2, r3
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	701a      	strb	r2, [r3, #0]
	stove->sPrimary.fSecPerStep = 0; // force aperture
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f04f 0200 	mov.w	r2, #0
 8001af0:	605a      	str	r2, [r3, #4]
	stove->sGrill.i8apertureCmdSteps = sParams->sGrill.i32Max;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af6:	b25a      	sxtb	r2, r3
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	721a      	strb	r2, [r3, #8]
	stove->sGrill.fSecPerStep = 0; // force aperture
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	f04f 0200 	mov.w	r2, #0
 8001b02:	60da      	str	r2, [r3, #12]
	stove->sSecondary.i8apertureCmdSteps = sParams->sSecondary.i32Max;
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b08:	b25a      	sxtb	r2, r3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	741a      	strb	r2, [r3, #16]
	stove->sSecondary.fSecPerStep = 0; // force aperture
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	f04f 0200 	mov.w	r2, #0
 8001b14:	615a      	str	r2, [r3, #20]
	bStepperAdjustmentNeeded = true;
 8001b16:	4b0d      	ldr	r3, [pc, #52]	; (8001b4c <Algo_reload_entry+0x7c>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	701a      	strb	r2, [r3, #0]

	if((stove->fBaffleTemp > P2F(sParams->sTemperature.fAbsMaxDiff)))
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	69dc      	ldr	r4, [r3, #28]
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7ff f933 	bl	8000d90 <__aeabi_i2f>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4620      	mov	r0, r4
 8001b30:	f7ff fb3e 	bl	80011b0 <__aeabi_fcmpgt>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d100      	bne.n	8001b3c <Algo_reload_entry+0x6c>
	{
		nextState = TEMPERATURE_RISE;
	}

}
 8001b3a:	e002      	b.n	8001b42 <Algo_reload_entry+0x72>
		nextState = TEMPERATURE_RISE;
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <Algo_reload_entry+0x80>)
 8001b3e:	2203      	movs	r2, #3
 8001b40:	701a      	strb	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	370c      	adds	r7, #12
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd90      	pop	{r4, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20000255 	.word	0x20000255
 8001b50:	20000258 	.word	0x20000258

08001b54 <Algo_reload_action>:

static void Algo_reload_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8001b54:	b590      	push	{r4, r7, lr}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	607a      	str	r2, [r7, #4]

	if((stove->fBaffleTemp > P2F(sParams->sTemperature.fTarget)))
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	69dc      	ldr	r4, [r3, #28]
 8001b64:	68bb      	ldr	r3, [r7, #8]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	4618      	mov	r0, r3
 8001b6a:	f7ff f911 	bl	8000d90 <__aeabi_i2f>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	4619      	mov	r1, r3
 8001b72:	4620      	mov	r0, r4
 8001b74:	f7ff fb1c 	bl	80011b0 <__aeabi_fcmpgt>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d100      	bne.n	8001b80 <Algo_reload_action+0x2c>
	{
		nextState = TEMPERATURE_RISE;
	}
}
 8001b7e:	e002      	b.n	8001b86 <Algo_reload_action+0x32>
		nextState = TEMPERATURE_RISE;
 8001b80:	4b03      	ldr	r3, [pc, #12]	; (8001b90 <Algo_reload_action+0x3c>)
 8001b82:	2203      	movs	r2, #3
 8001b84:	701a      	strb	r2, [r3, #0]
}
 8001b86:	bf00      	nop
 8001b88:	3714      	adds	r7, #20
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd90      	pop	{r4, r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	20000258 	.word	0x20000258

08001b94 <Algo_tempRise_entry>:
//** END: RELOAD / IGNITION**//


//** STATE: TEMPERATURE RISE **//
static void Algo_tempRise_entry(Mobj* stove,const  PF_StateParam_t* sParams)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
 8001b9c:	6039      	str	r1, [r7, #0]
	stove->u32TimeSinceCombEntry_ms = 0;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	63da      	str	r2, [r3, #60]	; 0x3c

	stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Max;
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba8:	b25a      	sxtb	r2, r3
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	701a      	strb	r2, [r3, #0]
	stove->sPrimary.fSecPerStep = 0; // force aperture
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	f04f 0200 	mov.w	r2, #0
 8001bb4:	605a      	str	r2, [r3, #4]
	stove->sGrill.i8apertureCmdSteps = sParams->sGrill.i32Max;
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	b25a      	sxtb	r2, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	721a      	strb	r2, [r3, #8]
	stove->sGrill.fSecPerStep = 0; // force aperture
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	f04f 0200 	mov.w	r2, #0
 8001bc6:	60da      	str	r2, [r3, #12]
	stove->sSecondary.i8apertureCmdSteps = sParams->sSecondary.i32Max;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001bcc:	b25a      	sxtb	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	741a      	strb	r2, [r3, #16]
	stove->sSecondary.fSecPerStep = 0; // force aperture
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	615a      	str	r2, [r3, #20]
	bStepperAdjustmentNeeded = true;
 8001bda:	4b04      	ldr	r3, [pc, #16]	; (8001bec <Algo_tempRise_entry+0x58>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
}
 8001be0:	bf00      	nop
 8001be2:	370c      	adds	r7, #12
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bc80      	pop	{r7}
 8001be8:	4770      	bx	lr
 8001bea:	bf00      	nop
 8001bec:	20000255 	.word	0x20000255

08001bf0 <Algo_tempRise_action>:

static void Algo_tempRise_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8001bf0:	b5b0      	push	{r4, r5, r7, lr}
 8001bf2:	b086      	sub	sp, #24
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	60f8      	str	r0, [r7, #12]
 8001bf8:	60b9      	str	r1, [r7, #8]
 8001bfa:	607a      	str	r2, [r7, #4]
	static uint32_t u32TimeOfMajorCorr = 0;
	const PF_StepperStepsPerSec_t *sSpeedParams =  PB_SpeedParams();
 8001bfc:	f001 fec8 	bl	8003990 <PB_SpeedParams>
 8001c00:	6178      	str	r0, [r7, #20]

	if((stove->bThermostatOn && stove->fBaffleTemp > sParams->sTemperature.fAbsMaxDiff) ||	//2023-08-11: if hot enough, go to comb states
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d00e      	beq.n	8001c2a <Algo_tempRise_action+0x3a>
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	69dc      	ldr	r4, [r3, #28]
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	689b      	ldr	r3, [r3, #8]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f7ff f8bb 	bl	8000d90 <__aeabi_i2f>
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4620      	mov	r0, r4
 8001c20:	f7ff fac6 	bl	80011b0 <__aeabi_fcmpgt>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d116      	bne.n	8001c58 <Algo_tempRise_action+0x68>
			(!stove->bThermostatOn && stove->fBaffleTemp > sParams->sTemperature.fTarget))
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c30:	f083 0301 	eor.w	r3, r3, #1
 8001c34:	b2db      	uxtb	r3, r3
	if((stove->bThermostatOn && stove->fBaffleTemp > sParams->sTemperature.fAbsMaxDiff) ||	//2023-08-11: if hot enough, go to comb states
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d019      	beq.n	8001c6e <Algo_tempRise_action+0x7e>
			(!stove->bThermostatOn && stove->fBaffleTemp > sParams->sTemperature.fTarget))
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	69dc      	ldr	r4, [r3, #28]
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f7ff f8a4 	bl	8000d90 <__aeabi_i2f>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	f7ff faaf 	bl	80011b0 <__aeabi_fcmpgt>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d00a      	beq.n	8001c6e <Algo_tempRise_action+0x7e>
	{
		nextState = stove->bThermostatOn ? COMBUSTION_HIGH : COMBUSTION_LOW;
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <Algo_tempRise_action+0x76>
 8001c62:	2204      	movs	r2, #4
 8001c64:	e000      	b.n	8001c68 <Algo_tempRise_action+0x78>
 8001c66:	2205      	movs	r2, #5
 8001c68:	4b83      	ldr	r3, [pc, #524]	; (8001e78 <Algo_tempRise_action+0x288>)
 8001c6a:	701a      	strb	r2, [r3, #0]
		return;
 8001c6c:	e100      	b.n	8001e70 <Algo_tempRise_action+0x280>
	}

	// Case(s) we want to wait
	if((u32TimeOfMajorCorr != 0 && (u32CurrentTime_ms - u32TimeOfMajorCorr < MINUTES(1))) || 	// We just made a correction
 8001c6e:	4b83      	ldr	r3, [pc, #524]	; (8001e7c <Algo_tempRise_action+0x28c>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d008      	beq.n	8001c88 <Algo_tempRise_action+0x98>
 8001c76:	4b81      	ldr	r3, [pc, #516]	; (8001e7c <Algo_tempRise_action+0x28c>)
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001c82:	4293      	cmp	r3, r2
 8001c84:	f240 80f3 	bls.w	8001e6e <Algo_tempRise_action+0x27e>
			(stove->fBaffleDeltaT < (P2F1DEC(sParams->sTempSlope.fTarget - sParams->sTempSlope.fTolerance)))) // Temperature rises abnormally slow
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	68db      	ldr	r3, [r3, #12]
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff f87d 	bl	8000d90 <__aeabi_i2f>
 8001c96:	4605      	mov	r5, r0
 8001c98:	68bb      	ldr	r3, [r7, #8]
 8001c9a:	691b      	ldr	r3, [r3, #16]
 8001c9c:	4a78      	ldr	r2, [pc, #480]	; (8001e80 <Algo_tempRise_action+0x290>)
 8001c9e:	fb82 1203 	smull	r1, r2, r2, r3
 8001ca2:	1092      	asrs	r2, r2, #2
 8001ca4:	17db      	asrs	r3, r3, #31
 8001ca6:	1ad3      	subs	r3, r2, r3
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff f871 	bl	8000d90 <__aeabi_i2f>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4619      	mov	r1, r3
 8001cb2:	4628      	mov	r0, r5
 8001cb4:	f7fe ffb6 	bl	8000c24 <__aeabi_fsub>
 8001cb8:	4603      	mov	r3, r0
	if((u32TimeOfMajorCorr != 0 && (u32CurrentTime_ms - u32TimeOfMajorCorr < MINUTES(1))) || 	// We just made a correction
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4620      	mov	r0, r4
 8001cbe:	f7ff fa59 	bl	8001174 <__aeabi_fcmplt>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	f040 80d2 	bne.w	8001e6e <Algo_tempRise_action+0x27e>
	{
		return;
	}

	if(stove->fBaffleTemp >P2F(sParams->i32FreeParam1)) // Here, i32FreeParam1 -> Temp to start regulating with particles
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	69dc      	ldr	r4, [r3, #28]
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff f85c 	bl	8000d90 <__aeabi_i2f>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	4619      	mov	r1, r3
 8001cdc:	4620      	mov	r0, r4
 8001cde:	f7ff fa67 	bl	80011b0 <__aeabi_fcmpgt>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d077      	beq.n	8001dd8 <Algo_tempRise_action+0x1e8>
	{
		if((stove->sParticles->fparticles) > (P2F(sParams->sParticles.fTarget + sParams->sParticles.fAbsMaxDiff)) &&
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	695c      	ldr	r4, [r3, #20]
 8001cee:	68bb      	ldr	r3, [r7, #8]
 8001cf0:	699b      	ldr	r3, [r3, #24]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7ff f84c 	bl	8000d90 <__aeabi_i2f>
 8001cf8:	4605      	mov	r5, r0
 8001cfa:	68bb      	ldr	r3, [r7, #8]
 8001cfc:	6a1b      	ldr	r3, [r3, #32]
 8001cfe:	4618      	mov	r0, r3
 8001d00:	f7ff f846 	bl	8000d90 <__aeabi_i2f>
 8001d04:	4603      	mov	r3, r0
 8001d06:	4619      	mov	r1, r3
 8001d08:	4628      	mov	r0, r5
 8001d0a:	f7fe ff8d 	bl	8000c28 <__addsf3>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	4619      	mov	r1, r3
 8001d12:	4620      	mov	r0, r4
 8001d14:	f7ff fa4c 	bl	80011b0 <__aeabi_fcmpgt>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d05c      	beq.n	8001dd8 <Algo_tempRise_action+0x1e8>
				(stove->fBaffleDeltaT > (P2F1DEC(sParams->sTempSlope.fTarget + sParams->sTempSlope.fTolerance))))
 8001d1e:	68fb      	ldr	r3, [r7, #12]
 8001d20:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001d22:	68bb      	ldr	r3, [r7, #8]
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff f832 	bl	8000d90 <__aeabi_i2f>
 8001d2c:	4605      	mov	r5, r0
 8001d2e:	68bb      	ldr	r3, [r7, #8]
 8001d30:	691b      	ldr	r3, [r3, #16]
 8001d32:	4a53      	ldr	r2, [pc, #332]	; (8001e80 <Algo_tempRise_action+0x290>)
 8001d34:	fb82 1203 	smull	r1, r2, r2, r3
 8001d38:	1092      	asrs	r2, r2, #2
 8001d3a:	17db      	asrs	r3, r3, #31
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff f826 	bl	8000d90 <__aeabi_i2f>
 8001d44:	4603      	mov	r3, r0
 8001d46:	4619      	mov	r1, r3
 8001d48:	4628      	mov	r0, r5
 8001d4a:	f7fe ff6d 	bl	8000c28 <__addsf3>
 8001d4e:	4603      	mov	r3, r0
		if((stove->sParticles->fparticles) > (P2F(sParams->sParticles.fTarget + sParams->sParticles.fAbsMaxDiff)) &&
 8001d50:	4619      	mov	r1, r3
 8001d52:	4620      	mov	r0, r4
 8001d54:	f7ff fa2c 	bl	80011b0 <__aeabi_fcmpgt>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d03c      	beq.n	8001dd8 <Algo_tempRise_action+0x1e8>
		{
			if(stove->sGrill.i8apertureCmdSteps > 15)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001d64:	2b0f      	cmp	r3, #15
 8001d66:	dd0d      	ble.n	8001d84 <Algo_tempRise_action+0x194>
			{
				stove->sGrill.i8apertureCmdSteps /= 2;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001d6e:	0fda      	lsrs	r2, r3, #31
 8001d70:	4413      	add	r3, r2
 8001d72:	105b      	asrs	r3, r3, #1
 8001d74:	b25a      	sxtb	r2, r3
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	721a      	strb	r2, [r3, #8]
				stove->sGrill.fSecPerStep = 0;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	f04f 0200 	mov.w	r2, #0
 8001d80:	60da      	str	r2, [r3, #12]
 8001d82:	e022      	b.n	8001dca <Algo_tempRise_action+0x1da>
			}
			else if(stove->sGrill.i8apertureCmdSteps > sParams->sGrill.i32Min)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001d8a:	461a      	mov	r2, r3
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d90:	429a      	cmp	r2, r3
 8001d92:	dd09      	ble.n	8001da8 <Algo_tempRise_action+0x1b8>
			{
				stove->sGrill.i8apertureCmdSteps = sParams->sGrill.i32Min;
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001d98:	b25a      	sxtb	r2, r3
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	721a      	strb	r2, [r3, #8]
				stove->sGrill.fSecPerStep = 0;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f04f 0200 	mov.w	r2, #0
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	e010      	b.n	8001dca <Algo_tempRise_action+0x1da>
			}
			else
			{
				stove->sPrimary.i8apertureCmdSteps = 75;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	224b      	movs	r2, #75	; 0x4b
 8001dac:	701a      	strb	r2, [r3, #0]
				stove->sPrimary.fSecPerStep = 0;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f04f 0200 	mov.w	r2, #0
 8001db4:	605a      	str	r2, [r3, #4]
				nextState = stove->bThermostatOn ? COMBUSTION_HIGH : COMBUSTION_LOW;
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d001      	beq.n	8001dc4 <Algo_tempRise_action+0x1d4>
 8001dc0:	2204      	movs	r2, #4
 8001dc2:	e000      	b.n	8001dc6 <Algo_tempRise_action+0x1d6>
 8001dc4:	2205      	movs	r2, #5
 8001dc6:	4b2c      	ldr	r3, [pc, #176]	; (8001e78 <Algo_tempRise_action+0x288>)
 8001dc8:	701a      	strb	r2, [r3, #0]
			}



			bStepperAdjustmentNeeded = true;
 8001dca:	4b2e      	ldr	r3, [pc, #184]	; (8001e84 <Algo_tempRise_action+0x294>)
 8001dcc:	2201      	movs	r2, #1
 8001dce:	701a      	strb	r2, [r3, #0]
			u32TimeOfMajorCorr = u32CurrentTime_ms;
 8001dd0:	4a2a      	ldr	r2, [pc, #168]	; (8001e7c <Algo_tempRise_action+0x28c>)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	6013      	str	r3, [r2, #0]
			return;
 8001dd6:	e04b      	b.n	8001e70 <Algo_tempRise_action+0x280>
		}
	}

	if(motors_ready_for_req)
 8001dd8:	4b2b      	ldr	r3, [pc, #172]	; (8001e88 <Algo_tempRise_action+0x298>)
 8001dda:	781b      	ldrb	r3, [r3, #0]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d047      	beq.n	8001e70 <Algo_tempRise_action+0x280>
	{
		if(stove->sGrill.i8apertureCmdSteps > sParams->sGrill.i32Min)
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001de6:	461a      	mov	r2, r3
 8001de8:	68bb      	ldr	r3, [r7, #8]
 8001dea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dec:	429a      	cmp	r2, r3
 8001dee:	dd17      	ble.n	8001e20 <Algo_tempRise_action+0x230>
		{
			stove->sGrill.i8apertureCmdSteps--;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	3b01      	subs	r3, #1
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	b25a      	sxtb	r2, r3
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	721a      	strb	r2, [r3, #8]
			stove->sGrill.fSecPerStep = P2F1DEC(sSpeedParams->fFast);
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe ffc2 	bl	8000d90 <__aeabi_i2f>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	491f      	ldr	r1, [pc, #124]	; (8001e8c <Algo_tempRise_action+0x29c>)
 8001e10:	4618      	mov	r0, r3
 8001e12:	f7ff f8c5 	bl	8000fa0 <__aeabi_fdiv>
 8001e16:	4603      	mov	r3, r0
 8001e18:	461a      	mov	r2, r3
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	60da      	str	r2, [r3, #12]
 8001e1e:	e022      	b.n	8001e66 <Algo_tempRise_action+0x276>
		}else
		{

			if(stove->sPrimary.i8apertureCmdSteps-- <= 75)
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	f993 3000 	ldrsb.w	r3, [r3]
 8001e26:	b2da      	uxtb	r2, r3
 8001e28:	3a01      	subs	r2, #1
 8001e2a:	b2d2      	uxtb	r2, r2
 8001e2c:	b251      	sxtb	r1, r2
 8001e2e:	68fa      	ldr	r2, [r7, #12]
 8001e30:	7011      	strb	r1, [r2, #0]
 8001e32:	2b4b      	cmp	r3, #75	; 0x4b
 8001e34:	dc09      	bgt.n	8001e4a <Algo_tempRise_action+0x25a>
			{
				nextState = stove->bThermostatOn ? COMBUSTION_HIGH : COMBUSTION_LOW;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <Algo_tempRise_action+0x254>
 8001e40:	2204      	movs	r2, #4
 8001e42:	e000      	b.n	8001e46 <Algo_tempRise_action+0x256>
 8001e44:	2205      	movs	r2, #5
 8001e46:	4b0c      	ldr	r3, [pc, #48]	; (8001e78 <Algo_tempRise_action+0x288>)
 8001e48:	701a      	strb	r2, [r3, #0]
			}
			stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fFast);
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	68db      	ldr	r3, [r3, #12]
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f7fe ff9e 	bl	8000d90 <__aeabi_i2f>
 8001e54:	4603      	mov	r3, r0
 8001e56:	490d      	ldr	r1, [pc, #52]	; (8001e8c <Algo_tempRise_action+0x29c>)
 8001e58:	4618      	mov	r0, r3
 8001e5a:	f7ff f8a1 	bl	8000fa0 <__aeabi_fdiv>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	461a      	mov	r2, r3
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	605a      	str	r2, [r3, #4]
		}

		bStepperAdjustmentNeeded = true;
 8001e66:	4b07      	ldr	r3, [pc, #28]	; (8001e84 <Algo_tempRise_action+0x294>)
 8001e68:	2201      	movs	r2, #1
 8001e6a:	701a      	strb	r2, [r3, #0]
 8001e6c:	e000      	b.n	8001e70 <Algo_tempRise_action+0x280>
		return;
 8001e6e:	bf00      	nop
	}


}
 8001e70:	3718      	adds	r7, #24
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bdb0      	pop	{r4, r5, r7, pc}
 8001e76:	bf00      	nop
 8001e78:	20000258 	.word	0x20000258
 8001e7c:	20000360 	.word	0x20000360
 8001e80:	66666667 	.word	0x66666667
 8001e84:	20000255 	.word	0x20000255
 8001e88:	20000254 	.word	0x20000254
 8001e8c:	41200000 	.word	0x41200000

08001e90 <Algo_combLow_entry>:
//** END: TEMPERATURE RISE **//


//** STATE: COMBUSTION LOW **//
static void Algo_combLow_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	6039      	str	r1, [r7, #0]
	stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Max;
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e9e:	b25a      	sxtb	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	701a      	strb	r2, [r3, #0]
	stove->sPrimary.fSecPerStep = 0; // force aperture
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f04f 0200 	mov.w	r2, #0
 8001eaa:	605a      	str	r2, [r3, #4]
	stove->sGrill.i8apertureCmdSteps = sParams->sGrill.i32Min;
 8001eac:	683b      	ldr	r3, [r7, #0]
 8001eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001eb0:	b25a      	sxtb	r2, r3
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	721a      	strb	r2, [r3, #8]
	stove->sGrill.fSecPerStep = 0; // force aperture
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	f04f 0200 	mov.w	r2, #0
 8001ebc:	60da      	str	r2, [r3, #12]
	stove->sSecondary.i8apertureCmdSteps = sParams->sSecondary.i32Max;
 8001ebe:	683b      	ldr	r3, [r7, #0]
 8001ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec2:	b25a      	sxtb	r2, r3
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	741a      	strb	r2, [r3, #16]
	stove->sSecondary.fSecPerStep = 0; // force aperture
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	f04f 0200 	mov.w	r2, #0
 8001ece:	615a      	str	r2, [r3, #20]
	bStepperAdjustmentNeeded = true;
 8001ed0:	4b03      	ldr	r3, [pc, #12]	; (8001ee0 <Algo_combLow_entry+0x50>)
 8001ed2:	2201      	movs	r2, #1
 8001ed4:	701a      	strb	r2, [r3, #0]
}
 8001ed6:	bf00      	nop
 8001ed8:	370c      	adds	r7, #12
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bc80      	pop	{r7}
 8001ede:	4770      	bx	lr
 8001ee0:	20000255 	.word	0x20000255

08001ee4 <Algo_combLow_action>:

static void Algo_combLow_action(Mobj* stove, const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8001ee4:	b5b0      	push	{r4, r5, r7, lr}
 8001ee6:	b086      	sub	sp, #24
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	60f8      	str	r0, [r7, #12]
 8001eec:	60b9      	str	r1, [r7, #8]
 8001eee:	607a      	str	r2, [r7, #4]
	static uint32_t u32MajorCorrectionTime_ms = 0;
	const PF_StepperStepsPerSec_t *sSpeedParams =  PB_SpeedParams();
 8001ef0:	f001 fd4e 	bl	8003990 <PB_SpeedParams>
 8001ef4:	6178      	str	r0, [r7, #20]

	if(stove->fBaffleTemp < P2F(sParams->sTemperature.fTarget - sParams->sTemperature.fTolerance))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	69dc      	ldr	r4, [r3, #28]
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	4618      	mov	r0, r3
 8001f00:	f7fe ff46 	bl	8000d90 <__aeabi_i2f>
 8001f04:	4605      	mov	r5, r0
 8001f06:	68bb      	ldr	r3, [r7, #8]
 8001f08:	685b      	ldr	r3, [r3, #4]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f7fe ff40 	bl	8000d90 <__aeabi_i2f>
 8001f10:	4603      	mov	r3, r0
 8001f12:	4619      	mov	r1, r3
 8001f14:	4628      	mov	r0, r5
 8001f16:	f7fe fe85 	bl	8000c24 <__aeabi_fsub>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4620      	mov	r0, r4
 8001f20:	f7ff f928 	bl	8001174 <__aeabi_fcmplt>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 80f8 	beq.w	800211c <Algo_combLow_action+0x238>
	{
		if((stove->fBaffleDeltaT < P2F1DEC(sParams->sTempSlope.fTarget - sParams->sTempSlope.fAbsMaxDiff)) ||
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	4618      	mov	r0, r3
 8001f36:	f7fe ff2b 	bl	8000d90 <__aeabi_i2f>
 8001f3a:	4605      	mov	r5, r0
 8001f3c:	68bb      	ldr	r3, [r7, #8]
 8001f3e:	695b      	ldr	r3, [r3, #20]
 8001f40:	4a71      	ldr	r2, [pc, #452]	; (8002108 <Algo_combLow_action+0x224>)
 8001f42:	fb82 1203 	smull	r1, r2, r2, r3
 8001f46:	1092      	asrs	r2, r2, #2
 8001f48:	17db      	asrs	r3, r3, #31
 8001f4a:	1ad3      	subs	r3, r2, r3
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe ff1f 	bl	8000d90 <__aeabi_i2f>
 8001f52:	4603      	mov	r3, r0
 8001f54:	4619      	mov	r1, r3
 8001f56:	4628      	mov	r0, r5
 8001f58:	f7fe fe64 	bl	8000c24 <__aeabi_fsub>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4620      	mov	r0, r4
 8001f62:	f7ff f907 	bl	8001174 <__aeabi_fcmplt>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d128      	bne.n	8001fbe <Algo_combLow_action+0xda>
				((stove->sParticles->u16stDev > sParams->sPartStdev.fAbsMaxDiff) && stove->sParticles->fparticles > P2F1DEC(sParams->sParticles.fTarget + sParams->sParticles.fTolerance)))
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	891b      	ldrh	r3, [r3, #8]
 8001f72:	461a      	mov	r2, r3
 8001f74:	68bb      	ldr	r3, [r7, #8]
 8001f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
		if((stove->fBaffleDeltaT < P2F1DEC(sParams->sTempSlope.fTarget - sParams->sTempSlope.fAbsMaxDiff)) ||
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	dd4f      	ble.n	800201c <Algo_combLow_action+0x138>
				((stove->sParticles->u16stDev > sParams->sPartStdev.fAbsMaxDiff) && stove->sParticles->fparticles > P2F1DEC(sParams->sParticles.fTarget + sParams->sParticles.fTolerance)))
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	699b      	ldr	r3, [r3, #24]
 8001f80:	695c      	ldr	r4, [r3, #20]
 8001f82:	68bb      	ldr	r3, [r7, #8]
 8001f84:	699b      	ldr	r3, [r3, #24]
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7fe ff02 	bl	8000d90 <__aeabi_i2f>
 8001f8c:	4605      	mov	r5, r0
 8001f8e:	68bb      	ldr	r3, [r7, #8]
 8001f90:	69db      	ldr	r3, [r3, #28]
 8001f92:	4a5d      	ldr	r2, [pc, #372]	; (8002108 <Algo_combLow_action+0x224>)
 8001f94:	fb82 1203 	smull	r1, r2, r2, r3
 8001f98:	1092      	asrs	r2, r2, #2
 8001f9a:	17db      	asrs	r3, r3, #31
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f7fe fef6 	bl	8000d90 <__aeabi_i2f>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4628      	mov	r0, r5
 8001faa:	f7fe fe3d 	bl	8000c28 <__addsf3>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4620      	mov	r0, r4
 8001fb4:	f7ff f8fc 	bl	80011b0 <__aeabi_fcmpgt>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d02e      	beq.n	800201c <Algo_combLow_action+0x138>
		{
			if(u32MajorCorrectionTime_ms - u32CurrentTime_ms > SECONDS(30))
 8001fbe:	4b53      	ldr	r3, [pc, #332]	; (800210c <Algo_combLow_action+0x228>)
 8001fc0:	681a      	ldr	r2, [r3, #0]
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	f247 5230 	movw	r2, #30000	; 0x7530
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d926      	bls.n	800201c <Algo_combLow_action+0x138>
			{
				if(stove->sPrimary.i8apertureCmdSteps *= 2 > sParams->sPrimary.i32Max)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	68ba      	ldr	r2, [r7, #8]
 8001fd8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001fda:	2a01      	cmp	r2, #1
 8001fdc:	bfd4      	ite	le
 8001fde:	2201      	movle	r2, #1
 8001fe0:	2200      	movgt	r2, #0
 8001fe2:	b2d2      	uxtb	r2, r2
 8001fe4:	b2d2      	uxtb	r2, r2
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	b2db      	uxtb	r3, r3
 8001fec:	b25a      	sxtb	r2, r3
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	701a      	strb	r2, [r3, #0]
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d004      	beq.n	8002006 <Algo_combLow_action+0x122>
				{
					stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Max;
 8001ffc:	68bb      	ldr	r3, [r7, #8]
 8001ffe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002000:	b25a      	sxtb	r2, r3
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	701a      	strb	r2, [r3, #0]
				}
				stove->sPrimary.fSecPerStep = 0; // force aperture
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	f04f 0200 	mov.w	r2, #0
 800200c:	605a      	str	r2, [r3, #4]
				bStepperAdjustmentNeeded = true;
 800200e:	4b40      	ldr	r3, [pc, #256]	; (8002110 <Algo_combLow_action+0x22c>)
 8002010:	2201      	movs	r2, #1
 8002012:	701a      	strb	r2, [r3, #0]

				u32MajorCorrectionTime_ms = u32CurrentTime_ms;
 8002014:	4a3d      	ldr	r2, [pc, #244]	; (800210c <Algo_combLow_action+0x228>)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6013      	str	r3, [r2, #0]
				return;
 800201a:	e27b      	b.n	8002514 <Algo_combLow_action+0x630>
			}
		}

		if(stove->fBaffleDeltaT < P2F1DEC(sParams->sTempSlope.fTarget - sParams->sTempSlope.fTolerance))
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	4618      	mov	r0, r3
 8002026:	f7fe feb3 	bl	8000d90 <__aeabi_i2f>
 800202a:	4605      	mov	r5, r0
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	691b      	ldr	r3, [r3, #16]
 8002030:	4a35      	ldr	r2, [pc, #212]	; (8002108 <Algo_combLow_action+0x224>)
 8002032:	fb82 1203 	smull	r1, r2, r2, r3
 8002036:	1092      	asrs	r2, r2, #2
 8002038:	17db      	asrs	r3, r3, #31
 800203a:	1ad3      	subs	r3, r2, r3
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fea7 	bl	8000d90 <__aeabi_i2f>
 8002042:	4603      	mov	r3, r0
 8002044:	4619      	mov	r1, r3
 8002046:	4628      	mov	r0, r5
 8002048:	f7fe fdec 	bl	8000c24 <__aeabi_fsub>
 800204c:	4603      	mov	r3, r0
 800204e:	4619      	mov	r1, r3
 8002050:	4620      	mov	r0, r4
 8002052:	f7ff f88f 	bl	8001174 <__aeabi_fcmplt>
 8002056:	4603      	mov	r3, r0
 8002058:	2b00      	cmp	r3, #0
 800205a:	f000 8208 	beq.w	800246e <Algo_combLow_action+0x58a>
		{
			if(motors_ready_for_req || stove->sPrimary.fSecPerStep == P2F1DEC(sSpeedParams->fVerySlow))
 800205e:	4b2d      	ldr	r3, [pc, #180]	; (8002114 <Algo_combLow_action+0x230>)
 8002060:	781b      	ldrb	r3, [r3, #0]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d114      	bne.n	8002090 <Algo_combLow_action+0x1ac>
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	685c      	ldr	r4, [r3, #4]
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4618      	mov	r0, r3
 8002070:	f7fe fe8e 	bl	8000d90 <__aeabi_i2f>
 8002074:	4603      	mov	r3, r0
 8002076:	4928      	ldr	r1, [pc, #160]	; (8002118 <Algo_combLow_action+0x234>)
 8002078:	4618      	mov	r0, r3
 800207a:	f7fe ff91 	bl	8000fa0 <__aeabi_fdiv>
 800207e:	4603      	mov	r3, r0
 8002080:	4619      	mov	r1, r3
 8002082:	4620      	mov	r0, r4
 8002084:	f7ff f86c 	bl	8001160 <__aeabi_fcmpeq>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	f000 81ef 	beq.w	800246e <Algo_combLow_action+0x58a>
			{
				if(stove->sPrimary.i8apertureCmdSteps++ > sParams->sPrimary.i32Max)//Open by one step
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	f993 2000 	ldrsb.w	r2, [r3]
 8002096:	b2d3      	uxtb	r3, r2
 8002098:	3301      	adds	r3, #1
 800209a:	b2db      	uxtb	r3, r3
 800209c:	b259      	sxtb	r1, r3
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	7019      	strb	r1, [r3, #0]
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a6:	429a      	cmp	r2, r3
 80020a8:	dd04      	ble.n	80020b4 <Algo_combLow_action+0x1d0>
				{
					stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Max;
 80020aa:	68bb      	ldr	r3, [r7, #8]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	b25a      	sxtb	r2, r3
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	701a      	strb	r2, [r3, #0]
				}

				if(stove->sParticles->u16stDev > sParams->sPartStdev.fTolerance)
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	699b      	ldr	r3, [r3, #24]
 80020b8:	891b      	ldrh	r3, [r3, #8]
 80020ba:	461a      	mov	r2, r3
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020c0:	429a      	cmp	r2, r3
 80020c2:	dd0e      	ble.n	80020e2 <Algo_combLow_action+0x1fe>
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fFast);
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	68db      	ldr	r3, [r3, #12]
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7fe fe61 	bl	8000d90 <__aeabi_i2f>
 80020ce:	4603      	mov	r3, r0
 80020d0:	4911      	ldr	r1, [pc, #68]	; (8002118 <Algo_combLow_action+0x234>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7fe ff64 	bl	8000fa0 <__aeabi_fdiv>
 80020d8:	4603      	mov	r3, r0
 80020da:	461a      	mov	r2, r3
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	605a      	str	r2, [r3, #4]
 80020e0:	e00d      	b.n	80020fe <Algo_combLow_action+0x21a>
				}else
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fNormal);
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	689b      	ldr	r3, [r3, #8]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7fe fe52 	bl	8000d90 <__aeabi_i2f>
 80020ec:	4603      	mov	r3, r0
 80020ee:	490a      	ldr	r1, [pc, #40]	; (8002118 <Algo_combLow_action+0x234>)
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7fe ff55 	bl	8000fa0 <__aeabi_fdiv>
 80020f6:	4603      	mov	r3, r0
 80020f8:	461a      	mov	r2, r3
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	605a      	str	r2, [r3, #4]
				}

				bStepperAdjustmentNeeded = true;
 80020fe:	4b04      	ldr	r3, [pc, #16]	; (8002110 <Algo_combLow_action+0x22c>)
 8002100:	2201      	movs	r2, #1
 8002102:	701a      	strb	r2, [r3, #0]
 8002104:	e1b3      	b.n	800246e <Algo_combLow_action+0x58a>
 8002106:	bf00      	nop
 8002108:	66666667 	.word	0x66666667
 800210c:	20000364 	.word	0x20000364
 8002110:	20000255 	.word	0x20000255
 8002114:	20000254 	.word	0x20000254
 8002118:	41200000 	.word	0x41200000
			}

		}
	}else if(stove->fBaffleTemp < P2F(sParams->sTemperature.fTarget + sParams->sTemperature.fAbsMaxDiff))
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	69dc      	ldr	r4, [r3, #28]
 8002120:	68bb      	ldr	r3, [r7, #8]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4618      	mov	r0, r3
 8002126:	f7fe fe33 	bl	8000d90 <__aeabi_i2f>
 800212a:	4605      	mov	r5, r0
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4618      	mov	r0, r3
 8002132:	f7fe fe2d 	bl	8000d90 <__aeabi_i2f>
 8002136:	4603      	mov	r3, r0
 8002138:	4619      	mov	r1, r3
 800213a:	4628      	mov	r0, r5
 800213c:	f7fe fd74 	bl	8000c28 <__addsf3>
 8002140:	4603      	mov	r3, r0
 8002142:	4619      	mov	r1, r3
 8002144:	4620      	mov	r0, r4
 8002146:	f7ff f815 	bl	8001174 <__aeabi_fcmplt>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	f000 808d 	beq.w	800226c <Algo_combLow_action+0x388>
	{
		if(fabs(stove->fBaffleDeltaT) < P2F1DEC(sParams->sTempSlope.fTarget + sParams->sTempSlope.fTolerance))
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002156:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	68db      	ldr	r3, [r3, #12]
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe fe16 	bl	8000d90 <__aeabi_i2f>
 8002164:	4605      	mov	r5, r0
 8002166:	68bb      	ldr	r3, [r7, #8]
 8002168:	691b      	ldr	r3, [r3, #16]
 800216a:	4a7b      	ldr	r2, [pc, #492]	; (8002358 <Algo_combLow_action+0x474>)
 800216c:	fb82 1203 	smull	r1, r2, r2, r3
 8002170:	1092      	asrs	r2, r2, #2
 8002172:	17db      	asrs	r3, r3, #31
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	4618      	mov	r0, r3
 8002178:	f7fe fe0a 	bl	8000d90 <__aeabi_i2f>
 800217c:	4603      	mov	r3, r0
 800217e:	4619      	mov	r1, r3
 8002180:	4628      	mov	r0, r5
 8002182:	f7fe fd51 	bl	8000c28 <__addsf3>
 8002186:	4603      	mov	r3, r0
 8002188:	4619      	mov	r1, r3
 800218a:	4620      	mov	r0, r4
 800218c:	f7fe fff2 	bl	8001174 <__aeabi_fcmplt>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 816b 	beq.w	800246e <Algo_combLow_action+0x58a>
		{
			if(motors_ready_for_req)
 8002198:	4b70      	ldr	r3, [pc, #448]	; (800235c <Algo_combLow_action+0x478>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	2b00      	cmp	r3, #0
 800219e:	f000 8166 	beq.w	800246e <Algo_combLow_action+0x58a>
			{
				if(stove->sPrimary.i8apertureCmdSteps-- < sParams->sPrimary.i32Min)//Close by one step
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f993 2000 	ldrsb.w	r2, [r3]
 80021a8:	b2d3      	uxtb	r3, r2
 80021aa:	3b01      	subs	r3, #1
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	b259      	sxtb	r1, r3
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	7019      	strb	r1, [r3, #0]
 80021b4:	68bb      	ldr	r3, [r7, #8]
 80021b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021b8:	429a      	cmp	r2, r3
 80021ba:	da04      	bge.n	80021c6 <Algo_combLow_action+0x2e2>
				{
					stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Min;
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80021c0:	b25a      	sxtb	r2, r3
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	701a      	strb	r2, [r3, #0]
				}

				if(stove->sParticles->u16stDev > sParams->sPartStdev.fTolerance)
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	699b      	ldr	r3, [r3, #24]
 80021ca:	891b      	ldrh	r3, [r3, #8]
 80021cc:	461a      	mov	r2, r3
 80021ce:	68bb      	ldr	r3, [r7, #8]
 80021d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021d2:	429a      	cmp	r2, r3
 80021d4:	dd0e      	ble.n	80021f4 <Algo_combLow_action+0x310>
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fNormal);
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	4618      	mov	r0, r3
 80021dc:	f7fe fdd8 	bl	8000d90 <__aeabi_i2f>
 80021e0:	4603      	mov	r3, r0
 80021e2:	495f      	ldr	r1, [pc, #380]	; (8002360 <Algo_combLow_action+0x47c>)
 80021e4:	4618      	mov	r0, r3
 80021e6:	f7fe fedb 	bl	8000fa0 <__aeabi_fdiv>
 80021ea:	4603      	mov	r3, r0
 80021ec:	461a      	mov	r2, r3
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	605a      	str	r2, [r3, #4]
 80021f2:	e037      	b.n	8002264 <Algo_combLow_action+0x380>
				}else if(stove->sParticles->fparticles > P2F(sParams->sParticles.fTarget + sParams->sParticles.fTolerance))
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	695c      	ldr	r4, [r3, #20]
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	4618      	mov	r0, r3
 8002200:	f7fe fdc6 	bl	8000d90 <__aeabi_i2f>
 8002204:	4605      	mov	r5, r0
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	69db      	ldr	r3, [r3, #28]
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe fdc0 	bl	8000d90 <__aeabi_i2f>
 8002210:	4603      	mov	r3, r0
 8002212:	4619      	mov	r1, r3
 8002214:	4628      	mov	r0, r5
 8002216:	f7fe fd07 	bl	8000c28 <__addsf3>
 800221a:	4603      	mov	r3, r0
 800221c:	4619      	mov	r1, r3
 800221e:	4620      	mov	r0, r4
 8002220:	f7fe ffc6 	bl	80011b0 <__aeabi_fcmpgt>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d00e      	beq.n	8002248 <Algo_combLow_action+0x364>
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fSlow);
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	4618      	mov	r0, r3
 8002230:	f7fe fdae 	bl	8000d90 <__aeabi_i2f>
 8002234:	4603      	mov	r3, r0
 8002236:	494a      	ldr	r1, [pc, #296]	; (8002360 <Algo_combLow_action+0x47c>)
 8002238:	4618      	mov	r0, r3
 800223a:	f7fe feb1 	bl	8000fa0 <__aeabi_fdiv>
 800223e:	4603      	mov	r3, r0
 8002240:	461a      	mov	r2, r3
 8002242:	68fb      	ldr	r3, [r7, #12]
 8002244:	605a      	str	r2, [r3, #4]
 8002246:	e00d      	b.n	8002264 <Algo_combLow_action+0x380>
				}else
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fVerySlow);
 8002248:	697b      	ldr	r3, [r7, #20]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	4618      	mov	r0, r3
 800224e:	f7fe fd9f 	bl	8000d90 <__aeabi_i2f>
 8002252:	4603      	mov	r3, r0
 8002254:	4942      	ldr	r1, [pc, #264]	; (8002360 <Algo_combLow_action+0x47c>)
 8002256:	4618      	mov	r0, r3
 8002258:	f7fe fea2 	bl	8000fa0 <__aeabi_fdiv>
 800225c:	4603      	mov	r3, r0
 800225e:	461a      	mov	r2, r3
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	605a      	str	r2, [r3, #4]
				}


				bStepperAdjustmentNeeded = true;
 8002264:	4b3f      	ldr	r3, [pc, #252]	; (8002364 <Algo_combLow_action+0x480>)
 8002266:	2201      	movs	r2, #1
 8002268:	701a      	strb	r2, [r3, #0]
 800226a:	e100      	b.n	800246e <Algo_combLow_action+0x58a>
			}

		}
	}else
	{
		if(stove->fBaffleDeltaT > P2F1DEC(sParams->sTempSlope.fTarget + sParams->sTempSlope.fAbsMaxDiff))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	4618      	mov	r0, r3
 8002276:	f7fe fd8b 	bl	8000d90 <__aeabi_i2f>
 800227a:	4605      	mov	r5, r0
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	695b      	ldr	r3, [r3, #20]
 8002280:	4a35      	ldr	r2, [pc, #212]	; (8002358 <Algo_combLow_action+0x474>)
 8002282:	fb82 1203 	smull	r1, r2, r2, r3
 8002286:	1092      	asrs	r2, r2, #2
 8002288:	17db      	asrs	r3, r3, #31
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	4618      	mov	r0, r3
 800228e:	f7fe fd7f 	bl	8000d90 <__aeabi_i2f>
 8002292:	4603      	mov	r3, r0
 8002294:	4619      	mov	r1, r3
 8002296:	4628      	mov	r0, r5
 8002298:	f7fe fcc6 	bl	8000c28 <__addsf3>
 800229c:	4603      	mov	r3, r0
 800229e:	4619      	mov	r1, r3
 80022a0:	4620      	mov	r0, r4
 80022a2:	f7fe ff85 	bl	80011b0 <__aeabi_fcmpgt>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d06e      	beq.n	800238a <Algo_combLow_action+0x4a6>
		{
			if(motors_ready_for_req || (stove->sPrimary.fSecPerStep == P2F1DEC(sSpeedParams->fSlow)) || (stove->sPrimary.fSecPerStep == P2F1DEC(sSpeedParams->fVerySlow)))
 80022ac:	4b2b      	ldr	r3, [pc, #172]	; (800235c <Algo_combLow_action+0x478>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d127      	bne.n	8002304 <Algo_combLow_action+0x420>
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	685c      	ldr	r4, [r3, #4]
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	685b      	ldr	r3, [r3, #4]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe fd67 	bl	8000d90 <__aeabi_i2f>
 80022c2:	4603      	mov	r3, r0
 80022c4:	4926      	ldr	r1, [pc, #152]	; (8002360 <Algo_combLow_action+0x47c>)
 80022c6:	4618      	mov	r0, r3
 80022c8:	f7fe fe6a 	bl	8000fa0 <__aeabi_fdiv>
 80022cc:	4603      	mov	r3, r0
 80022ce:	4619      	mov	r1, r3
 80022d0:	4620      	mov	r0, r4
 80022d2:	f7fe ff45 	bl	8001160 <__aeabi_fcmpeq>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d113      	bne.n	8002304 <Algo_combLow_action+0x420>
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	685c      	ldr	r4, [r3, #4]
 80022e0:	697b      	ldr	r3, [r7, #20]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	4618      	mov	r0, r3
 80022e6:	f7fe fd53 	bl	8000d90 <__aeabi_i2f>
 80022ea:	4603      	mov	r3, r0
 80022ec:	491c      	ldr	r1, [pc, #112]	; (8002360 <Algo_combLow_action+0x47c>)
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7fe fe56 	bl	8000fa0 <__aeabi_fdiv>
 80022f4:	4603      	mov	r3, r0
 80022f6:	4619      	mov	r1, r3
 80022f8:	4620      	mov	r0, r4
 80022fa:	f7fe ff31 	bl	8001160 <__aeabi_fcmpeq>
 80022fe:	4603      	mov	r3, r0
 8002300:	2b00      	cmp	r3, #0
 8002302:	d042      	beq.n	800238a <Algo_combLow_action+0x4a6>
			{
				if(stove->sPrimary.i8apertureCmdSteps-- < sParams->sPrimary.i32Min)
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	f993 2000 	ldrsb.w	r2, [r3]
 800230a:	b2d3      	uxtb	r3, r2
 800230c:	3b01      	subs	r3, #1
 800230e:	b2db      	uxtb	r3, r3
 8002310:	b259      	sxtb	r1, r3
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	7019      	strb	r1, [r3, #0]
 8002316:	68bb      	ldr	r3, [r7, #8]
 8002318:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800231a:	429a      	cmp	r2, r3
 800231c:	da04      	bge.n	8002328 <Algo_combLow_action+0x444>
				{
					stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Min;
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002322:	b25a      	sxtb	r2, r3
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	701a      	strb	r2, [r3, #0]
				}

				if(stove->sParticles->u16stDev > sParams->sPartStdev.fTolerance)
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	699b      	ldr	r3, [r3, #24]
 800232c:	891b      	ldrh	r3, [r3, #8]
 800232e:	461a      	mov	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002334:	429a      	cmp	r2, r3
 8002336:	dd17      	ble.n	8002368 <Algo_combLow_action+0x484>
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fFast);
 8002338:	697b      	ldr	r3, [r7, #20]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	4618      	mov	r0, r3
 800233e:	f7fe fd27 	bl	8000d90 <__aeabi_i2f>
 8002342:	4603      	mov	r3, r0
 8002344:	4906      	ldr	r1, [pc, #24]	; (8002360 <Algo_combLow_action+0x47c>)
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe fe2a 	bl	8000fa0 <__aeabi_fdiv>
 800234c:	4603      	mov	r3, r0
 800234e:	461a      	mov	r2, r3
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	605a      	str	r2, [r3, #4]
 8002354:	e016      	b.n	8002384 <Algo_combLow_action+0x4a0>
 8002356:	bf00      	nop
 8002358:	66666667 	.word	0x66666667
 800235c:	20000254 	.word	0x20000254
 8002360:	41200000 	.word	0x41200000
 8002364:	20000255 	.word	0x20000255
				}else
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fNormal);
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe fd0f 	bl	8000d90 <__aeabi_i2f>
 8002372:	4603      	mov	r3, r0
 8002374:	4969      	ldr	r1, [pc, #420]	; (800251c <Algo_combLow_action+0x638>)
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe fe12 	bl	8000fa0 <__aeabi_fdiv>
 800237c:	4603      	mov	r3, r0
 800237e:	461a      	mov	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	605a      	str	r2, [r3, #4]
				}

				bStepperAdjustmentNeeded = true;
 8002384:	4b66      	ldr	r3, [pc, #408]	; (8002520 <Algo_combLow_action+0x63c>)
 8002386:	2201      	movs	r2, #1
 8002388:	701a      	strb	r2, [r3, #0]
			}
		}

		if(stove->fBaffleDeltaT > P2F1DEC(sParams->sTempSlope.fTarget - sParams->sTempSlope.fTolerance))
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	6a9c      	ldr	r4, [r3, #40]	; 0x28
 800238e:	68bb      	ldr	r3, [r7, #8]
 8002390:	68db      	ldr	r3, [r3, #12]
 8002392:	4618      	mov	r0, r3
 8002394:	f7fe fcfc 	bl	8000d90 <__aeabi_i2f>
 8002398:	4605      	mov	r5, r0
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	691b      	ldr	r3, [r3, #16]
 800239e:	4a61      	ldr	r2, [pc, #388]	; (8002524 <Algo_combLow_action+0x640>)
 80023a0:	fb82 1203 	smull	r1, r2, r2, r3
 80023a4:	1092      	asrs	r2, r2, #2
 80023a6:	17db      	asrs	r3, r3, #31
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	4618      	mov	r0, r3
 80023ac:	f7fe fcf0 	bl	8000d90 <__aeabi_i2f>
 80023b0:	4603      	mov	r3, r0
 80023b2:	4619      	mov	r1, r3
 80023b4:	4628      	mov	r0, r5
 80023b6:	f7fe fc35 	bl	8000c24 <__aeabi_fsub>
 80023ba:	4603      	mov	r3, r0
 80023bc:	4619      	mov	r1, r3
 80023be:	4620      	mov	r0, r4
 80023c0:	f7fe fef6 	bl	80011b0 <__aeabi_fcmpgt>
 80023c4:	4603      	mov	r3, r0
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d051      	beq.n	800246e <Algo_combLow_action+0x58a>
		{
			if(motors_ready_for_req || stove->sPrimary.fSecPerStep == P2F1DEC(sSpeedParams->fVerySlow))
 80023ca:	4b57      	ldr	r3, [pc, #348]	; (8002528 <Algo_combLow_action+0x644>)
 80023cc:	781b      	ldrb	r3, [r3, #0]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d113      	bne.n	80023fa <Algo_combLow_action+0x516>
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	685c      	ldr	r4, [r3, #4]
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	4618      	mov	r0, r3
 80023dc:	f7fe fcd8 	bl	8000d90 <__aeabi_i2f>
 80023e0:	4603      	mov	r3, r0
 80023e2:	494e      	ldr	r1, [pc, #312]	; (800251c <Algo_combLow_action+0x638>)
 80023e4:	4618      	mov	r0, r3
 80023e6:	f7fe fddb 	bl	8000fa0 <__aeabi_fdiv>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4619      	mov	r1, r3
 80023ee:	4620      	mov	r0, r4
 80023f0:	f7fe feb6 	bl	8001160 <__aeabi_fcmpeq>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d039      	beq.n	800246e <Algo_combLow_action+0x58a>
			{
				if(stove->sPrimary.i8apertureCmdSteps-- < sParams->sPrimary.i32Min)
 80023fa:	68fb      	ldr	r3, [r7, #12]
 80023fc:	f993 2000 	ldrsb.w	r2, [r3]
 8002400:	b2d3      	uxtb	r3, r2
 8002402:	3b01      	subs	r3, #1
 8002404:	b2db      	uxtb	r3, r3
 8002406:	b259      	sxtb	r1, r3
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	7019      	strb	r1, [r3, #0]
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002410:	429a      	cmp	r2, r3
 8002412:	da04      	bge.n	800241e <Algo_combLow_action+0x53a>
				{
					stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Min;
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002418:	b25a      	sxtb	r2, r3
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	701a      	strb	r2, [r3, #0]
				}

				if(stove->sParticles->u16stDev > sParams->sPartStdev.fTolerance)
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	891b      	ldrh	r3, [r3, #8]
 8002424:	461a      	mov	r2, r3
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800242a:	429a      	cmp	r2, r3
 800242c:	dd0e      	ble.n	800244c <Algo_combLow_action+0x568>
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fFast);
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	4618      	mov	r0, r3
 8002434:	f7fe fcac 	bl	8000d90 <__aeabi_i2f>
 8002438:	4603      	mov	r3, r0
 800243a:	4938      	ldr	r1, [pc, #224]	; (800251c <Algo_combLow_action+0x638>)
 800243c:	4618      	mov	r0, r3
 800243e:	f7fe fdaf 	bl	8000fa0 <__aeabi_fdiv>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	605a      	str	r2, [r3, #4]
 800244a:	e00d      	b.n	8002468 <Algo_combLow_action+0x584>
				}else
				{
					stove->sPrimary.fSecPerStep = P2F1DEC(sSpeedParams->fNormal);
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	4618      	mov	r0, r3
 8002452:	f7fe fc9d 	bl	8000d90 <__aeabi_i2f>
 8002456:	4603      	mov	r3, r0
 8002458:	4930      	ldr	r1, [pc, #192]	; (800251c <Algo_combLow_action+0x638>)
 800245a:	4618      	mov	r0, r3
 800245c:	f7fe fda0 	bl	8000fa0 <__aeabi_fdiv>
 8002460:	4603      	mov	r3, r0
 8002462:	461a      	mov	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	605a      	str	r2, [r3, #4]
				}

				bStepperAdjustmentNeeded = true;
 8002468:	4b2d      	ldr	r3, [pc, #180]	; (8002520 <Algo_combLow_action+0x63c>)
 800246a:	2201      	movs	r2, #1
 800246c:	701a      	strb	r2, [r3, #0]
		}


	}

	if(u32CurrentTime_ms - stove->u32TimeSinceCombEntry_ms > MINUTES(sParams->i32MaximumTimeInStateMinutes) &&
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002472:	687a      	ldr	r2, [r7, #4]
 8002474:	1ad3      	subs	r3, r2, r3
 8002476:	68ba      	ldr	r2, [r7, #8]
 8002478:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800247a:	f64e 2160 	movw	r1, #60000	; 0xea60
 800247e:	fb01 f202 	mul.w	r2, r1, r2
 8002482:	4293      	cmp	r3, r2
 8002484:	d946      	bls.n	8002514 <Algo_combLow_action+0x630>
			stove->fBaffleTemp < P2F(sParams->sTemperature.fTarget - 2*sParams->sTemperature.fAbsMaxDiff) &&
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	69dc      	ldr	r4, [r3, #28]
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4618      	mov	r0, r3
 8002490:	f7fe fc7e 	bl	8000d90 <__aeabi_i2f>
 8002494:	4605      	mov	r5, r0
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	005b      	lsls	r3, r3, #1
 800249c:	4618      	mov	r0, r3
 800249e:	f7fe fc77 	bl	8000d90 <__aeabi_i2f>
 80024a2:	4603      	mov	r3, r0
 80024a4:	4619      	mov	r1, r3
 80024a6:	4628      	mov	r0, r5
 80024a8:	f7fe fbbc 	bl	8000c24 <__aeabi_fsub>
 80024ac:	4603      	mov	r3, r0
	if(u32CurrentTime_ms - stove->u32TimeSinceCombEntry_ms > MINUTES(sParams->i32MaximumTimeInStateMinutes) &&
 80024ae:	4619      	mov	r1, r3
 80024b0:	4620      	mov	r0, r4
 80024b2:	f7fe fe5f 	bl	8001174 <__aeabi_fcmplt>
 80024b6:	4603      	mov	r3, r0
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d02b      	beq.n	8002514 <Algo_combLow_action+0x630>
			stove->sParticles->fparticles < P2F1DEC(sParams->sParticles.fTarget + sParams->sParticles.fTolerance) &&
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	699b      	ldr	r3, [r3, #24]
 80024c0:	695c      	ldr	r4, [r3, #20]
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	699b      	ldr	r3, [r3, #24]
 80024c6:	4618      	mov	r0, r3
 80024c8:	f7fe fc62 	bl	8000d90 <__aeabi_i2f>
 80024cc:	4605      	mov	r5, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	69db      	ldr	r3, [r3, #28]
 80024d2:	4a14      	ldr	r2, [pc, #80]	; (8002524 <Algo_combLow_action+0x640>)
 80024d4:	fb82 1203 	smull	r1, r2, r2, r3
 80024d8:	1092      	asrs	r2, r2, #2
 80024da:	17db      	asrs	r3, r3, #31
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	4618      	mov	r0, r3
 80024e0:	f7fe fc56 	bl	8000d90 <__aeabi_i2f>
 80024e4:	4603      	mov	r3, r0
 80024e6:	4619      	mov	r1, r3
 80024e8:	4628      	mov	r0, r5
 80024ea:	f7fe fb9d 	bl	8000c28 <__addsf3>
 80024ee:	4603      	mov	r3, r0
			stove->fBaffleTemp < P2F(sParams->sTemperature.fTarget - 2*sParams->sTemperature.fAbsMaxDiff) &&
 80024f0:	4619      	mov	r1, r3
 80024f2:	4620      	mov	r0, r4
 80024f4:	f7fe fe3e 	bl	8001174 <__aeabi_fcmplt>
 80024f8:	4603      	mov	r3, r0
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d00a      	beq.n	8002514 <Algo_combLow_action+0x630>
			stove->sParticles->u16stDev < (uint32_t)sParams->sPartStdev.fTolerance)
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	699b      	ldr	r3, [r3, #24]
 8002502:	891b      	ldrh	r3, [r3, #8]
 8002504:	461a      	mov	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	6a9b      	ldr	r3, [r3, #40]	; 0x28
			stove->sParticles->fparticles < P2F1DEC(sParams->sParticles.fTarget + sParams->sParticles.fTolerance) &&
 800250a:	429a      	cmp	r2, r3
 800250c:	d202      	bcs.n	8002514 <Algo_combLow_action+0x630>
	{

		nextState = COAL_LOW;
 800250e:	4b07      	ldr	r3, [pc, #28]	; (800252c <Algo_combLow_action+0x648>)
 8002510:	2206      	movs	r2, #6
 8002512:	701a      	strb	r2, [r3, #0]
	}




}
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bdb0      	pop	{r4, r5, r7, pc}
 800251a:	bf00      	nop
 800251c:	41200000 	.word	0x41200000
 8002520:	20000255 	.word	0x20000255
 8002524:	66666667 	.word	0x66666667
 8002528:	20000254 	.word	0x20000254
 800252c:	20000258 	.word	0x20000258

08002530 <Algo_combHigh_entry>:
//** END: COMBUSTION LOW **//

//** STATE: COMBUSTION HIGH **//
static void Algo_combHigh_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
 8002538:	6039      	str	r1, [r7, #0]

}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	bc80      	pop	{r7}
 8002542:	4770      	bx	lr

08002544 <Algo_combHigh_action>:


static void Algo_combHigh_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8002544:	b480      	push	{r7}
 8002546:	b085      	sub	sp, #20
 8002548:	af00      	add	r7, sp, #0
 800254a:	60f8      	str	r0, [r7, #12]
 800254c:	60b9      	str	r1, [r7, #8]
 800254e:	607a      	str	r2, [r7, #4]

}
 8002550:	bf00      	nop
 8002552:	3714      	adds	r7, #20
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <Algo_coalLow_entry>:
//** END: COMBUSTION HIGH **//

//** STATE: COAL LOW **//
static void Algo_coalLow_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
 8002562:	6039      	str	r1, [r7, #0]

}
 8002564:	bf00      	nop
 8002566:	370c      	adds	r7, #12
 8002568:	46bd      	mov	sp, r7
 800256a:	bc80      	pop	{r7}
 800256c:	4770      	bx	lr
	...

08002570 <Algo_coalLow_action>:

static void Algo_coalLow_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8002570:	b590      	push	{r4, r7, lr}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
	if(stove->sParticles->u16stDev > sParams->sPartStdev.fTolerance)
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	699b      	ldr	r3, [r3, #24]
 8002580:	891b      	ldrh	r3, [r3, #8]
 8002582:	461a      	mov	r2, r3
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002588:	429a      	cmp	r2, r3
 800258a:	dd03      	ble.n	8002594 <Algo_coalLow_action+0x24>
	{
		nextState = COMBUSTION_LOW;
 800258c:	4b34      	ldr	r3, [pc, #208]	; (8002660 <Algo_coalLow_action+0xf0>)
 800258e:	2205      	movs	r2, #5
 8002590:	701a      	strb	r2, [r3, #0]
		return;
 8002592:	e062      	b.n	800265a <Algo_coalLow_action+0xea>
	}


	if((stove->fBaffleTemp < P2F( sParams->sTemperature.fTarget)) && stove->sGrill.i8apertureCmdSteps != sParams->sGrill.i32Max)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	69dc      	ldr	r4, [r3, #28]
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f7fe fbf7 	bl	8000d90 <__aeabi_i2f>
 80025a2:	4603      	mov	r3, r0
 80025a4:	4619      	mov	r1, r3
 80025a6:	4620      	mov	r0, r4
 80025a8:	f7fe fde4 	bl	8001174 <__aeabi_fcmplt>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d013      	beq.n	80025da <Algo_coalLow_action+0x6a>
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80025b8:	461a      	mov	r2, r3
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025be:	429a      	cmp	r2, r3
 80025c0:	d00b      	beq.n	80025da <Algo_coalLow_action+0x6a>
	{
		stove->sGrill.i8apertureCmdSteps = sParams->sGrill.i32Max;
 80025c2:	68bb      	ldr	r3, [r7, #8]
 80025c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c6:	b25a      	sxtb	r2, r3
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	721a      	strb	r2, [r3, #8]
		stove->sGrill.fSecPerStep = 0; // force aperture
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	60da      	str	r2, [r3, #12]
		bStepperAdjustmentNeeded = true;
 80025d4:	4b23      	ldr	r3, [pc, #140]	; (8002664 <Algo_coalLow_action+0xf4>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	701a      	strb	r2, [r3, #0]
		//Ne pas tre en coal s'il y a de la fume (MUST NOT)
	// Timer de combustion (low et high)
		//TODO: Regarder aprs avoir ouvert la grille, temp et particules++ --> ****(en tout temps pour fume)si remonte, on retourne en comb
	//a pourrait tre le entry action, mettre des thresholds temp, parts
													// FreeParam1 used as container (see ParamFile.c)
	if(u32CurrentTime_ms - stove->u32TimeOfAdjustment_ms > MINUTES(sParams->i32FreeParam1) && (stove->sPrimary.i8apertureCmdSteps != sParams->sPrimary.i32Min))
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	687a      	ldr	r2, [r7, #4]
 80025e0:	1ad3      	subs	r3, r2, r3
 80025e2:	68ba      	ldr	r2, [r7, #8]
 80025e4:	6d52      	ldr	r2, [r2, #84]	; 0x54
 80025e6:	f64e 2160 	movw	r1, #60000	; 0xea60
 80025ea:	fb01 f202 	mul.w	r2, r1, r2
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d913      	bls.n	800261a <Algo_coalLow_action+0xaa>
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f993 3000 	ldrsb.w	r3, [r3]
 80025f8:	461a      	mov	r2, r3
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025fe:	429a      	cmp	r2, r3
 8002600:	d00b      	beq.n	800261a <Algo_coalLow_action+0xaa>
	{
		stove->sPrimary.i8apertureCmdSteps = sParams->sPrimary.i32Min;
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002606:	b25a      	sxtb	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	701a      	strb	r2, [r3, #0]
		stove->sPrimary.fSecPerStep = 0; // force aperture
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	f04f 0200 	mov.w	r2, #0
 8002612:	605a      	str	r2, [r3, #4]
		bStepperAdjustmentNeeded = true;
 8002614:	4b13      	ldr	r3, [pc, #76]	; (8002664 <Algo_coalLow_action+0xf4>)
 8002616:	2201      	movs	r2, #1
 8002618:	701a      	strb	r2, [r3, #0]

	}
													// FreeParam2 used as container (see ParamFile.c)
	if(u32CurrentTime_ms - stove->u32TimeOfAdjustment_ms > MINUTES(sParams->i32FreeParam2) && (stove->sSecondary.i8apertureCmdSteps != sParams->sSecondary.i32Min))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261e:	687a      	ldr	r2, [r7, #4]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	68ba      	ldr	r2, [r7, #8]
 8002624:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8002626:	f64e 2160 	movw	r1, #60000	; 0xea60
 800262a:	fb01 f202 	mul.w	r2, r1, r2
 800262e:	4293      	cmp	r3, r2
 8002630:	d913      	bls.n	800265a <Algo_coalLow_action+0xea>
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002638:	461a      	mov	r2, r3
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800263e:	429a      	cmp	r2, r3
 8002640:	d00b      	beq.n	800265a <Algo_coalLow_action+0xea>
	{
		stove->sSecondary.i8apertureCmdSteps = sParams->sSecondary.i32Min;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002646:	b25a      	sxtb	r2, r3
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	741a      	strb	r2, [r3, #16]
		stove->sSecondary.fSecPerStep = 0; // force aperture
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	f04f 0200 	mov.w	r2, #0
 8002652:	615a      	str	r2, [r3, #20]
		bStepperAdjustmentNeeded = true;
 8002654:	4b03      	ldr	r3, [pc, #12]	; (8002664 <Algo_coalLow_action+0xf4>)
 8002656:	2201      	movs	r2, #1
 8002658:	701a      	strb	r2, [r3, #0]

	}


}
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	bd90      	pop	{r4, r7, pc}
 8002660:	20000258 	.word	0x20000258
 8002664:	20000255 	.word	0x20000255

08002668 <Algo_coalHigh_entry>:
//** END: COAL LOW **//

//** STATE: COAL HIGH **//
static void Algo_coalHigh_entry(Mobj *stove,const  PF_StateParam_t* sParams)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]

}
 8002672:	bf00      	nop
 8002674:	370c      	adds	r7, #12
 8002676:	46bd      	mov	sp, r7
 8002678:	bc80      	pop	{r7}
 800267a:	4770      	bx	lr

0800267c <Algo_coalHigh_action>:

static void Algo_coalHigh_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 800267c:	b480      	push	{r7}
 800267e:	b085      	sub	sp, #20
 8002680:	af00      	add	r7, sp, #0
 8002682:	60f8      	str	r0, [r7, #12]
 8002684:	60b9      	str	r1, [r7, #8]
 8002686:	607a      	str	r2, [r7, #4]

}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	bc80      	pop	{r7}
 8002690:	4770      	bx	lr
	...

08002694 <Algo_manual_action>:
//** END: COAL HIGH **//

static void Algo_manual_action(Mobj* stove,const  PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b086      	sub	sp, #24
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
	const PF_UsrParam* sManParam = PB_GetUserParam();
 80026a0:	f001 f91c 	bl	80038dc <PB_GetUserParam>
 80026a4:	6178      	str	r0, [r7, #20]

	if(!sManParam->s32ManualOverride) // TODO: Put this in task function
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d104      	bne.n	80026b8 <Algo_manual_action+0x24>
	{
		nextState = lastState;
 80026ae:	4b1f      	ldr	r3, [pc, #124]	; (800272c <Algo_manual_action+0x98>)
 80026b0:	781a      	ldrb	r2, [r3, #0]
 80026b2:	4b1f      	ldr	r3, [pc, #124]	; (8002730 <Algo_manual_action+0x9c>)
 80026b4:	701a      	strb	r2, [r3, #0]
		return;
 80026b6:	e035      	b.n	8002724 <Algo_manual_action+0x90>
	}

	if(stove->sPrimary.i8apertureCmdSteps != sManParam->s32ManualPrimary ||
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	f993 3000 	ldrsb.w	r3, [r3]
 80026be:	461a      	mov	r2, r3
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d10f      	bne.n	80026e8 <Algo_manual_action+0x54>
			stove->sGrill.i8apertureCmdSteps != sManParam->s32ManualGrill ||
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80026ce:	461a      	mov	r2, r3
 80026d0:	697b      	ldr	r3, [r7, #20]
 80026d2:	695b      	ldr	r3, [r3, #20]
	if(stove->sPrimary.i8apertureCmdSteps != sManParam->s32ManualPrimary ||
 80026d4:	429a      	cmp	r2, r3
 80026d6:	d107      	bne.n	80026e8 <Algo_manual_action+0x54>
			stove->sSecondary.i8apertureCmdSteps != sManParam->s32ManualSecondary)
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f993 3010 	ldrsb.w	r3, [r3, #16]
 80026de:	461a      	mov	r2, r3
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	691b      	ldr	r3, [r3, #16]
			stove->sGrill.i8apertureCmdSteps != sManParam->s32ManualGrill ||
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d01d      	beq.n	8002724 <Algo_manual_action+0x90>
	{
		stove->sPrimary.i8apertureCmdSteps = sManParam->s32ManualPrimary;
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	b25a      	sxtb	r2, r3
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	701a      	strb	r2, [r3, #0]
		stove->sPrimary.fSecPerStep = 0; // force aperture
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f04f 0200 	mov.w	r2, #0
 80026f8:	605a      	str	r2, [r3, #4]
		stove->sGrill.i8apertureCmdSteps = sManParam->s32ManualGrill;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	695b      	ldr	r3, [r3, #20]
 80026fe:	b25a      	sxtb	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	721a      	strb	r2, [r3, #8]
		stove->sGrill.fSecPerStep = 0; // force aperture
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f04f 0200 	mov.w	r2, #0
 800270a:	60da      	str	r2, [r3, #12]
		stove->sSecondary.i8apertureCmdSteps = sManParam->s32ManualSecondary;
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	691b      	ldr	r3, [r3, #16]
 8002710:	b25a      	sxtb	r2, r3
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	741a      	strb	r2, [r3, #16]
		stove->sSecondary.fSecPerStep = 0; // force aperture
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	f04f 0200 	mov.w	r2, #0
 800271c:	615a      	str	r2, [r3, #20]
		bStepperAdjustmentNeeded = true;
 800271e:	4b05      	ldr	r3, [pc, #20]	; (8002734 <Algo_manual_action+0xa0>)
 8002720:	2201      	movs	r2, #1
 8002722:	701a      	strb	r2, [r3, #0]
	}


}
 8002724:	3718      	adds	r7, #24
 8002726:	46bd      	mov	sp, r7
 8002728:	bd80      	pop	{r7, pc}
 800272a:	bf00      	nop
 800272c:	20000257 	.word	0x20000257
 8002730:	20000258 	.word	0x20000258
 8002734:	20000255 	.word	0x20000255

08002738 <Algo_safety_action>:

static void Algo_safety_action(Mobj* stove, const PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	607a      	str	r2, [r7, #4]
	if(!stove->bSafetyOn)
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 800274a:	f083 0301 	eor.w	r3, r3, #1
 800274e:	b2db      	uxtb	r3, r3
 8002750:	2b00      	cmp	r3, #0
 8002752:	d003      	beq.n	800275c <Algo_safety_action+0x24>
	{
		nextState = lastState;
 8002754:	4b04      	ldr	r3, [pc, #16]	; (8002768 <Algo_safety_action+0x30>)
 8002756:	781a      	ldrb	r2, [r3, #0]
 8002758:	4b04      	ldr	r3, [pc, #16]	; (800276c <Algo_safety_action+0x34>)
 800275a:	701a      	strb	r2, [r3, #0]
	}
}
 800275c:	bf00      	nop
 800275e:	3714      	adds	r7, #20
 8002760:	46bd      	mov	sp, r7
 8002762:	bc80      	pop	{r7}
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	20000257 	.word	0x20000257
 800276c:	20000258 	.word	0x20000258

08002770 <Algo_overtemp_action>:

static void Algo_overtemp_action(Mobj* stove, const PF_StateParam_t* sParams, uint32_t u32CurrentTime_ms)
{
 8002770:	b590      	push	{r4, r7, lr}
 8002772:	b087      	sub	sp, #28
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	60b9      	str	r1, [r7, #8]
 800277a:	607a      	str	r2, [r7, #4]
	const PF_OverHeat_Thresholds_t* OvrhtParams = PB_GetOverheatParams();
 800277c:	f001 f8b8 	bl	80038f0 <PB_GetOverheatParams>
 8002780:	6178      	str	r0, [r7, #20]

	if((stove->fBaffleTemp < P2F(OvrhtParams->OverheatBaffle))  &&
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	69dc      	ldr	r4, [r3, #28]
 8002786:	697b      	ldr	r3, [r7, #20]
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	4618      	mov	r0, r3
 800278c:	f7fe fb00 	bl	8000d90 <__aeabi_i2f>
 8002790:	4603      	mov	r3, r0
 8002792:	4619      	mov	r1, r3
 8002794:	4620      	mov	r0, r4
 8002796:	f7fe fced 	bl	8001174 <__aeabi_fcmplt>
 800279a:	4603      	mov	r3, r0
 800279c:	2b00      	cmp	r3, #0
 800279e:	d100      	bne.n	80027a2 <Algo_overtemp_action+0x32>
				(stove->fChamberTemp < P2F(OvrhtParams->OverheatChamber)) &&
				(stove->fPlenumTemp < P2F(OvrhtParams->OverheatPlenumExit)) )
		{
			nextState = lastState;
		}
}
 80027a0:	e023      	b.n	80027ea <Algo_overtemp_action+0x7a>
				(stove->fChamberTemp < P2F(OvrhtParams->OverheatChamber)) &&
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6a1c      	ldr	r4, [r3, #32]
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	68db      	ldr	r3, [r3, #12]
 80027aa:	4618      	mov	r0, r3
 80027ac:	f7fe faf0 	bl	8000d90 <__aeabi_i2f>
 80027b0:	4603      	mov	r3, r0
	if((stove->fBaffleTemp < P2F(OvrhtParams->OverheatBaffle))  &&
 80027b2:	4619      	mov	r1, r3
 80027b4:	4620      	mov	r0, r4
 80027b6:	f7fe fcdd 	bl	8001174 <__aeabi_fcmplt>
 80027ba:	4603      	mov	r3, r0
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d100      	bne.n	80027c2 <Algo_overtemp_action+0x52>
}
 80027c0:	e013      	b.n	80027ea <Algo_overtemp_action+0x7a>
				(stove->fPlenumTemp < P2F(OvrhtParams->OverheatPlenumExit)) )
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	4618      	mov	r0, r3
 80027cc:	f7fe fae0 	bl	8000d90 <__aeabi_i2f>
 80027d0:	4603      	mov	r3, r0
				(stove->fChamberTemp < P2F(OvrhtParams->OverheatChamber)) &&
 80027d2:	4619      	mov	r1, r3
 80027d4:	4620      	mov	r0, r4
 80027d6:	f7fe fccd 	bl	8001174 <__aeabi_fcmplt>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d100      	bne.n	80027e2 <Algo_overtemp_action+0x72>
}
 80027e0:	e003      	b.n	80027ea <Algo_overtemp_action+0x7a>
			nextState = lastState;
 80027e2:	4b04      	ldr	r3, [pc, #16]	; (80027f4 <Algo_overtemp_action+0x84>)
 80027e4:	781a      	ldrb	r2, [r3, #0]
 80027e6:	4b04      	ldr	r3, [pc, #16]	; (80027f8 <Algo_overtemp_action+0x88>)
 80027e8:	701a      	strb	r2, [r3, #0]
}
 80027ea:	bf00      	nop
 80027ec:	371c      	adds	r7, #28
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd90      	pop	{r4, r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000257 	.word	0x20000257
 80027f8:	20000258 	.word	0x20000258

080027fc <Algo_fill_state_functions>:

///////////////// Handle and low level functions /////////////////////////////////////////

void Algo_fill_state_functions(void)
{
 80027fc:	b480      	push	{r7}
 80027fe:	af00      	add	r7, sp, #0
	AlgoComputeAdjustment[ZEROING_STEPPER] = Algo_zeroing_action;
 8002800:	4b22      	ldr	r3, [pc, #136]	; (800288c <Algo_fill_state_functions+0x90>)
 8002802:	4a23      	ldr	r2, [pc, #140]	; (8002890 <Algo_fill_state_functions+0x94>)
 8002804:	601a      	str	r2, [r3, #0]
	AlgoComputeAdjustment[WAITING] = Algo_Waiting_action;
 8002806:	4b21      	ldr	r3, [pc, #132]	; (800288c <Algo_fill_state_functions+0x90>)
 8002808:	4a22      	ldr	r2, [pc, #136]	; (8002894 <Algo_fill_state_functions+0x98>)
 800280a:	605a      	str	r2, [r3, #4]
	AlgoComputeAdjustment[RELOAD_IGNITION] = Algo_reload_action;
 800280c:	4b1f      	ldr	r3, [pc, #124]	; (800288c <Algo_fill_state_functions+0x90>)
 800280e:	4a22      	ldr	r2, [pc, #136]	; (8002898 <Algo_fill_state_functions+0x9c>)
 8002810:	609a      	str	r2, [r3, #8]
	AlgoComputeAdjustment[TEMPERATURE_RISE] = Algo_tempRise_action;
 8002812:	4b1e      	ldr	r3, [pc, #120]	; (800288c <Algo_fill_state_functions+0x90>)
 8002814:	4a21      	ldr	r2, [pc, #132]	; (800289c <Algo_fill_state_functions+0xa0>)
 8002816:	60da      	str	r2, [r3, #12]
	AlgoComputeAdjustment[COMBUSTION_HIGH] = Algo_combHigh_action;
 8002818:	4b1c      	ldr	r3, [pc, #112]	; (800288c <Algo_fill_state_functions+0x90>)
 800281a:	4a21      	ldr	r2, [pc, #132]	; (80028a0 <Algo_fill_state_functions+0xa4>)
 800281c:	611a      	str	r2, [r3, #16]
	AlgoComputeAdjustment[COMBUSTION_LOW] = Algo_combLow_action;
 800281e:	4b1b      	ldr	r3, [pc, #108]	; (800288c <Algo_fill_state_functions+0x90>)
 8002820:	4a20      	ldr	r2, [pc, #128]	; (80028a4 <Algo_fill_state_functions+0xa8>)
 8002822:	615a      	str	r2, [r3, #20]
	AlgoComputeAdjustment[COAL_LOW] = Algo_coalLow_action;
 8002824:	4b19      	ldr	r3, [pc, #100]	; (800288c <Algo_fill_state_functions+0x90>)
 8002826:	4a20      	ldr	r2, [pc, #128]	; (80028a8 <Algo_fill_state_functions+0xac>)
 8002828:	619a      	str	r2, [r3, #24]
	AlgoComputeAdjustment[COAL_HIGH] = Algo_coalHigh_action;
 800282a:	4b18      	ldr	r3, [pc, #96]	; (800288c <Algo_fill_state_functions+0x90>)
 800282c:	4a1f      	ldr	r2, [pc, #124]	; (80028ac <Algo_fill_state_functions+0xb0>)
 800282e:	61da      	str	r2, [r3, #28]
	AlgoComputeAdjustment[OVERTEMP] = Algo_overtemp_action;
 8002830:	4b16      	ldr	r3, [pc, #88]	; (800288c <Algo_fill_state_functions+0x90>)
 8002832:	4a1f      	ldr	r2, [pc, #124]	; (80028b0 <Algo_fill_state_functions+0xb4>)
 8002834:	621a      	str	r2, [r3, #32]
	AlgoComputeAdjustment[SAFETY] = Algo_safety_action;
 8002836:	4b15      	ldr	r3, [pc, #84]	; (800288c <Algo_fill_state_functions+0x90>)
 8002838:	4a1e      	ldr	r2, [pc, #120]	; (80028b4 <Algo_fill_state_functions+0xb8>)
 800283a:	625a      	str	r2, [r3, #36]	; 0x24
	AlgoComputeAdjustment[MANUAL_CONTROL] = Algo_manual_action;
 800283c:	4b13      	ldr	r3, [pc, #76]	; (800288c <Algo_fill_state_functions+0x90>)
 800283e:	4a1e      	ldr	r2, [pc, #120]	; (80028b8 <Algo_fill_state_functions+0xbc>)
 8002840:	629a      	str	r2, [r3, #40]	; 0x28

	AlgoStateEntryAction[ZEROING_STEPPER] = Algo_zeroing_entry;
 8002842:	4b1e      	ldr	r3, [pc, #120]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002844:	4a1e      	ldr	r2, [pc, #120]	; (80028c0 <Algo_fill_state_functions+0xc4>)
 8002846:	601a      	str	r2, [r3, #0]
	AlgoStateEntryAction[WAITING] = Algo_waiting_entry;
 8002848:	4b1c      	ldr	r3, [pc, #112]	; (80028bc <Algo_fill_state_functions+0xc0>)
 800284a:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <Algo_fill_state_functions+0xc8>)
 800284c:	605a      	str	r2, [r3, #4]
	AlgoStateEntryAction[RELOAD_IGNITION] = Algo_reload_entry;
 800284e:	4b1b      	ldr	r3, [pc, #108]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002850:	4a1d      	ldr	r2, [pc, #116]	; (80028c8 <Algo_fill_state_functions+0xcc>)
 8002852:	609a      	str	r2, [r3, #8]
	AlgoStateEntryAction[TEMPERATURE_RISE] = Algo_tempRise_entry;
 8002854:	4b19      	ldr	r3, [pc, #100]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002856:	4a1d      	ldr	r2, [pc, #116]	; (80028cc <Algo_fill_state_functions+0xd0>)
 8002858:	60da      	str	r2, [r3, #12]
	AlgoStateEntryAction[COMBUSTION_HIGH] = Algo_combHigh_entry;
 800285a:	4b18      	ldr	r3, [pc, #96]	; (80028bc <Algo_fill_state_functions+0xc0>)
 800285c:	4a1c      	ldr	r2, [pc, #112]	; (80028d0 <Algo_fill_state_functions+0xd4>)
 800285e:	611a      	str	r2, [r3, #16]
	AlgoStateEntryAction[COMBUSTION_LOW] = Algo_combLow_entry;
 8002860:	4b16      	ldr	r3, [pc, #88]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002862:	4a1c      	ldr	r2, [pc, #112]	; (80028d4 <Algo_fill_state_functions+0xd8>)
 8002864:	615a      	str	r2, [r3, #20]
	AlgoStateEntryAction[COAL_LOW] = Algo_coalLow_entry;
 8002866:	4b15      	ldr	r3, [pc, #84]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002868:	4a1b      	ldr	r2, [pc, #108]	; (80028d8 <Algo_fill_state_functions+0xdc>)
 800286a:	619a      	str	r2, [r3, #24]
	AlgoStateEntryAction[COAL_HIGH] = Algo_coalHigh_entry;
 800286c:	4b13      	ldr	r3, [pc, #76]	; (80028bc <Algo_fill_state_functions+0xc0>)
 800286e:	4a1b      	ldr	r2, [pc, #108]	; (80028dc <Algo_fill_state_functions+0xe0>)
 8002870:	61da      	str	r2, [r3, #28]
	AlgoStateEntryAction[OVERTEMP] = Algo_zeroing_entry;
 8002872:	4b12      	ldr	r3, [pc, #72]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002874:	4a12      	ldr	r2, [pc, #72]	; (80028c0 <Algo_fill_state_functions+0xc4>)
 8002876:	621a      	str	r2, [r3, #32]
	AlgoStateEntryAction[SAFETY] = Algo_zeroing_entry;
 8002878:	4b10      	ldr	r3, [pc, #64]	; (80028bc <Algo_fill_state_functions+0xc0>)
 800287a:	4a11      	ldr	r2, [pc, #68]	; (80028c0 <Algo_fill_state_functions+0xc4>)
 800287c:	625a      	str	r2, [r3, #36]	; 0x24
	AlgoStateEntryAction[MANUAL_CONTROL] = NULL;
 800287e:	4b0f      	ldr	r3, [pc, #60]	; (80028bc <Algo_fill_state_functions+0xc0>)
 8002880:	2200      	movs	r2, #0
 8002882:	629a      	str	r2, [r3, #40]	; 0x28

}
 8002884:	bf00      	nop
 8002886:	46bd      	mov	sp, r7
 8002888:	bc80      	pop	{r7}
 800288a:	4770      	bx	lr
 800288c:	2000025c 	.word	0x2000025c
 8002890:	08001a0d 	.word	0x08001a0d
 8002894:	08001a75 	.word	0x08001a75
 8002898:	08001b55 	.word	0x08001b55
 800289c:	08001bf1 	.word	0x08001bf1
 80028a0:	08002545 	.word	0x08002545
 80028a4:	08001ee5 	.word	0x08001ee5
 80028a8:	08002571 	.word	0x08002571
 80028ac:	0800267d 	.word	0x0800267d
 80028b0:	08002771 	.word	0x08002771
 80028b4:	08002739 	.word	0x08002739
 80028b8:	08002695 	.word	0x08002695
 80028bc:	20000288 	.word	0x20000288
 80028c0:	080019c5 	.word	0x080019c5
 80028c4:	08001a39 	.word	0x08001a39
 80028c8:	08001ad1 	.word	0x08001ad1
 80028cc:	08001b95 	.word	0x08001b95
 80028d0:	08002531 	.word	0x08002531
 80028d4:	08001e91 	.word	0x08001e91
 80028d8:	0800255b 	.word	0x0800255b
 80028dc:	08002669 	.word	0x08002669

080028e0 <Algo_update_steppers_inPlace_flag>:

void Algo_update_steppers_inPlace_flag(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
	if(!motors_ready_for_req)
 80028e4:	4b07      	ldr	r3, [pc, #28]	; (8002904 <Algo_update_steppers_inPlace_flag+0x24>)
 80028e6:	781b      	ldrb	r3, [r3, #0]
 80028e8:	f083 0301 	eor.w	r3, r3, #1
 80028ec:	b2db      	uxtb	r3, r3
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d006      	beq.n	8002900 <Algo_update_steppers_inPlace_flag+0x20>
	{
		xQueueReceive(MotorInPlaceHandle,&motors_ready_for_req,5);
 80028f2:	4b05      	ldr	r3, [pc, #20]	; (8002908 <Algo_update_steppers_inPlace_flag+0x28>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2205      	movs	r2, #5
 80028f8:	4902      	ldr	r1, [pc, #8]	; (8002904 <Algo_update_steppers_inPlace_flag+0x24>)
 80028fa:	4618      	mov	r0, r3
 80028fc:	f009 ffe4 	bl	800c8c8 <xQueueReceive>
	}
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	20000254 	.word	0x20000254
 8002908:	200039b0 	.word	0x200039b0

0800290c <Algo_adjust_steppers_position>:

bool Algo_adjust_steppers_position(Mobj *stove)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
	{
		stove->sPrimary.i8apertureCmdSteps,
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	f993 3000 	ldrsb.w	r3, [r3]
 800291a:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 800291c:	723b      	strb	r3, [r7, #8]
		(uint8_t)(stove->sPrimary.fSecPerStep*10),
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	685b      	ldr	r3, [r3, #4]
 8002922:	4920      	ldr	r1, [pc, #128]	; (80029a4 <Algo_adjust_steppers_position+0x98>)
 8002924:	4618      	mov	r0, r3
 8002926:	f7fe fa87 	bl	8000e38 <__aeabi_fmul>
 800292a:	4603      	mov	r3, r0
 800292c:	4618      	mov	r0, r3
 800292e:	f7fe fc6f 	bl	8001210 <__aeabi_f2uiz>
 8002932:	4603      	mov	r3, r0
 8002934:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 8002936:	727b      	strb	r3, [r7, #9]
		stove->sGrill.i8apertureCmdSteps,
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 800293e:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 8002940:	72bb      	strb	r3, [r7, #10]
		(uint8_t)(stove->sGrill.fSecPerStep*10),
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68db      	ldr	r3, [r3, #12]
 8002946:	4917      	ldr	r1, [pc, #92]	; (80029a4 <Algo_adjust_steppers_position+0x98>)
 8002948:	4618      	mov	r0, r3
 800294a:	f7fe fa75 	bl	8000e38 <__aeabi_fmul>
 800294e:	4603      	mov	r3, r0
 8002950:	4618      	mov	r0, r3
 8002952:	f7fe fc5d 	bl	8001210 <__aeabi_f2uiz>
 8002956:	4603      	mov	r3, r0
 8002958:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 800295a:	72fb      	strb	r3, [r7, #11]
		stove->sSecondary.i8apertureCmdSteps,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8002962:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 8002964:	733b      	strb	r3, [r7, #12]
		(uint8_t)(stove->sSecondary.fSecPerStep*10)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	695b      	ldr	r3, [r3, #20]
 800296a:	490e      	ldr	r1, [pc, #56]	; (80029a4 <Algo_adjust_steppers_position+0x98>)
 800296c:	4618      	mov	r0, r3
 800296e:	f7fe fa63 	bl	8000e38 <__aeabi_fmul>
 8002972:	4603      	mov	r3, r0
 8002974:	4618      	mov	r0, r3
 8002976:	f7fe fc4b 	bl	8001210 <__aeabi_f2uiz>
 800297a:	4603      	mov	r3, r0
 800297c:	b2db      	uxtb	r3, r3
	uint8_t cmd[NUMBER_OF_STEPPER_CMDS] =
 800297e:	737b      	strb	r3, [r7, #13]

	};

	if(!xMessageBufferSend(MotorControlsHandle,cmd,NUMBER_OF_STEPPER_CMDS,0))
 8002980:	4b09      	ldr	r3, [pc, #36]	; (80029a8 <Algo_adjust_steppers_position+0x9c>)
 8002982:	6818      	ldr	r0, [r3, #0]
 8002984:	f107 0108 	add.w	r1, r7, #8
 8002988:	2300      	movs	r3, #0
 800298a:	2206      	movs	r2, #6
 800298c:	f00a fa5d 	bl	800ce4a <xStreamBufferSend>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d101      	bne.n	800299a <Algo_adjust_steppers_position+0x8e>
	{
		return false;
 8002996:	2300      	movs	r3, #0
 8002998:	e000      	b.n	800299c <Algo_adjust_steppers_position+0x90>
	}
	return true;
 800299a:	2301      	movs	r3, #1
}
 800299c:	4618      	mov	r0, r3
 800299e:	3710      	adds	r7, #16
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	41200000 	.word	0x41200000
 80029a8:	200039b4 	.word	0x200039b4

080029ac <DebugManager>:

extern RTC_HandleTypeDef hrtc;
RTC_TimeTypeDef sTime;

void DebugManager(Mobj * stove, uint32_t u32time_ms)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b083      	sub	sp, #12
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
 80029b4:	6039      	str	r1, [r7, #0]
	static uint32_t u32LastTimeInDebug = 0;

	if(u32time_ms - u32LastTimeInDebug > SECONDS(5))
 80029b6:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <DebugManager+0x2c>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	683a      	ldr	r2, [r7, #0]
 80029bc:	1ad3      	subs	r3, r2, r3
 80029be:	f241 3288 	movw	r2, #5000	; 0x1388
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d902      	bls.n	80029cc <DebugManager+0x20>
		//printf("%.2f\r\n",stove->fBaffleTemp);
		//printf("%.2f\r\n",stove->fBaffleDeltaT);
		//printf("%.2f\r\n",stove->fChamberTemp);
		//printf("%.2f\r\n",stove->fPlenumTemp);

		u32LastTimeInDebug = u32time_ms;
 80029c6:	4a04      	ldr	r2, [pc, #16]	; (80029d8 <DebugManager+0x2c>)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	6013      	str	r3, [r2, #0]
	}
}
 80029cc:	bf00      	nop
 80029ce:	370c      	adds	r7, #12
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bc80      	pop	{r7}
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	20000368 	.word	0x20000368

080029dc <PrintOutput>:
		"SAFETY",
		"MANUAL"
};

void PrintOutput(Mobj * stove, State currentState)
{
 80029dc:	b580      	push	{r7, lr}
 80029de:	b082      	sub	sp, #8
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	460b      	mov	r3, r1
 80029e6:	70fb      	strb	r3, [r7, #3]

	HAL_RTC_GetTime(&hrtc,&sTime,0);
 80029e8:	2200      	movs	r2, #0
 80029ea:	4985      	ldr	r1, [pc, #532]	; (8002c00 <PrintOutput+0x224>)
 80029ec:	4885      	ldr	r0, [pc, #532]	; (8002c04 <PrintOutput+0x228>)
 80029ee:	f007 fc47 	bl	800a280 <HAL_RTC_GetTime>
	printf("#");
 80029f2:	2023      	movs	r0, #35	; 0x23
 80029f4:	f00d fb5a 	bl	80100ac <putchar>
	printf("%02i:%02i:%02i ",sTime.Hours, sTime.Minutes, sTime.Seconds);
 80029f8:	4b81      	ldr	r3, [pc, #516]	; (8002c00 <PrintOutput+0x224>)
 80029fa:	781b      	ldrb	r3, [r3, #0]
 80029fc:	4619      	mov	r1, r3
 80029fe:	4b80      	ldr	r3, [pc, #512]	; (8002c00 <PrintOutput+0x224>)
 8002a00:	785b      	ldrb	r3, [r3, #1]
 8002a02:	461a      	mov	r2, r3
 8002a04:	4b7e      	ldr	r3, [pc, #504]	; (8002c00 <PrintOutput+0x224>)
 8002a06:	789b      	ldrb	r3, [r3, #2]
 8002a08:	487f      	ldr	r0, [pc, #508]	; (8002c08 <PrintOutput+0x22c>)
 8002a0a:	f00d fb37 	bl	801007c <iprintf>
	printf("Tbaffle:%i ", (int) stove->fBaffleTemp);
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	69db      	ldr	r3, [r3, #28]
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fbd6 	bl	80011c4 <__aeabi_f2iz>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	487b      	ldr	r0, [pc, #492]	; (8002c0c <PrintOutput+0x230>)
 8002a1e:	f00d fb2d 	bl	801007c <iprintf>
	printf("Tavant:%i ", (int) stove->fChamberTemp);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6a1b      	ldr	r3, [r3, #32]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fbcc 	bl	80011c4 <__aeabi_f2iz>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	4619      	mov	r1, r3
 8002a30:	4877      	ldr	r0, [pc, #476]	; (8002c10 <PrintOutput+0x234>)
 8002a32:	f00d fb23 	bl	801007c <iprintf>
	printf("Plenum:%i ", (int) stove->fPlenumTemp);
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7fe fbc2 	bl	80011c4 <__aeabi_f2iz>
 8002a40:	4603      	mov	r3, r0
 8002a42:	4619      	mov	r1, r3
 8002a44:	4873      	ldr	r0, [pc, #460]	; (8002c14 <PrintOutput+0x238>)
 8002a46:	f00d fb19 	bl	801007c <iprintf>
	printf("State:");
 8002a4a:	4873      	ldr	r0, [pc, #460]	; (8002c18 <PrintOutput+0x23c>)
 8002a4c:	f00d fb16 	bl	801007c <iprintf>

	printf(StateStrings[currentState]);
 8002a50:	78fb      	ldrb	r3, [r7, #3]
 8002a52:	4a72      	ldr	r2, [pc, #456]	; (8002c1c <PrintOutput+0x240>)
 8002a54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f00d fb0f 	bl	801007c <iprintf>

	printf(" tStat:");
 8002a5e:	4870      	ldr	r0, [pc, #448]	; (8002c20 <PrintOutput+0x244>)
 8002a60:	f00d fb0c 	bl	801007c <iprintf>
	if (stove->bThermostatOn == true)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d003      	beq.n	8002a76 <PrintOutput+0x9a>
	{
		printf("ON ");
 8002a6e:	486d      	ldr	r0, [pc, #436]	; (8002c24 <PrintOutput+0x248>)
 8002a70:	f00d fb04 	bl	801007c <iprintf>
 8002a74:	e002      	b.n	8002a7c <PrintOutput+0xa0>
	}
	else
	{
		printf("OFF ");
 8002a76:	486c      	ldr	r0, [pc, #432]	; (8002c28 <PrintOutput+0x24c>)
 8002a78:	f00d fb00 	bl	801007c <iprintf>
	}
	printf("dTbaffle:%.1f ", stove->fBaffleDeltaT);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7fd fd4b 	bl	800051c <__aeabi_f2d>
 8002a86:	4602      	mov	r2, r0
 8002a88:	460b      	mov	r3, r1
 8002a8a:	4868      	ldr	r0, [pc, #416]	; (8002c2c <PrintOutput+0x250>)
 8002a8c:	f00d faf6 	bl	801007c <iprintf>
	printf("FanSpeed:%i ", 0);
 8002a90:	2100      	movs	r1, #0
 8002a92:	4867      	ldr	r0, [pc, #412]	; (8002c30 <PrintOutput+0x254>)
 8002a94:	f00d faf2 	bl	801007c <iprintf>
	printf("Grille:%i ", (int)(stove->sGrill.i8aperturePosSteps*9/10));
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	4613      	mov	r3, r2
 8002aa2:	00db      	lsls	r3, r3, #3
 8002aa4:	4413      	add	r3, r2
 8002aa6:	4a63      	ldr	r2, [pc, #396]	; (8002c34 <PrintOutput+0x258>)
 8002aa8:	fb82 1203 	smull	r1, r2, r2, r3
 8002aac:	1092      	asrs	r2, r2, #2
 8002aae:	17db      	asrs	r3, r3, #31
 8002ab0:	1ad3      	subs	r3, r2, r3
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4860      	ldr	r0, [pc, #384]	; (8002c38 <PrintOutput+0x25c>)
 8002ab6:	f00d fae1 	bl	801007c <iprintf>
	printf("Prim:%i ", (int)(stove->sPrimary.i8aperturePosSteps*9/10));
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8002ac0:	461a      	mov	r2, r3
 8002ac2:	4613      	mov	r3, r2
 8002ac4:	00db      	lsls	r3, r3, #3
 8002ac6:	4413      	add	r3, r2
 8002ac8:	4a5a      	ldr	r2, [pc, #360]	; (8002c34 <PrintOutput+0x258>)
 8002aca:	fb82 1203 	smull	r1, r2, r2, r3
 8002ace:	1092      	asrs	r2, r2, #2
 8002ad0:	17db      	asrs	r3, r3, #31
 8002ad2:	1ad3      	subs	r3, r2, r3
 8002ad4:	4619      	mov	r1, r3
 8002ad6:	4859      	ldr	r0, [pc, #356]	; (8002c3c <PrintOutput+0x260>)
 8002ad8:	f00d fad0 	bl	801007c <iprintf>
	printf("Sec:%i ", (int)(stove->sSecondary.i8aperturePosSteps*9/10));
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8002ae2:	461a      	mov	r2, r3
 8002ae4:	4613      	mov	r3, r2
 8002ae6:	00db      	lsls	r3, r3, #3
 8002ae8:	4413      	add	r3, r2
 8002aea:	4a52      	ldr	r2, [pc, #328]	; (8002c34 <PrintOutput+0x258>)
 8002aec:	fb82 1203 	smull	r1, r2, r2, r3
 8002af0:	1092      	asrs	r2, r2, #2
 8002af2:	17db      	asrs	r3, r3, #31
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	4619      	mov	r1, r3
 8002af8:	4851      	ldr	r0, [pc, #324]	; (8002c40 <PrintOutput+0x264>)
 8002afa:	f00d fabf 	bl	801007c <iprintf>
	printf("Tboard:%.0f ", get_BoardTemp());
 8002afe:	f001 fde5 	bl	80046cc <get_BoardTemp>
 8002b02:	4603      	mov	r3, r0
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7fd fd09 	bl	800051c <__aeabi_f2d>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	484d      	ldr	r0, [pc, #308]	; (8002c44 <PrintOutput+0x268>)
 8002b10:	f00d fab4 	bl	801007c <iprintf>
	printf("Door:");
 8002b14:	484c      	ldr	r0, [pc, #304]	; (8002c48 <PrintOutput+0x26c>)
 8002b16:	f00d fab1 	bl	801007c <iprintf>

	if(stove->bDoorOpen == true)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d003      	beq.n	8002b2c <PrintOutput+0x150>
	{
		printf("OPEN ");
 8002b24:	4849      	ldr	r0, [pc, #292]	; (8002c4c <PrintOutput+0x270>)
 8002b26:	f00d faa9 	bl	801007c <iprintf>
 8002b2a:	e002      	b.n	8002b32 <PrintOutput+0x156>

	}
	else
	{
		printf("CLOSED ");
 8002b2c:	4848      	ldr	r0, [pc, #288]	; (8002c50 <PrintOutput+0x274>)
 8002b2e:	f00d faa5 	bl	801007c <iprintf>
	}

	printf("PartCH0ON:%u ", stove->sParticles->u16ch0_ON);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	699b      	ldr	r3, [r3, #24]
 8002b36:	881b      	ldrh	r3, [r3, #0]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4846      	ldr	r0, [pc, #280]	; (8002c54 <PrintOutput+0x278>)
 8002b3c:	f00d fa9e 	bl	801007c <iprintf>
	printf("PartCH1ON:%u ", stove->sParticles->u16ch1_ON);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	889b      	ldrh	r3, [r3, #4]
 8002b46:	4619      	mov	r1, r3
 8002b48:	4843      	ldr	r0, [pc, #268]	; (8002c58 <PrintOutput+0x27c>)
 8002b4a:	f00d fa97 	bl	801007c <iprintf>
	printf("PartCH0OFF:%u ", stove->sParticles->u16ch0_OFF);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	699b      	ldr	r3, [r3, #24]
 8002b52:	885b      	ldrh	r3, [r3, #2]
 8002b54:	4619      	mov	r1, r3
 8002b56:	4841      	ldr	r0, [pc, #260]	; (8002c5c <PrintOutput+0x280>)
 8002b58:	f00d fa90 	bl	801007c <iprintf>
	printf("PartCH1OFF:%u ", stove->sParticles->u16ch1_OFF);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	699b      	ldr	r3, [r3, #24]
 8002b60:	88db      	ldrh	r3, [r3, #6]
 8002b62:	4619      	mov	r1, r3
 8002b64:	483e      	ldr	r0, [pc, #248]	; (8002c60 <PrintOutput+0x284>)
 8002b66:	f00d fa89 	bl	801007c <iprintf>
	printf("PartVar:%u ", stove->sParticles->u16stDev);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	699b      	ldr	r3, [r3, #24]
 8002b6e:	891b      	ldrh	r3, [r3, #8]
 8002b70:	4619      	mov	r1, r3
 8002b72:	483c      	ldr	r0, [pc, #240]	; (8002c64 <PrintOutput+0x288>)
 8002b74:	f00d fa82 	bl	801007c <iprintf>
	printf("PartSlope:%.1f ", stove->sParticles->fslope);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	699b      	ldr	r3, [r3, #24]
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fd fccc 	bl	800051c <__aeabi_f2d>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4837      	ldr	r0, [pc, #220]	; (8002c68 <PrintOutput+0x28c>)
 8002b8a:	f00d fa77 	bl	801007c <iprintf>
	printf("TPart:%u " ,stove->sParticles->u16temperature);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	895b      	ldrh	r3, [r3, #10]
 8002b94:	4619      	mov	r1, r3
 8002b96:	4835      	ldr	r0, [pc, #212]	; (8002c6c <PrintOutput+0x290>)
 8002b98:	f00d fa70 	bl	801007c <iprintf>
	printf("PartCurr:%.1f ", stove->sParticles->fLED_current_meas);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	699b      	ldr	r3, [r3, #24]
 8002ba0:	69db      	ldr	r3, [r3, #28]
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	f7fd fcba 	bl	800051c <__aeabi_f2d>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	460b      	mov	r3, r1
 8002bac:	4830      	ldr	r0, [pc, #192]	; (8002c70 <PrintOutput+0x294>)
 8002bae:	f00d fa65 	bl	801007c <iprintf>
	printf("PartLuxON:%u ", stove->sParticles->u16Lux_ON);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	8c1b      	ldrh	r3, [r3, #32]
 8002bb8:	4619      	mov	r1, r3
 8002bba:	482e      	ldr	r0, [pc, #184]	; (8002c74 <PrintOutput+0x298>)
 8002bbc:	f00d fa5e 	bl	801007c <iprintf>
	printf("PartLuxOFF:%u ", stove->sParticles->u16Lux_OFF);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	482b      	ldr	r0, [pc, #172]	; (8002c78 <PrintOutput+0x29c>)
 8002bca:	f00d fa57 	bl	801007c <iprintf>
	printf("PartTime:%lu ", stove->sParticles->u16TimeSinceInit);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	699b      	ldr	r3, [r3, #24]
 8002bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4829      	ldr	r0, [pc, #164]	; (8002c7c <PrintOutput+0x2a0>)
 8002bd8:	f00d fa50 	bl	801007c <iprintf>
	printf("dTavant: %.1f", stove->fChamberDeltaT);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7fd fc9b 	bl	800051c <__aeabi_f2d>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4825      	ldr	r0, [pc, #148]	; (8002c80 <PrintOutput+0x2a4>)
 8002bec:	f00d fa46 	bl	801007c <iprintf>

	printf("*\n\r");
 8002bf0:	4824      	ldr	r0, [pc, #144]	; (8002c84 <PrintOutput+0x2a8>)
 8002bf2:	f00d fa43 	bl	801007c <iprintf>
}
 8002bf6:	bf00      	nop
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	200038d8 	.word	0x200038d8
 8002c04:	20003a78 	.word	0x20003a78
 8002c08:	080132dc 	.word	0x080132dc
 8002c0c:	080132ec 	.word	0x080132ec
 8002c10:	080132f8 	.word	0x080132f8
 8002c14:	08013304 	.word	0x08013304
 8002c18:	08013310 	.word	0x08013310
 8002c1c:	20000000 	.word	0x20000000
 8002c20:	08013318 	.word	0x08013318
 8002c24:	08013320 	.word	0x08013320
 8002c28:	08013324 	.word	0x08013324
 8002c2c:	0801332c 	.word	0x0801332c
 8002c30:	0801333c 	.word	0x0801333c
 8002c34:	66666667 	.word	0x66666667
 8002c38:	0801334c 	.word	0x0801334c
 8002c3c:	08013358 	.word	0x08013358
 8002c40:	08013364 	.word	0x08013364
 8002c44:	0801336c 	.word	0x0801336c
 8002c48:	0801337c 	.word	0x0801337c
 8002c4c:	08013384 	.word	0x08013384
 8002c50:	0801338c 	.word	0x0801338c
 8002c54:	08013394 	.word	0x08013394
 8002c58:	080133a4 	.word	0x080133a4
 8002c5c:	080133b4 	.word	0x080133b4
 8002c60:	080133c4 	.word	0x080133c4
 8002c64:	080133d4 	.word	0x080133d4
 8002c68:	080133e0 	.word	0x080133e0
 8002c6c:	080133f0 	.word	0x080133f0
 8002c70:	080133fc 	.word	0x080133fc
 8002c74:	0801340c 	.word	0x0801340c
 8002c78:	0801341c 	.word	0x0801341c
 8002c7c:	0801342c 	.word	0x0801342c
 8002c80:	0801343c 	.word	0x0801343c
 8002c84:	0801344c 	.word	0x0801344c

08002c88 <__io_putchar>:
 extern "C" {
#endif

extern UART_HandleTypeDef huart2;

int __io_putchar(int ch) {
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8002c90:	1d39      	adds	r1, r7, #4
 8002c92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002c96:	2201      	movs	r2, #1
 8002c98:	4803      	ldr	r0, [pc, #12]	; (8002ca8 <__io_putchar+0x20>)
 8002c9a:	f008 fa7d 	bl	800b198 <HAL_UART_Transmit>
  return ch;
 8002c9e:	687b      	ldr	r3, [r7, #4]
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3708      	adds	r7, #8
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	20003a8c 	.word	0x20003a8c

08002cac <ESPMANAGER_Init>:
// --------
// Bridge state
static SBridgeState m_sBridgeState;

void ESPMANAGER_Init()
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	af00      	add	r7, sp, #0
	// Initialize bridge ...
	m_sBridgeState.u32GetParameterCurrentIndex = 0;
 8002cb0:	4b0d      	ldr	r3, [pc, #52]	; (8002ce8 <ESPMANAGER_Init+0x3c>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]

	m_last_DMA_count = 0;
 8002cb6:	4b0d      	ldr	r3, [pc, #52]	; (8002cec <ESPMANAGER_Init+0x40>)
 8002cb8:	2200      	movs	r2, #0
 8002cba:	801a      	strh	r2, [r3, #0]

    // Encoder
    UARTPROTOCOLENC_Init(&m_sHandleEncoder, &m_sConfigEncoder);
 8002cbc:	490c      	ldr	r1, [pc, #48]	; (8002cf0 <ESPMANAGER_Init+0x44>)
 8002cbe:	480d      	ldr	r0, [pc, #52]	; (8002cf4 <ESPMANAGER_Init+0x48>)
 8002cc0:	f003 f908 	bl	8005ed4 <UARTPROTOCOLENC_Init>

    // Decoder
    UARTPROTOCOLDEC_Init(&m_sHandleDecoder, &m_sConfigDecoder);
 8002cc4:	490c      	ldr	r1, [pc, #48]	; (8002cf8 <ESPMANAGER_Init+0x4c>)
 8002cc6:	480d      	ldr	r0, [pc, #52]	; (8002cfc <ESPMANAGER_Init+0x50>)
 8002cc8:	f002 ff56 	bl	8005b78 <UARTPROTOCOLDEC_Init>

	HAL_UARTEx_ReceiveToIdle_DMA(&huart1, m_u8UART_RX_DMABuffers, MAX_RX_DMA_SIZE);
 8002ccc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002cd0:	490b      	ldr	r1, [pc, #44]	; (8002d00 <ESPMANAGER_Init+0x54>)
 8002cd2:	480c      	ldr	r0, [pc, #48]	; (8002d04 <ESPMANAGER_Init+0x58>)
 8002cd4:	f008 fb85 	bl	800b3e2 <HAL_UARTEx_ReceiveToIdle_DMA>
	HAL_UART_RegisterCallback(&huart1, HAL_UART_ERROR_CB_ID, UARTErrorCb);
 8002cd8:	4a0b      	ldr	r2, [pc, #44]	; (8002d08 <ESPMANAGER_Init+0x5c>)
 8002cda:	2104      	movs	r1, #4
 8002cdc:	4809      	ldr	r0, [pc, #36]	; (8002d04 <ESPMANAGER_Init+0x58>)
 8002cde:	f008 f9b5 	bl	800b04c <HAL_UART_RegisterCallback>
}
 8002ce2:	bf00      	nop
 8002ce4:	bd80      	pop	{r7, pc}
 8002ce6:	bf00      	nop
 8002ce8:	20000c1c 	.word	0x20000c1c
 8002cec:	2000076c 	.word	0x2000076c
 8002cf0:	2000002c 	.word	0x2000002c
 8002cf4:	200007f0 	.word	0x200007f0
 8002cf8:	20000030 	.word	0x20000030
 8002cfc:	20000bf8 	.word	0x20000bf8
 8002d00:	2000036c 	.word	0x2000036c
 8002d04:	200039fc 	.word	0x200039fc
 8002d08:	08002dc9 	.word	0x08002dc9

08002d0c <ESPMANAGER_Task>:

void ESPMANAGER_Task(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0


		if (m_bNeedRestartDMA)
 8002d12:	4b27      	ldr	r3, [pc, #156]	; (8002db0 <ESPMANAGER_Task+0xa4>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d008      	beq.n	8002d2e <ESPMANAGER_Task+0x22>
		{
			m_bNeedRestartDMA = false;
 8002d1c:	4b24      	ldr	r3, [pc, #144]	; (8002db0 <ESPMANAGER_Task+0xa4>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	701a      	strb	r2, [r3, #0]
			HAL_UARTEx_ReceiveToIdle_DMA(&huart1, m_u8UART_RX_DMABuffers, MAX_RX_DMA_SIZE);
 8002d22:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002d26:	4923      	ldr	r1, [pc, #140]	; (8002db4 <ESPMANAGER_Task+0xa8>)
 8002d28:	4823      	ldr	r0, [pc, #140]	; (8002db8 <ESPMANAGER_Task+0xac>)
 8002d2a:	f008 fb5a 	bl	800b3e2 <HAL_UARTEx_ReceiveToIdle_DMA>
		}

		const uint16_t u16DMA_count = (uint16_t)(MAX_RX_DMA_SIZE - hdma_usart1_rx.Instance->CNDTR);
 8002d2e:	4b23      	ldr	r3, [pc, #140]	; (8002dbc <ESPMANAGER_Task+0xb0>)
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8002d3a:	80fb      	strh	r3, [r7, #6]

		if(u16DMA_count > m_last_DMA_count)
 8002d3c:	4b20      	ldr	r3, [pc, #128]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d3e:	881b      	ldrh	r3, [r3, #0]
 8002d40:	88fa      	ldrh	r2, [r7, #6]
 8002d42:	429a      	cmp	r2, r3
 8002d44:	d911      	bls.n	8002d6a <ESPMANAGER_Task+0x5e>
		{
			UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,&m_u8UART_RX_DMABuffers[m_last_DMA_count],(uint16_t)(u16DMA_count-m_last_DMA_count));
 8002d46:	4b1e      	ldr	r3, [pc, #120]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d48:	881b      	ldrh	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b19      	ldr	r3, [pc, #100]	; (8002db4 <ESPMANAGER_Task+0xa8>)
 8002d4e:	18d1      	adds	r1, r2, r3
 8002d50:	4b1b      	ldr	r3, [pc, #108]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d52:	881b      	ldrh	r3, [r3, #0]
 8002d54:	88fa      	ldrh	r2, [r7, #6]
 8002d56:	1ad3      	subs	r3, r2, r3
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	461a      	mov	r2, r3
 8002d5c:	4819      	ldr	r0, [pc, #100]	; (8002dc4 <ESPMANAGER_Task+0xb8>)
 8002d5e:	f002 ff49 	bl	8005bf4 <UARTPROTOCOLDEC_HandleIn>
			m_last_DMA_count = u16DMA_count;
 8002d62:	4a17      	ldr	r2, [pc, #92]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d64:	88fb      	ldrh	r3, [r7, #6]
 8002d66:	8013      	strh	r3, [r2, #0]

			m_last_DMA_count = u16DMA_count;
		}


}
 8002d68:	e01e      	b.n	8002da8 <ESPMANAGER_Task+0x9c>
		else if(u16DMA_count < m_last_DMA_count)
 8002d6a:	4b15      	ldr	r3, [pc, #84]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d6c:	881b      	ldrh	r3, [r3, #0]
 8002d6e:	88fa      	ldrh	r2, [r7, #6]
 8002d70:	429a      	cmp	r2, r3
 8002d72:	d219      	bcs.n	8002da8 <ESPMANAGER_Task+0x9c>
			UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,&m_u8UART_RX_DMABuffers[m_last_DMA_count],(uint16_t)(MAX_RX_DMA_SIZE-m_last_DMA_count));
 8002d74:	4b12      	ldr	r3, [pc, #72]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d76:	881b      	ldrh	r3, [r3, #0]
 8002d78:	461a      	mov	r2, r3
 8002d7a:	4b0e      	ldr	r3, [pc, #56]	; (8002db4 <ESPMANAGER_Task+0xa8>)
 8002d7c:	18d1      	adds	r1, r2, r3
 8002d7e:	4b10      	ldr	r3, [pc, #64]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002d80:	881b      	ldrh	r3, [r3, #0]
 8002d82:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8002d86:	b29b      	uxth	r3, r3
 8002d88:	461a      	mov	r2, r3
 8002d8a:	480e      	ldr	r0, [pc, #56]	; (8002dc4 <ESPMANAGER_Task+0xb8>)
 8002d8c:	f002 ff32 	bl	8005bf4 <UARTPROTOCOLDEC_HandleIn>
			if(u16DMA_count != 0)
 8002d90:	88fb      	ldrh	r3, [r7, #6]
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d005      	beq.n	8002da2 <ESPMANAGER_Task+0x96>
				UARTPROTOCOLDEC_HandleIn(&m_sHandleDecoder,m_u8UART_RX_DMABuffers,(uint32_t)(u16DMA_count));
 8002d96:	88fb      	ldrh	r3, [r7, #6]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4906      	ldr	r1, [pc, #24]	; (8002db4 <ESPMANAGER_Task+0xa8>)
 8002d9c:	4809      	ldr	r0, [pc, #36]	; (8002dc4 <ESPMANAGER_Task+0xb8>)
 8002d9e:	f002 ff29 	bl	8005bf4 <UARTPROTOCOLDEC_HandleIn>
			m_last_DMA_count = u16DMA_count;
 8002da2:	4a07      	ldr	r2, [pc, #28]	; (8002dc0 <ESPMANAGER_Task+0xb4>)
 8002da4:	88fb      	ldrh	r3, [r7, #6]
 8002da6:	8013      	strh	r3, [r2, #0]
}
 8002da8:	bf00      	nop
 8002daa:	3708      	adds	r7, #8
 8002dac:	46bd      	mov	sp, r7
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	20000c18 	.word	0x20000c18
 8002db4:	2000036c 	.word	0x2000036c
 8002db8:	200039fc 	.word	0x200039fc
 8002dbc:	200039b8 	.word	0x200039b8
 8002dc0:	2000076c 	.word	0x2000076c
 8002dc4:	20000bf8 	.word	0x20000bf8

08002dc8 <UARTErrorCb>:

static void UARTErrorCb(UART_HandleTypeDef *huart)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]
	// If there is not enough activity it seems to trigger an error
	// in that case we need to restart the DMA
	m_bNeedRestartDMA = true;
 8002dd0:	4b03      	ldr	r3, [pc, #12]	; (8002de0 <UARTErrorCb+0x18>)
 8002dd2:	2201      	movs	r2, #1
 8002dd4:	701a      	strb	r2, [r3, #0]
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	bc80      	pop	{r7}
 8002dde:	4770      	bx	lr
 8002de0:	20000c18 	.word	0x20000c18

08002de4 <EncWriteUART>:

static void EncWriteUART(const UARTPROTOCOLENC_SHandle* psHandle, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
    //uart_write_bytes(HWGPIO_BRIDGEUART_PORT_NUM, u8Datas, u32DataLen);
	// Write byte into UART ...
	HAL_UART_Transmit_IT(&huart1, (uint8_t*)u8Datas, (uint16_t)u32DataLen);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	b29b      	uxth	r3, r3
 8002df4:	461a      	mov	r2, r3
 8002df6:	68b9      	ldr	r1, [r7, #8]
 8002df8:	4803      	ldr	r0, [pc, #12]	; (8002e08 <EncWriteUART+0x24>)
 8002dfa:	f008 fa5f 	bl	800b2bc <HAL_UART_Transmit_IT>
}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	200039fc 	.word	0x200039fc

08002e0c <DecAcceptFrame>:


static void DecAcceptFrame(const UARTPROTOCOLDEC_SHandle* psHandle, uint8_t u8ID, const uint8_t u8Payloads[], uint16_t u16PayloadLen)
{
 8002e0c:	b580      	push	{r7, lr}
 8002e0e:	b09a      	sub	sp, #104	; 0x68
 8002e10:	af00      	add	r7, sp, #0
 8002e12:	60f8      	str	r0, [r7, #12]
 8002e14:	607a      	str	r2, [r7, #4]
 8002e16:	461a      	mov	r2, r3
 8002e18:	460b      	mov	r3, r1
 8002e1a:	72fb      	strb	r3, [r7, #11]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	813b      	strh	r3, [r7, #8]
	switch((UFEC23PROTOCOL_FRAMEID)u8ID)
 8002e20:	7afb      	ldrb	r3, [r7, #11]
 8002e22:	2b10      	cmp	r3, #16
 8002e24:	f000 8098 	beq.w	8002f58 <DecAcceptFrame+0x14c>
 8002e28:	2b10      	cmp	r3, #16
 8002e2a:	f300 80c7 	bgt.w	8002fbc <DecAcceptFrame+0x1b0>
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d002      	beq.n	8002e38 <DecAcceptFrame+0x2c>
 8002e32:	2b0f      	cmp	r3, #15
 8002e34:	d020      	beq.n	8002e78 <DecAcceptFrame+0x6c>
		}
		//case UFEC23PROTOCOL_FRAMEID_C2SCommitParameter:
		//	break;
		default:
			// TODO: Not a valid protocol ID... Do something? Throw into UART log?
			break;
 8002e36:	e0c1      	b.n	8002fbc <DecAcceptFrame+0x1b0>
			if (!UFEC23ENDEC_A2AReqPingAliveDecode(&reqPing, u8Payloads, u16PayloadLen))
 8002e38:	893a      	ldrh	r2, [r7, #8]
 8002e3a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e3e:	6879      	ldr	r1, [r7, #4]
 8002e40:	4618      	mov	r0, r3
 8002e42:	f003 f932 	bl	80060aa <UFEC23ENDEC_A2AReqPingAliveDecode>
 8002e46:	4603      	mov	r3, r0
 8002e48:	f083 0301 	eor.w	r3, r3, #1
 8002e4c:	b2db      	uxtb	r3, r3
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	f040 80b6 	bne.w	8002fc0 <DecAcceptFrame+0x1b4>
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_A2AReqPingAliveEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &reqPing);
 8002e54:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8002e58:	461a      	mov	r2, r3
 8002e5a:	2180      	movs	r1, #128	; 0x80
 8002e5c:	485d      	ldr	r0, [pc, #372]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002e5e:	f003 f90e 	bl	800607e <UFEC23ENDEC_A2AReqPingAliveEncode>
 8002e62:	4603      	mov	r3, r0
 8002e64:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_A2AReqPingAliveResp, m_u8UARTOutputBuffers, u16Len);
 8002e68:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 8002e6c:	4a59      	ldr	r2, [pc, #356]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002e6e:	2181      	movs	r1, #129	; 0x81
 8002e70:	4859      	ldr	r0, [pc, #356]	; (8002fd8 <DecAcceptFrame+0x1cc>)
 8002e72:	f003 f859 	bl	8005f28 <UARTPROTOCOLENC_Send>
			break;
 8002e76:	e0a8      	b.n	8002fca <DecAcceptFrame+0x1be>
			if(!UFEC23ENDEC_C2SGetParameterDecode(&param, u8Payloads,(uint32_t) u16PayloadLen))
 8002e78:	893a      	ldrh	r2, [r7, #8]
 8002e7a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8002e7e:	6879      	ldr	r1, [r7, #4]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f003 f927 	bl	80060d4 <UFEC23ENDEC_C2SGetParameterDecode>
 8002e86:	4603      	mov	r3, r0
 8002e88:	f083 0301 	eor.w	r3, r3, #1
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f040 8098 	bne.w	8002fc4 <DecAcceptFrame+0x1b8>
			const uint32_t u32ParamEntryCount = PARAMFILE_GetParamEntryCount();
 8002e94:	f000 fcee 	bl	8003874 <PARAMFILE_GetParamEntryCount>
 8002e98:	6638      	str	r0, [r7, #96]	; 0x60
			if (param.eIterateOp == UFEC23ENDEC_EITERATEOP_First)
 8002e9a:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d103      	bne.n	8002eaa <DecAcceptFrame+0x9e>
				m_sBridgeState.u32GetParameterCurrentIndex = 0;
 8002ea2:	4b4e      	ldr	r3, [pc, #312]	; (8002fdc <DecAcceptFrame+0x1d0>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	601a      	str	r2, [r3, #0]
 8002ea8:	e008      	b.n	8002ebc <DecAcceptFrame+0xb0>
			else if (param.eIterateOp == UFEC23ENDEC_EITERATEOP_Next)
 8002eaa:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8002eae:	2b01      	cmp	r3, #1
 8002eb0:	d104      	bne.n	8002ebc <DecAcceptFrame+0xb0>
				m_sBridgeState.u32GetParameterCurrentIndex++; // Next record ....
 8002eb2:	4b4a      	ldr	r3, [pc, #296]	; (8002fdc <DecAcceptFrame+0x1d0>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	4a48      	ldr	r2, [pc, #288]	; (8002fdc <DecAcceptFrame+0x1d0>)
 8002eba:	6013      	str	r3, [r2, #0]
			sResp.bHasRecord = false;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
			sResp.bIsEOF = true;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
			if (m_sBridgeState.u32GetParameterCurrentIndex < u32ParamEntryCount)
 8002ec8:	4b44      	ldr	r3, [pc, #272]	; (8002fdc <DecAcceptFrame+0x1d0>)
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d930      	bls.n	8002f34 <DecAcceptFrame+0x128>
				const PFL_SParameterItem* pParamItem = PARAMFILE_GetParamEntryByIndex(m_sBridgeState.u32GetParameterCurrentIndex);
 8002ed2:	4b42      	ldr	r3, [pc, #264]	; (8002fdc <DecAcceptFrame+0x1d0>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 fcd6 	bl	8003888 <PARAMFILE_GetParamEntryByIndex>
 8002edc:	65f8      	str	r0, [r7, #92]	; 0x5c
				if (pParamItem != NULL && pParamItem->eType == PFL_TYPE_Int32)
 8002ede:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d027      	beq.n	8002f34 <DecAcceptFrame+0x128>
 8002ee4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002ee6:	7a1b      	ldrb	r3, [r3, #8]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d123      	bne.n	8002f34 <DecAcceptFrame+0x128>
					sResp.bHasRecord = true;
 8002eec:	2301      	movs	r3, #1
 8002eee:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
					sResp.bIsEOF = false;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					sResp.sEntry.eParamType = UFEC23ENDEC_EPARAMTYPE_Int32;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
					sResp.sEntry.uType.sInt32.s32Default = pParamItem->uType.sInt32.s32Default;
 8002efe:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f00:	691b      	ldr	r3, [r3, #16]
 8002f02:	637b      	str	r3, [r7, #52]	; 0x34
					sResp.sEntry.uType.sInt32.s32Min = pParamItem->uType.sInt32.s32Min;
 8002f04:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	63bb      	str	r3, [r7, #56]	; 0x38
					sResp.sEntry.uType.sInt32.s32Max = pParamItem->uType.sInt32.s32Max;
 8002f0a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f0c:	699b      	ldr	r3, [r3, #24]
 8002f0e:	63fb      	str	r3, [r7, #60]	; 0x3c
					strcpy(sResp.sEntry.szKey, pParamItem->szKey);
 8002f10:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f12:	681a      	ldr	r2, [r3, #0]
 8002f14:	f107 0314 	add.w	r3, r7, #20
 8002f18:	4611      	mov	r1, r2
 8002f1a:	4618      	mov	r0, r3
 8002f1c:	f00d f90e 	bl	801013c <strcpy>
					PFL_GetValueInt32(&PARAMFILE_g_sHandle, pParamItem->szKey, &s32Value);
 8002f20:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8002f28:	4619      	mov	r1, r3
 8002f2a:	482d      	ldr	r0, [pc, #180]	; (8002fe0 <DecAcceptFrame+0x1d4>)
 8002f2c:	f000 fd81 	bl	8003a32 <PFL_GetValueInt32>
					sResp.uValue.s32Value = s32Value;
 8002f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f32:	643b      	str	r3, [r7, #64]	; 0x40
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_S2CGetParameterRespEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &sResp);
 8002f34:	f107 0314 	add.w	r3, r7, #20
 8002f38:	461a      	mov	r2, r3
 8002f3a:	2180      	movs	r1, #128	; 0x80
 8002f3c:	4825      	ldr	r0, [pc, #148]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002f3e:	f003 f8e4 	bl	800610a <UFEC23ENDEC_S2CGetParameterRespEncode>
 8002f42:	4603      	mov	r3, r0
 8002f44:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_S2CGetParameterResp, m_u8UARTOutputBuffers, u16Len);
 8002f48:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8002f4c:	4a21      	ldr	r2, [pc, #132]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002f4e:	218f      	movs	r1, #143	; 0x8f
 8002f50:	4821      	ldr	r0, [pc, #132]	; (8002fd8 <DecAcceptFrame+0x1cc>)
 8002f52:	f002 ffe9 	bl	8005f28 <UARTPROTOCOLENC_Send>
			break;
 8002f56:	e038      	b.n	8002fca <DecAcceptFrame+0x1be>
			if(!UFEC23ENDEC_C2SSetParameterDecode(&param, u8Payloads,(uint32_t) u16PayloadLen))
 8002f58:	893a      	ldrh	r2, [r7, #8]
 8002f5a:	f107 0314 	add.w	r3, r7, #20
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f003 f961 	bl	8006228 <UFEC23ENDEC_C2SSetParameterDecode>
 8002f66:	4603      	mov	r3, r0
 8002f68:	f083 0301 	eor.w	r3, r3, #1
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d12a      	bne.n	8002fc8 <DecAcceptFrame+0x1bc>
			const PFL_ESETRET setRet = PFL_SetValueInt32(&PARAMFILE_g_sHandle, param.szKey, param.uValue.s32Value);
 8002f72:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002f74:	f107 0314 	add.w	r3, r7, #20
 8002f78:	4619      	mov	r1, r3
 8002f7a:	4819      	ldr	r0, [pc, #100]	; (8002fe0 <DecAcceptFrame+0x1d4>)
 8002f7c:	f000 fd7d 	bl	8003a7a <PFL_SetValueInt32>
 8002f80:	4603      	mov	r3, r0
 8002f82:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
				.eResult = (setRet == PFL_ESETRET_OK) ? UFEC23PROTOCOL_ERESULT_Ok : UFEC23PROTOCOL_ERESULT_Fail
 8002f86:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	bf14      	ite	ne
 8002f8e:	2301      	movne	r3, #1
 8002f90:	2300      	moveq	r3, #0
 8002f92:	b2db      	uxtb	r3, r3
			UFEC23PROTOCOL_S2CSetParameterResp s2cSetParameterResp =
 8002f94:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			const uint16_t u16Len = (uint16_t)UFEC23ENDEC_S2CSetParameterRespEncode(m_u8UARTOutputBuffers, UART_OUTBUFFER_LEN, &s2cSetParameterResp);
 8002f98:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002f9c:	461a      	mov	r2, r3
 8002f9e:	2180      	movs	r1, #128	; 0x80
 8002fa0:	480c      	ldr	r0, [pc, #48]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002fa2:	f003 f984 	bl	80062ae <UFEC23ENDEC_S2CSetParameterRespEncode>
 8002fa6:	4603      	mov	r3, r0
 8002fa8:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
			UARTPROTOCOLENC_Send(&m_sHandleEncoder, UFEC23PROTOCOL_FRAMEID_S2CSetParameterResp, m_u8UARTOutputBuffers, u16Len);
 8002fac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002fb0:	4a08      	ldr	r2, [pc, #32]	; (8002fd4 <DecAcceptFrame+0x1c8>)
 8002fb2:	2190      	movs	r1, #144	; 0x90
 8002fb4:	4808      	ldr	r0, [pc, #32]	; (8002fd8 <DecAcceptFrame+0x1cc>)
 8002fb6:	f002 ffb7 	bl	8005f28 <UARTPROTOCOLENC_Send>
			break;
 8002fba:	e006      	b.n	8002fca <DecAcceptFrame+0x1be>
			break;
 8002fbc:	bf00      	nop
 8002fbe:	e004      	b.n	8002fca <DecAcceptFrame+0x1be>
				break;
 8002fc0:	bf00      	nop
 8002fc2:	e002      	b.n	8002fca <DecAcceptFrame+0x1be>
				break;
 8002fc4:	bf00      	nop
 8002fc6:	e000      	b.n	8002fca <DecAcceptFrame+0x1be>
				break;
 8002fc8:	bf00      	nop
	}

}
 8002fca:	bf00      	nop
 8002fcc:	3768      	adds	r7, #104	; 0x68
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	20000770 	.word	0x20000770
 8002fd8:	200007f0 	.word	0x200007f0
 8002fdc:	20000c1c 	.word	0x20000c1c
 8002fe0:	200038dc 	.word	0x200038dc

08002fe4 <DecDropFrame>:

static void DecDropFrame(const UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b083      	sub	sp, #12
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
    // Exists mostly for debug purpose
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <GetTimerCountMS>:

static int64_t GetTimerCountMS(const UARTPROTOCOLDEC_SHandle* psHandle)
{
 8002ff8:	b580      	push	{r7, lr}
 8002ffa:	b082      	sub	sp, #8
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
	return xTaskGetTickCount() * portTICK_PERIOD_MS;
 8003000:	f00a fd18 	bl	800da34 <xTaskGetTickCount>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	f04f 0300 	mov.w	r3, #0
}
 800300c:	4610      	mov	r0, r2
 800300e:	4619      	mov	r1, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}
	...

08003018 <GPIOManager>:
static uint32_t u32PressStartTime_ms = 0;
static bool bSafetyActive = false;
static uint32_t u32SafetyStartTime_ms = 0;

void GPIOManager(Mobj *stove, uint32_t u32CurrentTime_ms)
{
 8003018:	b590      	push	{r4, r7, lr}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]

	const PF_UsrParam* uParam = PB_GetUserParam();
 8003022:	f000 fc5b 	bl	80038dc <PB_GetUserParam>
 8003026:	60f8      	str	r0, [r7, #12]


	// Update Thermostat boolean based on GPIO state
	stove->bThermostatOn = (HAL_GPIO_ReadPin(Thermostat_Input_GPIO_Port,Thermostat_Input_Pin) == GPIO_PIN_RESET);
 8003028:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800302c:	4872      	ldr	r0, [pc, #456]	; (80031f8 <GPIOManager+0x1e0>)
 800302e:	f004 f87f 	bl	8007130 <HAL_GPIO_ReadPin>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	bf0c      	ite	eq
 8003038:	2301      	moveq	r3, #1
 800303a:	2300      	movne	r3, #0
 800303c:	b2da      	uxtb	r2, r3
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	// Update Interlock boolean based on GPIO state
	stove->bInterlockOn = (HAL_GPIO_ReadPin(Interlock_Input_GPIO_Port,Interlock_Input_Pin) == GPIO_PIN_RESET);
 8003044:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003048:	486b      	ldr	r0, [pc, #428]	; (80031f8 <GPIOManager+0x1e0>)
 800304a:	f004 f871 	bl	8007130 <HAL_GPIO_ReadPin>
 800304e:	4603      	mov	r3, r0
 8003050:	2b00      	cmp	r3, #0
 8003052:	bf0c      	ite	eq
 8003054:	2301      	moveq	r3, #1
 8003056:	2300      	movne	r3, #0
 8003058:	b2da      	uxtb	r2, r3
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
	// Update Door state boolean based on GPIO state
	stove->bDoorOpen = (HAL_GPIO_ReadPin(Limit_switch_Door_GPIO_Port,Limit_switch_Door_Pin) == GPIO_PIN_SET);
 8003060:	2101      	movs	r1, #1
 8003062:	4865      	ldr	r0, [pc, #404]	; (80031f8 <GPIOManager+0x1e0>)
 8003064:	f004 f864 	bl	8007130 <HAL_GPIO_ReadPin>
 8003068:	4603      	mov	r3, r0
 800306a:	2b01      	cmp	r3, #1
 800306c:	bf0c      	ite	eq
 800306e:	2301      	moveq	r3, #1
 8003070:	2300      	movne	r3, #0
 8003072:	b2da      	uxtb	r2, r3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

	// Store button GPIO state for debounce
	bButtonPressed = (HAL_GPIO_ReadPin(Button_Input_GPIO_Port,Button_Input_Pin) == GPIO_PIN_SET);
 800307a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800307e:	485e      	ldr	r0, [pc, #376]	; (80031f8 <GPIOManager+0x1e0>)
 8003080:	f004 f856 	bl	8007130 <HAL_GPIO_ReadPin>
 8003084:	4603      	mov	r3, r0
 8003086:	2b01      	cmp	r3, #1
 8003088:	bf0c      	ite	eq
 800308a:	2301      	moveq	r3, #1
 800308c:	2300      	movne	r3, #0
 800308e:	b2da      	uxtb	r2, r3
 8003090:	4b5a      	ldr	r3, [pc, #360]	; (80031fc <GPIOManager+0x1e4>)
 8003092:	701a      	strb	r2, [r3, #0]

	if(bButtonPressed && (u32PressStartTime_ms == 0))
 8003094:	4b59      	ldr	r3, [pc, #356]	; (80031fc <GPIOManager+0x1e4>)
 8003096:	781b      	ldrb	r3, [r3, #0]
 8003098:	2b00      	cmp	r3, #0
 800309a:	d007      	beq.n	80030ac <GPIOManager+0x94>
 800309c:	4b58      	ldr	r3, [pc, #352]	; (8003200 <GPIOManager+0x1e8>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d103      	bne.n	80030ac <GPIOManager+0x94>
	{
		u32PressStartTime_ms = u32CurrentTime_ms;//Initialize timer
 80030a4:	4a56      	ldr	r2, [pc, #344]	; (8003200 <GPIOManager+0x1e8>)
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	6013      	str	r3, [r2, #0]
 80030aa:	e018      	b.n	80030de <GPIOManager+0xc6>
	}
	else if(bButtonPressed && (u32CurrentTime_ms - u32PressStartTime_ms < 100)) // Software debounce
 80030ac:	4b53      	ldr	r3, [pc, #332]	; (80031fc <GPIOManager+0x1e4>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00a      	beq.n	80030ca <GPIOManager+0xb2>
 80030b4:	4b52      	ldr	r3, [pc, #328]	; (8003200 <GPIOManager+0x1e8>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	683a      	ldr	r2, [r7, #0]
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	2b63      	cmp	r3, #99	; 0x63
 80030be:	d804      	bhi.n	80030ca <GPIOManager+0xb2>
	{
		stove->bReloadRequested = true; // Button is pressed, Update Reload Requested boolean
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	2201      	movs	r2, #1
 80030c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
 80030c8:	e009      	b.n	80030de <GPIOManager+0xc6>
	}
	else if(!bButtonPressed) // Not pressed? Reset timer
 80030ca:	4b4c      	ldr	r3, [pc, #304]	; (80031fc <GPIOManager+0x1e4>)
 80030cc:	781b      	ldrb	r3, [r3, #0]
 80030ce:	f083 0301 	eor.w	r3, r3, #1
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d002      	beq.n	80030de <GPIOManager+0xc6>
	{
		u32PressStartTime_ms = 0;
 80030d8:	4b49      	ldr	r3, [pc, #292]	; (8003200 <GPIOManager+0x1e8>)
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
	}

	bSafetyActive = (HAL_GPIO_ReadPin(Safety_ON_GPIO_Port,Safety_ON_Pin) == GPIO_PIN_SET);
 80030de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80030e2:	4845      	ldr	r0, [pc, #276]	; (80031f8 <GPIOManager+0x1e0>)
 80030e4:	f004 f824 	bl	8007130 <HAL_GPIO_ReadPin>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	bf0c      	ite	eq
 80030ee:	2301      	moveq	r3, #1
 80030f0:	2300      	movne	r3, #0
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	4b43      	ldr	r3, [pc, #268]	; (8003204 <GPIOManager+0x1ec>)
 80030f6:	701a      	strb	r2, [r3, #0]

	if(bSafetyActive && (u32SafetyStartTime_ms == 0))
 80030f8:	4b42      	ldr	r3, [pc, #264]	; (8003204 <GPIOManager+0x1ec>)
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <GPIOManager+0xf8>
 8003100:	4b41      	ldr	r3, [pc, #260]	; (8003208 <GPIOManager+0x1f0>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d103      	bne.n	8003110 <GPIOManager+0xf8>
	{
		u32SafetyStartTime_ms = u32CurrentTime_ms;//Initialize timer
 8003108:	4a3f      	ldr	r2, [pc, #252]	; (8003208 <GPIOManager+0x1f0>)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	e01c      	b.n	800314a <GPIOManager+0x132>
	}
	else if(bSafetyActive && (u32CurrentTime_ms - u32SafetyStartTime_ms > 100)) // Software debounce
 8003110:	4b3c      	ldr	r3, [pc, #240]	; (8003204 <GPIOManager+0x1ec>)
 8003112:	781b      	ldrb	r3, [r3, #0]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d00a      	beq.n	800312e <GPIOManager+0x116>
 8003118:	4b3b      	ldr	r3, [pc, #236]	; (8003208 <GPIOManager+0x1f0>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	683a      	ldr	r2, [r7, #0]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b64      	cmp	r3, #100	; 0x64
 8003122:	d904      	bls.n	800312e <GPIOManager+0x116>
	{
		stove->bSafetyOn = true;
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2201      	movs	r2, #1
 8003128:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
 800312c:	e00d      	b.n	800314a <GPIOManager+0x132>
	}
	else if(!bSafetyActive) // Not active? Reset timer
 800312e:	4b35      	ldr	r3, [pc, #212]	; (8003204 <GPIOManager+0x1ec>)
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	f083 0301 	eor.w	r3, r3, #1
 8003136:	b2db      	uxtb	r3, r3
 8003138:	2b00      	cmp	r3, #0
 800313a:	d006      	beq.n	800314a <GPIOManager+0x132>
	{
		u32SafetyStartTime_ms = 0;
 800313c:	4b32      	ldr	r3, [pc, #200]	; (8003208 <GPIOManager+0x1f0>)
 800313e:	2200      	movs	r2, #0
 8003140:	601a      	str	r2, [r3, #0]
		stove->bSafetyOn = false;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2200      	movs	r2, #0
 8003146:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	}


	// Fans management
	if(stove->bDoorOpen)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8003150:	2b00      	cmp	r3, #0
 8003152:	d01a      	beq.n	800318a <GPIOManager+0x172>
	{
		HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,RESET);
 8003154:	2200      	movs	r2, #0
 8003156:	2140      	movs	r1, #64	; 0x40
 8003158:	482c      	ldr	r0, [pc, #176]	; (800320c <GPIOManager+0x1f4>)
 800315a:	f004 f800 	bl	800715e <HAL_GPIO_WritePin>
		if(stove->fBaffleTemp < P2F(uParam->s32FAN_KOP))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69dc      	ldr	r4, [r3, #28]
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	685b      	ldr	r3, [r3, #4]
 8003166:	4618      	mov	r0, r3
 8003168:	f7fd fe12 	bl	8000d90 <__aeabi_i2f>
 800316c:	4603      	mov	r3, r0
 800316e:	4619      	mov	r1, r3
 8003170:	4620      	mov	r0, r4
 8003172:	f7fd ffff 	bl	8001174 <__aeabi_fcmplt>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d100      	bne.n	800317e <GPIOManager+0x166>
		{
			HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
		}
		return;
 800317c:	e038      	b.n	80031f0 <GPIOManager+0x1d8>
			HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
 800317e:	2200      	movs	r2, #0
 8003180:	2180      	movs	r1, #128	; 0x80
 8003182:	4822      	ldr	r0, [pc, #136]	; (800320c <GPIOManager+0x1f4>)
 8003184:	f003 ffeb 	bl	800715e <HAL_GPIO_WritePin>
		return;
 8003188:	e032      	b.n	80031f0 <GPIOManager+0x1d8>
	}

	if(stove->fBaffleTemp > P2F(uParam->s32FAN_KIP))
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	69dc      	ldr	r4, [r3, #28]
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4618      	mov	r0, r3
 8003194:	f7fd fdfc 	bl	8000d90 <__aeabi_i2f>
 8003198:	4603      	mov	r3, r0
 800319a:	4619      	mov	r1, r3
 800319c:	4620      	mov	r0, r4
 800319e:	f7fe f807 	bl	80011b0 <__aeabi_fcmpgt>
 80031a2:	4603      	mov	r3, r0
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d00a      	beq.n	80031be <GPIOManager+0x1a6>
	{
		  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,SET);
 80031a8:	2201      	movs	r2, #1
 80031aa:	2140      	movs	r1, #64	; 0x40
 80031ac:	4817      	ldr	r0, [pc, #92]	; (800320c <GPIOManager+0x1f4>)
 80031ae:	f003 ffd6 	bl	800715e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,SET);
 80031b2:	2201      	movs	r2, #1
 80031b4:	2180      	movs	r1, #128	; 0x80
 80031b6:	4815      	ldr	r0, [pc, #84]	; (800320c <GPIOManager+0x1f4>)
 80031b8:	f003 ffd1 	bl	800715e <HAL_GPIO_WritePin>
 80031bc:	e018      	b.n	80031f0 <GPIOManager+0x1d8>
	}else if(stove->fBaffleTemp < P2F(uParam->s32FAN_KOP))
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	69dc      	ldr	r4, [r3, #28]
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	4618      	mov	r0, r3
 80031c8:	f7fd fde2 	bl	8000d90 <__aeabi_i2f>
 80031cc:	4603      	mov	r3, r0
 80031ce:	4619      	mov	r1, r3
 80031d0:	4620      	mov	r0, r4
 80031d2:	f7fd ffcf 	bl	8001174 <__aeabi_fcmplt>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d009      	beq.n	80031f0 <GPIOManager+0x1d8>
	{
		  HAL_GPIO_WritePin(SPEED2_COIL_GPIO_Port,SPEED2_COIL_Pin,RESET);
 80031dc:	2200      	movs	r2, #0
 80031de:	2140      	movs	r1, #64	; 0x40
 80031e0:	480a      	ldr	r0, [pc, #40]	; (800320c <GPIOManager+0x1f4>)
 80031e2:	f003 ffbc 	bl	800715e <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(SPEED3_COIL_GPIO_Port,SPEED3_COIL_Pin,RESET);
 80031e6:	2200      	movs	r2, #0
 80031e8:	2180      	movs	r1, #128	; 0x80
 80031ea:	4808      	ldr	r0, [pc, #32]	; (800320c <GPIOManager+0x1f4>)
 80031ec:	f003 ffb7 	bl	800715e <HAL_GPIO_WritePin>
	}


}
 80031f0:	3714      	adds	r7, #20
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd90      	pop	{r4, r7, pc}
 80031f6:	bf00      	nop
 80031f8:	40010c00 	.word	0x40010c00
 80031fc:	20000c20 	.word	0x20000c20
 8003200:	20000c24 	.word	0x20000c24
 8003204:	20000c28 	.word	0x20000c28
 8003208:	20000c2c 	.word	0x20000c2c
 800320c:	40011000 	.word	0x40011000

08003210 <Motor_task>:

bool StepperAtSetpoint(StepObj *motor);
bool StepperLimitSwitchActive(StepObj *motor);

void Motor_task(void const * argument)
{
 8003210:	b590      	push	{r4, r7, lr}
 8003212:	b0af      	sub	sp, #188	; 0xbc
 8003214:	af00      	add	r7, sp, #0
 8003216:	6078      	str	r0, [r7, #4]

	Step1_2_3_WAKE();
 8003218:	2200      	movs	r2, #0
 800321a:	2110      	movs	r1, #16
 800321c:	48c6      	ldr	r0, [pc, #792]	; (8003538 <Motor_task+0x328>)
 800321e:	f003 ff9e 	bl	800715e <HAL_GPIO_WritePin>

	StepObj motor[NumberOfMotors] = {
 8003222:	f107 0314 	add.w	r3, r7, #20
 8003226:	229c      	movs	r2, #156	; 0x9c
 8003228:	2100      	movs	r1, #0
 800322a:	4618      	mov	r0, r3
 800322c:	f00c f966 	bl	800f4fc <memset>
 8003230:	2308      	movs	r3, #8
 8003232:	833b      	strh	r3, [r7, #24]
 8003234:	2320      	movs	r3, #32
 8003236:	837b      	strh	r3, [r7, #26]
 8003238:	2310      	movs	r3, #16
 800323a:	83bb      	strh	r3, [r7, #28]
 800323c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003240:	83fb      	strh	r3, [r7, #30]
 8003242:	2304      	movs	r3, #4
 8003244:	843b      	strh	r3, [r7, #32]
 8003246:	2301      	movs	r3, #1
 8003248:	847b      	strh	r3, [r7, #34]	; 0x22
 800324a:	4bbc      	ldr	r3, [pc, #752]	; (800353c <Motor_task+0x32c>)
 800324c:	627b      	str	r3, [r7, #36]	; 0x24
 800324e:	4bbb      	ldr	r3, [pc, #748]	; (800353c <Motor_task+0x32c>)
 8003250:	62bb      	str	r3, [r7, #40]	; 0x28
 8003252:	4bba      	ldr	r3, [pc, #744]	; (800353c <Motor_task+0x32c>)
 8003254:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003256:	4bb8      	ldr	r3, [pc, #736]	; (8003538 <Motor_task+0x328>)
 8003258:	633b      	str	r3, [r7, #48]	; 0x30
 800325a:	4bb9      	ldr	r3, [pc, #740]	; (8003540 <Motor_task+0x330>)
 800325c:	637b      	str	r3, [r7, #52]	; 0x34
 800325e:	4bb6      	ldr	r3, [pc, #728]	; (8003538 <Motor_task+0x328>)
 8003260:	63bb      	str	r3, [r7, #56]	; 0x38
 8003262:	2364      	movs	r3, #100	; 0x64
 8003264:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8003268:	2364      	movs	r3, #100	; 0x64
 800326a:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 800326e:	2361      	movs	r3, #97	; 0x61
 8003270:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 8003274:	2306      	movs	r3, #6
 8003276:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800327a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800327e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 8003282:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003286:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
 800328a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800328e:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
 8003292:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003296:	f8a7 3052 	strh.w	r3, [r7, #82]	; 0x52
 800329a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800329e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
 80032a2:	2302      	movs	r3, #2
 80032a4:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80032a8:	4ba3      	ldr	r3, [pc, #652]	; (8003538 <Motor_task+0x328>)
 80032aa:	65bb      	str	r3, [r7, #88]	; 0x58
 80032ac:	4ba2      	ldr	r3, [pc, #648]	; (8003538 <Motor_task+0x328>)
 80032ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80032b0:	4ba1      	ldr	r3, [pc, #644]	; (8003538 <Motor_task+0x328>)
 80032b2:	663b      	str	r3, [r7, #96]	; 0x60
 80032b4:	4ba0      	ldr	r3, [pc, #640]	; (8003538 <Motor_task+0x328>)
 80032b6:	667b      	str	r3, [r7, #100]	; 0x64
 80032b8:	4b9f      	ldr	r3, [pc, #636]	; (8003538 <Motor_task+0x328>)
 80032ba:	66bb      	str	r3, [r7, #104]	; 0x68
 80032bc:	4b9e      	ldr	r3, [pc, #632]	; (8003538 <Motor_task+0x328>)
 80032be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032c0:	2364      	movs	r3, #100	; 0x64
 80032c2:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
 80032c6:	2364      	movs	r3, #100	; 0x64
 80032c8:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
 80032cc:	2361      	movs	r3, #97	; 0x61
 80032ce:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
 80032d2:	2302      	movs	r3, #2
 80032d4:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 80032d8:	2320      	movs	r3, #32
 80032da:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80032de:	2304      	movs	r3, #4
 80032e0:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 80032e4:	2380      	movs	r3, #128	; 0x80
 80032e6:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
 80032ea:	2320      	movs	r3, #32
 80032ec:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
 80032f0:	2310      	movs	r3, #16
 80032f2:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
 80032f6:	4b91      	ldr	r3, [pc, #580]	; (800353c <Motor_task+0x32c>)
 80032f8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80032fc:	4b8e      	ldr	r3, [pc, #568]	; (8003538 <Motor_task+0x328>)
 80032fe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003302:	4b8d      	ldr	r3, [pc, #564]	; (8003538 <Motor_task+0x328>)
 8003304:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003308:	4b8e      	ldr	r3, [pc, #568]	; (8003544 <Motor_task+0x334>)
 800330a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800330e:	4b8d      	ldr	r3, [pc, #564]	; (8003544 <Motor_task+0x334>)
 8003310:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003314:	4b8b      	ldr	r3, [pc, #556]	; (8003544 <Motor_task+0x334>)
 8003316:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800331a:	2364      	movs	r3, #100	; 0x64
 800331c:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
 8003320:	2364      	movs	r3, #100	; 0x64
 8003322:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
 8003326:	2361      	movs	r3, #97	; 0x61
 8003328:	f887 30a6 	strb.w	r3, [r7, #166]	; 0xa6
 800332c:	2306      	movs	r3, #6
 800332e:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
								Step2_STEP_GPIO_Port, Step2_ENABLE_GPIO_Port, Step2_RESET_GPIO_Port,Step2_LowCurrent_GPIO_Port,Step2_DIR_GPIO_Port, Limit_switch2_GPIO_Port),
			STEPPER_INIT(PF_SECONDARY_MINIMUM_OPENING,PF_SECONDARY_FULL_OPEN, Step3_STEP_Pin,Step3_ENABLE_Pin,Step3_RESET_Pin,Step3_LowCurrent_Pin,Step3_DIR_Pin, Limit_switch3_Pin,
										Step3_STEP_GPIO_Port,Step3_ENABLE_GPIO_Port,Step3_RESET_GPIO_Port,Step3_LowCurrent_GPIO_Port,Step3_DIR_GPIO_Port, Limit_switch3_GPIO_Port),
			};

	bool AllInPlace = true;
 8003332:	2301      	movs	r3, #1
 8003334:	74fb      	strb	r3, [r7, #19]
	uint8_t u8cmd_buf[6] = {0x00};
 8003336:	2300      	movs	r3, #0
 8003338:	60fb      	str	r3, [r7, #12]
 800333a:	2300      	movs	r3, #0
 800333c:	823b      	strh	r3, [r7, #16]
	uint32_t u32CurrentTime_ms = 0;
 800333e:	2300      	movs	r3, #0
 8003340:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  for(;;)
  {
	  u32CurrentTime_ms = osKernelSysTick();
 8003344:	f008 fe99 	bl	800c07a <osKernelSysTick>
 8003348:	f8c7 00b0 	str.w	r0, [r7, #176]	; 0xb0

	  if(xMessageBufferIsFull(MotorControlsHandle) == pdTRUE)
 800334c:	4b7e      	ldr	r3, [pc, #504]	; (8003548 <Motor_task+0x338>)
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	4618      	mov	r0, r3
 8003352:	f009 ff24 	bl	800d19e <xStreamBufferIsFull>
 8003356:	4603      	mov	r3, r0
 8003358:	2b01      	cmp	r3, #1
 800335a:	d14c      	bne.n	80033f6 <Motor_task+0x1e6>
	  {
		  xMessageBufferReceive(MotorControlsHandle, u8cmd_buf, 6, 5);
 800335c:	4b7a      	ldr	r3, [pc, #488]	; (8003548 <Motor_task+0x338>)
 800335e:	6818      	ldr	r0, [r3, #0]
 8003360:	f107 010c 	add.w	r1, r7, #12
 8003364:	2305      	movs	r3, #5
 8003366:	2206      	movs	r2, #6
 8003368:	f009 fe53 	bl	800d012 <xStreamBufferReceive>

		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 800336c:	2300      	movs	r3, #0
 800336e:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 8003372:	e03c      	b.n	80033ee <Motor_task+0x1de>
		  {
#if NOVIKA_SETUP
			  motor[i].u8SetPoint = 2*MIN(u8cmd_buf[2*i], motor->u8MaxValue);
 8003374:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 8003378:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 800337c:	005b      	lsls	r3, r3, #1
 800337e:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003382:	440b      	add	r3, r1
 8003384:	f813 3cac 	ldrb.w	r3, [r3, #-172]
 8003388:	4293      	cmp	r3, r2
 800338a:	bf28      	it	cs
 800338c:	4613      	movcs	r3, r2
 800338e:	b2da      	uxtb	r2, r3
 8003390:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 8003394:	0052      	lsls	r2, r2, #1
 8003396:	b2d1      	uxtb	r1, r2
 8003398:	2234      	movs	r2, #52	; 0x34
 800339a:	fb02 f303 	mul.w	r3, r2, r3
 800339e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80033a2:	4413      	add	r3, r2
 80033a4:	3b7b      	subs	r3, #123	; 0x7b
 80033a6:	460a      	mov	r2, r1
 80033a8:	701a      	strb	r2, [r3, #0]
#else
			  motor[i].u8SetPoint = MIN(u8cmd_buf[2*i], motor->u8MaxValue);
#endif

			  motor[i].fSecPerStep = (float) (u8cmd_buf[2*i + 1])/10;
 80033aa:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80033ae:	005b      	lsls	r3, r3, #1
 80033b0:	3301      	adds	r3, #1
 80033b2:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80033b6:	4413      	add	r3, r2
 80033b8:	f813 3cac 	ldrb.w	r3, [r3, #-172]
 80033bc:	4618      	mov	r0, r3
 80033be:	f7fd fce3 	bl	8000d88 <__aeabi_ui2f>
 80033c2:	4603      	mov	r3, r0
 80033c4:	f897 40b7 	ldrb.w	r4, [r7, #183]	; 0xb7
 80033c8:	4960      	ldr	r1, [pc, #384]	; (800354c <Motor_task+0x33c>)
 80033ca:	4618      	mov	r0, r3
 80033cc:	f7fd fde8 	bl	8000fa0 <__aeabi_fdiv>
 80033d0:	4603      	mov	r3, r0
 80033d2:	461a      	mov	r2, r3
 80033d4:	2334      	movs	r3, #52	; 0x34
 80033d6:	fb03 f304 	mul.w	r3, r3, r4
 80033da:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 80033de:	440b      	add	r3, r1
 80033e0:	3b74      	subs	r3, #116	; 0x74
 80033e2:	601a      	str	r2, [r3, #0]
		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 80033e4:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80033e8:	3301      	adds	r3, #1
 80033ea:	f887 30b7 	strb.w	r3, [r7, #183]	; 0xb7
 80033ee:	f897 30b7 	ldrb.w	r3, [r7, #183]	; 0xb7
 80033f2:	2b02      	cmp	r3, #2
 80033f4:	d9be      	bls.n	8003374 <Motor_task+0x164>
		  }
	  }


	  if(StepperAtSetpoint(&motor[PrimaryStepper]) && StepperAtSetpoint(&motor[GrillStepper]) //TODO: receive commands at every passage
 80033f6:	f107 0314 	add.w	r3, r7, #20
 80033fa:	4618      	mov	r0, r3
 80033fc:	f000 f8ec 	bl	80035d8 <StepperAtSetpoint>
 8003400:	4603      	mov	r3, r0
 8003402:	2b00      	cmp	r3, #0
 8003404:	d023      	beq.n	800344e <Motor_task+0x23e>
 8003406:	f107 0314 	add.w	r3, r7, #20
 800340a:	3334      	adds	r3, #52	; 0x34
 800340c:	4618      	mov	r0, r3
 800340e:	f000 f8e3 	bl	80035d8 <StepperAtSetpoint>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d01a      	beq.n	800344e <Motor_task+0x23e>
			  && StepperAtSetpoint(&motor[SecondaryStepper]))
 8003418:	f107 0314 	add.w	r3, r7, #20
 800341c:	3368      	adds	r3, #104	; 0x68
 800341e:	4618      	mov	r0, r3
 8003420:	f000 f8da 	bl	80035d8 <StepperAtSetpoint>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d011      	beq.n	800344e <Motor_task+0x23e>
	  {
		  if(!AllInPlace)
 800342a:	7cfb      	ldrb	r3, [r7, #19]
 800342c:	f083 0301 	eor.w	r3, r3, #1
 8003430:	b2db      	uxtb	r3, r3
 8003432:	2b00      	cmp	r3, #0
 8003434:	f000 80ca 	beq.w	80035cc <Motor_task+0x3bc>
		  {
			  AllInPlace = true;
 8003438:	2301      	movs	r3, #1
 800343a:	74fb      	strb	r3, [r7, #19]
			  xQueueSend(MotorInPlaceHandle,&AllInPlace,0);
 800343c:	4b44      	ldr	r3, [pc, #272]	; (8003550 <Motor_task+0x340>)
 800343e:	6818      	ldr	r0, [r3, #0]
 8003440:	f107 0113 	add.w	r1, r7, #19
 8003444:	2300      	movs	r3, #0
 8003446:	2200      	movs	r2, #0
 8003448:	f009 f8a8 	bl	800c59c <xQueueGenericSend>
		  if(!AllInPlace)
 800344c:	e0be      	b.n	80035cc <Motor_task+0x3bc>
		  }

	  }else
	  {
		  AllInPlace = false;
 800344e:	2300      	movs	r3, #0
 8003450:	74fb      	strb	r3, [r7, #19]
		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 8003452:	2300      	movs	r3, #0
 8003454:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 8003458:	e0b3      	b.n	80035c2 <Motor_task+0x3b2>
		  {

			  if(!StepperAtSetpoint(&motor[i]) && (u32CurrentTime_ms - motor[i].u32LastMove_ms > STEP_PERIOD))
 800345a:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800345e:	f107 0214 	add.w	r2, r7, #20
 8003462:	2134      	movs	r1, #52	; 0x34
 8003464:	fb01 f303 	mul.w	r3, r1, r3
 8003468:	4413      	add	r3, r2
 800346a:	4618      	mov	r0, r3
 800346c:	f000 f8b4 	bl	80035d8 <StepperAtSetpoint>
 8003470:	4603      	mov	r3, r0
 8003472:	f083 0301 	eor.w	r3, r3, #1
 8003476:	b2db      	uxtb	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	f000 809d 	beq.w	80035b8 <Motor_task+0x3a8>
 800347e:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8003482:	2234      	movs	r2, #52	; 0x34
 8003484:	fb02 f303 	mul.w	r3, r2, r3
 8003488:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 800348c:	4413      	add	r3, r2
 800348e:	3b78      	subs	r3, #120	; 0x78
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003496:	1ad3      	subs	r3, r2, r3
 8003498:	2b01      	cmp	r3, #1
 800349a:	f240 808d 	bls.w	80035b8 <Motor_task+0x3a8>
			  {
				  if((motor[i].u8SetPoint == 0) && (motor[i].fSecPerStep == 0.0))
 800349e:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80034a2:	2234      	movs	r2, #52	; 0x34
 80034a4:	fb02 f303 	mul.w	r3, r2, r3
 80034a8:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80034ac:	4413      	add	r3, r2
 80034ae:	3b7b      	subs	r3, #123	; 0x7b
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d14e      	bne.n	8003554 <Motor_task+0x344>
 80034b6:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80034ba:	2234      	movs	r2, #52	; 0x34
 80034bc:	fb02 f303 	mul.w	r3, r2, r3
 80034c0:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 80034c4:	4413      	add	r3, r2
 80034c6:	3b74      	subs	r3, #116	; 0x74
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	f04f 0100 	mov.w	r1, #0
 80034ce:	4618      	mov	r0, r3
 80034d0:	f7fd fe46 	bl	8001160 <__aeabi_fcmpeq>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d03c      	beq.n	8003554 <Motor_task+0x344>
				  {
					  if(StepperSetToZero(&motor[i]))
 80034da:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80034de:	f107 0214 	add.w	r2, r7, #20
 80034e2:	2134      	movs	r1, #52	; 0x34
 80034e4:	fb01 f303 	mul.w	r3, r1, r3
 80034e8:	4413      	add	r3, r2
 80034ea:	4618      	mov	r0, r3
 80034ec:	f000 f888 	bl	8003600 <StepperSetToZero>
 80034f0:	4603      	mov	r3, r0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d060      	beq.n	80035b8 <Motor_task+0x3a8>
					  {
						  motor[i].u8SetPoint = motor[i].u8MinValue;
 80034f6:	f897 20b6 	ldrb.w	r2, [r7, #182]	; 0xb6
 80034fa:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80034fe:	2134      	movs	r1, #52	; 0x34
 8003500:	fb01 f202 	mul.w	r2, r1, r2
 8003504:	f107 01b8 	add.w	r1, r7, #184	; 0xb8
 8003508:	440a      	add	r2, r1
 800350a:	3a79      	subs	r2, #121	; 0x79
 800350c:	7811      	ldrb	r1, [r2, #0]
 800350e:	2234      	movs	r2, #52	; 0x34
 8003510:	fb02 f303 	mul.w	r3, r2, r3
 8003514:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003518:	4413      	add	r3, r2
 800351a:	3b7b      	subs	r3, #123	; 0x7b
 800351c:	460a      	mov	r2, r1
 800351e:	701a      	strb	r2, [r3, #0]
						  StepperDisable(&motor[i]);
 8003520:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8003524:	f107 0214 	add.w	r2, r7, #20
 8003528:	2134      	movs	r1, #52	; 0x34
 800352a:	fb01 f303 	mul.w	r3, r1, r3
 800352e:	4413      	add	r3, r2
 8003530:	4618      	mov	r0, r3
 8003532:	f000 f96a 	bl	800380a <StepperDisable>
					  if(StepperSetToZero(&motor[i]))
 8003536:	e03f      	b.n	80035b8 <Motor_task+0x3a8>
 8003538:	40011000 	.word	0x40011000
 800353c:	40010c00 	.word	0x40010c00
 8003540:	40011400 	.word	0x40011400
 8003544:	40010800 	.word	0x40010800
 8003548:	200039b4 	.word	0x200039b4
 800354c:	41200000 	.word	0x41200000
 8003550:	200039b0 	.word	0x200039b0
					  }

				  }else if(u32CurrentTime_ms - motor[i].u32LastMove_ms > motor[i].fSecPerStep*1000)
 8003554:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 8003558:	2234      	movs	r2, #52	; 0x34
 800355a:	fb02 f303 	mul.w	r3, r2, r3
 800355e:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003562:	4413      	add	r3, r2
 8003564:	3b78      	subs	r3, #120	; 0x78
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800356c:	1ad3      	subs	r3, r2, r3
 800356e:	4618      	mov	r0, r3
 8003570:	f7fd fc0a 	bl	8000d88 <__aeabi_ui2f>
 8003574:	4604      	mov	r4, r0
 8003576:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 800357a:	2234      	movs	r2, #52	; 0x34
 800357c:	fb02 f303 	mul.w	r3, r2, r3
 8003580:	f107 02b8 	add.w	r2, r7, #184	; 0xb8
 8003584:	4413      	add	r3, r2
 8003586:	3b74      	subs	r3, #116	; 0x74
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	4912      	ldr	r1, [pc, #72]	; (80035d4 <Motor_task+0x3c4>)
 800358c:	4618      	mov	r0, r3
 800358e:	f7fd fc53 	bl	8000e38 <__aeabi_fmul>
 8003592:	4603      	mov	r3, r0
 8003594:	4619      	mov	r1, r3
 8003596:	4620      	mov	r0, r4
 8003598:	f7fd fe0a 	bl	80011b0 <__aeabi_fcmpgt>
 800359c:	4603      	mov	r3, r0
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d00a      	beq.n	80035b8 <Motor_task+0x3a8>
				  {
					  StepperAdjustPosition(&motor[i]);
 80035a2:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80035a6:	f107 0214 	add.w	r2, r7, #20
 80035aa:	2134      	movs	r1, #52	; 0x34
 80035ac:	fb01 f303 	mul.w	r3, r1, r3
 80035b0:	4413      	add	r3, r2
 80035b2:	4618      	mov	r0, r3
 80035b4:	f000 f84d 	bl	8003652 <StepperAdjustPosition>
		  for(uint8_t i = 0;i < NumberOfMotors;i++)
 80035b8:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80035bc:	3301      	adds	r3, #1
 80035be:	f887 30b6 	strb.w	r3, [r7, #182]	; 0xb6
 80035c2:	f897 30b6 	ldrb.w	r3, [r7, #182]	; 0xb6
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	f67f af47 	bls.w	800345a <Motor_task+0x24a>

		  }

	  }

	  osDelay(1);
 80035cc:	2001      	movs	r0, #1
 80035ce:	f008 fdb0 	bl	800c132 <osDelay>
	  u32CurrentTime_ms = osKernelSysTick();
 80035d2:	e6b7      	b.n	8003344 <Motor_task+0x134>
 80035d4:	447a0000 	.word	0x447a0000

080035d8 <StepperAtSetpoint>:


}

bool StepperAtSetpoint(StepObj *motor)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	return motor->u8Position == motor->u8SetPoint;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80035ec:	429a      	cmp	r2, r3
 80035ee:	bf0c      	ite	eq
 80035f0:	2301      	moveq	r3, #1
 80035f2:	2300      	movne	r3, #0
 80035f4:	b2db      	uxtb	r3, r3
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	370c      	adds	r7, #12
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bc80      	pop	{r7}
 80035fe:	4770      	bx	lr

08003600 <StepperSetToZero>:

bool StepperSetToZero(StepObj *motor)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
	if(!StepperLimitSwitchActive(motor))
 8003608:	6878      	ldr	r0, [r7, #4]
 800360a:	f000 f8b0 	bl	800376e <StepperLimitSwitchActive>
 800360e:	4603      	mov	r3, r0
 8003610:	f083 0301 	eor.w	r3, r3, #1
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d010      	beq.n	800363c <StepperSetToZero+0x3c>
	{
		StepperEnable(motor);
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f000 f8bd 	bl	800379a <StepperEnable>
		StepperLowCurrentON(motor);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f000 f8e2 	bl	80037ea <StepperLowCurrentON>
	    motor->sDirection = Closing;
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2201      	movs	r2, #1
 800362a:	701a      	strb	r2, [r3, #0]
	    StepperSetDirection(motor);
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	f000 f8fc 	bl	800382a <StepperSetDirection>

	    StepperToggleOneStep(motor);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 f87b 	bl	800372e <StepperToggleOneStep>
	    return false;
 8003638:	2300      	movs	r3, #0
 800363a:	e006      	b.n	800364a <StepperSetToZero+0x4a>

	}
	motor->u8Position = motor->u8MinValue;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	return true;
 8003648:	2301      	movs	r3, #1
}
 800364a:	4618      	mov	r0, r3
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <StepperAdjustPosition>:
    	osDelay(50);
	}
}
*/
void StepperAdjustPosition(StepObj *motor)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b084      	sub	sp, #16
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]

	int8_t delta_pos;

    if(StepperLimitSwitchActive(motor))
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f887 	bl	800376e <StepperLimitSwitchActive>
 8003660:	4603      	mov	r3, r0
 8003662:	2b00      	cmp	r3, #0
 8003664:	d005      	beq.n	8003672 <StepperAdjustPosition+0x20>
    {
    	motor->u8Position = motor->u8MinValue;
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    }

	StepperEnable(motor);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 f891 	bl	800379a <StepperEnable>
	StepperLowCurrentOFF(motor);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 f8a6 	bl	80037ca <StepperLowCurrentOFF>

	if(motor->u8Position > motor->u8SetPoint)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800368a:	429a      	cmp	r2, r3
 800368c:	d908      	bls.n	80036a0 <StepperAdjustPosition+0x4e>
	{
		motor->sDirection = Closing;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2201      	movs	r2, #1
 8003692:	701a      	strb	r2, [r3, #0]
		StepperSetDirection(motor);
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f000 f8c8 	bl	800382a <StepperSetDirection>
		delta_pos = -1;
 800369a:	23ff      	movs	r3, #255	; 0xff
 800369c:	73fb      	strb	r3, [r7, #15]
 800369e:	e007      	b.n	80036b0 <StepperAdjustPosition+0x5e>
	}
	else
	{
		motor->sDirection = Opening;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	701a      	strb	r2, [r3, #0]
		StepperSetDirection(motor);
 80036a6:	6878      	ldr	r0, [r7, #4]
 80036a8:	f000 f8bf 	bl	800382a <StepperSetDirection>
		delta_pos = 1;
 80036ac:	2301      	movs	r3, #1
 80036ae:	73fb      	strb	r3, [r7, #15]
	}


    motor->u8Position += delta_pos;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80036b6:	7bfb      	ldrb	r3, [r7, #15]
 80036b8:	4413      	add	r3, r2
 80036ba:	b2da      	uxtb	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	StepperToggleOneStep(motor);
 80036c2:	6878      	ldr	r0, [r7, #4]
 80036c4:	f000 f833 	bl	800372e <StepperToggleOneStep>

    if(StepperLimitSwitchActive(motor) && motor->sDirection == Closing)
 80036c8:	6878      	ldr	r0, [r7, #4]
 80036ca:	f000 f850 	bl	800376e <StepperLimitSwitchActive>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00d      	beq.n	80036f0 <StepperAdjustPosition+0x9e>
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	781b      	ldrb	r3, [r3, #0]
 80036d8:	2b01      	cmp	r3, #1
 80036da:	d109      	bne.n	80036f0 <StepperAdjustPosition+0x9e>
	{
		motor->u8Position = motor->u8MinValue; // On a atteint le minimum, on peut dsactiver le moteur
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		StepperDisable(motor);
 80036e8:	6878      	ldr	r0, [r7, #4]
 80036ea:	f000 f88e 	bl	800380a <StepperDisable>
 80036ee:	e00f      	b.n	8003710 <StepperAdjustPosition+0xbe>
	}
    else if(motor->u8Position == motor->u8MinValue) // On pense qu'on est au minimum, mais on est perdu
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
 80036fc:	429a      	cmp	r2, r3
 80036fe:	d107      	bne.n	8003710 <StepperAdjustPosition+0xbe>
    {
    	motor->u8SetPoint = 0; 		// On demande une remise  zro
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	2200      	movs	r2, #0
 8003704:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    	motor->fSecPerStep = 0.0;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f04f 0200 	mov.w	r2, #0
 800370e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    if(motor->u8Position == motor->u8SetPoint)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800371c:	429a      	cmp	r2, r3
 800371e:	d102      	bne.n	8003726 <StepperAdjustPosition+0xd4>
    {
    	StepperLowCurrentON(motor); // To remove if spring load is too strong (reduces torque)
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	f000 f862 	bl	80037ea <StepperLowCurrentON>
    }

}
 8003726:	bf00      	nop
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}

0800372e <StepperToggleOneStep>:

void StepperToggleOneStep(StepObj * motor)
{
 800372e:	b580      	push	{r7, lr}
 8003730:	b082      	sub	sp, #8
 8003732:	af00      	add	r7, sp, #0
 8003734:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(motor->sPins.PWM_PORT,motor->sPins.PWM_PIN,GPIO_PIN_RESET);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6918      	ldr	r0, [r3, #16]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	889b      	ldrh	r3, [r3, #4]
 800373e:	2200      	movs	r2, #0
 8003740:	4619      	mov	r1, r3
 8003742:	f003 fd0c 	bl	800715e <HAL_GPIO_WritePin>
	osDelay(STEP_PERIOD);
 8003746:	2001      	movs	r0, #1
 8003748:	f008 fcf3 	bl	800c132 <osDelay>
	HAL_GPIO_WritePin(motor->sPins.PWM_PORT,motor->sPins.PWM_PIN,GPIO_PIN_SET);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6918      	ldr	r0, [r3, #16]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	889b      	ldrh	r3, [r3, #4]
 8003754:	2201      	movs	r2, #1
 8003756:	4619      	mov	r1, r3
 8003758:	f003 fd01 	bl	800715e <HAL_GPIO_WritePin>
	motor->u32LastMove_ms = osKernelSysTick();
 800375c:	f008 fc8d 	bl	800c07a <osKernelSysTick>
 8003760:	4602      	mov	r2, r0
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003766:	bf00      	nop
 8003768:	3708      	adds	r7, #8
 800376a:	46bd      	mov	sp, r7
 800376c:	bd80      	pop	{r7, pc}

0800376e <StepperLimitSwitchActive>:
bool StepperLimitSwitchActive(StepObj * motor)
{
 800376e:	b580      	push	{r7, lr}
 8003770:	b082      	sub	sp, #8
 8003772:	af00      	add	r7, sp, #0
 8003774:	6078      	str	r0, [r7, #4]

	return HAL_GPIO_ReadPin(motor->sPins.SWITCH_PORT,motor->sPins.SWITCH_PIN) == GPIO_PIN_RESET;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	89db      	ldrh	r3, [r3, #14]
 800377e:	4619      	mov	r1, r3
 8003780:	4610      	mov	r0, r2
 8003782:	f003 fcd5 	bl	8007130 <HAL_GPIO_ReadPin>
 8003786:	4603      	mov	r3, r0
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
}
 8003792:	4618      	mov	r0, r3
 8003794:	3708      	adds	r7, #8
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <StepperEnable>:

void StepperEnable(StepObj * motor)
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b082      	sub	sp, #8
 800379e:	af00      	add	r7, sp, #0
 80037a0:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->sPins.ENABLE_PORT,motor->sPins.ENABLE_PIN,GPIO_PIN_RESET);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6958      	ldr	r0, [r3, #20]
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	88db      	ldrh	r3, [r3, #6]
 80037aa:	2200      	movs	r2, #0
 80037ac:	4619      	mov	r1, r3
 80037ae:	f003 fcd6 	bl	800715e <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(motor->sPins.RESET_PORT,motor->sPins.RESET_PIN,GPIO_PIN_SET);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6998      	ldr	r0, [r3, #24]
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	891b      	ldrh	r3, [r3, #8]
 80037ba:	2201      	movs	r2, #1
 80037bc:	4619      	mov	r1, r3
 80037be:	f003 fcce 	bl	800715e <HAL_GPIO_WritePin>
}
 80037c2:	bf00      	nop
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <StepperLowCurrentOFF>:

void StepperLowCurrentOFF(StepObj *motor)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b082      	sub	sp, #8
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->sPins.LOW_CURRENT_PORT,motor->sPins.LOW_CURRENT_PIN,GPIO_PIN_RESET);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	69d8      	ldr	r0, [r3, #28]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	895b      	ldrh	r3, [r3, #10]
 80037da:	2200      	movs	r2, #0
 80037dc:	4619      	mov	r1, r3
 80037de:	f003 fcbe 	bl	800715e <HAL_GPIO_WritePin>
}
 80037e2:	bf00      	nop
 80037e4:	3708      	adds	r7, #8
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}

080037ea <StepperLowCurrentON>:

void StepperLowCurrentON(StepObj *motor)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b082      	sub	sp, #8
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->sPins.LOW_CURRENT_PORT,motor->sPins.LOW_CURRENT_PIN,GPIO_PIN_SET);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	69d8      	ldr	r0, [r3, #28]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	895b      	ldrh	r3, [r3, #10]
 80037fa:	2201      	movs	r2, #1
 80037fc:	4619      	mov	r1, r3
 80037fe:	f003 fcae 	bl	800715e <HAL_GPIO_WritePin>
}
 8003802:	bf00      	nop
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}

0800380a <StepperDisable>:

void StepperDisable(StepObj *motor)
{
 800380a:	b580      	push	{r7, lr}
 800380c:	b082      	sub	sp, #8
 800380e:	af00      	add	r7, sp, #0
 8003810:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(motor->sPins.ENABLE_PORT,motor->sPins.ENABLE_PIN,GPIO_PIN_SET);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6958      	ldr	r0, [r3, #20]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	88db      	ldrh	r3, [r3, #6]
 800381a:	2201      	movs	r2, #1
 800381c:	4619      	mov	r1, r3
 800381e:	f003 fc9e 	bl	800715e <HAL_GPIO_WritePin>
}
 8003822:	bf00      	nop
 8003824:	3708      	adds	r7, #8
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}

0800382a <StepperSetDirection>:

void StepperSetDirection(StepObj *motor)
{
 800382a:	b580      	push	{r7, lr}
 800382c:	b082      	sub	sp, #8
 800382e:	af00      	add	r7, sp, #0
 8003830:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(motor->sPins.DIRECTION_PORT,motor->sPins.DIRECTION_PIN,motor->sDirection);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	6a18      	ldr	r0, [r3, #32]
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	8999      	ldrh	r1, [r3, #12]
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	461a      	mov	r2, r3
 8003840:	f003 fc8d 	bl	800715e <HAL_GPIO_WritePin>
}
 8003844:	bf00      	nop
 8003846:	3708      	adds	r7, #8
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <PARAMFILE_Init>:

PFL_SHandle PARAMFILE_g_sHandle;
const PFL_SConfig m_sConfig = { .ptrLoadAll = LoadAllCallback, .ptrCommitAll = CommitAllCallback };

void PARAMFILE_Init()
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
	PFL_Init(&PARAMFILE_g_sHandle,  m_sParameterItems, PARAMETERITEM_COUNT, &m_sConfig);
 8003850:	4b05      	ldr	r3, [pc, #20]	; (8003868 <PARAMFILE_Init+0x1c>)
 8003852:	2271      	movs	r2, #113	; 0x71
 8003854:	4905      	ldr	r1, [pc, #20]	; (800386c <PARAMFILE_Init+0x20>)
 8003856:	4806      	ldr	r0, [pc, #24]	; (8003870 <PARAMFILE_Init+0x24>)
 8003858:	f000 f8a4 	bl	80039a4 <PFL_Init>
	//PFL_LoadAll(&PARAMFILE_g_sHandle);
	PFL_LoadAllDefault(&PARAMFILE_g_sHandle);
 800385c:	4804      	ldr	r0, [pc, #16]	; (8003870 <PARAMFILE_Init+0x24>)
 800385e:	f000 f8b6 	bl	80039ce <PFL_LoadAllDefault>
}
 8003862:	bf00      	nop
 8003864:	bd80      	pop	{r7, pc}
 8003866:	bf00      	nop
 8003868:	08014cac 	.word	0x08014cac
 800386c:	08014050 	.word	0x08014050
 8003870:	200038dc 	.word	0x200038dc

08003874 <PARAMFILE_GetParamEntryCount>:

uint32_t PARAMFILE_GetParamEntryCount()
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
	return PARAMFILE_g_sHandle.u32ParameterEntryCount;
 8003878:	4b02      	ldr	r3, [pc, #8]	; (8003884 <PARAMFILE_GetParamEntryCount+0x10>)
 800387a:	685b      	ldr	r3, [r3, #4]
}
 800387c:	4618      	mov	r0, r3
 800387e:	46bd      	mov	sp, r7
 8003880:	bc80      	pop	{r7}
 8003882:	4770      	bx	lr
 8003884:	200038dc 	.word	0x200038dc

08003888 <PARAMFILE_GetParamEntryByIndex>:

const PFL_SParameterItem* PARAMFILE_GetParamEntryByIndex(uint32_t u32Index)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
	if (u32Index >= PARAMETERITEM_COUNT)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2b70      	cmp	r3, #112	; 0x70
 8003894:	d901      	bls.n	800389a <PARAMFILE_GetParamEntryByIndex+0x12>
		return NULL;
 8003896:	2300      	movs	r3, #0
 8003898:	e007      	b.n	80038aa <PARAMFILE_GetParamEntryByIndex+0x22>
	return &PARAMFILE_g_sHandle.pParameterEntries[u32Index];
 800389a:	4b06      	ldr	r3, [pc, #24]	; (80038b4 <PARAMFILE_GetParamEntryByIndex+0x2c>)
 800389c:	6819      	ldr	r1, [r3, #0]
 800389e:	687a      	ldr	r2, [r7, #4]
 80038a0:	4613      	mov	r3, r2
 80038a2:	00db      	lsls	r3, r3, #3
 80038a4:	1a9b      	subs	r3, r3, r2
 80038a6:	009b      	lsls	r3, r3, #2
 80038a8:	440b      	add	r3, r1
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	370c      	adds	r7, #12
 80038ae:	46bd      	mov	sp, r7
 80038b0:	bc80      	pop	{r7}
 80038b2:	4770      	bx	lr
 80038b4:	200038dc 	.word	0x200038dc

080038b8 <LoadAllCallback>:

static void LoadAllCallback(const PFL_SHandle* psHandle)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	// TODO: Flash reading is not yet implemented
}
 80038c0:	bf00      	nop
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	bc80      	pop	{r7}
 80038c8:	4770      	bx	lr

080038ca <CommitAllCallback>:

static void CommitAllCallback(const PFL_SHandle* psHandle)
{
 80038ca:	b480      	push	{r7}
 80038cc:	b083      	sub	sp, #12
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	6078      	str	r0, [r7, #4]
	// TODO: Flash writing is not yet implemented
}
 80038d2:	bf00      	nop
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bc80      	pop	{r7}
 80038da:	4770      	bx	lr

080038dc <PB_GetUserParam>:


const PF_UsrParam* PB_GetUserParam()
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
	return &m_sMemBlock;
 80038e0:	4b02      	ldr	r3, [pc, #8]	; (80038ec <PB_GetUserParam+0x10>)
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	20000ec4 	.word	0x20000ec4

080038f0 <PB_GetOverheatParams>:

const PF_OverHeat_Thresholds_t* PB_GetOverheatParams(void)
{
 80038f0:	b480      	push	{r7}
 80038f2:	af00      	add	r7, sp, #0
	return &m_sOverheatParams;
 80038f4:	4b02      	ldr	r3, [pc, #8]	; (8003900 <PB_GetOverheatParams+0x10>)
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	46bd      	mov	sp, r7
 80038fa:	bc80      	pop	{r7}
 80038fc:	4770      	bx	lr
 80038fe:	bf00      	nop
 8003900:	20000eb4 	.word	0x20000eb4

08003904 <PB_GetWaitingParams>:


const PF_StateParam_t *PB_GetWaitingParams(void)
{
 8003904:	b480      	push	{r7}
 8003906:	af00      	add	r7, sp, #0
	return &m_sWaitingParams;
 8003908:	4b02      	ldr	r3, [pc, #8]	; (8003914 <PB_GetWaitingParams+0x10>)
}
 800390a:	4618      	mov	r0, r3
 800390c:	46bd      	mov	sp, r7
 800390e:	bc80      	pop	{r7}
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	20000c30 	.word	0x20000c30

08003918 <PB_GetReloadParams>:
const PF_StateParam_t *PB_GetReloadParams(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
	return &m_sReloadParams;
 800391c:	4b02      	ldr	r3, [pc, #8]	; (8003928 <PB_GetReloadParams+0x10>)
}
 800391e:	4618      	mov	r0, r3
 8003920:	46bd      	mov	sp, r7
 8003922:	bc80      	pop	{r7}
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	20000c8c 	.word	0x20000c8c

0800392c <PB_GetTRiseParams>:
const PF_StateParam_t *PB_GetTRiseParams(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
	return &m_sTRiseParams;
 8003930:	4b02      	ldr	r3, [pc, #8]	; (800393c <PB_GetTRiseParams+0x10>)
}
 8003932:	4618      	mov	r0, r3
 8003934:	46bd      	mov	sp, r7
 8003936:	bc80      	pop	{r7}
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	20000ce8 	.word	0x20000ce8

08003940 <PB_GetCombLowParams>:
const PF_StateParam_t *PB_GetCombLowParams(void)
{
 8003940:	b480      	push	{r7}
 8003942:	af00      	add	r7, sp, #0
	return &m_sCombLowParams;
 8003944:	4b02      	ldr	r3, [pc, #8]	; (8003950 <PB_GetCombLowParams+0x10>)
}
 8003946:	4618      	mov	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	20000d44 	.word	0x20000d44

08003954 <PB_GetCombHighParams>:
const PF_StateParam_t *PB_GetCombHighParams(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
	return &m_sCombHighParams;
 8003958:	4b02      	ldr	r3, [pc, #8]	; (8003964 <PB_GetCombHighParams+0x10>)
}
 800395a:	4618      	mov	r0, r3
 800395c:	46bd      	mov	sp, r7
 800395e:	bc80      	pop	{r7}
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	20000da0 	.word	0x20000da0

08003968 <PB_GetCoalLowParams>:
const PF_StateParam_t *PB_GetCoalLowParams(void)
{
 8003968:	b480      	push	{r7}
 800396a:	af00      	add	r7, sp, #0
	return &m_sCoalLowParams;
 800396c:	4b02      	ldr	r3, [pc, #8]	; (8003978 <PB_GetCoalLowParams+0x10>)
}
 800396e:	4618      	mov	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	bc80      	pop	{r7}
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	20000dfc 	.word	0x20000dfc

0800397c <PB_GetCoalHighParams>:
const PF_StateParam_t *PB_GetCoalHighParams(void)
{
 800397c:	b480      	push	{r7}
 800397e:	af00      	add	r7, sp, #0
	return &m_sCoalHighParams;
 8003980:	4b02      	ldr	r3, [pc, #8]	; (800398c <PB_GetCoalHighParams+0x10>)
}
 8003982:	4618      	mov	r0, r3
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000e58 	.word	0x20000e58

08003990 <PB_SpeedParams>:

const PF_StepperStepsPerSec_t *PB_SpeedParams(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
	return &m_sSpeedParams;
 8003994:	4b02      	ldr	r3, [pc, #8]	; (80039a0 <PB_SpeedParams+0x10>)
}
 8003996:	4618      	mov	r0, r3
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr
 800399e:	bf00      	nop
 80039a0:	20000ee0 	.word	0x20000ee0

080039a4 <PFL_Init>:

static const PFL_SParameterItem* GetParameterEntryByKey(const PFL_SHandle* pHandle, const char* szKey);
static PFL_ESETRET ValidateValueInt32(const PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterFile, int32_t s32Value);

void PFL_Init(PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterEntries, uint32_t u32ParameterEntryCount, const PFL_SConfig* psConfig)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b085      	sub	sp, #20
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	60f8      	str	r0, [r7, #12]
 80039ac:	60b9      	str	r1, [r7, #8]
 80039ae:	607a      	str	r2, [r7, #4]
 80039b0:	603b      	str	r3, [r7, #0]
	pHandle->pParameterEntries = pParameterEntries;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	601a      	str	r2, [r3, #0]
	pHandle->u32ParameterEntryCount = u32ParameterEntryCount;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	605a      	str	r2, [r3, #4]

	pHandle->psConfig = psConfig;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	683a      	ldr	r2, [r7, #0]
 80039c2:	609a      	str	r2, [r3, #8]
}
 80039c4:	bf00      	nop
 80039c6:	3714      	adds	r7, #20
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bc80      	pop	{r7}
 80039cc:	4770      	bx	lr

080039ce <PFL_LoadAllDefault>:
		}
	}
}

void PFL_LoadAllDefault(PFL_SHandle* pHandle)
{
 80039ce:	b580      	push	{r7, lr}
 80039d0:	b086      	sub	sp, #24
 80039d2:	af00      	add	r7, sp, #0
 80039d4:	6078      	str	r0, [r7, #4]
	if (pHandle->psConfig->ptrLoadAll != NULL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d004      	beq.n	80039ea <PFL_LoadAllDefault+0x1c>
		pHandle->psConfig->ptrLoadAll(pHandle);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	6878      	ldr	r0, [r7, #4]
 80039e8:	4798      	blx	r3

	// Verify variables and load default value if necessary
	for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 80039ea:	2300      	movs	r3, #0
 80039ec:	617b      	str	r3, [r7, #20]
 80039ee:	e016      	b.n	8003a1e <PFL_LoadAllDefault+0x50>
	{
		const PFL_SParameterItem* pEnt = &pHandle->pParameterEntries[i];
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6819      	ldr	r1, [r3, #0]
 80039f4:	697a      	ldr	r2, [r7, #20]
 80039f6:	4613      	mov	r3, r2
 80039f8:	00db      	lsls	r3, r3, #3
 80039fa:	1a9b      	subs	r3, r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	440b      	add	r3, r1
 8003a00:	613b      	str	r3, [r7, #16]

		if (pEnt->eType == PFL_TYPE_Int32)
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	7a1b      	ldrb	r3, [r3, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d106      	bne.n	8003a18 <PFL_LoadAllDefault+0x4a>
		{
			int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	68db      	ldr	r3, [r3, #12]
 8003a0e:	60fb      	str	r3, [r7, #12]
			*ps32Value = pEnt->uType.sInt32.s32Default;
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	691a      	ldr	r2, [r3, #16]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	601a      	str	r2, [r3, #0]
	for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	3301      	adds	r3, #1
 8003a1c:	617b      	str	r3, [r7, #20]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	685a      	ldr	r2, [r3, #4]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	429a      	cmp	r2, r3
 8003a26:	d8e3      	bhi.n	80039f0 <PFL_LoadAllDefault+0x22>
		}
	}
}
 8003a28:	bf00      	nop
 8003a2a:	bf00      	nop
 8003a2c:	3718      	adds	r7, #24
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}

08003a32 <PFL_GetValueInt32>:
	if (pHandle->psConfig->ptrCommitAll != NULL)
		pHandle->psConfig->ptrCommitAll(pHandle);
}

PFL_ESETRET PFL_GetValueInt32(const PFL_SHandle* pHandle, const char* szName, int32_t* psOut32Value)
{
 8003a32:	b580      	push	{r7, lr}
 8003a34:	b086      	sub	sp, #24
 8003a36:	af00      	add	r7, sp, #0
 8003a38:	60f8      	str	r0, [r7, #12]
 8003a3a:	60b9      	str	r1, [r7, #8]
 8003a3c:	607a      	str	r2, [r7, #4]
	const PFL_SParameterItem* pEnt = GetParameterEntryByKey(pHandle, szName);
 8003a3e:	68b9      	ldr	r1, [r7, #8]
 8003a40:	68f8      	ldr	r0, [r7, #12]
 8003a42:	f000 f873 	bl	8003b2c <GetParameterEntryByKey>
 8003a46:	6178      	str	r0, [r7, #20]
	if (pEnt == NULL || pEnt->eType != PFL_TYPE_Int32 || pEnt->vdVar == NULL)
 8003a48:	697b      	ldr	r3, [r7, #20]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d007      	beq.n	8003a5e <PFL_GetValueInt32+0x2c>
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	7a1b      	ldrb	r3, [r3, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d103      	bne.n	8003a5e <PFL_GetValueInt32+0x2c>
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	68db      	ldr	r3, [r3, #12]
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d101      	bne.n	8003a62 <PFL_GetValueInt32+0x30>
		return PFL_ESETRET_EntryNoFound;
 8003a5e:	2304      	movs	r3, #4
 8003a60:	e007      	b.n	8003a72 <PFL_GetValueInt32+0x40>

	const int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 8003a62:	697b      	ldr	r3, [r7, #20]
 8003a64:	68db      	ldr	r3, [r3, #12]
 8003a66:	613b      	str	r3, [r7, #16]
	if (eValidateRet != PFL_ESETRET_OK)
	{
		*psOut32Value = pEnt->uType.sInt32.s32Default;
		return eValidateRet;
	}*/
	*psOut32Value = *ps32Value;
 8003a68:	693b      	ldr	r3, [r7, #16]
 8003a6a:	681a      	ldr	r2, [r3, #0]
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	601a      	str	r2, [r3, #0]
	return PFL_ESETRET_OK;
 8003a70:	2300      	movs	r3, #0
}
 8003a72:	4618      	mov	r0, r3
 8003a74:	3718      	adds	r7, #24
 8003a76:	46bd      	mov	sp, r7
 8003a78:	bd80      	pop	{r7, pc}

08003a7a <PFL_SetValueInt32>:

PFL_ESETRET PFL_SetValueInt32(const PFL_SHandle* pHandle, const char* szName, int32_t s32NewValue)
{
 8003a7a:	b580      	push	{r7, lr}
 8003a7c:	b088      	sub	sp, #32
 8003a7e:	af00      	add	r7, sp, #0
 8003a80:	60f8      	str	r0, [r7, #12]
 8003a82:	60b9      	str	r1, [r7, #8]
 8003a84:	607a      	str	r2, [r7, #4]
	const PFL_SParameterItem* pEnt = GetParameterEntryByKey(pHandle, szName);
 8003a86:	68b9      	ldr	r1, [r7, #8]
 8003a88:	68f8      	ldr	r0, [r7, #12]
 8003a8a:	f000 f84f 	bl	8003b2c <GetParameterEntryByKey>
 8003a8e:	61f8      	str	r0, [r7, #28]
	if (pEnt == NULL || pEnt->eType != PFL_TYPE_Int32 || pEnt->vdVar == NULL)
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d007      	beq.n	8003aa6 <PFL_SetValueInt32+0x2c>
 8003a96:	69fb      	ldr	r3, [r7, #28]
 8003a98:	7a1b      	ldrb	r3, [r3, #8]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d103      	bne.n	8003aa6 <PFL_SetValueInt32+0x2c>
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	68db      	ldr	r3, [r3, #12]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d101      	bne.n	8003aaa <PFL_SetValueInt32+0x30>
		return PFL_ESETRET_EntryNoFound;
 8003aa6:	2304      	movs	r3, #4
 8003aa8:	e012      	b.n	8003ad0 <PFL_SetValueInt32+0x56>
	int32_t* ps32Value = ((int32_t*)pEnt->vdVar);
 8003aaa:	69fb      	ldr	r3, [r7, #28]
 8003aac:	68db      	ldr	r3, [r3, #12]
 8003aae:	61bb      	str	r3, [r7, #24]
	const PFL_ESETRET eValidateRet = ValidateValueInt32(pHandle, pEnt, s32NewValue);
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	69f9      	ldr	r1, [r7, #28]
 8003ab4:	68f8      	ldr	r0, [r7, #12]
 8003ab6:	f000 f80f 	bl	8003ad8 <ValidateValueInt32>
 8003aba:	4603      	mov	r3, r0
 8003abc:	75fb      	strb	r3, [r7, #23]
	if (eValidateRet != PFL_ESETRET_OK)
 8003abe:	7dfb      	ldrb	r3, [r7, #23]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <PFL_SetValueInt32+0x4e>
		return eValidateRet;
 8003ac4:	7dfb      	ldrb	r3, [r7, #23]
 8003ac6:	e003      	b.n	8003ad0 <PFL_SetValueInt32+0x56>
	// We can record if it pass validation step
	*ps32Value = s32NewValue;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	687a      	ldr	r2, [r7, #4]
 8003acc:	601a      	str	r2, [r3, #0]
	return PFL_ESETRET_OK;
 8003ace:	2300      	movs	r3, #0
}
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	3720      	adds	r7, #32
 8003ad4:	46bd      	mov	sp, r7
 8003ad6:	bd80      	pop	{r7, pc}

08003ad8 <ValidateValueInt32>:

static PFL_ESETRET ValidateValueInt32(const PFL_SHandle* pHandle, const PFL_SParameterItem* pParameterFile, int32_t s32Value)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b084      	sub	sp, #16
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	60f8      	str	r0, [r7, #12]
 8003ae0:	60b9      	str	r1, [r7, #8]
 8003ae2:	607a      	str	r2, [r7, #4]
    assert(pParameterFile != NULL && pParameterFile->eType == PFL_TYPE_Int32);
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d003      	beq.n	8003af2 <ValidateValueInt32+0x1a>
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	7a1b      	ldrb	r3, [r3, #8]
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <ValidateValueInt32+0x26>
 8003af2:	4b0b      	ldr	r3, [pc, #44]	; (8003b20 <ValidateValueInt32+0x48>)
 8003af4:	4a0b      	ldr	r2, [pc, #44]	; (8003b24 <ValidateValueInt32+0x4c>)
 8003af6:	2169      	movs	r1, #105	; 0x69
 8003af8:	480b      	ldr	r0, [pc, #44]	; (8003b28 <ValidateValueInt32+0x50>)
 8003afa:	f00b fc97 	bl	800f42c <__assert_func>
	if (s32Value < pParameterFile->uType.sInt32.s32Min || s32Value > pParameterFile->uType.sInt32.s32Max)
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	429a      	cmp	r2, r3
 8003b06:	db04      	blt.n	8003b12 <ValidateValueInt32+0x3a>
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	429a      	cmp	r2, r3
 8003b10:	dd01      	ble.n	8003b16 <ValidateValueInt32+0x3e>
		return PFL_ESETRET_InvalidRange;
 8003b12:	2302      	movs	r3, #2
 8003b14:	e000      	b.n	8003b18 <ValidateValueInt32+0x40>
	return PFL_ESETRET_OK;
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3710      	adds	r7, #16
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	08013dc0 	.word	0x08013dc0
 8003b24:	08014cb4 	.word	0x08014cb4
 8003b28:	08013e04 	.word	0x08013e04

08003b2c <GetParameterEntryByKey>:

static const PFL_SParameterItem* GetParameterEntryByKey(const PFL_SHandle* pHandle, const char* szKey)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b084      	sub	sp, #16
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
    for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 8003b36:	2300      	movs	r3, #0
 8003b38:	60fb      	str	r3, [r7, #12]
 8003b3a:	e016      	b.n	8003b6a <GetParameterEntryByKey+0x3e>
    {
    	const PFL_SParameterItem* pParamItem = &pHandle->pParameterEntries[i];
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6819      	ldr	r1, [r3, #0]
 8003b40:	68fa      	ldr	r2, [r7, #12]
 8003b42:	4613      	mov	r3, r2
 8003b44:	00db      	lsls	r3, r3, #3
 8003b46:	1a9b      	subs	r3, r3, r2
 8003b48:	009b      	lsls	r3, r3, #2
 8003b4a:	440b      	add	r3, r1
 8003b4c:	60bb      	str	r3, [r7, #8]
        if (strcmp(pParamItem->szKey, szKey) == 0)
 8003b4e:	68bb      	ldr	r3, [r7, #8]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	6839      	ldr	r1, [r7, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7fc fb6b 	bl	8000230 <strcmp>
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d101      	bne.n	8003b64 <GetParameterEntryByKey+0x38>
            return pParamItem;
 8003b60:	68bb      	ldr	r3, [r7, #8]
 8003b62:	e008      	b.n	8003b76 <GetParameterEntryByKey+0x4a>
    for(int i = 0; i < pHandle->u32ParameterEntryCount; i++)
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	3301      	adds	r3, #1
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	685a      	ldr	r2, [r3, #4]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d8e3      	bhi.n	8003b3c <GetParameterEntryByKey+0x10>
    }
    return NULL;
 8003b74:	2300      	movs	r3, #0
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3710      	adds	r7, #16
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
	...

08003b80 <Particle_Init>:

uint16_t Particle_Send_CMD(uint8_t cmd);


void Particle_Init(void)
{
 8003b80:	b480      	push	{r7}
 8003b82:	af00      	add	r7, sp, #0
	ParticleDevice.fLED_current_meas = 0;
 8003b84:	4b1b      	ldr	r3, [pc, #108]	; (8003bf4 <Particle_Init+0x74>)
 8003b86:	f04f 0200 	mov.w	r2, #0
 8003b8a:	61da      	str	r2, [r3, #28]
	ParticleDevice.u16ch0_ON = 0;
 8003b8c:	4b19      	ldr	r3, [pc, #100]	; (8003bf4 <Particle_Init+0x74>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	801a      	strh	r2, [r3, #0]
	ParticleDevice.u16ch0_OFF = 0;
 8003b92:	4b18      	ldr	r3, [pc, #96]	; (8003bf4 <Particle_Init+0x74>)
 8003b94:	2200      	movs	r2, #0
 8003b96:	805a      	strh	r2, [r3, #2]
	ParticleDevice.u16ch1_ON = 0;
 8003b98:	4b16      	ldr	r3, [pc, #88]	; (8003bf4 <Particle_Init+0x74>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	809a      	strh	r2, [r3, #4]
	ParticleDevice.u16ch1_OFF = 0;
 8003b9e:	4b15      	ldr	r3, [pc, #84]	; (8003bf4 <Particle_Init+0x74>)
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	80da      	strh	r2, [r3, #6]
	ParticleDevice.u16stDev = 0;
 8003ba4:	4b13      	ldr	r3, [pc, #76]	; (8003bf4 <Particle_Init+0x74>)
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	811a      	strh	r2, [r3, #8]
	ParticleDevice.u16temperature = 0;
 8003baa:	4b12      	ldr	r3, [pc, #72]	; (8003bf4 <Particle_Init+0x74>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	815a      	strh	r2, [r3, #10]
	ParticleDevice.fLED_current_meas = 0;
 8003bb0:	4b10      	ldr	r3, [pc, #64]	; (8003bf4 <Particle_Init+0x74>)
 8003bb2:	f04f 0200 	mov.w	r2, #0
 8003bb6:	61da      	str	r2, [r3, #28]
	ParticleDevice.fslope = 0;
 8003bb8:	4b0e      	ldr	r3, [pc, #56]	; (8003bf4 <Particle_Init+0x74>)
 8003bba:	f04f 0200 	mov.w	r2, #0
 8003bbe:	619a      	str	r2, [r3, #24]
	ParticleDevice.u16Lux_ON = 0;
 8003bc0:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <Particle_Init+0x74>)
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	841a      	strh	r2, [r3, #32]
	ParticleDevice.u16Lux_OFF = 0;
 8003bc6:	4b0b      	ldr	r3, [pc, #44]	; (8003bf4 <Particle_Init+0x74>)
 8003bc8:	2200      	movs	r2, #0
 8003bca:	845a      	strh	r2, [r3, #34]	; 0x22
	ParticleDevice.u16TimeSinceInit = 0;
 8003bcc:	4b09      	ldr	r3, [pc, #36]	; (8003bf4 <Particle_Init+0x74>)
 8003bce:	2200      	movs	r2, #0
 8003bd0:	625a      	str	r2, [r3, #36]	; 0x24
	ParticleDevice.u16Last_particle_time = 0;
 8003bd2:	4b08      	ldr	r3, [pc, #32]	; (8003bf4 <Particle_Init+0x74>)
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	629a      	str	r2, [r3, #40]	; 0x28
	ParticleDevice.fnormalized_zero = 80.0;
 8003bd8:	4b06      	ldr	r3, [pc, #24]	; (8003bf4 <Particle_Init+0x74>)
 8003bda:	4a07      	ldr	r2, [pc, #28]	; (8003bf8 <Particle_Init+0x78>)
 8003bdc:	611a      	str	r2, [r3, #16]

	currentState = Idle;
 8003bde:	4b07      	ldr	r3, [pc, #28]	; (8003bfc <Particle_Init+0x7c>)
 8003be0:	2200      	movs	r2, #0
 8003be2:	701a      	strb	r2, [r3, #0]
	nextState = Idle;
 8003be4:	4b06      	ldr	r3, [pc, #24]	; (8003c00 <Particle_Init+0x80>)
 8003be6:	2200      	movs	r2, #0
 8003be8:	701a      	strb	r2, [r3, #0]
}
 8003bea:	bf00      	nop
 8003bec:	46bd      	mov	sp, r7
 8003bee:	bc80      	pop	{r7}
 8003bf0:	4770      	bx	lr
 8003bf2:	bf00      	nop
 8003bf4:	20000f4c 	.word	0x20000f4c
 8003bf8:	42a00000 	.word	0x42a00000
 8003bfc:	20000ef4 	.word	0x20000ef4
 8003c00:	20000ef5 	.word	0x20000ef5

08003c04 <ParticlesManager>:

void ParticlesManager(uint32_t u32Time_ms)
{
 8003c04:	b590      	push	{r4, r7, lr}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
	static uint16_t tx_checksum, rx_checksum;
	static uint8_t rx_payload_size, tx_size;
	static uint32_t response_delay = 800;
	static uint8_t request_interval = TIME_TO_WAIT_IF_OK;
	static uint32_t u32LastReqTime = 0;
	int slp_sign = 1;
 8003c0c:	2301      	movs	r3, #1
 8003c0e:	60fb      	str	r3, [r7, #12]


	switch(currentState)
 8003c10:	4b9e      	ldr	r3, [pc, #632]	; (8003e8c <ParticlesManager+0x288>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	2b04      	cmp	r3, #4
 8003c16:	f200 8271 	bhi.w	80040fc <ParticlesManager+0x4f8>
 8003c1a:	a201      	add	r2, pc, #4	; (adr r2, 8003c20 <ParticlesManager+0x1c>)
 8003c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c20:	08003c35 	.word	0x08003c35
 8003c24:	08003d4b 	.word	0x08003d4b
 8003c28:	08003d8f 	.word	0x08003d8f
 8003c2c:	08003e03 	.word	0x08003e03
 8003c30:	08003ee5 	.word	0x08003ee5
	{
	case Idle:
		if(u32Time_ms - u32LastReqTime > SECONDS(request_interval))
 8003c34:	4b96      	ldr	r3, [pc, #600]	; (8003e90 <ParticlesManager+0x28c>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	687a      	ldr	r2, [r7, #4]
 8003c3a:	1ad3      	subs	r3, r2, r3
 8003c3c:	4a95      	ldr	r2, [pc, #596]	; (8003e94 <ParticlesManager+0x290>)
 8003c3e:	7812      	ldrb	r2, [r2, #0]
 8003c40:	4611      	mov	r1, r2
 8003c42:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003c46:	fb02 f201 	mul.w	r2, r2, r1
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	f240 8253 	bls.w	80040f6 <ParticlesManager+0x4f2>
		{
			//GC 2023-07-19 debug
			if(config_mode)
 8003c50:	4b91      	ldr	r3, [pc, #580]	; (8003e98 <ParticlesManager+0x294>)
 8003c52:	781b      	ldrb	r3, [r3, #0]
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d040      	beq.n	8003cda <ParticlesManager+0xd6>
			{
				//Test unitaire - WRITE CMD
				TX_BUFFER[0] = START_BYTE;
 8003c58:	4b90      	ldr	r3, [pc, #576]	; (8003e9c <ParticlesManager+0x298>)
 8003c5a:	22cc      	movs	r2, #204	; 0xcc
 8003c5c:	701a      	strb	r2, [r3, #0]
				TX_BUFFER[1] = WRITE_CMD | 0x04; //Attention, devrait etre 0x05, updater aussi PF_VvalidatateConfig
 8003c5e:	4b8f      	ldr	r3, [pc, #572]	; (8003e9c <ParticlesManager+0x298>)
 8003c60:	22c4      	movs	r2, #196	; 0xc4
 8003c62:	705a      	strb	r2, [r3, #1]
				tx_checksum = TX_BUFFER[1];
 8003c64:	4b8d      	ldr	r3, [pc, #564]	; (8003e9c <ParticlesManager+0x298>)
 8003c66:	785b      	ldrb	r3, [r3, #1]
 8003c68:	b29a      	uxth	r2, r3
 8003c6a:	4b8d      	ldr	r3, [pc, #564]	; (8003ea0 <ParticlesManager+0x29c>)
 8003c6c:	801a      	strh	r2, [r3, #0]
				TX_BUFFER[2] = 3;//(uint8_t)pParam->s32TLSGAIN;
 8003c6e:	4b8b      	ldr	r3, [pc, #556]	; (8003e9c <ParticlesManager+0x298>)
 8003c70:	2203      	movs	r2, #3
 8003c72:	709a      	strb	r2, [r3, #2]
				TX_BUFFER[3] = 5;//(uint8_t)pParam->s32TSLINT;
 8003c74:	4b89      	ldr	r3, [pc, #548]	; (8003e9c <ParticlesManager+0x298>)
 8003c76:	2205      	movs	r2, #5
 8003c78:	70da      	strb	r2, [r3, #3]
				TX_BUFFER[4] = 7;//(uint8_t)pParam->s32DACCMD;
 8003c7a:	4b88      	ldr	r3, [pc, #544]	; (8003e9c <ParticlesManager+0x298>)
 8003c7c:	2207      	movs	r2, #7
 8003c7e:	711a      	strb	r2, [r3, #4]
				TX_BUFFER[5] = 10;//(uint8_t)pParam->s32TIMEINTERVAL;  //GC Attention, devrait tre un WORD (2 byte)
 8003c80:	4b86      	ldr	r3, [pc, #536]	; (8003e9c <ParticlesManager+0x298>)
 8003c82:	220a      	movs	r2, #10
 8003c84:	715a      	strb	r2, [r3, #5]
				//TX_BUFFER[6] = 0;//(uint8_t)pParam->s32TIMEINTERVAL;  //GC Attention, devrait tre un WORD (2 byte)
				for(uint8_t j = 2;j < 6;j++)
 8003c86:	2302      	movs	r3, #2
 8003c88:	72fb      	strb	r3, [r7, #11]
 8003c8a:	e00c      	b.n	8003ca6 <ParticlesManager+0xa2>
				{
					tx_checksum += TX_BUFFER[j];
 8003c8c:	7afb      	ldrb	r3, [r7, #11]
 8003c8e:	4a83      	ldr	r2, [pc, #524]	; (8003e9c <ParticlesManager+0x298>)
 8003c90:	5cd3      	ldrb	r3, [r2, r3]
 8003c92:	b29a      	uxth	r2, r3
 8003c94:	4b82      	ldr	r3, [pc, #520]	; (8003ea0 <ParticlesManager+0x29c>)
 8003c96:	881b      	ldrh	r3, [r3, #0]
 8003c98:	4413      	add	r3, r2
 8003c9a:	b29a      	uxth	r2, r3
 8003c9c:	4b80      	ldr	r3, [pc, #512]	; (8003ea0 <ParticlesManager+0x29c>)
 8003c9e:	801a      	strh	r2, [r3, #0]
				for(uint8_t j = 2;j < 6;j++)
 8003ca0:	7afb      	ldrb	r3, [r7, #11]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	72fb      	strb	r3, [r7, #11]
 8003ca6:	7afb      	ldrb	r3, [r7, #11]
 8003ca8:	2b05      	cmp	r3, #5
 8003caa:	d9ef      	bls.n	8003c8c <ParticlesManager+0x88>
				}
				TX_BUFFER[6] = (uint8_t)(tx_checksum >> 8);
 8003cac:	4b7c      	ldr	r3, [pc, #496]	; (8003ea0 <ParticlesManager+0x29c>)
 8003cae:	881b      	ldrh	r3, [r3, #0]
 8003cb0:	0a1b      	lsrs	r3, r3, #8
 8003cb2:	b29b      	uxth	r3, r3
 8003cb4:	b2da      	uxtb	r2, r3
 8003cb6:	4b79      	ldr	r3, [pc, #484]	; (8003e9c <ParticlesManager+0x298>)
 8003cb8:	719a      	strb	r2, [r3, #6]
				TX_BUFFER[7] = (uint8_t)(tx_checksum & 0x00FF);
 8003cba:	4b79      	ldr	r3, [pc, #484]	; (8003ea0 <ParticlesManager+0x29c>)
 8003cbc:	881b      	ldrh	r3, [r3, #0]
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	4b76      	ldr	r3, [pc, #472]	; (8003e9c <ParticlesManager+0x298>)
 8003cc2:	71da      	strb	r2, [r3, #7]
				TX_BUFFER[8] = STOP_BYTE;
 8003cc4:	4b75      	ldr	r3, [pc, #468]	; (8003e9c <ParticlesManager+0x298>)
 8003cc6:	2299      	movs	r2, #153	; 0x99
 8003cc8:	721a      	strb	r2, [r3, #8]
				tx_size = 9;
 8003cca:	4b76      	ldr	r3, [pc, #472]	; (8003ea4 <ParticlesManager+0x2a0>)
 8003ccc:	2209      	movs	r2, #9
 8003cce:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 8003cd0:	4b75      	ldr	r3, [pc, #468]	; (8003ea8 <ParticlesManager+0x2a4>)
 8003cd2:	f44f 7216 	mov.w	r2, #600	; 0x258
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	e033      	b.n	8003d42 <ParticlesManager+0x13e>
			}else if(IncFireCount)
 8003cda:	4b74      	ldr	r3, [pc, #464]	; (8003eac <ParticlesManager+0x2a8>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d00e      	beq.n	8003d00 <ParticlesManager+0xfc>
			{
				//Test unitaire - FIRECNT_CMD
				tx_checksum = Particle_Send_CMD(FIRECNT_CMD);
 8003ce2:	2080      	movs	r0, #128	; 0x80
 8003ce4:	f000 fa28 	bl	8004138 <Particle_Send_CMD>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	461a      	mov	r2, r3
 8003cec:	4b6c      	ldr	r3, [pc, #432]	; (8003ea0 <ParticlesManager+0x29c>)
 8003cee:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 8003cf0:	4b6c      	ldr	r3, [pc, #432]	; (8003ea4 <ParticlesManager+0x2a0>)
 8003cf2:	2205      	movs	r2, #5
 8003cf4:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 8003cf6:	4b6c      	ldr	r3, [pc, #432]	; (8003ea8 <ParticlesManager+0x2a4>)
 8003cf8:	f44f 7216 	mov.w	r2, #600	; 0x258
 8003cfc:	601a      	str	r2, [r3, #0]
 8003cfe:	e020      	b.n	8003d42 <ParticlesManager+0x13e>
			}else if(setZero)
 8003d00:	4b6b      	ldr	r3, [pc, #428]	; (8003eb0 <ParticlesManager+0x2ac>)
 8003d02:	781b      	ldrb	r3, [r3, #0]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d00e      	beq.n	8003d26 <ParticlesManager+0x122>
			{
				//Test unitaire - SETZERO CMD
				tx_checksum = Particle_Send_CMD(SETZERO_CMD);
 8003d08:	2040      	movs	r0, #64	; 0x40
 8003d0a:	f000 fa15 	bl	8004138 <Particle_Send_CMD>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	461a      	mov	r2, r3
 8003d12:	4b63      	ldr	r3, [pc, #396]	; (8003ea0 <ParticlesManager+0x29c>)
 8003d14:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 8003d16:	4b63      	ldr	r3, [pc, #396]	; (8003ea4 <ParticlesManager+0x2a0>)
 8003d18:	2205      	movs	r2, #5
 8003d1a:	701a      	strb	r2, [r3, #0]
				response_delay = 600;
 8003d1c:	4b62      	ldr	r3, [pc, #392]	; (8003ea8 <ParticlesManager+0x2a4>)
 8003d1e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8003d22:	601a      	str	r2, [r3, #0]
 8003d24:	e00d      	b.n	8003d42 <ParticlesManager+0x13e>

			}else{

				//Test unitaire - READ_CMD
				tx_checksum = Particle_Send_CMD(READ_CMD);
 8003d26:	2000      	movs	r0, #0
 8003d28:	f000 fa06 	bl	8004138 <Particle_Send_CMD>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	461a      	mov	r2, r3
 8003d30:	4b5b      	ldr	r3, [pc, #364]	; (8003ea0 <ParticlesManager+0x29c>)
 8003d32:	801a      	strh	r2, [r3, #0]
				tx_size = 5;
 8003d34:	4b5b      	ldr	r3, [pc, #364]	; (8003ea4 <ParticlesManager+0x2a0>)
 8003d36:	2205      	movs	r2, #5
 8003d38:	701a      	strb	r2, [r3, #0]
				response_delay = 800;
 8003d3a:	4b5b      	ldr	r3, [pc, #364]	; (8003ea8 <ParticlesManager+0x2a4>)
 8003d3c:	f44f 7248 	mov.w	r2, #800	; 0x320
 8003d40:	601a      	str	r2, [r3, #0]
				//TX_BUFFER[3] = (uint8_t)(tx_checksum & 0x00FF);
				//TX_BUFFER[4] = STOP_BYTE;
				//tx_size = 5;
				//response_delay = 800;
			}
			nextState = Send_request;
 8003d42:	4b5c      	ldr	r3, [pc, #368]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003d44:	2201      	movs	r2, #1
 8003d46:	701a      	strb	r2, [r3, #0]
		}
		break;
 8003d48:	e1d5      	b.n	80040f6 <ParticlesManager+0x4f2>
	case Send_request:
		if(uartErrorCount > COMM_ERR_LIMIT && request_interval !=TIME_TO_WAIT_IF_ERR)
 8003d4a:	4b5b      	ldr	r3, [pc, #364]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003d4c:	881b      	ldrh	r3, [r3, #0]
 8003d4e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003d52:	d90a      	bls.n	8003d6a <ParticlesManager+0x166>
 8003d54:	4b4f      	ldr	r3, [pc, #316]	; (8003e94 <ParticlesManager+0x290>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b1e      	cmp	r3, #30
 8003d5a:	d006      	beq.n	8003d6a <ParticlesManager+0x166>
		{
			request_interval = TIME_TO_WAIT_IF_ERR;
 8003d5c:	4b4d      	ldr	r3, [pc, #308]	; (8003e94 <ParticlesManager+0x290>)
 8003d5e:	221e      	movs	r2, #30
 8003d60:	701a      	strb	r2, [r3, #0]
			nextState = Idle;
 8003d62:	4b54      	ldr	r3, [pc, #336]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003d64:	2200      	movs	r2, #0
 8003d66:	701a      	strb	r2, [r3, #0]
			break;
 8003d68:	e1c8      	b.n	80040fc <ParticlesManager+0x4f8>
		}


		HAL_UART_Transmit_IT(&huart3, TX_BUFFER, tx_size);
 8003d6a:	4b4e      	ldr	r3, [pc, #312]	; (8003ea4 <ParticlesManager+0x2a0>)
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	b29b      	uxth	r3, r3
 8003d70:	461a      	mov	r2, r3
 8003d72:	494a      	ldr	r1, [pc, #296]	; (8003e9c <ParticlesManager+0x298>)
 8003d74:	4851      	ldr	r0, [pc, #324]	; (8003ebc <ParticlesManager+0x2b8>)
 8003d76:	f007 faa1 	bl	800b2bc <HAL_UART_Transmit_IT>
		RX_BUFFER[0] = 0;
 8003d7a:	4b51      	ldr	r3, [pc, #324]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	701a      	strb	r2, [r3, #0]
		u32LastReqTime = u32Time_ms;
 8003d80:	4a43      	ldr	r2, [pc, #268]	; (8003e90 <ParticlesManager+0x28c>)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6013      	str	r3, [r2, #0]
		nextState = Request_sent;
 8003d86:	4b4b      	ldr	r3, [pc, #300]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003d88:	2202      	movs	r2, #2
 8003d8a:	701a      	strb	r2, [r3, #0]
		break;
 8003d8c:	e1b6      	b.n	80040fc <ParticlesManager+0x4f8>
	case Request_sent:
		HAL_UARTEx_ReceiveToIdle_IT(&huart3, RX_BUFFER,RX_BUFFER_LENGTH);
 8003d8e:	2240      	movs	r2, #64	; 0x40
 8003d90:	494b      	ldr	r1, [pc, #300]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003d92:	484a      	ldr	r0, [pc, #296]	; (8003ebc <ParticlesManager+0x2b8>)
 8003d94:	f007 fad6 	bl	800b344 <HAL_UARTEx_ReceiveToIdle_IT>
		if(RX_BUFFER[0] == START_BYTE)
 8003d98:	4b49      	ldr	r3, [pc, #292]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003d9a:	781b      	ldrb	r3, [r3, #0]
 8003d9c:	2bcc      	cmp	r3, #204	; 0xcc
 8003d9e:	d114      	bne.n	8003dca <ParticlesManager+0x1c6>
		{
			rx_payload_size = RX_BUFFER[1] & 0x3F;
 8003da0:	4b47      	ldr	r3, [pc, #284]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003da2:	785b      	ldrb	r3, [r3, #1]
 8003da4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003da8:	b2da      	uxtb	r2, r3
 8003daa:	4b46      	ldr	r3, [pc, #280]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003dac:	701a      	strb	r2, [r3, #0]

			if(rx_payload_size != 0 && RX_BUFFER[rx_payload_size + 4] == STOP_BYTE)
 8003dae:	4b45      	ldr	r3, [pc, #276]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d009      	beq.n	8003dca <ParticlesManager+0x1c6>
 8003db6:	4b43      	ldr	r3, [pc, #268]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	3304      	adds	r3, #4
 8003dbc:	4a40      	ldr	r2, [pc, #256]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003dbe:	5cd3      	ldrb	r3, [r2, r3]
 8003dc0:	2b99      	cmp	r3, #153	; 0x99
 8003dc2:	d102      	bne.n	8003dca <ParticlesManager+0x1c6>
			{
				nextState = Validate_data;
 8003dc4:	4b3b      	ldr	r3, [pc, #236]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	701a      	strb	r2, [r3, #0]
			}

		}

		if(u32Time_ms - u32LastReqTime > response_delay)
 8003dca:	4b31      	ldr	r3, [pc, #196]	; (8003e90 <ParticlesManager+0x28c>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	1ad2      	subs	r2, r2, r3
 8003dd2:	4b35      	ldr	r3, [pc, #212]	; (8003ea8 <ParticlesManager+0x2a4>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	f240 818f 	bls.w	80040fa <ParticlesManager+0x4f6>
		{
			if(uartErrorCount <= COMM_ERR_LIMIT)
 8003ddc:	4b36      	ldr	r3, [pc, #216]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003dde:	881b      	ldrh	r3, [r3, #0]
 8003de0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003de4:	d803      	bhi.n	8003dee <ParticlesManager+0x1ea>
			{
				nextState = Send_request;
 8003de6:	4b33      	ldr	r3, [pc, #204]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003de8:	2201      	movs	r2, #1
 8003dea:	701a      	strb	r2, [r3, #0]
 8003dec:	e002      	b.n	8003df4 <ParticlesManager+0x1f0>
			}else
			{
				nextState = Idle;
 8003dee:	4b31      	ldr	r3, [pc, #196]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	701a      	strb	r2, [r3, #0]
			}
			uartErrorCount++;
 8003df4:	4b30      	ldr	r3, [pc, #192]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	3301      	adds	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	4b2e      	ldr	r3, [pc, #184]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003dfe:	801a      	strh	r2, [r3, #0]

		}

		break;
 8003e00:	e17b      	b.n	80040fa <ParticlesManager+0x4f6>
	case Validate_data:
		rx_checksum = RX_BUFFER[1];
 8003e02:	4b2f      	ldr	r3, [pc, #188]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003e04:	785b      	ldrb	r3, [r3, #1]
 8003e06:	b29a      	uxth	r2, r3
 8003e08:	4b2f      	ldr	r3, [pc, #188]	; (8003ec8 <ParticlesManager+0x2c4>)
 8003e0a:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 2;i <= rx_payload_size+1;i++)
 8003e0c:	2302      	movs	r3, #2
 8003e0e:	72bb      	strb	r3, [r7, #10]
 8003e10:	e00c      	b.n	8003e2c <ParticlesManager+0x228>
		{
			rx_checksum += RX_BUFFER[i];
 8003e12:	7abb      	ldrb	r3, [r7, #10]
 8003e14:	4a2a      	ldr	r2, [pc, #168]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003e16:	5cd3      	ldrb	r3, [r2, r3]
 8003e18:	b29a      	uxth	r2, r3
 8003e1a:	4b2b      	ldr	r3, [pc, #172]	; (8003ec8 <ParticlesManager+0x2c4>)
 8003e1c:	881b      	ldrh	r3, [r3, #0]
 8003e1e:	4413      	add	r3, r2
 8003e20:	b29a      	uxth	r2, r3
 8003e22:	4b29      	ldr	r3, [pc, #164]	; (8003ec8 <ParticlesManager+0x2c4>)
 8003e24:	801a      	strh	r2, [r3, #0]
		for(uint8_t i = 2;i <= rx_payload_size+1;i++)
 8003e26:	7abb      	ldrb	r3, [r7, #10]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	72bb      	strb	r3, [r7, #10]
 8003e2c:	7aba      	ldrb	r2, [r7, #10]
 8003e2e:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003e30:	781b      	ldrb	r3, [r3, #0]
 8003e32:	3301      	adds	r3, #1
 8003e34:	429a      	cmp	r2, r3
 8003e36:	ddec      	ble.n	8003e12 <ParticlesManager+0x20e>
		}

		if(rx_checksum == ((uint16_t)(RX_BUFFER[rx_payload_size+2] << 8) + (uint16_t)RX_BUFFER[rx_payload_size+3]))
 8003e38:	4b23      	ldr	r3, [pc, #140]	; (8003ec8 <ParticlesManager+0x2c4>)
 8003e3a:	881b      	ldrh	r3, [r3, #0]
 8003e3c:	4619      	mov	r1, r3
 8003e3e:	4b21      	ldr	r3, [pc, #132]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	3302      	adds	r3, #2
 8003e44:	4a1e      	ldr	r2, [pc, #120]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003e46:	5cd3      	ldrb	r3, [r2, r3]
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	021b      	lsls	r3, r3, #8
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	4618      	mov	r0, r3
 8003e50:	4b1c      	ldr	r3, [pc, #112]	; (8003ec4 <ParticlesManager+0x2c0>)
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	3303      	adds	r3, #3
 8003e56:	4a1a      	ldr	r2, [pc, #104]	; (8003ec0 <ParticlesManager+0x2bc>)
 8003e58:	5cd3      	ldrb	r3, [r2, r3]
 8003e5a:	4403      	add	r3, r0
 8003e5c:	4299      	cmp	r1, r3
 8003e5e:	d10c      	bne.n	8003e7a <ParticlesManager+0x276>
		{
			particleBoardAbsent = false;
 8003e60:	4b1a      	ldr	r3, [pc, #104]	; (8003ecc <ParticlesManager+0x2c8>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	701a      	strb	r2, [r3, #0]
			request_interval = TIME_TO_WAIT_IF_OK;
 8003e66:	4b0b      	ldr	r3, [pc, #44]	; (8003e94 <ParticlesManager+0x290>)
 8003e68:	2202      	movs	r2, #2
 8003e6a:	701a      	strb	r2, [r3, #0]
			uartErrorCount = 0;
 8003e6c:	4b12      	ldr	r3, [pc, #72]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	801a      	strh	r2, [r3, #0]
			nextState = Data_ready;
 8003e72:	4b10      	ldr	r3, [pc, #64]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003e74:	2204      	movs	r2, #4
 8003e76:	701a      	strb	r2, [r3, #0]
			{
				nextState = Idle;
			}
			uartErrorCount++;
		}
		break;
 8003e78:	e140      	b.n	80040fc <ParticlesManager+0x4f8>
			if(uartErrorCount <= COMM_ERR_LIMIT)
 8003e7a:	4b0f      	ldr	r3, [pc, #60]	; (8003eb8 <ParticlesManager+0x2b4>)
 8003e7c:	881b      	ldrh	r3, [r3, #0]
 8003e7e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e82:	d825      	bhi.n	8003ed0 <ParticlesManager+0x2cc>
				nextState = Send_request;
 8003e84:	4b0b      	ldr	r3, [pc, #44]	; (8003eb4 <ParticlesManager+0x2b0>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	701a      	strb	r2, [r3, #0]
 8003e8a:	e024      	b.n	8003ed6 <ParticlesManager+0x2d2>
 8003e8c:	20000ef4 	.word	0x20000ef4
 8003e90:	20000f7c 	.word	0x20000f7c
 8003e94:	20000048 	.word	0x20000048
 8003e98:	20000f79 	.word	0x20000f79
 8003e9c:	20000f38 	.word	0x20000f38
 8003ea0:	20000f80 	.word	0x20000f80
 8003ea4:	20000f82 	.word	0x20000f82
 8003ea8:	2000004c 	.word	0x2000004c
 8003eac:	20000f7b 	.word	0x20000f7b
 8003eb0:	20000f7a 	.word	0x20000f7a
 8003eb4:	20000ef5 	.word	0x20000ef5
 8003eb8:	20000f84 	.word	0x20000f84
 8003ebc:	200038e8 	.word	0x200038e8
 8003ec0:	20000ef8 	.word	0x20000ef8
 8003ec4:	20000f86 	.word	0x20000f86
 8003ec8:	20000f88 	.word	0x20000f88
 8003ecc:	20000f78 	.word	0x20000f78
				nextState = Idle;
 8003ed0:	4b91      	ldr	r3, [pc, #580]	; (8004118 <ParticlesManager+0x514>)
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	701a      	strb	r2, [r3, #0]
			uartErrorCount++;
 8003ed6:	4b91      	ldr	r3, [pc, #580]	; (800411c <ParticlesManager+0x518>)
 8003ed8:	881b      	ldrh	r3, [r3, #0]
 8003eda:	3301      	adds	r3, #1
 8003edc:	b29a      	uxth	r2, r3
 8003ede:	4b8f      	ldr	r3, [pc, #572]	; (800411c <ParticlesManager+0x518>)
 8003ee0:	801a      	strh	r2, [r3, #0]
		break;
 8003ee2:	e10b      	b.n	80040fc <ParticlesManager+0x4f8>
	case Data_ready:
		nextState = Idle;
 8003ee4:	4b8c      	ldr	r3, [pc, #560]	; (8004118 <ParticlesManager+0x514>)
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	701a      	strb	r2, [r3, #0]
		if((RX_BUFFER[1] & 0xC0) == READ_CMD)
 8003eea:	4b8d      	ldr	r3, [pc, #564]	; (8004120 <ParticlesManager+0x51c>)
 8003eec:	785b      	ldrb	r3, [r3, #1]
 8003eee:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	f040 80cc 	bne.w	8004090 <ParticlesManager+0x48c>
		{
			ParticleDevice.u16ch0_ON = (uint16_t)(RX_BUFFER[2] << 8) + (uint16_t)RX_BUFFER[3];
 8003ef8:	4b89      	ldr	r3, [pc, #548]	; (8004120 <ParticlesManager+0x51c>)
 8003efa:	789b      	ldrb	r3, [r3, #2]
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	021b      	lsls	r3, r3, #8
 8003f00:	b29a      	uxth	r2, r3
 8003f02:	4b87      	ldr	r3, [pc, #540]	; (8004120 <ParticlesManager+0x51c>)
 8003f04:	78db      	ldrb	r3, [r3, #3]
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	4413      	add	r3, r2
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	4b85      	ldr	r3, [pc, #532]	; (8004124 <ParticlesManager+0x520>)
 8003f0e:	801a      	strh	r2, [r3, #0]
			ParticleDevice.u16ch0_OFF = (uint16_t)(RX_BUFFER[4] << 8) + (uint16_t)RX_BUFFER[5];
 8003f10:	4b83      	ldr	r3, [pc, #524]	; (8004120 <ParticlesManager+0x51c>)
 8003f12:	791b      	ldrb	r3, [r3, #4]
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	021b      	lsls	r3, r3, #8
 8003f18:	b29a      	uxth	r2, r3
 8003f1a:	4b81      	ldr	r3, [pc, #516]	; (8004120 <ParticlesManager+0x51c>)
 8003f1c:	795b      	ldrb	r3, [r3, #5]
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	b29a      	uxth	r2, r3
 8003f24:	4b7f      	ldr	r3, [pc, #508]	; (8004124 <ParticlesManager+0x520>)
 8003f26:	805a      	strh	r2, [r3, #2]
			ParticleDevice.u16ch1_ON = (uint16_t)(RX_BUFFER[6] << 8) + (uint16_t)RX_BUFFER[7];
 8003f28:	4b7d      	ldr	r3, [pc, #500]	; (8004120 <ParticlesManager+0x51c>)
 8003f2a:	799b      	ldrb	r3, [r3, #6]
 8003f2c:	b29b      	uxth	r3, r3
 8003f2e:	021b      	lsls	r3, r3, #8
 8003f30:	b29a      	uxth	r2, r3
 8003f32:	4b7b      	ldr	r3, [pc, #492]	; (8004120 <ParticlesManager+0x51c>)
 8003f34:	79db      	ldrb	r3, [r3, #7]
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	4413      	add	r3, r2
 8003f3a:	b29a      	uxth	r2, r3
 8003f3c:	4b79      	ldr	r3, [pc, #484]	; (8004124 <ParticlesManager+0x520>)
 8003f3e:	809a      	strh	r2, [r3, #4]
			ParticleDevice.u16ch1_OFF = (uint16_t)(RX_BUFFER[8] << 8) + (uint16_t)RX_BUFFER[9];
 8003f40:	4b77      	ldr	r3, [pc, #476]	; (8004120 <ParticlesManager+0x51c>)
 8003f42:	7a1b      	ldrb	r3, [r3, #8]
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	021b      	lsls	r3, r3, #8
 8003f48:	b29a      	uxth	r2, r3
 8003f4a:	4b75      	ldr	r3, [pc, #468]	; (8004120 <ParticlesManager+0x51c>)
 8003f4c:	7a5b      	ldrb	r3, [r3, #9]
 8003f4e:	b29b      	uxth	r3, r3
 8003f50:	4413      	add	r3, r2
 8003f52:	b29a      	uxth	r2, r3
 8003f54:	4b73      	ldr	r3, [pc, #460]	; (8004124 <ParticlesManager+0x520>)
 8003f56:	80da      	strh	r2, [r3, #6]
			ParticleDevice.u16stDev = (uint16_t)(RX_BUFFER[10] << 8) + (uint16_t)RX_BUFFER[11];
 8003f58:	4b71      	ldr	r3, [pc, #452]	; (8004120 <ParticlesManager+0x51c>)
 8003f5a:	7a9b      	ldrb	r3, [r3, #10]
 8003f5c:	b29b      	uxth	r3, r3
 8003f5e:	021b      	lsls	r3, r3, #8
 8003f60:	b29a      	uxth	r2, r3
 8003f62:	4b6f      	ldr	r3, [pc, #444]	; (8004120 <ParticlesManager+0x51c>)
 8003f64:	7adb      	ldrb	r3, [r3, #11]
 8003f66:	b29b      	uxth	r3, r3
 8003f68:	4413      	add	r3, r2
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	4b6d      	ldr	r3, [pc, #436]	; (8004124 <ParticlesManager+0x520>)
 8003f6e:	811a      	strh	r2, [r3, #8]
			ParticleDevice.u16temperature = (uint16_t)(RX_BUFFER[12] << 8) + (uint16_t)RX_BUFFER[13];
 8003f70:	4b6b      	ldr	r3, [pc, #428]	; (8004120 <ParticlesManager+0x51c>)
 8003f72:	7b1b      	ldrb	r3, [r3, #12]
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	021b      	lsls	r3, r3, #8
 8003f78:	b29a      	uxth	r2, r3
 8003f7a:	4b69      	ldr	r3, [pc, #420]	; (8004120 <ParticlesManager+0x51c>)
 8003f7c:	7b5b      	ldrb	r3, [r3, #13]
 8003f7e:	b29b      	uxth	r3, r3
 8003f80:	4413      	add	r3, r2
 8003f82:	b29a      	uxth	r2, r3
 8003f84:	4b67      	ldr	r3, [pc, #412]	; (8004124 <ParticlesManager+0x520>)
 8003f86:	815a      	strh	r2, [r3, #10]
			ParticleDevice.fLED_current_meas = P2F1DEC(((uint16_t)(RX_BUFFER[14] << 8) + (uint16_t)RX_BUFFER[15]));
 8003f88:	4b65      	ldr	r3, [pc, #404]	; (8004120 <ParticlesManager+0x51c>)
 8003f8a:	7b9b      	ldrb	r3, [r3, #14]
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	021b      	lsls	r3, r3, #8
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	461a      	mov	r2, r3
 8003f94:	4b62      	ldr	r3, [pc, #392]	; (8004120 <ParticlesManager+0x51c>)
 8003f96:	7bdb      	ldrb	r3, [r3, #15]
 8003f98:	4413      	add	r3, r2
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f7fc fef8 	bl	8000d90 <__aeabi_i2f>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	4961      	ldr	r1, [pc, #388]	; (8004128 <ParticlesManager+0x524>)
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	f7fc fffb 	bl	8000fa0 <__aeabi_fdiv>
 8003faa:	4603      	mov	r3, r0
 8003fac:	461a      	mov	r2, r3
 8003fae:	4b5d      	ldr	r3, [pc, #372]	; (8004124 <ParticlesManager+0x520>)
 8003fb0:	61da      	str	r2, [r3, #28]

			if(RX_BUFFER[16] & 0x80)
 8003fb2:	4b5b      	ldr	r3, [pc, #364]	; (8004120 <ParticlesManager+0x51c>)
 8003fb4:	7c1b      	ldrb	r3, [r3, #16]
 8003fb6:	b25b      	sxtb	r3, r3
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	da09      	bge.n	8003fd0 <ParticlesManager+0x3cc>
			{
				RX_BUFFER[16] &= 0x7F;
 8003fbc:	4b58      	ldr	r3, [pc, #352]	; (8004120 <ParticlesManager+0x51c>)
 8003fbe:	7c1b      	ldrb	r3, [r3, #16]
 8003fc0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	4b56      	ldr	r3, [pc, #344]	; (8004120 <ParticlesManager+0x51c>)
 8003fc8:	741a      	strb	r2, [r3, #16]
				slp_sign = -1;
 8003fca:	f04f 33ff 	mov.w	r3, #4294967295
 8003fce:	60fb      	str	r3, [r7, #12]
			}
			ParticleDevice.fslope = P2F1DEC(slp_sign*((int)(RX_BUFFER[16] << 8) + (int)(uint8_t)RX_BUFFER[17]));
 8003fd0:	68f8      	ldr	r0, [r7, #12]
 8003fd2:	f7fc fedd 	bl	8000d90 <__aeabi_i2f>
 8003fd6:	4604      	mov	r4, r0
 8003fd8:	4b51      	ldr	r3, [pc, #324]	; (8004120 <ParticlesManager+0x51c>)
 8003fda:	7c1b      	ldrb	r3, [r3, #16]
 8003fdc:	021b      	lsls	r3, r3, #8
 8003fde:	4a50      	ldr	r2, [pc, #320]	; (8004120 <ParticlesManager+0x51c>)
 8003fe0:	7c52      	ldrb	r2, [r2, #17]
 8003fe2:	4413      	add	r3, r2
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fc fed3 	bl	8000d90 <__aeabi_i2f>
 8003fea:	4603      	mov	r3, r0
 8003fec:	4619      	mov	r1, r3
 8003fee:	4620      	mov	r0, r4
 8003ff0:	f7fc ff22 	bl	8000e38 <__aeabi_fmul>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	494c      	ldr	r1, [pc, #304]	; (8004128 <ParticlesManager+0x524>)
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fc ffd1 	bl	8000fa0 <__aeabi_fdiv>
 8003ffe:	4603      	mov	r3, r0
 8004000:	461a      	mov	r2, r3
 8004002:	4b48      	ldr	r3, [pc, #288]	; (8004124 <ParticlesManager+0x520>)
 8004004:	619a      	str	r2, [r3, #24]
			ParticleDevice.u16Lux_ON = (uint16_t)(RX_BUFFER[18] << 8) + (uint16_t)RX_BUFFER[19];
 8004006:	4b46      	ldr	r3, [pc, #280]	; (8004120 <ParticlesManager+0x51c>)
 8004008:	7c9b      	ldrb	r3, [r3, #18]
 800400a:	b29b      	uxth	r3, r3
 800400c:	021b      	lsls	r3, r3, #8
 800400e:	b29a      	uxth	r2, r3
 8004010:	4b43      	ldr	r3, [pc, #268]	; (8004120 <ParticlesManager+0x51c>)
 8004012:	7cdb      	ldrb	r3, [r3, #19]
 8004014:	b29b      	uxth	r3, r3
 8004016:	4413      	add	r3, r2
 8004018:	b29a      	uxth	r2, r3
 800401a:	4b42      	ldr	r3, [pc, #264]	; (8004124 <ParticlesManager+0x520>)
 800401c:	841a      	strh	r2, [r3, #32]
			ParticleDevice.u16Lux_OFF = (uint16_t)(RX_BUFFER[20] << 8) + (uint16_t)RX_BUFFER[21];
 800401e:	4b40      	ldr	r3, [pc, #256]	; (8004120 <ParticlesManager+0x51c>)
 8004020:	7d1b      	ldrb	r3, [r3, #20]
 8004022:	b29b      	uxth	r3, r3
 8004024:	021b      	lsls	r3, r3, #8
 8004026:	b29a      	uxth	r2, r3
 8004028:	4b3d      	ldr	r3, [pc, #244]	; (8004120 <ParticlesManager+0x51c>)
 800402a:	7d5b      	ldrb	r3, [r3, #21]
 800402c:	b29b      	uxth	r3, r3
 800402e:	4413      	add	r3, r2
 8004030:	b29a      	uxth	r2, r3
 8004032:	4b3c      	ldr	r3, [pc, #240]	; (8004124 <ParticlesManager+0x520>)
 8004034:	845a      	strh	r2, [r3, #34]	; 0x22
			ParticleDevice.u16TimeSinceInit = (uint32_t)(RX_BUFFER[22] << 24) + (uint32_t)(RX_BUFFER[23] << 16) + (uint32_t)(RX_BUFFER[24] << 8) + (uint32_t)(RX_BUFFER[25]);
 8004036:	4b3a      	ldr	r3, [pc, #232]	; (8004120 <ParticlesManager+0x51c>)
 8004038:	7d9b      	ldrb	r3, [r3, #22]
 800403a:	061b      	lsls	r3, r3, #24
 800403c:	461a      	mov	r2, r3
 800403e:	4b38      	ldr	r3, [pc, #224]	; (8004120 <ParticlesManager+0x51c>)
 8004040:	7ddb      	ldrb	r3, [r3, #23]
 8004042:	041b      	lsls	r3, r3, #16
 8004044:	4413      	add	r3, r2
 8004046:	4a36      	ldr	r2, [pc, #216]	; (8004120 <ParticlesManager+0x51c>)
 8004048:	7e12      	ldrb	r2, [r2, #24]
 800404a:	0212      	lsls	r2, r2, #8
 800404c:	4413      	add	r3, r2
 800404e:	4a34      	ldr	r2, [pc, #208]	; (8004120 <ParticlesManager+0x51c>)
 8004050:	7e52      	ldrb	r2, [r2, #25]
 8004052:	4413      	add	r3, r2
 8004054:	4a33      	ldr	r2, [pc, #204]	; (8004124 <ParticlesManager+0x520>)
 8004056:	6253      	str	r3, [r2, #36]	; 0x24

			ParticleDevice.fparticles = (float)ParticleDevice.u16ch0_ON/ParticleDevice.fLED_current_meas - ParticleDevice.fnormalized_zero;//TODO:comment
 8004058:	4b32      	ldr	r3, [pc, #200]	; (8004124 <ParticlesManager+0x520>)
 800405a:	881b      	ldrh	r3, [r3, #0]
 800405c:	4618      	mov	r0, r3
 800405e:	f7fc fe93 	bl	8000d88 <__aeabi_ui2f>
 8004062:	4602      	mov	r2, r0
 8004064:	4b2f      	ldr	r3, [pc, #188]	; (8004124 <ParticlesManager+0x520>)
 8004066:	69db      	ldr	r3, [r3, #28]
 8004068:	4619      	mov	r1, r3
 800406a:	4610      	mov	r0, r2
 800406c:	f7fc ff98 	bl	8000fa0 <__aeabi_fdiv>
 8004070:	4603      	mov	r3, r0
 8004072:	461a      	mov	r2, r3
 8004074:	4b2b      	ldr	r3, [pc, #172]	; (8004124 <ParticlesManager+0x520>)
 8004076:	691b      	ldr	r3, [r3, #16]
 8004078:	4619      	mov	r1, r3
 800407a:	4610      	mov	r0, r2
 800407c:	f7fc fdd2 	bl	8000c24 <__aeabi_fsub>
 8004080:	4603      	mov	r3, r0
 8004082:	461a      	mov	r2, r3
 8004084:	4b27      	ldr	r3, [pc, #156]	; (8004124 <ParticlesManager+0x520>)
 8004086:	615a      	str	r2, [r3, #20]

			config_mode = false; //GC 2023-07-19 Debug comm
 8004088:	4b28      	ldr	r3, [pc, #160]	; (800412c <ParticlesManager+0x528>)
 800408a:	2200      	movs	r2, #0
 800408c:	701a      	strb	r2, [r3, #0]
			{
				nextState = Idle;
			}
			uartErrorCount++;
		}
		break;
 800408e:	e035      	b.n	80040fc <ParticlesManager+0x4f8>
		}else if((RX_BUFFER[1] & 0xC0) == WRITE_CMD)
 8004090:	4b23      	ldr	r3, [pc, #140]	; (8004120 <ParticlesManager+0x51c>)
 8004092:	785b      	ldrb	r3, [r3, #1]
 8004094:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004098:	2bc0      	cmp	r3, #192	; 0xc0
 800409a:	d103      	bne.n	80040a4 <ParticlesManager+0x4a0>
			config_mode = false; //GC 2023-07-19 debug
 800409c:	4b23      	ldr	r3, [pc, #140]	; (800412c <ParticlesManager+0x528>)
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
		break;
 80040a2:	e02b      	b.n	80040fc <ParticlesManager+0x4f8>
		}else if((RX_BUFFER[1] & 0xC0) == SETZERO_CMD)
 80040a4:	4b1e      	ldr	r3, [pc, #120]	; (8004120 <ParticlesManager+0x51c>)
 80040a6:	785b      	ldrb	r3, [r3, #1]
 80040a8:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80040ac:	2b40      	cmp	r3, #64	; 0x40
 80040ae:	d10f      	bne.n	80040d0 <ParticlesManager+0x4cc>
			setZero = false;
 80040b0:	4b1f      	ldr	r3, [pc, #124]	; (8004130 <ParticlesManager+0x52c>)
 80040b2:	2200      	movs	r2, #0
 80040b4:	701a      	strb	r2, [r3, #0]
			ParticleDevice.u16zero = (uint16_t)(RX_BUFFER[4] << 8) + (uint16_t)RX_BUFFER[5];
 80040b6:	4b1a      	ldr	r3, [pc, #104]	; (8004120 <ParticlesManager+0x51c>)
 80040b8:	791b      	ldrb	r3, [r3, #4]
 80040ba:	b29b      	uxth	r3, r3
 80040bc:	021b      	lsls	r3, r3, #8
 80040be:	b29a      	uxth	r2, r3
 80040c0:	4b17      	ldr	r3, [pc, #92]	; (8004120 <ParticlesManager+0x51c>)
 80040c2:	795b      	ldrb	r3, [r3, #5]
 80040c4:	b29b      	uxth	r3, r3
 80040c6:	4413      	add	r3, r2
 80040c8:	b29a      	uxth	r2, r3
 80040ca:	4b16      	ldr	r3, [pc, #88]	; (8004124 <ParticlesManager+0x520>)
 80040cc:	819a      	strh	r2, [r3, #12]
		break;
 80040ce:	e015      	b.n	80040fc <ParticlesManager+0x4f8>
			if(uartErrorCount <= COMM_ERR_LIMIT)
 80040d0:	4b12      	ldr	r3, [pc, #72]	; (800411c <ParticlesManager+0x518>)
 80040d2:	881b      	ldrh	r3, [r3, #0]
 80040d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040d8:	d803      	bhi.n	80040e2 <ParticlesManager+0x4de>
				nextState = Send_request;
 80040da:	4b0f      	ldr	r3, [pc, #60]	; (8004118 <ParticlesManager+0x514>)
 80040dc:	2201      	movs	r2, #1
 80040de:	701a      	strb	r2, [r3, #0]
 80040e0:	e002      	b.n	80040e8 <ParticlesManager+0x4e4>
				nextState = Idle;
 80040e2:	4b0d      	ldr	r3, [pc, #52]	; (8004118 <ParticlesManager+0x514>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	701a      	strb	r2, [r3, #0]
			uartErrorCount++;
 80040e8:	4b0c      	ldr	r3, [pc, #48]	; (800411c <ParticlesManager+0x518>)
 80040ea:	881b      	ldrh	r3, [r3, #0]
 80040ec:	3301      	adds	r3, #1
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	4b0a      	ldr	r3, [pc, #40]	; (800411c <ParticlesManager+0x518>)
 80040f2:	801a      	strh	r2, [r3, #0]
		break;
 80040f4:	e002      	b.n	80040fc <ParticlesManager+0x4f8>
		break;
 80040f6:	bf00      	nop
 80040f8:	e000      	b.n	80040fc <ParticlesManager+0x4f8>
		break;
 80040fa:	bf00      	nop
	}
	if(nextState != currentState)
 80040fc:	4b06      	ldr	r3, [pc, #24]	; (8004118 <ParticlesManager+0x514>)
 80040fe:	781a      	ldrb	r2, [r3, #0]
 8004100:	4b0c      	ldr	r3, [pc, #48]	; (8004134 <ParticlesManager+0x530>)
 8004102:	781b      	ldrb	r3, [r3, #0]
 8004104:	429a      	cmp	r2, r3
 8004106:	d003      	beq.n	8004110 <ParticlesManager+0x50c>
	{
		currentState = nextState;
 8004108:	4b03      	ldr	r3, [pc, #12]	; (8004118 <ParticlesManager+0x514>)
 800410a:	781a      	ldrb	r2, [r3, #0]
 800410c:	4b09      	ldr	r3, [pc, #36]	; (8004134 <ParticlesManager+0x530>)
 800410e:	701a      	strb	r2, [r3, #0]
	}

}
 8004110:	bf00      	nop
 8004112:	3714      	adds	r7, #20
 8004114:	46bd      	mov	sp, r7
 8004116:	bd90      	pop	{r4, r7, pc}
 8004118:	20000ef5 	.word	0x20000ef5
 800411c:	20000f84 	.word	0x20000f84
 8004120:	20000ef8 	.word	0x20000ef8
 8004124:	20000f4c 	.word	0x20000f4c
 8004128:	41200000 	.word	0x41200000
 800412c:	20000f79 	.word	0x20000f79
 8004130:	20000f7a 	.word	0x20000f7a
 8004134:	20000ef4 	.word	0x20000ef4

08004138 <Particle_Send_CMD>:
{
	IncFireCount = true;
}

uint16_t Particle_Send_CMD(uint8_t cmd)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	4603      	mov	r3, r0
 8004140:	71fb      	strb	r3, [r7, #7]
	static uint16_t tx_checksum;

	TX_BUFFER[0] = START_BYTE;
 8004142:	4b10      	ldr	r3, [pc, #64]	; (8004184 <Particle_Send_CMD+0x4c>)
 8004144:	22cc      	movs	r2, #204	; 0xcc
 8004146:	701a      	strb	r2, [r3, #0]
	TX_BUFFER[1] = cmd;
 8004148:	4a0e      	ldr	r2, [pc, #56]	; (8004184 <Particle_Send_CMD+0x4c>)
 800414a:	79fb      	ldrb	r3, [r7, #7]
 800414c:	7053      	strb	r3, [r2, #1]
	tx_checksum = cmd;
 800414e:	79fb      	ldrb	r3, [r7, #7]
 8004150:	b29a      	uxth	r2, r3
 8004152:	4b0d      	ldr	r3, [pc, #52]	; (8004188 <Particle_Send_CMD+0x50>)
 8004154:	801a      	strh	r2, [r3, #0]
	TX_BUFFER[2] = (uint8_t)(tx_checksum >> 8);
 8004156:	4b0c      	ldr	r3, [pc, #48]	; (8004188 <Particle_Send_CMD+0x50>)
 8004158:	881b      	ldrh	r3, [r3, #0]
 800415a:	0a1b      	lsrs	r3, r3, #8
 800415c:	b29b      	uxth	r3, r3
 800415e:	b2da      	uxtb	r2, r3
 8004160:	4b08      	ldr	r3, [pc, #32]	; (8004184 <Particle_Send_CMD+0x4c>)
 8004162:	709a      	strb	r2, [r3, #2]
	TX_BUFFER[3] = (uint8_t)(tx_checksum & 0x00FF);
 8004164:	4b08      	ldr	r3, [pc, #32]	; (8004188 <Particle_Send_CMD+0x50>)
 8004166:	881b      	ldrh	r3, [r3, #0]
 8004168:	b2da      	uxtb	r2, r3
 800416a:	4b06      	ldr	r3, [pc, #24]	; (8004184 <Particle_Send_CMD+0x4c>)
 800416c:	70da      	strb	r2, [r3, #3]
	TX_BUFFER[4] = STOP_BYTE;
 800416e:	4b05      	ldr	r3, [pc, #20]	; (8004184 <Particle_Send_CMD+0x4c>)
 8004170:	2299      	movs	r2, #153	; 0x99
 8004172:	711a      	strb	r2, [r3, #4]

	return tx_checksum;
 8004174:	4b04      	ldr	r3, [pc, #16]	; (8004188 <Particle_Send_CMD+0x50>)
 8004176:	881b      	ldrh	r3, [r3, #0]
}
 8004178:	4618      	mov	r0, r3
 800417a:	370c      	adds	r7, #12
 800417c:	46bd      	mov	sp, r7
 800417e:	bc80      	pop	{r7}
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	20000f38 	.word	0x20000f38
 8004188:	20000f8a 	.word	0x20000f8a

0800418c <ParticlesGetObject>:

const MeasureParticles_t* ParticlesGetObject(void)
{
 800418c:	b480      	push	{r7}
 800418e:	af00      	add	r7, sp, #0
	return &ParticleDevice;
 8004190:	4b02      	ldr	r3, [pc, #8]	; (800419c <ParticlesGetObject+0x10>)
}
 8004192:	4618      	mov	r0, r3
 8004194:	46bd      	mov	sp, r7
 8004196:	bc80      	pop	{r7}
 8004198:	4770      	bx	lr
 800419a:	bf00      	nop
 800419c:	20000f4c 	.word	0x20000f4c

080041a0 <Temperature_Init>:
float uVtoDegreeCTypeK(float uVdata,float Tref);
float VtoDegreeCRtd(float Vdata);


void Temperature_Init(void)
{
 80041a0:	b480      	push	{r7}
 80041a2:	af00      	add	r7, sp, #0
	currentState = Sending_config;
 80041a4:	4b10      	ldr	r3, [pc, #64]	; (80041e8 <Temperature_Init+0x48>)
 80041a6:	2200      	movs	r2, #0
 80041a8:	701a      	strb	r2, [r3, #0]
	nextState = Sending_config;
 80041aa:	4b10      	ldr	r3, [pc, #64]	; (80041ec <Temperature_Init+0x4c>)
 80041ac:	2200      	movs	r2, #0
 80041ae:	701a      	strb	r2, [r3, #0]
	b_tx_pending = false;
 80041b0:	4b0f      	ldr	r3, [pc, #60]	; (80041f0 <Temperature_Init+0x50>)
 80041b2:	2200      	movs	r2, #0
 80041b4:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 80041b6:	4b0f      	ldr	r3, [pc, #60]	; (80041f4 <Temperature_Init+0x54>)
 80041b8:	2200      	movs	r2, #0
 80041ba:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 80041bc:	4b0e      	ldr	r3, [pc, #56]	; (80041f8 <Temperature_Init+0x58>)
 80041be:	2200      	movs	r2, #0
 80041c0:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 80041c2:	4b0e      	ldr	r3, [pc, #56]	; (80041fc <Temperature_Init+0x5c>)
 80041c4:	2200      	movs	r2, #0
 80041c6:	701a      	strb	r2, [r3, #0]
	Tobj.ADCConfigByte[0] = 0x9F;
 80041c8:	4b0d      	ldr	r3, [pc, #52]	; (8004200 <Temperature_Init+0x60>)
 80041ca:	229f      	movs	r2, #159	; 0x9f
 80041cc:	711a      	strb	r2, [r3, #4]
	Tobj.ADCConfigByte[1] = 0xBF;
 80041ce:	4b0c      	ldr	r3, [pc, #48]	; (8004200 <Temperature_Init+0x60>)
 80041d0:	22bf      	movs	r2, #191	; 0xbf
 80041d2:	715a      	strb	r2, [r3, #5]
	Tobj.ADCConfigByte[2] = 0xDC;
 80041d4:	4b0a      	ldr	r3, [pc, #40]	; (8004200 <Temperature_Init+0x60>)
 80041d6:	22dc      	movs	r2, #220	; 0xdc
 80041d8:	719a      	strb	r2, [r3, #6]
	Tobj.ADCConfigByte[3] = 0xFC;
 80041da:	4b09      	ldr	r3, [pc, #36]	; (8004200 <Temperature_Init+0x60>)
 80041dc:	22fc      	movs	r2, #252	; 0xfc
 80041de:	71da      	strb	r2, [r3, #7]
}
 80041e0:	bf00      	nop
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bc80      	pop	{r7}
 80041e6:	4770      	bx	lr
 80041e8:	20000f90 	.word	0x20000f90
 80041ec:	20000f91 	.word	0x20000f91
 80041f0:	20000f8c 	.word	0x20000f8c
 80041f4:	20000f8d 	.word	0x20000f8d
 80041f8:	20000f8e 	.word	0x20000f8e
 80041fc:	20000f8f 	.word	0x20000f8f
 8004200:	20000f94 	.word	0x20000f94
 8004204:	00000000 	.word	0x00000000

08004208 <TemperatureManager>:



void TemperatureManager(Mobj* stove, uint32_t u32time_ms)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
	static int8_t ch_idx = NUMBER_OF_ADC_CH - 1;
	static uint8_t adcData[4];
	static uint32_t u32conf_time;
	int32_t i32tempReading=0;
 8004212:	2300      	movs	r3, #0
 8004214:	60fb      	str	r3, [r7, #12]
	float ftempReading = 0.0;
 8004216:	f04f 0300 	mov.w	r3, #0
 800421a:	60bb      	str	r3, [r7, #8]

	switch(currentState)
 800421c:	4bae      	ldr	r3, [pc, #696]	; (80044d8 <TemperatureManager+0x2d0>)
 800421e:	781b      	ldrb	r3, [r3, #0]
 8004220:	2b03      	cmp	r3, #3
 8004222:	f200 8193 	bhi.w	800454c <TemperatureManager+0x344>
 8004226:	a201      	add	r2, pc, #4	; (adr r2, 800422c <TemperatureManager+0x24>)
 8004228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800422c:	0800423d 	.word	0x0800423d
 8004230:	08004289 	.word	0x08004289
 8004234:	080042a1 	.word	0x080042a1
 8004238:	080042ed 	.word	0x080042ed
	{
	case Sending_config:
		if(b_tx_success)
 800423c:	4ba7      	ldr	r3, [pc, #668]	; (80044dc <TemperatureManager+0x2d4>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d009      	beq.n	8004258 <TemperatureManager+0x50>
		{
			b_tx_success = false;
 8004244:	4ba5      	ldr	r3, [pc, #660]	; (80044dc <TemperatureManager+0x2d4>)
 8004246:	2200      	movs	r2, #0
 8004248:	701a      	strb	r2, [r3, #0]
			nextState = Wait_for_data_rdy;
 800424a:	4ba5      	ldr	r3, [pc, #660]	; (80044e0 <TemperatureManager+0x2d8>)
 800424c:	2201      	movs	r2, #1
 800424e:	701a      	strb	r2, [r3, #0]
			u32conf_time = u32time_ms;
 8004250:	4aa4      	ldr	r2, [pc, #656]	; (80044e4 <TemperatureManager+0x2dc>)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6013      	str	r3, [r2, #0]
		else if(!b_tx_pending)
		{
			HAL_I2C_Master_Transmit_IT(&hi2c1, ADC_ADDRESS_7BIT,&Tobj.ADCConfigByte[ch_idx],1);
			b_tx_pending = true;
		}
		break;
 8004256:	e172      	b.n	800453e <TemperatureManager+0x336>
		else if(!b_tx_pending)
 8004258:	4ba3      	ldr	r3, [pc, #652]	; (80044e8 <TemperatureManager+0x2e0>)
 800425a:	781b      	ldrb	r3, [r3, #0]
 800425c:	f083 0301 	eor.w	r3, r3, #1
 8004260:	b2db      	uxtb	r3, r3
 8004262:	2b00      	cmp	r3, #0
 8004264:	f000 816b 	beq.w	800453e <TemperatureManager+0x336>
			HAL_I2C_Master_Transmit_IT(&hi2c1, ADC_ADDRESS_7BIT,&Tobj.ADCConfigByte[ch_idx],1);
 8004268:	4ba0      	ldr	r3, [pc, #640]	; (80044ec <TemperatureManager+0x2e4>)
 800426a:	f993 3000 	ldrsb.w	r3, [r3]
 800426e:	461a      	mov	r2, r3
 8004270:	4b9f      	ldr	r3, [pc, #636]	; (80044f0 <TemperatureManager+0x2e8>)
 8004272:	4413      	add	r3, r2
 8004274:	1d1a      	adds	r2, r3, #4
 8004276:	2301      	movs	r3, #1
 8004278:	21d0      	movs	r1, #208	; 0xd0
 800427a:	489e      	ldr	r0, [pc, #632]	; (80044f4 <TemperatureManager+0x2ec>)
 800427c:	f003 f8cc 	bl	8007418 <HAL_I2C_Master_Transmit_IT>
			b_tx_pending = true;
 8004280:	4b99      	ldr	r3, [pc, #612]	; (80044e8 <TemperatureManager+0x2e0>)
 8004282:	2201      	movs	r2, #1
 8004284:	701a      	strb	r2, [r3, #0]
		break;
 8004286:	e15a      	b.n	800453e <TemperatureManager+0x336>
	case Wait_for_data_rdy:
		if(u32time_ms - u32conf_time > 300) //Conversion time around 266 ms
 8004288:	4b96      	ldr	r3, [pc, #600]	; (80044e4 <TemperatureManager+0x2dc>)
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	683a      	ldr	r2, [r7, #0]
 800428e:	1ad3      	subs	r3, r2, r3
 8004290:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004294:	f240 8155 	bls.w	8004542 <TemperatureManager+0x33a>
		{
			nextState = Send_read_req;
 8004298:	4b91      	ldr	r3, [pc, #580]	; (80044e0 <TemperatureManager+0x2d8>)
 800429a:	2202      	movs	r2, #2
 800429c:	701a      	strb	r2, [r3, #0]
		}
		break;
 800429e:	e150      	b.n	8004542 <TemperatureManager+0x33a>
	case Send_read_req:

		if(b_rx_success)
 80042a0:	4b95      	ldr	r3, [pc, #596]	; (80044f8 <TemperatureManager+0x2f0>)
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00f      	beq.n	80042c8 <TemperatureManager+0xc0>
		{
			b_rx_success = false;
 80042a8:	4b93      	ldr	r3, [pc, #588]	; (80044f8 <TemperatureManager+0x2f0>)
 80042aa:	2200      	movs	r2, #0
 80042ac:	701a      	strb	r2, [r3, #0]
			if(IsDataNew(adcData[3]))
 80042ae:	4b93      	ldr	r3, [pc, #588]	; (80044fc <TemperatureManager+0x2f4>)
 80042b0:	78db      	ldrb	r3, [r3, #3]
 80042b2:	b25b      	sxtb	r3, r3
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	f2c0 8146 	blt.w	8004546 <TemperatureManager+0x33e>
			{
				adcData[3] = 0;
 80042ba:	4b90      	ldr	r3, [pc, #576]	; (80044fc <TemperatureManager+0x2f4>)
 80042bc:	2200      	movs	r2, #0
 80042be:	70da      	strb	r2, [r3, #3]
				nextState = Response_received;
 80042c0:	4b87      	ldr	r3, [pc, #540]	; (80044e0 <TemperatureManager+0x2d8>)
 80042c2:	2203      	movs	r2, #3
 80042c4:	701a      	strb	r2, [r3, #0]
		{
			HAL_I2C_Master_Receive_IT(&hi2c1, ADC_ADDRESS_7BIT,adcData,4);
			b_rx_pending = true;
		}

		break;
 80042c6:	e13e      	b.n	8004546 <TemperatureManager+0x33e>
		else if(!b_rx_pending)
 80042c8:	4b8d      	ldr	r3, [pc, #564]	; (8004500 <TemperatureManager+0x2f8>)
 80042ca:	781b      	ldrb	r3, [r3, #0]
 80042cc:	f083 0301 	eor.w	r3, r3, #1
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	f000 8137 	beq.w	8004546 <TemperatureManager+0x33e>
			HAL_I2C_Master_Receive_IT(&hi2c1, ADC_ADDRESS_7BIT,adcData,4);
 80042d8:	2304      	movs	r3, #4
 80042da:	4a88      	ldr	r2, [pc, #544]	; (80044fc <TemperatureManager+0x2f4>)
 80042dc:	21d0      	movs	r1, #208	; 0xd0
 80042de:	4885      	ldr	r0, [pc, #532]	; (80044f4 <TemperatureManager+0x2ec>)
 80042e0:	f003 f93e 	bl	8007560 <HAL_I2C_Master_Receive_IT>
			b_rx_pending = true;
 80042e4:	4b86      	ldr	r3, [pc, #536]	; (8004500 <TemperatureManager+0x2f8>)
 80042e6:	2201      	movs	r2, #1
 80042e8:	701a      	strb	r2, [r3, #0]
		break;
 80042ea:	e12c      	b.n	8004546 <TemperatureManager+0x33e>
	case Response_received:
		i32tempReading = 0;
 80042ec:	2300      	movs	r3, #0
 80042ee:	60fb      	str	r3, [r7, #12]
		i32tempReading = (adcData[0] << 30) + (adcData[1] << 22)  + (adcData[2] << 14); // justify the result for 32bit storage
 80042f0:	4b82      	ldr	r3, [pc, #520]	; (80044fc <TemperatureManager+0x2f4>)
 80042f2:	781b      	ldrb	r3, [r3, #0]
 80042f4:	079a      	lsls	r2, r3, #30
 80042f6:	4b81      	ldr	r3, [pc, #516]	; (80044fc <TemperatureManager+0x2f4>)
 80042f8:	785b      	ldrb	r3, [r3, #1]
 80042fa:	059b      	lsls	r3, r3, #22
 80042fc:	441a      	add	r2, r3
 80042fe:	4b7f      	ldr	r3, [pc, #508]	; (80044fc <TemperatureManager+0x2f4>)
 8004300:	789b      	ldrb	r3, [r3, #2]
 8004302:	039b      	lsls	r3, r3, #14
 8004304:	4413      	add	r3, r2
 8004306:	60fb      	str	r3, [r7, #12]
		if (i32tempReading < 0)
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2b00      	cmp	r3, #0
 800430c:	da02      	bge.n	8004314 <TemperatureManager+0x10c>
		{
			i32tempReading = -i32tempReading;
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	425b      	negs	r3, r3
 8004312:	60fb      	str	r3, [r7, #12]
		}
		i32tempReading = (i32tempReading) >> 14;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	139b      	asrs	r3, r3, #14
 8004318:	60fb      	str	r3, [r7, #12]

		switch(ch_idx)
 800431a:	4b74      	ldr	r3, [pc, #464]	; (80044ec <TemperatureManager+0x2e4>)
 800431c:	f993 3000 	ldrsb.w	r3, [r3]
 8004320:	2b03      	cmp	r3, #3
 8004322:	f200 80f9 	bhi.w	8004518 <TemperatureManager+0x310>
 8004326:	a201      	add	r2, pc, #4	; (adr r2, 800432c <TemperatureManager+0x124>)
 8004328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800432c:	0800433d 	.word	0x0800433d
 8004330:	080043ad 	.word	0x080043ad
 8004334:	0800441d 	.word	0x0800441d
 8004338:	0800446d 	.word	0x0800446d
		{
			case BaffleThermocouple:
				ftempReading = ((float)(i32tempReading)*15.625)/8; //15.625uV par bit  gain = 8
 800433c:	68f8      	ldr	r0, [r7, #12]
 800433e:	f7fc fd27 	bl	8000d90 <__aeabi_i2f>
 8004342:	4603      	mov	r3, r0
 8004344:	4618      	mov	r0, r3
 8004346:	f7fc f8e9 	bl	800051c <__aeabi_f2d>
 800434a:	f04f 0200 	mov.w	r2, #0
 800434e:	4b6d      	ldr	r3, [pc, #436]	; (8004504 <TemperatureManager+0x2fc>)
 8004350:	f7fc f93c 	bl	80005cc <__aeabi_dmul>
 8004354:	4602      	mov	r2, r0
 8004356:	460b      	mov	r3, r1
 8004358:	4610      	mov	r0, r2
 800435a:	4619      	mov	r1, r3
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	4b69      	ldr	r3, [pc, #420]	; (8004508 <TemperatureManager+0x300>)
 8004362:	f7fc fa5d 	bl	8000820 <__aeabi_ddiv>
 8004366:	4602      	mov	r2, r0
 8004368:	460b      	mov	r3, r1
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	f7fc fc05 	bl	8000b7c <__aeabi_d2f>
 8004372:	4603      	mov	r3, r0
 8004374:	60bb      	str	r3, [r7, #8]
				stove->fBaffleTemp = CELSIUS_TO_FAHRENHEIT(uVtoDegreeCTypeK(ftempReading, Tobj.fTcoldJunct)); //6.7//26.1 //board is self heating to 7.3 above ambient
 8004376:	4b5e      	ldr	r3, [pc, #376]	; (80044f0 <TemperatureManager+0x2e8>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4619      	mov	r1, r3
 800437c:	68b8      	ldr	r0, [r7, #8]
 800437e:	f000 fa17 	bl	80047b0 <uVtoDegreeCTypeK>
 8004382:	4603      	mov	r3, r0
 8004384:	4961      	ldr	r1, [pc, #388]	; (800450c <TemperatureManager+0x304>)
 8004386:	4618      	mov	r0, r3
 8004388:	f7fc fd56 	bl	8000e38 <__aeabi_fmul>
 800438c:	4603      	mov	r3, r0
 800438e:	4960      	ldr	r1, [pc, #384]	; (8004510 <TemperatureManager+0x308>)
 8004390:	4618      	mov	r0, r3
 8004392:	f7fc fe05 	bl	8000fa0 <__aeabi_fdiv>
 8004396:	4603      	mov	r3, r0
 8004398:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 800439c:	4618      	mov	r0, r3
 800439e:	f7fc fc43 	bl	8000c28 <__addsf3>
 80043a2:	4603      	mov	r3, r0
 80043a4:	461a      	mov	r2, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	61da      	str	r2, [r3, #28]

				break;
 80043aa:	e0b6      	b.n	800451a <TemperatureManager+0x312>
			case ChamberThermocouple:
				ftempReading = ((float)(i32tempReading)*15.625)/8; //15.625uV par bit  gain = 8
 80043ac:	68f8      	ldr	r0, [r7, #12]
 80043ae:	f7fc fcef 	bl	8000d90 <__aeabi_i2f>
 80043b2:	4603      	mov	r3, r0
 80043b4:	4618      	mov	r0, r3
 80043b6:	f7fc f8b1 	bl	800051c <__aeabi_f2d>
 80043ba:	f04f 0200 	mov.w	r2, #0
 80043be:	4b51      	ldr	r3, [pc, #324]	; (8004504 <TemperatureManager+0x2fc>)
 80043c0:	f7fc f904 	bl	80005cc <__aeabi_dmul>
 80043c4:	4602      	mov	r2, r0
 80043c6:	460b      	mov	r3, r1
 80043c8:	4610      	mov	r0, r2
 80043ca:	4619      	mov	r1, r3
 80043cc:	f04f 0200 	mov.w	r2, #0
 80043d0:	4b4d      	ldr	r3, [pc, #308]	; (8004508 <TemperatureManager+0x300>)
 80043d2:	f7fc fa25 	bl	8000820 <__aeabi_ddiv>
 80043d6:	4602      	mov	r2, r0
 80043d8:	460b      	mov	r3, r1
 80043da:	4610      	mov	r0, r2
 80043dc:	4619      	mov	r1, r3
 80043de:	f7fc fbcd 	bl	8000b7c <__aeabi_d2f>
 80043e2:	4603      	mov	r3, r0
 80043e4:	60bb      	str	r3, [r7, #8]
				stove->fChamberTemp = CELSIUS_TO_FAHRENHEIT(uVtoDegreeCTypeK(ftempReading, Tobj.fTcoldJunct)); //6.7//26.1 //board is self heating to 7.3 above ambient
 80043e6:	4b42      	ldr	r3, [pc, #264]	; (80044f0 <TemperatureManager+0x2e8>)
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	4619      	mov	r1, r3
 80043ec:	68b8      	ldr	r0, [r7, #8]
 80043ee:	f000 f9df 	bl	80047b0 <uVtoDegreeCTypeK>
 80043f2:	4603      	mov	r3, r0
 80043f4:	4945      	ldr	r1, [pc, #276]	; (800450c <TemperatureManager+0x304>)
 80043f6:	4618      	mov	r0, r3
 80043f8:	f7fc fd1e 	bl	8000e38 <__aeabi_fmul>
 80043fc:	4603      	mov	r3, r0
 80043fe:	4944      	ldr	r1, [pc, #272]	; (8004510 <TemperatureManager+0x308>)
 8004400:	4618      	mov	r0, r3
 8004402:	f7fc fdcd 	bl	8000fa0 <__aeabi_fdiv>
 8004406:	4603      	mov	r3, r0
 8004408:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 800440c:	4618      	mov	r0, r3
 800440e:	f7fc fc0b 	bl	8000c28 <__addsf3>
 8004412:	4603      	mov	r3, r0
 8004414:	461a      	mov	r2, r3
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	621a      	str	r2, [r3, #32]

				break;
 800441a:	e07e      	b.n	800451a <TemperatureManager+0x312>
			case PlenumRtd:
				ftempReading = (float)(i32tempReading*15.625e-6);
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f7fc f86b 	bl	80004f8 <__aeabi_i2d>
 8004422:	a329      	add	r3, pc, #164	; (adr r3, 80044c8 <TemperatureManager+0x2c0>)
 8004424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004428:	f7fc f8d0 	bl	80005cc <__aeabi_dmul>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4610      	mov	r0, r2
 8004432:	4619      	mov	r1, r3
 8004434:	f7fc fba2 	bl	8000b7c <__aeabi_d2f>
 8004438:	4603      	mov	r3, r0
 800443a:	60bb      	str	r3, [r7, #8]
				stove->fPlenumTemp = CELSIUS_TO_FAHRENHEIT(VtoDegreeCRtd(ftempReading));
 800443c:	68b8      	ldr	r0, [r7, #8]
 800443e:	f000 fcdb 	bl	8004df8 <VtoDegreeCRtd>
 8004442:	4603      	mov	r3, r0
 8004444:	4931      	ldr	r1, [pc, #196]	; (800450c <TemperatureManager+0x304>)
 8004446:	4618      	mov	r0, r3
 8004448:	f7fc fcf6 	bl	8000e38 <__aeabi_fmul>
 800444c:	4603      	mov	r3, r0
 800444e:	4930      	ldr	r1, [pc, #192]	; (8004510 <TemperatureManager+0x308>)
 8004450:	4618      	mov	r0, r3
 8004452:	f7fc fda5 	bl	8000fa0 <__aeabi_fdiv>
 8004456:	4603      	mov	r3, r0
 8004458:	f04f 4184 	mov.w	r1, #1107296256	; 0x42000000
 800445c:	4618      	mov	r0, r3
 800445e:	f7fc fbe3 	bl	8000c28 <__addsf3>
 8004462:	4603      	mov	r3, r0
 8004464:	461a      	mov	r2, r3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	625a      	str	r2, [r3, #36]	; 0x24

				break;
 800446a:	e056      	b.n	800451a <TemperatureManager+0x312>
			case TempSense_board:
				ftempReading = (float)(i32tempReading*15.625e-6);
 800446c:	68f8      	ldr	r0, [r7, #12]
 800446e:	f7fc f843 	bl	80004f8 <__aeabi_i2d>
 8004472:	a315      	add	r3, pc, #84	; (adr r3, 80044c8 <TemperatureManager+0x2c0>)
 8004474:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004478:	f7fc f8a8 	bl	80005cc <__aeabi_dmul>
 800447c:	4602      	mov	r2, r0
 800447e:	460b      	mov	r3, r1
 8004480:	4610      	mov	r0, r2
 8004482:	4619      	mov	r1, r3
 8004484:	f7fc fb7a 	bl	8000b7c <__aeabi_d2f>
 8004488:	4603      	mov	r3, r0
 800448a:	60bb      	str	r3, [r7, #8]
				Tobj.fTcoldJunct = (ftempReading-0.500)/.010;
 800448c:	68b8      	ldr	r0, [r7, #8]
 800448e:	f7fc f845 	bl	800051c <__aeabi_f2d>
 8004492:	f04f 0200 	mov.w	r2, #0
 8004496:	4b1f      	ldr	r3, [pc, #124]	; (8004514 <TemperatureManager+0x30c>)
 8004498:	f7fb fee0 	bl	800025c <__aeabi_dsub>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	4610      	mov	r0, r2
 80044a2:	4619      	mov	r1, r3
 80044a4:	a30a      	add	r3, pc, #40	; (adr r3, 80044d0 <TemperatureManager+0x2c8>)
 80044a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044aa:	f7fc f9b9 	bl	8000820 <__aeabi_ddiv>
 80044ae:	4602      	mov	r2, r0
 80044b0:	460b      	mov	r3, r1
 80044b2:	4610      	mov	r0, r2
 80044b4:	4619      	mov	r1, r3
 80044b6:	f7fc fb61 	bl	8000b7c <__aeabi_d2f>
 80044ba:	4603      	mov	r3, r0
 80044bc:	4a0c      	ldr	r2, [pc, #48]	; (80044f0 <TemperatureManager+0x2e8>)
 80044be:	6013      	str	r3, [r2, #0]
				break;
 80044c0:	e02b      	b.n	800451a <TemperatureManager+0x312>
 80044c2:	bf00      	nop
 80044c4:	f3af 8000 	nop.w
 80044c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80044cc:	3ef0624d 	.word	0x3ef0624d
 80044d0:	47ae147b 	.word	0x47ae147b
 80044d4:	3f847ae1 	.word	0x3f847ae1
 80044d8:	20000f90 	.word	0x20000f90
 80044dc:	20000f8d 	.word	0x20000f8d
 80044e0:	20000f91 	.word	0x20000f91
 80044e4:	20000f9c 	.word	0x20000f9c
 80044e8:	20000f8c 	.word	0x20000f8c
 80044ec:	20000050 	.word	0x20000050
 80044f0:	20000f94 	.word	0x20000f94
 80044f4:	2000395c 	.word	0x2000395c
 80044f8:	20000f8f 	.word	0x20000f8f
 80044fc:	20000fa0 	.word	0x20000fa0
 8004500:	20000f8e 	.word	0x20000f8e
 8004504:	402f4000 	.word	0x402f4000
 8004508:	40200000 	.word	0x40200000
 800450c:	41100000 	.word	0x41100000
 8004510:	40a00000 	.word	0x40a00000
 8004514:	3fe00000 	.word	0x3fe00000
			default:
				break;
 8004518:	bf00      	nop
		}

		nextState = Sending_config;
 800451a:	4b13      	ldr	r3, [pc, #76]	; (8004568 <TemperatureManager+0x360>)
 800451c:	2200      	movs	r2, #0
 800451e:	701a      	strb	r2, [r3, #0]
		if(ch_idx-- < 0)
 8004520:	4b12      	ldr	r3, [pc, #72]	; (800456c <TemperatureManager+0x364>)
 8004522:	f993 3000 	ldrsb.w	r3, [r3]
 8004526:	b2da      	uxtb	r2, r3
 8004528:	3a01      	subs	r2, #1
 800452a:	b2d2      	uxtb	r2, r2
 800452c:	b251      	sxtb	r1, r2
 800452e:	4a0f      	ldr	r2, [pc, #60]	; (800456c <TemperatureManager+0x364>)
 8004530:	7011      	strb	r1, [r2, #0]
 8004532:	2b00      	cmp	r3, #0
 8004534:	da09      	bge.n	800454a <TemperatureManager+0x342>
		{
			ch_idx = NUMBER_OF_ADC_CH - 1;
 8004536:	4b0d      	ldr	r3, [pc, #52]	; (800456c <TemperatureManager+0x364>)
 8004538:	2203      	movs	r2, #3
 800453a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800453c:	e005      	b.n	800454a <TemperatureManager+0x342>
		break;
 800453e:	bf00      	nop
 8004540:	e004      	b.n	800454c <TemperatureManager+0x344>
		break;
 8004542:	bf00      	nop
 8004544:	e002      	b.n	800454c <TemperatureManager+0x344>
		break;
 8004546:	bf00      	nop
 8004548:	e000      	b.n	800454c <TemperatureManager+0x344>
		break;
 800454a:	bf00      	nop
	}

	if(nextState != currentState)
 800454c:	4b06      	ldr	r3, [pc, #24]	; (8004568 <TemperatureManager+0x360>)
 800454e:	781a      	ldrb	r2, [r3, #0]
 8004550:	4b07      	ldr	r3, [pc, #28]	; (8004570 <TemperatureManager+0x368>)
 8004552:	781b      	ldrb	r3, [r3, #0]
 8004554:	429a      	cmp	r2, r3
 8004556:	d003      	beq.n	8004560 <TemperatureManager+0x358>
	{
		currentState = nextState;
 8004558:	4b03      	ldr	r3, [pc, #12]	; (8004568 <TemperatureManager+0x360>)
 800455a:	781a      	ldrb	r2, [r3, #0]
 800455c:	4b04      	ldr	r3, [pc, #16]	; (8004570 <TemperatureManager+0x368>)
 800455e:	701a      	strb	r2, [r3, #0]
	}

}
 8004560:	bf00      	nop
 8004562:	3710      	adds	r7, #16
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	20000f91 	.word	0x20000f91
 800456c:	20000050 	.word	0x20000050
 8004570:	20000f90 	.word	0x20000f90

08004574 <Temperature_update_deltaT>:

void Temperature_update_deltaT(Mobj *stove, uint32_t u32DeltaT_ms)
{
 8004574:	b5b0      	push	{r4, r5, r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
 800457c:	6039      	str	r1, [r7, #0]
	static float baffle = 0;
	static float chamber = 0;
	const float alpha = 0.88;
 800457e:	4b4e      	ldr	r3, [pc, #312]	; (80046b8 <Temperature_update_deltaT+0x144>)
 8004580:	60fb      	str	r3, [r7, #12]

	if(baffle == 0 && chamber == 0)
 8004582:	4b4e      	ldr	r3, [pc, #312]	; (80046bc <Temperature_update_deltaT+0x148>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f04f 0100 	mov.w	r1, #0
 800458a:	4618      	mov	r0, r3
 800458c:	f7fc fde8 	bl	8001160 <__aeabi_fcmpeq>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d012      	beq.n	80045bc <Temperature_update_deltaT+0x48>
 8004596:	4b4a      	ldr	r3, [pc, #296]	; (80046c0 <Temperature_update_deltaT+0x14c>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f04f 0100 	mov.w	r1, #0
 800459e:	4618      	mov	r0, r3
 80045a0:	f7fc fdde 	bl	8001160 <__aeabi_fcmpeq>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d008      	beq.n	80045bc <Temperature_update_deltaT+0x48>
	{
		baffle = stove->fBaffleTemp;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	69db      	ldr	r3, [r3, #28]
 80045ae:	4a43      	ldr	r2, [pc, #268]	; (80046bc <Temperature_update_deltaT+0x148>)
 80045b0:	6013      	str	r3, [r2, #0]
		chamber = stove->fChamberTemp;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	4a42      	ldr	r2, [pc, #264]	; (80046c0 <Temperature_update_deltaT+0x14c>)
 80045b8:	6013      	str	r3, [r2, #0]
		return;
 80045ba:	e079      	b.n	80046b0 <Temperature_update_deltaT+0x13c>
	}

	// To avoid confusion, parameters calculated per 30 seconds => (deg F / 30 sec)
	stove->fBaffleDeltaT = alpha*stove->fBaffleDeltaT + (1-alpha)*30*(stove->fBaffleTemp-baffle)/((u32DeltaT_ms)/1000);
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80045c0:	68f9      	ldr	r1, [r7, #12]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f7fc fc38 	bl	8000e38 <__aeabi_fmul>
 80045c8:	4603      	mov	r3, r0
 80045ca:	461c      	mov	r4, r3
 80045cc:	68f9      	ldr	r1, [r7, #12]
 80045ce:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80045d2:	f7fc fb27 	bl	8000c24 <__aeabi_fsub>
 80045d6:	4603      	mov	r3, r0
 80045d8:	493a      	ldr	r1, [pc, #232]	; (80046c4 <Temperature_update_deltaT+0x150>)
 80045da:	4618      	mov	r0, r3
 80045dc:	f7fc fc2c 	bl	8000e38 <__aeabi_fmul>
 80045e0:	4603      	mov	r3, r0
 80045e2:	461d      	mov	r5, r3
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	69db      	ldr	r3, [r3, #28]
 80045e8:	4a34      	ldr	r2, [pc, #208]	; (80046bc <Temperature_update_deltaT+0x148>)
 80045ea:	6812      	ldr	r2, [r2, #0]
 80045ec:	4611      	mov	r1, r2
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7fc fb18 	bl	8000c24 <__aeabi_fsub>
 80045f4:	4603      	mov	r3, r0
 80045f6:	4619      	mov	r1, r3
 80045f8:	4628      	mov	r0, r5
 80045fa:	f7fc fc1d 	bl	8000e38 <__aeabi_fmul>
 80045fe:	4603      	mov	r3, r0
 8004600:	461d      	mov	r5, r3
 8004602:	683b      	ldr	r3, [r7, #0]
 8004604:	4a30      	ldr	r2, [pc, #192]	; (80046c8 <Temperature_update_deltaT+0x154>)
 8004606:	fba2 2303 	umull	r2, r3, r2, r3
 800460a:	099b      	lsrs	r3, r3, #6
 800460c:	4618      	mov	r0, r3
 800460e:	f7fc fbbb 	bl	8000d88 <__aeabi_ui2f>
 8004612:	4603      	mov	r3, r0
 8004614:	4619      	mov	r1, r3
 8004616:	4628      	mov	r0, r5
 8004618:	f7fc fcc2 	bl	8000fa0 <__aeabi_fdiv>
 800461c:	4603      	mov	r3, r0
 800461e:	4619      	mov	r1, r3
 8004620:	4620      	mov	r0, r4
 8004622:	f7fc fb01 	bl	8000c28 <__addsf3>
 8004626:	4603      	mov	r3, r0
 8004628:	461a      	mov	r2, r3
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	629a      	str	r2, [r3, #40]	; 0x28
	stove->fChamberDeltaT = alpha*stove->fChamberDeltaT + (1-alpha)*30*(stove->fChamberTemp-chamber)/((u32DeltaT_ms)/1000);
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004632:	68f9      	ldr	r1, [r7, #12]
 8004634:	4618      	mov	r0, r3
 8004636:	f7fc fbff 	bl	8000e38 <__aeabi_fmul>
 800463a:	4603      	mov	r3, r0
 800463c:	461c      	mov	r4, r3
 800463e:	68f9      	ldr	r1, [r7, #12]
 8004640:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004644:	f7fc faee 	bl	8000c24 <__aeabi_fsub>
 8004648:	4603      	mov	r3, r0
 800464a:	491e      	ldr	r1, [pc, #120]	; (80046c4 <Temperature_update_deltaT+0x150>)
 800464c:	4618      	mov	r0, r3
 800464e:	f7fc fbf3 	bl	8000e38 <__aeabi_fmul>
 8004652:	4603      	mov	r3, r0
 8004654:	461d      	mov	r5, r3
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a1b      	ldr	r3, [r3, #32]
 800465a:	4a19      	ldr	r2, [pc, #100]	; (80046c0 <Temperature_update_deltaT+0x14c>)
 800465c:	6812      	ldr	r2, [r2, #0]
 800465e:	4611      	mov	r1, r2
 8004660:	4618      	mov	r0, r3
 8004662:	f7fc fadf 	bl	8000c24 <__aeabi_fsub>
 8004666:	4603      	mov	r3, r0
 8004668:	4619      	mov	r1, r3
 800466a:	4628      	mov	r0, r5
 800466c:	f7fc fbe4 	bl	8000e38 <__aeabi_fmul>
 8004670:	4603      	mov	r3, r0
 8004672:	461d      	mov	r5, r3
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	4a14      	ldr	r2, [pc, #80]	; (80046c8 <Temperature_update_deltaT+0x154>)
 8004678:	fba2 2303 	umull	r2, r3, r2, r3
 800467c:	099b      	lsrs	r3, r3, #6
 800467e:	4618      	mov	r0, r3
 8004680:	f7fc fb82 	bl	8000d88 <__aeabi_ui2f>
 8004684:	4603      	mov	r3, r0
 8004686:	4619      	mov	r1, r3
 8004688:	4628      	mov	r0, r5
 800468a:	f7fc fc89 	bl	8000fa0 <__aeabi_fdiv>
 800468e:	4603      	mov	r3, r0
 8004690:	4619      	mov	r1, r3
 8004692:	4620      	mov	r0, r4
 8004694:	f7fc fac8 	bl	8000c28 <__addsf3>
 8004698:	4603      	mov	r3, r0
 800469a:	461a      	mov	r2, r3
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	62da      	str	r2, [r3, #44]	; 0x2c

	baffle = stove->fBaffleTemp;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	69db      	ldr	r3, [r3, #28]
 80046a4:	4a05      	ldr	r2, [pc, #20]	; (80046bc <Temperature_update_deltaT+0x148>)
 80046a6:	6013      	str	r3, [r2, #0]
	chamber = stove->fChamberTemp;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	6a1b      	ldr	r3, [r3, #32]
 80046ac:	4a04      	ldr	r2, [pc, #16]	; (80046c0 <Temperature_update_deltaT+0x14c>)
 80046ae:	6013      	str	r3, [r2, #0]

}
 80046b0:	3710      	adds	r7, #16
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bdb0      	pop	{r4, r5, r7, pc}
 80046b6:	bf00      	nop
 80046b8:	3f6147ae 	.word	0x3f6147ae
 80046bc:	20000fa4 	.word	0x20000fa4
 80046c0:	20000fa8 	.word	0x20000fa8
 80046c4:	41f00000 	.word	0x41f00000
 80046c8:	10624dd3 	.word	0x10624dd3

080046cc <get_BoardTemp>:



float get_BoardTemp(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
	return Tobj.fTcoldJunct ;
 80046d0:	4b02      	ldr	r3, [pc, #8]	; (80046dc <get_BoardTemp+0x10>)
 80046d2:	681b      	ldr	r3, [r3, #0]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bc80      	pop	{r7}
 80046da:	4770      	bx	lr
 80046dc:	20000f94 	.word	0x20000f94

080046e0 <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b083      	sub	sp, #12
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
	b_tx_success = true;
 80046e8:	4b05      	ldr	r3, [pc, #20]	; (8004700 <HAL_I2C_MasterTxCpltCallback+0x20>)
 80046ea:	2201      	movs	r2, #1
 80046ec:	701a      	strb	r2, [r3, #0]
	b_tx_pending = false;
 80046ee:	4b05      	ldr	r3, [pc, #20]	; (8004704 <HAL_I2C_MasterTxCpltCallback+0x24>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	701a      	strb	r2, [r3, #0]
}
 80046f4:	bf00      	nop
 80046f6:	370c      	adds	r7, #12
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bc80      	pop	{r7}
 80046fc:	4770      	bx	lr
 80046fe:	bf00      	nop
 8004700:	20000f8d 	.word	0x20000f8d
 8004704:	20000f8c 	.word	0x20000f8c

08004708 <HAL_I2C_MasterRxCpltCallback>:
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004708:	b480      	push	{r7}
 800470a:	b083      	sub	sp, #12
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
	b_rx_success = true;
 8004710:	4b05      	ldr	r3, [pc, #20]	; (8004728 <HAL_I2C_MasterRxCpltCallback+0x20>)
 8004712:	2201      	movs	r2, #1
 8004714:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8004716:	4b05      	ldr	r3, [pc, #20]	; (800472c <HAL_I2C_MasterRxCpltCallback+0x24>)
 8004718:	2200      	movs	r2, #0
 800471a:	701a      	strb	r2, [r3, #0]
}
 800471c:	bf00      	nop
 800471e:	370c      	adds	r7, #12
 8004720:	46bd      	mov	sp, r7
 8004722:	bc80      	pop	{r7}
 8004724:	4770      	bx	lr
 8004726:	bf00      	nop
 8004728:	20000f8f 	.word	0x20000f8f
 800472c:	20000f8e 	.word	0x20000f8e

08004730 <HAL_I2C_ErrorCallback>:
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
	b_tx_pending = false;
 8004738:	4b09      	ldr	r3, [pc, #36]	; (8004760 <HAL_I2C_ErrorCallback+0x30>)
 800473a:	2200      	movs	r2, #0
 800473c:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 800473e:	4b09      	ldr	r3, [pc, #36]	; (8004764 <HAL_I2C_ErrorCallback+0x34>)
 8004740:	2200      	movs	r2, #0
 8004742:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8004744:	4b08      	ldr	r3, [pc, #32]	; (8004768 <HAL_I2C_ErrorCallback+0x38>)
 8004746:	2200      	movs	r2, #0
 8004748:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 800474a:	4b08      	ldr	r3, [pc, #32]	; (800476c <HAL_I2C_ErrorCallback+0x3c>)
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
	uint32_t errorcode = hi2c->ErrorCode;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004754:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 8004756:	bf00      	nop
 8004758:	3714      	adds	r7, #20
 800475a:	46bd      	mov	sp, r7
 800475c:	bc80      	pop	{r7}
 800475e:	4770      	bx	lr
 8004760:	20000f8c 	.word	0x20000f8c
 8004764:	20000f8d 	.word	0x20000f8d
 8004768:	20000f8e 	.word	0x20000f8e
 800476c:	20000f8f 	.word	0x20000f8f

08004770 <HAL_I2C_AbortCpltCallback>:
void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004770:	b480      	push	{r7}
 8004772:	b085      	sub	sp, #20
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
	b_tx_pending = false;
 8004778:	4b09      	ldr	r3, [pc, #36]	; (80047a0 <HAL_I2C_AbortCpltCallback+0x30>)
 800477a:	2200      	movs	r2, #0
 800477c:	701a      	strb	r2, [r3, #0]
	b_tx_success = false;
 800477e:	4b09      	ldr	r3, [pc, #36]	; (80047a4 <HAL_I2C_AbortCpltCallback+0x34>)
 8004780:	2200      	movs	r2, #0
 8004782:	701a      	strb	r2, [r3, #0]
	b_rx_pending = false;
 8004784:	4b08      	ldr	r3, [pc, #32]	; (80047a8 <HAL_I2C_AbortCpltCallback+0x38>)
 8004786:	2200      	movs	r2, #0
 8004788:	701a      	strb	r2, [r3, #0]
	b_rx_success = false;
 800478a:	4b08      	ldr	r3, [pc, #32]	; (80047ac <HAL_I2C_AbortCpltCallback+0x3c>)
 800478c:	2200      	movs	r2, #0
 800478e:	701a      	strb	r2, [r3, #0]
	uint32_t errorcode = hi2c->ErrorCode;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004794:	60fb      	str	r3, [r7, #12]
	UNUSED(errorcode);
}
 8004796:	bf00      	nop
 8004798:	3714      	adds	r7, #20
 800479a:	46bd      	mov	sp, r7
 800479c:	bc80      	pop	{r7}
 800479e:	4770      	bx	lr
 80047a0:	20000f8c 	.word	0x20000f8c
 80047a4:	20000f8d 	.word	0x20000f8d
 80047a8:	20000f8e 	.word	0x20000f8e
 80047ac:	20000f8f 	.word	0x20000f8f

080047b0 <uVtoDegreeCTypeK>:
#define T_COEF_A0 1.185976E-1
#define T_COEF_A1 -1.183432E-4
#define T_COEF_A2 1.269686E2

float uVtoDegreeCTypeK(float uVdata,float Tref)
{
 80047b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80047b4:	b08a      	sub	sp, #40	; 0x28
 80047b6:	af00      	add	r7, sp, #0
 80047b8:	6078      	str	r0, [r7, #4]
 80047ba:	6039      	str	r1, [r7, #0]
    double Vref = T_COEF_C0 + T_COEF_C1*Tref + T_COEF_C2*pow(Tref,2) + T_COEF_C3*pow(Tref,3) + T_COEF_C4*pow(Tref,4) + T_COEF_C5*pow(Tref,5) + T_COEF_C6*pow(Tref,6) + T_COEF_C7*pow(Tref,7) + T_COEF_C8*pow(Tref,8) + T_COEF_C9*pow(Tref,9)+T_COEF_A0*pow(2.718281828,T_COEF_A1*(Tref-T_COEF_A2)*(Tref-T_COEF_A2));
 80047bc:	6838      	ldr	r0, [r7, #0]
 80047be:	f7fb fead 	bl	800051c <__aeabi_f2d>
 80047c2:	a3cd      	add	r3, pc, #820	; (adr r3, 8004af8 <uVtoDegreeCTypeK+0x348>)
 80047c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047c8:	f7fb ff00 	bl	80005cc <__aeabi_dmul>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4610      	mov	r0, r2
 80047d2:	4619      	mov	r1, r3
 80047d4:	a3ca      	add	r3, pc, #808	; (adr r3, 8004b00 <uVtoDegreeCTypeK+0x350>)
 80047d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047da:	f7fb fd3f 	bl	800025c <__aeabi_dsub>
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4614      	mov	r4, r2
 80047e4:	461d      	mov	r5, r3
 80047e6:	6838      	ldr	r0, [r7, #0]
 80047e8:	f7fb fe98 	bl	800051c <__aeabi_f2d>
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80047f4:	f00d fd82 	bl	80122fc <pow>
 80047f8:	a3c3      	add	r3, pc, #780	; (adr r3, 8004b08 <uVtoDegreeCTypeK+0x358>)
 80047fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047fe:	f7fb fee5 	bl	80005cc <__aeabi_dmul>
 8004802:	4602      	mov	r2, r0
 8004804:	460b      	mov	r3, r1
 8004806:	4620      	mov	r0, r4
 8004808:	4629      	mov	r1, r5
 800480a:	f7fb fd29 	bl	8000260 <__adddf3>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4614      	mov	r4, r2
 8004814:	461d      	mov	r5, r3
 8004816:	6838      	ldr	r0, [r7, #0]
 8004818:	f7fb fe80 	bl	800051c <__aeabi_f2d>
 800481c:	f04f 0200 	mov.w	r2, #0
 8004820:	4bdd      	ldr	r3, [pc, #884]	; (8004b98 <uVtoDegreeCTypeK+0x3e8>)
 8004822:	f00d fd6b 	bl	80122fc <pow>
 8004826:	a3ba      	add	r3, pc, #744	; (adr r3, 8004b10 <uVtoDegreeCTypeK+0x360>)
 8004828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800482c:	f7fb fece 	bl	80005cc <__aeabi_dmul>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	4620      	mov	r0, r4
 8004836:	4629      	mov	r1, r5
 8004838:	f7fb fd12 	bl	8000260 <__adddf3>
 800483c:	4602      	mov	r2, r0
 800483e:	460b      	mov	r3, r1
 8004840:	4614      	mov	r4, r2
 8004842:	461d      	mov	r5, r3
 8004844:	6838      	ldr	r0, [r7, #0]
 8004846:	f7fb fe69 	bl	800051c <__aeabi_f2d>
 800484a:	f04f 0200 	mov.w	r2, #0
 800484e:	4bd3      	ldr	r3, [pc, #844]	; (8004b9c <uVtoDegreeCTypeK+0x3ec>)
 8004850:	f00d fd54 	bl	80122fc <pow>
 8004854:	a3b0      	add	r3, pc, #704	; (adr r3, 8004b18 <uVtoDegreeCTypeK+0x368>)
 8004856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485a:	f7fb feb7 	bl	80005cc <__aeabi_dmul>
 800485e:	4602      	mov	r2, r0
 8004860:	460b      	mov	r3, r1
 8004862:	4620      	mov	r0, r4
 8004864:	4629      	mov	r1, r5
 8004866:	f7fb fcfb 	bl	8000260 <__adddf3>
 800486a:	4602      	mov	r2, r0
 800486c:	460b      	mov	r3, r1
 800486e:	4614      	mov	r4, r2
 8004870:	461d      	mov	r5, r3
 8004872:	6838      	ldr	r0, [r7, #0]
 8004874:	f7fb fe52 	bl	800051c <__aeabi_f2d>
 8004878:	f04f 0200 	mov.w	r2, #0
 800487c:	4bc8      	ldr	r3, [pc, #800]	; (8004ba0 <uVtoDegreeCTypeK+0x3f0>)
 800487e:	f00d fd3d 	bl	80122fc <pow>
 8004882:	a3a7      	add	r3, pc, #668	; (adr r3, 8004b20 <uVtoDegreeCTypeK+0x370>)
 8004884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004888:	f7fb fea0 	bl	80005cc <__aeabi_dmul>
 800488c:	4602      	mov	r2, r0
 800488e:	460b      	mov	r3, r1
 8004890:	4620      	mov	r0, r4
 8004892:	4629      	mov	r1, r5
 8004894:	f7fb fce4 	bl	8000260 <__adddf3>
 8004898:	4602      	mov	r2, r0
 800489a:	460b      	mov	r3, r1
 800489c:	4614      	mov	r4, r2
 800489e:	461d      	mov	r5, r3
 80048a0:	6838      	ldr	r0, [r7, #0]
 80048a2:	f7fb fe3b 	bl	800051c <__aeabi_f2d>
 80048a6:	f04f 0200 	mov.w	r2, #0
 80048aa:	4bbe      	ldr	r3, [pc, #760]	; (8004ba4 <uVtoDegreeCTypeK+0x3f4>)
 80048ac:	f00d fd26 	bl	80122fc <pow>
 80048b0:	a39d      	add	r3, pc, #628	; (adr r3, 8004b28 <uVtoDegreeCTypeK+0x378>)
 80048b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048b6:	f7fb fe89 	bl	80005cc <__aeabi_dmul>
 80048ba:	4602      	mov	r2, r0
 80048bc:	460b      	mov	r3, r1
 80048be:	4620      	mov	r0, r4
 80048c0:	4629      	mov	r1, r5
 80048c2:	f7fb fccd 	bl	8000260 <__adddf3>
 80048c6:	4602      	mov	r2, r0
 80048c8:	460b      	mov	r3, r1
 80048ca:	4614      	mov	r4, r2
 80048cc:	461d      	mov	r5, r3
 80048ce:	6838      	ldr	r0, [r7, #0]
 80048d0:	f7fb fe24 	bl	800051c <__aeabi_f2d>
 80048d4:	f04f 0200 	mov.w	r2, #0
 80048d8:	4bb3      	ldr	r3, [pc, #716]	; (8004ba8 <uVtoDegreeCTypeK+0x3f8>)
 80048da:	f00d fd0f 	bl	80122fc <pow>
 80048de:	a394      	add	r3, pc, #592	; (adr r3, 8004b30 <uVtoDegreeCTypeK+0x380>)
 80048e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048e4:	f7fb fe72 	bl	80005cc <__aeabi_dmul>
 80048e8:	4602      	mov	r2, r0
 80048ea:	460b      	mov	r3, r1
 80048ec:	4620      	mov	r0, r4
 80048ee:	4629      	mov	r1, r5
 80048f0:	f7fb fcb6 	bl	8000260 <__adddf3>
 80048f4:	4602      	mov	r2, r0
 80048f6:	460b      	mov	r3, r1
 80048f8:	4614      	mov	r4, r2
 80048fa:	461d      	mov	r5, r3
 80048fc:	6838      	ldr	r0, [r7, #0]
 80048fe:	f7fb fe0d 	bl	800051c <__aeabi_f2d>
 8004902:	f04f 0200 	mov.w	r2, #0
 8004906:	4ba9      	ldr	r3, [pc, #676]	; (8004bac <uVtoDegreeCTypeK+0x3fc>)
 8004908:	f00d fcf8 	bl	80122fc <pow>
 800490c:	a38a      	add	r3, pc, #552	; (adr r3, 8004b38 <uVtoDegreeCTypeK+0x388>)
 800490e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004912:	f7fb fe5b 	bl	80005cc <__aeabi_dmul>
 8004916:	4602      	mov	r2, r0
 8004918:	460b      	mov	r3, r1
 800491a:	4620      	mov	r0, r4
 800491c:	4629      	mov	r1, r5
 800491e:	f7fb fc9f 	bl	8000260 <__adddf3>
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	4614      	mov	r4, r2
 8004928:	461d      	mov	r5, r3
 800492a:	6838      	ldr	r0, [r7, #0]
 800492c:	f7fb fdf6 	bl	800051c <__aeabi_f2d>
 8004930:	f04f 0200 	mov.w	r2, #0
 8004934:	4b9e      	ldr	r3, [pc, #632]	; (8004bb0 <uVtoDegreeCTypeK+0x400>)
 8004936:	f00d fce1 	bl	80122fc <pow>
 800493a:	a381      	add	r3, pc, #516	; (adr r3, 8004b40 <uVtoDegreeCTypeK+0x390>)
 800493c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004940:	f7fb fe44 	bl	80005cc <__aeabi_dmul>
 8004944:	4602      	mov	r2, r0
 8004946:	460b      	mov	r3, r1
 8004948:	4620      	mov	r0, r4
 800494a:	4629      	mov	r1, r5
 800494c:	f7fb fc88 	bl	8000260 <__adddf3>
 8004950:	4602      	mov	r2, r0
 8004952:	460b      	mov	r3, r1
 8004954:	4614      	mov	r4, r2
 8004956:	461d      	mov	r5, r3
 8004958:	6838      	ldr	r0, [r7, #0]
 800495a:	f7fb fddf 	bl	800051c <__aeabi_f2d>
 800495e:	a37a      	add	r3, pc, #488	; (adr r3, 8004b48 <uVtoDegreeCTypeK+0x398>)
 8004960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004964:	f7fb fc7a 	bl	800025c <__aeabi_dsub>
 8004968:	4602      	mov	r2, r0
 800496a:	460b      	mov	r3, r1
 800496c:	4610      	mov	r0, r2
 800496e:	4619      	mov	r1, r3
 8004970:	a377      	add	r3, pc, #476	; (adr r3, 8004b50 <uVtoDegreeCTypeK+0x3a0>)
 8004972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004976:	f7fb fe29 	bl	80005cc <__aeabi_dmul>
 800497a:	4602      	mov	r2, r0
 800497c:	460b      	mov	r3, r1
 800497e:	4690      	mov	r8, r2
 8004980:	4699      	mov	r9, r3
 8004982:	6838      	ldr	r0, [r7, #0]
 8004984:	f7fb fdca 	bl	800051c <__aeabi_f2d>
 8004988:	a36f      	add	r3, pc, #444	; (adr r3, 8004b48 <uVtoDegreeCTypeK+0x398>)
 800498a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800498e:	f7fb fc65 	bl	800025c <__aeabi_dsub>
 8004992:	4602      	mov	r2, r0
 8004994:	460b      	mov	r3, r1
 8004996:	4640      	mov	r0, r8
 8004998:	4649      	mov	r1, r9
 800499a:	f7fb fe17 	bl	80005cc <__aeabi_dmul>
 800499e:	4602      	mov	r2, r0
 80049a0:	460b      	mov	r3, r1
 80049a2:	a16d      	add	r1, pc, #436	; (adr r1, 8004b58 <uVtoDegreeCTypeK+0x3a8>)
 80049a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80049a8:	f00d fca8 	bl	80122fc <pow>
 80049ac:	a36c      	add	r3, pc, #432	; (adr r3, 8004b60 <uVtoDegreeCTypeK+0x3b0>)
 80049ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b2:	f7fb fe0b 	bl	80005cc <__aeabi_dmul>
 80049b6:	4602      	mov	r2, r0
 80049b8:	460b      	mov	r3, r1
 80049ba:	4620      	mov	r0, r4
 80049bc:	4629      	mov	r1, r5
 80049be:	f7fb fc4f 	bl	8000260 <__adddf3>
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double Vmeas = uVdata/1000; //value need to be in mV
 80049ca:	497a      	ldr	r1, [pc, #488]	; (8004bb4 <uVtoDegreeCTypeK+0x404>)
 80049cc:	6878      	ldr	r0, [r7, #4]
 80049ce:	f7fc fae7 	bl	8000fa0 <__aeabi_fdiv>
 80049d2:	4603      	mov	r3, r0
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7fb fda1 	bl	800051c <__aeabi_f2d>
 80049da:	4602      	mov	r2, r0
 80049dc:	460b      	mov	r3, r1
 80049de:	e9c7 2304 	strd	r2, r3, [r7, #16]
    double totalV = Vmeas + Vref;
 80049e2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80049e6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80049ea:	f7fb fc39 	bl	8000260 <__adddf3>
 80049ee:	4602      	mov	r2, r0
 80049f0:	460b      	mov	r3, r1
 80049f2:	e9c7 2302 	strd	r2, r3, [r7, #8]

    double t90;
    if(totalV < 20.644)
 80049f6:	a35c      	add	r3, pc, #368	; (adr r3, 8004b68 <uVtoDegreeCTypeK+0x3b8>)
 80049f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a00:	f7fc f856 	bl	8000ab0 <__aeabi_dcmplt>
 8004a04:	4603      	mov	r3, r0
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	f000 812a 	beq.w	8004c60 <uVtoDegreeCTypeK+0x4b0>
    {
     t90 = T_COEF_D0_0_500 + T_COEF_D1_0_500 *totalV + T_COEF_D2_0_500 *pow(totalV,2) + T_COEF_D3_0_500 *pow(totalV,3) + T_COEF_D4_0_500 *pow(totalV,4) + T_COEF_D5_0_500 *pow(totalV,5) + T_COEF_D6_0_500 *pow(totalV,6) + T_COEF_D7_0_500 *pow(totalV,7) + T_COEF_D8_0_500 *pow(totalV,8) + T_COEF_D9_0_500 *pow(totalV,9);
 8004a0c:	a358      	add	r3, pc, #352	; (adr r3, 8004b70 <uVtoDegreeCTypeK+0x3c0>)
 8004a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a16:	f7fb fdd9 	bl	80005cc <__aeabi_dmul>
 8004a1a:	4602      	mov	r2, r0
 8004a1c:	460b      	mov	r3, r1
 8004a1e:	4610      	mov	r0, r2
 8004a20:	4619      	mov	r1, r3
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	f04f 0300 	mov.w	r3, #0
 8004a2a:	f7fb fc19 	bl	8000260 <__adddf3>
 8004a2e:	4602      	mov	r2, r0
 8004a30:	460b      	mov	r3, r1
 8004a32:	4614      	mov	r4, r2
 8004a34:	461d      	mov	r5, r3
 8004a36:	f04f 0200 	mov.w	r2, #0
 8004a3a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004a3e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a42:	f00d fc5b 	bl	80122fc <pow>
 8004a46:	a34c      	add	r3, pc, #304	; (adr r3, 8004b78 <uVtoDegreeCTypeK+0x3c8>)
 8004a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4c:	f7fb fdbe 	bl	80005cc <__aeabi_dmul>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4620      	mov	r0, r4
 8004a56:	4629      	mov	r1, r5
 8004a58:	f7fb fc02 	bl	8000260 <__adddf3>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	460b      	mov	r3, r1
 8004a60:	4614      	mov	r4, r2
 8004a62:	461d      	mov	r5, r3
 8004a64:	f04f 0200 	mov.w	r2, #0
 8004a68:	4b4b      	ldr	r3, [pc, #300]	; (8004b98 <uVtoDegreeCTypeK+0x3e8>)
 8004a6a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a6e:	f00d fc45 	bl	80122fc <pow>
 8004a72:	a343      	add	r3, pc, #268	; (adr r3, 8004b80 <uVtoDegreeCTypeK+0x3d0>)
 8004a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a78:	f7fb fda8 	bl	80005cc <__aeabi_dmul>
 8004a7c:	4602      	mov	r2, r0
 8004a7e:	460b      	mov	r3, r1
 8004a80:	4620      	mov	r0, r4
 8004a82:	4629      	mov	r1, r5
 8004a84:	f7fb fbec 	bl	8000260 <__adddf3>
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4614      	mov	r4, r2
 8004a8e:	461d      	mov	r5, r3
 8004a90:	f04f 0200 	mov.w	r2, #0
 8004a94:	4b41      	ldr	r3, [pc, #260]	; (8004b9c <uVtoDegreeCTypeK+0x3ec>)
 8004a96:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a9a:	f00d fc2f 	bl	80122fc <pow>
 8004a9e:	a33a      	add	r3, pc, #232	; (adr r3, 8004b88 <uVtoDegreeCTypeK+0x3d8>)
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	f7fb fd92 	bl	80005cc <__aeabi_dmul>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	460b      	mov	r3, r1
 8004aac:	4620      	mov	r0, r4
 8004aae:	4629      	mov	r1, r5
 8004ab0:	f7fb fbd6 	bl	8000260 <__adddf3>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4614      	mov	r4, r2
 8004aba:	461d      	mov	r5, r3
 8004abc:	f04f 0200 	mov.w	r2, #0
 8004ac0:	4b37      	ldr	r3, [pc, #220]	; (8004ba0 <uVtoDegreeCTypeK+0x3f0>)
 8004ac2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004ac6:	f00d fc19 	bl	80122fc <pow>
 8004aca:	a331      	add	r3, pc, #196	; (adr r3, 8004b90 <uVtoDegreeCTypeK+0x3e0>)
 8004acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ad0:	f7fb fd7c 	bl	80005cc <__aeabi_dmul>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	4620      	mov	r0, r4
 8004ada:	4629      	mov	r1, r5
 8004adc:	f7fb fbc0 	bl	8000260 <__adddf3>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	460b      	mov	r3, r1
 8004ae4:	4614      	mov	r4, r2
 8004ae6:	461d      	mov	r5, r3
 8004ae8:	f04f 0200 	mov.w	r2, #0
 8004aec:	4b2d      	ldr	r3, [pc, #180]	; (8004ba4 <uVtoDegreeCTypeK+0x3f4>)
 8004aee:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004af2:	e061      	b.n	8004bb8 <uVtoDegreeCTypeK+0x408>
 8004af4:	f3af 8000 	nop.w
 8004af8:	ecfa2196 	.word	0xecfa2196
 8004afc:	3fa3ed7a 	.word	0x3fa3ed7a
 8004b00:	c4b5b30b 	.word	0xc4b5b30b
 8004b04:	3f9205d7 	.word	0x3f9205d7
 8004b08:	f72891e7 	.word	0xf72891e7
 8004b0c:	3ef375d4 	.word	0x3ef375d4
 8004b10:	7a34de08 	.word	0x7a34de08
 8004b14:	be7ab2ac 	.word	0xbe7ab2ac
 8004b18:	b676ec5f 	.word	0xb676ec5f
 8004b1c:	3df5e184 	.word	0x3df5e184
 8004b20:	c620f2a8 	.word	0xc620f2a8
 8004b24:	bd63ba97 	.word	0xbd63ba97
 8004b28:	e5aa091d 	.word	0xe5aa091d
 8004b2c:	3cc43402 	.word	0x3cc43402
 8004b30:	01c8db89 	.word	0x01c8db89
 8004b34:	bc17a08b 	.word	0xbc17a08b
 8004b38:	b8001899 	.word	0xb8001899
 8004b3c:	3b5d5cb4 	.word	0x3b5d5cb4
 8004b40:	51ff39ec 	.word	0x51ff39ec
 8004b44:	ba8df847 	.word	0xba8df847
 8004b48:	8adab9f5 	.word	0x8adab9f5
 8004b4c:	405fbdfd 	.word	0x405fbdfd
 8004b50:	b1df7541 	.word	0xb1df7541
 8004b54:	bf1f05e0 	.word	0xbf1f05e0
 8004b58:	8b04919b 	.word	0x8b04919b
 8004b5c:	4005bf0a 	.word	0x4005bf0a
 8004b60:	8d6253b2 	.word	0x8d6253b2
 8004b64:	3fbe5c69 	.word	0x3fbe5c69
 8004b68:	2f1a9fbe 	.word	0x2f1a9fbe
 8004b6c:	4034a4dd 	.word	0x4034a4dd
 8004b70:	886594af 	.word	0x886594af
 8004b74:	40391563 	.word	0x40391563
 8004b78:	f62184e0 	.word	0xf62184e0
 8004b7c:	3fb41f32 	.word	0x3fb41f32
 8004b80:	3c90aa07 	.word	0x3c90aa07
 8004b84:	bfd00521 	.word	0xbfd00521
 8004b88:	cf12f82a 	.word	0xcf12f82a
 8004b8c:	3fb5497e 	.word	0x3fb5497e
 8004b90:	55785780 	.word	0x55785780
 8004b94:	bf89266f 	.word	0xbf89266f
 8004b98:	40080000 	.word	0x40080000
 8004b9c:	40100000 	.word	0x40100000
 8004ba0:	40140000 	.word	0x40140000
 8004ba4:	40180000 	.word	0x40180000
 8004ba8:	401c0000 	.word	0x401c0000
 8004bac:	40200000 	.word	0x40200000
 8004bb0:	40220000 	.word	0x40220000
 8004bb4:	447a0000 	.word	0x447a0000
 8004bb8:	f00d fba0 	bl	80122fc <pow>
 8004bbc:	a370      	add	r3, pc, #448	; (adr r3, 8004d80 <uVtoDegreeCTypeK+0x5d0>)
 8004bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc2:	f7fb fd03 	bl	80005cc <__aeabi_dmul>
 8004bc6:	4602      	mov	r2, r0
 8004bc8:	460b      	mov	r3, r1
 8004bca:	4620      	mov	r0, r4
 8004bcc:	4629      	mov	r1, r5
 8004bce:	f7fb fb47 	bl	8000260 <__adddf3>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4614      	mov	r4, r2
 8004bd8:	461d      	mov	r5, r3
 8004bda:	f04f 0200 	mov.w	r2, #0
 8004bde:	4b7e      	ldr	r3, [pc, #504]	; (8004dd8 <uVtoDegreeCTypeK+0x628>)
 8004be0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004be4:	f00d fb8a 	bl	80122fc <pow>
 8004be8:	a367      	add	r3, pc, #412	; (adr r3, 8004d88 <uVtoDegreeCTypeK+0x5d8>)
 8004bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bee:	f7fb fced 	bl	80005cc <__aeabi_dmul>
 8004bf2:	4602      	mov	r2, r0
 8004bf4:	460b      	mov	r3, r1
 8004bf6:	4620      	mov	r0, r4
 8004bf8:	4629      	mov	r1, r5
 8004bfa:	f7fb fb31 	bl	8000260 <__adddf3>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	4614      	mov	r4, r2
 8004c04:	461d      	mov	r5, r3
 8004c06:	f04f 0200 	mov.w	r2, #0
 8004c0a:	4b74      	ldr	r3, [pc, #464]	; (8004ddc <uVtoDegreeCTypeK+0x62c>)
 8004c0c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c10:	f00d fb74 	bl	80122fc <pow>
 8004c14:	a35e      	add	r3, pc, #376	; (adr r3, 8004d90 <uVtoDegreeCTypeK+0x5e0>)
 8004c16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c1a:	f7fb fcd7 	bl	80005cc <__aeabi_dmul>
 8004c1e:	4602      	mov	r2, r0
 8004c20:	460b      	mov	r3, r1
 8004c22:	4620      	mov	r0, r4
 8004c24:	4629      	mov	r1, r5
 8004c26:	f7fb fb1b 	bl	8000260 <__adddf3>
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	4614      	mov	r4, r2
 8004c30:	461d      	mov	r5, r3
 8004c32:	f04f 0200 	mov.w	r2, #0
 8004c36:	4b6a      	ldr	r3, [pc, #424]	; (8004de0 <uVtoDegreeCTypeK+0x630>)
 8004c38:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c3c:	f00d fb5e 	bl	80122fc <pow>
 8004c40:	a355      	add	r3, pc, #340	; (adr r3, 8004d98 <uVtoDegreeCTypeK+0x5e8>)
 8004c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c46:	f7fb fcc1 	bl	80005cc <__aeabi_dmul>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4620      	mov	r0, r4
 8004c50:	4629      	mov	r1, r5
 8004c52:	f7fb fb05 	bl	8000260 <__adddf3>
 8004c56:	4602      	mov	r2, r0
 8004c58:	460b      	mov	r3, r1
 8004c5a:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8004c5e:	e082      	b.n	8004d66 <uVtoDegreeCTypeK+0x5b6>
    }
    else
    {
	    t90 = T_COEF_D0_500_1372 + T_COEF_D1_500_1372 *totalV + T_COEF_D2_500_1372 *pow(totalV,2) + T_COEF_D3_500_1372 *pow(totalV,3) + T_COEF_D4_500_1372 *pow(totalV,4) + T_COEF_D5_500_1372 *pow(totalV,5) + T_COEF_D6_500_1372 *pow(totalV,6);
 8004c60:	a34f      	add	r3, pc, #316	; (adr r3, 8004da0 <uVtoDegreeCTypeK+0x5f0>)
 8004c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c66:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c6a:	f7fb fcaf 	bl	80005cc <__aeabi_dmul>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	460b      	mov	r3, r1
 8004c72:	4610      	mov	r0, r2
 8004c74:	4619      	mov	r1, r3
 8004c76:	a34c      	add	r3, pc, #304	; (adr r3, 8004da8 <uVtoDegreeCTypeK+0x5f8>)
 8004c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c7c:	f7fb faee 	bl	800025c <__aeabi_dsub>
 8004c80:	4602      	mov	r2, r0
 8004c82:	460b      	mov	r3, r1
 8004c84:	4614      	mov	r4, r2
 8004c86:	461d      	mov	r5, r3
 8004c88:	f04f 0200 	mov.w	r2, #0
 8004c8c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004c90:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c94:	f00d fb32 	bl	80122fc <pow>
 8004c98:	a345      	add	r3, pc, #276	; (adr r3, 8004db0 <uVtoDegreeCTypeK+0x600>)
 8004c9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9e:	f7fb fc95 	bl	80005cc <__aeabi_dmul>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	4620      	mov	r0, r4
 8004ca8:	4629      	mov	r1, r5
 8004caa:	f7fb fad9 	bl	8000260 <__adddf3>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	460b      	mov	r3, r1
 8004cb2:	4614      	mov	r4, r2
 8004cb4:	461d      	mov	r5, r3
 8004cb6:	f04f 0200 	mov.w	r2, #0
 8004cba:	4b4a      	ldr	r3, [pc, #296]	; (8004de4 <uVtoDegreeCTypeK+0x634>)
 8004cbc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cc0:	f00d fb1c 	bl	80122fc <pow>
 8004cc4:	a33c      	add	r3, pc, #240	; (adr r3, 8004db8 <uVtoDegreeCTypeK+0x608>)
 8004cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cca:	f7fb fc7f 	bl	80005cc <__aeabi_dmul>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4620      	mov	r0, r4
 8004cd4:	4629      	mov	r1, r5
 8004cd6:	f7fb fac3 	bl	8000260 <__adddf3>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	460b      	mov	r3, r1
 8004cde:	4614      	mov	r4, r2
 8004ce0:	461d      	mov	r5, r3
 8004ce2:	f04f 0200 	mov.w	r2, #0
 8004ce6:	4b40      	ldr	r3, [pc, #256]	; (8004de8 <uVtoDegreeCTypeK+0x638>)
 8004ce8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cec:	f00d fb06 	bl	80122fc <pow>
 8004cf0:	a333      	add	r3, pc, #204	; (adr r3, 8004dc0 <uVtoDegreeCTypeK+0x610>)
 8004cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cf6:	f7fb fc69 	bl	80005cc <__aeabi_dmul>
 8004cfa:	4602      	mov	r2, r0
 8004cfc:	460b      	mov	r3, r1
 8004cfe:	4620      	mov	r0, r4
 8004d00:	4629      	mov	r1, r5
 8004d02:	f7fb faad 	bl	8000260 <__adddf3>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	4614      	mov	r4, r2
 8004d0c:	461d      	mov	r5, r3
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	4b36      	ldr	r3, [pc, #216]	; (8004dec <uVtoDegreeCTypeK+0x63c>)
 8004d14:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d18:	f00d faf0 	bl	80122fc <pow>
 8004d1c:	a32a      	add	r3, pc, #168	; (adr r3, 8004dc8 <uVtoDegreeCTypeK+0x618>)
 8004d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d22:	f7fb fc53 	bl	80005cc <__aeabi_dmul>
 8004d26:	4602      	mov	r2, r0
 8004d28:	460b      	mov	r3, r1
 8004d2a:	4620      	mov	r0, r4
 8004d2c:	4629      	mov	r1, r5
 8004d2e:	f7fb fa97 	bl	8000260 <__adddf3>
 8004d32:	4602      	mov	r2, r0
 8004d34:	460b      	mov	r3, r1
 8004d36:	4614      	mov	r4, r2
 8004d38:	461d      	mov	r5, r3
 8004d3a:	f04f 0200 	mov.w	r2, #0
 8004d3e:	4b2c      	ldr	r3, [pc, #176]	; (8004df0 <uVtoDegreeCTypeK+0x640>)
 8004d40:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004d44:	f00d fada 	bl	80122fc <pow>
 8004d48:	a321      	add	r3, pc, #132	; (adr r3, 8004dd0 <uVtoDegreeCTypeK+0x620>)
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f7fb fc3d 	bl	80005cc <__aeabi_dmul>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	4620      	mov	r0, r4
 8004d58:	4629      	mov	r1, r5
 8004d5a:	f7fb fa81 	bl	8000260 <__adddf3>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	460b      	mov	r3, r1
 8004d62:	e9c7 2308 	strd	r2, r3, [r7, #32]
    }

    return (float)t90;
 8004d66:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004d6a:	f7fb ff07 	bl	8000b7c <__aeabi_d2f>
 8004d6e:	4603      	mov	r3, r0
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	; 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004d7a:	bf00      	nop
 8004d7c:	f3af 8000 	nop.w
 8004d80:	598742c5 	.word	0x598742c5
 8004d84:	3f50101c 	.word	0x3f50101c
 8004d88:	8fe5dfc5 	.word	0x8fe5dfc5
 8004d8c:	bf072311 	.word	0xbf072311
 8004d90:	d5041d19 	.word	0xd5041d19
 8004d94:	3eb1beee 	.word	0x3eb1beee
 8004d98:	f20e972b 	.word	0xf20e972b
 8004d9c:	be469b94 	.word	0xbe469b94
 8004da0:	251c193b 	.word	0x251c193b
 8004da4:	404826af 	.word	0x404826af
 8004da8:	1d14e3bd 	.word	0x1d14e3bd
 8004dac:	406079c9 	.word	0x406079c9
 8004db0:	7dffe020 	.word	0x7dffe020
 8004db4:	bffa587c 	.word	0xbffa587c
 8004db8:	72875bff 	.word	0x72875bff
 8004dbc:	3fabfabb 	.word	0x3fabfabb
 8004dc0:	43f14f16 	.word	0x43f14f16
 8004dc4:	bf4f9f9b 	.word	0xbf4f9f9b
 8004dc8:	31b5afb6 	.word	0x31b5afb6
 8004dcc:	3ee275a4 	.word	0x3ee275a4
 8004dd0:	f722eba7 	.word	0xf722eba7
 8004dd4:	be60b376 	.word	0xbe60b376
 8004dd8:	401c0000 	.word	0x401c0000
 8004ddc:	40200000 	.word	0x40200000
 8004de0:	40220000 	.word	0x40220000
 8004de4:	40080000 	.word	0x40080000
 8004de8:	40100000 	.word	0x40100000
 8004dec:	40140000 	.word	0x40140000
 8004df0:	40180000 	.word	0x40180000
 8004df4:	00000000 	.word	0x00000000

08004df8 <VtoDegreeCRtd>:
float VtoDegreeCRtd(float Vdata)
{
 8004df8:	b5b0      	push	{r4, r5, r7, lr}
 8004dfa:	b082      	sub	sp, #8
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]
	//using a y = 366.02x^2 -942.3x +561.55 where x is the ADC voltage and y is the temperature in C
	return (Vdata*Vdata)*366.02 - 942.3*Vdata + 561.55;
 8004e00:	6879      	ldr	r1, [r7, #4]
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f7fc f818 	bl	8000e38 <__aeabi_fmul>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7fb fb86 	bl	800051c <__aeabi_f2d>
 8004e10:	a315      	add	r3, pc, #84	; (adr r3, 8004e68 <VtoDegreeCRtd+0x70>)
 8004e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e16:	f7fb fbd9 	bl	80005cc <__aeabi_dmul>
 8004e1a:	4602      	mov	r2, r0
 8004e1c:	460b      	mov	r3, r1
 8004e1e:	4614      	mov	r4, r2
 8004e20:	461d      	mov	r5, r3
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f7fb fb7a 	bl	800051c <__aeabi_f2d>
 8004e28:	a311      	add	r3, pc, #68	; (adr r3, 8004e70 <VtoDegreeCRtd+0x78>)
 8004e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e2e:	f7fb fbcd 	bl	80005cc <__aeabi_dmul>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4620      	mov	r0, r4
 8004e38:	4629      	mov	r1, r5
 8004e3a:	f7fb fa0f 	bl	800025c <__aeabi_dsub>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	a30c      	add	r3, pc, #48	; (adr r3, 8004e78 <VtoDegreeCRtd+0x80>)
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f7fb fa08 	bl	8000260 <__adddf3>
 8004e50:	4602      	mov	r2, r0
 8004e52:	460b      	mov	r3, r1
 8004e54:	4610      	mov	r0, r2
 8004e56:	4619      	mov	r1, r3
 8004e58:	f7fb fe90 	bl	8000b7c <__aeabi_d2f>
 8004e5c:	4603      	mov	r3, r0
}
 8004e5e:	4618      	mov	r0, r3
 8004e60:	3708      	adds	r7, #8
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bdb0      	pop	{r4, r5, r7, pc}
 8004e66:	bf00      	nop
 8004e68:	eb851eb8 	.word	0xeb851eb8
 8004e6c:	4076e051 	.word	0x4076e051
 8004e70:	66666666 	.word	0x66666666
 8004e74:	408d7266 	.word	0x408d7266
 8004e78:	66666666 	.word	0x66666666
 8004e7c:	40818c66 	.word	0x40818c66

08004e80 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8004e80:	b480      	push	{r7}
 8004e82:	b085      	sub	sp, #20
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	60f8      	str	r0, [r7, #12]
 8004e88:	60b9      	str	r1, [r7, #8]
 8004e8a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	4a06      	ldr	r2, [pc, #24]	; (8004ea8 <vApplicationGetIdleTaskMemory+0x28>)
 8004e90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8004e92:	68bb      	ldr	r3, [r7, #8]
 8004e94:	4a05      	ldr	r2, [pc, #20]	; (8004eac <vApplicationGetIdleTaskMemory+0x2c>)
 8004e96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	2280      	movs	r2, #128	; 0x80
 8004e9c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8004e9e:	bf00      	nop
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	bc80      	pop	{r7}
 8004ea6:	4770      	bx	lr
 8004ea8:	20000fac 	.word	0x20000fac
 8004eac:	20001000 	.word	0x20001000

08004eb0 <vApplicationGetTimerTaskMemory>:
/* USER CODE BEGIN GET_TIMER_TASK_MEMORY */
static StaticTask_t xTimerTaskTCBBuffer;
static StackType_t xTimerStack[configTIMER_TASK_STACK_DEPTH];

void vApplicationGetTimerTaskMemory( StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize )
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer = &xTimerTaskTCBBuffer;
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4a07      	ldr	r2, [pc, #28]	; (8004edc <vApplicationGetTimerTaskMemory+0x2c>)
 8004ec0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &xTimerStack[0];
 8004ec2:	68bb      	ldr	r3, [r7, #8]
 8004ec4:	4a06      	ldr	r2, [pc, #24]	; (8004ee0 <vApplicationGetTimerTaskMemory+0x30>)
 8004ec6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ece:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8004ed0:	bf00      	nop
 8004ed2:	3714      	adds	r7, #20
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20001200 	.word	0x20001200
 8004ee0:	20001254 	.word	0x20001254

08004ee4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004ee4:	b5b0      	push	{r4, r5, r7, lr}
 8004ee6:	b090      	sub	sp, #64	; 0x40
 8004ee8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004eea:	f001 f9fd 	bl	80062e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004eee:	f000 f863 	bl	8004fb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004ef2:	f000 f9db 	bl	80052ac <MX_GPIO_Init>
  MX_DMA_Init();
 8004ef6:	f000 f9bb 	bl	8005270 <MX_DMA_Init>
  MX_I2C1_Init();
 8004efa:	f000 f8c3 	bl	8005084 <MX_I2C1_Init>
  MX_RTC_Init();
 8004efe:	f000 f8ef 	bl	80050e0 <MX_RTC_Init>
  MX_USART1_UART_Init();
 8004f02:	f000 f937 	bl	8005174 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8004f06:	f000 f989 	bl	800521c <MX_USART3_UART_Init>
  MX_USART2_UART_Init();
 8004f0a:	f000 f95d 	bl	80051c8 <MX_USART2_UART_Init>
  /* add semaphores, ... */
  /* USER CODE END RTOS_SEMAPHORES */

  /* Create the timer(s) */
  /* definition and creation of Timer */
  osTimerDef(Timer, TimerCallback);
 8004f0e:	4b22      	ldr	r3, [pc, #136]	; (8004f98 <main+0xb4>)
 8004f10:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f12:	2300      	movs	r3, #0
 8004f14:	63fb      	str	r3, [r7, #60]	; 0x3c
  TimerHandle = osTimerCreate(osTimer(Timer), osTimerPeriodic, NULL);
 8004f16:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	2101      	movs	r1, #1
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f007 f91c 	bl	800c15c <osTimerCreate>
 8004f24:	4603      	mov	r3, r0
 8004f26:	4a1d      	ldr	r2, [pc, #116]	; (8004f9c <main+0xb8>)
 8004f28:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* USER CODE BEGIN RTOS_QUEUES */
  /* add queues, ... */
	MotorControlsHandle = xMessageBufferCreate(10);
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	2100      	movs	r1, #0
 8004f2e:	200a      	movs	r0, #10
 8004f30:	f007 ff16 	bl	800cd60 <xStreamBufferGenericCreate>
 8004f34:	4603      	mov	r3, r0
 8004f36:	4a1a      	ldr	r2, [pc, #104]	; (8004fa0 <main+0xbc>)
 8004f38:	6013      	str	r3, [r2, #0]
	MotorInPlaceHandle = xQueueCreate(1, sizeof(bool));
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	2101      	movs	r1, #1
 8004f3e:	2001      	movs	r0, #1
 8004f40:	f007 facf 	bl	800c4e2 <xQueueGenericCreate>
 8004f44:	4603      	mov	r3, r0
 8004f46:	4a17      	ldr	r2, [pc, #92]	; (8004fa4 <main+0xc0>)
 8004f48:	6013      	str	r3, [r2, #0]

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Algo_task */
  osThreadDef(Algo_task, Algo_Init, osPriorityNormal, 0, 512);
 8004f4a:	4b17      	ldr	r3, [pc, #92]	; (8004fa8 <main+0xc4>)
 8004f4c:	f107 041c 	add.w	r4, r7, #28
 8004f50:	461d      	mov	r5, r3
 8004f52:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f54:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f56:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004f5a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Algo_taskHandle = osThreadCreate(osThread(Algo_task), NULL);
 8004f5e:	f107 031c 	add.w	r3, r7, #28
 8004f62:	2100      	movs	r1, #0
 8004f64:	4618      	mov	r0, r3
 8004f66:	f007 f898 	bl	800c09a <osThreadCreate>
 8004f6a:	4603      	mov	r3, r0
 8004f6c:	4a0f      	ldr	r2, [pc, #60]	; (8004fac <main+0xc8>)
 8004f6e:	6013      	str	r3, [r2, #0]

  /* definition and creation of MotorManager */
  osThreadDef(MotorManager, Motor_task, osPriorityAboveNormal, 0, 128);
 8004f70:	4b0f      	ldr	r3, [pc, #60]	; (8004fb0 <main+0xcc>)
 8004f72:	463c      	mov	r4, r7
 8004f74:	461d      	mov	r5, r3
 8004f76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004f78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004f7a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8004f7e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  MotorManagerHandle = osThreadCreate(osThread(MotorManager), NULL);
 8004f82:	463b      	mov	r3, r7
 8004f84:	2100      	movs	r1, #0
 8004f86:	4618      	mov	r0, r3
 8004f88:	f007 f887 	bl	800c09a <osThreadCreate>
 8004f8c:	4603      	mov	r3, r0
 8004f8e:	4a09      	ldr	r2, [pc, #36]	; (8004fb4 <main+0xd0>)
 8004f90:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8004f92:	f007 f86b 	bl	800c06c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8004f96:	e7fe      	b.n	8004f96 <main+0xb2>
 8004f98:	080054a1 	.word	0x080054a1
 8004f9c:	20003a70 	.word	0x20003a70
 8004fa0:	200039b4 	.word	0x200039b4
 8004fa4:	200039b0 	.word	0x200039b0
 8004fa8:	08013e40 	.word	0x08013e40
 8004fac:	20003a74 	.word	0x20003a74
 8004fb0:	08013e5c 	.word	0x08013e5c
 8004fb4:	20003b00 	.word	0x20003b00

08004fb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b09c      	sub	sp, #112	; 0x70
 8004fbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004fbe:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004fc2:	2238      	movs	r2, #56	; 0x38
 8004fc4:	2100      	movs	r1, #0
 8004fc6:	4618      	mov	r0, r3
 8004fc8:	f00a fa98 	bl	800f4fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004fcc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]
 8004fd4:	605a      	str	r2, [r3, #4]
 8004fd6:	609a      	str	r2, [r3, #8]
 8004fd8:	60da      	str	r2, [r3, #12]
 8004fda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004fdc:	1d3b      	adds	r3, r7, #4
 8004fde:	2220      	movs	r2, #32
 8004fe0:	2100      	movs	r1, #0
 8004fe2:	4618      	mov	r0, r3
 8004fe4:	f00a fa8a 	bl	800f4fc <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8004fe8:	2309      	movs	r3, #9
 8004fea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004fec:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ff0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004ff2:	2300      	movs	r3, #0
 8004ff4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8004ffa:	2301      	movs	r3, #1
 8004ffc:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.Prediv1Source = RCC_PREDIV1_SOURCE_HSE;
 8004ffe:	2300      	movs	r3, #0
 8005000:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005002:	2302      	movs	r3, #2
 8005004:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8005006:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800500a:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 800500c:	f44f 13c0 	mov.w	r3, #1572864	; 0x180000
 8005010:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL2.PLL2State = RCC_PLL_NONE;
 8005012:	2300      	movs	r3, #0
 8005014:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005016:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800501a:	4618      	mov	r0, r3
 800501c:	f004 f808 	bl	8009030 <HAL_RCC_OscConfig>
 8005020:	4603      	mov	r3, r0
 8005022:	2b00      	cmp	r3, #0
 8005024:	d001      	beq.n	800502a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8005026:	f000 fa57 	bl	80054d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800502a:	230f      	movs	r3, #15
 800502c:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800502e:	2302      	movs	r3, #2
 8005030:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005032:	2300      	movs	r3, #0
 8005034:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005036:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800503a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800503c:	2300      	movs	r3, #0
 800503e:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005040:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005044:	2102      	movs	r1, #2
 8005046:	4618      	mov	r0, r3
 8005048:	f004 fb08 	bl	800965c <HAL_RCC_ClockConfig>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d001      	beq.n	8005056 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8005052:	f000 fa41 	bl	80054d8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8005056:	2301      	movs	r3, #1
 8005058:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800505a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800505e:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005060:	1d3b      	adds	r3, r7, #4
 8005062:	4618      	mov	r0, r3
 8005064:	f004 fd48 	bl	8009af8 <HAL_RCCEx_PeriphCLKConfig>
 8005068:	4603      	mov	r3, r0
 800506a:	2b00      	cmp	r3, #0
 800506c:	d001      	beq.n	8005072 <SystemClock_Config+0xba>
  {
    Error_Handler();
 800506e:	f000 fa33 	bl	80054d8 <Error_Handler>
  }
  /** Configure the Systick interrupt time
  */
  __HAL_RCC_PLLI2S_ENABLE();
 8005072:	4b03      	ldr	r3, [pc, #12]	; (8005080 <SystemClock_Config+0xc8>)
 8005074:	2201      	movs	r2, #1
 8005076:	601a      	str	r2, [r3, #0]
}
 8005078:	bf00      	nop
 800507a:	3770      	adds	r7, #112	; 0x70
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}
 8005080:	42420070 	.word	0x42420070

08005084 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C1_Init(void)
{
 8005084:	b580      	push	{r7, lr}
 8005086:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8005088:	4b12      	ldr	r3, [pc, #72]	; (80050d4 <MX_I2C1_Init+0x50>)
 800508a:	4a13      	ldr	r2, [pc, #76]	; (80050d8 <MX_I2C1_Init+0x54>)
 800508c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800508e:	4b11      	ldr	r3, [pc, #68]	; (80050d4 <MX_I2C1_Init+0x50>)
 8005090:	4a12      	ldr	r2, [pc, #72]	; (80050dc <MX_I2C1_Init+0x58>)
 8005092:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005094:	4b0f      	ldr	r3, [pc, #60]	; (80050d4 <MX_I2C1_Init+0x50>)
 8005096:	2200      	movs	r2, #0
 8005098:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800509a:	4b0e      	ldr	r3, [pc, #56]	; (80050d4 <MX_I2C1_Init+0x50>)
 800509c:	2200      	movs	r2, #0
 800509e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80050a0:	4b0c      	ldr	r3, [pc, #48]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80050a8:	4b0a      	ldr	r3, [pc, #40]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050aa:	2200      	movs	r2, #0
 80050ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80050ae:	4b09      	ldr	r3, [pc, #36]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050b0:	2200      	movs	r2, #0
 80050b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80050b4:	4b07      	ldr	r3, [pc, #28]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80050ba:	4b06      	ldr	r3, [pc, #24]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050bc:	2200      	movs	r2, #0
 80050be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80050c0:	4804      	ldr	r0, [pc, #16]	; (80050d4 <MX_I2C1_Init+0x50>)
 80050c2:	f002 f865 	bl	8007190 <HAL_I2C_Init>
 80050c6:	4603      	mov	r3, r0
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d001      	beq.n	80050d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80050cc:	f000 fa04 	bl	80054d8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80050d0:	bf00      	nop
 80050d2:	bd80      	pop	{r7, pc}
 80050d4:	2000395c 	.word	0x2000395c
 80050d8:	40005400 	.word	0x40005400
 80050dc:	000186a0 	.word	0x000186a0

080050e0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80050e0:	b580      	push	{r7, lr}
 80050e2:	b082      	sub	sp, #8
 80050e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80050e6:	1d3b      	adds	r3, r7, #4
 80050e8:	2100      	movs	r1, #0
 80050ea:	460a      	mov	r2, r1
 80050ec:	801a      	strh	r2, [r3, #0]
 80050ee:	460a      	mov	r2, r1
 80050f0:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 80050f2:	2300      	movs	r3, #0
 80050f4:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80050f6:	4b1d      	ldr	r3, [pc, #116]	; (800516c <MX_RTC_Init+0x8c>)
 80050f8:	4a1d      	ldr	r2, [pc, #116]	; (8005170 <MX_RTC_Init+0x90>)
 80050fa:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 80050fc:	4b1b      	ldr	r3, [pc, #108]	; (800516c <MX_RTC_Init+0x8c>)
 80050fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005102:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8005104:	4b19      	ldr	r3, [pc, #100]	; (800516c <MX_RTC_Init+0x8c>)
 8005106:	2200      	movs	r2, #0
 8005108:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800510a:	4818      	ldr	r0, [pc, #96]	; (800516c <MX_RTC_Init+0x8c>)
 800510c:	f004 ff8a 	bl	800a024 <HAL_RTC_Init>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8005116:	f000 f9df 	bl	80054d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800511a:	2300      	movs	r3, #0
 800511c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 800511e:	2300      	movs	r3, #0
 8005120:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8005122:	2300      	movs	r3, #0
 8005124:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8005126:	1d3b      	adds	r3, r7, #4
 8005128:	2201      	movs	r2, #1
 800512a:	4619      	mov	r1, r3
 800512c:	480f      	ldr	r0, [pc, #60]	; (800516c <MX_RTC_Init+0x8c>)
 800512e:	f005 f80f 	bl	800a150 <HAL_RTC_SetTime>
 8005132:	4603      	mov	r3, r0
 8005134:	2b00      	cmp	r3, #0
 8005136:	d001      	beq.n	800513c <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8005138:	f000 f9ce 	bl	80054d8 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 800513c:	2301      	movs	r3, #1
 800513e:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 8005140:	2301      	movs	r3, #1
 8005142:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 0x1;
 8005144:	2301      	movs	r3, #1
 8005146:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 0x0;
 8005148:	2300      	movs	r3, #0
 800514a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 800514c:	463b      	mov	r3, r7
 800514e:	2201      	movs	r2, #1
 8005150:	4619      	mov	r1, r3
 8005152:	4806      	ldr	r0, [pc, #24]	; (800516c <MX_RTC_Init+0x8c>)
 8005154:	f005 f96c 	bl	800a430 <HAL_RTC_SetDate>
 8005158:	4603      	mov	r3, r0
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 800515e:	f000 f9bb 	bl	80054d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8005162:	bf00      	nop
 8005164:	3708      	adds	r7, #8
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20003a78 	.word	0x20003a78
 8005170:	40002800 	.word	0x40002800

08005174 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8005178:	4b11      	ldr	r3, [pc, #68]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 800517a:	4a12      	ldr	r2, [pc, #72]	; (80051c4 <MX_USART1_UART_Init+0x50>)
 800517c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800517e:	4b10      	ldr	r3, [pc, #64]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 8005180:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8005184:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005186:	4b0e      	ldr	r3, [pc, #56]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800518c:	4b0c      	ldr	r3, [pc, #48]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 800518e:	2200      	movs	r2, #0
 8005190:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005192:	4b0b      	ldr	r3, [pc, #44]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 8005194:	2200      	movs	r2, #0
 8005196:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005198:	4b09      	ldr	r3, [pc, #36]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 800519a:	220c      	movs	r2, #12
 800519c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800519e:	4b08      	ldr	r3, [pc, #32]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 80051a0:	2200      	movs	r2, #0
 80051a2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80051a4:	4b06      	ldr	r3, [pc, #24]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 80051a6:	2200      	movs	r2, #0
 80051a8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80051aa:	4805      	ldr	r0, [pc, #20]	; (80051c0 <MX_USART1_UART_Init+0x4c>)
 80051ac:	f005 fef4 	bl	800af98 <HAL_UART_Init>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80051b6:	f000 f98f 	bl	80054d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80051ba:	bf00      	nop
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	200039fc 	.word	0x200039fc
 80051c4:	40013800 	.word	0x40013800

080051c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART2_UART_Init(void)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80051cc:	4b11      	ldr	r3, [pc, #68]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051ce:	4a12      	ldr	r2, [pc, #72]	; (8005218 <MX_USART2_UART_Init+0x50>)
 80051d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80051d2:	4b10      	ldr	r3, [pc, #64]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051d4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80051d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80051da:	4b0e      	ldr	r3, [pc, #56]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051dc:	2200      	movs	r2, #0
 80051de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80051e0:	4b0c      	ldr	r3, [pc, #48]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80051e6:	4b0b      	ldr	r3, [pc, #44]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80051ec:	4b09      	ldr	r3, [pc, #36]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051ee:	220c      	movs	r2, #12
 80051f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80051f2:	4b08      	ldr	r3, [pc, #32]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051f4:	2200      	movs	r2, #0
 80051f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80051f8:	4b06      	ldr	r3, [pc, #24]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80051fe:	4805      	ldr	r0, [pc, #20]	; (8005214 <MX_USART2_UART_Init+0x4c>)
 8005200:	f005 feca 	bl	800af98 <HAL_UART_Init>
 8005204:	4603      	mov	r3, r0
 8005206:	2b00      	cmp	r3, #0
 8005208:	d001      	beq.n	800520e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800520a:	f000 f965 	bl	80054d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800520e:	bf00      	nop
 8005210:	bd80      	pop	{r7, pc}
 8005212:	bf00      	nop
 8005214:	20003a8c 	.word	0x20003a8c
 8005218:	40004400 	.word	0x40004400

0800521c <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
void MX_USART3_UART_Init(void)
{
 800521c:	b580      	push	{r7, lr}
 800521e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8005220:	4b11      	ldr	r3, [pc, #68]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005222:	4a12      	ldr	r2, [pc, #72]	; (800526c <MX_USART3_UART_Init+0x50>)
 8005224:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 19200;
 8005226:	4b10      	ldr	r3, [pc, #64]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005228:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800522c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800522e:	4b0e      	ldr	r3, [pc, #56]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005230:	2200      	movs	r2, #0
 8005232:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8005234:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005236:	2200      	movs	r2, #0
 8005238:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800523a:	4b0b      	ldr	r3, [pc, #44]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 800523c:	2200      	movs	r2, #0
 800523e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8005240:	4b09      	ldr	r3, [pc, #36]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005242:	220c      	movs	r2, #12
 8005244:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005246:	4b08      	ldr	r3, [pc, #32]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005248:	2200      	movs	r2, #0
 800524a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800524c:	4b06      	ldr	r3, [pc, #24]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 800524e:	2200      	movs	r2, #0
 8005250:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8005252:	4805      	ldr	r0, [pc, #20]	; (8005268 <MX_USART3_UART_Init+0x4c>)
 8005254:	f005 fea0 	bl	800af98 <HAL_UART_Init>
 8005258:	4603      	mov	r3, r0
 800525a:	2b00      	cmp	r3, #0
 800525c:	d001      	beq.n	8005262 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800525e:	f000 f93b 	bl	80054d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8005262:	bf00      	nop
 8005264:	bd80      	pop	{r7, pc}
 8005266:	bf00      	nop
 8005268:	200038e8 	.word	0x200038e8
 800526c:	40004800 	.word	0x40004800

08005270 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8005270:	b580      	push	{r7, lr}
 8005272:	b082      	sub	sp, #8
 8005274:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8005276:	4b0c      	ldr	r3, [pc, #48]	; (80052a8 <MX_DMA_Init+0x38>)
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	4a0b      	ldr	r2, [pc, #44]	; (80052a8 <MX_DMA_Init+0x38>)
 800527c:	f043 0301 	orr.w	r3, r3, #1
 8005280:	6153      	str	r3, [r2, #20]
 8005282:	4b09      	ldr	r3, [pc, #36]	; (80052a8 <MX_DMA_Init+0x38>)
 8005284:	695b      	ldr	r3, [r3, #20]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	607b      	str	r3, [r7, #4]
 800528c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 5, 0);
 800528e:	2200      	movs	r2, #0
 8005290:	2105      	movs	r1, #5
 8005292:	200f      	movs	r0, #15
 8005294:	f001 f90f 	bl	80064b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8005298:	200f      	movs	r0, #15
 800529a:	f001 f928 	bl	80064ee <HAL_NVIC_EnableIRQ>

}
 800529e:	bf00      	nop
 80052a0:	3708      	adds	r7, #8
 80052a2:	46bd      	mov	sp, r7
 80052a4:	bd80      	pop	{r7, pc}
 80052a6:	bf00      	nop
 80052a8:	40021000 	.word	0x40021000

080052ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b088      	sub	sp, #32
 80052b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80052b2:	f107 0310 	add.w	r3, r7, #16
 80052b6:	2200      	movs	r2, #0
 80052b8:	601a      	str	r2, [r3, #0]
 80052ba:	605a      	str	r2, [r3, #4]
 80052bc:	609a      	str	r2, [r3, #8]
 80052be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80052c0:	4b72      	ldr	r3, [pc, #456]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052c2:	699b      	ldr	r3, [r3, #24]
 80052c4:	4a71      	ldr	r2, [pc, #452]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052c6:	f043 0310 	orr.w	r3, r3, #16
 80052ca:	6193      	str	r3, [r2, #24]
 80052cc:	4b6f      	ldr	r3, [pc, #444]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052ce:	699b      	ldr	r3, [r3, #24]
 80052d0:	f003 0310 	and.w	r3, r3, #16
 80052d4:	60fb      	str	r3, [r7, #12]
 80052d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80052d8:	4b6c      	ldr	r3, [pc, #432]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052da:	699b      	ldr	r3, [r3, #24]
 80052dc:	4a6b      	ldr	r2, [pc, #428]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052de:	f043 0320 	orr.w	r3, r3, #32
 80052e2:	6193      	str	r3, [r2, #24]
 80052e4:	4b69      	ldr	r3, [pc, #420]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	f003 0320 	and.w	r3, r3, #32
 80052ec:	60bb      	str	r3, [r7, #8]
 80052ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80052f0:	4b66      	ldr	r3, [pc, #408]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052f2:	699b      	ldr	r3, [r3, #24]
 80052f4:	4a65      	ldr	r2, [pc, #404]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052f6:	f043 0304 	orr.w	r3, r3, #4
 80052fa:	6193      	str	r3, [r2, #24]
 80052fc:	4b63      	ldr	r3, [pc, #396]	; (800548c <MX_GPIO_Init+0x1e0>)
 80052fe:	699b      	ldr	r3, [r3, #24]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	607b      	str	r3, [r7, #4]
 8005306:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005308:	4b60      	ldr	r3, [pc, #384]	; (800548c <MX_GPIO_Init+0x1e0>)
 800530a:	699b      	ldr	r3, [r3, #24]
 800530c:	4a5f      	ldr	r2, [pc, #380]	; (800548c <MX_GPIO_Init+0x1e0>)
 800530e:	f043 0308 	orr.w	r3, r3, #8
 8005312:	6193      	str	r3, [r2, #24]
 8005314:	4b5d      	ldr	r3, [pc, #372]	; (800548c <MX_GPIO_Init+0x1e0>)
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	f003 0308 	and.w	r3, r3, #8
 800531c:	603b      	str	r3, [r7, #0]
 800531e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step2_LowCurrent_Pin|uc_Stepper_Sleep_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin
 8005320:	2200      	movs	r2, #0
 8005322:	f242 71d0 	movw	r1, #10192	; 0x27d0
 8005326:	485a      	ldr	r0, [pc, #360]	; (8005490 <MX_GPIO_Init+0x1e4>)
 8005328:	f001 ff19 	bl	800715e <HAL_GPIO_WritePin>
                          |Step2_DIR_Pin|Step1_LowCurrent_Pin|Step2_STEP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Step3_RESET_Pin|AFK_Speed1_Pin|Step3_ENABLE_Pin|Step2_RESET_Pin
 800532c:	2201      	movs	r2, #1
 800532e:	f641 012c 	movw	r1, #6188	; 0x182c
 8005332:	4857      	ldr	r0, [pc, #348]	; (8005490 <MX_GPIO_Init+0x1e4>)
 8005334:	f001 ff13 	bl	800715e <HAL_GPIO_WritePin>
                          |Step2_ENABLE_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Step3_DIR_Pin|Button_LED_Pin, GPIO_PIN_SET);
 8005338:	2201      	movs	r2, #1
 800533a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800533e:	4855      	ldr	r0, [pc, #340]	; (8005494 <MX_GPIO_Init+0x1e8>)
 8005340:	f001 ff0d 	bl	800715e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Step3_LowCurrent_Pin|USB_ENABLE_Pin, GPIO_PIN_RESET);
 8005344:	2200      	movs	r2, #0
 8005346:	f248 0180 	movw	r1, #32896	; 0x8080
 800534a:	4852      	ldr	r0, [pc, #328]	; (8005494 <MX_GPIO_Init+0x1e8>)
 800534c:	f001 ff07 	bl	800715e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Step3_STEP_Pin|Safety_Out_Pin|Step1_STEP_Pin, GPIO_PIN_RESET);
 8005350:	2200      	movs	r2, #0
 8005352:	210e      	movs	r1, #14
 8005354:	4850      	ldr	r0, [pc, #320]	; (8005498 <MX_GPIO_Init+0x1ec>)
 8005356:	f001 ff02 	bl	800715e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Reset_Particles_Sensor_Pin|Step1_RESET_Pin|Step1_ENABLE_Pin, GPIO_PIN_SET);
 800535a:	2201      	movs	r2, #1
 800535c:	f248 0130 	movw	r1, #32816	; 0x8030
 8005360:	484d      	ldr	r0, [pc, #308]	; (8005498 <MX_GPIO_Init+0x1ec>)
 8005362:	f001 fefc 	bl	800715e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Step1_DIR_GPIO_Port, Step1_DIR_Pin, GPIO_PIN_RESET);
 8005366:	2200      	movs	r2, #0
 8005368:	2104      	movs	r1, #4
 800536a:	484c      	ldr	r0, [pc, #304]	; (800549c <MX_GPIO_Init+0x1f0>)
 800536c:	f001 fef7 	bl	800715e <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Step2_LowCurrent_Pin Step3_RESET_Pin AFK_Speed1_Pin uc_Stepper_Sleep_Pin
                           Step3_ENABLE_Pin SPEED2_COIL_Pin SPEED3_COIL_Pin Step2_DIR_Pin
                           Step1_LowCurrent_Pin Step2_RESET_Pin Step2_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step2_LowCurrent_Pin|Step3_RESET_Pin|AFK_Speed1_Pin|uc_Stepper_Sleep_Pin
 8005370:	f643 33fc 	movw	r3, #15356	; 0x3bfc
 8005374:	613b      	str	r3, [r7, #16]
                          |Step3_ENABLE_Pin|SPEED2_COIL_Pin|SPEED3_COIL_Pin|Step2_DIR_Pin
                          |Step1_LowCurrent_Pin|Step2_RESET_Pin|Step2_ENABLE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005376:	2301      	movs	r3, #1
 8005378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800537a:	2300      	movs	r3, #0
 800537c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800537e:	2302      	movs	r3, #2
 8005380:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005382:	f107 0310 	add.w	r3, r7, #16
 8005386:	4619      	mov	r1, r3
 8005388:	4841      	ldr	r0, [pc, #260]	; (8005490 <MX_GPIO_Init+0x1e4>)
 800538a:	f001 fd4d 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch1_Pin Limit_switch2_Pin */
  GPIO_InitStruct.Pin = Limit_switch1_Pin|Limit_switch2_Pin;
 800538e:	2303      	movs	r3, #3
 8005390:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005392:	2300      	movs	r3, #0
 8005394:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005396:	2300      	movs	r3, #0
 8005398:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800539a:	f107 0310 	add.w	r3, r7, #16
 800539e:	4619      	mov	r1, r3
 80053a0:	483b      	ldr	r0, [pc, #236]	; (8005490 <MX_GPIO_Init+0x1e4>)
 80053a2:	f001 fd41 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : FAN_Zero_crossing_Pin Limit_switch3_Pin */
  GPIO_InitStruct.Pin = FAN_Zero_crossing_Pin|Limit_switch3_Pin;
 80053a6:	2312      	movs	r3, #18
 80053a8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053aa:	2300      	movs	r3, #0
 80053ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053b2:	f107 0310 	add.w	r3, r7, #16
 80053b6:	4619      	mov	r1, r3
 80053b8:	4836      	ldr	r0, [pc, #216]	; (8005494 <MX_GPIO_Init+0x1e8>)
 80053ba:	f001 fd35 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Step3_DIR_Pin Step3_LowCurrent_Pin Button_LED_Pin USB_ENABLE_Pin */
  GPIO_InitStruct.Pin = Step3_DIR_Pin|Step3_LowCurrent_Pin|Button_LED_Pin|USB_ENABLE_Pin;
 80053be:	f248 13a0 	movw	r3, #33184	; 0x81a0
 80053c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80053c4:	2301      	movs	r3, #1
 80053c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053c8:	2300      	movs	r3, #0
 80053ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053cc:	2302      	movs	r3, #2
 80053ce:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053d0:	f107 0310 	add.w	r3, r7, #16
 80053d4:	4619      	mov	r1, r3
 80053d6:	482f      	ldr	r0, [pc, #188]	; (8005494 <MX_GPIO_Init+0x1e8>)
 80053d8:	f001 fd26 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80053dc:	2340      	movs	r3, #64	; 0x40
 80053de:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80053e0:	2302      	movs	r3, #2
 80053e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80053e4:	2302      	movs	r3, #2
 80053e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053e8:	f107 0310 	add.w	r3, r7, #16
 80053ec:	4619      	mov	r1, r3
 80053ee:	4829      	ldr	r0, [pc, #164]	; (8005494 <MX_GPIO_Init+0x1e8>)
 80053f0:	f001 fd1a 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Limit_switch_Door_Pin Thermostat_Input_Pin Safety_ON_Pin Interlock_Input_Pin
                           Button_Input_Pin USB_Fault_Pin */
  GPIO_InitStruct.Pin = Limit_switch_Door_Pin|Thermostat_Input_Pin|Safety_ON_Pin|Interlock_Input_Pin
 80053f4:	f247 3301 	movw	r3, #29441	; 0x7301
 80053f8:	613b      	str	r3, [r7, #16]
                          |Button_Input_Pin|USB_Fault_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80053fa:	2300      	movs	r3, #0
 80053fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80053fe:	2300      	movs	r3, #0
 8005400:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005402:	f107 0310 	add.w	r3, r7, #16
 8005406:	4619      	mov	r1, r3
 8005408:	4823      	ldr	r0, [pc, #140]	; (8005498 <MX_GPIO_Init+0x1ec>)
 800540a:	f001 fd0d 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Step3_STEP_Pin Step1_STEP_Pin */
  GPIO_InitStruct.Pin = Step3_STEP_Pin|Step1_STEP_Pin;
 800540e:	230a      	movs	r3, #10
 8005410:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005412:	2301      	movs	r3, #1
 8005414:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005416:	2300      	movs	r3, #0
 8005418:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800541a:	2303      	movs	r3, #3
 800541c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800541e:	f107 0310 	add.w	r3, r7, #16
 8005422:	4619      	mov	r1, r3
 8005424:	481c      	ldr	r0, [pc, #112]	; (8005498 <MX_GPIO_Init+0x1ec>)
 8005426:	f001 fcff 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : Safety_Out_Pin Reset_Particles_Sensor_Pin Step1_RESET_Pin Step1_ENABLE_Pin */
  GPIO_InitStruct.Pin = Safety_Out_Pin|Reset_Particles_Sensor_Pin|Step1_RESET_Pin|Step1_ENABLE_Pin;
 800542a:	f248 0334 	movw	r3, #32820	; 0x8034
 800542e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005430:	2301      	movs	r3, #1
 8005432:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005434:	2300      	movs	r3, #0
 8005436:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005438:	2302      	movs	r3, #2
 800543a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800543c:	f107 0310 	add.w	r3, r7, #16
 8005440:	4619      	mov	r1, r3
 8005442:	4815      	ldr	r0, [pc, #84]	; (8005498 <MX_GPIO_Init+0x1ec>)
 8005444:	f001 fcf0 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : Step2_STEP_Pin */
  GPIO_InitStruct.Pin = Step2_STEP_Pin;
 8005448:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800544c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800544e:	2301      	movs	r3, #1
 8005450:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005456:	2303      	movs	r3, #3
 8005458:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Step2_STEP_GPIO_Port, &GPIO_InitStruct);
 800545a:	f107 0310 	add.w	r3, r7, #16
 800545e:	4619      	mov	r1, r3
 8005460:	480b      	ldr	r0, [pc, #44]	; (8005490 <MX_GPIO_Init+0x1e4>)
 8005462:	f001 fce1 	bl	8006e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : Step1_DIR_Pin */
  GPIO_InitStruct.Pin = Step1_DIR_Pin;
 8005466:	2304      	movs	r3, #4
 8005468:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800546a:	2301      	movs	r3, #1
 800546c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800546e:	2300      	movs	r3, #0
 8005470:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005472:	2302      	movs	r3, #2
 8005474:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Step1_DIR_GPIO_Port, &GPIO_InitStruct);
 8005476:	f107 0310 	add.w	r3, r7, #16
 800547a:	4619      	mov	r1, r3
 800547c:	4807      	ldr	r0, [pc, #28]	; (800549c <MX_GPIO_Init+0x1f0>)
 800547e:	f001 fcd3 	bl	8006e28 <HAL_GPIO_Init>

}
 8005482:	bf00      	nop
 8005484:	3720      	adds	r7, #32
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	40021000 	.word	0x40021000
 8005490:	40011000 	.word	0x40011000
 8005494:	40010800 	.word	0x40010800
 8005498:	40010c00 	.word	0x40010c00
 800549c:	40011400 	.word	0x40011400

080054a0 <TimerCallback>:
  /* USER CODE END 5 */
}

/* TimerCallback function */
void TimerCallback(void const * argument)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TimerCallback */

  /* USER CODE END TimerCallback */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bc80      	pop	{r7}
 80054b0:	4770      	bx	lr
	...

080054b4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80054b4:	b580      	push	{r7, lr}
 80054b6:	b082      	sub	sp, #8
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a04      	ldr	r2, [pc, #16]	; (80054d4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d101      	bne.n	80054ca <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80054c6:	f000 ff25 	bl	8006314 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80054ca:	bf00      	nop
 80054cc:	3708      	adds	r7, #8
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bd80      	pop	{r7, pc}
 80054d2:	bf00      	nop
 80054d4:	40012c00 	.word	0x40012c00

080054d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80054d8:	b480      	push	{r7}
 80054da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80054dc:	b672      	cpsid	i
}
 80054de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80054e0:	e7fe      	b.n	80054e0 <Error_Handler+0x8>
	...

080054e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80054ea:	4b18      	ldr	r3, [pc, #96]	; (800554c <HAL_MspInit+0x68>)
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	4a17      	ldr	r2, [pc, #92]	; (800554c <HAL_MspInit+0x68>)
 80054f0:	f043 0301 	orr.w	r3, r3, #1
 80054f4:	6193      	str	r3, [r2, #24]
 80054f6:	4b15      	ldr	r3, [pc, #84]	; (800554c <HAL_MspInit+0x68>)
 80054f8:	699b      	ldr	r3, [r3, #24]
 80054fa:	f003 0301 	and.w	r3, r3, #1
 80054fe:	60bb      	str	r3, [r7, #8]
 8005500:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005502:	4b12      	ldr	r3, [pc, #72]	; (800554c <HAL_MspInit+0x68>)
 8005504:	69db      	ldr	r3, [r3, #28]
 8005506:	4a11      	ldr	r2, [pc, #68]	; (800554c <HAL_MspInit+0x68>)
 8005508:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800550c:	61d3      	str	r3, [r2, #28]
 800550e:	4b0f      	ldr	r3, [pc, #60]	; (800554c <HAL_MspInit+0x68>)
 8005510:	69db      	ldr	r3, [r3, #28]
 8005512:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005516:	607b      	str	r3, [r7, #4]
 8005518:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800551a:	2200      	movs	r2, #0
 800551c:	210f      	movs	r1, #15
 800551e:	f06f 0001 	mvn.w	r0, #1
 8005522:	f000 ffc8 	bl	80064b6 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8005526:	4b0a      	ldr	r3, [pc, #40]	; (8005550 <HAL_MspInit+0x6c>)
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	60fb      	str	r3, [r7, #12]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800553a:	60fb      	str	r3, [r7, #12]
 800553c:	4a04      	ldr	r2, [pc, #16]	; (8005550 <HAL_MspInit+0x6c>)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005542:	bf00      	nop
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	40021000 	.word	0x40021000
 8005550:	40010000 	.word	0x40010000

08005554 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b088      	sub	sp, #32
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800555c:	f107 0310 	add.w	r3, r7, #16
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]
 8005564:	605a      	str	r2, [r3, #4]
 8005566:	609a      	str	r2, [r3, #8]
 8005568:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	4a1d      	ldr	r2, [pc, #116]	; (80055e4 <HAL_I2C_MspInit+0x90>)
 8005570:	4293      	cmp	r3, r2
 8005572:	d133      	bne.n	80055dc <HAL_I2C_MspInit+0x88>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005574:	4b1c      	ldr	r3, [pc, #112]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 8005576:	699b      	ldr	r3, [r3, #24]
 8005578:	4a1b      	ldr	r2, [pc, #108]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 800557a:	f043 0308 	orr.w	r3, r3, #8
 800557e:	6193      	str	r3, [r2, #24]
 8005580:	4b19      	ldr	r3, [pc, #100]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 8005582:	699b      	ldr	r3, [r3, #24]
 8005584:	f003 0308 	and.w	r3, r3, #8
 8005588:	60fb      	str	r3, [r7, #12]
 800558a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = I2C_SDA_Pin|I2C_SCL_Pin;
 800558c:	23c0      	movs	r3, #192	; 0xc0
 800558e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005590:	2312      	movs	r3, #18
 8005592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005594:	2303      	movs	r3, #3
 8005596:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005598:	f107 0310 	add.w	r3, r7, #16
 800559c:	4619      	mov	r1, r3
 800559e:	4813      	ldr	r0, [pc, #76]	; (80055ec <HAL_I2C_MspInit+0x98>)
 80055a0:	f001 fc42 	bl	8006e28 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80055a4:	4b10      	ldr	r3, [pc, #64]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 80055a6:	69db      	ldr	r3, [r3, #28]
 80055a8:	4a0f      	ldr	r2, [pc, #60]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 80055aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80055ae:	61d3      	str	r3, [r2, #28]
 80055b0:	4b0d      	ldr	r3, [pc, #52]	; (80055e8 <HAL_I2C_MspInit+0x94>)
 80055b2:	69db      	ldr	r3, [r3, #28]
 80055b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80055b8:	60bb      	str	r3, [r7, #8]
 80055ba:	68bb      	ldr	r3, [r7, #8]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 80055bc:	2200      	movs	r2, #0
 80055be:	2105      	movs	r1, #5
 80055c0:	201f      	movs	r0, #31
 80055c2:	f000 ff78 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80055c6:	201f      	movs	r0, #31
 80055c8:	f000 ff91 	bl	80064ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 80055cc:	2200      	movs	r2, #0
 80055ce:	2105      	movs	r1, #5
 80055d0:	2020      	movs	r0, #32
 80055d2:	f000 ff70 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80055d6:	2020      	movs	r0, #32
 80055d8:	f000 ff89 	bl	80064ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80055dc:	bf00      	nop
 80055de:	3720      	adds	r7, #32
 80055e0:	46bd      	mov	sp, r7
 80055e2:	bd80      	pop	{r7, pc}
 80055e4:	40005400 	.word	0x40005400
 80055e8:	40021000 	.word	0x40021000
 80055ec:	40010c00 	.word	0x40010c00

080055f0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b084      	sub	sp, #16
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	4a0b      	ldr	r2, [pc, #44]	; (800562c <HAL_RTC_MspInit+0x3c>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d110      	bne.n	8005624 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 8005602:	f003 fd09 	bl	8009018 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 8005606:	4b0a      	ldr	r3, [pc, #40]	; (8005630 <HAL_RTC_MspInit+0x40>)
 8005608:	69db      	ldr	r3, [r3, #28]
 800560a:	4a09      	ldr	r2, [pc, #36]	; (8005630 <HAL_RTC_MspInit+0x40>)
 800560c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005610:	61d3      	str	r3, [r2, #28]
 8005612:	4b07      	ldr	r3, [pc, #28]	; (8005630 <HAL_RTC_MspInit+0x40>)
 8005614:	69db      	ldr	r3, [r3, #28]
 8005616:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800561a:	60fb      	str	r3, [r7, #12]
 800561c:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800561e:	4b05      	ldr	r3, [pc, #20]	; (8005634 <HAL_RTC_MspInit+0x44>)
 8005620:	2201      	movs	r2, #1
 8005622:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8005624:	bf00      	nop
 8005626:	3710      	adds	r7, #16
 8005628:	46bd      	mov	sp, r7
 800562a:	bd80      	pop	{r7, pc}
 800562c:	40002800 	.word	0x40002800
 8005630:	40021000 	.word	0x40021000
 8005634:	4242043c 	.word	0x4242043c

08005638 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8005638:	b580      	push	{r7, lr}
 800563a:	b08c      	sub	sp, #48	; 0x30
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005640:	f107 0320 	add.w	r3, r7, #32
 8005644:	2200      	movs	r2, #0
 8005646:	601a      	str	r2, [r3, #0]
 8005648:	605a      	str	r2, [r3, #4]
 800564a:	609a      	str	r2, [r3, #8]
 800564c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a72      	ldr	r2, [pc, #456]	; (800581c <HAL_UART_MspInit+0x1e4>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d160      	bne.n	800571a <HAL_UART_MspInit+0xe2>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8005658:	4b71      	ldr	r3, [pc, #452]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800565a:	699b      	ldr	r3, [r3, #24]
 800565c:	4a70      	ldr	r2, [pc, #448]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800565e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005662:	6193      	str	r3, [r2, #24]
 8005664:	4b6e      	ldr	r3, [pc, #440]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005670:	4b6b      	ldr	r3, [pc, #428]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005672:	699b      	ldr	r3, [r3, #24]
 8005674:	4a6a      	ldr	r2, [pc, #424]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005676:	f043 0304 	orr.w	r3, r3, #4
 800567a:	6193      	str	r3, [r2, #24]
 800567c:	4b68      	ldr	r3, [pc, #416]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	61bb      	str	r3, [r7, #24]
 8005686:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8005688:	f44f 7300 	mov.w	r3, #512	; 0x200
 800568c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800568e:	2302      	movs	r3, #2
 8005690:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005692:	2303      	movs	r3, #3
 8005694:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005696:	f107 0320 	add.w	r3, r7, #32
 800569a:	4619      	mov	r1, r3
 800569c:	4861      	ldr	r0, [pc, #388]	; (8005824 <HAL_UART_MspInit+0x1ec>)
 800569e:	f001 fbc3 	bl	8006e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80056a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80056a8:	2300      	movs	r3, #0
 80056aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80056ac:	2300      	movs	r3, #0
 80056ae:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80056b0:	f107 0320 	add.w	r3, r7, #32
 80056b4:	4619      	mov	r1, r3
 80056b6:	485b      	ldr	r0, [pc, #364]	; (8005824 <HAL_UART_MspInit+0x1ec>)
 80056b8:	f001 fbb6 	bl	8006e28 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80056bc:	4b5a      	ldr	r3, [pc, #360]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056be:	4a5b      	ldr	r2, [pc, #364]	; (800582c <HAL_UART_MspInit+0x1f4>)
 80056c0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056c2:	4b59      	ldr	r3, [pc, #356]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056c4:	2200      	movs	r2, #0
 80056c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80056c8:	4b57      	ldr	r3, [pc, #348]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056ca:	2200      	movs	r2, #0
 80056cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80056ce:	4b56      	ldr	r3, [pc, #344]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056d0:	2280      	movs	r2, #128	; 0x80
 80056d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80056d4:	4b54      	ldr	r3, [pc, #336]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056d6:	2200      	movs	r2, #0
 80056d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80056da:	4b53      	ldr	r3, [pc, #332]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056dc:	2200      	movs	r2, #0
 80056de:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80056e0:	4b51      	ldr	r3, [pc, #324]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056e2:	2220      	movs	r2, #32
 80056e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80056e6:	4b50      	ldr	r3, [pc, #320]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056e8:	2200      	movs	r2, #0
 80056ea:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80056ec:	484e      	ldr	r0, [pc, #312]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 80056ee:	f000 ff0d 	bl	800650c <HAL_DMA_Init>
 80056f2:	4603      	mov	r3, r0
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d001      	beq.n	80056fc <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 80056f8:	f7ff feee 	bl	80054d8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a4a      	ldr	r2, [pc, #296]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 8005700:	639a      	str	r2, [r3, #56]	; 0x38
 8005702:	4a49      	ldr	r2, [pc, #292]	; (8005828 <HAL_UART_MspInit+0x1f0>)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8005708:	2200      	movs	r2, #0
 800570a:	2105      	movs	r1, #5
 800570c:	2025      	movs	r0, #37	; 0x25
 800570e:	f000 fed2 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8005712:	2025      	movs	r0, #37	; 0x25
 8005714:	f000 feeb 	bl	80064ee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8005718:	e07c      	b.n	8005814 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART2)
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a44      	ldr	r2, [pc, #272]	; (8005830 <HAL_UART_MspInit+0x1f8>)
 8005720:	4293      	cmp	r3, r2
 8005722:	d138      	bne.n	8005796 <HAL_UART_MspInit+0x15e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005724:	4b3e      	ldr	r3, [pc, #248]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005726:	69db      	ldr	r3, [r3, #28]
 8005728:	4a3d      	ldr	r2, [pc, #244]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800572a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800572e:	61d3      	str	r3, [r2, #28]
 8005730:	4b3b      	ldr	r3, [pc, #236]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005732:	69db      	ldr	r3, [r3, #28]
 8005734:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005738:	617b      	str	r3, [r7, #20]
 800573a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800573c:	4b38      	ldr	r3, [pc, #224]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	4a37      	ldr	r2, [pc, #220]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 8005742:	f043 0304 	orr.w	r3, r3, #4
 8005746:	6193      	str	r3, [r2, #24]
 8005748:	4b35      	ldr	r3, [pc, #212]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 800574a:	699b      	ldr	r3, [r3, #24]
 800574c:	f003 0304 	and.w	r3, r3, #4
 8005750:	613b      	str	r3, [r7, #16]
 8005752:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005754:	2304      	movs	r3, #4
 8005756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005758:	2302      	movs	r3, #2
 800575a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800575c:	2303      	movs	r3, #3
 800575e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005760:	f107 0320 	add.w	r3, r7, #32
 8005764:	4619      	mov	r1, r3
 8005766:	482f      	ldr	r0, [pc, #188]	; (8005824 <HAL_UART_MspInit+0x1ec>)
 8005768:	f001 fb5e 	bl	8006e28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800576c:	2308      	movs	r3, #8
 800576e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005770:	2300      	movs	r3, #0
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005774:	2300      	movs	r3, #0
 8005776:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005778:	f107 0320 	add.w	r3, r7, #32
 800577c:	4619      	mov	r1, r3
 800577e:	4829      	ldr	r0, [pc, #164]	; (8005824 <HAL_UART_MspInit+0x1ec>)
 8005780:	f001 fb52 	bl	8006e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8005784:	2200      	movs	r2, #0
 8005786:	2105      	movs	r1, #5
 8005788:	2026      	movs	r0, #38	; 0x26
 800578a:	f000 fe94 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800578e:	2026      	movs	r0, #38	; 0x26
 8005790:	f000 fead 	bl	80064ee <HAL_NVIC_EnableIRQ>
}
 8005794:	e03e      	b.n	8005814 <HAL_UART_MspInit+0x1dc>
  else if(huart->Instance==USART3)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	4a26      	ldr	r2, [pc, #152]	; (8005834 <HAL_UART_MspInit+0x1fc>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d139      	bne.n	8005814 <HAL_UART_MspInit+0x1dc>
    __HAL_RCC_USART3_CLK_ENABLE();
 80057a0:	4b1f      	ldr	r3, [pc, #124]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057a2:	69db      	ldr	r3, [r3, #28]
 80057a4:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057a6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80057aa:	61d3      	str	r3, [r2, #28]
 80057ac:	4b1c      	ldr	r3, [pc, #112]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057ae:	69db      	ldr	r3, [r3, #28]
 80057b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80057b4:	60fb      	str	r3, [r7, #12]
 80057b6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80057b8:	4b19      	ldr	r3, [pc, #100]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	4a18      	ldr	r2, [pc, #96]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057be:	f043 0308 	orr.w	r3, r3, #8
 80057c2:	6193      	str	r3, [r2, #24]
 80057c4:	4b16      	ldr	r3, [pc, #88]	; (8005820 <HAL_UART_MspInit+0x1e8>)
 80057c6:	699b      	ldr	r3, [r3, #24]
 80057c8:	f003 0308 	and.w	r3, r3, #8
 80057cc:	60bb      	str	r3, [r7, #8]
 80057ce:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80057d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80057d4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80057d6:	2302      	movs	r3, #2
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80057da:	2303      	movs	r3, #3
 80057dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057de:	f107 0320 	add.w	r3, r7, #32
 80057e2:	4619      	mov	r1, r3
 80057e4:	4814      	ldr	r0, [pc, #80]	; (8005838 <HAL_UART_MspInit+0x200>)
 80057e6:	f001 fb1f 	bl	8006e28 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80057ea:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80057ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80057f0:	2300      	movs	r3, #0
 80057f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80057f4:	2300      	movs	r3, #0
 80057f6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80057f8:	f107 0320 	add.w	r3, r7, #32
 80057fc:	4619      	mov	r1, r3
 80057fe:	480e      	ldr	r0, [pc, #56]	; (8005838 <HAL_UART_MspInit+0x200>)
 8005800:	f001 fb12 	bl	8006e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8005804:	2200      	movs	r2, #0
 8005806:	2105      	movs	r1, #5
 8005808:	2027      	movs	r0, #39	; 0x27
 800580a:	f000 fe54 	bl	80064b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800580e:	2027      	movs	r0, #39	; 0x27
 8005810:	f000 fe6d 	bl	80064ee <HAL_NVIC_EnableIRQ>
}
 8005814:	bf00      	nop
 8005816:	3730      	adds	r7, #48	; 0x30
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}
 800581c:	40013800 	.word	0x40013800
 8005820:	40021000 	.word	0x40021000
 8005824:	40010800 	.word	0x40010800
 8005828:	200039b8 	.word	0x200039b8
 800582c:	40020058 	.word	0x40020058
 8005830:	40004400 	.word	0x40004400
 8005834:	40004800 	.word	0x40004800
 8005838:	40010c00 	.word	0x40010c00

0800583c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b08c      	sub	sp, #48	; 0x30
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005844:	2300      	movs	r3, #0
 8005846:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005848:	2300      	movs	r3, #0
 800584a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 800584c:	2200      	movs	r2, #0
 800584e:	6879      	ldr	r1, [r7, #4]
 8005850:	2019      	movs	r0, #25
 8005852:	f000 fe30 	bl	80064b6 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8005856:	2019      	movs	r0, #25
 8005858:	f000 fe49 	bl	80064ee <HAL_NVIC_EnableIRQ>
  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 800585c:	4b1e      	ldr	r3, [pc, #120]	; (80058d8 <HAL_InitTick+0x9c>)
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	4a1d      	ldr	r2, [pc, #116]	; (80058d8 <HAL_InitTick+0x9c>)
 8005862:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005866:	6193      	str	r3, [r2, #24]
 8005868:	4b1b      	ldr	r3, [pc, #108]	; (80058d8 <HAL_InitTick+0x9c>)
 800586a:	699b      	ldr	r3, [r3, #24]
 800586c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005870:	60fb      	str	r3, [r7, #12]
 8005872:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005874:	f107 0210 	add.w	r2, r7, #16
 8005878:	f107 0314 	add.w	r3, r7, #20
 800587c:	4611      	mov	r1, r2
 800587e:	4618      	mov	r0, r3
 8005880:	f004 f8ec 	bl	8009a5c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8005884:	f004 f8d6 	bl	8009a34 <HAL_RCC_GetPCLK2Freq>
 8005888:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800588a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800588c:	4a13      	ldr	r2, [pc, #76]	; (80058dc <HAL_InitTick+0xa0>)
 800588e:	fba2 2303 	umull	r2, r3, r2, r3
 8005892:	0c9b      	lsrs	r3, r3, #18
 8005894:	3b01      	subs	r3, #1
 8005896:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8005898:	4b11      	ldr	r3, [pc, #68]	; (80058e0 <HAL_InitTick+0xa4>)
 800589a:	4a12      	ldr	r2, [pc, #72]	; (80058e4 <HAL_InitTick+0xa8>)
 800589c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800589e:	4b10      	ldr	r3, [pc, #64]	; (80058e0 <HAL_InitTick+0xa4>)
 80058a0:	f240 32e7 	movw	r2, #999	; 0x3e7
 80058a4:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80058a6:	4a0e      	ldr	r2, [pc, #56]	; (80058e0 <HAL_InitTick+0xa4>)
 80058a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058aa:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 80058ac:	4b0c      	ldr	r3, [pc, #48]	; (80058e0 <HAL_InitTick+0xa4>)
 80058ae:	2200      	movs	r2, #0
 80058b0:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80058b2:	4b0b      	ldr	r3, [pc, #44]	; (80058e0 <HAL_InitTick+0xa4>)
 80058b4:	2200      	movs	r2, #0
 80058b6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 80058b8:	4809      	ldr	r0, [pc, #36]	; (80058e0 <HAL_InitTick+0xa4>)
 80058ba:	f005 f911 	bl	800aae0 <HAL_TIM_Base_Init>
 80058be:	4603      	mov	r3, r0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d104      	bne.n	80058ce <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 80058c4:	4806      	ldr	r0, [pc, #24]	; (80058e0 <HAL_InitTick+0xa4>)
 80058c6:	f005 f963 	bl	800ab90 <HAL_TIM_Base_Start_IT>
 80058ca:	4603      	mov	r3, r0
 80058cc:	e000      	b.n	80058d0 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 80058ce:	2301      	movs	r3, #1
}
 80058d0:	4618      	mov	r0, r3
 80058d2:	3730      	adds	r7, #48	; 0x30
 80058d4:	46bd      	mov	sp, r7
 80058d6:	bd80      	pop	{r7, pc}
 80058d8:	40021000 	.word	0x40021000
 80058dc:	431bde83 	.word	0x431bde83
 80058e0:	20003b04 	.word	0x20003b04
 80058e4:	40012c00 	.word	0x40012c00

080058e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80058ec:	e7fe      	b.n	80058ec <NMI_Handler+0x4>

080058ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80058ee:	b480      	push	{r7}
 80058f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80058f2:	e7fe      	b.n	80058f2 <HardFault_Handler+0x4>

080058f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80058f4:	b480      	push	{r7}
 80058f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80058f8:	e7fe      	b.n	80058f8 <MemManage_Handler+0x4>

080058fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80058fa:	b480      	push	{r7}
 80058fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80058fe:	e7fe      	b.n	80058fe <BusFault_Handler+0x4>

08005900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005900:	b480      	push	{r7}
 8005902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8005904:	e7fe      	b.n	8005904 <UsageFault_Handler+0x4>

08005906 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8005906:	b480      	push	{r7}
 8005908:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800590a:	bf00      	nop
 800590c:	46bd      	mov	sp, r7
 800590e:	bc80      	pop	{r7}
 8005910:	4770      	bx	lr
	...

08005914 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8005914:	b580      	push	{r7, lr}
 8005916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8005918:	4802      	ldr	r0, [pc, #8]	; (8005924 <DMA1_Channel5_IRQHandler+0x10>)
 800591a:	f001 f80f 	bl	800693c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800591e:	bf00      	nop
 8005920:	bd80      	pop	{r7, pc}
 8005922:	bf00      	nop
 8005924:	200039b8 	.word	0x200039b8

08005928 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800592c:	4802      	ldr	r0, [pc, #8]	; (8005938 <TIM1_UP_IRQHandler+0x10>)
 800592e:	f005 f989 	bl	800ac44 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8005932:	bf00      	nop
 8005934:	bd80      	pop	{r7, pc}
 8005936:	bf00      	nop
 8005938:	20003b04 	.word	0x20003b04

0800593c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8005940:	4802      	ldr	r0, [pc, #8]	; (800594c <I2C1_EV_IRQHandler+0x10>)
 8005942:	f001 feb9 	bl	80076b8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005946:	bf00      	nop
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	2000395c 	.word	0x2000395c

08005950 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005954:	4802      	ldr	r0, [pc, #8]	; (8005960 <I2C1_ER_IRQHandler+0x10>)
 8005956:	f002 f820 	bl	800799a <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800595a:	bf00      	nop
 800595c:	bd80      	pop	{r7, pc}
 800595e:	bf00      	nop
 8005960:	2000395c 	.word	0x2000395c

08005964 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005968:	4802      	ldr	r0, [pc, #8]	; (8005974 <USART1_IRQHandler+0x10>)
 800596a:	f005 fd89 	bl	800b480 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800596e:	bf00      	nop
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	200039fc 	.word	0x200039fc

08005978 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800597c:	4802      	ldr	r0, [pc, #8]	; (8005988 <USART2_IRQHandler+0x10>)
 800597e:	f005 fd7f 	bl	800b480 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005982:	bf00      	nop
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	20003a8c 	.word	0x20003a8c

0800598c <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 800598c:	b580      	push	{r7, lr}
 800598e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8005990:	4802      	ldr	r0, [pc, #8]	; (800599c <USART3_IRQHandler+0x10>)
 8005992:	f005 fd75 	bl	800b480 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8005996:	bf00      	nop
 8005998:	bd80      	pop	{r7, pc}
 800599a:	bf00      	nop
 800599c:	200038e8 	.word	0x200038e8

080059a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
	return 1;
 80059a4:	2301      	movs	r3, #1
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bc80      	pop	{r7}
 80059ac:	4770      	bx	lr

080059ae <_kill>:

int _kill(int pid, int sig)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b082      	sub	sp, #8
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
 80059b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80059b8:	f009 fd56 	bl	800f468 <__errno>
 80059bc:	4603      	mov	r3, r0
 80059be:	2216      	movs	r2, #22
 80059c0:	601a      	str	r2, [r3, #0]
	return -1;
 80059c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80059c6:	4618      	mov	r0, r3
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <_exit>:

void _exit (int status)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b082      	sub	sp, #8
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80059d6:	f04f 31ff 	mov.w	r1, #4294967295
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7ff ffe7 	bl	80059ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80059e0:	e7fe      	b.n	80059e0 <_exit+0x12>

080059e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80059e2:	b580      	push	{r7, lr}
 80059e4:	b086      	sub	sp, #24
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	60f8      	str	r0, [r7, #12]
 80059ea:	60b9      	str	r1, [r7, #8]
 80059ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80059ee:	2300      	movs	r3, #0
 80059f0:	617b      	str	r3, [r7, #20]
 80059f2:	e00a      	b.n	8005a0a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80059f4:	f3af 8000 	nop.w
 80059f8:	4601      	mov	r1, r0
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	1c5a      	adds	r2, r3, #1
 80059fe:	60ba      	str	r2, [r7, #8]
 8005a00:	b2ca      	uxtb	r2, r1
 8005a02:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	3301      	adds	r3, #1
 8005a08:	617b      	str	r3, [r7, #20]
 8005a0a:	697a      	ldr	r2, [r7, #20]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	dbf0      	blt.n	80059f4 <_read+0x12>
	}

return len;
 8005a12:	687b      	ldr	r3, [r7, #4]
}
 8005a14:	4618      	mov	r0, r3
 8005a16:	3718      	adds	r7, #24
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	bd80      	pop	{r7, pc}

08005a1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	b086      	sub	sp, #24
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	60f8      	str	r0, [r7, #12]
 8005a24:	60b9      	str	r1, [r7, #8]
 8005a26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a28:	2300      	movs	r3, #0
 8005a2a:	617b      	str	r3, [r7, #20]
 8005a2c:	e009      	b.n	8005a42 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	1c5a      	adds	r2, r3, #1
 8005a32:	60ba      	str	r2, [r7, #8]
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	4618      	mov	r0, r3
 8005a38:	f7fd f926 	bl	8002c88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	3301      	adds	r3, #1
 8005a40:	617b      	str	r3, [r7, #20]
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	dbf1      	blt.n	8005a2e <_write+0x12>
	}
	return len;
 8005a4a:	687b      	ldr	r3, [r7, #4]
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <_close>:

int _close(int file)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
	return -1;
 8005a5c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bc80      	pop	{r7}
 8005a68:	4770      	bx	lr

08005a6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005a6a:	b480      	push	{r7}
 8005a6c:	b083      	sub	sp, #12
 8005a6e:	af00      	add	r7, sp, #0
 8005a70:	6078      	str	r0, [r7, #4]
 8005a72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005a7a:	605a      	str	r2, [r3, #4]
	return 0;
 8005a7c:	2300      	movs	r3, #0
}
 8005a7e:	4618      	mov	r0, r3
 8005a80:	370c      	adds	r7, #12
 8005a82:	46bd      	mov	sp, r7
 8005a84:	bc80      	pop	{r7}
 8005a86:	4770      	bx	lr

08005a88 <_isatty>:

int _isatty(int file)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
	return 1;
 8005a90:	2301      	movs	r3, #1
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	370c      	adds	r7, #12
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bc80      	pop	{r7}
 8005a9a:	4770      	bx	lr

08005a9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005a9c:	b480      	push	{r7}
 8005a9e:	b085      	sub	sp, #20
 8005aa0:	af00      	add	r7, sp, #0
 8005aa2:	60f8      	str	r0, [r7, #12]
 8005aa4:	60b9      	str	r1, [r7, #8]
 8005aa6:	607a      	str	r2, [r7, #4]
	return 0;
 8005aa8:	2300      	movs	r3, #0
}
 8005aaa:	4618      	mov	r0, r3
 8005aac:	3714      	adds	r7, #20
 8005aae:	46bd      	mov	sp, r7
 8005ab0:	bc80      	pop	{r7}
 8005ab2:	4770      	bx	lr

08005ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b086      	sub	sp, #24
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005abc:	4a14      	ldr	r2, [pc, #80]	; (8005b10 <_sbrk+0x5c>)
 8005abe:	4b15      	ldr	r3, [pc, #84]	; (8005b14 <_sbrk+0x60>)
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005ac4:	697b      	ldr	r3, [r7, #20]
 8005ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005ac8:	4b13      	ldr	r3, [pc, #76]	; (8005b18 <_sbrk+0x64>)
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d102      	bne.n	8005ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005ad0:	4b11      	ldr	r3, [pc, #68]	; (8005b18 <_sbrk+0x64>)
 8005ad2:	4a12      	ldr	r2, [pc, #72]	; (8005b1c <_sbrk+0x68>)
 8005ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005ad6:	4b10      	ldr	r3, [pc, #64]	; (8005b18 <_sbrk+0x64>)
 8005ad8:	681a      	ldr	r2, [r3, #0]
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4413      	add	r3, r2
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d207      	bcs.n	8005af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005ae4:	f009 fcc0 	bl	800f468 <__errno>
 8005ae8:	4603      	mov	r3, r0
 8005aea:	220c      	movs	r2, #12
 8005aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005aee:	f04f 33ff 	mov.w	r3, #4294967295
 8005af2:	e009      	b.n	8005b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005af4:	4b08      	ldr	r3, [pc, #32]	; (8005b18 <_sbrk+0x64>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005afa:	4b07      	ldr	r3, [pc, #28]	; (8005b18 <_sbrk+0x64>)
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4413      	add	r3, r2
 8005b02:	4a05      	ldr	r2, [pc, #20]	; (8005b18 <_sbrk+0x64>)
 8005b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005b06:	68fb      	ldr	r3, [r7, #12]
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3718      	adds	r7, #24
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	20010000 	.word	0x20010000
 8005b14:	00000400 	.word	0x00000400
 8005b18:	20001654 	.word	0x20001654
 8005b1c:	20003ba0 	.word	0x20003ba0

08005b20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005b20:	b480      	push	{r7}
 8005b22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8005b24:	bf00      	nop
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr

08005b2c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005b2c:	480c      	ldr	r0, [pc, #48]	; (8005b60 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8005b2e:	490d      	ldr	r1, [pc, #52]	; (8005b64 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8005b30:	4a0d      	ldr	r2, [pc, #52]	; (8005b68 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8005b32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005b34:	e002      	b.n	8005b3c <LoopCopyDataInit>

08005b36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005b36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005b38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005b3a:	3304      	adds	r3, #4

08005b3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005b3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005b3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005b40:	d3f9      	bcc.n	8005b36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005b42:	4a0a      	ldr	r2, [pc, #40]	; (8005b6c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8005b44:	4c0a      	ldr	r4, [pc, #40]	; (8005b70 <LoopFillZerobss+0x22>)
  movs r3, #0
 8005b46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005b48:	e001      	b.n	8005b4e <LoopFillZerobss>

08005b4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005b4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005b4c:	3204      	adds	r2, #4

08005b4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005b4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005b50:	d3fb      	bcc.n	8005b4a <FillZerobss>
/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005b52:	f7ff ffe5 	bl	8005b20 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8005b56:	f009 fc9f 	bl	800f498 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005b5a:	f7ff f9c3 	bl	8004ee4 <main>
  bx lr
 8005b5e:	4770      	bx	lr
  ldr r0, =_sdata
 8005b60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005b64:	20000238 	.word	0x20000238
  ldr r2, =_sidata
 8005b68:	08015148 	.word	0x08015148
  ldr r2, =_sbss
 8005b6c:	20000238 	.word	0x20000238
  ldr r4, =_ebss
 8005b70:	20003ba0 	.word	0x20003ba0

08005b74 <ADC1_2_IRQHandler>:
 * @retval None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005b74:	e7fe      	b.n	8005b74 <ADC1_2_IRQHandler>
	...

08005b78 <UARTPROTOCOLDEC_Init>:

static void DropFrame(UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason);
static void AcceptFrame(UARTPROTOCOLDEC_SHandle* psHandle);

void UARTPROTOCOLDEC_Init(UARTPROTOCOLDEC_SHandle* psHandle, const UARTPROTOCOLDEC_SConfig* psConfig)
{
 8005b78:	b580      	push	{r7, lr}
 8005b7a:	b082      	sub	sp, #8
 8005b7c:	af00      	add	r7, sp, #0
 8005b7e:	6078      	str	r0, [r7, #4]
 8005b80:	6039      	str	r1, [r7, #0]
    assert(psHandle != NULL && psConfig != NULL && psConfig->u8PayloadBuffers != NULL);
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2b00      	cmp	r3, #0
 8005b86:	d006      	beq.n	8005b96 <UARTPROTOCOLDEC_Init+0x1e>
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d003      	beq.n	8005b96 <UARTPROTOCOLDEC_Init+0x1e>
 8005b8e:	683b      	ldr	r3, [r7, #0]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d105      	bne.n	8005ba2 <UARTPROTOCOLDEC_Init+0x2a>
 8005b96:	4b06      	ldr	r3, [pc, #24]	; (8005bb0 <UARTPROTOCOLDEC_Init+0x38>)
 8005b98:	4a06      	ldr	r2, [pc, #24]	; (8005bb4 <UARTPROTOCOLDEC_Init+0x3c>)
 8005b9a:	210c      	movs	r1, #12
 8005b9c:	4806      	ldr	r0, [pc, #24]	; (8005bb8 <UARTPROTOCOLDEC_Init+0x40>)
 8005b9e:	f009 fc45 	bl	800f42c <__assert_func>
    psHandle->psConfig = psConfig;
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	683a      	ldr	r2, [r7, #0]
 8005ba6:	619a      	str	r2, [r3, #24]
}
 8005ba8:	bf00      	nop
 8005baa:	3708      	adds	r7, #8
 8005bac:	46bd      	mov	sp, r7
 8005bae:	bd80      	pop	{r7, pc}
 8005bb0:	08013e78 	.word	0x08013e78
 8005bb4:	08014ce0 	.word	0x08014ce0
 8005bb8:	08013ec4 	.word	0x08013ec4

08005bbc <UARTPROTOCOLDEC_Reset>:

void UARTPROTOCOLDEC_Reset(UARTPROTOCOLDEC_SHandle* psHandle)
{
 8005bbc:	b480      	push	{r7}
 8005bbe:	b083      	sub	sp, #12
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	6078      	str	r0, [r7, #4]
    psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingForStartByte;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	701a      	strb	r2, [r3, #0]
    psHandle->u16PayloadCount = 0;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	805a      	strh	r2, [r3, #2]

    psHandle->s64StartTimeMS = 0;
 8005bd0:	6879      	ldr	r1, [r7, #4]
 8005bd2:	f04f 0200 	mov.w	r2, #0
 8005bd6:	f04f 0300 	mov.w	r3, #0
 8005bda:	e9c1 2302 	strd	r2, r3, [r1, #8]
    psHandle->u8CurrentFrameID = 0;
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	2200      	movs	r2, #0
 8005be2:	741a      	strb	r2, [r3, #16]

    psHandle->u8ChecksumCalculation = 0;
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	2200      	movs	r2, #0
 8005be8:	751a      	strb	r2, [r3, #20]
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	bc80      	pop	{r7}
 8005bf2:	4770      	bx	lr

08005bf4 <UARTPROTOCOLDEC_HandleIn>:

void UARTPROTOCOLDEC_HandleIn(UARTPROTOCOLDEC_SHandle* psHandle, const uint8_t* u8Datas, uint16_t u16DataLen)
{
 8005bf4:	b580      	push	{r7, lr}
 8005bf6:	b086      	sub	sp, #24
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	60f8      	str	r0, [r7, #12]
 8005bfc:	60b9      	str	r1, [r7, #8]
 8005bfe:	4613      	mov	r3, r2
 8005c00:	80fb      	strh	r3, [r7, #6]
    for(uint32_t i = 0; i < u16DataLen; i++)
 8005c02:	2300      	movs	r3, #0
 8005c04:	617b      	str	r3, [r7, #20]
 8005c06:	e00a      	b.n	8005c1e <UARTPROTOCOLDEC_HandleIn+0x2a>
        AddByte(psHandle, u8Datas[i]);
 8005c08:	68ba      	ldr	r2, [r7, #8]
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	781b      	ldrb	r3, [r3, #0]
 8005c10:	4619      	mov	r1, r3
 8005c12:	68f8      	ldr	r0, [r7, #12]
 8005c14:	f000 f80c 	bl	8005c30 <AddByte>
    for(uint32_t i = 0; i < u16DataLen; i++)
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	3301      	adds	r3, #1
 8005c1c:	617b      	str	r3, [r7, #20]
 8005c1e:	88fb      	ldrh	r3, [r7, #6]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d3f0      	bcc.n	8005c08 <UARTPROTOCOLDEC_HandleIn+0x14>
}
 8005c26:	bf00      	nop
 8005c28:	bf00      	nop
 8005c2a:	3718      	adds	r7, #24
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bd80      	pop	{r7, pc}

08005c30 <AddByte>:

static void AddByte(UARTPROTOCOLDEC_SHandle* psHandle, uint8_t u8)
{
 8005c30:	b5b0      	push	{r4, r5, r7, lr}
 8005c32:	b098      	sub	sp, #96	; 0x60
 8005c34:	af02      	add	r7, sp, #8
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	460b      	mov	r3, r1
 8005c3a:	70fb      	strb	r3, [r7, #3]
    // Timeout is supported but optional ...
    if (psHandle->eStep != UARTPROTOCOLDEC_ESTEP_WaitingForStartByte)
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	781b      	ldrb	r3, [r3, #0]
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d026      	beq.n	8005c92 <AddByte+0x62>
    {
        if (psHandle->psConfig->fnGetTimerCountMSCb != NULL &&
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	699b      	ldr	r3, [r3, #24]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d021      	beq.n	8005c92 <AddByte+0x62>
            psHandle->psConfig->u32FrameReceiveTimeOutMS > 0)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	699b      	ldr	r3, [r3, #24]
 8005c52:	689b      	ldr	r3, [r3, #8]
        if (psHandle->psConfig->fnGetTimerCountMSCb != NULL &&
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d01c      	beq.n	8005c92 <AddByte+0x62>
        {       
            const int64_t s64TimeDiffMS = psHandle->psConfig->fnGetTimerCountMSCb(psHandle) - psHandle->s64StartTimeMS;
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	699b      	ldr	r3, [r3, #24]
 8005c5c:	695b      	ldr	r3, [r3, #20]
 8005c5e:	6878      	ldr	r0, [r7, #4]
 8005c60:	4798      	blx	r3
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8005c68:	1a84      	subs	r4, r0, r2
 8005c6a:	eb61 0503 	sbc.w	r5, r1, r3
 8005c6e:	e9c7 4514 	strd	r4, r5, [r7, #80]	; 0x50
            if (s64TimeDiffMS > psHandle->psConfig->u32FrameReceiveTimeOutMS)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	699b      	ldr	r3, [r3, #24]
 8005c76:	689b      	ldr	r3, [r3, #8]
 8005c78:	4618      	mov	r0, r3
 8005c7a:	f04f 0100 	mov.w	r1, #0
 8005c7e:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c82:	4290      	cmp	r0, r2
 8005c84:	eb71 0303 	sbcs.w	r3, r1, r3
 8005c88:	da03      	bge.n	8005c92 <AddByte+0x62>
            {
                // We don't break here on purpose, we give it a chance to start a new frame.
                DropFrame(psHandle, "Timeout");
 8005c8a:	4973      	ldr	r1, [pc, #460]	; (8005e58 <AddByte+0x228>)
 8005c8c:	6878      	ldr	r0, [r7, #4]
 8005c8e:	f000 f909 	bl	8005ea4 <DropFrame>
            }
        }
    }

    switch(psHandle->eStep)
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	781b      	ldrb	r3, [r3, #0]
 8005c96:	2b06      	cmp	r3, #6
 8005c98:	f200 80d5 	bhi.w	8005e46 <AddByte+0x216>
 8005c9c:	a201      	add	r2, pc, #4	; (adr r2, 8005ca4 <AddByte+0x74>)
 8005c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ca2:	bf00      	nop
 8005ca4:	08005cc1 	.word	0x08005cc1
 8005ca8:	08005d0b 	.word	0x08005d0b
 8005cac:	08005d27 	.word	0x08005d27
 8005cb0:	08005d45 	.word	0x08005d45
 8005cb4:	08005dab 	.word	0x08005dab
 8005cb8:	08005de9 	.word	0x08005de9
 8005cbc:	08005e29 	.word	0x08005e29
    {
        case UARTPROTOCOLDEC_ESTEP_WaitingForStartByte:
        {
            // Wait until we get a start byte ...
            if (u8 == UARTPROTOCOLCOMMON_START_BYTE)
 8005cc0:	78fb      	ldrb	r3, [r7, #3]
 8005cc2:	2bcc      	cmp	r3, #204	; 0xcc
 8005cc4:	f040 80c1 	bne.w	8005e4a <AddByte+0x21a>
            {
                psHandle->u16CurrentFramePayloadLen = 0;
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	825a      	strh	r2, [r3, #18]
                psHandle->u8ChecksumCalculation = 0;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	2200      	movs	r2, #0
 8005cd2:	751a      	strb	r2, [r3, #20]

                // IF we support timeout ...
                if (psHandle->psConfig->fnGetTimerCountMSCb != NULL)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	699b      	ldr	r3, [r3, #24]
 8005cd8:	695b      	ldr	r3, [r3, #20]
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d00a      	beq.n	8005cf4 <AddByte+0xc4>
                    psHandle->s64StartTimeMS = psHandle->psConfig->fnGetTimerCountMSCb(psHandle);
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	699b      	ldr	r3, [r3, #24]
 8005ce2:	695b      	ldr	r3, [r3, #20]
 8005ce4:	6878      	ldr	r0, [r7, #4]
 8005ce6:	4798      	blx	r3
 8005ce8:	4602      	mov	r2, r0
 8005cea:	460b      	mov	r3, r1
 8005cec:	6879      	ldr	r1, [r7, #4]
 8005cee:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8005cf2:	e006      	b.n	8005d02 <AddByte+0xd2>
                else
                    psHandle->s64StartTimeMS = 0;
 8005cf4:	6879      	ldr	r1, [r7, #4]
 8005cf6:	f04f 0200 	mov.w	r2, #0
 8005cfa:	f04f 0300 	mov.w	r3, #0
 8005cfe:	e9c1 2302 	strd	r2, r3, [r1, #8]

                psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingFrameID;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2201      	movs	r2, #1
 8005d06:	701a      	strb	r2, [r3, #0]
            }
            break;
 8005d08:	e09f      	b.n	8005e4a <AddByte+0x21a>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingFrameID:
        {
            psHandle->u8ChecksumCalculation += u8;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	7d1a      	ldrb	r2, [r3, #20]
 8005d0e:	78fb      	ldrb	r3, [r7, #3]
 8005d10:	4413      	add	r3, r2
 8005d12:	b2da      	uxtb	r2, r3
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	751a      	strb	r2, [r3, #20]
            psHandle->u8CurrentFrameID = u8;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	78fa      	ldrb	r2, [r7, #3]
 8005d1c:	741a      	strb	r2, [r3, #16]
            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB0;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	2202      	movs	r2, #2
 8005d22:	701a      	strb	r2, [r3, #0]
            break;
 8005d24:	e094      	b.n	8005e50 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB0:
        {
            psHandle->u8ChecksumCalculation += u8;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	7d1a      	ldrb	r2, [r3, #20]
 8005d2a:	78fb      	ldrb	r3, [r7, #3]
 8005d2c:	4413      	add	r3, r2
 8005d2e:	b2da      	uxtb	r2, r3
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	751a      	strb	r2, [r3, #20]
            psHandle->u16CurrentFramePayloadLen = u8;
 8005d34:	78fb      	ldrb	r3, [r7, #3]
 8005d36:	b29a      	uxth	r2, r3
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	825a      	strh	r2, [r3, #18]

            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB1;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2203      	movs	r2, #3
 8005d40:	701a      	strb	r2, [r3, #0]
            break;
 8005d42:	e085      	b.n	8005e50 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingPayloadLengthB1:
        {
            psHandle->u8ChecksumCalculation += u8;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	7d1a      	ldrb	r2, [r3, #20]
 8005d48:	78fb      	ldrb	r3, [r7, #3]
 8005d4a:	4413      	add	r3, r2
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	751a      	strb	r2, [r3, #20]
            // Little endian ...
            psHandle->u16CurrentFramePayloadLen |= (uint16_t)((uint16_t)u8 << 8);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	8a5a      	ldrh	r2, [r3, #18]
 8005d56:	78fb      	ldrb	r3, [r7, #3]
 8005d58:	b29b      	uxth	r3, r3
 8005d5a:	021b      	lsls	r3, r3, #8
 8005d5c:	b29b      	uxth	r3, r3
 8005d5e:	4313      	orrs	r3, r2
 8005d60:	b29a      	uxth	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	825a      	strh	r2, [r3, #18]

            if (psHandle->u16CurrentFramePayloadLen > UARTPROTOCOLCOMMON_MAXPAYLOAD)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	8a5b      	ldrh	r3, [r3, #18]
 8005d6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d6e:	d904      	bls.n	8005d7a <AddByte+0x14a>
            {
                DropFrame(psHandle, "Payload is too big for the protocol");
 8005d70:	493a      	ldr	r1, [pc, #232]	; (8005e5c <AddByte+0x22c>)
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f896 	bl	8005ea4 <DropFrame>
                break;
 8005d78:	e06a      	b.n	8005e50 <AddByte+0x220>
            }
            
            if (psHandle->u16CurrentFramePayloadLen > psHandle->psConfig->u16PayloadBufferLen)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	8a5a      	ldrh	r2, [r3, #18]
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	889b      	ldrh	r3, [r3, #4]
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d904      	bls.n	8005d92 <AddByte+0x162>
            {
                DropFrame(psHandle, "Payload is too big for the buffer");
 8005d88:	4935      	ldr	r1, [pc, #212]	; (8005e60 <AddByte+0x230>)
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f88a 	bl	8005ea4 <DropFrame>
                break;
 8005d90:	e05e      	b.n	8005e50 <AddByte+0x220>
            }

            // 0 byte payload are supported
            if (psHandle->u16CurrentFramePayloadLen == 0)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	8a5b      	ldrh	r3, [r3, #18]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d103      	bne.n	8005da2 <AddByte+0x172>
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingChecksum;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2205      	movs	r2, #5
 8005d9e:	701a      	strb	r2, [r3, #0]
            else
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_GettingPayload;
            break;
 8005da0:	e056      	b.n	8005e50 <AddByte+0x220>
            	psHandle->eStep = UARTPROTOCOLDEC_ESTEP_GettingPayload;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	2204      	movs	r2, #4
 8005da6:	701a      	strb	r2, [r3, #0]
            break;
 8005da8:	e052      	b.n	8005e50 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_GettingPayload:
        {
            psHandle->psConfig->u8PayloadBuffers[psHandle->u16PayloadCount] = u8;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	687a      	ldr	r2, [r7, #4]
 8005db2:	8852      	ldrh	r2, [r2, #2]
 8005db4:	4413      	add	r3, r2
 8005db6:	78fa      	ldrb	r2, [r7, #3]
 8005db8:	701a      	strb	r2, [r3, #0]
            psHandle->u8ChecksumCalculation += u8;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	7d1a      	ldrb	r2, [r3, #20]
 8005dbe:	78fb      	ldrb	r3, [r7, #3]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	b2da      	uxtb	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	751a      	strb	r2, [r3, #20]
            psHandle->u16PayloadCount++;
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	885b      	ldrh	r3, [r3, #2]
 8005dcc:	3301      	adds	r3, #1
 8005dce:	b29a      	uxth	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	805a      	strh	r2, [r3, #2]

            // Complete payload detected ...
            if (psHandle->u16PayloadCount >= (uint32_t)psHandle->u16CurrentFramePayloadLen)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	885a      	ldrh	r2, [r3, #2]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	8a5b      	ldrh	r3, [r3, #18]
 8005ddc:	429a      	cmp	r2, r3
 8005dde:	d336      	bcc.n	8005e4e <AddByte+0x21e>
                psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingChecksum;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2205      	movs	r2, #5
 8005de4:	701a      	strb	r2, [r3, #0]
            break;
 8005de6:	e032      	b.n	8005e4e <AddByte+0x21e>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingChecksum:
        {
            // Bitwise operation on calculated checksum ...
            // Checksum arrived ...
            const uint8_t u8CurrChecksum = ~psHandle->u8ChecksumCalculation;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	7d1b      	ldrb	r3, [r3, #20]
 8005dec:	43db      	mvns	r3, r3
 8005dee:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
            if (u8CurrChecksum != u8)
 8005df2:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005df6:	78fb      	ldrb	r3, [r7, #3]
 8005df8:	429a      	cmp	r2, r3
 8005dfa:	d011      	beq.n	8005e20 <AddByte+0x1f0>
            {
                char tmp[64+1];
                snprintf(tmp, sizeof(tmp), "Invalid checksum, expected: %2X, got: %2X", u8CurrChecksum, u8);
 8005dfc:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8005e00:	78fb      	ldrb	r3, [r7, #3]
 8005e02:	f107 000c 	add.w	r0, r7, #12
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	4613      	mov	r3, r2
 8005e0a:	4a16      	ldr	r2, [pc, #88]	; (8005e64 <AddByte+0x234>)
 8005e0c:	2141      	movs	r1, #65	; 0x41
 8005e0e:	f00a f961 	bl	80100d4 <sniprintf>
                DropFrame(psHandle, tmp);
 8005e12:	f107 030c 	add.w	r3, r7, #12
 8005e16:	4619      	mov	r1, r3
 8005e18:	6878      	ldr	r0, [r7, #4]
 8005e1a:	f000 f843 	bl	8005ea4 <DropFrame>
                break;
 8005e1e:	e017      	b.n	8005e50 <AddByte+0x220>
            }
            
            psHandle->eStep = UARTPROTOCOLDEC_ESTEP_WaitingStopByte;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2206      	movs	r2, #6
 8005e24:	701a      	strb	r2, [r3, #0]
            break;
 8005e26:	e013      	b.n	8005e50 <AddByte+0x220>
        }
        case UARTPROTOCOLDEC_ESTEP_WaitingStopByte:
        {
            // If we reach this point, the checksum passed
            if (u8 != UARTPROTOCOLCOMMON_STOP_BYTE)
 8005e28:	78fb      	ldrb	r3, [r7, #3]
 8005e2a:	2b99      	cmp	r3, #153	; 0x99
 8005e2c:	d004      	beq.n	8005e38 <AddByte+0x208>
            {
                DropFrame(psHandle, "Not a stop byte");
 8005e2e:	490e      	ldr	r1, [pc, #56]	; (8005e68 <AddByte+0x238>)
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f837 	bl	8005ea4 <DropFrame>
                break;
 8005e36:	e00b      	b.n	8005e50 <AddByte+0x220>
            }

            // If we reach this point it's good.
            AcceptFrame(psHandle);
 8005e38:	6878      	ldr	r0, [r7, #4]
 8005e3a:	f000 f817 	bl	8005e6c <AcceptFrame>
            UARTPROTOCOLDEC_Reset(psHandle);
 8005e3e:	6878      	ldr	r0, [r7, #4]
 8005e40:	f7ff febc 	bl	8005bbc <UARTPROTOCOLDEC_Reset>
            break;
 8005e44:	e004      	b.n	8005e50 <AddByte+0x220>
        }
        default:
        	break;
 8005e46:	bf00      	nop
 8005e48:	e002      	b.n	8005e50 <AddByte+0x220>
            break;
 8005e4a:	bf00      	nop
 8005e4c:	e000      	b.n	8005e50 <AddByte+0x220>
            break;
 8005e4e:	bf00      	nop
    }
}
 8005e50:	bf00      	nop
 8005e52:	3758      	adds	r7, #88	; 0x58
 8005e54:	46bd      	mov	sp, r7
 8005e56:	bdb0      	pop	{r4, r5, r7, pc}
 8005e58:	08013ef4 	.word	0x08013ef4
 8005e5c:	08013efc 	.word	0x08013efc
 8005e60:	08013f20 	.word	0x08013f20
 8005e64:	08013f44 	.word	0x08013f44
 8005e68:	08013f70 	.word	0x08013f70

08005e6c <AcceptFrame>:

static void AcceptFrame(UARTPROTOCOLDEC_SHandle* psHandle)
{
 8005e6c:	b590      	push	{r4, r7, lr}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
    if (psHandle->psConfig->fnAcceptFrameCb != NULL)
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	699b      	ldr	r3, [r3, #24]
 8005e78:	68db      	ldr	r3, [r3, #12]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d00b      	beq.n	8005e96 <AcceptFrame+0x2a>
        psHandle->psConfig->fnAcceptFrameCb(psHandle, psHandle->u8CurrentFrameID, psHandle->psConfig->u8PayloadBuffers, psHandle->u16PayloadCount);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	699b      	ldr	r3, [r3, #24]
 8005e82:	68dc      	ldr	r4, [r3, #12]
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	7c19      	ldrb	r1, [r3, #16]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	699b      	ldr	r3, [r3, #24]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	885b      	ldrh	r3, [r3, #2]
 8005e92:	6878      	ldr	r0, [r7, #4]
 8005e94:	47a0      	blx	r4
    UARTPROTOCOLDEC_Reset(psHandle);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f7ff fe90 	bl	8005bbc <UARTPROTOCOLDEC_Reset>
}
 8005e9c:	bf00      	nop
 8005e9e:	370c      	adds	r7, #12
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd90      	pop	{r4, r7, pc}

08005ea4 <DropFrame>:

static void DropFrame(UARTPROTOCOLDEC_SHandle* psHandle, const char* szReason)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b082      	sub	sp, #8
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
    if (psHandle->psConfig->fnDropFrameCb != NULL)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	699b      	ldr	r3, [r3, #24]
 8005eb2:	691b      	ldr	r3, [r3, #16]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d005      	beq.n	8005ec4 <DropFrame+0x20>
        psHandle->psConfig->fnDropFrameCb(psHandle, szReason);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	6839      	ldr	r1, [r7, #0]
 8005ec0:	6878      	ldr	r0, [r7, #4]
 8005ec2:	4798      	blx	r3
    UARTPROTOCOLDEC_Reset(psHandle);
 8005ec4:	6878      	ldr	r0, [r7, #4]
 8005ec6:	f7ff fe79 	bl	8005bbc <UARTPROTOCOLDEC_Reset>
}
 8005eca:	bf00      	nop
 8005ecc:	3708      	adds	r7, #8
 8005ece:	46bd      	mov	sp, r7
 8005ed0:	bd80      	pop	{r7, pc}
	...

08005ed4 <UARTPROTOCOLENC_Init>:
#include <assert.h>
#include "uart_protocol_enc.h"

void UARTPROTOCOLENC_Init(UARTPROTOCOLENC_SHandle* psHandle, const UARTPROTOCOLENC_SConfig* psConfig)
{
 8005ed4:	b580      	push	{r7, lr}
 8005ed6:	b082      	sub	sp, #8
 8005ed8:	af00      	add	r7, sp, #0
 8005eda:	6078      	str	r0, [r7, #4]
 8005edc:	6039      	str	r1, [r7, #0]
    assert(psHandle != NULL && psConfig != NULL);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <UARTPROTOCOLENC_Init+0x16>
 8005ee4:	683b      	ldr	r3, [r7, #0]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d105      	bne.n	8005ef6 <UARTPROTOCOLENC_Init+0x22>
 8005eea:	4b0b      	ldr	r3, [pc, #44]	; (8005f18 <UARTPROTOCOLENC_Init+0x44>)
 8005eec:	4a0b      	ldr	r2, [pc, #44]	; (8005f1c <UARTPROTOCOLENC_Init+0x48>)
 8005eee:	2106      	movs	r1, #6
 8005ef0:	480b      	ldr	r0, [pc, #44]	; (8005f20 <UARTPROTOCOLENC_Init+0x4c>)
 8005ef2:	f009 fa9b 	bl	800f42c <__assert_func>
    assert(psConfig->fnWriteCb != NULL);
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d105      	bne.n	8005f0a <UARTPROTOCOLENC_Init+0x36>
 8005efe:	4b09      	ldr	r3, [pc, #36]	; (8005f24 <UARTPROTOCOLENC_Init+0x50>)
 8005f00:	4a06      	ldr	r2, [pc, #24]	; (8005f1c <UARTPROTOCOLENC_Init+0x48>)
 8005f02:	2107      	movs	r1, #7
 8005f04:	4806      	ldr	r0, [pc, #24]	; (8005f20 <UARTPROTOCOLENC_Init+0x4c>)
 8005f06:	f009 fa91 	bl	800f42c <__assert_func>

    psHandle->psConfig = psConfig;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	683a      	ldr	r2, [r7, #0]
 8005f0e:	601a      	str	r2, [r3, #0]
}
 8005f10:	bf00      	nop
 8005f12:	3708      	adds	r7, #8
 8005f14:	46bd      	mov	sp, r7
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	08013f80 	.word	0x08013f80
 8005f1c:	08014cf8 	.word	0x08014cf8
 8005f20:	08013fa8 	.word	0x08013fa8
 8005f24:	08013fd8 	.word	0x08013fd8

08005f28 <UARTPROTOCOLENC_Send>:

bool UARTPROTOCOLENC_Send(UARTPROTOCOLENC_SHandle* psHandle, uint8_t u8ID, const uint8_t u8Payloads[], uint16_t u16PayloadLen)
{
 8005f28:	b590      	push	{r4, r7, lr}
 8005f2a:	f2ad 4d24 	subw	sp, sp, #1060	; 0x424
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	f107 040c 	add.w	r4, r7, #12
 8005f34:	6020      	str	r0, [r4, #0]
 8005f36:	4608      	mov	r0, r1
 8005f38:	1d39      	adds	r1, r7, #4
 8005f3a:	600a      	str	r2, [r1, #0]
 8005f3c:	4619      	mov	r1, r3
 8005f3e:	f107 030b 	add.w	r3, r7, #11
 8005f42:	4602      	mov	r2, r0
 8005f44:	701a      	strb	r2, [r3, #0]
 8005f46:	f107 0308 	add.w	r3, r7, #8
 8005f4a:	460a      	mov	r2, r1
 8005f4c:	801a      	strh	r2, [r3, #0]
    if (u16PayloadLen > UARTPROTOCOLCOMMON_MAXPAYLOAD)
 8005f4e:	f107 0308 	add.w	r3, r7, #8
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f58:	d901      	bls.n	8005f5e <UARTPROTOCOLENC_Send+0x36>
        return false;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	e08a      	b.n	8006074 <UARTPROTOCOLENC_Send+0x14c>


    uint8_t u8Checksum = 0;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
    uint8_t u8TxBuffer[UARTPROTOCOLCOMMON_MAXPAYLOAD+6] = {0x00};
 8005f64:	f107 0314 	add.w	r3, r7, #20
 8005f68:	2200      	movs	r2, #0
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	3304      	adds	r3, #4
 8005f6e:	f240 4202 	movw	r2, #1026	; 0x402
 8005f72:	2100      	movs	r1, #0
 8005f74:	4618      	mov	r0, r3
 8005f76:	f009 fac1 	bl	800f4fc <memset>

    u8TxBuffer[0] = (uint8_t)UARTPROTOCOLCOMMON_START_BYTE;
 8005f7a:	f107 0314 	add.w	r3, r7, #20
 8005f7e:	22cc      	movs	r2, #204	; 0xcc
 8005f80:	701a      	strb	r2, [r3, #0]
    u8TxBuffer[1] = u8ID;
 8005f82:	f107 0314 	add.w	r3, r7, #20
 8005f86:	f107 020b 	add.w	r2, r7, #11
 8005f8a:	7812      	ldrb	r2, [r2, #0]
 8005f8c:	705a      	strb	r2, [r3, #1]
    // Payload in LITTLE ENDIAN format
    u8TxBuffer[2] = (uint8_t)(u16PayloadLen & 0xFF);
 8005f8e:	f107 0308 	add.w	r3, r7, #8
 8005f92:	881b      	ldrh	r3, [r3, #0]
 8005f94:	b2da      	uxtb	r2, r3
 8005f96:	f107 0314 	add.w	r3, r7, #20
 8005f9a:	709a      	strb	r2, [r3, #2]
    u8TxBuffer[3] = (uint8_t)((u16PayloadLen >> 8) & 0xFF);
 8005f9c:	f107 0308 	add.w	r3, r7, #8
 8005fa0:	881b      	ldrh	r3, [r3, #0]
 8005fa2:	0a1b      	lsrs	r3, r3, #8
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	b2da      	uxtb	r2, r3
 8005fa8:	f107 0314 	add.w	r3, r7, #20
 8005fac:	70da      	strb	r2, [r3, #3]

    if (u8Payloads != NULL && u16PayloadLen > 0)
 8005fae:	1d3b      	adds	r3, r7, #4
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d020      	beq.n	8005ff8 <UARTPROTOCOLENC_Send+0xd0>
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	881b      	ldrh	r3, [r3, #0]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	d01b      	beq.n	8005ff8 <UARTPROTOCOLENC_Send+0xd0>
    {
    	for(uint16_t i = 0; i < u16PayloadLen; i++)
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	f8a7 341c 	strh.w	r3, [r7, #1052]	; 0x41c
 8005fc6:	e010      	b.n	8005fea <UARTPROTOCOLENC_Send+0xc2>
    	{
    		u8TxBuffer[i+4] = u8Payloads[i];
 8005fc8:	f8b7 341c 	ldrh.w	r3, [r7, #1052]	; 0x41c
 8005fcc:	1d3a      	adds	r2, r7, #4
 8005fce:	6812      	ldr	r2, [r2, #0]
 8005fd0:	441a      	add	r2, r3
 8005fd2:	f8b7 341c 	ldrh.w	r3, [r7, #1052]	; 0x41c
 8005fd6:	3304      	adds	r3, #4
 8005fd8:	7811      	ldrb	r1, [r2, #0]
 8005fda:	f107 0214 	add.w	r2, r7, #20
 8005fde:	54d1      	strb	r1, [r2, r3]
    	for(uint16_t i = 0; i < u16PayloadLen; i++)
 8005fe0:	f8b7 341c 	ldrh.w	r3, [r7, #1052]	; 0x41c
 8005fe4:	3301      	adds	r3, #1
 8005fe6:	f8a7 341c 	strh.w	r3, [r7, #1052]	; 0x41c
 8005fea:	f107 0308 	add.w	r3, r7, #8
 8005fee:	f8b7 241c 	ldrh.w	r2, [r7, #1052]	; 0x41c
 8005ff2:	881b      	ldrh	r3, [r3, #0]
 8005ff4:	429a      	cmp	r2, r3
 8005ff6:	d3e7      	bcc.n	8005fc8 <UARTPROTOCOLENC_Send+0xa0>
    	}

    }

    for(uint16_t i = 1; i < u16PayloadLen + 4; i++)
 8005ff8:	2301      	movs	r3, #1
 8005ffa:	f8a7 341a 	strh.w	r3, [r7, #1050]	; 0x41a
 8005ffe:	e00e      	b.n	800601e <UARTPROTOCOLENC_Send+0xf6>
    {
    	u8Checksum += (uint8_t)u8TxBuffer[i];
 8006000:	f8b7 341a 	ldrh.w	r3, [r7, #1050]	; 0x41a
 8006004:	f107 0214 	add.w	r2, r7, #20
 8006008:	5cd2      	ldrb	r2, [r2, r3]
 800600a:	f897 341f 	ldrb.w	r3, [r7, #1055]	; 0x41f
 800600e:	4413      	add	r3, r2
 8006010:	f887 341f 	strb.w	r3, [r7, #1055]	; 0x41f
    for(uint16_t i = 1; i < u16PayloadLen + 4; i++)
 8006014:	f8b7 341a 	ldrh.w	r3, [r7, #1050]	; 0x41a
 8006018:	3301      	adds	r3, #1
 800601a:	f8a7 341a 	strh.w	r3, [r7, #1050]	; 0x41a
 800601e:	f107 0308 	add.w	r3, r7, #8
 8006022:	881b      	ldrh	r3, [r3, #0]
 8006024:	1cda      	adds	r2, r3, #3
 8006026:	f8b7 341a 	ldrh.w	r3, [r7, #1050]	; 0x41a
 800602a:	429a      	cmp	r2, r3
 800602c:	dae8      	bge.n	8006000 <UARTPROTOCOLENC_Send+0xd8>
    }

    u8TxBuffer[u16PayloadLen + 4] = (uint8_t)(~u8Checksum);
 800602e:	f107 0308 	add.w	r3, r7, #8
 8006032:	881b      	ldrh	r3, [r3, #0]
 8006034:	3304      	adds	r3, #4
 8006036:	f897 241f 	ldrb.w	r2, [r7, #1055]	; 0x41f
 800603a:	43d2      	mvns	r2, r2
 800603c:	b2d1      	uxtb	r1, r2
 800603e:	f107 0214 	add.w	r2, r7, #20
 8006042:	54d1      	strb	r1, [r2, r3]
    u8TxBuffer[u16PayloadLen + 5] = (uint8_t) UARTPROTOCOLCOMMON_STOP_BYTE;
 8006044:	f107 0308 	add.w	r3, r7, #8
 8006048:	881b      	ldrh	r3, [r3, #0]
 800604a:	3305      	adds	r3, #5
 800604c:	f107 0214 	add.w	r2, r7, #20
 8006050:	2199      	movs	r1, #153	; 0x99
 8006052:	54d1      	strb	r1, [r2, r3]

    psHandle->psConfig->fnWriteCb(psHandle, u8TxBuffer, (uint32_t)(u16PayloadLen + 6));
 8006054:	f107 030c 	add.w	r3, r7, #12
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f107 0208 	add.w	r2, r7, #8
 8006062:	8812      	ldrh	r2, [r2, #0]
 8006064:	3206      	adds	r2, #6
 8006066:	f107 0114 	add.w	r1, r7, #20
 800606a:	f107 000c 	add.w	r0, r7, #12
 800606e:	6800      	ldr	r0, [r0, #0]
 8006070:	4798      	blx	r3
    return true;
 8006072:	2301      	movs	r3, #1
}
 8006074:	4618      	mov	r0, r3
 8006076:	f207 4724 	addw	r7, r7, #1060	; 0x424
 800607a:	46bd      	mov	sp, r7
 800607c:	bd90      	pop	{r4, r7, pc}

0800607e <UFEC23ENDEC_A2AReqPingAliveEncode>:
{
    
}

int32_t UFEC23ENDEC_A2AReqPingAliveEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23ENDEC_A2AReqPingAlive* pSrc)
{
 800607e:	b480      	push	{r7}
 8006080:	b085      	sub	sp, #20
 8006082:	af00      	add	r7, sp, #0
 8006084:	60f8      	str	r0, [r7, #12]
 8006086:	60b9      	str	r1, [r7, #8]
 8006088:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_A2AREQPINGALIVE_COUNT)
 800608a:	68bb      	ldr	r3, [r7, #8]
 800608c:	2b03      	cmp	r3, #3
 800608e:	d801      	bhi.n	8006094 <UFEC23ENDEC_A2AReqPingAliveEncode+0x16>
        return 0;
 8006090:	2300      	movs	r3, #0
 8006092:	e005      	b.n	80060a0 <UFEC23ENDEC_A2AReqPingAliveEncode+0x22>
    memcpy(u8Dst, &pSrc->u32Ping, sizeof(uint32_t));
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	461a      	mov	r2, r3
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	601a      	str	r2, [r3, #0]
    return sizeof(uint32_t);
 800609e:	2304      	movs	r3, #4
}
 80060a0:	4618      	mov	r0, r3
 80060a2:	3714      	adds	r7, #20
 80060a4:	46bd      	mov	sp, r7
 80060a6:	bc80      	pop	{r7}
 80060a8:	4770      	bx	lr

080060aa <UFEC23ENDEC_A2AReqPingAliveDecode>:

bool UFEC23ENDEC_A2AReqPingAliveDecode(UFEC23ENDEC_A2AReqPingAlive* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 80060aa:	b480      	push	{r7}
 80060ac:	b085      	sub	sp, #20
 80060ae:	af00      	add	r7, sp, #0
 80060b0:	60f8      	str	r0, [r7, #12]
 80060b2:	60b9      	str	r1, [r7, #8]
 80060b4:	607a      	str	r2, [r7, #4]
    if (u32DataLen < UFEC23ENDEC_A2AREQPINGALIVE_COUNT)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2b03      	cmp	r3, #3
 80060ba:	d801      	bhi.n	80060c0 <UFEC23ENDEC_A2AReqPingAliveDecode+0x16>
        return false;
 80060bc:	2300      	movs	r3, #0
 80060be:	e004      	b.n	80060ca <UFEC23ENDEC_A2AReqPingAliveDecode+0x20>
    memcpy(&pDst->u32Ping, u8Datas, sizeof(uint32_t));
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	68ba      	ldr	r2, [r7, #8]
 80060c4:	6812      	ldr	r2, [r2, #0]
 80060c6:	601a      	str	r2, [r3, #0]
    return true;
 80060c8:	2301      	movs	r3, #1
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bc80      	pop	{r7}
 80060d2:	4770      	bx	lr

080060d4 <UFEC23ENDEC_C2SGetParameterDecode>:
    u8Dst[n++] = (uint8_t)pSrc->eIterateOp;
    return n;
}

bool UFEC23ENDEC_C2SGetParameterDecode(UFEC23ENDEC_C2SGetParameter* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
    if (u32DataLen < UFEC23ENDEC_C2SGETPARAMETER_COUNT)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <UFEC23ENDEC_C2SGetParameterDecode+0x16>
        return false;
 80060e6:	2300      	movs	r3, #0
 80060e8:	e00a      	b.n	8006100 <UFEC23ENDEC_C2SGetParameterDecode+0x2c>
    pDst->eIterateOp = (UFEC23ENDEC_EITERATEOP)u8Datas[0];
 80060ea:	68bb      	ldr	r3, [r7, #8]
 80060ec:	781a      	ldrb	r2, [r3, #0]
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	701a      	strb	r2, [r3, #0]
    if (pDst->eIterateOp >= UFEC23ENDEC_EITERATEOP_Count)
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	781b      	ldrb	r3, [r3, #0]
 80060f6:	2b01      	cmp	r3, #1
 80060f8:	d901      	bls.n	80060fe <UFEC23ENDEC_C2SGetParameterDecode+0x2a>
        return false;
 80060fa:	2300      	movs	r3, #0
 80060fc:	e000      	b.n	8006100 <UFEC23ENDEC_C2SGetParameterDecode+0x2c>
    return true;
 80060fe:	2301      	movs	r3, #1
}
 8006100:	4618      	mov	r0, r3
 8006102:	3714      	adds	r7, #20
 8006104:	46bd      	mov	sp, r7
 8006106:	bc80      	pop	{r7}
 8006108:	4770      	bx	lr

0800610a <UFEC23ENDEC_S2CGetParameterRespEncode>:
    pDst->bIsFanModeAuto = (u8Datas[3] & 0x02) ? 0x01 : 0x00;
    return true;
}

int32_t UFEC23ENDEC_S2CGetParameterRespEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23ENDEC_S2CReqParameterGetResp* pSrc)
{
 800610a:	b580      	push	{r7, lr}
 800610c:	b088      	sub	sp, #32
 800610e:	af00      	add	r7, sp, #0
 8006110:	60f8      	str	r0, [r7, #12]
 8006112:	60b9      	str	r1, [r7, #8]
 8006114:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_S2CREQPARAMETERGETRESP_MAX_COUNT)
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	2b4a      	cmp	r3, #74	; 0x4a
 800611a:	d801      	bhi.n	8006120 <UFEC23ENDEC_S2CGetParameterRespEncode+0x16>
        return 0;
 800611c:	2300      	movs	r3, #0
 800611e:	e07f      	b.n	8006220 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
 
    const UFEC23ENDEC_SEntry* psEntry = &pSrc->sEntry;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	61fb      	str	r3, [r7, #28]
	int32_t n = 0;
 8006124:	2300      	movs	r3, #0
 8006126:	61bb      	str	r3, [r7, #24]
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800612e:	2b00      	cmp	r3, #0
 8006130:	d001      	beq.n	8006136 <UFEC23ENDEC_S2CGetParameterRespEncode+0x2c>
 8006132:	2201      	movs	r2, #1
 8006134:	e000      	b.n	8006138 <UFEC23ENDEC_S2CGetParameterRespEncode+0x2e>
 8006136:	2200      	movs	r2, #0
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 800613e:	2b00      	cmp	r3, #0
 8006140:	d001      	beq.n	8006146 <UFEC23ENDEC_S2CGetParameterRespEncode+0x3c>
 8006142:	2302      	movs	r3, #2
 8006144:	e000      	b.n	8006148 <UFEC23ENDEC_S2CGetParameterRespEncode+0x3e>
 8006146:	2300      	movs	r3, #0
 8006148:	4313      	orrs	r3, r2
 800614a:	b25b      	sxtb	r3, r3
                           (pSrc->bIsFirstRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_ISFIRSTRECORD : 0x00);
 800614c:	687a      	ldr	r2, [r7, #4]
 800614e:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 8006152:	2a00      	cmp	r2, #0
 8006154:	d001      	beq.n	800615a <UFEC23ENDEC_S2CGetParameterRespEncode+0x50>
 8006156:	2204      	movs	r2, #4
 8006158:	e000      	b.n	800615c <UFEC23ENDEC_S2CGetParameterRespEncode+0x52>
 800615a:	2200      	movs	r2, #0
 800615c:	4313      	orrs	r3, r2
 800615e:	b259      	sxtb	r1, r3
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 8006160:	69bb      	ldr	r3, [r7, #24]
 8006162:	1c5a      	adds	r2, r3, #1
 8006164:	61ba      	str	r2, [r7, #24]
 8006166:	461a      	mov	r2, r3
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	4413      	add	r3, r2
                           (pSrc->bIsEOF ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_EOF : 0x00)) |
 800616c:	b2ca      	uxtb	r2, r1
	u8Dst[n++] = (uint8_t)((pSrc->bHasRecord ? (uint8_t)UFEC23ENDEC_S2CREQPARAMETERGETRESPFLAGS_HASRECORD : 0x00) |
 800616e:	701a      	strb	r2, [r3, #0]
	u8Dst[n++] = (uint8_t)psEntry->eParamType;
 8006170:	69bb      	ldr	r3, [r7, #24]
 8006172:	1c5a      	adds	r2, r3, #1
 8006174:	61ba      	str	r2, [r7, #24]
 8006176:	461a      	mov	r2, r3
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	4413      	add	r3, r2
 800617c:	69fa      	ldr	r2, [r7, #28]
 800617e:	7fd2      	ldrb	r2, [r2, #31]
 8006180:	701a      	strb	r2, [r3, #0]
	const uint8_t u8KeyLen = (uint8_t)strnlen(psEntry->szKey, UFEC23ENDEC_PARAMETERITEM_KEY_LEN+1);
 8006182:	69fb      	ldr	r3, [r7, #28]
 8006184:	211f      	movs	r1, #31
 8006186:	4618      	mov	r0, r3
 8006188:	f009 ffe0 	bl	801014c <strnlen>
 800618c:	4603      	mov	r3, r0
 800618e:	75fb      	strb	r3, [r7, #23]
	if (u8KeyLen > UFEC23ENDEC_PARAMETERITEM_KEY_LEN)
 8006190:	7dfb      	ldrb	r3, [r7, #23]
 8006192:	2b1e      	cmp	r3, #30
 8006194:	d901      	bls.n	800619a <UFEC23ENDEC_S2CGetParameterRespEncode+0x90>
		return 0;
 8006196:	2300      	movs	r3, #0
 8006198:	e042      	b.n	8006220 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
	u8Dst[n++] = (uint8_t)u8KeyLen;
 800619a:	69bb      	ldr	r3, [r7, #24]
 800619c:	1c5a      	adds	r2, r3, #1
 800619e:	61ba      	str	r2, [r7, #24]
 80061a0:	461a      	mov	r2, r3
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	4413      	add	r3, r2
 80061a6:	7dfa      	ldrb	r2, [r7, #23]
 80061a8:	701a      	strb	r2, [r3, #0]
    memcpy(u8Dst + n, psEntry->szKey, (size_t)u8KeyLen);
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	68fa      	ldr	r2, [r7, #12]
 80061ae:	4413      	add	r3, r2
 80061b0:	69f9      	ldr	r1, [r7, #28]
 80061b2:	7dfa      	ldrb	r2, [r7, #23]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f009 f993 	bl	800f4e0 <memcpy>
    n += u8KeyLen;
 80061ba:	7dfb      	ldrb	r3, [r7, #23]
 80061bc:	69ba      	ldr	r2, [r7, #24]
 80061be:	4413      	add	r3, r2
 80061c0:	61bb      	str	r3, [r7, #24]
    if (psEntry->eParamType == UFEC23ENDEC_EPARAMTYPE_Int32)
 80061c2:	69fb      	ldr	r3, [r7, #28]
 80061c4:	7fdb      	ldrb	r3, [r3, #31]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d129      	bne.n	800621e <UFEC23ENDEC_S2CGetParameterRespEncode+0x114>
    {
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Default, sizeof(int32_t));
 80061ca:	69bb      	ldr	r3, [r7, #24]
 80061cc:	68fa      	ldr	r2, [r7, #12]
 80061ce:	4413      	add	r3, r2
 80061d0:	69fa      	ldr	r2, [r7, #28]
 80061d2:	3220      	adds	r2, #32
 80061d4:	6812      	ldr	r2, [r2, #0]
 80061d6:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80061d8:	69bb      	ldr	r3, [r7, #24]
 80061da:	3304      	adds	r3, #4
 80061dc:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Min, sizeof(int32_t));
 80061de:	69bb      	ldr	r3, [r7, #24]
 80061e0:	68fa      	ldr	r2, [r7, #12]
 80061e2:	4413      	add	r3, r2
 80061e4:	69fa      	ldr	r2, [r7, #28]
 80061e6:	3224      	adds	r2, #36	; 0x24
 80061e8:	6812      	ldr	r2, [r2, #0]
 80061ea:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	3304      	adds	r3, #4
 80061f0:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &psEntry->uType.sInt32.s32Max, sizeof(int32_t));
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	68fa      	ldr	r2, [r7, #12]
 80061f6:	4413      	add	r3, r2
 80061f8:	69fa      	ldr	r2, [r7, #28]
 80061fa:	3228      	adds	r2, #40	; 0x28
 80061fc:	6812      	ldr	r2, [r2, #0]
 80061fe:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 8006200:	69bb      	ldr	r3, [r7, #24]
 8006202:	3304      	adds	r3, #4
 8006204:	61bb      	str	r3, [r7, #24]
        memcpy(&u8Dst[n], &pSrc->uValue.s32Value, sizeof(int32_t));
 8006206:	69bb      	ldr	r3, [r7, #24]
 8006208:	68fa      	ldr	r2, [r7, #12]
 800620a:	4413      	add	r3, r2
 800620c:	687a      	ldr	r2, [r7, #4]
 800620e:	322c      	adds	r2, #44	; 0x2c
 8006210:	6812      	ldr	r2, [r2, #0]
 8006212:	601a      	str	r2, [r3, #0]
        n += sizeof(int32_t);
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	3304      	adds	r3, #4
 8006218:	61bb      	str	r3, [r7, #24]
    else
    {
        // Not supported
        return 0;
    }
	return n;
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	e000      	b.n	8006220 <UFEC23ENDEC_S2CGetParameterRespEncode+0x116>
        return 0;
 800621e:	2300      	movs	r3, #0
}
 8006220:	4618      	mov	r0, r3
 8006222:	3720      	adds	r7, #32
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}

08006228 <UFEC23ENDEC_C2SSetParameterDecode>:
    n += sizeof(UFEC23ENDEC_uValue);
    return n;
}

bool UFEC23ENDEC_C2SSetParameterDecode(UFEC23PROTOCOL_C2SSetParameter* pDst, const uint8_t u8Datas[], uint32_t u32DataLen)
{
 8006228:	b580      	push	{r7, lr}
 800622a:	b086      	sub	sp, #24
 800622c:	af00      	add	r7, sp, #0
 800622e:	60f8      	str	r0, [r7, #12]
 8006230:	60b9      	str	r1, [r7, #8]
 8006232:	607a      	str	r2, [r7, #4]
    if (u32DataLen < 1)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d101      	bne.n	800623e <UFEC23ENDEC_C2SSetParameterDecode+0x16>
        return false;
 800623a:	2300      	movs	r3, #0
 800623c:	e033      	b.n	80062a6 <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    int n = 0;
 800623e:	2300      	movs	r3, #0
 8006240:	617b      	str	r3, [r7, #20]
    const uint8_t u8KeyLen = u8Datas[n++];
 8006242:	697b      	ldr	r3, [r7, #20]
 8006244:	1c5a      	adds	r2, r3, #1
 8006246:	617a      	str	r2, [r7, #20]
 8006248:	461a      	mov	r2, r3
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	4413      	add	r3, r2
 800624e:	781b      	ldrb	r3, [r3, #0]
 8006250:	74fb      	strb	r3, [r7, #19]
    if (u32DataLen < 1 + u8KeyLen)
 8006252:	7cfb      	ldrb	r3, [r7, #19]
 8006254:	3301      	adds	r3, #1
 8006256:	461a      	mov	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4293      	cmp	r3, r2
 800625c:	d201      	bcs.n	8006262 <UFEC23ENDEC_C2SSetParameterDecode+0x3a>
        return false;
 800625e:	2300      	movs	r3, #0
 8006260:	e021      	b.n	80062a6 <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    memcpy(pDst->szKey, &u8Datas[n], u8KeyLen);
 8006262:	68f8      	ldr	r0, [r7, #12]
 8006264:	697b      	ldr	r3, [r7, #20]
 8006266:	68ba      	ldr	r2, [r7, #8]
 8006268:	4413      	add	r3, r2
 800626a:	7cfa      	ldrb	r2, [r7, #19]
 800626c:	4619      	mov	r1, r3
 800626e:	f009 f937 	bl	800f4e0 <memcpy>
    pDst->szKey[u8KeyLen] = 0;
 8006272:	7cfb      	ldrb	r3, [r7, #19]
 8006274:	68fa      	ldr	r2, [r7, #12]
 8006276:	2100      	movs	r1, #0
 8006278:	54d1      	strb	r1, [r2, r3]
    n += u8KeyLen;
 800627a:	7cfb      	ldrb	r3, [r7, #19]
 800627c:	697a      	ldr	r2, [r7, #20]
 800627e:	4413      	add	r3, r2
 8006280:	617b      	str	r3, [r7, #20]
    if (u32DataLen < 1 + u8KeyLen + sizeof(UFEC23ENDEC_uValue))
 8006282:	7cfb      	ldrb	r3, [r7, #19]
 8006284:	3305      	adds	r3, #5
 8006286:	687a      	ldr	r2, [r7, #4]
 8006288:	429a      	cmp	r2, r3
 800628a:	d201      	bcs.n	8006290 <UFEC23ENDEC_C2SSetParameterDecode+0x68>
        return false;
 800628c:	2300      	movs	r3, #0
 800628e:	e00a      	b.n	80062a6 <UFEC23ENDEC_C2SSetParameterDecode+0x7e>
    memcpy(&pDst->uValue, &u8Datas[n], sizeof(UFEC23ENDEC_uValue));
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	3320      	adds	r3, #32
 8006294:	697a      	ldr	r2, [r7, #20]
 8006296:	68b9      	ldr	r1, [r7, #8]
 8006298:	440a      	add	r2, r1
 800629a:	6812      	ldr	r2, [r2, #0]
 800629c:	601a      	str	r2, [r3, #0]
    n += sizeof(UFEC23ENDEC_uValue);
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	3304      	adds	r3, #4
 80062a2:	617b      	str	r3, [r7, #20]
    return true;
 80062a4:	2301      	movs	r3, #1
}
 80062a6:	4618      	mov	r0, r3
 80062a8:	3718      	adds	r7, #24
 80062aa:	46bd      	mov	sp, r7
 80062ac:	bd80      	pop	{r7, pc}

080062ae <UFEC23ENDEC_S2CSetParameterRespEncode>:

int32_t UFEC23ENDEC_S2CSetParameterRespEncode(uint8_t u8Dst[], uint32_t u32DstLen, const UFEC23PROTOCOL_S2CSetParameterResp* pSrc)
{
 80062ae:	b480      	push	{r7}
 80062b0:	b087      	sub	sp, #28
 80062b2:	af00      	add	r7, sp, #0
 80062b4:	60f8      	str	r0, [r7, #12]
 80062b6:	60b9      	str	r1, [r7, #8]
 80062b8:	607a      	str	r2, [r7, #4]
    if (u32DstLen < UFEC23ENDEC_S2CSETPARAMETERRESP_COUNT)
 80062ba:	68bb      	ldr	r3, [r7, #8]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d101      	bne.n	80062c4 <UFEC23ENDEC_S2CSetParameterRespEncode+0x16>
        return 0;
 80062c0:	2300      	movs	r3, #0
 80062c2:	e00b      	b.n	80062dc <UFEC23ENDEC_S2CSetParameterRespEncode+0x2e>
    int n = 0;
 80062c4:	2300      	movs	r3, #0
 80062c6:	617b      	str	r3, [r7, #20]
    u8Dst[n++] = (uint8_t)pSrc->eResult;
 80062c8:	697b      	ldr	r3, [r7, #20]
 80062ca:	1c5a      	adds	r2, r3, #1
 80062cc:	617a      	str	r2, [r7, #20]
 80062ce:	461a      	mov	r2, r3
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	4413      	add	r3, r2
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	7812      	ldrb	r2, [r2, #0]
 80062d8:	701a      	strb	r2, [r3, #0]
    return n;
 80062da:	697b      	ldr	r3, [r7, #20]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	371c      	adds	r7, #28
 80062e0:	46bd      	mov	sp, r7
 80062e2:	bc80      	pop	{r7}
 80062e4:	4770      	bx	lr
	...

080062e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80062e8:	b580      	push	{r7, lr}
 80062ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80062ec:	4b08      	ldr	r3, [pc, #32]	; (8006310 <HAL_Init+0x28>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a07      	ldr	r2, [pc, #28]	; (8006310 <HAL_Init+0x28>)
 80062f2:	f043 0310 	orr.w	r3, r3, #16
 80062f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80062f8:	2003      	movs	r0, #3
 80062fa:	f000 f8d1 	bl	80064a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80062fe:	2000      	movs	r0, #0
 8006300:	f7ff fa9c 	bl	800583c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006304:	f7ff f8ee 	bl	80054e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	bd80      	pop	{r7, pc}
 800630e:	bf00      	nop
 8006310:	40022000 	.word	0x40022000

08006314 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006314:	b480      	push	{r7}
 8006316:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006318:	4b05      	ldr	r3, [pc, #20]	; (8006330 <HAL_IncTick+0x1c>)
 800631a:	781b      	ldrb	r3, [r3, #0]
 800631c:	461a      	mov	r2, r3
 800631e:	4b05      	ldr	r3, [pc, #20]	; (8006334 <HAL_IncTick+0x20>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4413      	add	r3, r2
 8006324:	4a03      	ldr	r2, [pc, #12]	; (8006334 <HAL_IncTick+0x20>)
 8006326:	6013      	str	r3, [r2, #0]
}
 8006328:	bf00      	nop
 800632a:	46bd      	mov	sp, r7
 800632c:	bc80      	pop	{r7}
 800632e:	4770      	bx	lr
 8006330:	2000005c 	.word	0x2000005c
 8006334:	20003b4c 	.word	0x20003b4c

08006338 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006338:	b480      	push	{r7}
 800633a:	af00      	add	r7, sp, #0
  return uwTick;
 800633c:	4b02      	ldr	r3, [pc, #8]	; (8006348 <HAL_GetTick+0x10>)
 800633e:	681b      	ldr	r3, [r3, #0]
}
 8006340:	4618      	mov	r0, r3
 8006342:	46bd      	mov	sp, r7
 8006344:	bc80      	pop	{r7}
 8006346:	4770      	bx	lr
 8006348:	20003b4c 	.word	0x20003b4c

0800634c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800634c:	b480      	push	{r7}
 800634e:	b085      	sub	sp, #20
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	f003 0307 	and.w	r3, r3, #7
 800635a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800635c:	4b0c      	ldr	r3, [pc, #48]	; (8006390 <__NVIC_SetPriorityGrouping+0x44>)
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006362:	68ba      	ldr	r2, [r7, #8]
 8006364:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006368:	4013      	ands	r3, r2
 800636a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006370:	68bb      	ldr	r3, [r7, #8]
 8006372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006374:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006378:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800637c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800637e:	4a04      	ldr	r2, [pc, #16]	; (8006390 <__NVIC_SetPriorityGrouping+0x44>)
 8006380:	68bb      	ldr	r3, [r7, #8]
 8006382:	60d3      	str	r3, [r2, #12]
}
 8006384:	bf00      	nop
 8006386:	3714      	adds	r7, #20
 8006388:	46bd      	mov	sp, r7
 800638a:	bc80      	pop	{r7}
 800638c:	4770      	bx	lr
 800638e:	bf00      	nop
 8006390:	e000ed00 	.word	0xe000ed00

08006394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006394:	b480      	push	{r7}
 8006396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006398:	4b04      	ldr	r3, [pc, #16]	; (80063ac <__NVIC_GetPriorityGrouping+0x18>)
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	0a1b      	lsrs	r3, r3, #8
 800639e:	f003 0307 	and.w	r3, r3, #7
}
 80063a2:	4618      	mov	r0, r3
 80063a4:	46bd      	mov	sp, r7
 80063a6:	bc80      	pop	{r7}
 80063a8:	4770      	bx	lr
 80063aa:	bf00      	nop
 80063ac:	e000ed00 	.word	0xe000ed00

080063b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80063b0:	b480      	push	{r7}
 80063b2:	b083      	sub	sp, #12
 80063b4:	af00      	add	r7, sp, #0
 80063b6:	4603      	mov	r3, r0
 80063b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063be:	2b00      	cmp	r3, #0
 80063c0:	db0b      	blt.n	80063da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80063c2:	79fb      	ldrb	r3, [r7, #7]
 80063c4:	f003 021f 	and.w	r2, r3, #31
 80063c8:	4906      	ldr	r1, [pc, #24]	; (80063e4 <__NVIC_EnableIRQ+0x34>)
 80063ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	2001      	movs	r0, #1
 80063d2:	fa00 f202 	lsl.w	r2, r0, r2
 80063d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80063da:	bf00      	nop
 80063dc:	370c      	adds	r7, #12
 80063de:	46bd      	mov	sp, r7
 80063e0:	bc80      	pop	{r7}
 80063e2:	4770      	bx	lr
 80063e4:	e000e100 	.word	0xe000e100

080063e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80063e8:	b480      	push	{r7}
 80063ea:	b083      	sub	sp, #12
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	4603      	mov	r3, r0
 80063f0:	6039      	str	r1, [r7, #0]
 80063f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80063f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	db0a      	blt.n	8006412 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80063fc:	683b      	ldr	r3, [r7, #0]
 80063fe:	b2da      	uxtb	r2, r3
 8006400:	490c      	ldr	r1, [pc, #48]	; (8006434 <__NVIC_SetPriority+0x4c>)
 8006402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006406:	0112      	lsls	r2, r2, #4
 8006408:	b2d2      	uxtb	r2, r2
 800640a:	440b      	add	r3, r1
 800640c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006410:	e00a      	b.n	8006428 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	b2da      	uxtb	r2, r3
 8006416:	4908      	ldr	r1, [pc, #32]	; (8006438 <__NVIC_SetPriority+0x50>)
 8006418:	79fb      	ldrb	r3, [r7, #7]
 800641a:	f003 030f 	and.w	r3, r3, #15
 800641e:	3b04      	subs	r3, #4
 8006420:	0112      	lsls	r2, r2, #4
 8006422:	b2d2      	uxtb	r2, r2
 8006424:	440b      	add	r3, r1
 8006426:	761a      	strb	r2, [r3, #24]
}
 8006428:	bf00      	nop
 800642a:	370c      	adds	r7, #12
 800642c:	46bd      	mov	sp, r7
 800642e:	bc80      	pop	{r7}
 8006430:	4770      	bx	lr
 8006432:	bf00      	nop
 8006434:	e000e100 	.word	0xe000e100
 8006438:	e000ed00 	.word	0xe000ed00

0800643c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800643c:	b480      	push	{r7}
 800643e:	b089      	sub	sp, #36	; 0x24
 8006440:	af00      	add	r7, sp, #0
 8006442:	60f8      	str	r0, [r7, #12]
 8006444:	60b9      	str	r1, [r7, #8]
 8006446:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f003 0307 	and.w	r3, r3, #7
 800644e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006450:	69fb      	ldr	r3, [r7, #28]
 8006452:	f1c3 0307 	rsb	r3, r3, #7
 8006456:	2b04      	cmp	r3, #4
 8006458:	bf28      	it	cs
 800645a:	2304      	movcs	r3, #4
 800645c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800645e:	69fb      	ldr	r3, [r7, #28]
 8006460:	3304      	adds	r3, #4
 8006462:	2b06      	cmp	r3, #6
 8006464:	d902      	bls.n	800646c <NVIC_EncodePriority+0x30>
 8006466:	69fb      	ldr	r3, [r7, #28]
 8006468:	3b03      	subs	r3, #3
 800646a:	e000      	b.n	800646e <NVIC_EncodePriority+0x32>
 800646c:	2300      	movs	r3, #0
 800646e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006470:	f04f 32ff 	mov.w	r2, #4294967295
 8006474:	69bb      	ldr	r3, [r7, #24]
 8006476:	fa02 f303 	lsl.w	r3, r2, r3
 800647a:	43da      	mvns	r2, r3
 800647c:	68bb      	ldr	r3, [r7, #8]
 800647e:	401a      	ands	r2, r3
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006484:	f04f 31ff 	mov.w	r1, #4294967295
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	fa01 f303 	lsl.w	r3, r1, r3
 800648e:	43d9      	mvns	r1, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006494:	4313      	orrs	r3, r2
         );
}
 8006496:	4618      	mov	r0, r3
 8006498:	3724      	adds	r7, #36	; 0x24
 800649a:	46bd      	mov	sp, r7
 800649c:	bc80      	pop	{r7}
 800649e:	4770      	bx	lr

080064a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80064a0:	b580      	push	{r7, lr}
 80064a2:	b082      	sub	sp, #8
 80064a4:	af00      	add	r7, sp, #0
 80064a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff4f 	bl	800634c <__NVIC_SetPriorityGrouping>
}
 80064ae:	bf00      	nop
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80064b6:	b580      	push	{r7, lr}
 80064b8:	b086      	sub	sp, #24
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	4603      	mov	r3, r0
 80064be:	60b9      	str	r1, [r7, #8]
 80064c0:	607a      	str	r2, [r7, #4]
 80064c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80064c4:	2300      	movs	r3, #0
 80064c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80064c8:	f7ff ff64 	bl	8006394 <__NVIC_GetPriorityGrouping>
 80064cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80064ce:	687a      	ldr	r2, [r7, #4]
 80064d0:	68b9      	ldr	r1, [r7, #8]
 80064d2:	6978      	ldr	r0, [r7, #20]
 80064d4:	f7ff ffb2 	bl	800643c <NVIC_EncodePriority>
 80064d8:	4602      	mov	r2, r0
 80064da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80064de:	4611      	mov	r1, r2
 80064e0:	4618      	mov	r0, r3
 80064e2:	f7ff ff81 	bl	80063e8 <__NVIC_SetPriority>
}
 80064e6:	bf00      	nop
 80064e8:	3718      	adds	r7, #24
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}

080064ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80064ee:	b580      	push	{r7, lr}
 80064f0:	b082      	sub	sp, #8
 80064f2:	af00      	add	r7, sp, #0
 80064f4:	4603      	mov	r3, r0
 80064f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80064f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7ff ff57 	bl	80063b0 <__NVIC_EnableIRQ>
}
 8006502:	bf00      	nop
 8006504:	3708      	adds	r7, #8
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}
	...

0800650c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800650c:	b480      	push	{r7}
 800650e:	b085      	sub	sp, #20
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006514:	2300      	movs	r3, #0
 8006516:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d101      	bne.n	8006522 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800651e:	2301      	movs	r3, #1
 8006520:	e059      	b.n	80065d6 <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	461a      	mov	r2, r3
 8006528:	4b2d      	ldr	r3, [pc, #180]	; (80065e0 <HAL_DMA_Init+0xd4>)
 800652a:	429a      	cmp	r2, r3
 800652c:	d80f      	bhi.n	800654e <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	461a      	mov	r2, r3
 8006534:	4b2b      	ldr	r3, [pc, #172]	; (80065e4 <HAL_DMA_Init+0xd8>)
 8006536:	4413      	add	r3, r2
 8006538:	4a2b      	ldr	r2, [pc, #172]	; (80065e8 <HAL_DMA_Init+0xdc>)
 800653a:	fba2 2303 	umull	r2, r3, r2, r3
 800653e:	091b      	lsrs	r3, r3, #4
 8006540:	009a      	lsls	r2, r3, #2
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	4a28      	ldr	r2, [pc, #160]	; (80065ec <HAL_DMA_Init+0xe0>)
 800654a:	63da      	str	r2, [r3, #60]	; 0x3c
 800654c:	e00e      	b.n	800656c <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	461a      	mov	r2, r3
 8006554:	4b26      	ldr	r3, [pc, #152]	; (80065f0 <HAL_DMA_Init+0xe4>)
 8006556:	4413      	add	r3, r2
 8006558:	4a23      	ldr	r2, [pc, #140]	; (80065e8 <HAL_DMA_Init+0xdc>)
 800655a:	fba2 2303 	umull	r2, r3, r2, r3
 800655e:	091b      	lsrs	r3, r3, #4
 8006560:	009a      	lsls	r2, r3, #2
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	4a22      	ldr	r2, [pc, #136]	; (80065f4 <HAL_DMA_Init+0xe8>)
 800656a:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2202      	movs	r2, #2
 8006570:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8006582:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8006586:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8006590:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	68db      	ldr	r3, [r3, #12]
 8006596:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800659c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80065a8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80065b0:	68fa      	ldr	r2, [r7, #12]
 80065b2:	4313      	orrs	r3, r2
 80065b4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2200      	movs	r2, #0
 80065c2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2201      	movs	r2, #1
 80065c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	2200      	movs	r2, #0
 80065d0:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80065d4:	2300      	movs	r3, #0
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3714      	adds	r7, #20
 80065da:	46bd      	mov	sp, r7
 80065dc:	bc80      	pop	{r7}
 80065de:	4770      	bx	lr
 80065e0:	40020407 	.word	0x40020407
 80065e4:	bffdfff8 	.word	0xbffdfff8
 80065e8:	cccccccd 	.word	0xcccccccd
 80065ec:	40020000 	.word	0x40020000
 80065f0:	bffdfbf8 	.word	0xbffdfbf8
 80065f4:	40020400 	.word	0x40020400

080065f8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b086      	sub	sp, #24
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	60f8      	str	r0, [r7, #12]
 8006600:	60b9      	str	r1, [r7, #8]
 8006602:	607a      	str	r2, [r7, #4]
 8006604:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006606:	2300      	movs	r3, #0
 8006608:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006610:	2b01      	cmp	r3, #1
 8006612:	d101      	bne.n	8006618 <HAL_DMA_Start_IT+0x20>
 8006614:	2302      	movs	r3, #2
 8006616:	e04a      	b.n	80066ae <HAL_DMA_Start_IT+0xb6>
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	2201      	movs	r2, #1
 800661c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006626:	2b01      	cmp	r3, #1
 8006628:	d13a      	bne.n	80066a0 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	2202      	movs	r2, #2
 800662e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	2200      	movs	r2, #0
 8006636:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	681a      	ldr	r2, [r3, #0]
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f022 0201 	bic.w	r2, r2, #1
 8006646:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	687a      	ldr	r2, [r7, #4]
 800664c:	68b9      	ldr	r1, [r7, #8]
 800664e:	68f8      	ldr	r0, [r7, #12]
 8006650:	f000 fbbc 	bl	8006dcc <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8006654:	68fb      	ldr	r3, [r7, #12]
 8006656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006658:	2b00      	cmp	r3, #0
 800665a:	d008      	beq.n	800666e <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	681a      	ldr	r2, [r3, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	f042 020e 	orr.w	r2, r2, #14
 800666a:	601a      	str	r2, [r3, #0]
 800666c:	e00f      	b.n	800668e <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f022 0204 	bic.w	r2, r2, #4
 800667c:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	681b      	ldr	r3, [r3, #0]
 8006688:	f042 020a 	orr.w	r2, r2, #10
 800668c:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f042 0201 	orr.w	r2, r2, #1
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	e005      	b.n	80066ac <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80066a8:	2302      	movs	r3, #2
 80066aa:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80066ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3718      	adds	r7, #24
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}

080066b6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80066b6:	b480      	push	{r7}
 80066b8:	b085      	sub	sp, #20
 80066ba:	af00      	add	r7, sp, #0
 80066bc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80066be:	2300      	movs	r3, #0
 80066c0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80066c8:	2b02      	cmp	r3, #2
 80066ca:	d008      	beq.n	80066de <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	2204      	movs	r2, #4
 80066d0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2200      	movs	r2, #0
 80066d6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80066da:	2301      	movs	r3, #1
 80066dc:	e020      	b.n	8006720 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f022 020e 	bic.w	r2, r2, #14
 80066ec:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	681a      	ldr	r2, [r3, #0]
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f022 0201 	bic.w	r2, r2, #1
 80066fc:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006706:	2101      	movs	r1, #1
 8006708:	fa01 f202 	lsl.w	r2, r1, r2
 800670c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2200      	movs	r2, #0
 800671a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800671e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006720:	4618      	mov	r0, r3
 8006722:	3714      	adds	r7, #20
 8006724:	46bd      	mov	sp, r7
 8006726:	bc80      	pop	{r7}
 8006728:	4770      	bx	lr
	...

0800672c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 800672c:	b580      	push	{r7, lr}
 800672e:	b084      	sub	sp, #16
 8006730:	af00      	add	r7, sp, #0
 8006732:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006734:	2300      	movs	r3, #0
 8006736:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800673e:	2b02      	cmp	r3, #2
 8006740:	d005      	beq.n	800674e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2204      	movs	r2, #4
 8006746:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	73fb      	strb	r3, [r7, #15]
 800674c:	e0d6      	b.n	80068fc <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681a      	ldr	r2, [r3, #0]
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	f022 020e 	bic.w	r2, r2, #14
 800675c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	681b      	ldr	r3, [r3, #0]
 8006762:	681a      	ldr	r2, [r3, #0]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f022 0201 	bic.w	r2, r2, #1
 800676c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	461a      	mov	r2, r3
 8006774:	4b64      	ldr	r3, [pc, #400]	; (8006908 <HAL_DMA_Abort_IT+0x1dc>)
 8006776:	429a      	cmp	r2, r3
 8006778:	d958      	bls.n	800682c <HAL_DMA_Abort_IT+0x100>
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	4a63      	ldr	r2, [pc, #396]	; (800690c <HAL_DMA_Abort_IT+0x1e0>)
 8006780:	4293      	cmp	r3, r2
 8006782:	d04f      	beq.n	8006824 <HAL_DMA_Abort_IT+0xf8>
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	4a61      	ldr	r2, [pc, #388]	; (8006910 <HAL_DMA_Abort_IT+0x1e4>)
 800678a:	4293      	cmp	r3, r2
 800678c:	d048      	beq.n	8006820 <HAL_DMA_Abort_IT+0xf4>
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	4a60      	ldr	r2, [pc, #384]	; (8006914 <HAL_DMA_Abort_IT+0x1e8>)
 8006794:	4293      	cmp	r3, r2
 8006796:	d040      	beq.n	800681a <HAL_DMA_Abort_IT+0xee>
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	4a5e      	ldr	r2, [pc, #376]	; (8006918 <HAL_DMA_Abort_IT+0x1ec>)
 800679e:	4293      	cmp	r3, r2
 80067a0:	d038      	beq.n	8006814 <HAL_DMA_Abort_IT+0xe8>
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	4a5d      	ldr	r2, [pc, #372]	; (800691c <HAL_DMA_Abort_IT+0x1f0>)
 80067a8:	4293      	cmp	r3, r2
 80067aa:	d030      	beq.n	800680e <HAL_DMA_Abort_IT+0xe2>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4a5b      	ldr	r2, [pc, #364]	; (8006920 <HAL_DMA_Abort_IT+0x1f4>)
 80067b2:	4293      	cmp	r3, r2
 80067b4:	d028      	beq.n	8006808 <HAL_DMA_Abort_IT+0xdc>
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	4a53      	ldr	r2, [pc, #332]	; (8006908 <HAL_DMA_Abort_IT+0x1dc>)
 80067bc:	4293      	cmp	r3, r2
 80067be:	d020      	beq.n	8006802 <HAL_DMA_Abort_IT+0xd6>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	4a57      	ldr	r2, [pc, #348]	; (8006924 <HAL_DMA_Abort_IT+0x1f8>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d019      	beq.n	80067fe <HAL_DMA_Abort_IT+0xd2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a56      	ldr	r2, [pc, #344]	; (8006928 <HAL_DMA_Abort_IT+0x1fc>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d012      	beq.n	80067fa <HAL_DMA_Abort_IT+0xce>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	4a54      	ldr	r2, [pc, #336]	; (800692c <HAL_DMA_Abort_IT+0x200>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d00a      	beq.n	80067f4 <HAL_DMA_Abort_IT+0xc8>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	4a53      	ldr	r2, [pc, #332]	; (8006930 <HAL_DMA_Abort_IT+0x204>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d102      	bne.n	80067ee <HAL_DMA_Abort_IT+0xc2>
 80067e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80067ec:	e01b      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 80067ee:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067f2:	e018      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 80067f4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80067f8:	e015      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 80067fa:	2310      	movs	r3, #16
 80067fc:	e013      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 80067fe:	2301      	movs	r3, #1
 8006800:	e011      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 8006802:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006806:	e00e      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 8006808:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800680c:	e00b      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 800680e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006812:	e008      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 8006814:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006818:	e005      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 800681a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800681e:	e002      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 8006820:	2310      	movs	r3, #16
 8006822:	e000      	b.n	8006826 <HAL_DMA_Abort_IT+0xfa>
 8006824:	2301      	movs	r3, #1
 8006826:	4a43      	ldr	r2, [pc, #268]	; (8006934 <HAL_DMA_Abort_IT+0x208>)
 8006828:	6053      	str	r3, [r2, #4]
 800682a:	e057      	b.n	80068dc <HAL_DMA_Abort_IT+0x1b0>
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	4a36      	ldr	r2, [pc, #216]	; (800690c <HAL_DMA_Abort_IT+0x1e0>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d04f      	beq.n	80068d6 <HAL_DMA_Abort_IT+0x1aa>
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	4a35      	ldr	r2, [pc, #212]	; (8006910 <HAL_DMA_Abort_IT+0x1e4>)
 800683c:	4293      	cmp	r3, r2
 800683e:	d048      	beq.n	80068d2 <HAL_DMA_Abort_IT+0x1a6>
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	4a33      	ldr	r2, [pc, #204]	; (8006914 <HAL_DMA_Abort_IT+0x1e8>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d040      	beq.n	80068cc <HAL_DMA_Abort_IT+0x1a0>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	4a32      	ldr	r2, [pc, #200]	; (8006918 <HAL_DMA_Abort_IT+0x1ec>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d038      	beq.n	80068c6 <HAL_DMA_Abort_IT+0x19a>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	4a30      	ldr	r2, [pc, #192]	; (800691c <HAL_DMA_Abort_IT+0x1f0>)
 800685a:	4293      	cmp	r3, r2
 800685c:	d030      	beq.n	80068c0 <HAL_DMA_Abort_IT+0x194>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	4a2f      	ldr	r2, [pc, #188]	; (8006920 <HAL_DMA_Abort_IT+0x1f4>)
 8006864:	4293      	cmp	r3, r2
 8006866:	d028      	beq.n	80068ba <HAL_DMA_Abort_IT+0x18e>
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	4a26      	ldr	r2, [pc, #152]	; (8006908 <HAL_DMA_Abort_IT+0x1dc>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d020      	beq.n	80068b4 <HAL_DMA_Abort_IT+0x188>
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a2b      	ldr	r2, [pc, #172]	; (8006924 <HAL_DMA_Abort_IT+0x1f8>)
 8006878:	4293      	cmp	r3, r2
 800687a:	d019      	beq.n	80068b0 <HAL_DMA_Abort_IT+0x184>
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a29      	ldr	r2, [pc, #164]	; (8006928 <HAL_DMA_Abort_IT+0x1fc>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d012      	beq.n	80068ac <HAL_DMA_Abort_IT+0x180>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	4a28      	ldr	r2, [pc, #160]	; (800692c <HAL_DMA_Abort_IT+0x200>)
 800688c:	4293      	cmp	r3, r2
 800688e:	d00a      	beq.n	80068a6 <HAL_DMA_Abort_IT+0x17a>
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a26      	ldr	r2, [pc, #152]	; (8006930 <HAL_DMA_Abort_IT+0x204>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d102      	bne.n	80068a0 <HAL_DMA_Abort_IT+0x174>
 800689a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800689e:	e01b      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068a4:	e018      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068a6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068aa:	e015      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068ac:	2310      	movs	r3, #16
 80068ae:	e013      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068b0:	2301      	movs	r3, #1
 80068b2:	e011      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068b4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80068b8:	e00e      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068ba:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80068be:	e00b      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068c0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068c4:	e008      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068ca:	e005      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068d0:	e002      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068d2:	2310      	movs	r3, #16
 80068d4:	e000      	b.n	80068d8 <HAL_DMA_Abort_IT+0x1ac>
 80068d6:	2301      	movs	r3, #1
 80068d8:	4a17      	ldr	r2, [pc, #92]	; (8006938 <HAL_DMA_Abort_IT+0x20c>)
 80068da:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2201      	movs	r2, #1
 80068e0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	2200      	movs	r2, #0
 80068e8:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d003      	beq.n	80068fc <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	4798      	blx	r3
    } 
  }
  return status;
 80068fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3710      	adds	r7, #16
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	40020080 	.word	0x40020080
 800690c:	40020008 	.word	0x40020008
 8006910:	4002001c 	.word	0x4002001c
 8006914:	40020030 	.word	0x40020030
 8006918:	40020044 	.word	0x40020044
 800691c:	40020058 	.word	0x40020058
 8006920:	4002006c 	.word	0x4002006c
 8006924:	40020408 	.word	0x40020408
 8006928:	4002041c 	.word	0x4002041c
 800692c:	40020430 	.word	0x40020430
 8006930:	40020444 	.word	0x40020444
 8006934:	40020400 	.word	0x40020400
 8006938:	40020000 	.word	0x40020000

0800693c <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b084      	sub	sp, #16
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006958:	2204      	movs	r2, #4
 800695a:	409a      	lsls	r2, r3
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	4013      	ands	r3, r2
 8006960:	2b00      	cmp	r3, #0
 8006962:	f000 80d6 	beq.w	8006b12 <HAL_DMA_IRQHandler+0x1d6>
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	f003 0304 	and.w	r3, r3, #4
 800696c:	2b00      	cmp	r3, #0
 800696e:	f000 80d0 	beq.w	8006b12 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f003 0320 	and.w	r3, r3, #32
 800697c:	2b00      	cmp	r3, #0
 800697e:	d107      	bne.n	8006990 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	681a      	ldr	r2, [r3, #0]
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 0204 	bic.w	r2, r2, #4
 800698e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	461a      	mov	r2, r3
 8006996:	4b9b      	ldr	r3, [pc, #620]	; (8006c04 <HAL_DMA_IRQHandler+0x2c8>)
 8006998:	429a      	cmp	r2, r3
 800699a:	d958      	bls.n	8006a4e <HAL_DMA_IRQHandler+0x112>
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	4a99      	ldr	r2, [pc, #612]	; (8006c08 <HAL_DMA_IRQHandler+0x2cc>)
 80069a2:	4293      	cmp	r3, r2
 80069a4:	d04f      	beq.n	8006a46 <HAL_DMA_IRQHandler+0x10a>
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4a98      	ldr	r2, [pc, #608]	; (8006c0c <HAL_DMA_IRQHandler+0x2d0>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d048      	beq.n	8006a42 <HAL_DMA_IRQHandler+0x106>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4a96      	ldr	r2, [pc, #600]	; (8006c10 <HAL_DMA_IRQHandler+0x2d4>)
 80069b6:	4293      	cmp	r3, r2
 80069b8:	d040      	beq.n	8006a3c <HAL_DMA_IRQHandler+0x100>
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	4a95      	ldr	r2, [pc, #596]	; (8006c14 <HAL_DMA_IRQHandler+0x2d8>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d038      	beq.n	8006a36 <HAL_DMA_IRQHandler+0xfa>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a93      	ldr	r2, [pc, #588]	; (8006c18 <HAL_DMA_IRQHandler+0x2dc>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d030      	beq.n	8006a30 <HAL_DMA_IRQHandler+0xf4>
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a92      	ldr	r2, [pc, #584]	; (8006c1c <HAL_DMA_IRQHandler+0x2e0>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d028      	beq.n	8006a2a <HAL_DMA_IRQHandler+0xee>
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	4a89      	ldr	r2, [pc, #548]	; (8006c04 <HAL_DMA_IRQHandler+0x2c8>)
 80069de:	4293      	cmp	r3, r2
 80069e0:	d020      	beq.n	8006a24 <HAL_DMA_IRQHandler+0xe8>
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a8e      	ldr	r2, [pc, #568]	; (8006c20 <HAL_DMA_IRQHandler+0x2e4>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d019      	beq.n	8006a20 <HAL_DMA_IRQHandler+0xe4>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	4a8c      	ldr	r2, [pc, #560]	; (8006c24 <HAL_DMA_IRQHandler+0x2e8>)
 80069f2:	4293      	cmp	r3, r2
 80069f4:	d012      	beq.n	8006a1c <HAL_DMA_IRQHandler+0xe0>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a8b      	ldr	r2, [pc, #556]	; (8006c28 <HAL_DMA_IRQHandler+0x2ec>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d00a      	beq.n	8006a16 <HAL_DMA_IRQHandler+0xda>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a89      	ldr	r2, [pc, #548]	; (8006c2c <HAL_DMA_IRQHandler+0x2f0>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d102      	bne.n	8006a10 <HAL_DMA_IRQHandler+0xd4>
 8006a0a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a0e:	e01b      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a10:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a14:	e018      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a1a:	e015      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a1c:	2340      	movs	r3, #64	; 0x40
 8006a1e:	e013      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a20:	2304      	movs	r3, #4
 8006a22:	e011      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a24:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006a28:	e00e      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a2a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006a2e:	e00b      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a30:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006a34:	e008      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a36:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006a3a:	e005      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a40:	e002      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a42:	2340      	movs	r3, #64	; 0x40
 8006a44:	e000      	b.n	8006a48 <HAL_DMA_IRQHandler+0x10c>
 8006a46:	2304      	movs	r3, #4
 8006a48:	4a79      	ldr	r2, [pc, #484]	; (8006c30 <HAL_DMA_IRQHandler+0x2f4>)
 8006a4a:	6053      	str	r3, [r2, #4]
 8006a4c:	e057      	b.n	8006afe <HAL_DMA_IRQHandler+0x1c2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a6d      	ldr	r2, [pc, #436]	; (8006c08 <HAL_DMA_IRQHandler+0x2cc>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d04f      	beq.n	8006af8 <HAL_DMA_IRQHandler+0x1bc>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a6b      	ldr	r2, [pc, #428]	; (8006c0c <HAL_DMA_IRQHandler+0x2d0>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d048      	beq.n	8006af4 <HAL_DMA_IRQHandler+0x1b8>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a6a      	ldr	r2, [pc, #424]	; (8006c10 <HAL_DMA_IRQHandler+0x2d4>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d040      	beq.n	8006aee <HAL_DMA_IRQHandler+0x1b2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a68      	ldr	r2, [pc, #416]	; (8006c14 <HAL_DMA_IRQHandler+0x2d8>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d038      	beq.n	8006ae8 <HAL_DMA_IRQHandler+0x1ac>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a67      	ldr	r2, [pc, #412]	; (8006c18 <HAL_DMA_IRQHandler+0x2dc>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d030      	beq.n	8006ae2 <HAL_DMA_IRQHandler+0x1a6>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a65      	ldr	r2, [pc, #404]	; (8006c1c <HAL_DMA_IRQHandler+0x2e0>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d028      	beq.n	8006adc <HAL_DMA_IRQHandler+0x1a0>
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	4a5d      	ldr	r2, [pc, #372]	; (8006c04 <HAL_DMA_IRQHandler+0x2c8>)
 8006a90:	4293      	cmp	r3, r2
 8006a92:	d020      	beq.n	8006ad6 <HAL_DMA_IRQHandler+0x19a>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	4a61      	ldr	r2, [pc, #388]	; (8006c20 <HAL_DMA_IRQHandler+0x2e4>)
 8006a9a:	4293      	cmp	r3, r2
 8006a9c:	d019      	beq.n	8006ad2 <HAL_DMA_IRQHandler+0x196>
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	681b      	ldr	r3, [r3, #0]
 8006aa2:	4a60      	ldr	r2, [pc, #384]	; (8006c24 <HAL_DMA_IRQHandler+0x2e8>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d012      	beq.n	8006ace <HAL_DMA_IRQHandler+0x192>
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	4a5e      	ldr	r2, [pc, #376]	; (8006c28 <HAL_DMA_IRQHandler+0x2ec>)
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	d00a      	beq.n	8006ac8 <HAL_DMA_IRQHandler+0x18c>
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	4a5d      	ldr	r2, [pc, #372]	; (8006c2c <HAL_DMA_IRQHandler+0x2f0>)
 8006ab8:	4293      	cmp	r3, r2
 8006aba:	d102      	bne.n	8006ac2 <HAL_DMA_IRQHandler+0x186>
 8006abc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006ac0:	e01b      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ac2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006ac6:	e018      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ac8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006acc:	e015      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ace:	2340      	movs	r3, #64	; 0x40
 8006ad0:	e013      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ad2:	2304      	movs	r3, #4
 8006ad4:	e011      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ad6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8006ada:	e00e      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006adc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ae0:	e00b      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ae2:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006ae6:	e008      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006ae8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8006aec:	e005      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006af2:	e002      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006af4:	2340      	movs	r3, #64	; 0x40
 8006af6:	e000      	b.n	8006afa <HAL_DMA_IRQHandler+0x1be>
 8006af8:	2304      	movs	r3, #4
 8006afa:	4a4e      	ldr	r2, [pc, #312]	; (8006c34 <HAL_DMA_IRQHandler+0x2f8>)
 8006afc:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	f000 8136 	beq.w	8006d74 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006b0c:	6878      	ldr	r0, [r7, #4]
 8006b0e:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8006b10:	e130      	b.n	8006d74 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b16:	2202      	movs	r2, #2
 8006b18:	409a      	lsls	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 80f8 	beq.w	8006d14 <HAL_DMA_IRQHandler+0x3d8>
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	f003 0302 	and.w	r3, r3, #2
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 80f2 	beq.w	8006d14 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	f003 0320 	and.w	r3, r3, #32
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d10b      	bne.n	8006b56 <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	681a      	ldr	r2, [r3, #0]
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f022 020a 	bic.w	r2, r2, #10
 8006b4c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2201      	movs	r2, #1
 8006b52:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	461a      	mov	r2, r3
 8006b5c:	4b29      	ldr	r3, [pc, #164]	; (8006c04 <HAL_DMA_IRQHandler+0x2c8>)
 8006b5e:	429a      	cmp	r2, r3
 8006b60:	d973      	bls.n	8006c4a <HAL_DMA_IRQHandler+0x30e>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a28      	ldr	r2, [pc, #160]	; (8006c08 <HAL_DMA_IRQHandler+0x2cc>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d06a      	beq.n	8006c42 <HAL_DMA_IRQHandler+0x306>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a26      	ldr	r2, [pc, #152]	; (8006c0c <HAL_DMA_IRQHandler+0x2d0>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d063      	beq.n	8006c3e <HAL_DMA_IRQHandler+0x302>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a25      	ldr	r2, [pc, #148]	; (8006c10 <HAL_DMA_IRQHandler+0x2d4>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d05b      	beq.n	8006c38 <HAL_DMA_IRQHandler+0x2fc>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a23      	ldr	r2, [pc, #140]	; (8006c14 <HAL_DMA_IRQHandler+0x2d8>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d038      	beq.n	8006bfc <HAL_DMA_IRQHandler+0x2c0>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a22      	ldr	r2, [pc, #136]	; (8006c18 <HAL_DMA_IRQHandler+0x2dc>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d030      	beq.n	8006bf6 <HAL_DMA_IRQHandler+0x2ba>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	4a20      	ldr	r2, [pc, #128]	; (8006c1c <HAL_DMA_IRQHandler+0x2e0>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d028      	beq.n	8006bf0 <HAL_DMA_IRQHandler+0x2b4>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	4a18      	ldr	r2, [pc, #96]	; (8006c04 <HAL_DMA_IRQHandler+0x2c8>)
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	d020      	beq.n	8006bea <HAL_DMA_IRQHandler+0x2ae>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a1c      	ldr	r2, [pc, #112]	; (8006c20 <HAL_DMA_IRQHandler+0x2e4>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d019      	beq.n	8006be6 <HAL_DMA_IRQHandler+0x2aa>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a1b      	ldr	r2, [pc, #108]	; (8006c24 <HAL_DMA_IRQHandler+0x2e8>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d012      	beq.n	8006be2 <HAL_DMA_IRQHandler+0x2a6>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a19      	ldr	r2, [pc, #100]	; (8006c28 <HAL_DMA_IRQHandler+0x2ec>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d00a      	beq.n	8006bdc <HAL_DMA_IRQHandler+0x2a0>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a18      	ldr	r2, [pc, #96]	; (8006c2c <HAL_DMA_IRQHandler+0x2f0>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d102      	bne.n	8006bd6 <HAL_DMA_IRQHandler+0x29a>
 8006bd0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006bd4:	e036      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bd6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006bda:	e033      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bdc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006be0:	e030      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006be2:	2320      	movs	r3, #32
 8006be4:	e02e      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006be6:	2302      	movs	r3, #2
 8006be8:	e02c      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006bee:	e029      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bf0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006bf4:	e026      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bf6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006bfa:	e023      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006bfc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006c00:	e020      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006c02:	bf00      	nop
 8006c04:	40020080 	.word	0x40020080
 8006c08:	40020008 	.word	0x40020008
 8006c0c:	4002001c 	.word	0x4002001c
 8006c10:	40020030 	.word	0x40020030
 8006c14:	40020044 	.word	0x40020044
 8006c18:	40020058 	.word	0x40020058
 8006c1c:	4002006c 	.word	0x4002006c
 8006c20:	40020408 	.word	0x40020408
 8006c24:	4002041c 	.word	0x4002041c
 8006c28:	40020430 	.word	0x40020430
 8006c2c:	40020444 	.word	0x40020444
 8006c30:	40020400 	.word	0x40020400
 8006c34:	40020000 	.word	0x40020000
 8006c38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006c3c:	e002      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006c3e:	2320      	movs	r3, #32
 8006c40:	e000      	b.n	8006c44 <HAL_DMA_IRQHandler+0x308>
 8006c42:	2302      	movs	r3, #2
 8006c44:	4a4e      	ldr	r2, [pc, #312]	; (8006d80 <HAL_DMA_IRQHandler+0x444>)
 8006c46:	6053      	str	r3, [r2, #4]
 8006c48:	e057      	b.n	8006cfa <HAL_DMA_IRQHandler+0x3be>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a4d      	ldr	r2, [pc, #308]	; (8006d84 <HAL_DMA_IRQHandler+0x448>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d04f      	beq.n	8006cf4 <HAL_DMA_IRQHandler+0x3b8>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	4a4b      	ldr	r2, [pc, #300]	; (8006d88 <HAL_DMA_IRQHandler+0x44c>)
 8006c5a:	4293      	cmp	r3, r2
 8006c5c:	d048      	beq.n	8006cf0 <HAL_DMA_IRQHandler+0x3b4>
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	4a4a      	ldr	r2, [pc, #296]	; (8006d8c <HAL_DMA_IRQHandler+0x450>)
 8006c64:	4293      	cmp	r3, r2
 8006c66:	d040      	beq.n	8006cea <HAL_DMA_IRQHandler+0x3ae>
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a48      	ldr	r2, [pc, #288]	; (8006d90 <HAL_DMA_IRQHandler+0x454>)
 8006c6e:	4293      	cmp	r3, r2
 8006c70:	d038      	beq.n	8006ce4 <HAL_DMA_IRQHandler+0x3a8>
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	4a47      	ldr	r2, [pc, #284]	; (8006d94 <HAL_DMA_IRQHandler+0x458>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d030      	beq.n	8006cde <HAL_DMA_IRQHandler+0x3a2>
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	4a45      	ldr	r2, [pc, #276]	; (8006d98 <HAL_DMA_IRQHandler+0x45c>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d028      	beq.n	8006cd8 <HAL_DMA_IRQHandler+0x39c>
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	4a44      	ldr	r2, [pc, #272]	; (8006d9c <HAL_DMA_IRQHandler+0x460>)
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d020      	beq.n	8006cd2 <HAL_DMA_IRQHandler+0x396>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	4a42      	ldr	r2, [pc, #264]	; (8006da0 <HAL_DMA_IRQHandler+0x464>)
 8006c96:	4293      	cmp	r3, r2
 8006c98:	d019      	beq.n	8006cce <HAL_DMA_IRQHandler+0x392>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	4a41      	ldr	r2, [pc, #260]	; (8006da4 <HAL_DMA_IRQHandler+0x468>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d012      	beq.n	8006cca <HAL_DMA_IRQHandler+0x38e>
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	4a3f      	ldr	r2, [pc, #252]	; (8006da8 <HAL_DMA_IRQHandler+0x46c>)
 8006caa:	4293      	cmp	r3, r2
 8006cac:	d00a      	beq.n	8006cc4 <HAL_DMA_IRQHandler+0x388>
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	4a3e      	ldr	r2, [pc, #248]	; (8006dac <HAL_DMA_IRQHandler+0x470>)
 8006cb4:	4293      	cmp	r3, r2
 8006cb6:	d102      	bne.n	8006cbe <HAL_DMA_IRQHandler+0x382>
 8006cb8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006cbc:	e01b      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cbe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006cc2:	e018      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cc8:	e015      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cca:	2320      	movs	r3, #32
 8006ccc:	e013      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cce:	2302      	movs	r3, #2
 8006cd0:	e011      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cd2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006cd6:	e00e      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cd8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8006cdc:	e00b      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cde:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8006ce2:	e008      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006ce4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006ce8:	e005      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cea:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006cee:	e002      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cf0:	2320      	movs	r3, #32
 8006cf2:	e000      	b.n	8006cf6 <HAL_DMA_IRQHandler+0x3ba>
 8006cf4:	2302      	movs	r3, #2
 8006cf6:	4a2e      	ldr	r2, [pc, #184]	; (8006db0 <HAL_DMA_IRQHandler+0x474>)
 8006cf8:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	2200      	movs	r2, #0
 8006cfe:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d034      	beq.n	8006d74 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8006d12:	e02f      	b.n	8006d74 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d18:	2208      	movs	r2, #8
 8006d1a:	409a      	lsls	r2, r3
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	4013      	ands	r3, r2
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d028      	beq.n	8006d76 <HAL_DMA_IRQHandler+0x43a>
 8006d24:	68bb      	ldr	r3, [r7, #8]
 8006d26:	f003 0308 	and.w	r3, r3, #8
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d023      	beq.n	8006d76 <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	681a      	ldr	r2, [r3, #0]
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	f022 020e 	bic.w	r2, r2, #14
 8006d3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d46:	2101      	movs	r1, #1
 8006d48:	fa01 f202 	lsl.w	r2, r1, r2
 8006d4c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	2201      	movs	r2, #1
 8006d52:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	2201      	movs	r2, #1
 8006d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d68:	2b00      	cmp	r3, #0
 8006d6a:	d004      	beq.n	8006d76 <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d70:	6878      	ldr	r0, [r7, #4]
 8006d72:	4798      	blx	r3
    }
  }
  return;
 8006d74:	bf00      	nop
 8006d76:	bf00      	nop
}
 8006d78:	3710      	adds	r7, #16
 8006d7a:	46bd      	mov	sp, r7
 8006d7c:	bd80      	pop	{r7, pc}
 8006d7e:	bf00      	nop
 8006d80:	40020400 	.word	0x40020400
 8006d84:	40020008 	.word	0x40020008
 8006d88:	4002001c 	.word	0x4002001c
 8006d8c:	40020030 	.word	0x40020030
 8006d90:	40020044 	.word	0x40020044
 8006d94:	40020058 	.word	0x40020058
 8006d98:	4002006c 	.word	0x4002006c
 8006d9c:	40020080 	.word	0x40020080
 8006da0:	40020408 	.word	0x40020408
 8006da4:	4002041c 	.word	0x4002041c
 8006da8:	40020430 	.word	0x40020430
 8006dac:	40020444 	.word	0x40020444
 8006db0:	40020000 	.word	0x40020000

08006db4 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006db4:	b480      	push	{r7}
 8006db6:	b083      	sub	sp, #12
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 8006dc2:	4618      	mov	r0, r3
 8006dc4:	370c      	adds	r7, #12
 8006dc6:	46bd      	mov	sp, r7
 8006dc8:	bc80      	pop	{r7}
 8006dca:	4770      	bx	lr

08006dcc <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b085      	sub	sp, #20
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	60f8      	str	r0, [r7, #12]
 8006dd4:	60b9      	str	r1, [r7, #8]
 8006dd6:	607a      	str	r2, [r7, #4]
 8006dd8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006de2:	2101      	movs	r1, #1
 8006de4:	fa01 f202 	lsl.w	r2, r1, r2
 8006de8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	683a      	ldr	r2, [r7, #0]
 8006df0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	685b      	ldr	r3, [r3, #4]
 8006df6:	2b10      	cmp	r3, #16
 8006df8:	d108      	bne.n	8006e0c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	687a      	ldr	r2, [r7, #4]
 8006e00:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	68ba      	ldr	r2, [r7, #8]
 8006e08:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006e0a:	e007      	b.n	8006e1c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	68ba      	ldr	r2, [r7, #8]
 8006e12:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	687a      	ldr	r2, [r7, #4]
 8006e1a:	60da      	str	r2, [r3, #12]
}
 8006e1c:	bf00      	nop
 8006e1e:	3714      	adds	r7, #20
 8006e20:	46bd      	mov	sp, r7
 8006e22:	bc80      	pop	{r7}
 8006e24:	4770      	bx	lr
	...

08006e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b08b      	sub	sp, #44	; 0x2c
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006e32:	2300      	movs	r3, #0
 8006e34:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8006e36:	2300      	movs	r3, #0
 8006e38:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006e3a:	e169      	b.n	8007110 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e40:	fa02 f303 	lsl.w	r3, r2, r3
 8006e44:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006e46:	683b      	ldr	r3, [r7, #0]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	69fa      	ldr	r2, [r7, #28]
 8006e4c:	4013      	ands	r3, r2
 8006e4e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8006e50:	69ba      	ldr	r2, [r7, #24]
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	429a      	cmp	r2, r3
 8006e56:	f040 8158 	bne.w	800710a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	685b      	ldr	r3, [r3, #4]
 8006e5e:	4a9a      	ldr	r2, [pc, #616]	; (80070c8 <HAL_GPIO_Init+0x2a0>)
 8006e60:	4293      	cmp	r3, r2
 8006e62:	d05e      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
 8006e64:	4a98      	ldr	r2, [pc, #608]	; (80070c8 <HAL_GPIO_Init+0x2a0>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d875      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006e6a:	4a98      	ldr	r2, [pc, #608]	; (80070cc <HAL_GPIO_Init+0x2a4>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d058      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
 8006e70:	4a96      	ldr	r2, [pc, #600]	; (80070cc <HAL_GPIO_Init+0x2a4>)
 8006e72:	4293      	cmp	r3, r2
 8006e74:	d86f      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006e76:	4a96      	ldr	r2, [pc, #600]	; (80070d0 <HAL_GPIO_Init+0x2a8>)
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d052      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
 8006e7c:	4a94      	ldr	r2, [pc, #592]	; (80070d0 <HAL_GPIO_Init+0x2a8>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d869      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006e82:	4a94      	ldr	r2, [pc, #592]	; (80070d4 <HAL_GPIO_Init+0x2ac>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d04c      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
 8006e88:	4a92      	ldr	r2, [pc, #584]	; (80070d4 <HAL_GPIO_Init+0x2ac>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d863      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006e8e:	4a92      	ldr	r2, [pc, #584]	; (80070d8 <HAL_GPIO_Init+0x2b0>)
 8006e90:	4293      	cmp	r3, r2
 8006e92:	d046      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
 8006e94:	4a90      	ldr	r2, [pc, #576]	; (80070d8 <HAL_GPIO_Init+0x2b0>)
 8006e96:	4293      	cmp	r3, r2
 8006e98:	d85d      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006e9a:	2b12      	cmp	r3, #18
 8006e9c:	d82a      	bhi.n	8006ef4 <HAL_GPIO_Init+0xcc>
 8006e9e:	2b12      	cmp	r3, #18
 8006ea0:	d859      	bhi.n	8006f56 <HAL_GPIO_Init+0x12e>
 8006ea2:	a201      	add	r2, pc, #4	; (adr r2, 8006ea8 <HAL_GPIO_Init+0x80>)
 8006ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea8:	08006f23 	.word	0x08006f23
 8006eac:	08006efd 	.word	0x08006efd
 8006eb0:	08006f0f 	.word	0x08006f0f
 8006eb4:	08006f51 	.word	0x08006f51
 8006eb8:	08006f57 	.word	0x08006f57
 8006ebc:	08006f57 	.word	0x08006f57
 8006ec0:	08006f57 	.word	0x08006f57
 8006ec4:	08006f57 	.word	0x08006f57
 8006ec8:	08006f57 	.word	0x08006f57
 8006ecc:	08006f57 	.word	0x08006f57
 8006ed0:	08006f57 	.word	0x08006f57
 8006ed4:	08006f57 	.word	0x08006f57
 8006ed8:	08006f57 	.word	0x08006f57
 8006edc:	08006f57 	.word	0x08006f57
 8006ee0:	08006f57 	.word	0x08006f57
 8006ee4:	08006f57 	.word	0x08006f57
 8006ee8:	08006f57 	.word	0x08006f57
 8006eec:	08006f05 	.word	0x08006f05
 8006ef0:	08006f19 	.word	0x08006f19
 8006ef4:	4a79      	ldr	r2, [pc, #484]	; (80070dc <HAL_GPIO_Init+0x2b4>)
 8006ef6:	4293      	cmp	r3, r2
 8006ef8:	d013      	beq.n	8006f22 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8006efa:	e02c      	b.n	8006f56 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	68db      	ldr	r3, [r3, #12]
 8006f00:	623b      	str	r3, [r7, #32]
          break;
 8006f02:	e029      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	3304      	adds	r3, #4
 8006f0a:	623b      	str	r3, [r7, #32]
          break;
 8006f0c:	e024      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8006f0e:	683b      	ldr	r3, [r7, #0]
 8006f10:	68db      	ldr	r3, [r3, #12]
 8006f12:	3308      	adds	r3, #8
 8006f14:	623b      	str	r3, [r7, #32]
          break;
 8006f16:	e01f      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	68db      	ldr	r3, [r3, #12]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	623b      	str	r3, [r7, #32]
          break;
 8006f20:	e01a      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d102      	bne.n	8006f30 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8006f2a:	2304      	movs	r3, #4
 8006f2c:	623b      	str	r3, [r7, #32]
          break;
 8006f2e:	e013      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8006f30:	683b      	ldr	r3, [r7, #0]
 8006f32:	689b      	ldr	r3, [r3, #8]
 8006f34:	2b01      	cmp	r3, #1
 8006f36:	d105      	bne.n	8006f44 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f38:	2308      	movs	r3, #8
 8006f3a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	69fa      	ldr	r2, [r7, #28]
 8006f40:	611a      	str	r2, [r3, #16]
          break;
 8006f42:	e009      	b.n	8006f58 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8006f44:	2308      	movs	r3, #8
 8006f46:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	69fa      	ldr	r2, [r7, #28]
 8006f4c:	615a      	str	r2, [r3, #20]
          break;
 8006f4e:	e003      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8006f50:	2300      	movs	r3, #0
 8006f52:	623b      	str	r3, [r7, #32]
          break;
 8006f54:	e000      	b.n	8006f58 <HAL_GPIO_Init+0x130>
          break;
 8006f56:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8006f58:	69bb      	ldr	r3, [r7, #24]
 8006f5a:	2bff      	cmp	r3, #255	; 0xff
 8006f5c:	d801      	bhi.n	8006f62 <HAL_GPIO_Init+0x13a>
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	e001      	b.n	8006f66 <HAL_GPIO_Init+0x13e>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	3304      	adds	r3, #4
 8006f66:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8006f68:	69bb      	ldr	r3, [r7, #24]
 8006f6a:	2bff      	cmp	r3, #255	; 0xff
 8006f6c:	d802      	bhi.n	8006f74 <HAL_GPIO_Init+0x14c>
 8006f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f70:	009b      	lsls	r3, r3, #2
 8006f72:	e002      	b.n	8006f7a <HAL_GPIO_Init+0x152>
 8006f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f76:	3b08      	subs	r3, #8
 8006f78:	009b      	lsls	r3, r3, #2
 8006f7a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8006f7c:	697b      	ldr	r3, [r7, #20]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	210f      	movs	r1, #15
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	fa01 f303 	lsl.w	r3, r1, r3
 8006f88:	43db      	mvns	r3, r3
 8006f8a:	401a      	ands	r2, r3
 8006f8c:	6a39      	ldr	r1, [r7, #32]
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	fa01 f303 	lsl.w	r3, r1, r3
 8006f94:	431a      	orrs	r2, r3
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006f9a:	683b      	ldr	r3, [r7, #0]
 8006f9c:	685b      	ldr	r3, [r3, #4]
 8006f9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	f000 80b1 	beq.w	800710a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8006fa8:	4b4d      	ldr	r3, [pc, #308]	; (80070e0 <HAL_GPIO_Init+0x2b8>)
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	4a4c      	ldr	r2, [pc, #304]	; (80070e0 <HAL_GPIO_Init+0x2b8>)
 8006fae:	f043 0301 	orr.w	r3, r3, #1
 8006fb2:	6193      	str	r3, [r2, #24]
 8006fb4:	4b4a      	ldr	r3, [pc, #296]	; (80070e0 <HAL_GPIO_Init+0x2b8>)
 8006fb6:	699b      	ldr	r3, [r3, #24]
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	60bb      	str	r3, [r7, #8]
 8006fbe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8006fc0:	4a48      	ldr	r2, [pc, #288]	; (80070e4 <HAL_GPIO_Init+0x2bc>)
 8006fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fc4:	089b      	lsrs	r3, r3, #2
 8006fc6:	3302      	adds	r3, #2
 8006fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006fcc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8006fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fd0:	f003 0303 	and.w	r3, r3, #3
 8006fd4:	009b      	lsls	r3, r3, #2
 8006fd6:	220f      	movs	r2, #15
 8006fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fdc:	43db      	mvns	r3, r3
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	4013      	ands	r3, r2
 8006fe2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	4a40      	ldr	r2, [pc, #256]	; (80070e8 <HAL_GPIO_Init+0x2c0>)
 8006fe8:	4293      	cmp	r3, r2
 8006fea:	d013      	beq.n	8007014 <HAL_GPIO_Init+0x1ec>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	4a3f      	ldr	r2, [pc, #252]	; (80070ec <HAL_GPIO_Init+0x2c4>)
 8006ff0:	4293      	cmp	r3, r2
 8006ff2:	d00d      	beq.n	8007010 <HAL_GPIO_Init+0x1e8>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	4a3e      	ldr	r2, [pc, #248]	; (80070f0 <HAL_GPIO_Init+0x2c8>)
 8006ff8:	4293      	cmp	r3, r2
 8006ffa:	d007      	beq.n	800700c <HAL_GPIO_Init+0x1e4>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	4a3d      	ldr	r2, [pc, #244]	; (80070f4 <HAL_GPIO_Init+0x2cc>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d101      	bne.n	8007008 <HAL_GPIO_Init+0x1e0>
 8007004:	2303      	movs	r3, #3
 8007006:	e006      	b.n	8007016 <HAL_GPIO_Init+0x1ee>
 8007008:	2304      	movs	r3, #4
 800700a:	e004      	b.n	8007016 <HAL_GPIO_Init+0x1ee>
 800700c:	2302      	movs	r3, #2
 800700e:	e002      	b.n	8007016 <HAL_GPIO_Init+0x1ee>
 8007010:	2301      	movs	r3, #1
 8007012:	e000      	b.n	8007016 <HAL_GPIO_Init+0x1ee>
 8007014:	2300      	movs	r3, #0
 8007016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007018:	f002 0203 	and.w	r2, r2, #3
 800701c:	0092      	lsls	r2, r2, #2
 800701e:	4093      	lsls	r3, r2
 8007020:	68fa      	ldr	r2, [r7, #12]
 8007022:	4313      	orrs	r3, r2
 8007024:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8007026:	492f      	ldr	r1, [pc, #188]	; (80070e4 <HAL_GPIO_Init+0x2bc>)
 8007028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800702a:	089b      	lsrs	r3, r3, #2
 800702c:	3302      	adds	r3, #2
 800702e:	68fa      	ldr	r2, [r7, #12]
 8007030:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007034:	683b      	ldr	r3, [r7, #0]
 8007036:	685b      	ldr	r3, [r3, #4]
 8007038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800703c:	2b00      	cmp	r3, #0
 800703e:	d006      	beq.n	800704e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8007040:	4b2d      	ldr	r3, [pc, #180]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007042:	681a      	ldr	r2, [r3, #0]
 8007044:	492c      	ldr	r1, [pc, #176]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007046:	69bb      	ldr	r3, [r7, #24]
 8007048:	4313      	orrs	r3, r2
 800704a:	600b      	str	r3, [r1, #0]
 800704c:	e006      	b.n	800705c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800704e:	4b2a      	ldr	r3, [pc, #168]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007050:	681a      	ldr	r2, [r3, #0]
 8007052:	69bb      	ldr	r3, [r7, #24]
 8007054:	43db      	mvns	r3, r3
 8007056:	4928      	ldr	r1, [pc, #160]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007058:	4013      	ands	r3, r2
 800705a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	685b      	ldr	r3, [r3, #4]
 8007060:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007064:	2b00      	cmp	r3, #0
 8007066:	d006      	beq.n	8007076 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007068:	4b23      	ldr	r3, [pc, #140]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 800706a:	685a      	ldr	r2, [r3, #4]
 800706c:	4922      	ldr	r1, [pc, #136]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	4313      	orrs	r3, r2
 8007072:	604b      	str	r3, [r1, #4]
 8007074:	e006      	b.n	8007084 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007076:	4b20      	ldr	r3, [pc, #128]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007078:	685a      	ldr	r2, [r3, #4]
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	43db      	mvns	r3, r3
 800707e:	491e      	ldr	r1, [pc, #120]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007080:	4013      	ands	r3, r2
 8007082:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800708c:	2b00      	cmp	r3, #0
 800708e:	d006      	beq.n	800709e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007090:	4b19      	ldr	r3, [pc, #100]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007092:	689a      	ldr	r2, [r3, #8]
 8007094:	4918      	ldr	r1, [pc, #96]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 8007096:	69bb      	ldr	r3, [r7, #24]
 8007098:	4313      	orrs	r3, r2
 800709a:	608b      	str	r3, [r1, #8]
 800709c:	e006      	b.n	80070ac <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800709e:	4b16      	ldr	r3, [pc, #88]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 80070a0:	689a      	ldr	r2, [r3, #8]
 80070a2:	69bb      	ldr	r3, [r7, #24]
 80070a4:	43db      	mvns	r3, r3
 80070a6:	4914      	ldr	r1, [pc, #80]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 80070a8:	4013      	ands	r3, r2
 80070aa:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d021      	beq.n	80070fc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80070b8:	4b0f      	ldr	r3, [pc, #60]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 80070ba:	68da      	ldr	r2, [r3, #12]
 80070bc:	490e      	ldr	r1, [pc, #56]	; (80070f8 <HAL_GPIO_Init+0x2d0>)
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	4313      	orrs	r3, r2
 80070c2:	60cb      	str	r3, [r1, #12]
 80070c4:	e021      	b.n	800710a <HAL_GPIO_Init+0x2e2>
 80070c6:	bf00      	nop
 80070c8:	10320000 	.word	0x10320000
 80070cc:	10310000 	.word	0x10310000
 80070d0:	10220000 	.word	0x10220000
 80070d4:	10210000 	.word	0x10210000
 80070d8:	10120000 	.word	0x10120000
 80070dc:	10110000 	.word	0x10110000
 80070e0:	40021000 	.word	0x40021000
 80070e4:	40010000 	.word	0x40010000
 80070e8:	40010800 	.word	0x40010800
 80070ec:	40010c00 	.word	0x40010c00
 80070f0:	40011000 	.word	0x40011000
 80070f4:	40011400 	.word	0x40011400
 80070f8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80070fc:	4b0b      	ldr	r3, [pc, #44]	; (800712c <HAL_GPIO_Init+0x304>)
 80070fe:	68da      	ldr	r2, [r3, #12]
 8007100:	69bb      	ldr	r3, [r7, #24]
 8007102:	43db      	mvns	r3, r3
 8007104:	4909      	ldr	r1, [pc, #36]	; (800712c <HAL_GPIO_Init+0x304>)
 8007106:	4013      	ands	r3, r2
 8007108:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800710a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800710c:	3301      	adds	r3, #1
 800710e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007110:	683b      	ldr	r3, [r7, #0]
 8007112:	681a      	ldr	r2, [r3, #0]
 8007114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007116:	fa22 f303 	lsr.w	r3, r2, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	f47f ae8e 	bne.w	8006e3c <HAL_GPIO_Init+0x14>
  }
}
 8007120:	bf00      	nop
 8007122:	bf00      	nop
 8007124:	372c      	adds	r7, #44	; 0x2c
 8007126:	46bd      	mov	sp, r7
 8007128:	bc80      	pop	{r7}
 800712a:	4770      	bx	lr
 800712c:	40010400 	.word	0x40010400

08007130 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007130:	b480      	push	{r7}
 8007132:	b085      	sub	sp, #20
 8007134:	af00      	add	r7, sp, #0
 8007136:	6078      	str	r0, [r7, #4]
 8007138:	460b      	mov	r3, r1
 800713a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689a      	ldr	r2, [r3, #8]
 8007140:	887b      	ldrh	r3, [r7, #2]
 8007142:	4013      	ands	r3, r2
 8007144:	2b00      	cmp	r3, #0
 8007146:	d002      	beq.n	800714e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007148:	2301      	movs	r3, #1
 800714a:	73fb      	strb	r3, [r7, #15]
 800714c:	e001      	b.n	8007152 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800714e:	2300      	movs	r3, #0
 8007150:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007152:	7bfb      	ldrb	r3, [r7, #15]
}
 8007154:	4618      	mov	r0, r3
 8007156:	3714      	adds	r7, #20
 8007158:	46bd      	mov	sp, r7
 800715a:	bc80      	pop	{r7}
 800715c:	4770      	bx	lr

0800715e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800715e:	b480      	push	{r7}
 8007160:	b083      	sub	sp, #12
 8007162:	af00      	add	r7, sp, #0
 8007164:	6078      	str	r0, [r7, #4]
 8007166:	460b      	mov	r3, r1
 8007168:	807b      	strh	r3, [r7, #2]
 800716a:	4613      	mov	r3, r2
 800716c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800716e:	787b      	ldrb	r3, [r7, #1]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d003      	beq.n	800717c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007174:	887a      	ldrh	r2, [r7, #2]
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800717a:	e003      	b.n	8007184 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800717c:	887b      	ldrh	r3, [r7, #2]
 800717e:	041a      	lsls	r2, r3, #16
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	611a      	str	r2, [r3, #16]
}
 8007184:	bf00      	nop
 8007186:	370c      	adds	r7, #12
 8007188:	46bd      	mov	sp, r7
 800718a:	bc80      	pop	{r7}
 800718c:	4770      	bx	lr
	...

08007190 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007190:	b580      	push	{r7, lr}
 8007192:	b084      	sub	sp, #16
 8007194:	af00      	add	r7, sp, #0
 8007196:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	2b00      	cmp	r3, #0
 800719c:	d101      	bne.n	80071a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800719e:	2301      	movs	r3, #1
 80071a0:	e12b      	b.n	80073fa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a8:	b2db      	uxtb	r3, r3
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d106      	bne.n	80071bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f7fe f9cc 	bl	8005554 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2224      	movs	r2, #36	; 0x24
 80071c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	681a      	ldr	r2, [r3, #0]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	f022 0201 	bic.w	r2, r2, #1
 80071d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	681a      	ldr	r2, [r3, #0]
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80071e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80071f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80071f4:	f002 fc0a 	bl	8009a0c <HAL_RCC_GetPCLK1Freq>
 80071f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	4a81      	ldr	r2, [pc, #516]	; (8007404 <HAL_I2C_Init+0x274>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d807      	bhi.n	8007214 <HAL_I2C_Init+0x84>
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	4a80      	ldr	r2, [pc, #512]	; (8007408 <HAL_I2C_Init+0x278>)
 8007208:	4293      	cmp	r3, r2
 800720a:	bf94      	ite	ls
 800720c:	2301      	movls	r3, #1
 800720e:	2300      	movhi	r3, #0
 8007210:	b2db      	uxtb	r3, r3
 8007212:	e006      	b.n	8007222 <HAL_I2C_Init+0x92>
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	4a7d      	ldr	r2, [pc, #500]	; (800740c <HAL_I2C_Init+0x27c>)
 8007218:	4293      	cmp	r3, r2
 800721a:	bf94      	ite	ls
 800721c:	2301      	movls	r3, #1
 800721e:	2300      	movhi	r3, #0
 8007220:	b2db      	uxtb	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d001      	beq.n	800722a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e0e7      	b.n	80073fa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	4a78      	ldr	r2, [pc, #480]	; (8007410 <HAL_I2C_Init+0x280>)
 800722e:	fba2 2303 	umull	r2, r3, r2, r3
 8007232:	0c9b      	lsrs	r3, r3, #18
 8007234:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	685b      	ldr	r3, [r3, #4]
 800723c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	68ba      	ldr	r2, [r7, #8]
 8007246:	430a      	orrs	r2, r1
 8007248:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	6a1b      	ldr	r3, [r3, #32]
 8007250:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	685b      	ldr	r3, [r3, #4]
 8007258:	4a6a      	ldr	r2, [pc, #424]	; (8007404 <HAL_I2C_Init+0x274>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d802      	bhi.n	8007264 <HAL_I2C_Init+0xd4>
 800725e:	68bb      	ldr	r3, [r7, #8]
 8007260:	3301      	adds	r3, #1
 8007262:	e009      	b.n	8007278 <HAL_I2C_Init+0xe8>
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800726a:	fb02 f303 	mul.w	r3, r2, r3
 800726e:	4a69      	ldr	r2, [pc, #420]	; (8007414 <HAL_I2C_Init+0x284>)
 8007270:	fba2 2303 	umull	r2, r3, r2, r3
 8007274:	099b      	lsrs	r3, r3, #6
 8007276:	3301      	adds	r3, #1
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	6812      	ldr	r2, [r2, #0]
 800727c:	430b      	orrs	r3, r1
 800727e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	69db      	ldr	r3, [r3, #28]
 8007286:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800728a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	685b      	ldr	r3, [r3, #4]
 8007292:	495c      	ldr	r1, [pc, #368]	; (8007404 <HAL_I2C_Init+0x274>)
 8007294:	428b      	cmp	r3, r1
 8007296:	d819      	bhi.n	80072cc <HAL_I2C_Init+0x13c>
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	1e59      	subs	r1, r3, #1
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	685b      	ldr	r3, [r3, #4]
 80072a0:	005b      	lsls	r3, r3, #1
 80072a2:	fbb1 f3f3 	udiv	r3, r1, r3
 80072a6:	1c59      	adds	r1, r3, #1
 80072a8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80072ac:	400b      	ands	r3, r1
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d00a      	beq.n	80072c8 <HAL_I2C_Init+0x138>
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	1e59      	subs	r1, r3, #1
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	685b      	ldr	r3, [r3, #4]
 80072ba:	005b      	lsls	r3, r3, #1
 80072bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80072c0:	3301      	adds	r3, #1
 80072c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072c6:	e051      	b.n	800736c <HAL_I2C_Init+0x1dc>
 80072c8:	2304      	movs	r3, #4
 80072ca:	e04f      	b.n	800736c <HAL_I2C_Init+0x1dc>
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d111      	bne.n	80072f8 <HAL_I2C_Init+0x168>
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	1e58      	subs	r0, r3, #1
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6859      	ldr	r1, [r3, #4]
 80072dc:	460b      	mov	r3, r1
 80072de:	005b      	lsls	r3, r3, #1
 80072e0:	440b      	add	r3, r1
 80072e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80072e6:	3301      	adds	r3, #1
 80072e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	bf0c      	ite	eq
 80072f0:	2301      	moveq	r3, #1
 80072f2:	2300      	movne	r3, #0
 80072f4:	b2db      	uxtb	r3, r3
 80072f6:	e012      	b.n	800731e <HAL_I2C_Init+0x18e>
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	1e58      	subs	r0, r3, #1
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6859      	ldr	r1, [r3, #4]
 8007300:	460b      	mov	r3, r1
 8007302:	009b      	lsls	r3, r3, #2
 8007304:	440b      	add	r3, r1
 8007306:	0099      	lsls	r1, r3, #2
 8007308:	440b      	add	r3, r1
 800730a:	fbb0 f3f3 	udiv	r3, r0, r3
 800730e:	3301      	adds	r3, #1
 8007310:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007314:	2b00      	cmp	r3, #0
 8007316:	bf0c      	ite	eq
 8007318:	2301      	moveq	r3, #1
 800731a:	2300      	movne	r3, #0
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b00      	cmp	r3, #0
 8007320:	d001      	beq.n	8007326 <HAL_I2C_Init+0x196>
 8007322:	2301      	movs	r3, #1
 8007324:	e022      	b.n	800736c <HAL_I2C_Init+0x1dc>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	2b00      	cmp	r3, #0
 800732c:	d10e      	bne.n	800734c <HAL_I2C_Init+0x1bc>
 800732e:	68fb      	ldr	r3, [r7, #12]
 8007330:	1e58      	subs	r0, r3, #1
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6859      	ldr	r1, [r3, #4]
 8007336:	460b      	mov	r3, r1
 8007338:	005b      	lsls	r3, r3, #1
 800733a:	440b      	add	r3, r1
 800733c:	fbb0 f3f3 	udiv	r3, r0, r3
 8007340:	3301      	adds	r3, #1
 8007342:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007346:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800734a:	e00f      	b.n	800736c <HAL_I2C_Init+0x1dc>
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	1e58      	subs	r0, r3, #1
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	6859      	ldr	r1, [r3, #4]
 8007354:	460b      	mov	r3, r1
 8007356:	009b      	lsls	r3, r3, #2
 8007358:	440b      	add	r3, r1
 800735a:	0099      	lsls	r1, r3, #2
 800735c:	440b      	add	r3, r1
 800735e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007362:	3301      	adds	r3, #1
 8007364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007368:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800736c:	6879      	ldr	r1, [r7, #4]
 800736e:	6809      	ldr	r1, [r1, #0]
 8007370:	4313      	orrs	r3, r2
 8007372:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	69da      	ldr	r2, [r3, #28]
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6a1b      	ldr	r3, [r3, #32]
 8007386:	431a      	orrs	r2, r3
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	689b      	ldr	r3, [r3, #8]
 8007396:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800739a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800739e:	687a      	ldr	r2, [r7, #4]
 80073a0:	6911      	ldr	r1, [r2, #16]
 80073a2:	687a      	ldr	r2, [r7, #4]
 80073a4:	68d2      	ldr	r2, [r2, #12]
 80073a6:	4311      	orrs	r1, r2
 80073a8:	687a      	ldr	r2, [r7, #4]
 80073aa:	6812      	ldr	r2, [r2, #0]
 80073ac:	430b      	orrs	r3, r1
 80073ae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	68db      	ldr	r3, [r3, #12]
 80073b6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	695a      	ldr	r2, [r3, #20]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	699b      	ldr	r3, [r3, #24]
 80073c2:	431a      	orrs	r2, r3
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	430a      	orrs	r2, r1
 80073ca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f042 0201 	orr.w	r2, r2, #1
 80073da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	2220      	movs	r2, #32
 80073e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	2200      	movs	r2, #0
 80073ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2200      	movs	r2, #0
 80073f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80073f8:	2300      	movs	r3, #0
}
 80073fa:	4618      	mov	r0, r3
 80073fc:	3710      	adds	r7, #16
 80073fe:	46bd      	mov	sp, r7
 8007400:	bd80      	pop	{r7, pc}
 8007402:	bf00      	nop
 8007404:	000186a0 	.word	0x000186a0
 8007408:	001e847f 	.word	0x001e847f
 800740c:	003d08ff 	.word	0x003d08ff
 8007410:	431bde83 	.word	0x431bde83
 8007414:	10624dd3 	.word	0x10624dd3

08007418 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8007418:	b480      	push	{r7}
 800741a:	b087      	sub	sp, #28
 800741c:	af00      	add	r7, sp, #0
 800741e:	60f8      	str	r0, [r7, #12]
 8007420:	607a      	str	r2, [r7, #4]
 8007422:	461a      	mov	r2, r3
 8007424:	460b      	mov	r3, r1
 8007426:	817b      	strh	r3, [r7, #10]
 8007428:	4613      	mov	r3, r2
 800742a:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 800742c:	2300      	movs	r3, #0
 800742e:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007436:	b2db      	uxtb	r3, r3
 8007438:	2b20      	cmp	r3, #32
 800743a:	f040 8085 	bne.w	8007548 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 800743e:	4b45      	ldr	r3, [pc, #276]	; (8007554 <HAL_I2C_Master_Transmit_IT+0x13c>)
 8007440:	681b      	ldr	r3, [r3, #0]
 8007442:	08db      	lsrs	r3, r3, #3
 8007444:	4a44      	ldr	r2, [pc, #272]	; (8007558 <HAL_I2C_Master_Transmit_IT+0x140>)
 8007446:	fba2 2303 	umull	r2, r3, r2, r3
 800744a:	0a1a      	lsrs	r2, r3, #8
 800744c:	4613      	mov	r3, r2
 800744e:	009b      	lsls	r3, r3, #2
 8007450:	4413      	add	r3, r2
 8007452:	009a      	lsls	r2, r3, #2
 8007454:	4413      	add	r3, r2
 8007456:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8007458:	697b      	ldr	r3, [r7, #20]
 800745a:	3b01      	subs	r3, #1
 800745c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d116      	bne.n	8007492 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	2200      	movs	r2, #0
 8007468:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	2220      	movs	r2, #32
 800746e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800747e:	f043 0220 	orr.w	r2, r3, #32
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	2200      	movs	r2, #0
 800748a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800748e:	2301      	movs	r3, #1
 8007490:	e05b      	b.n	800754a <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	699b      	ldr	r3, [r3, #24]
 8007498:	f003 0302 	and.w	r3, r3, #2
 800749c:	2b02      	cmp	r3, #2
 800749e:	d0db      	beq.n	8007458 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074a6:	2b01      	cmp	r3, #1
 80074a8:	d101      	bne.n	80074ae <HAL_I2C_Master_Transmit_IT+0x96>
 80074aa:	2302      	movs	r3, #2
 80074ac:	e04d      	b.n	800754a <HAL_I2C_Master_Transmit_IT+0x132>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	2201      	movs	r2, #1
 80074b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	f003 0301 	and.w	r3, r3, #1
 80074c0:	2b01      	cmp	r3, #1
 80074c2:	d007      	beq.n	80074d4 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	681a      	ldr	r2, [r3, #0]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f042 0201 	orr.w	r2, r2, #1
 80074d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	681a      	ldr	r2, [r3, #0]
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2221      	movs	r2, #33	; 0x21
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	2210      	movs	r2, #16
 80074f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	2200      	movs	r2, #0
 80074f8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007500:	68fb      	ldr	r3, [r7, #12]
 8007502:	893a      	ldrh	r2, [r7, #8]
 8007504:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800750a:	b29a      	uxth	r2, r3
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	4a12      	ldr	r2, [pc, #72]	; (800755c <HAL_I2C_Master_Transmit_IT+0x144>)
 8007514:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8007516:	897a      	ldrh	r2, [r7, #10]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	685a      	ldr	r2, [r3, #4]
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8007532:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	681a      	ldr	r2, [r3, #0]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007542:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007544:	2300      	movs	r3, #0
 8007546:	e000      	b.n	800754a <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8007548:	2302      	movs	r3, #2
  }
}
 800754a:	4618      	mov	r0, r3
 800754c:	371c      	adds	r7, #28
 800754e:	46bd      	mov	sp, r7
 8007550:	bc80      	pop	{r7}
 8007552:	4770      	bx	lr
 8007554:	20000054 	.word	0x20000054
 8007558:	14f8b589 	.word	0x14f8b589
 800755c:	ffff0000 	.word	0xffff0000

08007560 <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8007560:	b480      	push	{r7}
 8007562:	b087      	sub	sp, #28
 8007564:	af00      	add	r7, sp, #0
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	607a      	str	r2, [r7, #4]
 800756a:	461a      	mov	r2, r3
 800756c:	460b      	mov	r3, r1
 800756e:	817b      	strh	r3, [r7, #10]
 8007570:	4613      	mov	r3, r2
 8007572:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8007574:	2300      	movs	r3, #0
 8007576:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800757e:	b2db      	uxtb	r3, r3
 8007580:	2b20      	cmp	r3, #32
 8007582:	f040 808d 	bne.w	80076a0 <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8007586:	4b49      	ldr	r3, [pc, #292]	; (80076ac <HAL_I2C_Master_Receive_IT+0x14c>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	08db      	lsrs	r3, r3, #3
 800758c:	4a48      	ldr	r2, [pc, #288]	; (80076b0 <HAL_I2C_Master_Receive_IT+0x150>)
 800758e:	fba2 2303 	umull	r2, r3, r2, r3
 8007592:	0a1a      	lsrs	r2, r3, #8
 8007594:	4613      	mov	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	4413      	add	r3, r2
 800759a:	009a      	lsls	r2, r3, #2
 800759c:	4413      	add	r3, r2
 800759e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 80075a0:	697b      	ldr	r3, [r7, #20]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 80075a6:	697b      	ldr	r3, [r7, #20]
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d116      	bne.n	80075da <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	2200      	movs	r2, #0
 80075b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	2220      	movs	r2, #32
 80075b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	2200      	movs	r2, #0
 80075be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c6:	f043 0220 	orr.w	r2, r3, #32
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	2200      	movs	r2, #0
 80075d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80075d6:	2301      	movs	r3, #1
 80075d8:	e063      	b.n	80076a2 <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	699b      	ldr	r3, [r3, #24]
 80075e0:	f003 0302 	and.w	r3, r3, #2
 80075e4:	2b02      	cmp	r3, #2
 80075e6:	d0db      	beq.n	80075a0 <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80075ee:	2b01      	cmp	r3, #1
 80075f0:	d101      	bne.n	80075f6 <HAL_I2C_Master_Receive_IT+0x96>
 80075f2:	2302      	movs	r3, #2
 80075f4:	e055      	b.n	80076a2 <HAL_I2C_Master_Receive_IT+0x142>
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2201      	movs	r2, #1
 80075fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0301 	and.w	r3, r3, #1
 8007608:	2b01      	cmp	r3, #1
 800760a:	d007      	beq.n	800761c <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681a      	ldr	r2, [r3, #0]
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f042 0201 	orr.w	r2, r2, #1
 800761a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	681a      	ldr	r2, [r3, #0]
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800762a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800762c:	68fb      	ldr	r3, [r7, #12]
 800762e:	2222      	movs	r2, #34	; 0x22
 8007630:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2210      	movs	r2, #16
 8007638:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	687a      	ldr	r2, [r7, #4]
 8007646:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	893a      	ldrh	r2, [r7, #8]
 800764c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007652:	b29a      	uxth	r2, r3
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	4a16      	ldr	r2, [pc, #88]	; (80076b4 <HAL_I2C_Master_Receive_IT+0x154>)
 800765c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800765e:	897a      	ldrh	r2, [r7, #10]
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	645a      	str	r2, [r3, #68]	; 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	2200      	movs	r2, #0
 8007668:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	685a      	ldr	r2, [r3, #4]
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 800767a:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800768a:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	681a      	ldr	r2, [r3, #0]
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800769a:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800769c:	2300      	movs	r3, #0
 800769e:	e000      	b.n	80076a2 <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 80076a0:	2302      	movs	r3, #2
  }
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	371c      	adds	r7, #28
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bc80      	pop	{r7}
 80076aa:	4770      	bx	lr
 80076ac:	20000054 	.word	0x20000054
 80076b0:	14f8b589 	.word	0x14f8b589
 80076b4:	ffff0000 	.word	0xffff0000

080076b8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b088      	sub	sp, #32
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	685b      	ldr	r3, [r3, #4]
 80076ca:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076d8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076e0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80076e2:	7bfb      	ldrb	r3, [r7, #15]
 80076e4:	2b10      	cmp	r3, #16
 80076e6:	d003      	beq.n	80076f0 <HAL_I2C_EV_IRQHandler+0x38>
 80076e8:	7bfb      	ldrb	r3, [r7, #15]
 80076ea:	2b40      	cmp	r3, #64	; 0x40
 80076ec:	f040 80c1 	bne.w	8007872 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	681b      	ldr	r3, [r3, #0]
 80076f4:	699b      	ldr	r3, [r3, #24]
 80076f6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	695b      	ldr	r3, [r3, #20]
 80076fe:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8007700:	69fb      	ldr	r3, [r7, #28]
 8007702:	f003 0301 	and.w	r3, r3, #1
 8007706:	2b00      	cmp	r3, #0
 8007708:	d10d      	bne.n	8007726 <HAL_I2C_EV_IRQHandler+0x6e>
 800770a:	693b      	ldr	r3, [r7, #16]
 800770c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007710:	d003      	beq.n	800771a <HAL_I2C_EV_IRQHandler+0x62>
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007718:	d101      	bne.n	800771e <HAL_I2C_EV_IRQHandler+0x66>
 800771a:	2301      	movs	r3, #1
 800771c:	e000      	b.n	8007720 <HAL_I2C_EV_IRQHandler+0x68>
 800771e:	2300      	movs	r3, #0
 8007720:	2b01      	cmp	r3, #1
 8007722:	f000 8132 	beq.w	800798a <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007726:	69fb      	ldr	r3, [r7, #28]
 8007728:	f003 0301 	and.w	r3, r3, #1
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00c      	beq.n	800774a <HAL_I2C_EV_IRQHandler+0x92>
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	0a5b      	lsrs	r3, r3, #9
 8007734:	f003 0301 	and.w	r3, r3, #1
 8007738:	2b00      	cmp	r3, #0
 800773a:	d006      	beq.n	800774a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800773c:	6878      	ldr	r0, [r7, #4]
 800773e:	f001 fc51 	bl	8008fe4 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8007742:	6878      	ldr	r0, [r7, #4]
 8007744:	f000 fd53 	bl	80081ee <I2C_Master_SB>
 8007748:	e092      	b.n	8007870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800774a:	69fb      	ldr	r3, [r7, #28]
 800774c:	08db      	lsrs	r3, r3, #3
 800774e:	f003 0301 	and.w	r3, r3, #1
 8007752:	2b00      	cmp	r3, #0
 8007754:	d009      	beq.n	800776a <HAL_I2C_EV_IRQHandler+0xb2>
 8007756:	697b      	ldr	r3, [r7, #20]
 8007758:	0a5b      	lsrs	r3, r3, #9
 800775a:	f003 0301 	and.w	r3, r3, #1
 800775e:	2b00      	cmp	r3, #0
 8007760:	d003      	beq.n	800776a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fdc8 	bl	80082f8 <I2C_Master_ADD10>
 8007768:	e082      	b.n	8007870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800776a:	69fb      	ldr	r3, [r7, #28]
 800776c:	085b      	lsrs	r3, r3, #1
 800776e:	f003 0301 	and.w	r3, r3, #1
 8007772:	2b00      	cmp	r3, #0
 8007774:	d009      	beq.n	800778a <HAL_I2C_EV_IRQHandler+0xd2>
 8007776:	697b      	ldr	r3, [r7, #20]
 8007778:	0a5b      	lsrs	r3, r3, #9
 800777a:	f003 0301 	and.w	r3, r3, #1
 800777e:	2b00      	cmp	r3, #0
 8007780:	d003      	beq.n	800778a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8007782:	6878      	ldr	r0, [r7, #4]
 8007784:	f000 fde1 	bl	800834a <I2C_Master_ADDR>
 8007788:	e072      	b.n	8007870 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	089b      	lsrs	r3, r3, #2
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	d03b      	beq.n	800780e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	685b      	ldr	r3, [r3, #4]
 800779c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80077a0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80077a4:	f000 80f3 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80077a8:	69fb      	ldr	r3, [r7, #28]
 80077aa:	09db      	lsrs	r3, r3, #7
 80077ac:	f003 0301 	and.w	r3, r3, #1
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d00f      	beq.n	80077d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	0a9b      	lsrs	r3, r3, #10
 80077b8:	f003 0301 	and.w	r3, r3, #1
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d009      	beq.n	80077d4 <HAL_I2C_EV_IRQHandler+0x11c>
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	089b      	lsrs	r3, r3, #2
 80077c4:	f003 0301 	and.w	r3, r3, #1
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	d103      	bne.n	80077d4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80077cc:	6878      	ldr	r0, [r7, #4]
 80077ce:	f000 f9cd 	bl	8007b6c <I2C_MasterTransmit_TXE>
 80077d2:	e04d      	b.n	8007870 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80077d4:	69fb      	ldr	r3, [r7, #28]
 80077d6:	089b      	lsrs	r3, r3, #2
 80077d8:	f003 0301 	and.w	r3, r3, #1
 80077dc:	2b00      	cmp	r3, #0
 80077de:	f000 80d6 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	0a5b      	lsrs	r3, r3, #9
 80077e6:	f003 0301 	and.w	r3, r3, #1
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	f000 80cf 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80077f0:	7bbb      	ldrb	r3, [r7, #14]
 80077f2:	2b21      	cmp	r3, #33	; 0x21
 80077f4:	d103      	bne.n	80077fe <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80077f6:	6878      	ldr	r0, [r7, #4]
 80077f8:	f000 fa54 	bl	8007ca4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80077fc:	e0c7      	b.n	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80077fe:	7bfb      	ldrb	r3, [r7, #15]
 8007800:	2b40      	cmp	r3, #64	; 0x40
 8007802:	f040 80c4 	bne.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fac2 	bl	8007d90 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800780c:	e0bf      	b.n	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800781c:	f000 80b7 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007820:	69fb      	ldr	r3, [r7, #28]
 8007822:	099b      	lsrs	r3, r3, #6
 8007824:	f003 0301 	and.w	r3, r3, #1
 8007828:	2b00      	cmp	r3, #0
 800782a:	d00f      	beq.n	800784c <HAL_I2C_EV_IRQHandler+0x194>
 800782c:	697b      	ldr	r3, [r7, #20]
 800782e:	0a9b      	lsrs	r3, r3, #10
 8007830:	f003 0301 	and.w	r3, r3, #1
 8007834:	2b00      	cmp	r3, #0
 8007836:	d009      	beq.n	800784c <HAL_I2C_EV_IRQHandler+0x194>
 8007838:	69fb      	ldr	r3, [r7, #28]
 800783a:	089b      	lsrs	r3, r3, #2
 800783c:	f003 0301 	and.w	r3, r3, #1
 8007840:	2b00      	cmp	r3, #0
 8007842:	d103      	bne.n	800784c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f000 fb37 	bl	8007eb8 <I2C_MasterReceive_RXNE>
 800784a:	e011      	b.n	8007870 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800784c:	69fb      	ldr	r3, [r7, #28]
 800784e:	089b      	lsrs	r3, r3, #2
 8007850:	f003 0301 	and.w	r3, r3, #1
 8007854:	2b00      	cmp	r3, #0
 8007856:	f000 809a 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
 800785a:	697b      	ldr	r3, [r7, #20]
 800785c:	0a5b      	lsrs	r3, r3, #9
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	2b00      	cmp	r3, #0
 8007864:	f000 8093 	beq.w	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007868:	6878      	ldr	r0, [r7, #4]
 800786a:	f000 fbd6 	bl	800801a <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800786e:	e08e      	b.n	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
 8007870:	e08d      	b.n	800798e <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007876:	2b00      	cmp	r3, #0
 8007878:	d004      	beq.n	8007884 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	695b      	ldr	r3, [r3, #20]
 8007880:	61fb      	str	r3, [r7, #28]
 8007882:	e007      	b.n	8007894 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	699b      	ldr	r3, [r3, #24]
 800788a:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	085b      	lsrs	r3, r3, #1
 8007898:	f003 0301 	and.w	r3, r3, #1
 800789c:	2b00      	cmp	r3, #0
 800789e:	d012      	beq.n	80078c6 <HAL_I2C_EV_IRQHandler+0x20e>
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	0a5b      	lsrs	r3, r3, #9
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	d00c      	beq.n	80078c6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d003      	beq.n	80078bc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80078bc:	69b9      	ldr	r1, [r7, #24]
 80078be:	6878      	ldr	r0, [r7, #4]
 80078c0:	f000 ff9a 	bl	80087f8 <I2C_Slave_ADDR>
 80078c4:	e066      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80078c6:	69fb      	ldr	r3, [r7, #28]
 80078c8:	091b      	lsrs	r3, r3, #4
 80078ca:	f003 0301 	and.w	r3, r3, #1
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d009      	beq.n	80078e6 <HAL_I2C_EV_IRQHandler+0x22e>
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	0a5b      	lsrs	r3, r3, #9
 80078d6:	f003 0301 	and.w	r3, r3, #1
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d003      	beq.n	80078e6 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80078de:	6878      	ldr	r0, [r7, #4]
 80078e0:	f000 ffd4 	bl	800888c <I2C_Slave_STOPF>
 80078e4:	e056      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80078e6:	7bbb      	ldrb	r3, [r7, #14]
 80078e8:	2b21      	cmp	r3, #33	; 0x21
 80078ea:	d002      	beq.n	80078f2 <HAL_I2C_EV_IRQHandler+0x23a>
 80078ec:	7bbb      	ldrb	r3, [r7, #14]
 80078ee:	2b29      	cmp	r3, #41	; 0x29
 80078f0:	d125      	bne.n	800793e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80078f2:	69fb      	ldr	r3, [r7, #28]
 80078f4:	09db      	lsrs	r3, r3, #7
 80078f6:	f003 0301 	and.w	r3, r3, #1
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00f      	beq.n	800791e <HAL_I2C_EV_IRQHandler+0x266>
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	0a9b      	lsrs	r3, r3, #10
 8007902:	f003 0301 	and.w	r3, r3, #1
 8007906:	2b00      	cmp	r3, #0
 8007908:	d009      	beq.n	800791e <HAL_I2C_EV_IRQHandler+0x266>
 800790a:	69fb      	ldr	r3, [r7, #28]
 800790c:	089b      	lsrs	r3, r3, #2
 800790e:	f003 0301 	and.w	r3, r3, #1
 8007912:	2b00      	cmp	r3, #0
 8007914:	d103      	bne.n	800791e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8007916:	6878      	ldr	r0, [r7, #4]
 8007918:	f000 feb2 	bl	8008680 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800791c:	e039      	b.n	8007992 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800791e:	69fb      	ldr	r3, [r7, #28]
 8007920:	089b      	lsrs	r3, r3, #2
 8007922:	f003 0301 	and.w	r3, r3, #1
 8007926:	2b00      	cmp	r3, #0
 8007928:	d033      	beq.n	8007992 <HAL_I2C_EV_IRQHandler+0x2da>
 800792a:	697b      	ldr	r3, [r7, #20]
 800792c:	0a5b      	lsrs	r3, r3, #9
 800792e:	f003 0301 	and.w	r3, r3, #1
 8007932:	2b00      	cmp	r3, #0
 8007934:	d02d      	beq.n	8007992 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 fedf 	bl	80086fa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800793c:	e029      	b.n	8007992 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800793e:	69fb      	ldr	r3, [r7, #28]
 8007940:	099b      	lsrs	r3, r3, #6
 8007942:	f003 0301 	and.w	r3, r3, #1
 8007946:	2b00      	cmp	r3, #0
 8007948:	d00f      	beq.n	800796a <HAL_I2C_EV_IRQHandler+0x2b2>
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	0a9b      	lsrs	r3, r3, #10
 800794e:	f003 0301 	and.w	r3, r3, #1
 8007952:	2b00      	cmp	r3, #0
 8007954:	d009      	beq.n	800796a <HAL_I2C_EV_IRQHandler+0x2b2>
 8007956:	69fb      	ldr	r3, [r7, #28]
 8007958:	089b      	lsrs	r3, r3, #2
 800795a:	f003 0301 	and.w	r3, r3, #1
 800795e:	2b00      	cmp	r3, #0
 8007960:	d103      	bne.n	800796a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8007962:	6878      	ldr	r0, [r7, #4]
 8007964:	f000 fee9 	bl	800873a <I2C_SlaveReceive_RXNE>
 8007968:	e014      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	089b      	lsrs	r3, r3, #2
 800796e:	f003 0301 	and.w	r3, r3, #1
 8007972:	2b00      	cmp	r3, #0
 8007974:	d00e      	beq.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
 8007976:	697b      	ldr	r3, [r7, #20]
 8007978:	0a5b      	lsrs	r3, r3, #9
 800797a:	f003 0301 	and.w	r3, r3, #1
 800797e:	2b00      	cmp	r3, #0
 8007980:	d008      	beq.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f000 ff17 	bl	80087b6 <I2C_SlaveReceive_BTF>
 8007988:	e004      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800798a:	bf00      	nop
 800798c:	e002      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800798e:	bf00      	nop
 8007990:	e000      	b.n	8007994 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007992:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8007994:	3720      	adds	r7, #32
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b08a      	sub	sp, #40	; 0x28
 800799e:	af00      	add	r7, sp, #0
 80079a0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	695b      	ldr	r3, [r3, #20]
 80079a8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80079b2:	2300      	movs	r3, #0
 80079b4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079bc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80079be:	6a3b      	ldr	r3, [r7, #32]
 80079c0:	0a1b      	lsrs	r3, r3, #8
 80079c2:	f003 0301 	and.w	r3, r3, #1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d016      	beq.n	80079f8 <HAL_I2C_ER_IRQHandler+0x5e>
 80079ca:	69fb      	ldr	r3, [r7, #28]
 80079cc:	0a1b      	lsrs	r3, r3, #8
 80079ce:	f003 0301 	and.w	r3, r3, #1
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	d010      	beq.n	80079f8 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80079d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079d8:	f043 0301 	orr.w	r3, r3, #1
 80079dc:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80079e6:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	681a      	ldr	r2, [r3, #0]
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80079f6:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80079f8:	6a3b      	ldr	r3, [r7, #32]
 80079fa:	0a5b      	lsrs	r3, r3, #9
 80079fc:	f003 0301 	and.w	r3, r3, #1
 8007a00:	2b00      	cmp	r3, #0
 8007a02:	d00e      	beq.n	8007a22 <HAL_I2C_ER_IRQHandler+0x88>
 8007a04:	69fb      	ldr	r3, [r7, #28]
 8007a06:	0a1b      	lsrs	r3, r3, #8
 8007a08:	f003 0301 	and.w	r3, r3, #1
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d008      	beq.n	8007a22 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8007a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a12:	f043 0302 	orr.w	r3, r3, #2
 8007a16:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8007a20:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007a22:	6a3b      	ldr	r3, [r7, #32]
 8007a24:	0a9b      	lsrs	r3, r3, #10
 8007a26:	f003 0301 	and.w	r3, r3, #1
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d03f      	beq.n	8007aae <HAL_I2C_ER_IRQHandler+0x114>
 8007a2e:	69fb      	ldr	r3, [r7, #28]
 8007a30:	0a1b      	lsrs	r3, r3, #8
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d039      	beq.n	8007aae <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8007a3a:	7efb      	ldrb	r3, [r7, #27]
 8007a3c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a42:	b29b      	uxth	r3, r3
 8007a44:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a4c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a52:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8007a54:	7ebb      	ldrb	r3, [r7, #26]
 8007a56:	2b20      	cmp	r3, #32
 8007a58:	d112      	bne.n	8007a80 <HAL_I2C_ER_IRQHandler+0xe6>
 8007a5a:	697b      	ldr	r3, [r7, #20]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10f      	bne.n	8007a80 <HAL_I2C_ER_IRQHandler+0xe6>
 8007a60:	7cfb      	ldrb	r3, [r7, #19]
 8007a62:	2b21      	cmp	r3, #33	; 0x21
 8007a64:	d008      	beq.n	8007a78 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8007a66:	7cfb      	ldrb	r3, [r7, #19]
 8007a68:	2b29      	cmp	r3, #41	; 0x29
 8007a6a:	d005      	beq.n	8007a78 <HAL_I2C_ER_IRQHandler+0xde>
 8007a6c:	7cfb      	ldrb	r3, [r7, #19]
 8007a6e:	2b28      	cmp	r3, #40	; 0x28
 8007a70:	d106      	bne.n	8007a80 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2b21      	cmp	r3, #33	; 0x21
 8007a76:	d103      	bne.n	8007a80 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f001 f837 	bl	8008aec <I2C_Slave_AF>
 8007a7e:	e016      	b.n	8007aae <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007a88:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007a8c:	f043 0304 	orr.w	r3, r3, #4
 8007a90:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8007a92:	7efb      	ldrb	r3, [r7, #27]
 8007a94:	2b10      	cmp	r3, #16
 8007a96:	d002      	beq.n	8007a9e <HAL_I2C_ER_IRQHandler+0x104>
 8007a98:	7efb      	ldrb	r3, [r7, #27]
 8007a9a:	2b40      	cmp	r3, #64	; 0x40
 8007a9c:	d107      	bne.n	8007aae <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007aac:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007aae:	6a3b      	ldr	r3, [r7, #32]
 8007ab0:	0adb      	lsrs	r3, r3, #11
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d00e      	beq.n	8007ad8 <HAL_I2C_ER_IRQHandler+0x13e>
 8007aba:	69fb      	ldr	r3, [r7, #28]
 8007abc:	0a1b      	lsrs	r3, r3, #8
 8007abe:	f003 0301 	and.w	r3, r3, #1
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d008      	beq.n	8007ad8 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8007ac6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ac8:	f043 0308 	orr.w	r3, r3, #8
 8007acc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8007ad6:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d008      	beq.n	8007af0 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007ae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ae4:	431a      	orrs	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f001 f86e 	bl	8008bcc <I2C_ITError>
  }
}
 8007af0:	bf00      	nop
 8007af2:	3728      	adds	r7, #40	; 0x28
 8007af4:	46bd      	mov	sp, r7
 8007af6:	bd80      	pop	{r7, pc}

08007af8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8007b00:	bf00      	nop
 8007b02:	370c      	adds	r7, #12
 8007b04:	46bd      	mov	sp, r7
 8007b06:	bc80      	pop	{r7}
 8007b08:	4770      	bx	lr

08007b0a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007b0a:	b480      	push	{r7}
 8007b0c:	b083      	sub	sp, #12
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007b12:	bf00      	nop
 8007b14:	370c      	adds	r7, #12
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bc80      	pop	{r7}
 8007b1a:	4770      	bx	lr

08007b1c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b083      	sub	sp, #12
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	460b      	mov	r3, r1
 8007b26:	70fb      	strb	r3, [r7, #3]
 8007b28:	4613      	mov	r3, r2
 8007b2a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007b2c:	bf00      	nop
 8007b2e:	370c      	adds	r7, #12
 8007b30:	46bd      	mov	sp, r7
 8007b32:	bc80      	pop	{r7}
 8007b34:	4770      	bx	lr

08007b36 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007b36:	b480      	push	{r7}
 8007b38:	b083      	sub	sp, #12
 8007b3a:	af00      	add	r7, sp, #0
 8007b3c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007b3e:	bf00      	nop
 8007b40:	370c      	adds	r7, #12
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bc80      	pop	{r7}
 8007b46:	4770      	bx	lr

08007b48 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007b48:	b480      	push	{r7}
 8007b4a:	b083      	sub	sp, #12
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007b50:	bf00      	nop
 8007b52:	370c      	adds	r7, #12
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bc80      	pop	{r7}
 8007b58:	4770      	bx	lr

08007b5a <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007b5a:	b480      	push	{r7}
 8007b5c:	b083      	sub	sp, #12
 8007b5e:	af00      	add	r7, sp, #0
 8007b60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8007b62:	bf00      	nop
 8007b64:	370c      	adds	r7, #12
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bc80      	pop	{r7}
 8007b6a:	4770      	bx	lr

08007b6c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007b6c:	b580      	push	{r7, lr}
 8007b6e:	b084      	sub	sp, #16
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b7a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b82:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b88:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d150      	bne.n	8007c34 <I2C_MasterTransmit_TXE+0xc8>
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	2b21      	cmp	r3, #33	; 0x21
 8007b96:	d14d      	bne.n	8007c34 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b08      	cmp	r3, #8
 8007b9c:	d01d      	beq.n	8007bda <I2C_MasterTransmit_TXE+0x6e>
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	2b20      	cmp	r3, #32
 8007ba2:	d01a      	beq.n	8007bda <I2C_MasterTransmit_TXE+0x6e>
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007baa:	d016      	beq.n	8007bda <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	685a      	ldr	r2, [r3, #4]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007bba:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2211      	movs	r2, #17
 8007bc0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	2220      	movs	r2, #32
 8007bce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8007bd2:	6878      	ldr	r0, [r7, #4]
 8007bd4:	f7fc fd84 	bl	80046e0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007bd8:	e060      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	685a      	ldr	r2, [r3, #4]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007be8:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007bf8:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	2220      	movs	r2, #32
 8007c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c0e:	b2db      	uxtb	r3, r3
 8007c10:	2b40      	cmp	r3, #64	; 0x40
 8007c12:	d107      	bne.n	8007c24 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2200      	movs	r2, #0
 8007c18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007c1c:	6878      	ldr	r0, [r7, #4]
 8007c1e:	f7ff ff93 	bl	8007b48 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007c22:	e03b      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	2200      	movs	r2, #0
 8007c28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f7fc fd57 	bl	80046e0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007c32:	e033      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007c34:	7bfb      	ldrb	r3, [r7, #15]
 8007c36:	2b21      	cmp	r3, #33	; 0x21
 8007c38:	d005      	beq.n	8007c46 <I2C_MasterTransmit_TXE+0xda>
 8007c3a:	7bbb      	ldrb	r3, [r7, #14]
 8007c3c:	2b40      	cmp	r3, #64	; 0x40
 8007c3e:	d12d      	bne.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007c40:	7bfb      	ldrb	r3, [r7, #15]
 8007c42:	2b22      	cmp	r3, #34	; 0x22
 8007c44:	d12a      	bne.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d108      	bne.n	8007c62 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	685a      	ldr	r2, [r3, #4]
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c5e:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007c60:	e01c      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007c68:	b2db      	uxtb	r3, r3
 8007c6a:	2b40      	cmp	r3, #64	; 0x40
 8007c6c:	d103      	bne.n	8007c76 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007c6e:	6878      	ldr	r0, [r7, #4]
 8007c70:	f000 f88e 	bl	8007d90 <I2C_MemoryTransmit_TXE_BTF>
}
 8007c74:	e012      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c7a:	781a      	ldrb	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007c9a:	e7ff      	b.n	8007c9c <I2C_MasterTransmit_TXE+0x130>
 8007c9c:	bf00      	nop
 8007c9e:	3710      	adds	r7, #16
 8007ca0:	46bd      	mov	sp, r7
 8007ca2:	bd80      	pop	{r7, pc}

08007ca4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007ca4:	b580      	push	{r7, lr}
 8007ca6:	b084      	sub	sp, #16
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cb0:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007cb2:	687b      	ldr	r3, [r7, #4]
 8007cb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cb8:	b2db      	uxtb	r3, r3
 8007cba:	2b21      	cmp	r3, #33	; 0x21
 8007cbc:	d164      	bne.n	8007d88 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d012      	beq.n	8007cee <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ccc:	781a      	ldrb	r2, [r3, #0]
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd8:	1c5a      	adds	r2, r3, #1
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ce2:	b29b      	uxth	r3, r3
 8007ce4:	3b01      	subs	r3, #1
 8007ce6:	b29a      	uxth	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007cec:	e04c      	b.n	8007d88 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	2b08      	cmp	r3, #8
 8007cf2:	d01d      	beq.n	8007d30 <I2C_MasterTransmit_BTF+0x8c>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	2b20      	cmp	r3, #32
 8007cf8:	d01a      	beq.n	8007d30 <I2C_MasterTransmit_BTF+0x8c>
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007d00:	d016      	beq.n	8007d30 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	685a      	ldr	r2, [r3, #4]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d10:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2211      	movs	r2, #17
 8007d16:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	2220      	movs	r2, #32
 8007d24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7fc fcd9 	bl	80046e0 <HAL_I2C_MasterTxCpltCallback>
}
 8007d2e:	e02b      	b.n	8007d88 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007d3e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	681a      	ldr	r2, [r3, #0]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d4e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2200      	movs	r2, #0
 8007d54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2220      	movs	r2, #32
 8007d5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b40      	cmp	r3, #64	; 0x40
 8007d68:	d107      	bne.n	8007d7a <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f7ff fee8 	bl	8007b48 <HAL_I2C_MemTxCpltCallback>
}
 8007d78:	e006      	b.n	8007d88 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8007d82:	6878      	ldr	r0, [r7, #4]
 8007d84:	f7fc fcac 	bl	80046e0 <HAL_I2C_MasterTxCpltCallback>
}
 8007d88:	bf00      	nop
 8007d8a:	3710      	adds	r7, #16
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b084      	sub	sp, #16
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007d9e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d11d      	bne.n	8007de4 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	d10b      	bne.n	8007dc8 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007db4:	b2da      	uxtb	r2, r3
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dc0:	1c9a      	adds	r2, r3, #2
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8007dc6:	e073      	b.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	121b      	asrs	r3, r3, #8
 8007dd0:	b2da      	uxtb	r2, r3
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ddc:	1c5a      	adds	r2, r3, #1
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007de2:	e065      	b.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007de8:	2b01      	cmp	r3, #1
 8007dea:	d10b      	bne.n	8007e04 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007df0:	b2da      	uxtb	r2, r3
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007e02:	e055      	b.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e08:	2b02      	cmp	r3, #2
 8007e0a:	d151      	bne.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007e0c:	7bfb      	ldrb	r3, [r7, #15]
 8007e0e:	2b22      	cmp	r3, #34	; 0x22
 8007e10:	d10d      	bne.n	8007e2e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681a      	ldr	r2, [r3, #0]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e20:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007e26:	1c5a      	adds	r2, r3, #1
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8007e2c:	e040      	b.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e32:	b29b      	uxth	r3, r3
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d015      	beq.n	8007e64 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8007e38:	7bfb      	ldrb	r3, [r7, #15]
 8007e3a:	2b21      	cmp	r3, #33	; 0x21
 8007e3c:	d112      	bne.n	8007e64 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e42:	781a      	ldrb	r2, [r3, #0]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4e:	1c5a      	adds	r2, r3, #1
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e58:	b29b      	uxth	r3, r3
 8007e5a:	3b01      	subs	r3, #1
 8007e5c:	b29a      	uxth	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007e62:	e025      	b.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d120      	bne.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8007e6e:	7bfb      	ldrb	r3, [r7, #15]
 8007e70:	2b21      	cmp	r3, #33	; 0x21
 8007e72:	d11d      	bne.n	8007eb0 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	685a      	ldr	r2, [r3, #4]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007e82:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007e92:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	2200      	movs	r2, #0
 8007e98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	2220      	movs	r2, #32
 8007e9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f7ff fe4c 	bl	8007b48 <HAL_I2C_MemTxCpltCallback>
}
 8007eb0:	bf00      	nop
 8007eb2:	3710      	adds	r7, #16
 8007eb4:	46bd      	mov	sp, r7
 8007eb6:	bd80      	pop	{r7, pc}

08007eb8 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b084      	sub	sp, #16
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b22      	cmp	r3, #34	; 0x22
 8007eca:	f040 80a2 	bne.w	8008012 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2b03      	cmp	r3, #3
 8007eda:	d921      	bls.n	8007f20 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	691a      	ldr	r2, [r3, #16]
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee6:	b2d2      	uxtb	r2, r2
 8007ee8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eee:	1c5a      	adds	r2, r3, #1
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ef8:	b29b      	uxth	r3, r3
 8007efa:	3b01      	subs	r3, #1
 8007efc:	b29a      	uxth	r2, r3
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f06:	b29b      	uxth	r3, r3
 8007f08:	2b03      	cmp	r3, #3
 8007f0a:	f040 8082 	bne.w	8008012 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	685a      	ldr	r2, [r3, #4]
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	681b      	ldr	r3, [r3, #0]
 8007f18:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f1c:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 8007f1e:	e078      	b.n	8008012 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f24:	2b02      	cmp	r3, #2
 8007f26:	d074      	beq.n	8008012 <I2C_MasterReceive_RXNE+0x15a>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d002      	beq.n	8007f34 <I2C_MasterReceive_RXNE+0x7c>
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d16e      	bne.n	8008012 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	f001 f823 	bl	8008f80 <I2C_WaitOnSTOPRequestThroughIT>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d142      	bne.n	8007fc6 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f4e:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	685a      	ldr	r2, [r3, #4]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007f5e:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	691a      	ldr	r2, [r3, #16]
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f6a:	b2d2      	uxtb	r2, r2
 8007f6c:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f72:	1c5a      	adds	r2, r3, #1
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f7c:	b29b      	uxth	r3, r3
 8007f7e:	3b01      	subs	r3, #1
 8007f80:	b29a      	uxth	r2, r3
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2220      	movs	r2, #32
 8007f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007f94:	b2db      	uxtb	r3, r3
 8007f96:	2b40      	cmp	r3, #64	; 0x40
 8007f98:	d10a      	bne.n	8007fb0 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8007fa8:	6878      	ldr	r0, [r7, #4]
 8007faa:	f7ff fdd6 	bl	8007b5a <HAL_I2C_MemRxCpltCallback>
}
 8007fae:	e030      	b.n	8008012 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	2212      	movs	r2, #18
 8007fbc:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7fc fba2 	bl	8004708 <HAL_I2C_MasterRxCpltCallback>
}
 8007fc4:	e025      	b.n	8008012 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	685a      	ldr	r2, [r3, #4]
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007fd4:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	691a      	ldr	r2, [r3, #16]
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe0:	b2d2      	uxtb	r2, r2
 8007fe2:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fe8:	1c5a      	adds	r2, r3, #1
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2220      	movs	r2, #32
 8008000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	2200      	movs	r2, #0
 8008008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800800c:	6878      	ldr	r0, [r7, #4]
 800800e:	f7fc fb8f 	bl	8004730 <HAL_I2C_ErrorCallback>
}
 8008012:	bf00      	nop
 8008014:	3710      	adds	r7, #16
 8008016:	46bd      	mov	sp, r7
 8008018:	bd80      	pop	{r7, pc}

0800801a <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800801a:	b580      	push	{r7, lr}
 800801c:	b084      	sub	sp, #16
 800801e:	af00      	add	r7, sp, #0
 8008020:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008026:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800802c:	b29b      	uxth	r3, r3
 800802e:	2b04      	cmp	r3, #4
 8008030:	d11b      	bne.n	800806a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	685a      	ldr	r2, [r3, #4]
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008040:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	691a      	ldr	r2, [r3, #16]
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804c:	b2d2      	uxtb	r2, r2
 800804e:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008054:	1c5a      	adds	r2, r3, #1
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800805e:	b29b      	uxth	r3, r3
 8008060:	3b01      	subs	r3, #1
 8008062:	b29a      	uxth	r2, r3
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8008068:	e0bd      	b.n	80081e6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800806e:	b29b      	uxth	r3, r3
 8008070:	2b03      	cmp	r3, #3
 8008072:	d129      	bne.n	80080c8 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	681b      	ldr	r3, [r3, #0]
 8008078:	685a      	ldr	r2, [r3, #4]
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008082:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2b04      	cmp	r3, #4
 8008088:	d00a      	beq.n	80080a0 <I2C_MasterReceive_BTF+0x86>
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2b02      	cmp	r3, #2
 800808e:	d007      	beq.n	80080a0 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	681a      	ldr	r2, [r3, #0]
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800809e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	691a      	ldr	r2, [r3, #16]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080aa:	b2d2      	uxtb	r2, r2
 80080ac:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080b2:	1c5a      	adds	r2, r3, #1
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080bc:	b29b      	uxth	r3, r3
 80080be:	3b01      	subs	r3, #1
 80080c0:	b29a      	uxth	r2, r3
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80080c6:	e08e      	b.n	80081e6 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080cc:	b29b      	uxth	r3, r3
 80080ce:	2b02      	cmp	r3, #2
 80080d0:	d176      	bne.n	80081c0 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2b01      	cmp	r3, #1
 80080d6:	d002      	beq.n	80080de <I2C_MasterReceive_BTF+0xc4>
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	2b10      	cmp	r3, #16
 80080dc:	d108      	bne.n	80080f0 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080ec:	601a      	str	r2, [r3, #0]
 80080ee:	e019      	b.n	8008124 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b04      	cmp	r3, #4
 80080f4:	d002      	beq.n	80080fc <I2C_MasterReceive_BTF+0xe2>
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	2b02      	cmp	r3, #2
 80080fa:	d108      	bne.n	800810e <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	681a      	ldr	r2, [r3, #0]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800810a:	601a      	str	r2, [r3, #0]
 800810c:	e00a      	b.n	8008124 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	2b10      	cmp	r3, #16
 8008112:	d007      	beq.n	8008124 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	681a      	ldr	r2, [r3, #0]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008122:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	691a      	ldr	r2, [r3, #16]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800812e:	b2d2      	uxtb	r2, r2
 8008130:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008136:	1c5a      	adds	r2, r3, #1
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008140:	b29b      	uxth	r3, r3
 8008142:	3b01      	subs	r3, #1
 8008144:	b29a      	uxth	r2, r3
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	691a      	ldr	r2, [r3, #16]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008154:	b2d2      	uxtb	r2, r2
 8008156:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800815c:	1c5a      	adds	r2, r3, #1
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008166:	b29b      	uxth	r3, r3
 8008168:	3b01      	subs	r3, #1
 800816a:	b29a      	uxth	r2, r3
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	685a      	ldr	r2, [r3, #4]
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800817e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	2220      	movs	r2, #32
 8008184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800818e:	b2db      	uxtb	r3, r3
 8008190:	2b40      	cmp	r3, #64	; 0x40
 8008192:	d10a      	bne.n	80081aa <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2200      	movs	r2, #0
 8008198:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2200      	movs	r2, #0
 80081a0:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f7ff fcd9 	bl	8007b5a <HAL_I2C_MemRxCpltCallback>
}
 80081a8:	e01d      	b.n	80081e6 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	2200      	movs	r2, #0
 80081ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2212      	movs	r2, #18
 80081b6:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f7fc faa5 	bl	8004708 <HAL_I2C_MasterRxCpltCallback>
}
 80081be:	e012      	b.n	80081e6 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	691a      	ldr	r2, [r3, #16]
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ca:	b2d2      	uxtb	r2, r2
 80081cc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d2:	1c5a      	adds	r2, r3, #1
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081dc:	b29b      	uxth	r3, r3
 80081de:	3b01      	subs	r3, #1
 80081e0:	b29a      	uxth	r2, r3
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80081e6:	bf00      	nop
 80081e8:	3710      	adds	r7, #16
 80081ea:	46bd      	mov	sp, r7
 80081ec:	bd80      	pop	{r7, pc}

080081ee <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b083      	sub	sp, #12
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80081fc:	b2db      	uxtb	r3, r3
 80081fe:	2b40      	cmp	r3, #64	; 0x40
 8008200:	d117      	bne.n	8008232 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008206:	2b00      	cmp	r3, #0
 8008208:	d109      	bne.n	800821e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800820e:	b2db      	uxtb	r3, r3
 8008210:	461a      	mov	r2, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800821a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800821c:	e067      	b.n	80082ee <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008222:	b2db      	uxtb	r3, r3
 8008224:	f043 0301 	orr.w	r3, r3, #1
 8008228:	b2da      	uxtb	r2, r3
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	611a      	str	r2, [r3, #16]
}
 8008230:	e05d      	b.n	80082ee <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800823a:	d133      	bne.n	80082a4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008242:	b2db      	uxtb	r3, r3
 8008244:	2b21      	cmp	r3, #33	; 0x21
 8008246:	d109      	bne.n	800825c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800824c:	b2db      	uxtb	r3, r3
 800824e:	461a      	mov	r2, r3
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008258:	611a      	str	r2, [r3, #16]
 800825a:	e008      	b.n	800826e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008260:	b2db      	uxtb	r3, r3
 8008262:	f043 0301 	orr.w	r3, r3, #1
 8008266:	b2da      	uxtb	r2, r3
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008272:	2b00      	cmp	r3, #0
 8008274:	d004      	beq.n	8008280 <I2C_Master_SB+0x92>
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800827a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800827c:	2b00      	cmp	r3, #0
 800827e:	d108      	bne.n	8008292 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008284:	2b00      	cmp	r3, #0
 8008286:	d032      	beq.n	80082ee <I2C_Master_SB+0x100>
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800828c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800828e:	2b00      	cmp	r3, #0
 8008290:	d02d      	beq.n	80082ee <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	685a      	ldr	r2, [r3, #4]
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082a0:	605a      	str	r2, [r3, #4]
}
 80082a2:	e024      	b.n	80082ee <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	d10e      	bne.n	80082ca <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082b0:	b29b      	uxth	r3, r3
 80082b2:	11db      	asrs	r3, r3, #7
 80082b4:	b2db      	uxtb	r3, r3
 80082b6:	f003 0306 	and.w	r3, r3, #6
 80082ba:	b2db      	uxtb	r3, r3
 80082bc:	f063 030f 	orn	r3, r3, #15
 80082c0:	b2da      	uxtb	r2, r3
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	611a      	str	r2, [r3, #16]
}
 80082c8:	e011      	b.n	80082ee <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d10d      	bne.n	80082ee <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80082d6:	b29b      	uxth	r3, r3
 80082d8:	11db      	asrs	r3, r3, #7
 80082da:	b2db      	uxtb	r3, r3
 80082dc:	f003 0306 	and.w	r3, r3, #6
 80082e0:	b2db      	uxtb	r3, r3
 80082e2:	f063 030e 	orn	r3, r3, #14
 80082e6:	b2da      	uxtb	r2, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	611a      	str	r2, [r3, #16]
}
 80082ee:	bf00      	nop
 80082f0:	370c      	adds	r7, #12
 80082f2:	46bd      	mov	sp, r7
 80082f4:	bc80      	pop	{r7}
 80082f6:	4770      	bx	lr

080082f8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008304:	b2da      	uxtb	r2, r3
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	681b      	ldr	r3, [r3, #0]
 800830a:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008310:	2b00      	cmp	r3, #0
 8008312:	d004      	beq.n	800831e <I2C_Master_ADD10+0x26>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008318:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800831a:	2b00      	cmp	r3, #0
 800831c:	d108      	bne.n	8008330 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008322:	2b00      	cmp	r3, #0
 8008324:	d00c      	beq.n	8008340 <I2C_Master_ADD10+0x48>
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800832a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800832c:	2b00      	cmp	r3, #0
 800832e:	d007      	beq.n	8008340 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685a      	ldr	r2, [r3, #4]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800833e:	605a      	str	r2, [r3, #4]
  }
}
 8008340:	bf00      	nop
 8008342:	370c      	adds	r7, #12
 8008344:	46bd      	mov	sp, r7
 8008346:	bc80      	pop	{r7}
 8008348:	4770      	bx	lr

0800834a <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800834a:	b480      	push	{r7}
 800834c:	b091      	sub	sp, #68	; 0x44
 800834e:	af00      	add	r7, sp, #0
 8008350:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008358:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008360:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008366:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800836e:	b2db      	uxtb	r3, r3
 8008370:	2b22      	cmp	r3, #34	; 0x22
 8008372:	f040 8174 	bne.w	800865e <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800837a:	2b00      	cmp	r3, #0
 800837c:	d10f      	bne.n	800839e <I2C_Master_ADDR+0x54>
 800837e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8008382:	2b40      	cmp	r3, #64	; 0x40
 8008384:	d10b      	bne.n	800839e <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008386:	2300      	movs	r3, #0
 8008388:	633b      	str	r3, [r7, #48]	; 0x30
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	695b      	ldr	r3, [r3, #20]
 8008390:	633b      	str	r3, [r7, #48]	; 0x30
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	699b      	ldr	r3, [r3, #24]
 8008398:	633b      	str	r3, [r7, #48]	; 0x30
 800839a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800839c:	e16b      	b.n	8008676 <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d11d      	bne.n	80083e2 <I2C_Master_ADDR+0x98>
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	691b      	ldr	r3, [r3, #16]
 80083aa:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80083ae:	d118      	bne.n	80083e2 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083b0:	2300      	movs	r3, #0
 80083b2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	699b      	ldr	r3, [r3, #24]
 80083c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80083c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	681a      	ldr	r2, [r3, #0]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80083d4:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80083da:	1c5a      	adds	r2, r3, #1
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	651a      	str	r2, [r3, #80]	; 0x50
 80083e0:	e149      	b.n	8008676 <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80083e2:	687b      	ldr	r3, [r7, #4]
 80083e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80083e6:	b29b      	uxth	r3, r3
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d113      	bne.n	8008414 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80083ec:	2300      	movs	r3, #0
 80083ee:	62bb      	str	r3, [r7, #40]	; 0x28
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	695b      	ldr	r3, [r3, #20]
 80083f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	699b      	ldr	r3, [r3, #24]
 80083fe:	62bb      	str	r3, [r7, #40]	; 0x28
 8008400:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	681a      	ldr	r2, [r3, #0]
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008410:	601a      	str	r2, [r3, #0]
 8008412:	e120      	b.n	8008656 <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008418:	b29b      	uxth	r3, r3
 800841a:	2b01      	cmp	r3, #1
 800841c:	f040 808a 	bne.w	8008534 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8008420:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008422:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008426:	d137      	bne.n	8008498 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	681a      	ldr	r2, [r3, #0]
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008436:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	681b      	ldr	r3, [r3, #0]
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008442:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008446:	d113      	bne.n	8008470 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	681a      	ldr	r2, [r3, #0]
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008456:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008458:	2300      	movs	r3, #0
 800845a:	627b      	str	r3, [r7, #36]	; 0x24
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	695b      	ldr	r3, [r3, #20]
 8008462:	627b      	str	r3, [r7, #36]	; 0x24
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	699b      	ldr	r3, [r3, #24]
 800846a:	627b      	str	r3, [r7, #36]	; 0x24
 800846c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800846e:	e0f2      	b.n	8008656 <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008470:	2300      	movs	r3, #0
 8008472:	623b      	str	r3, [r7, #32]
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	695b      	ldr	r3, [r3, #20]
 800847a:	623b      	str	r3, [r7, #32]
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	699b      	ldr	r3, [r3, #24]
 8008482:	623b      	str	r3, [r7, #32]
 8008484:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	681a      	ldr	r2, [r3, #0]
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008494:	601a      	str	r2, [r3, #0]
 8008496:	e0de      	b.n	8008656 <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8008498:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800849a:	2b08      	cmp	r3, #8
 800849c:	d02e      	beq.n	80084fc <I2C_Master_ADDR+0x1b2>
 800849e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084a0:	2b20      	cmp	r3, #32
 80084a2:	d02b      	beq.n	80084fc <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80084a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80084a6:	2b12      	cmp	r3, #18
 80084a8:	d102      	bne.n	80084b0 <I2C_Master_ADDR+0x166>
 80084aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d125      	bne.n	80084fc <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80084b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b2:	2b04      	cmp	r3, #4
 80084b4:	d00e      	beq.n	80084d4 <I2C_Master_ADDR+0x18a>
 80084b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084b8:	2b02      	cmp	r3, #2
 80084ba:	d00b      	beq.n	80084d4 <I2C_Master_ADDR+0x18a>
 80084bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084be:	2b10      	cmp	r3, #16
 80084c0:	d008      	beq.n	80084d4 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	681a      	ldr	r2, [r3, #0]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084d0:	601a      	str	r2, [r3, #0]
 80084d2:	e007      	b.n	80084e4 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	681b      	ldr	r3, [r3, #0]
 80084d8:	681a      	ldr	r2, [r3, #0]
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80084e2:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084e4:	2300      	movs	r3, #0
 80084e6:	61fb      	str	r3, [r7, #28]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	695b      	ldr	r3, [r3, #20]
 80084ee:	61fb      	str	r3, [r7, #28]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	699b      	ldr	r3, [r3, #24]
 80084f6:	61fb      	str	r3, [r7, #28]
 80084f8:	69fb      	ldr	r3, [r7, #28]
 80084fa:	e0ac      	b.n	8008656 <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681a      	ldr	r2, [r3, #0]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800850a:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800850c:	2300      	movs	r3, #0
 800850e:	61bb      	str	r3, [r7, #24]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	695b      	ldr	r3, [r3, #20]
 8008516:	61bb      	str	r3, [r7, #24]
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	699b      	ldr	r3, [r3, #24]
 800851e:	61bb      	str	r3, [r7, #24]
 8008520:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	681a      	ldr	r2, [r3, #0]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008530:	601a      	str	r2, [r3, #0]
 8008532:	e090      	b.n	8008656 <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008538:	b29b      	uxth	r3, r3
 800853a:	2b02      	cmp	r3, #2
 800853c:	d158      	bne.n	80085f0 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800853e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008540:	2b04      	cmp	r3, #4
 8008542:	d021      	beq.n	8008588 <I2C_Master_ADDR+0x23e>
 8008544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008546:	2b02      	cmp	r3, #2
 8008548:	d01e      	beq.n	8008588 <I2C_Master_ADDR+0x23e>
 800854a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800854c:	2b10      	cmp	r3, #16
 800854e:	d01b      	beq.n	8008588 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	681a      	ldr	r2, [r3, #0]
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800855e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008560:	2300      	movs	r3, #0
 8008562:	617b      	str	r3, [r7, #20]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	695b      	ldr	r3, [r3, #20]
 800856a:	617b      	str	r3, [r7, #20]
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	699b      	ldr	r3, [r3, #24]
 8008572:	617b      	str	r3, [r7, #20]
 8008574:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	681a      	ldr	r2, [r3, #0]
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008584:	601a      	str	r2, [r3, #0]
 8008586:	e012      	b.n	80085ae <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	681b      	ldr	r3, [r3, #0]
 800858c:	681a      	ldr	r2, [r3, #0]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008596:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008598:	2300      	movs	r3, #0
 800859a:	613b      	str	r3, [r7, #16]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	613b      	str	r3, [r7, #16]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	699b      	ldr	r3, [r3, #24]
 80085aa:	613b      	str	r3, [r7, #16]
 80085ac:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80085b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80085bc:	d14b      	bne.n	8008656 <I2C_Master_ADDR+0x30c>
 80085be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80085c4:	d00b      	beq.n	80085de <I2C_Master_ADDR+0x294>
 80085c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085c8:	2b01      	cmp	r3, #1
 80085ca:	d008      	beq.n	80085de <I2C_Master_ADDR+0x294>
 80085cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085ce:	2b08      	cmp	r3, #8
 80085d0:	d005      	beq.n	80085de <I2C_Master_ADDR+0x294>
 80085d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085d4:	2b10      	cmp	r3, #16
 80085d6:	d002      	beq.n	80085de <I2C_Master_ADDR+0x294>
 80085d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085da:	2b20      	cmp	r3, #32
 80085dc:	d13b      	bne.n	8008656 <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	681b      	ldr	r3, [r3, #0]
 80085e2:	685a      	ldr	r2, [r3, #4]
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80085ec:	605a      	str	r2, [r3, #4]
 80085ee:	e032      	b.n	8008656 <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	681b      	ldr	r3, [r3, #0]
 80085f4:	681a      	ldr	r2, [r3, #0]
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80085fe:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	685b      	ldr	r3, [r3, #4]
 8008606:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800860a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800860e:	d117      	bne.n	8008640 <I2C_Master_ADDR+0x2f6>
 8008610:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008612:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8008616:	d00b      	beq.n	8008630 <I2C_Master_ADDR+0x2e6>
 8008618:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800861a:	2b01      	cmp	r3, #1
 800861c:	d008      	beq.n	8008630 <I2C_Master_ADDR+0x2e6>
 800861e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008620:	2b08      	cmp	r3, #8
 8008622:	d005      	beq.n	8008630 <I2C_Master_ADDR+0x2e6>
 8008624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008626:	2b10      	cmp	r3, #16
 8008628:	d002      	beq.n	8008630 <I2C_Master_ADDR+0x2e6>
 800862a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800862c:	2b20      	cmp	r3, #32
 800862e:	d107      	bne.n	8008640 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	685a      	ldr	r2, [r3, #4]
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800863e:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008640:	2300      	movs	r3, #0
 8008642:	60fb      	str	r3, [r7, #12]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	695b      	ldr	r3, [r3, #20]
 800864a:	60fb      	str	r3, [r7, #12]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	699b      	ldr	r3, [r3, #24]
 8008652:	60fb      	str	r3, [r7, #12]
 8008654:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	2200      	movs	r2, #0
 800865a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 800865c:	e00b      	b.n	8008676 <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800865e:	2300      	movs	r3, #0
 8008660:	60bb      	str	r3, [r7, #8]
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	695b      	ldr	r3, [r3, #20]
 8008668:	60bb      	str	r3, [r7, #8]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	699b      	ldr	r3, [r3, #24]
 8008670:	60bb      	str	r3, [r7, #8]
 8008672:	68bb      	ldr	r3, [r7, #8]
}
 8008674:	e7ff      	b.n	8008676 <I2C_Master_ADDR+0x32c>
 8008676:	bf00      	nop
 8008678:	3744      	adds	r7, #68	; 0x44
 800867a:	46bd      	mov	sp, r7
 800867c:	bc80      	pop	{r7}
 800867e:	4770      	bx	lr

08008680 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b084      	sub	sp, #16
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800868e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008694:	b29b      	uxth	r3, r3
 8008696:	2b00      	cmp	r3, #0
 8008698:	d02b      	beq.n	80086f2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869e:	781a      	ldrb	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086aa:	1c5a      	adds	r2, r3, #1
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086b4:	b29b      	uxth	r3, r3
 80086b6:	3b01      	subs	r3, #1
 80086b8:	b29a      	uxth	r2, r3
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80086c2:	b29b      	uxth	r3, r3
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d114      	bne.n	80086f2 <I2C_SlaveTransmit_TXE+0x72>
 80086c8:	7bfb      	ldrb	r3, [r7, #15]
 80086ca:	2b29      	cmp	r3, #41	; 0x29
 80086cc:	d111      	bne.n	80086f2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	685a      	ldr	r2, [r3, #4]
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086dc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	2221      	movs	r2, #33	; 0x21
 80086e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2228      	movs	r2, #40	; 0x28
 80086e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f7ff fa03 	bl	8007af8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80086f2:	bf00      	nop
 80086f4:	3710      	adds	r7, #16
 80086f6:	46bd      	mov	sp, r7
 80086f8:	bd80      	pop	{r7, pc}

080086fa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80086fa:	b480      	push	{r7}
 80086fc:	b083      	sub	sp, #12
 80086fe:	af00      	add	r7, sp, #0
 8008700:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008706:	b29b      	uxth	r3, r3
 8008708:	2b00      	cmp	r3, #0
 800870a:	d011      	beq.n	8008730 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008710:	781a      	ldrb	r2, [r3, #0]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871c:	1c5a      	adds	r2, r3, #1
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008726:	b29b      	uxth	r3, r3
 8008728:	3b01      	subs	r3, #1
 800872a:	b29a      	uxth	r2, r3
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8008730:	bf00      	nop
 8008732:	370c      	adds	r7, #12
 8008734:	46bd      	mov	sp, r7
 8008736:	bc80      	pop	{r7}
 8008738:	4770      	bx	lr

0800873a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800873a:	b580      	push	{r7, lr}
 800873c:	b084      	sub	sp, #16
 800873e:	af00      	add	r7, sp, #0
 8008740:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008748:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800874e:	b29b      	uxth	r3, r3
 8008750:	2b00      	cmp	r3, #0
 8008752:	d02c      	beq.n	80087ae <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	691a      	ldr	r2, [r3, #16]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800875e:	b2d2      	uxtb	r2, r2
 8008760:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008766:	1c5a      	adds	r2, r3, #1
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008770:	b29b      	uxth	r3, r3
 8008772:	3b01      	subs	r3, #1
 8008774:	b29a      	uxth	r2, r3
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800877e:	b29b      	uxth	r3, r3
 8008780:	2b00      	cmp	r3, #0
 8008782:	d114      	bne.n	80087ae <I2C_SlaveReceive_RXNE+0x74>
 8008784:	7bfb      	ldrb	r3, [r7, #15]
 8008786:	2b2a      	cmp	r3, #42	; 0x2a
 8008788:	d111      	bne.n	80087ae <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	685a      	ldr	r2, [r3, #4]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008798:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	2222      	movs	r2, #34	; 0x22
 800879e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	2228      	movs	r2, #40	; 0x28
 80087a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f7ff f9ae 	bl	8007b0a <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80087ae:	bf00      	nop
 80087b0:	3710      	adds	r7, #16
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}

080087b6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80087b6:	b480      	push	{r7}
 80087b8:	b083      	sub	sp, #12
 80087ba:	af00      	add	r7, sp, #0
 80087bc:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087c2:	b29b      	uxth	r3, r3
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d012      	beq.n	80087ee <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	691a      	ldr	r2, [r3, #16]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087d2:	b2d2      	uxtb	r2, r2
 80087d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087da:	1c5a      	adds	r2, r3, #1
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	3b01      	subs	r3, #1
 80087e8:	b29a      	uxth	r2, r3
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80087ee:	bf00      	nop
 80087f0:	370c      	adds	r7, #12
 80087f2:	46bd      	mov	sp, r7
 80087f4:	bc80      	pop	{r7}
 80087f6:	4770      	bx	lr

080087f8 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b084      	sub	sp, #16
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
 8008800:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8008802:	2300      	movs	r3, #0
 8008804:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800880c:	b2db      	uxtb	r3, r3
 800880e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008812:	2b28      	cmp	r3, #40	; 0x28
 8008814:	d127      	bne.n	8008866 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	685a      	ldr	r2, [r3, #4]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008824:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008826:	683b      	ldr	r3, [r7, #0]
 8008828:	089b      	lsrs	r3, r3, #2
 800882a:	f003 0301 	and.w	r3, r3, #1
 800882e:	2b00      	cmp	r3, #0
 8008830:	d101      	bne.n	8008836 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008832:	2301      	movs	r3, #1
 8008834:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008836:	683b      	ldr	r3, [r7, #0]
 8008838:	09db      	lsrs	r3, r3, #7
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d103      	bne.n	800884a <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	68db      	ldr	r3, [r3, #12]
 8008846:	81bb      	strh	r3, [r7, #12]
 8008848:	e002      	b.n	8008850 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	699b      	ldr	r3, [r3, #24]
 800884e:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8008858:	89ba      	ldrh	r2, [r7, #12]
 800885a:	7bfb      	ldrb	r3, [r7, #15]
 800885c:	4619      	mov	r1, r3
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f7ff f95c 	bl	8007b1c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008864:	e00e      	b.n	8008884 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008866:	2300      	movs	r3, #0
 8008868:	60bb      	str	r3, [r7, #8]
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	695b      	ldr	r3, [r3, #20]
 8008870:	60bb      	str	r3, [r7, #8]
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	699b      	ldr	r3, [r3, #24]
 8008878:	60bb      	str	r3, [r7, #8]
 800887a:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2200      	movs	r2, #0
 8008880:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8008884:	bf00      	nop
 8008886:	3710      	adds	r7, #16
 8008888:	46bd      	mov	sp, r7
 800888a:	bd80      	pop	{r7, pc}

0800888c <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b084      	sub	sp, #16
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800889a:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	685a      	ldr	r2, [r3, #4]
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80088aa:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80088ac:	2300      	movs	r3, #0
 80088ae:	60bb      	str	r3, [r7, #8]
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	695b      	ldr	r3, [r3, #20]
 80088b6:	60bb      	str	r3, [r7, #8]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	681a      	ldr	r2, [r3, #0]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f042 0201 	orr.w	r2, r2, #1
 80088c6:	601a      	str	r2, [r3, #0]
 80088c8:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80088d8:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80088e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80088e8:	d172      	bne.n	80089d0 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80088ea:	7bfb      	ldrb	r3, [r7, #15]
 80088ec:	2b22      	cmp	r3, #34	; 0x22
 80088ee:	d002      	beq.n	80088f6 <I2C_Slave_STOPF+0x6a>
 80088f0:	7bfb      	ldrb	r3, [r7, #15]
 80088f2:	2b2a      	cmp	r3, #42	; 0x2a
 80088f4:	d135      	bne.n	8008962 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	b29a      	uxth	r2, r3
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008908:	b29b      	uxth	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	d005      	beq.n	800891a <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008912:	f043 0204 	orr.w	r2, r3, #4
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	685a      	ldr	r2, [r3, #4]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008928:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800892e:	4618      	mov	r0, r3
 8008930:	f7fe fa40 	bl	8006db4 <HAL_DMA_GetState>
 8008934:	4603      	mov	r3, r0
 8008936:	2b01      	cmp	r3, #1
 8008938:	d049      	beq.n	80089ce <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800893e:	4a69      	ldr	r2, [pc, #420]	; (8008ae4 <I2C_Slave_STOPF+0x258>)
 8008940:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008946:	4618      	mov	r0, r3
 8008948:	f7fd fef0 	bl	800672c <HAL_DMA_Abort_IT>
 800894c:	4603      	mov	r3, r0
 800894e:	2b00      	cmp	r3, #0
 8008950:	d03d      	beq.n	80089ce <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008956:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008958:	687a      	ldr	r2, [r7, #4]
 800895a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800895c:	4610      	mov	r0, r2
 800895e:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008960:	e035      	b.n	80089ce <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	685b      	ldr	r3, [r3, #4]
 800896a:	b29a      	uxth	r2, r3
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008974:	b29b      	uxth	r3, r3
 8008976:	2b00      	cmp	r3, #0
 8008978:	d005      	beq.n	8008986 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800897e:	f043 0204 	orr.w	r2, r3, #4
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008994:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800899a:	4618      	mov	r0, r3
 800899c:	f7fe fa0a 	bl	8006db4 <HAL_DMA_GetState>
 80089a0:	4603      	mov	r3, r0
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d014      	beq.n	80089d0 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089aa:	4a4e      	ldr	r2, [pc, #312]	; (8008ae4 <I2C_Slave_STOPF+0x258>)
 80089ac:	635a      	str	r2, [r3, #52]	; 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089b2:	4618      	mov	r0, r3
 80089b4:	f7fd feba 	bl	800672c <HAL_DMA_Abort_IT>
 80089b8:	4603      	mov	r3, r0
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d008      	beq.n	80089d0 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80089c4:	687a      	ldr	r2, [r7, #4]
 80089c6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80089c8:	4610      	mov	r0, r2
 80089ca:	4798      	blx	r3
 80089cc:	e000      	b.n	80089d0 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80089ce:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089d4:	b29b      	uxth	r3, r3
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d03e      	beq.n	8008a58 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	695b      	ldr	r3, [r3, #20]
 80089e0:	f003 0304 	and.w	r3, r3, #4
 80089e4:	2b04      	cmp	r3, #4
 80089e6:	d112      	bne.n	8008a0e <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	691a      	ldr	r2, [r3, #16]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f2:	b2d2      	uxtb	r2, r2
 80089f4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fa:	1c5a      	adds	r2, r3, #1
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a04:	b29b      	uxth	r3, r3
 8008a06:	3b01      	subs	r3, #1
 8008a08:	b29a      	uxth	r2, r3
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	695b      	ldr	r3, [r3, #20]
 8008a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a18:	2b40      	cmp	r3, #64	; 0x40
 8008a1a:	d112      	bne.n	8008a42 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	691a      	ldr	r2, [r3, #16]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a26:	b2d2      	uxtb	r2, r2
 8008a28:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a2e:	1c5a      	adds	r2, r3, #1
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a38:	b29b      	uxth	r3, r3
 8008a3a:	3b01      	subs	r3, #1
 8008a3c:	b29a      	uxth	r2, r3
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a46:	b29b      	uxth	r3, r3
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d005      	beq.n	8008a58 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a50:	f043 0204 	orr.w	r2, r3, #4
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d003      	beq.n	8008a68 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008a60:	6878      	ldr	r0, [r7, #4]
 8008a62:	f000 f8b3 	bl	8008bcc <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8008a66:	e039      	b.n	8008adc <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008a68:	7bfb      	ldrb	r3, [r7, #15]
 8008a6a:	2b2a      	cmp	r3, #42	; 0x2a
 8008a6c:	d109      	bne.n	8008a82 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	2200      	movs	r2, #0
 8008a72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	2228      	movs	r2, #40	; 0x28
 8008a78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f7ff f844 	bl	8007b0a <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a88:	b2db      	uxtb	r3, r3
 8008a8a:	2b28      	cmp	r3, #40	; 0x28
 8008a8c:	d111      	bne.n	8008ab2 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	4a15      	ldr	r2, [pc, #84]	; (8008ae8 <I2C_Slave_STOPF+0x25c>)
 8008a92:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	2200      	movs	r2, #0
 8008a98:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	2220      	movs	r2, #32
 8008a9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008aa2:	687b      	ldr	r3, [r7, #4]
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008aaa:	6878      	ldr	r0, [r7, #4]
 8008aac:	f7ff f843 	bl	8007b36 <HAL_I2C_ListenCpltCallback>
}
 8008ab0:	e014      	b.n	8008adc <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ab6:	2b22      	cmp	r3, #34	; 0x22
 8008ab8:	d002      	beq.n	8008ac0 <I2C_Slave_STOPF+0x234>
 8008aba:	7bfb      	ldrb	r3, [r7, #15]
 8008abc:	2b22      	cmp	r3, #34	; 0x22
 8008abe:	d10d      	bne.n	8008adc <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	2200      	movs	r2, #0
 8008ac4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	2220      	movs	r2, #32
 8008aca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008ace:	687b      	ldr	r3, [r7, #4]
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f7ff f817 	bl	8007b0a <HAL_I2C_SlaveRxCpltCallback>
}
 8008adc:	bf00      	nop
 8008ade:	3710      	adds	r7, #16
 8008ae0:	46bd      	mov	sp, r7
 8008ae2:	bd80      	pop	{r7, pc}
 8008ae4:	08008e31 	.word	0x08008e31
 8008ae8:	ffff0000 	.word	0xffff0000

08008aec <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b084      	sub	sp, #16
 8008af0:	af00      	add	r7, sp, #0
 8008af2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008afa:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b00:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8008b02:	68bb      	ldr	r3, [r7, #8]
 8008b04:	2b08      	cmp	r3, #8
 8008b06:	d002      	beq.n	8008b0e <I2C_Slave_AF+0x22>
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	2b20      	cmp	r3, #32
 8008b0c:	d129      	bne.n	8008b62 <I2C_Slave_AF+0x76>
 8008b0e:	7bfb      	ldrb	r3, [r7, #15]
 8008b10:	2b28      	cmp	r3, #40	; 0x28
 8008b12:	d126      	bne.n	8008b62 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a2c      	ldr	r2, [pc, #176]	; (8008bc8 <I2C_Slave_AF+0xdc>)
 8008b18:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	685a      	ldr	r2, [r3, #4]
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008b28:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008b32:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b34:	687b      	ldr	r3, [r7, #4]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	681a      	ldr	r2, [r3, #0]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008b42:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2200      	movs	r2, #0
 8008b48:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2220      	movs	r2, #32
 8008b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008b5a:	6878      	ldr	r0, [r7, #4]
 8008b5c:	f7fe ffeb 	bl	8007b36 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008b60:	e02e      	b.n	8008bc0 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8008b62:	7bfb      	ldrb	r3, [r7, #15]
 8008b64:	2b21      	cmp	r3, #33	; 0x21
 8008b66:	d126      	bne.n	8008bb6 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008b68:	687b      	ldr	r3, [r7, #4]
 8008b6a:	4a17      	ldr	r2, [pc, #92]	; (8008bc8 <I2C_Slave_AF+0xdc>)
 8008b6c:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	2221      	movs	r2, #33	; 0x21
 8008b72:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2220      	movs	r2, #32
 8008b78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	2200      	movs	r2, #0
 8008b80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	685a      	ldr	r2, [r3, #4]
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008b92:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	681b      	ldr	r3, [r3, #0]
 8008b98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008b9c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	681a      	ldr	r2, [r3, #0]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bac:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008bae:	6878      	ldr	r0, [r7, #4]
 8008bb0:	f7fe ffa2 	bl	8007af8 <HAL_I2C_SlaveTxCpltCallback>
}
 8008bb4:	e004      	b.n	8008bc0 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008bbe:	615a      	str	r2, [r3, #20]
}
 8008bc0:	bf00      	nop
 8008bc2:	3710      	adds	r7, #16
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bd80      	pop	{r7, pc}
 8008bc8:	ffff0000 	.word	0xffff0000

08008bcc <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bda:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008be2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8008be4:	7bbb      	ldrb	r3, [r7, #14]
 8008be6:	2b10      	cmp	r3, #16
 8008be8:	d002      	beq.n	8008bf0 <I2C_ITError+0x24>
 8008bea:	7bbb      	ldrb	r3, [r7, #14]
 8008bec:	2b40      	cmp	r3, #64	; 0x40
 8008bee:	d10a      	bne.n	8008c06 <I2C_ITError+0x3a>
 8008bf0:	7bfb      	ldrb	r3, [r7, #15]
 8008bf2:	2b22      	cmp	r3, #34	; 0x22
 8008bf4:	d107      	bne.n	8008c06 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c04:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008c06:	7bfb      	ldrb	r3, [r7, #15]
 8008c08:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008c0c:	2b28      	cmp	r3, #40	; 0x28
 8008c0e:	d107      	bne.n	8008c20 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	2200      	movs	r2, #0
 8008c14:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2228      	movs	r2, #40	; 0x28
 8008c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008c1e:	e015      	b.n	8008c4c <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	685b      	ldr	r3, [r3, #4]
 8008c26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c2e:	d00a      	beq.n	8008c46 <I2C_ITError+0x7a>
 8008c30:	7bfb      	ldrb	r3, [r7, #15]
 8008c32:	2b60      	cmp	r3, #96	; 0x60
 8008c34:	d007      	beq.n	8008c46 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	2220      	movs	r2, #32
 8008c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	2200      	movs	r2, #0
 8008c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	2200      	movs	r2, #0
 8008c4a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	685b      	ldr	r3, [r3, #4]
 8008c52:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008c56:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008c5a:	d161      	bne.n	8008d20 <I2C_ITError+0x154>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	685a      	ldr	r2, [r3, #4]
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008c6a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c70:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8008c74:	2b01      	cmp	r3, #1
 8008c76:	d020      	beq.n	8008cba <I2C_ITError+0xee>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c7c:	4a6a      	ldr	r2, [pc, #424]	; (8008e28 <I2C_ITError+0x25c>)
 8008c7e:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008c84:	4618      	mov	r0, r3
 8008c86:	f7fd fd51 	bl	800672c <HAL_DMA_Abort_IT>
 8008c8a:	4603      	mov	r3, r0
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	f000 8089 	beq.w	8008da4 <I2C_ITError+0x1d8>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	f022 0201 	bic.w	r2, r2, #1
 8008ca0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	2220      	movs	r2, #32
 8008ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008cb0:	687a      	ldr	r2, [r7, #4]
 8008cb2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008cb4:	4610      	mov	r0, r2
 8008cb6:	4798      	blx	r3
 8008cb8:	e074      	b.n	8008da4 <I2C_ITError+0x1d8>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cbe:	4a5a      	ldr	r2, [pc, #360]	; (8008e28 <I2C_ITError+0x25c>)
 8008cc0:	635a      	str	r2, [r3, #52]	; 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fd fd30 	bl	800672c <HAL_DMA_Abort_IT>
 8008ccc:	4603      	mov	r3, r0
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d068      	beq.n	8008da4 <I2C_ITError+0x1d8>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	695b      	ldr	r3, [r3, #20]
 8008cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008cdc:	2b40      	cmp	r3, #64	; 0x40
 8008cde:	d10b      	bne.n	8008cf8 <I2C_ITError+0x12c>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	691a      	ldr	r2, [r3, #16]
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cea:	b2d2      	uxtb	r2, r2
 8008cec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cf2:	1c5a      	adds	r2, r3, #1
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	681a      	ldr	r2, [r3, #0]
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	f022 0201 	bic.w	r2, r2, #1
 8008d06:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2220      	movs	r2, #32
 8008d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008d14:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008d16:	687a      	ldr	r2, [r7, #4]
 8008d18:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008d1a:	4610      	mov	r0, r2
 8008d1c:	4798      	blx	r3
 8008d1e:	e041      	b.n	8008da4 <I2C_ITError+0x1d8>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d26:	b2db      	uxtb	r3, r3
 8008d28:	2b60      	cmp	r3, #96	; 0x60
 8008d2a:	d125      	bne.n	8008d78 <I2C_ITError+0x1ac>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	2220      	movs	r2, #32
 8008d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	2200      	movs	r2, #0
 8008d38:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	695b      	ldr	r3, [r3, #20]
 8008d40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d44:	2b40      	cmp	r3, #64	; 0x40
 8008d46:	d10b      	bne.n	8008d60 <I2C_ITError+0x194>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	691a      	ldr	r2, [r3, #16]
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d52:	b2d2      	uxtb	r2, r2
 8008d54:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5a:	1c5a      	adds	r2, r3, #1
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	681a      	ldr	r2, [r3, #0]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	f022 0201 	bic.w	r2, r2, #1
 8008d6e:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008d70:	6878      	ldr	r0, [r7, #4]
 8008d72:	f7fb fcfd 	bl	8004770 <HAL_I2C_AbortCpltCallback>
 8008d76:	e015      	b.n	8008da4 <I2C_ITError+0x1d8>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	695b      	ldr	r3, [r3, #20]
 8008d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d82:	2b40      	cmp	r3, #64	; 0x40
 8008d84:	d10b      	bne.n	8008d9e <I2C_ITError+0x1d2>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	691a      	ldr	r2, [r3, #16]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d90:	b2d2      	uxtb	r2, r2
 8008d92:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d98:	1c5a      	adds	r2, r3, #1
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008d9e:	6878      	ldr	r0, [r7, #4]
 8008da0:	f7fb fcc6 	bl	8004730 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008da8:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008daa:	68bb      	ldr	r3, [r7, #8]
 8008dac:	f003 0301 	and.w	r3, r3, #1
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d10e      	bne.n	8008dd2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d109      	bne.n	8008dd2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d104      	bne.n	8008dd2 <I2C_ITError+0x206>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8008dc8:	68bb      	ldr	r3, [r7, #8]
 8008dca:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d007      	beq.n	8008de2 <I2C_ITError+0x216>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	685a      	ldr	r2, [r3, #4]
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008de0:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008de8:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dee:	f003 0304 	and.w	r3, r3, #4
 8008df2:	2b04      	cmp	r3, #4
 8008df4:	d113      	bne.n	8008e1e <I2C_ITError+0x252>
 8008df6:	7bfb      	ldrb	r3, [r7, #15]
 8008df8:	2b28      	cmp	r3, #40	; 0x28
 8008dfa:	d110      	bne.n	8008e1e <I2C_ITError+0x252>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	4a0b      	ldr	r2, [pc, #44]	; (8008e2c <I2C_ITError+0x260>)
 8008e00:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	2200      	movs	r2, #0
 8008e06:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2220      	movs	r2, #32
 8008e0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	2200      	movs	r2, #0
 8008e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008e18:	6878      	ldr	r0, [r7, #4]
 8008e1a:	f7fe fe8c 	bl	8007b36 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008e1e:	bf00      	nop
 8008e20:	3710      	adds	r7, #16
 8008e22:	46bd      	mov	sp, r7
 8008e24:	bd80      	pop	{r7, pc}
 8008e26:	bf00      	nop
 8008e28:	08008e31 	.word	0x08008e31
 8008e2c:	ffff0000 	.word	0xffff0000

08008e30 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008e30:	b580      	push	{r7, lr}
 8008e32:	b086      	sub	sp, #24
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e40:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008e42:	697b      	ldr	r3, [r7, #20]
 8008e44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e48:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8008e4a:	4b4b      	ldr	r3, [pc, #300]	; (8008f78 <I2C_DMAAbort+0x148>)
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	08db      	lsrs	r3, r3, #3
 8008e50:	4a4a      	ldr	r2, [pc, #296]	; (8008f7c <I2C_DMAAbort+0x14c>)
 8008e52:	fba2 2303 	umull	r2, r3, r2, r3
 8008e56:	0a1a      	lsrs	r2, r3, #8
 8008e58:	4613      	mov	r3, r2
 8008e5a:	009b      	lsls	r3, r3, #2
 8008e5c:	4413      	add	r3, r2
 8008e5e:	00da      	lsls	r2, r3, #3
 8008e60:	1ad3      	subs	r3, r2, r3
 8008e62:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d106      	bne.n	8008e78 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008e6a:	697b      	ldr	r3, [r7, #20]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6e:	f043 0220 	orr.w	r2, r3, #32
 8008e72:	697b      	ldr	r3, [r7, #20]
 8008e74:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8008e76:	e00a      	b.n	8008e8e <I2C_DMAAbort+0x5e>
    }
    count--;
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	3b01      	subs	r3, #1
 8008e7c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008e88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008e8c:	d0ea      	beq.n	8008e64 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d003      	beq.n	8008e9e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8008e96:	697b      	ldr	r3, [r7, #20]
 8008e98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e9a:	2200      	movs	r2, #0
 8008e9c:	629a      	str	r2, [r3, #40]	; 0x28
  }
  if (hi2c->hdmarx != NULL)
 8008e9e:	697b      	ldr	r3, [r7, #20]
 8008ea0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	d003      	beq.n	8008eae <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8008ea6:	697b      	ldr	r3, [r7, #20]
 8008ea8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eaa:	2200      	movs	r2, #0
 8008eac:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	681a      	ldr	r2, [r3, #0]
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008ebc:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8008ebe:	697b      	ldr	r3, [r7, #20]
 8008ec0:	2200      	movs	r2, #0
 8008ec2:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8008ec4:	697b      	ldr	r3, [r7, #20]
 8008ec6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d003      	beq.n	8008ed4 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8008ed4:	697b      	ldr	r3, [r7, #20]
 8008ed6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d003      	beq.n	8008ee4 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8008edc:	697b      	ldr	r3, [r7, #20]
 8008ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8008ee4:	697b      	ldr	r3, [r7, #20]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	681a      	ldr	r2, [r3, #0]
 8008eea:	697b      	ldr	r3, [r7, #20]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	f022 0201 	bic.w	r2, r2, #1
 8008ef2:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008ef4:	697b      	ldr	r3, [r7, #20]
 8008ef6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008efa:	b2db      	uxtb	r3, r3
 8008efc:	2b60      	cmp	r3, #96	; 0x60
 8008efe:	d10e      	bne.n	8008f1e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008f00:	697b      	ldr	r3, [r7, #20]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008f08:	697b      	ldr	r3, [r7, #20]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008f10:	697b      	ldr	r3, [r7, #20]
 8008f12:	2200      	movs	r2, #0
 8008f14:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8008f16:	6978      	ldr	r0, [r7, #20]
 8008f18:	f7fb fc2a 	bl	8004770 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008f1c:	e027      	b.n	8008f6e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008f1e:	7cfb      	ldrb	r3, [r7, #19]
 8008f20:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008f24:	2b28      	cmp	r3, #40	; 0x28
 8008f26:	d117      	bne.n	8008f58 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8008f28:	697b      	ldr	r3, [r7, #20]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	681a      	ldr	r2, [r3, #0]
 8008f2e:	697b      	ldr	r3, [r7, #20]
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	f042 0201 	orr.w	r2, r2, #1
 8008f36:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f38:	697b      	ldr	r3, [r7, #20]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	681a      	ldr	r2, [r3, #0]
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f46:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8008f48:	697b      	ldr	r3, [r7, #20]
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	2228      	movs	r2, #40	; 0x28
 8008f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008f56:	e007      	b.n	8008f68 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	2220      	movs	r2, #32
 8008f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	2200      	movs	r2, #0
 8008f64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8008f68:	6978      	ldr	r0, [r7, #20]
 8008f6a:	f7fb fbe1 	bl	8004730 <HAL_I2C_ErrorCallback>
}
 8008f6e:	bf00      	nop
 8008f70:	3718      	adds	r7, #24
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}
 8008f76:	bf00      	nop
 8008f78:	20000054 	.word	0x20000054
 8008f7c:	14f8b589 	.word	0x14f8b589

08008f80 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008f80:	b480      	push	{r7}
 8008f82:	b085      	sub	sp, #20
 8008f84:	af00      	add	r7, sp, #0
 8008f86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008f88:	2300      	movs	r3, #0
 8008f8a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008f8c:	4b13      	ldr	r3, [pc, #76]	; (8008fdc <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	08db      	lsrs	r3, r3, #3
 8008f92:	4a13      	ldr	r2, [pc, #76]	; (8008fe0 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008f94:	fba2 2303 	umull	r2, r3, r2, r3
 8008f98:	0a1a      	lsrs	r2, r3, #8
 8008f9a:	4613      	mov	r3, r2
 8008f9c:	009b      	lsls	r3, r3, #2
 8008f9e:	4413      	add	r3, r2
 8008fa0:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	3b01      	subs	r3, #1
 8008fa6:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d107      	bne.n	8008fbe <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fae:	687b      	ldr	r3, [r7, #4]
 8008fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fb2:	f043 0220 	orr.w	r2, r3, #32
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008fba:	2301      	movs	r3, #1
 8008fbc:	e008      	b.n	8008fd0 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008fc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008fcc:	d0e9      	beq.n	8008fa2 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3714      	adds	r7, #20
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bc80      	pop	{r7}
 8008fd8:	4770      	bx	lr
 8008fda:	bf00      	nop
 8008fdc:	20000054 	.word	0x20000054
 8008fe0:	14f8b589 	.word	0x14f8b589

08008fe4 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008fe4:	b480      	push	{r7}
 8008fe6:	b083      	sub	sp, #12
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ff0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008ff4:	d103      	bne.n	8008ffe <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	2201      	movs	r2, #1
 8008ffa:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008ffc:	e007      	b.n	800900e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009002:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8009006:	d102      	bne.n	800900e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	2208      	movs	r2, #8
 800900c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800900e:	bf00      	nop
 8009010:	370c      	adds	r7, #12
 8009012:	46bd      	mov	sp, r7
 8009014:	bc80      	pop	{r7}
 8009016:	4770      	bx	lr

08009018 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009018:	b480      	push	{r7}
 800901a:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 800901c:	4b03      	ldr	r3, [pc, #12]	; (800902c <HAL_PWR_EnableBkUpAccess+0x14>)
 800901e:	2201      	movs	r2, #1
 8009020:	601a      	str	r2, [r3, #0]
}
 8009022:	bf00      	nop
 8009024:	46bd      	mov	sp, r7
 8009026:	bc80      	pop	{r7}
 8009028:	4770      	bx	lr
 800902a:	bf00      	nop
 800902c:	420e0020 	.word	0x420e0020

08009030 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009030:	b580      	push	{r7, lr}
 8009032:	b086      	sub	sp, #24
 8009034:	af00      	add	r7, sp, #0
 8009036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d101      	bne.n	8009042 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800903e:	2301      	movs	r3, #1
 8009040:	e304      	b.n	800964c <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	681b      	ldr	r3, [r3, #0]
 8009046:	f003 0301 	and.w	r3, r3, #1
 800904a:	2b00      	cmp	r3, #0
 800904c:	f000 8087 	beq.w	800915e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009050:	4b92      	ldr	r3, [pc, #584]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009052:	685b      	ldr	r3, [r3, #4]
 8009054:	f003 030c 	and.w	r3, r3, #12
 8009058:	2b04      	cmp	r3, #4
 800905a:	d00c      	beq.n	8009076 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800905c:	4b8f      	ldr	r3, [pc, #572]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	f003 030c 	and.w	r3, r3, #12
 8009064:	2b08      	cmp	r3, #8
 8009066:	d112      	bne.n	800908e <HAL_RCC_OscConfig+0x5e>
 8009068:	4b8c      	ldr	r3, [pc, #560]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 800906a:	685b      	ldr	r3, [r3, #4]
 800906c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009070:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009074:	d10b      	bne.n	800908e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009076:	4b89      	ldr	r3, [pc, #548]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d06c      	beq.n	800915c <HAL_RCC_OscConfig+0x12c>
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d168      	bne.n	800915c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800908a:	2301      	movs	r3, #1
 800908c:	e2de      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	689b      	ldr	r3, [r3, #8]
 8009092:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009096:	d106      	bne.n	80090a6 <HAL_RCC_OscConfig+0x76>
 8009098:	4b80      	ldr	r3, [pc, #512]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4a7f      	ldr	r2, [pc, #508]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 800909e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090a2:	6013      	str	r3, [r2, #0]
 80090a4:	e02e      	b.n	8009104 <HAL_RCC_OscConfig+0xd4>
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	689b      	ldr	r3, [r3, #8]
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d10c      	bne.n	80090c8 <HAL_RCC_OscConfig+0x98>
 80090ae:	4b7b      	ldr	r3, [pc, #492]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	4a7a      	ldr	r2, [pc, #488]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090b8:	6013      	str	r3, [r2, #0]
 80090ba:	4b78      	ldr	r3, [pc, #480]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	4a77      	ldr	r2, [pc, #476]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090c0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80090c4:	6013      	str	r3, [r2, #0]
 80090c6:	e01d      	b.n	8009104 <HAL_RCC_OscConfig+0xd4>
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	689b      	ldr	r3, [r3, #8]
 80090cc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80090d0:	d10c      	bne.n	80090ec <HAL_RCC_OscConfig+0xbc>
 80090d2:	4b72      	ldr	r3, [pc, #456]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	4a71      	ldr	r2, [pc, #452]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090d8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80090dc:	6013      	str	r3, [r2, #0]
 80090de:	4b6f      	ldr	r3, [pc, #444]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	4a6e      	ldr	r2, [pc, #440]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80090e8:	6013      	str	r3, [r2, #0]
 80090ea:	e00b      	b.n	8009104 <HAL_RCC_OscConfig+0xd4>
 80090ec:	4b6b      	ldr	r3, [pc, #428]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	4a6a      	ldr	r2, [pc, #424]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80090f6:	6013      	str	r3, [r2, #0]
 80090f8:	4b68      	ldr	r3, [pc, #416]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	4a67      	ldr	r2, [pc, #412]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80090fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009102:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	689b      	ldr	r3, [r3, #8]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d013      	beq.n	8009134 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800910c:	f7fd f914 	bl	8006338 <HAL_GetTick>
 8009110:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009112:	e008      	b.n	8009126 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009114:	f7fd f910 	bl	8006338 <HAL_GetTick>
 8009118:	4602      	mov	r2, r0
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	1ad3      	subs	r3, r2, r3
 800911e:	2b64      	cmp	r3, #100	; 0x64
 8009120:	d901      	bls.n	8009126 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8009122:	2303      	movs	r3, #3
 8009124:	e292      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009126:	4b5d      	ldr	r3, [pc, #372]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800912e:	2b00      	cmp	r3, #0
 8009130:	d0f0      	beq.n	8009114 <HAL_RCC_OscConfig+0xe4>
 8009132:	e014      	b.n	800915e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009134:	f7fd f900 	bl	8006338 <HAL_GetTick>
 8009138:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800913a:	e008      	b.n	800914e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800913c:	f7fd f8fc 	bl	8006338 <HAL_GetTick>
 8009140:	4602      	mov	r2, r0
 8009142:	693b      	ldr	r3, [r7, #16]
 8009144:	1ad3      	subs	r3, r2, r3
 8009146:	2b64      	cmp	r3, #100	; 0x64
 8009148:	d901      	bls.n	800914e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800914a:	2303      	movs	r3, #3
 800914c:	e27e      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800914e:	4b53      	ldr	r3, [pc, #332]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1f0      	bne.n	800913c <HAL_RCC_OscConfig+0x10c>
 800915a:	e000      	b.n	800915e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800915c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	f003 0302 	and.w	r3, r3, #2
 8009166:	2b00      	cmp	r3, #0
 8009168:	d063      	beq.n	8009232 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800916a:	4b4c      	ldr	r3, [pc, #304]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	f003 030c 	and.w	r3, r3, #12
 8009172:	2b00      	cmp	r3, #0
 8009174:	d00b      	beq.n	800918e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8009176:	4b49      	ldr	r3, [pc, #292]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	f003 030c 	and.w	r3, r3, #12
 800917e:	2b08      	cmp	r3, #8
 8009180:	d11c      	bne.n	80091bc <HAL_RCC_OscConfig+0x18c>
 8009182:	4b46      	ldr	r3, [pc, #280]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800918a:	2b00      	cmp	r3, #0
 800918c:	d116      	bne.n	80091bc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800918e:	4b43      	ldr	r3, [pc, #268]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	f003 0302 	and.w	r3, r3, #2
 8009196:	2b00      	cmp	r3, #0
 8009198:	d005      	beq.n	80091a6 <HAL_RCC_OscConfig+0x176>
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	695b      	ldr	r3, [r3, #20]
 800919e:	2b01      	cmp	r3, #1
 80091a0:	d001      	beq.n	80091a6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80091a2:	2301      	movs	r3, #1
 80091a4:	e252      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091a6:	4b3d      	ldr	r3, [pc, #244]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80091a8:	681b      	ldr	r3, [r3, #0]
 80091aa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	00db      	lsls	r3, r3, #3
 80091b4:	4939      	ldr	r1, [pc, #228]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80091ba:	e03a      	b.n	8009232 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	695b      	ldr	r3, [r3, #20]
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d020      	beq.n	8009206 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80091c4:	4b36      	ldr	r3, [pc, #216]	; (80092a0 <HAL_RCC_OscConfig+0x270>)
 80091c6:	2201      	movs	r2, #1
 80091c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80091ca:	f7fd f8b5 	bl	8006338 <HAL_GetTick>
 80091ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091d0:	e008      	b.n	80091e4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091d2:	f7fd f8b1 	bl	8006338 <HAL_GetTick>
 80091d6:	4602      	mov	r2, r0
 80091d8:	693b      	ldr	r3, [r7, #16]
 80091da:	1ad3      	subs	r3, r2, r3
 80091dc:	2b02      	cmp	r3, #2
 80091de:	d901      	bls.n	80091e4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80091e0:	2303      	movs	r3, #3
 80091e2:	e233      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80091e4:	4b2d      	ldr	r3, [pc, #180]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	f003 0302 	and.w	r3, r3, #2
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d0f0      	beq.n	80091d2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091f0:	4b2a      	ldr	r3, [pc, #168]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	699b      	ldr	r3, [r3, #24]
 80091fc:	00db      	lsls	r3, r3, #3
 80091fe:	4927      	ldr	r1, [pc, #156]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009200:	4313      	orrs	r3, r2
 8009202:	600b      	str	r3, [r1, #0]
 8009204:	e015      	b.n	8009232 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009206:	4b26      	ldr	r3, [pc, #152]	; (80092a0 <HAL_RCC_OscConfig+0x270>)
 8009208:	2200      	movs	r2, #0
 800920a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800920c:	f7fd f894 	bl	8006338 <HAL_GetTick>
 8009210:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009212:	e008      	b.n	8009226 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009214:	f7fd f890 	bl	8006338 <HAL_GetTick>
 8009218:	4602      	mov	r2, r0
 800921a:	693b      	ldr	r3, [r7, #16]
 800921c:	1ad3      	subs	r3, r2, r3
 800921e:	2b02      	cmp	r3, #2
 8009220:	d901      	bls.n	8009226 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8009222:	2303      	movs	r3, #3
 8009224:	e212      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009226:	4b1d      	ldr	r3, [pc, #116]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0302 	and.w	r3, r3, #2
 800922e:	2b00      	cmp	r3, #0
 8009230:	d1f0      	bne.n	8009214 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	f003 0308 	and.w	r3, r3, #8
 800923a:	2b00      	cmp	r3, #0
 800923c:	d03a      	beq.n	80092b4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	69db      	ldr	r3, [r3, #28]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d019      	beq.n	800927a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009246:	4b17      	ldr	r3, [pc, #92]	; (80092a4 <HAL_RCC_OscConfig+0x274>)
 8009248:	2201      	movs	r2, #1
 800924a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800924c:	f7fd f874 	bl	8006338 <HAL_GetTick>
 8009250:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009252:	e008      	b.n	8009266 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009254:	f7fd f870 	bl	8006338 <HAL_GetTick>
 8009258:	4602      	mov	r2, r0
 800925a:	693b      	ldr	r3, [r7, #16]
 800925c:	1ad3      	subs	r3, r2, r3
 800925e:	2b02      	cmp	r3, #2
 8009260:	d901      	bls.n	8009266 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8009262:	2303      	movs	r3, #3
 8009264:	e1f2      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009266:	4b0d      	ldr	r3, [pc, #52]	; (800929c <HAL_RCC_OscConfig+0x26c>)
 8009268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800926a:	f003 0302 	and.w	r3, r3, #2
 800926e:	2b00      	cmp	r3, #0
 8009270:	d0f0      	beq.n	8009254 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8009272:	2001      	movs	r0, #1
 8009274:	f000 fc22 	bl	8009abc <RCC_Delay>
 8009278:	e01c      	b.n	80092b4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800927a:	4b0a      	ldr	r3, [pc, #40]	; (80092a4 <HAL_RCC_OscConfig+0x274>)
 800927c:	2200      	movs	r2, #0
 800927e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009280:	f7fd f85a 	bl	8006338 <HAL_GetTick>
 8009284:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009286:	e00f      	b.n	80092a8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009288:	f7fd f856 	bl	8006338 <HAL_GetTick>
 800928c:	4602      	mov	r2, r0
 800928e:	693b      	ldr	r3, [r7, #16]
 8009290:	1ad3      	subs	r3, r2, r3
 8009292:	2b02      	cmp	r3, #2
 8009294:	d908      	bls.n	80092a8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8009296:	2303      	movs	r3, #3
 8009298:	e1d8      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
 800929a:	bf00      	nop
 800929c:	40021000 	.word	0x40021000
 80092a0:	42420000 	.word	0x42420000
 80092a4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80092a8:	4b9b      	ldr	r3, [pc, #620]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80092aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092ac:	f003 0302 	and.w	r3, r3, #2
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	d1e9      	bne.n	8009288 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	f003 0304 	and.w	r3, r3, #4
 80092bc:	2b00      	cmp	r3, #0
 80092be:	f000 80a6 	beq.w	800940e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80092c2:	2300      	movs	r3, #0
 80092c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80092c6:	4b94      	ldr	r3, [pc, #592]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80092c8:	69db      	ldr	r3, [r3, #28]
 80092ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10d      	bne.n	80092ee <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092d2:	4b91      	ldr	r3, [pc, #580]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80092d4:	69db      	ldr	r3, [r3, #28]
 80092d6:	4a90      	ldr	r2, [pc, #576]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80092d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80092dc:	61d3      	str	r3, [r2, #28]
 80092de:	4b8e      	ldr	r3, [pc, #568]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80092e0:	69db      	ldr	r3, [r3, #28]
 80092e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092e6:	60bb      	str	r3, [r7, #8]
 80092e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80092ea:	2301      	movs	r3, #1
 80092ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80092ee:	4b8b      	ldr	r3, [pc, #556]	; (800951c <HAL_RCC_OscConfig+0x4ec>)
 80092f0:	681b      	ldr	r3, [r3, #0]
 80092f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d118      	bne.n	800932c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80092fa:	4b88      	ldr	r3, [pc, #544]	; (800951c <HAL_RCC_OscConfig+0x4ec>)
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	4a87      	ldr	r2, [pc, #540]	; (800951c <HAL_RCC_OscConfig+0x4ec>)
 8009300:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009304:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009306:	f7fd f817 	bl	8006338 <HAL_GetTick>
 800930a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800930c:	e008      	b.n	8009320 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800930e:	f7fd f813 	bl	8006338 <HAL_GetTick>
 8009312:	4602      	mov	r2, r0
 8009314:	693b      	ldr	r3, [r7, #16]
 8009316:	1ad3      	subs	r3, r2, r3
 8009318:	2b64      	cmp	r3, #100	; 0x64
 800931a:	d901      	bls.n	8009320 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800931c:	2303      	movs	r3, #3
 800931e:	e195      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009320:	4b7e      	ldr	r3, [pc, #504]	; (800951c <HAL_RCC_OscConfig+0x4ec>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009328:	2b00      	cmp	r3, #0
 800932a:	d0f0      	beq.n	800930e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	691b      	ldr	r3, [r3, #16]
 8009330:	2b01      	cmp	r3, #1
 8009332:	d106      	bne.n	8009342 <HAL_RCC_OscConfig+0x312>
 8009334:	4b78      	ldr	r3, [pc, #480]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009336:	6a1b      	ldr	r3, [r3, #32]
 8009338:	4a77      	ldr	r2, [pc, #476]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800933a:	f043 0301 	orr.w	r3, r3, #1
 800933e:	6213      	str	r3, [r2, #32]
 8009340:	e02d      	b.n	800939e <HAL_RCC_OscConfig+0x36e>
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	691b      	ldr	r3, [r3, #16]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d10c      	bne.n	8009364 <HAL_RCC_OscConfig+0x334>
 800934a:	4b73      	ldr	r3, [pc, #460]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800934c:	6a1b      	ldr	r3, [r3, #32]
 800934e:	4a72      	ldr	r2, [pc, #456]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009350:	f023 0301 	bic.w	r3, r3, #1
 8009354:	6213      	str	r3, [r2, #32]
 8009356:	4b70      	ldr	r3, [pc, #448]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009358:	6a1b      	ldr	r3, [r3, #32]
 800935a:	4a6f      	ldr	r2, [pc, #444]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800935c:	f023 0304 	bic.w	r3, r3, #4
 8009360:	6213      	str	r3, [r2, #32]
 8009362:	e01c      	b.n	800939e <HAL_RCC_OscConfig+0x36e>
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	691b      	ldr	r3, [r3, #16]
 8009368:	2b05      	cmp	r3, #5
 800936a:	d10c      	bne.n	8009386 <HAL_RCC_OscConfig+0x356>
 800936c:	4b6a      	ldr	r3, [pc, #424]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800936e:	6a1b      	ldr	r3, [r3, #32]
 8009370:	4a69      	ldr	r2, [pc, #420]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009372:	f043 0304 	orr.w	r3, r3, #4
 8009376:	6213      	str	r3, [r2, #32]
 8009378:	4b67      	ldr	r3, [pc, #412]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800937a:	6a1b      	ldr	r3, [r3, #32]
 800937c:	4a66      	ldr	r2, [pc, #408]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800937e:	f043 0301 	orr.w	r3, r3, #1
 8009382:	6213      	str	r3, [r2, #32]
 8009384:	e00b      	b.n	800939e <HAL_RCC_OscConfig+0x36e>
 8009386:	4b64      	ldr	r3, [pc, #400]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009388:	6a1b      	ldr	r3, [r3, #32]
 800938a:	4a63      	ldr	r2, [pc, #396]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800938c:	f023 0301 	bic.w	r3, r3, #1
 8009390:	6213      	str	r3, [r2, #32]
 8009392:	4b61      	ldr	r3, [pc, #388]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009394:	6a1b      	ldr	r3, [r3, #32]
 8009396:	4a60      	ldr	r2, [pc, #384]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009398:	f023 0304 	bic.w	r3, r3, #4
 800939c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	691b      	ldr	r3, [r3, #16]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	d015      	beq.n	80093d2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80093a6:	f7fc ffc7 	bl	8006338 <HAL_GetTick>
 80093aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093ac:	e00a      	b.n	80093c4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093ae:	f7fc ffc3 	bl	8006338 <HAL_GetTick>
 80093b2:	4602      	mov	r2, r0
 80093b4:	693b      	ldr	r3, [r7, #16]
 80093b6:	1ad3      	subs	r3, r2, r3
 80093b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80093bc:	4293      	cmp	r3, r2
 80093be:	d901      	bls.n	80093c4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	e143      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80093c4:	4b54      	ldr	r3, [pc, #336]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80093c6:	6a1b      	ldr	r3, [r3, #32]
 80093c8:	f003 0302 	and.w	r3, r3, #2
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d0ee      	beq.n	80093ae <HAL_RCC_OscConfig+0x37e>
 80093d0:	e014      	b.n	80093fc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80093d2:	f7fc ffb1 	bl	8006338 <HAL_GetTick>
 80093d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093d8:	e00a      	b.n	80093f0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093da:	f7fc ffad 	bl	8006338 <HAL_GetTick>
 80093de:	4602      	mov	r2, r0
 80093e0:	693b      	ldr	r3, [r7, #16]
 80093e2:	1ad3      	subs	r3, r2, r3
 80093e4:	f241 3288 	movw	r2, #5000	; 0x1388
 80093e8:	4293      	cmp	r3, r2
 80093ea:	d901      	bls.n	80093f0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80093ec:	2303      	movs	r3, #3
 80093ee:	e12d      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80093f0:	4b49      	ldr	r3, [pc, #292]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80093f2:	6a1b      	ldr	r3, [r3, #32]
 80093f4:	f003 0302 	and.w	r3, r3, #2
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d1ee      	bne.n	80093da <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80093fc:	7dfb      	ldrb	r3, [r7, #23]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d105      	bne.n	800940e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009402:	4b45      	ldr	r3, [pc, #276]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009404:	69db      	ldr	r3, [r3, #28]
 8009406:	4a44      	ldr	r2, [pc, #272]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009408:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800940c:	61d3      	str	r3, [r2, #28]

#if defined(RCC_CR_PLL2ON)
  /*-------------------------------- PLL2 Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL2(RCC_OscInitStruct->PLL2.PLL2State));
  if ((RCC_OscInitStruct->PLL2.PLL2State) != RCC_PLL2_NONE)
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009412:	2b00      	cmp	r3, #0
 8009414:	f000 808c 	beq.w	8009530 <HAL_RCC_OscConfig+0x500>
  {
    /* This bit can not be cleared if the PLL2 clock is used indirectly as system
      clock (i.e. it is used as PLL clock entry that is used as system clock). */
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 8009418:	4b3f      	ldr	r3, [pc, #252]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800941a:	685b      	ldr	r3, [r3, #4]
 800941c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009420:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009424:	d10e      	bne.n	8009444 <HAL_RCC_OscConfig+0x414>
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 8009426:	4b3c      	ldr	r3, [pc, #240]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009428:	685b      	ldr	r3, [r3, #4]
 800942a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE) && \
 800942e:	2b08      	cmp	r3, #8
 8009430:	d108      	bne.n	8009444 <HAL_RCC_OscConfig+0x414>
        ((READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC)) == RCC_CFGR2_PREDIV1SRC_PLL2))
 8009432:	4b39      	ldr	r3, [pc, #228]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 8009434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009436:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
        (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && \
 800943a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800943e:	d101      	bne.n	8009444 <HAL_RCC_OscConfig+0x414>
    {
      return HAL_ERROR;
 8009440:	2301      	movs	r3, #1
 8009442:	e103      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
    }
    else
    {
      if ((RCC_OscInitStruct->PLL2.PLL2State) == RCC_PLL2_ON)
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009448:	2b02      	cmp	r3, #2
 800944a:	d14e      	bne.n	80094ea <HAL_RCC_OscConfig+0x4ba>
        assert_param(IS_RCC_PLL2_MUL(RCC_OscInitStruct->PLL2.PLL2MUL));
        assert_param(IS_RCC_HSE_PREDIV2(RCC_OscInitStruct->PLL2.HSEPrediv2Value));

        /* Prediv2 can be written only when the PLLI2S is disabled. */
        /* Return an error only if new value is different from the programmed value */
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 800944c:	4b32      	ldr	r3, [pc, #200]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800944e:	681b      	ldr	r3, [r3, #0]
 8009450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009454:	2b00      	cmp	r3, #0
 8009456:	d009      	beq.n	800946c <HAL_RCC_OscConfig+0x43c>
            (__HAL_RCC_HSE_GET_PREDIV2() != RCC_OscInitStruct->PLL2.HSEPrediv2Value))
 8009458:	4b2f      	ldr	r3, [pc, #188]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800945a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800945c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	6b5b      	ldr	r3, [r3, #52]	; 0x34
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON) && \
 8009464:	429a      	cmp	r2, r3
 8009466:	d001      	beq.n	800946c <HAL_RCC_OscConfig+0x43c>
        {
          return HAL_ERROR;
 8009468:	2301      	movs	r3, #1
 800946a:	e0ef      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        }

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 800946c:	4b2c      	ldr	r3, [pc, #176]	; (8009520 <HAL_RCC_OscConfig+0x4f0>)
 800946e:	2200      	movs	r2, #0
 8009470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009472:	f7fc ff61 	bl	8006338 <HAL_GetTick>
 8009476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 8009478:	e008      	b.n	800948c <HAL_RCC_OscConfig+0x45c>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800947a:	f7fc ff5d 	bl	8006338 <HAL_GetTick>
 800947e:	4602      	mov	r2, r0
 8009480:	693b      	ldr	r3, [r7, #16]
 8009482:	1ad3      	subs	r3, r2, r3
 8009484:	2b64      	cmp	r3, #100	; 0x64
 8009486:	d901      	bls.n	800948c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009488:	2303      	movs	r3, #3
 800948a:	e0df      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != RESET)
 800948c:	4b22      	ldr	r3, [pc, #136]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009494:	2b00      	cmp	r3, #0
 8009496:	d1f0      	bne.n	800947a <HAL_RCC_OscConfig+0x44a>
          }
        }

        /* Configure the HSE prediv2 factor --------------------------------*/
        __HAL_RCC_HSE_PREDIV2_CONFIG(RCC_OscInitStruct->PLL2.HSEPrediv2Value);
 8009498:	4b1f      	ldr	r3, [pc, #124]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 800949a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800949c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80094a4:	491c      	ldr	r1, [pc, #112]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094a6:	4313      	orrs	r3, r2
 80094a8:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Configure the main PLL2 multiplication factors. */
        __HAL_RCC_PLL2_CONFIG(RCC_OscInitStruct->PLL2.PLL2MUL);
 80094aa:	4b1b      	ldr	r3, [pc, #108]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ae:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80094b6:	4918      	ldr	r1, [pc, #96]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094b8:	4313      	orrs	r3, r2
 80094ba:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable the main PLL2. */
        __HAL_RCC_PLL2_ENABLE();
 80094bc:	4b18      	ldr	r3, [pc, #96]	; (8009520 <HAL_RCC_OscConfig+0x4f0>)
 80094be:	2201      	movs	r2, #1
 80094c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094c2:	f7fc ff39 	bl	8006338 <HAL_GetTick>
 80094c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80094c8:	e008      	b.n	80094dc <HAL_RCC_OscConfig+0x4ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80094ca:	f7fc ff35 	bl	8006338 <HAL_GetTick>
 80094ce:	4602      	mov	r2, r0
 80094d0:	693b      	ldr	r3, [r7, #16]
 80094d2:	1ad3      	subs	r3, r2, r3
 80094d4:	2b64      	cmp	r3, #100	; 0x64
 80094d6:	d901      	bls.n	80094dc <HAL_RCC_OscConfig+0x4ac>
          {
            return HAL_TIMEOUT;
 80094d8:	2303      	movs	r3, #3
 80094da:	e0b7      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  == RESET)
 80094dc:	4b0e      	ldr	r3, [pc, #56]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d0f0      	beq.n	80094ca <HAL_RCC_OscConfig+0x49a>
 80094e8:	e022      	b.n	8009530 <HAL_RCC_OscConfig+0x500>
        }
      }
      else
      {
        /* Set PREDIV1 source to HSE */
        CLEAR_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC);
 80094ea:	4b0b      	ldr	r3, [pc, #44]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80094ee:	4a0a      	ldr	r2, [pc, #40]	; (8009518 <HAL_RCC_OscConfig+0x4e8>)
 80094f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80094f4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Disable the main PLL2. */
        __HAL_RCC_PLL2_DISABLE();
 80094f6:	4b0a      	ldr	r3, [pc, #40]	; (8009520 <HAL_RCC_OscConfig+0x4f0>)
 80094f8:	2200      	movs	r2, #0
 80094fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094fc:	f7fc ff1c 	bl	8006338 <HAL_GetTick>
 8009500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL2 is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8009502:	e00f      	b.n	8009524 <HAL_RCC_OscConfig+0x4f4>
        {
          if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8009504:	f7fc ff18 	bl	8006338 <HAL_GetTick>
 8009508:	4602      	mov	r2, r0
 800950a:	693b      	ldr	r3, [r7, #16]
 800950c:	1ad3      	subs	r3, r2, r3
 800950e:	2b64      	cmp	r3, #100	; 0x64
 8009510:	d908      	bls.n	8009524 <HAL_RCC_OscConfig+0x4f4>
          {
            return HAL_TIMEOUT;
 8009512:	2303      	movs	r3, #3
 8009514:	e09a      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
 8009516:	bf00      	nop
 8009518:	40021000 	.word	0x40021000
 800951c:	40007000 	.word	0x40007000
 8009520:	42420068 	.word	0x42420068
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY)  != RESET)
 8009524:	4b4b      	ldr	r3, [pc, #300]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800952c:	2b00      	cmp	r3, #0
 800952e:	d1e9      	bne.n	8009504 <HAL_RCC_OscConfig+0x4d4>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	6a1b      	ldr	r3, [r3, #32]
 8009534:	2b00      	cmp	r3, #0
 8009536:	f000 8088 	beq.w	800964a <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800953a:	4b46      	ldr	r3, [pc, #280]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 800953c:	685b      	ldr	r3, [r3, #4]
 800953e:	f003 030c 	and.w	r3, r3, #12
 8009542:	2b08      	cmp	r3, #8
 8009544:	d068      	beq.n	8009618 <HAL_RCC_OscConfig+0x5e8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a1b      	ldr	r3, [r3, #32]
 800954a:	2b02      	cmp	r3, #2
 800954c:	d14d      	bne.n	80095ea <HAL_RCC_OscConfig+0x5ba>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800954e:	4b42      	ldr	r3, [pc, #264]	; (8009658 <HAL_RCC_OscConfig+0x628>)
 8009550:	2200      	movs	r2, #0
 8009552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009554:	f7fc fef0 	bl	8006338 <HAL_GetTick>
 8009558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800955a:	e008      	b.n	800956e <HAL_RCC_OscConfig+0x53e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800955c:	f7fc feec 	bl	8006338 <HAL_GetTick>
 8009560:	4602      	mov	r2, r0
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	1ad3      	subs	r3, r2, r3
 8009566:	2b02      	cmp	r3, #2
 8009568:	d901      	bls.n	800956e <HAL_RCC_OscConfig+0x53e>
          {
            return HAL_TIMEOUT;
 800956a:	2303      	movs	r3, #3
 800956c:	e06e      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800956e:	4b39      	ldr	r3, [pc, #228]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009576:	2b00      	cmp	r3, #0
 8009578:	d1f0      	bne.n	800955c <HAL_RCC_OscConfig+0x52c>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800957e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009582:	d10f      	bne.n	80095a4 <HAL_RCC_OscConfig+0x574>
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
#if defined(RCC_CFGR2_PREDIV1SRC)
          assert_param(IS_RCC_PREDIV1_SOURCE(RCC_OscInitStruct->Prediv1Source));

          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
 8009584:	4b33      	ldr	r3, [pc, #204]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 8009586:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	4931      	ldr	r1, [pc, #196]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 800958e:	4313      	orrs	r3, r2
 8009590:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8009592:	4b30      	ldr	r3, [pc, #192]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 8009594:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009596:	f023 020f 	bic.w	r2, r3, #15
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	68db      	ldr	r3, [r3, #12]
 800959e:	492d      	ldr	r1, [pc, #180]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 80095a0:	4313      	orrs	r3, r2
 80095a2:	62cb      	str	r3, [r1, #44]	; 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80095a4:	4b2b      	ldr	r3, [pc, #172]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b4:	430b      	orrs	r3, r1
 80095b6:	4927      	ldr	r1, [pc, #156]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 80095b8:	4313      	orrs	r3, r2
 80095ba:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80095bc:	4b26      	ldr	r3, [pc, #152]	; (8009658 <HAL_RCC_OscConfig+0x628>)
 80095be:	2201      	movs	r2, #1
 80095c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095c2:	f7fc feb9 	bl	8006338 <HAL_GetTick>
 80095c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80095c8:	e008      	b.n	80095dc <HAL_RCC_OscConfig+0x5ac>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095ca:	f7fc feb5 	bl	8006338 <HAL_GetTick>
 80095ce:	4602      	mov	r2, r0
 80095d0:	693b      	ldr	r3, [r7, #16]
 80095d2:	1ad3      	subs	r3, r2, r3
 80095d4:	2b02      	cmp	r3, #2
 80095d6:	d901      	bls.n	80095dc <HAL_RCC_OscConfig+0x5ac>
          {
            return HAL_TIMEOUT;
 80095d8:	2303      	movs	r3, #3
 80095da:	e037      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80095dc:	4b1d      	ldr	r3, [pc, #116]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 80095de:	681b      	ldr	r3, [r3, #0]
 80095e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d0f0      	beq.n	80095ca <HAL_RCC_OscConfig+0x59a>
 80095e8:	e02f      	b.n	800964a <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80095ea:	4b1b      	ldr	r3, [pc, #108]	; (8009658 <HAL_RCC_OscConfig+0x628>)
 80095ec:	2200      	movs	r2, #0
 80095ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80095f0:	f7fc fea2 	bl	8006338 <HAL_GetTick>
 80095f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80095f6:	e008      	b.n	800960a <HAL_RCC_OscConfig+0x5da>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80095f8:	f7fc fe9e 	bl	8006338 <HAL_GetTick>
 80095fc:	4602      	mov	r2, r0
 80095fe:	693b      	ldr	r3, [r7, #16]
 8009600:	1ad3      	subs	r3, r2, r3
 8009602:	2b02      	cmp	r3, #2
 8009604:	d901      	bls.n	800960a <HAL_RCC_OscConfig+0x5da>
          {
            return HAL_TIMEOUT;
 8009606:	2303      	movs	r3, #3
 8009608:	e020      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800960a:	4b12      	ldr	r3, [pc, #72]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 800960c:	681b      	ldr	r3, [r3, #0]
 800960e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009612:	2b00      	cmp	r3, #0
 8009614:	d1f0      	bne.n	80095f8 <HAL_RCC_OscConfig+0x5c8>
 8009616:	e018      	b.n	800964a <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	2b01      	cmp	r3, #1
 800961e:	d101      	bne.n	8009624 <HAL_RCC_OscConfig+0x5f4>
      {
        return HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	e013      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009624:	4b0b      	ldr	r3, [pc, #44]	; (8009654 <HAL_RCC_OscConfig+0x624>)
 8009626:	685b      	ldr	r3, [r3, #4]
 8009628:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009634:	429a      	cmp	r2, r3
 8009636:	d106      	bne.n	8009646 <HAL_RCC_OscConfig+0x616>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009642:	429a      	cmp	r2, r3
 8009644:	d001      	beq.n	800964a <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 8009646:	2301      	movs	r3, #1
 8009648:	e000      	b.n	800964c <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }

  return HAL_OK;
 800964a:	2300      	movs	r3, #0
}
 800964c:	4618      	mov	r0, r3
 800964e:	3718      	adds	r7, #24
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}
 8009654:	40021000 	.word	0x40021000
 8009658:	42420060 	.word	0x42420060

0800965c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
 8009664:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	2b00      	cmp	r3, #0
 800966a:	d101      	bne.n	8009670 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800966c:	2301      	movs	r3, #1
 800966e:	e0d0      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009670:	4b6a      	ldr	r3, [pc, #424]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f003 0307 	and.w	r3, r3, #7
 8009678:	683a      	ldr	r2, [r7, #0]
 800967a:	429a      	cmp	r2, r3
 800967c:	d910      	bls.n	80096a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800967e:	4b67      	ldr	r3, [pc, #412]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f023 0207 	bic.w	r2, r3, #7
 8009686:	4965      	ldr	r1, [pc, #404]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 8009688:	683b      	ldr	r3, [r7, #0]
 800968a:	4313      	orrs	r3, r2
 800968c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800968e:	4b63      	ldr	r3, [pc, #396]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	f003 0307 	and.w	r3, r3, #7
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	429a      	cmp	r2, r3
 800969a:	d001      	beq.n	80096a0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800969c:	2301      	movs	r3, #1
 800969e:	e0b8      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 0302 	and.w	r3, r3, #2
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	d020      	beq.n	80096ee <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f003 0304 	and.w	r3, r3, #4
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d005      	beq.n	80096c4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80096b8:	4b59      	ldr	r3, [pc, #356]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096ba:	685b      	ldr	r3, [r3, #4]
 80096bc:	4a58      	ldr	r2, [pc, #352]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096be:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80096c2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f003 0308 	and.w	r3, r3, #8
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d005      	beq.n	80096dc <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80096d0:	4b53      	ldr	r3, [pc, #332]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096d2:	685b      	ldr	r3, [r3, #4]
 80096d4:	4a52      	ldr	r2, [pc, #328]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096d6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80096da:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80096dc:	4b50      	ldr	r3, [pc, #320]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096de:	685b      	ldr	r3, [r3, #4]
 80096e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	689b      	ldr	r3, [r3, #8]
 80096e8:	494d      	ldr	r1, [pc, #308]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80096ea:	4313      	orrs	r3, r2
 80096ec:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	681b      	ldr	r3, [r3, #0]
 80096f2:	f003 0301 	and.w	r3, r3, #1
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d040      	beq.n	800977c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	685b      	ldr	r3, [r3, #4]
 80096fe:	2b01      	cmp	r3, #1
 8009700:	d107      	bne.n	8009712 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009702:	4b47      	ldr	r3, [pc, #284]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800970a:	2b00      	cmp	r3, #0
 800970c:	d115      	bne.n	800973a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800970e:	2301      	movs	r3, #1
 8009710:	e07f      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	685b      	ldr	r3, [r3, #4]
 8009716:	2b02      	cmp	r3, #2
 8009718:	d107      	bne.n	800972a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800971a:	4b41      	ldr	r3, [pc, #260]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009722:	2b00      	cmp	r3, #0
 8009724:	d109      	bne.n	800973a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009726:	2301      	movs	r3, #1
 8009728:	e073      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800972a:	4b3d      	ldr	r3, [pc, #244]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	f003 0302 	and.w	r3, r3, #2
 8009732:	2b00      	cmp	r3, #0
 8009734:	d101      	bne.n	800973a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009736:	2301      	movs	r3, #1
 8009738:	e06b      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800973a:	4b39      	ldr	r3, [pc, #228]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 800973c:	685b      	ldr	r3, [r3, #4]
 800973e:	f023 0203 	bic.w	r2, r3, #3
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	685b      	ldr	r3, [r3, #4]
 8009746:	4936      	ldr	r1, [pc, #216]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 8009748:	4313      	orrs	r3, r2
 800974a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800974c:	f7fc fdf4 	bl	8006338 <HAL_GetTick>
 8009750:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009752:	e00a      	b.n	800976a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009754:	f7fc fdf0 	bl	8006338 <HAL_GetTick>
 8009758:	4602      	mov	r2, r0
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	1ad3      	subs	r3, r2, r3
 800975e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009762:	4293      	cmp	r3, r2
 8009764:	d901      	bls.n	800976a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009766:	2303      	movs	r3, #3
 8009768:	e053      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800976a:	4b2d      	ldr	r3, [pc, #180]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 800976c:	685b      	ldr	r3, [r3, #4]
 800976e:	f003 020c 	and.w	r2, r3, #12
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	685b      	ldr	r3, [r3, #4]
 8009776:	009b      	lsls	r3, r3, #2
 8009778:	429a      	cmp	r2, r3
 800977a:	d1eb      	bne.n	8009754 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800977c:	4b27      	ldr	r3, [pc, #156]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 800977e:	681b      	ldr	r3, [r3, #0]
 8009780:	f003 0307 	and.w	r3, r3, #7
 8009784:	683a      	ldr	r2, [r7, #0]
 8009786:	429a      	cmp	r2, r3
 8009788:	d210      	bcs.n	80097ac <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800978a:	4b24      	ldr	r3, [pc, #144]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 800978c:	681b      	ldr	r3, [r3, #0]
 800978e:	f023 0207 	bic.w	r2, r3, #7
 8009792:	4922      	ldr	r1, [pc, #136]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 8009794:	683b      	ldr	r3, [r7, #0]
 8009796:	4313      	orrs	r3, r2
 8009798:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800979a:	4b20      	ldr	r3, [pc, #128]	; (800981c <HAL_RCC_ClockConfig+0x1c0>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	f003 0307 	and.w	r3, r3, #7
 80097a2:	683a      	ldr	r2, [r7, #0]
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d001      	beq.n	80097ac <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80097a8:	2301      	movs	r3, #1
 80097aa:	e032      	b.n	8009812 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	f003 0304 	and.w	r3, r3, #4
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d008      	beq.n	80097ca <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80097b8:	4b19      	ldr	r3, [pc, #100]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	68db      	ldr	r3, [r3, #12]
 80097c4:	4916      	ldr	r1, [pc, #88]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80097c6:	4313      	orrs	r3, r2
 80097c8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 0308 	and.w	r3, r3, #8
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d009      	beq.n	80097ea <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80097d6:	4b12      	ldr	r3, [pc, #72]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80097d8:	685b      	ldr	r3, [r3, #4]
 80097da:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	691b      	ldr	r3, [r3, #16]
 80097e2:	00db      	lsls	r3, r3, #3
 80097e4:	490e      	ldr	r1, [pc, #56]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80097e6:	4313      	orrs	r3, r2
 80097e8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80097ea:	f000 f821 	bl	8009830 <HAL_RCC_GetSysClockFreq>
 80097ee:	4602      	mov	r2, r0
 80097f0:	4b0b      	ldr	r3, [pc, #44]	; (8009820 <HAL_RCC_ClockConfig+0x1c4>)
 80097f2:	685b      	ldr	r3, [r3, #4]
 80097f4:	091b      	lsrs	r3, r3, #4
 80097f6:	f003 030f 	and.w	r3, r3, #15
 80097fa:	490a      	ldr	r1, [pc, #40]	; (8009824 <HAL_RCC_ClockConfig+0x1c8>)
 80097fc:	5ccb      	ldrb	r3, [r1, r3]
 80097fe:	fa22 f303 	lsr.w	r3, r2, r3
 8009802:	4a09      	ldr	r2, [pc, #36]	; (8009828 <HAL_RCC_ClockConfig+0x1cc>)
 8009804:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009806:	4b09      	ldr	r3, [pc, #36]	; (800982c <HAL_RCC_ClockConfig+0x1d0>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	4618      	mov	r0, r3
 800980c:	f7fc f816 	bl	800583c <HAL_InitTick>

  return HAL_OK;
 8009810:	2300      	movs	r3, #0
}
 8009812:	4618      	mov	r0, r3
 8009814:	3710      	adds	r7, #16
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
 800981a:	bf00      	nop
 800981c:	40022000 	.word	0x40022000
 8009820:	40021000 	.word	0x40021000
 8009824:	08014cc8 	.word	0x08014cc8
 8009828:	20000054 	.word	0x20000054
 800982c:	20000058 	.word	0x20000058

08009830 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009830:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009834:	b091      	sub	sp, #68	; 0x44
 8009836:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8009838:	4b6a      	ldr	r3, [pc, #424]	; (80099e4 <HAL_RCC_GetSysClockFreq+0x1b4>)
 800983a:	f107 0414 	add.w	r4, r7, #20
 800983e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009840:	c407      	stmia	r4!, {r0, r1, r2}
 8009842:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8009844:	4b68      	ldr	r3, [pc, #416]	; (80099e8 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009846:	1d3c      	adds	r4, r7, #4
 8009848:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800984a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800984e:	2300      	movs	r3, #0
 8009850:	637b      	str	r3, [r7, #52]	; 0x34
 8009852:	2300      	movs	r3, #0
 8009854:	633b      	str	r3, [r7, #48]	; 0x30
 8009856:	2300      	movs	r3, #0
 8009858:	63fb      	str	r3, [r7, #60]	; 0x3c
 800985a:	2300      	movs	r3, #0
 800985c:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t sysclockfreq = 0U;
 800985e:	2300      	movs	r3, #0
 8009860:	63bb      	str	r3, [r7, #56]	; 0x38
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
 8009862:	2300      	movs	r3, #0
 8009864:	62bb      	str	r3, [r7, #40]	; 0x28
 8009866:	2300      	movs	r3, #0
 8009868:	627b      	str	r3, [r7, #36]	; 0x24
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800986a:	4b60      	ldr	r3, [pc, #384]	; (80099ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 800986c:	685b      	ldr	r3, [r3, #4]
 800986e:	637b      	str	r3, [r7, #52]	; 0x34

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8009870:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009872:	f003 030c 	and.w	r3, r3, #12
 8009876:	2b04      	cmp	r3, #4
 8009878:	d002      	beq.n	8009880 <HAL_RCC_GetSysClockFreq+0x50>
 800987a:	2b08      	cmp	r3, #8
 800987c:	d003      	beq.n	8009886 <HAL_RCC_GetSysClockFreq+0x56>
 800987e:	e0a8      	b.n	80099d2 <HAL_RCC_GetSysClockFreq+0x1a2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8009880:	4b5b      	ldr	r3, [pc, #364]	; (80099f0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8009882:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8009884:	e0a8      	b.n	80099d8 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009886:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009888:	0c9b      	lsrs	r3, r3, #18
 800988a:	f003 030f 	and.w	r3, r3, #15
 800988e:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8009892:	4413      	add	r3, r2
 8009894:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009898:	62fb      	str	r3, [r7, #44]	; 0x2c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800989a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800989c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	f000 808e 	beq.w	80099c2 <HAL_RCC_GetSysClockFreq+0x192>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 80098a6:	4b51      	ldr	r3, [pc, #324]	; (80099ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80098a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098aa:	f003 030f 	and.w	r3, r3, #15
 80098ae:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80098b2:	4413      	add	r3, r2
 80098b4:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 80098b8:	633b      	str	r3, [r7, #48]	; 0x30
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /*RCC_CFGR2_PREDIV1*/
#if defined(RCC_CFGR2_PREDIV1SRC)

        if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 80098ba:	4b4c      	ldr	r3, [pc, #304]	; (80099ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80098bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098be:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80098c2:	2b00      	cmp	r3, #0
 80098c4:	d06b      	beq.n	800999e <HAL_RCC_GetSysClockFreq+0x16e>
        {
          /* PLL2 selected as Prediv1 source */
          /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 80098c6:	4b49      	ldr	r3, [pc, #292]	; (80099ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80098c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ca:	091b      	lsrs	r3, r3, #4
 80098cc:	f003 030f 	and.w	r3, r3, #15
 80098d0:	3301      	adds	r3, #1
 80098d2:	62bb      	str	r3, [r7, #40]	; 0x28
          pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 80098d4:	4b45      	ldr	r3, [pc, #276]	; (80099ec <HAL_RCC_GetSysClockFreq+0x1bc>)
 80098d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098d8:	0a1b      	lsrs	r3, r3, #8
 80098da:	f003 030f 	and.w	r3, r3, #15
 80098de:	3302      	adds	r3, #2
 80098e0:	627b      	str	r3, [r7, #36]	; 0x24
          pllclk = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pll2mul * (uint64_t)pllmul) / ((uint64_t)prediv2 * (uint64_t)prediv));
 80098e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80098e4:	4618      	mov	r0, r3
 80098e6:	f04f 0100 	mov.w	r1, #0
 80098ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098ec:	461a      	mov	r2, r3
 80098ee:	f04f 0300 	mov.w	r3, #0
 80098f2:	fb02 f501 	mul.w	r5, r2, r1
 80098f6:	fb00 f403 	mul.w	r4, r0, r3
 80098fa:	192e      	adds	r6, r5, r4
 80098fc:	fba0 4502 	umull	r4, r5, r0, r2
 8009900:	1973      	adds	r3, r6, r5
 8009902:	461d      	mov	r5, r3
 8009904:	4620      	mov	r0, r4
 8009906:	4629      	mov	r1, r5
 8009908:	f04f 0200 	mov.w	r2, #0
 800990c:	f04f 0300 	mov.w	r3, #0
 8009910:	014b      	lsls	r3, r1, #5
 8009912:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009916:	0142      	lsls	r2, r0, #5
 8009918:	4610      	mov	r0, r2
 800991a:	4619      	mov	r1, r3
 800991c:	1b00      	subs	r0, r0, r4
 800991e:	eb61 0105 	sbc.w	r1, r1, r5
 8009922:	f04f 0200 	mov.w	r2, #0
 8009926:	f04f 0300 	mov.w	r3, #0
 800992a:	018b      	lsls	r3, r1, #6
 800992c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8009930:	0182      	lsls	r2, r0, #6
 8009932:	1a12      	subs	r2, r2, r0
 8009934:	eb63 0301 	sbc.w	r3, r3, r1
 8009938:	f04f 0000 	mov.w	r0, #0
 800993c:	f04f 0100 	mov.w	r1, #0
 8009940:	00d9      	lsls	r1, r3, #3
 8009942:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009946:	00d0      	lsls	r0, r2, #3
 8009948:	4602      	mov	r2, r0
 800994a:	460b      	mov	r3, r1
 800994c:	1912      	adds	r2, r2, r4
 800994e:	eb45 0303 	adc.w	r3, r5, r3
 8009952:	f04f 0000 	mov.w	r0, #0
 8009956:	f04f 0100 	mov.w	r1, #0
 800995a:	0259      	lsls	r1, r3, #9
 800995c:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8009960:	0250      	lsls	r0, r2, #9
 8009962:	4602      	mov	r2, r0
 8009964:	460b      	mov	r3, r1
 8009966:	4690      	mov	r8, r2
 8009968:	4699      	mov	r9, r3
 800996a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800996c:	4618      	mov	r0, r3
 800996e:	f04f 0100 	mov.w	r1, #0
 8009972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009974:	461a      	mov	r2, r3
 8009976:	f04f 0300 	mov.w	r3, #0
 800997a:	fb02 f501 	mul.w	r5, r2, r1
 800997e:	fb00 f403 	mul.w	r4, r0, r3
 8009982:	442c      	add	r4, r5
 8009984:	fba0 2302 	umull	r2, r3, r0, r2
 8009988:	18e1      	adds	r1, r4, r3
 800998a:	460b      	mov	r3, r1
 800998c:	4640      	mov	r0, r8
 800998e:	4649      	mov	r1, r9
 8009990:	f7f7 fc5e 	bl	8001250 <__aeabi_uldivmod>
 8009994:	4602      	mov	r2, r0
 8009996:	460b      	mov	r3, r1
 8009998:	4613      	mov	r3, r2
 800999a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800999c:	e007      	b.n	80099ae <HAL_RCC_GetSysClockFreq+0x17e>
        }
        else
        {
          /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
          pllclk = (uint32_t)((HSE_VALUE * pllmul) / prediv);
 800999e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099a0:	4a13      	ldr	r2, [pc, #76]	; (80099f0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80099a2:	fb02 f203 	mul.w	r2, r2, r3
 80099a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ac:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
        /* In this case need to divide pllclk by 2 */
        if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 80099ae:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80099b2:	461a      	mov	r2, r3
 80099b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b6:	4293      	cmp	r3, r2
 80099b8:	d108      	bne.n	80099cc <HAL_RCC_GetSysClockFreq+0x19c>
        {
          pllclk = pllclk / 2;
 80099ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099bc:	085b      	lsrs	r3, r3, #1
 80099be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80099c0:	e004      	b.n	80099cc <HAL_RCC_GetSysClockFreq+0x19c>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80099c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c4:	4a0b      	ldr	r2, [pc, #44]	; (80099f4 <HAL_RCC_GetSysClockFreq+0x1c4>)
 80099c6:	fb02 f303 	mul.w	r3, r2, r3
 80099ca:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      sysclockfreq = pllclk;
 80099cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80099ce:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80099d0:	e002      	b.n	80099d8 <HAL_RCC_GetSysClockFreq+0x1a8>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80099d2:	4b07      	ldr	r3, [pc, #28]	; (80099f0 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80099d4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80099d6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80099d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80099da:	4618      	mov	r0, r3
 80099dc:	3744      	adds	r7, #68	; 0x44
 80099de:	46bd      	mov	sp, r7
 80099e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80099e4:	08013ff4 	.word	0x08013ff4
 80099e8:	08014004 	.word	0x08014004
 80099ec:	40021000 	.word	0x40021000
 80099f0:	007a1200 	.word	0x007a1200
 80099f4:	003d0900 	.word	0x003d0900

080099f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80099f8:	b480      	push	{r7}
 80099fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80099fc:	4b02      	ldr	r3, [pc, #8]	; (8009a08 <HAL_RCC_GetHCLKFreq+0x10>)
 80099fe:	681b      	ldr	r3, [r3, #0]
}
 8009a00:	4618      	mov	r0, r3
 8009a02:	46bd      	mov	sp, r7
 8009a04:	bc80      	pop	{r7}
 8009a06:	4770      	bx	lr
 8009a08:	20000054 	.word	0x20000054

08009a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009a10:	f7ff fff2 	bl	80099f8 <HAL_RCC_GetHCLKFreq>
 8009a14:	4602      	mov	r2, r0
 8009a16:	4b05      	ldr	r3, [pc, #20]	; (8009a2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009a18:	685b      	ldr	r3, [r3, #4]
 8009a1a:	0a1b      	lsrs	r3, r3, #8
 8009a1c:	f003 0307 	and.w	r3, r3, #7
 8009a20:	4903      	ldr	r1, [pc, #12]	; (8009a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009a22:	5ccb      	ldrb	r3, [r1, r3]
 8009a24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	bd80      	pop	{r7, pc}
 8009a2c:	40021000 	.word	0x40021000
 8009a30:	08014cd8 	.word	0x08014cd8

08009a34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009a38:	f7ff ffde 	bl	80099f8 <HAL_RCC_GetHCLKFreq>
 8009a3c:	4602      	mov	r2, r0
 8009a3e:	4b05      	ldr	r3, [pc, #20]	; (8009a54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009a40:	685b      	ldr	r3, [r3, #4]
 8009a42:	0adb      	lsrs	r3, r3, #11
 8009a44:	f003 0307 	and.w	r3, r3, #7
 8009a48:	4903      	ldr	r1, [pc, #12]	; (8009a58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8009a4a:	5ccb      	ldrb	r3, [r1, r3]
 8009a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009a50:	4618      	mov	r0, r3
 8009a52:	bd80      	pop	{r7, pc}
 8009a54:	40021000 	.word	0x40021000
 8009a58:	08014cd8 	.word	0x08014cd8

08009a5c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b083      	sub	sp, #12
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
 8009a64:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	220f      	movs	r2, #15
 8009a6a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009a6c:	4b11      	ldr	r3, [pc, #68]	; (8009ab4 <HAL_RCC_GetClockConfig+0x58>)
 8009a6e:	685b      	ldr	r3, [r3, #4]
 8009a70:	f003 0203 	and.w	r2, r3, #3
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8009a78:	4b0e      	ldr	r3, [pc, #56]	; (8009ab4 <HAL_RCC_GetClockConfig+0x58>)
 8009a7a:	685b      	ldr	r3, [r3, #4]
 8009a7c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009a84:	4b0b      	ldr	r3, [pc, #44]	; (8009ab4 <HAL_RCC_GetClockConfig+0x58>)
 8009a86:	685b      	ldr	r3, [r3, #4]
 8009a88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8009a90:	4b08      	ldr	r3, [pc, #32]	; (8009ab4 <HAL_RCC_GetClockConfig+0x58>)
 8009a92:	685b      	ldr	r3, [r3, #4]
 8009a94:	08db      	lsrs	r3, r3, #3
 8009a96:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009a9e:	4b06      	ldr	r3, [pc, #24]	; (8009ab8 <HAL_RCC_GetClockConfig+0x5c>)
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	f003 0207 	and.w	r2, r3, #7
 8009aa6:	683b      	ldr	r3, [r7, #0]
 8009aa8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8009aaa:	bf00      	nop
 8009aac:	370c      	adds	r7, #12
 8009aae:	46bd      	mov	sp, r7
 8009ab0:	bc80      	pop	{r7}
 8009ab2:	4770      	bx	lr
 8009ab4:	40021000 	.word	0x40021000
 8009ab8:	40022000 	.word	0x40022000

08009abc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8009abc:	b480      	push	{r7}
 8009abe:	b085      	sub	sp, #20
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8009ac4:	4b0a      	ldr	r3, [pc, #40]	; (8009af0 <RCC_Delay+0x34>)
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	4a0a      	ldr	r2, [pc, #40]	; (8009af4 <RCC_Delay+0x38>)
 8009aca:	fba2 2303 	umull	r2, r3, r2, r3
 8009ace:	0a5b      	lsrs	r3, r3, #9
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	fb02 f303 	mul.w	r3, r2, r3
 8009ad6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8009ad8:	bf00      	nop
  }
  while (Delay --);
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	1e5a      	subs	r2, r3, #1
 8009ade:	60fa      	str	r2, [r7, #12]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d1f9      	bne.n	8009ad8 <RCC_Delay+0x1c>
}
 8009ae4:	bf00      	nop
 8009ae6:	bf00      	nop
 8009ae8:	3714      	adds	r7, #20
 8009aea:	46bd      	mov	sp, r7
 8009aec:	bc80      	pop	{r7}
 8009aee:	4770      	bx	lr
 8009af0:	20000054 	.word	0x20000054
 8009af4:	10624dd3 	.word	0x10624dd3

08009af8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009af8:	b580      	push	{r7, lr}
 8009afa:	b088      	sub	sp, #32
 8009afc:	af00      	add	r7, sp, #0
 8009afe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8009b00:	2300      	movs	r3, #0
 8009b02:	617b      	str	r3, [r7, #20]
 8009b04:	2300      	movs	r3, #0
 8009b06:	613b      	str	r3, [r7, #16]
#if defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t  pllactive = 0U;
 8009b08:	2300      	movs	r3, #0
 8009b0a:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 0301 	and.w	r3, r3, #1
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	d07d      	beq.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x11c>
  {
    FlagStatus pwrclkchanged = RESET;
 8009b18:	2300      	movs	r3, #0
 8009b1a:	76fb      	strb	r3, [r7, #27]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009b1c:	4b8b      	ldr	r3, [pc, #556]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009b1e:	69db      	ldr	r3, [r3, #28]
 8009b20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d10d      	bne.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0x4c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009b28:	4b88      	ldr	r3, [pc, #544]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009b2a:	69db      	ldr	r3, [r3, #28]
 8009b2c:	4a87      	ldr	r2, [pc, #540]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009b2e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b32:	61d3      	str	r3, [r2, #28]
 8009b34:	4b85      	ldr	r3, [pc, #532]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009b36:	69db      	ldr	r3, [r3, #28]
 8009b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b3c:	60fb      	str	r3, [r7, #12]
 8009b3e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009b40:	2301      	movs	r3, #1
 8009b42:	76fb      	strb	r3, [r7, #27]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b44:	4b82      	ldr	r3, [pc, #520]	; (8009d50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d118      	bne.n	8009b82 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009b50:	4b7f      	ldr	r3, [pc, #508]	; (8009d50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b52:	681b      	ldr	r3, [r3, #0]
 8009b54:	4a7e      	ldr	r2, [pc, #504]	; (8009d50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b5a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b5c:	f7fc fbec 	bl	8006338 <HAL_GetTick>
 8009b60:	6178      	str	r0, [r7, #20]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b62:	e008      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b64:	f7fc fbe8 	bl	8006338 <HAL_GetTick>
 8009b68:	4602      	mov	r2, r0
 8009b6a:	697b      	ldr	r3, [r7, #20]
 8009b6c:	1ad3      	subs	r3, r2, r3
 8009b6e:	2b64      	cmp	r3, #100	; 0x64
 8009b70:	d901      	bls.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        {
          return HAL_TIMEOUT;
 8009b72:	2303      	movs	r3, #3
 8009b74:	e0e5      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b76:	4b76      	ldr	r3, [pc, #472]	; (8009d50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d0f0      	beq.n	8009b64 <HAL_RCCEx_PeriphCLKConfig+0x6c>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009b82:	4b72      	ldr	r3, [pc, #456]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009b84:	6a1b      	ldr	r3, [r3, #32]
 8009b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b8a:	613b      	str	r3, [r7, #16]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009b8c:	693b      	ldr	r3, [r7, #16]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d02e      	beq.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	685b      	ldr	r3, [r3, #4]
 8009b96:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b9a:	693a      	ldr	r2, [r7, #16]
 8009b9c:	429a      	cmp	r2, r3
 8009b9e:	d027      	beq.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009ba0:	4b6a      	ldr	r3, [pc, #424]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009ba2:	6a1b      	ldr	r3, [r3, #32]
 8009ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ba8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009baa:	4b6a      	ldr	r3, [pc, #424]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009bac:	2201      	movs	r2, #1
 8009bae:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009bb0:	4b68      	ldr	r3, [pc, #416]	; (8009d54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009bb6:	4a65      	ldr	r2, [pc, #404]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009bbc:	693b      	ldr	r3, [r7, #16]
 8009bbe:	f003 0301 	and.w	r3, r3, #1
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d014      	beq.n	8009bf0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009bc6:	f7fc fbb7 	bl	8006338 <HAL_GetTick>
 8009bca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bcc:	e00a      	b.n	8009be4 <HAL_RCCEx_PeriphCLKConfig+0xec>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009bce:	f7fc fbb3 	bl	8006338 <HAL_GetTick>
 8009bd2:	4602      	mov	r2, r0
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	1ad3      	subs	r3, r2, r3
 8009bd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	d901      	bls.n	8009be4 <HAL_RCCEx_PeriphCLKConfig+0xec>
          {
            return HAL_TIMEOUT;
 8009be0:	2303      	movs	r3, #3
 8009be2:	e0ae      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009be4:	4b59      	ldr	r3, [pc, #356]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009be6:	6a1b      	ldr	r3, [r3, #32]
 8009be8:	f003 0302 	and.w	r3, r3, #2
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	d0ee      	beq.n	8009bce <HAL_RCCEx_PeriphCLKConfig+0xd6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009bf0:	4b56      	ldr	r3, [pc, #344]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009bf2:	6a1b      	ldr	r3, [r3, #32]
 8009bf4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	685b      	ldr	r3, [r3, #4]
 8009bfc:	4953      	ldr	r1, [pc, #332]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009bfe:	4313      	orrs	r3, r2
 8009c00:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8009c02:	7efb      	ldrb	r3, [r7, #27]
 8009c04:	2b01      	cmp	r3, #1
 8009c06:	d105      	bne.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c08:	4b50      	ldr	r3, [pc, #320]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c0a:	69db      	ldr	r3, [r3, #28]
 8009c0c:	4a4f      	ldr	r2, [pc, #316]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c12:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f003 0302 	and.w	r3, r3, #2
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d008      	beq.n	8009c32 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009c20:	4b4a      	ldr	r3, [pc, #296]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c22:	685b      	ldr	r3, [r3, #4]
 8009c24:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	689b      	ldr	r3, [r3, #8]
 8009c2c:	4947      	ldr	r1, [pc, #284]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c2e:	4313      	orrs	r3, r2
 8009c30:	604b      	str	r3, [r1, #4]
  }

#if defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ I2S2 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	f003 0304 	and.w	r3, r3, #4
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d008      	beq.n	8009c50 <HAL_RCCEx_PeriphCLKConfig+0x158>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8009c3e:	4b43      	ldr	r3, [pc, #268]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c42:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	68db      	ldr	r3, [r3, #12]
 8009c4a:	4940      	ldr	r1, [pc, #256]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c4c:	4313      	orrs	r3, r2
 8009c4e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ I2S3 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	f003 0308 	and.w	r3, r3, #8
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d008      	beq.n	8009c6e <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));

    /* Configure the I2S3 clock source */
    __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 8009c5c:	4b3b      	ldr	r3, [pc, #236]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c60:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	691b      	ldr	r3, [r3, #16]
 8009c68:	4938      	ldr	r1, [pc, #224]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c6a:	4313      	orrs	r3, r2
 8009c6c:	62cb      	str	r3, [r1, #44]	; 0x2c
  }

  /*------------------------------ PLL I2S Configuration ----------------------*/
  /* Check that PLLI2S need to be enabled */
  if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC))
 8009c6e:	4b37      	ldr	r3, [pc, #220]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c76:	2b00      	cmp	r3, #0
 8009c78:	d105      	bne.n	8009c86 <HAL_RCCEx_PeriphCLKConfig+0x18e>
 8009c7a:	4b34      	ldr	r3, [pc, #208]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c7e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d001      	beq.n	8009c8a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Update flag to indicate that PLL I2S should be active */
    pllactive = 1;
 8009c86:	2301      	movs	r3, #1
 8009c88:	61fb      	str	r3, [r7, #28]
  }

  /* Check if PLL I2S need to be enabled */
  if (pllactive == 1)
 8009c8a:	69fb      	ldr	r3, [r7, #28]
 8009c8c:	2b01      	cmp	r3, #1
 8009c8e:	d148      	bne.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    /* Enable PLL I2S only if not active */
    if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 8009c90:	4b2e      	ldr	r3, [pc, #184]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c92:	681b      	ldr	r3, [r3, #0]
 8009c94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	d138      	bne.n	8009d0e <HAL_RCCEx_PeriphCLKConfig+0x216>
      assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
      assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));

      /* Prediv2 can be written only when the PLL2 is disabled. */
      /* Return an error only if new value is different from the programmed value */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8009c9c:	4b2b      	ldr	r3, [pc, #172]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d009      	beq.n	8009cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
          (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 8009ca8:	4b28      	ldr	r3, [pc, #160]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009caa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	699b      	ldr	r3, [r3, #24]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d001      	beq.n	8009cbc <HAL_RCCEx_PeriphCLKConfig+0x1c4>
      {
        return HAL_ERROR;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	e042      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      }

      /* Configure the HSE prediv2 factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 8009cbc:	4b23      	ldr	r3, [pc, #140]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cc0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	699b      	ldr	r3, [r3, #24]
 8009cc8:	4920      	ldr	r1, [pc, #128]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cca:	4313      	orrs	r3, r2
 8009ccc:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Configure the main PLLI2S multiplication factors. */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 8009cce:	4b1f      	ldr	r3, [pc, #124]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cd2:	f423 4270 	bic.w	r2, r3, #61440	; 0xf000
 8009cd6:	687b      	ldr	r3, [r7, #4]
 8009cd8:	695b      	ldr	r3, [r3, #20]
 8009cda:	491c      	ldr	r1, [pc, #112]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009cdc:	4313      	orrs	r3, r2
 8009cde:	62cb      	str	r3, [r1, #44]	; 0x2c

      /* Enable the main PLLI2S. */
      __HAL_RCC_PLLI2S_ENABLE();
 8009ce0:	4b1d      	ldr	r3, [pc, #116]	; (8009d58 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ce6:	f7fc fb27 	bl	8006338 <HAL_GetTick>
 8009cea:	6178      	str	r0, [r7, #20]

      /* Wait till PLLI2S is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009cec:	e008      	b.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0x208>
      {
        if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8009cee:	f7fc fb23 	bl	8006338 <HAL_GetTick>
 8009cf2:	4602      	mov	r2, r0
 8009cf4:	697b      	ldr	r3, [r7, #20]
 8009cf6:	1ad3      	subs	r3, r2, r3
 8009cf8:	2b64      	cmp	r3, #100	; 0x64
 8009cfa:	d901      	bls.n	8009d00 <HAL_RCCEx_PeriphCLKConfig+0x208>
        {
          return HAL_TIMEOUT;
 8009cfc:	2303      	movs	r3, #3
 8009cfe:	e020      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8009d00:	4b12      	ldr	r3, [pc, #72]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d0f0      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x1f6>
 8009d0c:	e009      	b.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      }
    }
    else
    {
      /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
      if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 8009d0e:	4b0f      	ldr	r3, [pc, #60]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d12:	f403 4270 	and.w	r2, r3, #61440	; 0xf000
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	695b      	ldr	r3, [r3, #20]
 8009d1a:	429a      	cmp	r2, r3
 8009d1c:	d001      	beq.n	8009d22 <HAL_RCCEx_PeriphCLKConfig+0x22a>
      {
        return HAL_ERROR;
 8009d1e:	2301      	movs	r3, #1
 8009d20:	e00f      	b.n	8009d42 <HAL_RCCEx_PeriphCLKConfig+0x24a>

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 0310 	and.w	r3, r3, #16
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d008      	beq.n	8009d40 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009d2e:	4b07      	ldr	r3, [pc, #28]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d30:	685b      	ldr	r3, [r3, #4]
 8009d32:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	69db      	ldr	r3, [r3, #28]
 8009d3a:	4904      	ldr	r1, [pc, #16]	; (8009d4c <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8009d3c:	4313      	orrs	r3, r2
 8009d3e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8009d40:	2300      	movs	r3, #0
}
 8009d42:	4618      	mov	r0, r3
 8009d44:	3720      	adds	r7, #32
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
 8009d4a:	bf00      	nop
 8009d4c:	40021000 	.word	0x40021000
 8009d50:	40007000 	.word	0x40007000
 8009d54:	42420440 	.word	0x42420440
 8009d58:	42420070 	.word	0x42420070

08009d5c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009d5c:	b590      	push	{r4, r7, lr}
 8009d5e:	b093      	sub	sp, #76	; 0x4c
 8009d60:	af00      	add	r7, sp, #0
 8009d62:	6078      	str	r0, [r7, #4]
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 8009d64:	4ba9      	ldr	r3, [pc, #676]	; (800a00c <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8009d66:	f107 0418 	add.w	r4, r7, #24
 8009d6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009d6c:	c407      	stmia	r4!, {r0, r1, r2}
 8009d6e:	8023      	strh	r3, [r4, #0]
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 8009d70:	4ba7      	ldr	r3, [pc, #668]	; (800a010 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8009d72:	f107 0408 	add.w	r4, r7, #8
 8009d76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8009d78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8009d7c:	2300      	movs	r3, #0
 8009d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009d80:	2300      	movs	r3, #0
 8009d82:	647b      	str	r3, [r7, #68]	; 0x44
 8009d84:	2300      	movs	r3, #0
 8009d86:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 8009d88:	2300      	movs	r3, #0
 8009d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	633b      	str	r3, [r7, #48]	; 0x30
 8009d90:	2300      	movs	r3, #0
 8009d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  const uint8_t aPredivFactorTable[2] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009d94:	2300      	movs	r3, #0
 8009d96:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d98:	2300      	movs	r3, #0
 8009d9a:	643b      	str	r3, [r7, #64]	; 0x40
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	2b0f      	cmp	r3, #15
 8009da2:	f200 8124 	bhi.w	8009fee <HAL_RCCEx_GetPeriphCLKFreq+0x292>
 8009da6:	a201      	add	r2, pc, #4	; (adr r2, 8009dac <HAL_RCCEx_GetPeriphCLKFreq+0x50>)
 8009da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009dac:	08009f6d 	.word	0x08009f6d
 8009db0:	08009fd3 	.word	0x08009fd3
 8009db4:	08009fef 	.word	0x08009fef
 8009db8:	08009ecb 	.word	0x08009ecb
 8009dbc:	08009fef 	.word	0x08009fef
 8009dc0:	08009fef 	.word	0x08009fef
 8009dc4:	08009fef 	.word	0x08009fef
 8009dc8:	08009f1d 	.word	0x08009f1d
 8009dcc:	08009fef 	.word	0x08009fef
 8009dd0:	08009fef 	.word	0x08009fef
 8009dd4:	08009fef 	.word	0x08009fef
 8009dd8:	08009fef 	.word	0x08009fef
 8009ddc:	08009fef 	.word	0x08009fef
 8009de0:	08009fef 	.word	0x08009fef
 8009de4:	08009fef 	.word	0x08009fef
 8009de8:	08009ded 	.word	0x08009ded
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
    case RCC_PERIPHCLK_USB:
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8009dec:	4b89      	ldr	r3, [pc, #548]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009dee:	685b      	ldr	r3, [r3, #4]
 8009df0:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8009df2:	4b88      	ldr	r3, [pc, #544]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	f000 80f9 	beq.w	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8009e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e02:	0c9b      	lsrs	r3, r3, #18
 8009e04:	f003 030f 	and.w	r3, r3, #15
 8009e08:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009e0c:	4413      	add	r3, r2
 8009e0e:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8009e12:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8009e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009e16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e1a:	2b00      	cmp	r3, #0
 8009e1c:	d03e      	beq.n	8009e9c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8009e1e:	4b7d      	ldr	r3, [pc, #500]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009e20:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e22:	f003 030f 	and.w	r3, r3, #15
 8009e26:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8009e2a:	4413      	add	r3, r2
 8009e2c:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8009e30:	63fb      	str	r3, [r7, #60]	; 0x3c
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
#endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */

#if defined(STM32F105xC) || defined(STM32F107xC)
          if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 8009e32:	4b78      	ldr	r3, [pc, #480]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009e34:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d01c      	beq.n	8009e78 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
          {
            /* PLL2 selected as Prediv1 source */
            /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
            prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8009e3e:	4b75      	ldr	r3, [pc, #468]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e42:	091b      	lsrs	r3, r3, #4
 8009e44:	f003 030f 	and.w	r3, r3, #15
 8009e48:	3301      	adds	r3, #1
 8009e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
            pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 8009e4c:	4b71      	ldr	r3, [pc, #452]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e50:	0a1b      	lsrs	r3, r3, #8
 8009e52:	f003 030f 	and.w	r3, r3, #15
 8009e56:	3302      	adds	r3, #2
 8009e58:	637b      	str	r3, [r7, #52]	; 0x34
            pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 8009e5a:	4a6f      	ldr	r2, [pc, #444]	; (800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009e64:	fb02 f203 	mul.w	r2, r2, r3
 8009e68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e6a:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e70:	fb02 f303 	mul.w	r3, r2, r3
 8009e74:	647b      	str	r3, [r7, #68]	; 0x44
 8009e76:	e007      	b.n	8009e88 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
          }
          else
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8009e78:	4a67      	ldr	r2, [pc, #412]	; (800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009e7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009e7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8009e80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e82:	fb02 f303 	mul.w	r3, r2, r3
 8009e86:	647b      	str	r3, [r7, #68]	; 0x44
          }

          /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using float) */
          /* In this case need to divide pllclk by 2 */
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos])
 8009e88:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8009e8c:	461a      	mov	r2, r3
 8009e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e90:	4293      	cmp	r3, r2
 8009e92:	d108      	bne.n	8009ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
          {
            pllclk = pllclk / 2;
 8009e94:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e96:	085b      	lsrs	r3, r3, #1
 8009e98:	647b      	str	r3, [r7, #68]	; 0x44
 8009e9a:	e004      	b.n	8009ea6 <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009e9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e9e:	4a5f      	ldr	r2, [pc, #380]	; (800a01c <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 8009ea0:	fb02 f303 	mul.w	r3, r2, r3
 8009ea4:	647b      	str	r3, [r7, #68]	; 0x44
        }

        /* Calcul of the USB frequency*/
#if defined(STM32F105xC) || defined(STM32F107xC)
        /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 8009ea6:	4b5b      	ldr	r3, [pc, #364]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009ea8:	685b      	ldr	r3, [r3, #4]
 8009eaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009eae:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009eb2:	d102      	bne.n	8009eba <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
        {
          /* Prescaler of 2 selected for USB */
          frequency = pllclk;
 8009eb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009eb6:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 1.5 selected for USB */
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8009eb8:	e09b      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          frequency = (2 * pllclk) / 3;
 8009eba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009ebc:	005b      	lsls	r3, r3, #1
 8009ebe:	4a58      	ldr	r2, [pc, #352]	; (800a020 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>)
 8009ec0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ec4:	085b      	lsrs	r3, r3, #1
 8009ec6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8009ec8:	e093      	b.n	8009ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 8009eca:	4b52      	ldr	r3, [pc, #328]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009ecc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ece:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d103      	bne.n	8009ede <HAL_RCCEx_GetPeriphCLKFreq+0x182>
      {
        /* SYSCLK used as source clock for I2S2 */
        frequency = HAL_RCC_GetSysClockFreq();
 8009ed6:	f7ff fcab 	bl	8009830 <HAL_RCC_GetSysClockFreq>
 8009eda:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8009edc:	e08b      	b.n	8009ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8009ede:	4b4d      	ldr	r3, [pc, #308]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009ee0:	681b      	ldr	r3, [r3, #0]
 8009ee2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	f000 8085 	beq.w	8009ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8009eec:	4b49      	ldr	r3, [pc, #292]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ef0:	091b      	lsrs	r3, r3, #4
 8009ef2:	f003 030f 	and.w	r3, r3, #15
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8009efa:	4b46      	ldr	r3, [pc, #280]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009efe:	0b1b      	lsrs	r3, r3, #12
 8009f00:	f003 030f 	and.w	r3, r3, #15
 8009f04:	3302      	adds	r3, #2
 8009f06:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8009f08:	4a43      	ldr	r2, [pc, #268]	; (800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f12:	fb02 f303 	mul.w	r3, r2, r3
 8009f16:	005b      	lsls	r3, r3, #1
 8009f18:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8009f1a:	e06c      	b.n	8009ff6 <HAL_RCCEx_GetPeriphCLKFreq+0x29a>
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
#else
      if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 8009f1c:	4b3d      	ldr	r3, [pc, #244]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f20:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d103      	bne.n	8009f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1d4>
      {
        /* SYSCLK used as source clock for I2S3 */
        frequency = HAL_RCC_GetSysClockFreq();
 8009f28:	f7ff fc82 	bl	8009830 <HAL_RCC_GetSysClockFreq>
 8009f2c:	6438      	str	r0, [r7, #64]	; 0x40
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8009f2e:	e064      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 8009f30:	4b38      	ldr	r3, [pc, #224]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d05e      	beq.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
          prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 8009f3c:	4b35      	ldr	r3, [pc, #212]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f40:	091b      	lsrs	r3, r3, #4
 8009f42:	f003 030f 	and.w	r3, r3, #15
 8009f46:	3301      	adds	r3, #1
 8009f48:	62fb      	str	r3, [r7, #44]	; 0x2c
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 8009f4a:	4b32      	ldr	r3, [pc, #200]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009f4e:	0b1b      	lsrs	r3, r3, #12
 8009f50:	f003 030f 	and.w	r3, r3, #15
 8009f54:	3302      	adds	r3, #2
 8009f56:	633b      	str	r3, [r7, #48]	; 0x30
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 8009f58:	4a2f      	ldr	r2, [pc, #188]	; (800a018 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8009f5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f60:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009f62:	fb02 f303 	mul.w	r3, r2, r3
 8009f66:	005b      	lsls	r3, r3, #1
 8009f68:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8009f6a:	e046      	b.n	8009ffa <HAL_RCCEx_GetPeriphCLKFreq+0x29e>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
    case RCC_PERIPHCLK_RTC:
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8009f6c:	4b29      	ldr	r3, [pc, #164]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f6e:	6a1b      	ldr	r3, [r3, #32]
 8009f70:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f7c:	d108      	bne.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
 8009f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f80:	f003 0302 	and.w	r3, r3, #2
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d003      	beq.n	8009f90 <HAL_RCCEx_GetPeriphCLKFreq+0x234>
      {
        frequency = LSE_VALUE;
 8009f88:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f8c:	643b      	str	r3, [r7, #64]	; 0x40
 8009f8e:	e01f      	b.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009f90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009f92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009f96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009f9a:	d109      	bne.n	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
 8009f9c:	4b1d      	ldr	r3, [pc, #116]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fa0:	f003 0302 	and.w	r3, r3, #2
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d003      	beq.n	8009fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x254>
      {
        frequency = LSI_VALUE;
 8009fa8:	f649 4340 	movw	r3, #40000	; 0x9c40
 8009fac:	643b      	str	r3, [r7, #64]	; 0x40
 8009fae:	e00f      	b.n	8009fd0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009fb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009fb6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009fba:	d120      	bne.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 8009fbc:	4b15      	ldr	r3, [pc, #84]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009fbe:	681b      	ldr	r3, [r3, #0]
 8009fc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d01a      	beq.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
      {
        frequency = HSE_VALUE / 128U;
 8009fc8:	f24f 4324 	movw	r3, #62500	; 0xf424
 8009fcc:	643b      	str	r3, [r7, #64]	; 0x40
      /* Clock not enabled for RTC*/
      else
      {
        /* nothing to do: frequency already initialized to 0U */
      }
      break;
 8009fce:	e016      	b.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
 8009fd0:	e015      	b.n	8009ffe <HAL_RCCEx_GetPeriphCLKFreq+0x2a2>
    }
    case RCC_PERIPHCLK_ADC:
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009fd2:	f7ff fd2f 	bl	8009a34 <HAL_RCC_GetPCLK2Freq>
 8009fd6:	4602      	mov	r2, r0
 8009fd8:	4b0e      	ldr	r3, [pc, #56]	; (800a014 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8009fda:	685b      	ldr	r3, [r3, #4]
 8009fdc:	0b9b      	lsrs	r3, r3, #14
 8009fde:	f003 0303 	and.w	r3, r3, #3
 8009fe2:	3301      	adds	r3, #1
 8009fe4:	005b      	lsls	r3, r3, #1
 8009fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8009fea:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8009fec:	e008      	b.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
    }
    default:
    {
      break;
 8009fee:	bf00      	nop
 8009ff0:	e006      	b.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8009ff2:	bf00      	nop
 8009ff4:	e004      	b.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8009ff6:	bf00      	nop
 8009ff8:	e002      	b.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8009ffa:	bf00      	nop
 8009ffc:	e000      	b.n	800a000 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
      break;
 8009ffe:	bf00      	nop
    }
  }
  return (frequency);
 800a000:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 800a002:	4618      	mov	r0, r3
 800a004:	374c      	adds	r7, #76	; 0x4c
 800a006:	46bd      	mov	sp, r7
 800a008:	bd90      	pop	{r4, r7, pc}
 800a00a:	bf00      	nop
 800a00c:	08014014 	.word	0x08014014
 800a010:	08014024 	.word	0x08014024
 800a014:	40021000 	.word	0x40021000
 800a018:	007a1200 	.word	0x007a1200
 800a01c:	003d0900 	.word	0x003d0900
 800a020:	aaaaaaab 	.word	0xaaaaaaab

0800a024 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b084      	sub	sp, #16
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 800a02c:	2300      	movs	r3, #0
 800a02e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d101      	bne.n	800a03a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800a036:	2301      	movs	r3, #1
 800a038:	e084      	b.n	800a144 <HAL_RTC_Init+0x120>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	7c5b      	ldrb	r3, [r3, #17]
 800a03e:	b2db      	uxtb	r3, r3
 800a040:	2b00      	cmp	r3, #0
 800a042:	d105      	bne.n	800a050 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	2200      	movs	r2, #0
 800a048:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a04a:	6878      	ldr	r0, [r7, #4]
 800a04c:	f7fb fad0 	bl	80055f0 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	2202      	movs	r2, #2
 800a054:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a056:	6878      	ldr	r0, [r7, #4]
 800a058:	f000 faa0 	bl	800a59c <HAL_RTC_WaitForSynchro>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d004      	beq.n	800a06c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	2204      	movs	r2, #4
 800a066:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800a068:	2301      	movs	r3, #1
 800a06a:	e06b      	b.n	800a144 <HAL_RTC_Init+0x120>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a06c:	6878      	ldr	r0, [r7, #4]
 800a06e:	f000 fb59 	bl	800a724 <RTC_EnterInitMode>
 800a072:	4603      	mov	r3, r0
 800a074:	2b00      	cmp	r3, #0
 800a076:	d004      	beq.n	800a082 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	2204      	movs	r2, #4
 800a07c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800a07e:	2301      	movs	r3, #1
 800a080:	e060      	b.n	800a144 <HAL_RTC_Init+0x120>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	685a      	ldr	r2, [r3, #4]
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	f022 0207 	bic.w	r2, r2, #7
 800a090:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	2b00      	cmp	r3, #0
 800a098:	d005      	beq.n	800a0a6 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 800a09a:	4b2c      	ldr	r3, [pc, #176]	; (800a14c <HAL_RTC_Init+0x128>)
 800a09c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a09e:	4a2b      	ldr	r2, [pc, #172]	; (800a14c <HAL_RTC_Init+0x128>)
 800a0a0:	f023 0301 	bic.w	r3, r3, #1
 800a0a4:	6313      	str	r3, [r2, #48]	; 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 800a0a6:	4b29      	ldr	r3, [pc, #164]	; (800a14c <HAL_RTC_Init+0x128>)
 800a0a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0aa:	f423 7260 	bic.w	r2, r3, #896	; 0x380
 800a0ae:	687b      	ldr	r3, [r7, #4]
 800a0b0:	689b      	ldr	r3, [r3, #8]
 800a0b2:	4926      	ldr	r1, [pc, #152]	; (800a14c <HAL_RTC_Init+0x128>)
 800a0b4:	4313      	orrs	r3, r2
 800a0b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	685b      	ldr	r3, [r3, #4]
 800a0bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0c0:	d003      	beq.n	800a0ca <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	685b      	ldr	r3, [r3, #4]
 800a0c6:	60fb      	str	r3, [r7, #12]
 800a0c8:	e00e      	b.n	800a0e8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 800a0ca:	2001      	movs	r0, #1
 800a0cc:	f7ff fe46 	bl	8009d5c <HAL_RCCEx_GetPeriphCLKFreq>
 800a0d0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d104      	bne.n	800a0e2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2204      	movs	r2, #4
 800a0dc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800a0de:	2301      	movs	r3, #1
 800a0e0:	e030      	b.n	800a144 <HAL_RTC_Init+0x120>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	3b01      	subs	r3, #1
 800a0e6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    MODIFY_REG(hrtc->Instance->PRLH, RTC_PRLH_PRL, (prescaler >> 16U));
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	689b      	ldr	r3, [r3, #8]
 800a0ee:	f023 010f 	bic.w	r1, r3, #15
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	0c1a      	lsrs	r2, r3, #16
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	681b      	ldr	r3, [r3, #0]
 800a0fa:	430a      	orrs	r2, r1
 800a0fc:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hrtc->Instance->PRLL, RTC_PRLL_PRL, (prescaler & RTC_PRLL_PRL));
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	68db      	ldr	r3, [r3, #12]
 800a104:	0c1b      	lsrs	r3, r3, #16
 800a106:	041b      	lsls	r3, r3, #16
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	b291      	uxth	r1, r2
 800a10c:	687a      	ldr	r2, [r7, #4]
 800a10e:	6812      	ldr	r2, [r2, #0]
 800a110:	430b      	orrs	r3, r1
 800a112:	60d3      	str	r3, [r2, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a114:	6878      	ldr	r0, [r7, #4]
 800a116:	f000 fb2d 	bl	800a774 <RTC_ExitInitMode>
 800a11a:	4603      	mov	r3, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d004      	beq.n	800a12a <HAL_RTC_Init+0x106>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2204      	movs	r2, #4
 800a124:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800a126:	2301      	movs	r3, #1
 800a128:	e00c      	b.n	800a144 <HAL_RTC_Init+0x120>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	2201      	movs	r2, #1
 800a134:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2201      	movs	r2, #1
 800a13a:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2201      	movs	r2, #1
 800a140:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 800a142:	2300      	movs	r3, #0
  }
}
 800a144:	4618      	mov	r0, r3
 800a146:	3710      	adds	r7, #16
 800a148:	46bd      	mov	sp, r7
 800a14a:	bd80      	pop	{r7, pc}
 800a14c:	40006c00 	.word	0x40006c00

0800a150 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a150:	b590      	push	{r4, r7, lr}
 800a152:	b087      	sub	sp, #28
 800a154:	af00      	add	r7, sp, #0
 800a156:	60f8      	str	r0, [r7, #12]
 800a158:	60b9      	str	r1, [r7, #8]
 800a15a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 800a15c:	2300      	movs	r3, #0
 800a15e:	617b      	str	r3, [r7, #20]
 800a160:	2300      	movs	r3, #0
 800a162:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d002      	beq.n	800a170 <HAL_RTC_SetTime+0x20>
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d101      	bne.n	800a174 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 800a170:	2301      	movs	r3, #1
 800a172:	e080      	b.n	800a276 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	7c1b      	ldrb	r3, [r3, #16]
 800a178:	2b01      	cmp	r3, #1
 800a17a:	d101      	bne.n	800a180 <HAL_RTC_SetTime+0x30>
 800a17c:	2302      	movs	r3, #2
 800a17e:	e07a      	b.n	800a276 <HAL_RTC_SetTime+0x126>
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2201      	movs	r2, #1
 800a184:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	2202      	movs	r2, #2
 800a18a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d113      	bne.n	800a1ba <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	781b      	ldrb	r3, [r3, #0]
 800a196:	461a      	mov	r2, r3
 800a198:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800a19c:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	785b      	ldrb	r3, [r3, #1]
 800a1a4:	4619      	mov	r1, r3
 800a1a6:	460b      	mov	r3, r1
 800a1a8:	011b      	lsls	r3, r3, #4
 800a1aa:	1a5b      	subs	r3, r3, r1
 800a1ac:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a1ae:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 800a1b0:	68ba      	ldr	r2, [r7, #8]
 800a1b2:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800a1b4:	4413      	add	r3, r2
 800a1b6:	617b      	str	r3, [r7, #20]
 800a1b8:	e01e      	b.n	800a1f8 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a1ba:	68bb      	ldr	r3, [r7, #8]
 800a1bc:	781b      	ldrb	r3, [r3, #0]
 800a1be:	4618      	mov	r0, r3
 800a1c0:	f000 fb1d 	bl	800a7fe <RTC_Bcd2ToByte>
 800a1c4:	4603      	mov	r3, r0
 800a1c6:	461a      	mov	r2, r3
 800a1c8:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800a1cc:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 800a1d0:	68bb      	ldr	r3, [r7, #8]
 800a1d2:	785b      	ldrb	r3, [r3, #1]
 800a1d4:	4618      	mov	r0, r3
 800a1d6:	f000 fb12 	bl	800a7fe <RTC_Bcd2ToByte>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	461a      	mov	r2, r3
 800a1de:	4613      	mov	r3, r2
 800a1e0:	011b      	lsls	r3, r3, #4
 800a1e2:	1a9b      	subs	r3, r3, r2
 800a1e4:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a1e6:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	789b      	ldrb	r3, [r3, #2]
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	f000 fb06 	bl	800a7fe <RTC_Bcd2ToByte>
 800a1f2:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800a1f4:	4423      	add	r3, r4
 800a1f6:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a1f8:	6979      	ldr	r1, [r7, #20]
 800a1fa:	68f8      	ldr	r0, [r7, #12]
 800a1fc:	f000 fa2b 	bl	800a656 <RTC_WriteTimeCounter>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d007      	beq.n	800a216 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2204      	movs	r2, #4
 800a20a:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	2200      	movs	r2, #0
 800a210:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800a212:	2301      	movs	r3, #1
 800a214:	e02f      	b.n	800a276 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	685a      	ldr	r2, [r3, #4]
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	f022 0205 	bic.w	r2, r2, #5
 800a224:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a226:	68f8      	ldr	r0, [r7, #12]
 800a228:	f000 fa3c 	bl	800a6a4 <RTC_ReadAlarmCounter>
 800a22c:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a22e:	693b      	ldr	r3, [r7, #16]
 800a230:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a234:	d018      	beq.n	800a268 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 800a236:	693a      	ldr	r2, [r7, #16]
 800a238:	697b      	ldr	r3, [r7, #20]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	d214      	bcs.n	800a268 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a23e:	693b      	ldr	r3, [r7, #16]
 800a240:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800a244:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800a248:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a24a:	6939      	ldr	r1, [r7, #16]
 800a24c:	68f8      	ldr	r0, [r7, #12]
 800a24e:	f000 fa42 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a252:	4603      	mov	r3, r0
 800a254:	2b00      	cmp	r3, #0
 800a256:	d007      	beq.n	800a268 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2204      	movs	r2, #4
 800a25c:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2200      	movs	r2, #0
 800a262:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a264:	2301      	movs	r3, #1
 800a266:	e006      	b.n	800a276 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	2201      	movs	r2, #1
 800a26c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	2200      	movs	r2, #0
 800a272:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 800a274:	2300      	movs	r3, #0
  }
}
 800a276:	4618      	mov	r0, r3
 800a278:	371c      	adds	r7, #28
 800a27a:	46bd      	mov	sp, r7
 800a27c:	bd90      	pop	{r4, r7, pc}
	...

0800a280 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b088      	sub	sp, #32
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 800a28c:	2300      	movs	r3, #0
 800a28e:	61bb      	str	r3, [r7, #24]
 800a290:	2300      	movs	r3, #0
 800a292:	61fb      	str	r3, [r7, #28]
 800a294:	2300      	movs	r3, #0
 800a296:	617b      	str	r3, [r7, #20]
 800a298:	2300      	movs	r3, #0
 800a29a:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	2b00      	cmp	r3, #0
 800a2a0:	d002      	beq.n	800a2a8 <HAL_RTC_GetTime+0x28>
 800a2a2:	68bb      	ldr	r3, [r7, #8]
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	d101      	bne.n	800a2ac <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 800a2a8:	2301      	movs	r3, #1
 800a2aa:	e0b5      	b.n	800a418 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	685b      	ldr	r3, [r3, #4]
 800a2b2:	f003 0304 	and.w	r3, r3, #4
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d001      	beq.n	800a2be <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 800a2ba:	2301      	movs	r3, #1
 800a2bc:	e0ac      	b.n	800a418 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a2be:	68f8      	ldr	r0, [r7, #12]
 800a2c0:	f000 f999 	bl	800a5f6 <RTC_ReadTimeCounter>
 800a2c4:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800a2c6:	69bb      	ldr	r3, [r7, #24]
 800a2c8:	4a55      	ldr	r2, [pc, #340]	; (800a420 <HAL_RTC_GetTime+0x1a0>)
 800a2ca:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ce:	0adb      	lsrs	r3, r3, #11
 800a2d0:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800a2d2:	69ba      	ldr	r2, [r7, #24]
 800a2d4:	4b52      	ldr	r3, [pc, #328]	; (800a420 <HAL_RTC_GetTime+0x1a0>)
 800a2d6:	fba3 1302 	umull	r1, r3, r3, r2
 800a2da:	0adb      	lsrs	r3, r3, #11
 800a2dc:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800a2e0:	fb01 f303 	mul.w	r3, r1, r3
 800a2e4:	1ad3      	subs	r3, r2, r3
 800a2e6:	4a4f      	ldr	r2, [pc, #316]	; (800a424 <HAL_RTC_GetTime+0x1a4>)
 800a2e8:	fba2 2303 	umull	r2, r3, r2, r3
 800a2ec:	095b      	lsrs	r3, r3, #5
 800a2ee:	b2da      	uxtb	r2, r3
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800a2f4:	69bb      	ldr	r3, [r7, #24]
 800a2f6:	4a4a      	ldr	r2, [pc, #296]	; (800a420 <HAL_RTC_GetTime+0x1a0>)
 800a2f8:	fba2 1203 	umull	r1, r2, r2, r3
 800a2fc:	0ad2      	lsrs	r2, r2, #11
 800a2fe:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800a302:	fb01 f202 	mul.w	r2, r1, r2
 800a306:	1a9a      	subs	r2, r3, r2
 800a308:	4b46      	ldr	r3, [pc, #280]	; (800a424 <HAL_RTC_GetTime+0x1a4>)
 800a30a:	fba3 1302 	umull	r1, r3, r3, r2
 800a30e:	0959      	lsrs	r1, r3, #5
 800a310:	460b      	mov	r3, r1
 800a312:	011b      	lsls	r3, r3, #4
 800a314:	1a5b      	subs	r3, r3, r1
 800a316:	009b      	lsls	r3, r3, #2
 800a318:	1ad1      	subs	r1, r2, r3
 800a31a:	b2ca      	uxtb	r2, r1
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	2b17      	cmp	r3, #23
 800a324:	d955      	bls.n	800a3d2 <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800a326:	693b      	ldr	r3, [r7, #16]
 800a328:	4a3f      	ldr	r2, [pc, #252]	; (800a428 <HAL_RTC_GetTime+0x1a8>)
 800a32a:	fba2 2303 	umull	r2, r3, r2, r3
 800a32e:	091b      	lsrs	r3, r3, #4
 800a330:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 800a332:	6939      	ldr	r1, [r7, #16]
 800a334:	4b3c      	ldr	r3, [pc, #240]	; (800a428 <HAL_RTC_GetTime+0x1a8>)
 800a336:	fba3 2301 	umull	r2, r3, r3, r1
 800a33a:	091a      	lsrs	r2, r3, #4
 800a33c:	4613      	mov	r3, r2
 800a33e:	005b      	lsls	r3, r3, #1
 800a340:	4413      	add	r3, r2
 800a342:	00db      	lsls	r3, r3, #3
 800a344:	1aca      	subs	r2, r1, r3
 800a346:	b2d2      	uxtb	r2, r2
 800a348:	68bb      	ldr	r3, [r7, #8]
 800a34a:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a34c:	68f8      	ldr	r0, [r7, #12]
 800a34e:	f000 f9a9 	bl	800a6a4 <RTC_ReadAlarmCounter>
 800a352:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 800a354:	69fb      	ldr	r3, [r7, #28]
 800a356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a35a:	d008      	beq.n	800a36e <HAL_RTC_GetTime+0xee>
 800a35c:	69fa      	ldr	r2, [r7, #28]
 800a35e:	69bb      	ldr	r3, [r7, #24]
 800a360:	429a      	cmp	r2, r3
 800a362:	d904      	bls.n	800a36e <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 800a364:	69fa      	ldr	r2, [r7, #28]
 800a366:	69bb      	ldr	r3, [r7, #24]
 800a368:	1ad3      	subs	r3, r2, r3
 800a36a:	61fb      	str	r3, [r7, #28]
 800a36c:	e002      	b.n	800a374 <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 800a36e:	f04f 33ff 	mov.w	r3, #4294967295
 800a372:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	4a2d      	ldr	r2, [pc, #180]	; (800a42c <HAL_RTC_GetTime+0x1ac>)
 800a378:	fb02 f303 	mul.w	r3, r2, r3
 800a37c:	69ba      	ldr	r2, [r7, #24]
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a382:	69b9      	ldr	r1, [r7, #24]
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f000 f966 	bl	800a656 <RTC_WriteTimeCounter>
 800a38a:	4603      	mov	r3, r0
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	d001      	beq.n	800a394 <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 800a390:	2301      	movs	r3, #1
 800a392:	e041      	b.n	800a418 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a394:	69fb      	ldr	r3, [r7, #28]
 800a396:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a39a:	d00c      	beq.n	800a3b6 <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 800a39c:	69fa      	ldr	r2, [r7, #28]
 800a39e:	69bb      	ldr	r3, [r7, #24]
 800a3a0:	4413      	add	r3, r2
 800a3a2:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a3a4:	69f9      	ldr	r1, [r7, #28]
 800a3a6:	68f8      	ldr	r0, [r7, #12]
 800a3a8:	f000 f995 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a3ac:	4603      	mov	r3, r0
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d00a      	beq.n	800a3c8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e030      	b.n	800a418 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a3b6:	69f9      	ldr	r1, [r7, #28]
 800a3b8:	68f8      	ldr	r0, [r7, #12]
 800a3ba:	f000 f98c 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d001      	beq.n	800a3c8 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	e027      	b.n	800a418 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 800a3c8:	6979      	ldr	r1, [r7, #20]
 800a3ca:	68f8      	ldr	r0, [r7, #12]
 800a3cc:	f000 fa34 	bl	800a838 <RTC_DateUpdate>
 800a3d0:	e003      	b.n	800a3da <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	b2da      	uxtb	r2, r3
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d01a      	beq.n	800a416 <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	781b      	ldrb	r3, [r3, #0]
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f000 f9ed 	bl	800a7c4 <RTC_ByteToBcd2>
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	461a      	mov	r2, r3
 800a3ee:	68bb      	ldr	r3, [r7, #8]
 800a3f0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 800a3f2:	68bb      	ldr	r3, [r7, #8]
 800a3f4:	785b      	ldrb	r3, [r3, #1]
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	f000 f9e4 	bl	800a7c4 <RTC_ByteToBcd2>
 800a3fc:	4603      	mov	r3, r0
 800a3fe:	461a      	mov	r2, r3
 800a400:	68bb      	ldr	r3, [r7, #8]
 800a402:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 800a404:	68bb      	ldr	r3, [r7, #8]
 800a406:	789b      	ldrb	r3, [r3, #2]
 800a408:	4618      	mov	r0, r3
 800a40a:	f000 f9db 	bl	800a7c4 <RTC_ByteToBcd2>
 800a40e:	4603      	mov	r3, r0
 800a410:	461a      	mov	r2, r3
 800a412:	68bb      	ldr	r3, [r7, #8]
 800a414:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a416:	2300      	movs	r3, #0
}
 800a418:	4618      	mov	r0, r3
 800a41a:	3720      	adds	r7, #32
 800a41c:	46bd      	mov	sp, r7
 800a41e:	bd80      	pop	{r7, pc}
 800a420:	91a2b3c5 	.word	0x91a2b3c5
 800a424:	88888889 	.word	0x88888889
 800a428:	aaaaaaab 	.word	0xaaaaaaab
 800a42c:	00015180 	.word	0x00015180

0800a430 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a430:	b580      	push	{r7, lr}
 800a432:	b088      	sub	sp, #32
 800a434:	af00      	add	r7, sp, #0
 800a436:	60f8      	str	r0, [r7, #12]
 800a438:	60b9      	str	r1, [r7, #8]
 800a43a:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 800a43c:	2300      	movs	r3, #0
 800a43e:	61fb      	str	r3, [r7, #28]
 800a440:	2300      	movs	r3, #0
 800a442:	61bb      	str	r3, [r7, #24]
 800a444:	2300      	movs	r3, #0
 800a446:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d002      	beq.n	800a454 <HAL_RTC_SetDate+0x24>
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d101      	bne.n	800a458 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 800a454:	2301      	movs	r3, #1
 800a456:	e097      	b.n	800a588 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	7c1b      	ldrb	r3, [r3, #16]
 800a45c:	2b01      	cmp	r3, #1
 800a45e:	d101      	bne.n	800a464 <HAL_RTC_SetDate+0x34>
 800a460:	2302      	movs	r3, #2
 800a462:	e091      	b.n	800a588 <HAL_RTC_SetDate+0x158>
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	2201      	movs	r2, #1
 800a468:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a46a:	68fb      	ldr	r3, [r7, #12]
 800a46c:	2202      	movs	r2, #2
 800a46e:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	2b00      	cmp	r3, #0
 800a474:	d10c      	bne.n	800a490 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	78da      	ldrb	r2, [r3, #3]
 800a47a:	68fb      	ldr	r3, [r7, #12]
 800a47c:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	785a      	ldrb	r2, [r3, #1]
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	789a      	ldrb	r2, [r3, #2]
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	739a      	strb	r2, [r3, #14]
 800a48e:	e01a      	b.n	800a4c6 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 800a490:	68bb      	ldr	r3, [r7, #8]
 800a492:	78db      	ldrb	r3, [r3, #3]
 800a494:	4618      	mov	r0, r3
 800a496:	f000 f9b2 	bl	800a7fe <RTC_Bcd2ToByte>
 800a49a:	4603      	mov	r3, r0
 800a49c:	461a      	mov	r2, r3
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 800a4a2:	68bb      	ldr	r3, [r7, #8]
 800a4a4:	785b      	ldrb	r3, [r3, #1]
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 f9a9 	bl	800a7fe <RTC_Bcd2ToByte>
 800a4ac:	4603      	mov	r3, r0
 800a4ae:	461a      	mov	r2, r3
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 800a4b4:	68bb      	ldr	r3, [r7, #8]
 800a4b6:	789b      	ldrb	r3, [r3, #2]
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f000 f9a0 	bl	800a7fe <RTC_Bcd2ToByte>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	7bdb      	ldrb	r3, [r3, #15]
 800a4ca:	4618      	mov	r0, r3
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	7b59      	ldrb	r1, [r3, #13]
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	7b9b      	ldrb	r3, [r3, #14]
 800a4d4:	461a      	mov	r2, r3
 800a4d6:	f000 fa8b 	bl	800a9f0 <RTC_WeekDayNum>
 800a4da:	4603      	mov	r3, r0
 800a4dc:	461a      	mov	r2, r3
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	7b1a      	ldrb	r2, [r3, #12]
 800a4e6:	68bb      	ldr	r3, [r7, #8]
 800a4e8:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f000 f883 	bl	800a5f6 <RTC_ReadTimeCounter>
 800a4f0:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800a4f2:	69fb      	ldr	r3, [r7, #28]
 800a4f4:	4a26      	ldr	r2, [pc, #152]	; (800a590 <HAL_RTC_SetDate+0x160>)
 800a4f6:	fba2 2303 	umull	r2, r3, r2, r3
 800a4fa:	0adb      	lsrs	r3, r3, #11
 800a4fc:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800a4fe:	697b      	ldr	r3, [r7, #20]
 800a500:	2b18      	cmp	r3, #24
 800a502:	d93a      	bls.n	800a57a <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 800a504:	697b      	ldr	r3, [r7, #20]
 800a506:	4a23      	ldr	r2, [pc, #140]	; (800a594 <HAL_RTC_SetDate+0x164>)
 800a508:	fba2 2303 	umull	r2, r3, r2, r3
 800a50c:	091b      	lsrs	r3, r3, #4
 800a50e:	4a22      	ldr	r2, [pc, #136]	; (800a598 <HAL_RTC_SetDate+0x168>)
 800a510:	fb02 f303 	mul.w	r3, r2, r3
 800a514:	69fa      	ldr	r2, [r7, #28]
 800a516:	1ad3      	subs	r3, r2, r3
 800a518:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 800a51a:	69f9      	ldr	r1, [r7, #28]
 800a51c:	68f8      	ldr	r0, [r7, #12]
 800a51e:	f000 f89a 	bl	800a656 <RTC_WriteTimeCounter>
 800a522:	4603      	mov	r3, r0
 800a524:	2b00      	cmp	r3, #0
 800a526:	d007      	beq.n	800a538 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	2204      	movs	r2, #4
 800a52c:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2200      	movs	r2, #0
 800a532:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 800a534:	2301      	movs	r3, #1
 800a536:	e027      	b.n	800a588 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f000 f8b3 	bl	800a6a4 <RTC_ReadAlarmCounter>
 800a53e:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800a540:	69bb      	ldr	r3, [r7, #24]
 800a542:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a546:	d018      	beq.n	800a57a <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 800a548:	69ba      	ldr	r2, [r7, #24]
 800a54a:	69fb      	ldr	r3, [r7, #28]
 800a54c:	429a      	cmp	r2, r3
 800a54e:	d214      	bcs.n	800a57a <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800a550:	69bb      	ldr	r3, [r7, #24]
 800a552:	f503 33a8 	add.w	r3, r3, #86016	; 0x15000
 800a556:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800a55a:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 800a55c:	69b9      	ldr	r1, [r7, #24]
 800a55e:	68f8      	ldr	r0, [r7, #12]
 800a560:	f000 f8b9 	bl	800a6d6 <RTC_WriteAlarmCounter>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d007      	beq.n	800a57a <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 800a56a:	68fb      	ldr	r3, [r7, #12]
 800a56c:	2204      	movs	r2, #4
 800a56e:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800a570:	68fb      	ldr	r3, [r7, #12]
 800a572:	2200      	movs	r2, #0
 800a574:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 800a576:	2301      	movs	r3, #1
 800a578:	e006      	b.n	800a588 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	2201      	movs	r2, #1
 800a57e:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	2200      	movs	r2, #0
 800a584:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 800a586:	2300      	movs	r3, #0
}
 800a588:	4618      	mov	r0, r3
 800a58a:	3720      	adds	r7, #32
 800a58c:	46bd      	mov	sp, r7
 800a58e:	bd80      	pop	{r7, pc}
 800a590:	91a2b3c5 	.word	0x91a2b3c5
 800a594:	aaaaaaab 	.word	0xaaaaaaab
 800a598:	00015180 	.word	0x00015180

0800a59c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a59c:	b580      	push	{r7, lr}
 800a59e:	b084      	sub	sp, #16
 800a5a0:	af00      	add	r7, sp, #0
 800a5a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a5a4:	2300      	movs	r3, #0
 800a5a6:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d101      	bne.n	800a5b2 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 800a5ae:	2301      	movs	r3, #1
 800a5b0:	e01d      	b.n	800a5ee <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	685a      	ldr	r2, [r3, #4]
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	f022 0208 	bic.w	r2, r2, #8
 800a5c0:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a5c2:	f7fb feb9 	bl	8006338 <HAL_GetTick>
 800a5c6:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a5c8:	e009      	b.n	800a5de <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a5ca:	f7fb feb5 	bl	8006338 <HAL_GetTick>
 800a5ce:	4602      	mov	r2, r0
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	1ad3      	subs	r3, r2, r3
 800a5d4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a5d8:	d901      	bls.n	800a5de <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 800a5da:	2303      	movs	r3, #3
 800a5dc:	e007      	b.n	800a5ee <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	685b      	ldr	r3, [r3, #4]
 800a5e4:	f003 0308 	and.w	r3, r3, #8
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d0ee      	beq.n	800a5ca <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 800a5ec:	2300      	movs	r3, #0
}
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	3710      	adds	r7, #16
 800a5f2:	46bd      	mov	sp, r7
 800a5f4:	bd80      	pop	{r7, pc}

0800a5f6 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 800a5f6:	b480      	push	{r7}
 800a5f8:	b087      	sub	sp, #28
 800a5fa:	af00      	add	r7, sp, #0
 800a5fc:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800a5fe:	2300      	movs	r3, #0
 800a600:	827b      	strh	r3, [r7, #18]
 800a602:	2300      	movs	r3, #0
 800a604:	823b      	strh	r3, [r7, #16]
 800a606:	2300      	movs	r3, #0
 800a608:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 800a60a:	2300      	movs	r3, #0
 800a60c:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	699b      	ldr	r3, [r3, #24]
 800a614:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	69db      	ldr	r3, [r3, #28]
 800a61c:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	681b      	ldr	r3, [r3, #0]
 800a622:	699b      	ldr	r3, [r3, #24]
 800a624:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 800a626:	8a7a      	ldrh	r2, [r7, #18]
 800a628:	8a3b      	ldrh	r3, [r7, #16]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d008      	beq.n	800a640 <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800a62e:	8a3b      	ldrh	r3, [r7, #16]
 800a630:	041a      	lsls	r2, r3, #16
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	681b      	ldr	r3, [r3, #0]
 800a636:	69db      	ldr	r3, [r3, #28]
 800a638:	b29b      	uxth	r3, r3
 800a63a:	4313      	orrs	r3, r2
 800a63c:	617b      	str	r3, [r7, #20]
 800a63e:	e004      	b.n	800a64a <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800a640:	8a7b      	ldrh	r3, [r7, #18]
 800a642:	041a      	lsls	r2, r3, #16
 800a644:	89fb      	ldrh	r3, [r7, #14]
 800a646:	4313      	orrs	r3, r2
 800a648:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 800a64a:	697b      	ldr	r3, [r7, #20]
}
 800a64c:	4618      	mov	r0, r3
 800a64e:	371c      	adds	r7, #28
 800a650:	46bd      	mov	sp, r7
 800a652:	bc80      	pop	{r7}
 800a654:	4770      	bx	lr

0800a656 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 800a656:	b580      	push	{r7, lr}
 800a658:	b084      	sub	sp, #16
 800a65a:	af00      	add	r7, sp, #0
 800a65c:	6078      	str	r0, [r7, #4]
 800a65e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a660:	2300      	movs	r3, #0
 800a662:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f000 f85d 	bl	800a724 <RTC_EnterInitMode>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d002      	beq.n	800a676 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	73fb      	strb	r3, [r7, #15]
 800a674:	e011      	b.n	800a69a <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	683a      	ldr	r2, [r7, #0]
 800a67c:	0c12      	lsrs	r2, r2, #16
 800a67e:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	683a      	ldr	r2, [r7, #0]
 800a686:	b292      	uxth	r2, r2
 800a688:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a68a:	6878      	ldr	r0, [r7, #4]
 800a68c:	f000 f872 	bl	800a774 <RTC_ExitInitMode>
 800a690:	4603      	mov	r3, r0
 800a692:	2b00      	cmp	r3, #0
 800a694:	d001      	beq.n	800a69a <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 800a696:	2301      	movs	r3, #1
 800a698:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a69a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a69c:	4618      	mov	r0, r3
 800a69e:	3710      	adds	r7, #16
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	bd80      	pop	{r7, pc}

0800a6a4 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 800a6a4:	b480      	push	{r7}
 800a6a6:	b085      	sub	sp, #20
 800a6a8:	af00      	add	r7, sp, #0
 800a6aa:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	81fb      	strh	r3, [r7, #14]
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	6a1b      	ldr	r3, [r3, #32]
 800a6ba:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6c2:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 800a6c4:	89fb      	ldrh	r3, [r7, #14]
 800a6c6:	041a      	lsls	r2, r3, #16
 800a6c8:	89bb      	ldrh	r3, [r7, #12]
 800a6ca:	4313      	orrs	r3, r2
}
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	3714      	adds	r7, #20
 800a6d0:	46bd      	mov	sp, r7
 800a6d2:	bc80      	pop	{r7}
 800a6d4:	4770      	bx	lr

0800a6d6 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 800a6d6:	b580      	push	{r7, lr}
 800a6d8:	b084      	sub	sp, #16
 800a6da:	af00      	add	r7, sp, #0
 800a6dc:	6078      	str	r0, [r7, #4]
 800a6de:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f000 f81d 	bl	800a724 <RTC_EnterInitMode>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	2b00      	cmp	r3, #0
 800a6ee:	d002      	beq.n	800a6f6 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800a6f0:	2301      	movs	r3, #1
 800a6f2:	73fb      	strb	r3, [r7, #15]
 800a6f4:	e011      	b.n	800a71a <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	683a      	ldr	r2, [r7, #0]
 800a6fc:	0c12      	lsrs	r2, r2, #16
 800a6fe:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	683a      	ldr	r2, [r7, #0]
 800a706:	b292      	uxth	r2, r2
 800a708:	625a      	str	r2, [r3, #36]	; 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800a70a:	6878      	ldr	r0, [r7, #4]
 800a70c:	f000 f832 	bl	800a774 <RTC_ExitInitMode>
 800a710:	4603      	mov	r3, r0
 800a712:	2b00      	cmp	r3, #0
 800a714:	d001      	beq.n	800a71a <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 800a716:	2301      	movs	r3, #1
 800a718:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800a71a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a71c:	4618      	mov	r0, r3
 800a71e:	3710      	adds	r7, #16
 800a720:	46bd      	mov	sp, r7
 800a722:	bd80      	pop	{r7, pc}

0800a724 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a724:	b580      	push	{r7, lr}
 800a726:	b084      	sub	sp, #16
 800a728:	af00      	add	r7, sp, #0
 800a72a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a72c:	2300      	movs	r3, #0
 800a72e:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800a730:	f7fb fe02 	bl	8006338 <HAL_GetTick>
 800a734:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a736:	e009      	b.n	800a74c <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a738:	f7fb fdfe 	bl	8006338 <HAL_GetTick>
 800a73c:	4602      	mov	r2, r0
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	1ad3      	subs	r3, r2, r3
 800a742:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a746:	d901      	bls.n	800a74c <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 800a748:	2303      	movs	r3, #3
 800a74a:	e00f      	b.n	800a76c <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	685b      	ldr	r3, [r3, #4]
 800a752:	f003 0320 	and.w	r3, r3, #32
 800a756:	2b00      	cmp	r3, #0
 800a758:	d0ee      	beq.n	800a738 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	685a      	ldr	r2, [r3, #4]
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f042 0210 	orr.w	r2, r2, #16
 800a768:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 800a76a:	2300      	movs	r3, #0
}
 800a76c:	4618      	mov	r0, r3
 800a76e:	3710      	adds	r7, #16
 800a770:	46bd      	mov	sp, r7
 800a772:	bd80      	pop	{r7, pc}

0800a774 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a774:	b580      	push	{r7, lr}
 800a776:	b084      	sub	sp, #16
 800a778:	af00      	add	r7, sp, #0
 800a77a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	685a      	ldr	r2, [r3, #4]
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f022 0210 	bic.w	r2, r2, #16
 800a78e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 800a790:	f7fb fdd2 	bl	8006338 <HAL_GetTick>
 800a794:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a796:	e009      	b.n	800a7ac <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 800a798:	f7fb fdce 	bl	8006338 <HAL_GetTick>
 800a79c:	4602      	mov	r2, r0
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	1ad3      	subs	r3, r2, r3
 800a7a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a7a6:	d901      	bls.n	800a7ac <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 800a7a8:	2303      	movs	r3, #3
 800a7aa:	e007      	b.n	800a7bc <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	f003 0320 	and.w	r3, r3, #32
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d0ee      	beq.n	800a798 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3710      	adds	r7, #16
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b085      	sub	sp, #20
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	4603      	mov	r3, r0
 800a7cc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a7ce:	2300      	movs	r3, #0
 800a7d0:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800a7d2:	e005      	b.n	800a7e0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a7d4:	68fb      	ldr	r3, [r7, #12]
 800a7d6:	3301      	adds	r3, #1
 800a7d8:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a7da:	79fb      	ldrb	r3, [r7, #7]
 800a7dc:	3b0a      	subs	r3, #10
 800a7de:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800a7e0:	79fb      	ldrb	r3, [r7, #7]
 800a7e2:	2b09      	cmp	r3, #9
 800a7e4:	d8f6      	bhi.n	800a7d4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	b2db      	uxtb	r3, r3
 800a7ea:	011b      	lsls	r3, r3, #4
 800a7ec:	b2da      	uxtb	r2, r3
 800a7ee:	79fb      	ldrb	r3, [r7, #7]
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	b2db      	uxtb	r3, r3
}
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	3714      	adds	r7, #20
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	bc80      	pop	{r7}
 800a7fc:	4770      	bx	lr

0800a7fe <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a7fe:	b480      	push	{r7}
 800a800:	b085      	sub	sp, #20
 800a802:	af00      	add	r7, sp, #0
 800a804:	4603      	mov	r3, r0
 800a806:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a808:	2300      	movs	r3, #0
 800a80a:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a80c:	79fb      	ldrb	r3, [r7, #7]
 800a80e:	091b      	lsrs	r3, r3, #4
 800a810:	b2db      	uxtb	r3, r3
 800a812:	461a      	mov	r2, r3
 800a814:	4613      	mov	r3, r2
 800a816:	009b      	lsls	r3, r3, #2
 800a818:	4413      	add	r3, r2
 800a81a:	005b      	lsls	r3, r3, #1
 800a81c:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a81e:	79fb      	ldrb	r3, [r7, #7]
 800a820:	f003 030f 	and.w	r3, r3, #15
 800a824:	b2da      	uxtb	r2, r3
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	b2db      	uxtb	r3, r3
 800a82a:	4413      	add	r3, r2
 800a82c:	b2db      	uxtb	r3, r3
}
 800a82e:	4618      	mov	r0, r3
 800a830:	3714      	adds	r7, #20
 800a832:	46bd      	mov	sp, r7
 800a834:	bc80      	pop	{r7}
 800a836:	4770      	bx	lr

0800a838 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800a838:	b580      	push	{r7, lr}
 800a83a:	b086      	sub	sp, #24
 800a83c:	af00      	add	r7, sp, #0
 800a83e:	6078      	str	r0, [r7, #4]
 800a840:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800a842:	2300      	movs	r3, #0
 800a844:	617b      	str	r3, [r7, #20]
 800a846:	2300      	movs	r3, #0
 800a848:	613b      	str	r3, [r7, #16]
 800a84a:	2300      	movs	r3, #0
 800a84c:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800a84e:	2300      	movs	r3, #0
 800a850:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	7bdb      	ldrb	r3, [r3, #15]
 800a856:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	7b5b      	ldrb	r3, [r3, #13]
 800a85c:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	7b9b      	ldrb	r3, [r3, #14]
 800a862:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800a864:	2300      	movs	r3, #0
 800a866:	60bb      	str	r3, [r7, #8]
 800a868:	e06f      	b.n	800a94a <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800a86a:	693b      	ldr	r3, [r7, #16]
 800a86c:	2b01      	cmp	r3, #1
 800a86e:	d011      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a870:	693b      	ldr	r3, [r7, #16]
 800a872:	2b03      	cmp	r3, #3
 800a874:	d00e      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a876:	693b      	ldr	r3, [r7, #16]
 800a878:	2b05      	cmp	r3, #5
 800a87a:	d00b      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a87c:	693b      	ldr	r3, [r7, #16]
 800a87e:	2b07      	cmp	r3, #7
 800a880:	d008      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a882:	693b      	ldr	r3, [r7, #16]
 800a884:	2b08      	cmp	r3, #8
 800a886:	d005      	beq.n	800a894 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800a888:	693b      	ldr	r3, [r7, #16]
 800a88a:	2b0a      	cmp	r3, #10
 800a88c:	d002      	beq.n	800a894 <RTC_DateUpdate+0x5c>
 800a88e:	693b      	ldr	r3, [r7, #16]
 800a890:	2b0c      	cmp	r3, #12
 800a892:	d117      	bne.n	800a8c4 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2b1e      	cmp	r3, #30
 800a898:	d803      	bhi.n	800a8a2 <RTC_DateUpdate+0x6a>
      {
        day++;
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	3301      	adds	r3, #1
 800a89e:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a8a0:	e050      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800a8a2:	693b      	ldr	r3, [r7, #16]
 800a8a4:	2b0c      	cmp	r3, #12
 800a8a6:	d005      	beq.n	800a8b4 <RTC_DateUpdate+0x7c>
        {
          month++;
 800a8a8:	693b      	ldr	r3, [r7, #16]
 800a8aa:	3301      	adds	r3, #1
 800a8ac:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a8b2:	e047      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800a8b4:	2301      	movs	r3, #1
 800a8b6:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a8b8:	2301      	movs	r3, #1
 800a8ba:	60fb      	str	r3, [r7, #12]
          year++;
 800a8bc:	697b      	ldr	r3, [r7, #20]
 800a8be:	3301      	adds	r3, #1
 800a8c0:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800a8c2:	e03f      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800a8c4:	693b      	ldr	r3, [r7, #16]
 800a8c6:	2b04      	cmp	r3, #4
 800a8c8:	d008      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8ca:	693b      	ldr	r3, [r7, #16]
 800a8cc:	2b06      	cmp	r3, #6
 800a8ce:	d005      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8d0:	693b      	ldr	r3, [r7, #16]
 800a8d2:	2b09      	cmp	r3, #9
 800a8d4:	d002      	beq.n	800a8dc <RTC_DateUpdate+0xa4>
 800a8d6:	693b      	ldr	r3, [r7, #16]
 800a8d8:	2b0b      	cmp	r3, #11
 800a8da:	d10c      	bne.n	800a8f6 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	2b1d      	cmp	r3, #29
 800a8e0:	d803      	bhi.n	800a8ea <RTC_DateUpdate+0xb2>
      {
        day++;
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	3301      	adds	r3, #1
 800a8e6:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a8e8:	e02c      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800a8ea:	693b      	ldr	r3, [r7, #16]
 800a8ec:	3301      	adds	r3, #1
 800a8ee:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a8f0:	2301      	movs	r3, #1
 800a8f2:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a8f4:	e026      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800a8f6:	693b      	ldr	r3, [r7, #16]
 800a8f8:	2b02      	cmp	r3, #2
 800a8fa:	d123      	bne.n	800a944 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	2b1b      	cmp	r3, #27
 800a900:	d803      	bhi.n	800a90a <RTC_DateUpdate+0xd2>
      {
        day++;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	3301      	adds	r3, #1
 800a906:	60fb      	str	r3, [r7, #12]
 800a908:	e01c      	b.n	800a944 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	2b1c      	cmp	r3, #28
 800a90e:	d111      	bne.n	800a934 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	b29b      	uxth	r3, r3
 800a914:	4618      	mov	r0, r3
 800a916:	f000 f839 	bl	800a98c <RTC_IsLeapYear>
 800a91a:	4603      	mov	r3, r0
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	d003      	beq.n	800a928 <RTC_DateUpdate+0xf0>
        {
          day++;
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	3301      	adds	r3, #1
 800a924:	60fb      	str	r3, [r7, #12]
 800a926:	e00d      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800a928:	693b      	ldr	r3, [r7, #16]
 800a92a:	3301      	adds	r3, #1
 800a92c:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a92e:	2301      	movs	r3, #1
 800a930:	60fb      	str	r3, [r7, #12]
 800a932:	e007      	b.n	800a944 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	2b1d      	cmp	r3, #29
 800a938:	d104      	bne.n	800a944 <RTC_DateUpdate+0x10c>
      {
        month++;
 800a93a:	693b      	ldr	r3, [r7, #16]
 800a93c:	3301      	adds	r3, #1
 800a93e:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a940:	2301      	movs	r3, #1
 800a942:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800a944:	68bb      	ldr	r3, [r7, #8]
 800a946:	3301      	adds	r3, #1
 800a948:	60bb      	str	r3, [r7, #8]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	683b      	ldr	r3, [r7, #0]
 800a94e:	429a      	cmp	r2, r3
 800a950:	d38b      	bcc.n	800a86a <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800a952:	697b      	ldr	r3, [r7, #20]
 800a954:	b2da      	uxtb	r2, r3
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800a95a:	693b      	ldr	r3, [r7, #16]
 800a95c:	b2da      	uxtb	r2, r3
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	b2da      	uxtb	r2, r3
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800a96a:	693b      	ldr	r3, [r7, #16]
 800a96c:	b2db      	uxtb	r3, r3
 800a96e:	68fa      	ldr	r2, [r7, #12]
 800a970:	b2d2      	uxtb	r2, r2
 800a972:	4619      	mov	r1, r3
 800a974:	6978      	ldr	r0, [r7, #20]
 800a976:	f000 f83b 	bl	800a9f0 <RTC_WeekDayNum>
 800a97a:	4603      	mov	r3, r0
 800a97c:	461a      	mov	r2, r3
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	731a      	strb	r2, [r3, #12]
}
 800a982:	bf00      	nop
 800a984:	3718      	adds	r7, #24
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
	...

0800a98c <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800a98c:	b480      	push	{r7}
 800a98e:	b083      	sub	sp, #12
 800a990:	af00      	add	r7, sp, #0
 800a992:	4603      	mov	r3, r0
 800a994:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800a996:	88fb      	ldrh	r3, [r7, #6]
 800a998:	f003 0303 	and.w	r3, r3, #3
 800a99c:	b29b      	uxth	r3, r3
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d001      	beq.n	800a9a6 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800a9a2:	2300      	movs	r3, #0
 800a9a4:	e01d      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800a9a6:	88fb      	ldrh	r3, [r7, #6]
 800a9a8:	4a10      	ldr	r2, [pc, #64]	; (800a9ec <RTC_IsLeapYear+0x60>)
 800a9aa:	fba2 1203 	umull	r1, r2, r2, r3
 800a9ae:	0952      	lsrs	r2, r2, #5
 800a9b0:	2164      	movs	r1, #100	; 0x64
 800a9b2:	fb01 f202 	mul.w	r2, r1, r2
 800a9b6:	1a9b      	subs	r3, r3, r2
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	d001      	beq.n	800a9c2 <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800a9be:	2301      	movs	r3, #1
 800a9c0:	e00f      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800a9c2:	88fb      	ldrh	r3, [r7, #6]
 800a9c4:	4a09      	ldr	r2, [pc, #36]	; (800a9ec <RTC_IsLeapYear+0x60>)
 800a9c6:	fba2 1203 	umull	r1, r2, r2, r3
 800a9ca:	09d2      	lsrs	r2, r2, #7
 800a9cc:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800a9d0:	fb01 f202 	mul.w	r2, r1, r2
 800a9d4:	1a9b      	subs	r3, r3, r2
 800a9d6:	b29b      	uxth	r3, r3
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d101      	bne.n	800a9e0 <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800a9dc:	2301      	movs	r3, #1
 800a9de:	e000      	b.n	800a9e2 <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800a9e0:	2300      	movs	r3, #0
  }
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	370c      	adds	r7, #12
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bc80      	pop	{r7}
 800a9ea:	4770      	bx	lr
 800a9ec:	51eb851f 	.word	0x51eb851f

0800a9f0 <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a9f0:	b480      	push	{r7}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
 800a9f8:	460b      	mov	r3, r1
 800a9fa:	70fb      	strb	r3, [r7, #3]
 800a9fc:	4613      	mov	r3, r2
 800a9fe:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800aa00:	2300      	movs	r3, #0
 800aa02:	60bb      	str	r3, [r7, #8]
 800aa04:	2300      	movs	r3, #0
 800aa06:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800aa08:	687b      	ldr	r3, [r7, #4]
 800aa0a:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 800aa0e:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800aa10:	78fb      	ldrb	r3, [r7, #3]
 800aa12:	2b02      	cmp	r3, #2
 800aa14:	d82d      	bhi.n	800aa72 <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800aa16:	78fa      	ldrb	r2, [r7, #3]
 800aa18:	4613      	mov	r3, r2
 800aa1a:	005b      	lsls	r3, r3, #1
 800aa1c:	4413      	add	r3, r2
 800aa1e:	00db      	lsls	r3, r3, #3
 800aa20:	1a9b      	subs	r3, r3, r2
 800aa22:	4a2c      	ldr	r2, [pc, #176]	; (800aad4 <RTC_WeekDayNum+0xe4>)
 800aa24:	fba2 2303 	umull	r2, r3, r2, r3
 800aa28:	085a      	lsrs	r2, r3, #1
 800aa2a:	78bb      	ldrb	r3, [r7, #2]
 800aa2c:	441a      	add	r2, r3
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	441a      	add	r2, r3
 800aa32:	68bb      	ldr	r3, [r7, #8]
 800aa34:	3b01      	subs	r3, #1
 800aa36:	089b      	lsrs	r3, r3, #2
 800aa38:	441a      	add	r2, r3
 800aa3a:	68bb      	ldr	r3, [r7, #8]
 800aa3c:	3b01      	subs	r3, #1
 800aa3e:	4926      	ldr	r1, [pc, #152]	; (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa40:	fba1 1303 	umull	r1, r3, r1, r3
 800aa44:	095b      	lsrs	r3, r3, #5
 800aa46:	1ad2      	subs	r2, r2, r3
 800aa48:	68bb      	ldr	r3, [r7, #8]
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	4922      	ldr	r1, [pc, #136]	; (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa4e:	fba1 1303 	umull	r1, r3, r1, r3
 800aa52:	09db      	lsrs	r3, r3, #7
 800aa54:	4413      	add	r3, r2
 800aa56:	1d1a      	adds	r2, r3, #4
 800aa58:	4b20      	ldr	r3, [pc, #128]	; (800aadc <RTC_WeekDayNum+0xec>)
 800aa5a:	fba3 1302 	umull	r1, r3, r3, r2
 800aa5e:	1ad1      	subs	r1, r2, r3
 800aa60:	0849      	lsrs	r1, r1, #1
 800aa62:	440b      	add	r3, r1
 800aa64:	0899      	lsrs	r1, r3, #2
 800aa66:	460b      	mov	r3, r1
 800aa68:	00db      	lsls	r3, r3, #3
 800aa6a:	1a5b      	subs	r3, r3, r1
 800aa6c:	1ad3      	subs	r3, r2, r3
 800aa6e:	60fb      	str	r3, [r7, #12]
 800aa70:	e029      	b.n	800aac6 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800aa72:	78fa      	ldrb	r2, [r7, #3]
 800aa74:	4613      	mov	r3, r2
 800aa76:	005b      	lsls	r3, r3, #1
 800aa78:	4413      	add	r3, r2
 800aa7a:	00db      	lsls	r3, r3, #3
 800aa7c:	1a9b      	subs	r3, r3, r2
 800aa7e:	4a15      	ldr	r2, [pc, #84]	; (800aad4 <RTC_WeekDayNum+0xe4>)
 800aa80:	fba2 2303 	umull	r2, r3, r2, r3
 800aa84:	085a      	lsrs	r2, r3, #1
 800aa86:	78bb      	ldrb	r3, [r7, #2]
 800aa88:	441a      	add	r2, r3
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	441a      	add	r2, r3
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	089b      	lsrs	r3, r3, #2
 800aa92:	441a      	add	r2, r3
 800aa94:	68bb      	ldr	r3, [r7, #8]
 800aa96:	4910      	ldr	r1, [pc, #64]	; (800aad8 <RTC_WeekDayNum+0xe8>)
 800aa98:	fba1 1303 	umull	r1, r3, r1, r3
 800aa9c:	095b      	lsrs	r3, r3, #5
 800aa9e:	1ad2      	subs	r2, r2, r3
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	490d      	ldr	r1, [pc, #52]	; (800aad8 <RTC_WeekDayNum+0xe8>)
 800aaa4:	fba1 1303 	umull	r1, r3, r1, r3
 800aaa8:	09db      	lsrs	r3, r3, #7
 800aaaa:	4413      	add	r3, r2
 800aaac:	1c9a      	adds	r2, r3, #2
 800aaae:	4b0b      	ldr	r3, [pc, #44]	; (800aadc <RTC_WeekDayNum+0xec>)
 800aab0:	fba3 1302 	umull	r1, r3, r3, r2
 800aab4:	1ad1      	subs	r1, r2, r3
 800aab6:	0849      	lsrs	r1, r1, #1
 800aab8:	440b      	add	r3, r1
 800aaba:	0899      	lsrs	r1, r3, #2
 800aabc:	460b      	mov	r3, r1
 800aabe:	00db      	lsls	r3, r3, #3
 800aac0:	1a5b      	subs	r3, r3, r1
 800aac2:	1ad3      	subs	r3, r2, r3
 800aac4:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800aac6:	68fb      	ldr	r3, [r7, #12]
 800aac8:	b2db      	uxtb	r3, r3
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3714      	adds	r7, #20
 800aace:	46bd      	mov	sp, r7
 800aad0:	bc80      	pop	{r7}
 800aad2:	4770      	bx	lr
 800aad4:	38e38e39 	.word	0x38e38e39
 800aad8:	51eb851f 	.word	0x51eb851f
 800aadc:	24924925 	.word	0x24924925

0800aae0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800aae0:	b580      	push	{r7, lr}
 800aae2:	b082      	sub	sp, #8
 800aae4:	af00      	add	r7, sp, #0
 800aae6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	d101      	bne.n	800aaf2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800aaee:	2301      	movs	r3, #1
 800aaf0:	e041      	b.n	800ab76 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d106      	bne.n	800ab0c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2200      	movs	r2, #0
 800ab02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ab06:	6878      	ldr	r0, [r7, #4]
 800ab08:	f000 f839 	bl	800ab7e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	2202      	movs	r2, #2
 800ab10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681a      	ldr	r2, [r3, #0]
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	3304      	adds	r3, #4
 800ab1c:	4619      	mov	r1, r3
 800ab1e:	4610      	mov	r0, r2
 800ab20:	f000 f9bc 	bl	800ae9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	2201      	movs	r2, #1
 800ab30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	2201      	movs	r2, #1
 800ab40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	2201      	movs	r2, #1
 800ab48:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	2201      	movs	r2, #1
 800ab50:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	2201      	movs	r2, #1
 800ab60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2201      	movs	r2, #1
 800ab68:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ab6c:	687b      	ldr	r3, [r7, #4]
 800ab6e:	2201      	movs	r2, #1
 800ab70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	3708      	adds	r7, #8
 800ab7a:	46bd      	mov	sp, r7
 800ab7c:	bd80      	pop	{r7, pc}

0800ab7e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800ab7e:	b480      	push	{r7}
 800ab80:	b083      	sub	sp, #12
 800ab82:	af00      	add	r7, sp, #0
 800ab84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800ab86:	bf00      	nop
 800ab88:	370c      	adds	r7, #12
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bc80      	pop	{r7}
 800ab8e:	4770      	bx	lr

0800ab90 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ab90:	b480      	push	{r7}
 800ab92:	b085      	sub	sp, #20
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ab9e:	b2db      	uxtb	r3, r3
 800aba0:	2b01      	cmp	r3, #1
 800aba2:	d001      	beq.n	800aba8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800aba4:	2301      	movs	r3, #1
 800aba6:	e03f      	b.n	800ac28 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2202      	movs	r2, #2
 800abac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	68da      	ldr	r2, [r3, #12]
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	f042 0201 	orr.w	r2, r2, #1
 800abbe:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	4a1b      	ldr	r2, [pc, #108]	; (800ac34 <HAL_TIM_Base_Start_IT+0xa4>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d013      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x62>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	681b      	ldr	r3, [r3, #0]
 800abce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800abd2:	d00e      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x62>
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4a17      	ldr	r2, [pc, #92]	; (800ac38 <HAL_TIM_Base_Start_IT+0xa8>)
 800abda:	4293      	cmp	r3, r2
 800abdc:	d009      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x62>
 800abde:	687b      	ldr	r3, [r7, #4]
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4a16      	ldr	r2, [pc, #88]	; (800ac3c <HAL_TIM_Base_Start_IT+0xac>)
 800abe4:	4293      	cmp	r3, r2
 800abe6:	d004      	beq.n	800abf2 <HAL_TIM_Base_Start_IT+0x62>
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	4a14      	ldr	r2, [pc, #80]	; (800ac40 <HAL_TIM_Base_Start_IT+0xb0>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d111      	bne.n	800ac16 <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	689b      	ldr	r3, [r3, #8]
 800abf8:	f003 0307 	and.w	r3, r3, #7
 800abfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	2b06      	cmp	r3, #6
 800ac02:	d010      	beq.n	800ac26 <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	681a      	ldr	r2, [r3, #0]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f042 0201 	orr.w	r2, r2, #1
 800ac12:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ac14:	e007      	b.n	800ac26 <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	681a      	ldr	r2, [r3, #0]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	f042 0201 	orr.w	r2, r2, #1
 800ac24:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ac26:	2300      	movs	r3, #0
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	3714      	adds	r7, #20
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	bc80      	pop	{r7}
 800ac30:	4770      	bx	lr
 800ac32:	bf00      	nop
 800ac34:	40012c00 	.word	0x40012c00
 800ac38:	40000400 	.word	0x40000400
 800ac3c:	40000800 	.word	0x40000800
 800ac40:	40000c00 	.word	0x40000c00

0800ac44 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	b082      	sub	sp, #8
 800ac48:	af00      	add	r7, sp, #0
 800ac4a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ac4c:	687b      	ldr	r3, [r7, #4]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	691b      	ldr	r3, [r3, #16]
 800ac52:	f003 0302 	and.w	r3, r3, #2
 800ac56:	2b02      	cmp	r3, #2
 800ac58:	d122      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	68db      	ldr	r3, [r3, #12]
 800ac60:	f003 0302 	and.w	r3, r3, #2
 800ac64:	2b02      	cmp	r3, #2
 800ac66:	d11b      	bne.n	800aca0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	f06f 0202 	mvn.w	r2, #2
 800ac70:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	2201      	movs	r2, #1
 800ac76:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	699b      	ldr	r3, [r3, #24]
 800ac7e:	f003 0303 	and.w	r3, r3, #3
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d003      	beq.n	800ac8e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ac86:	6878      	ldr	r0, [r7, #4]
 800ac88:	f000 f8ed 	bl	800ae66 <HAL_TIM_IC_CaptureCallback>
 800ac8c:	e005      	b.n	800ac9a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ac8e:	6878      	ldr	r0, [r7, #4]
 800ac90:	f000 f8e0 	bl	800ae54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f000 f8ef 	bl	800ae78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ac9a:	687b      	ldr	r3, [r7, #4]
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	691b      	ldr	r3, [r3, #16]
 800aca6:	f003 0304 	and.w	r3, r3, #4
 800acaa:	2b04      	cmp	r3, #4
 800acac:	d122      	bne.n	800acf4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	68db      	ldr	r3, [r3, #12]
 800acb4:	f003 0304 	and.w	r3, r3, #4
 800acb8:	2b04      	cmp	r3, #4
 800acba:	d11b      	bne.n	800acf4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	f06f 0204 	mvn.w	r2, #4
 800acc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	2202      	movs	r2, #2
 800acca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	681b      	ldr	r3, [r3, #0]
 800acd0:	699b      	ldr	r3, [r3, #24]
 800acd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d003      	beq.n	800ace2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 f8c3 	bl	800ae66 <HAL_TIM_IC_CaptureCallback>
 800ace0:	e005      	b.n	800acee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ace2:	6878      	ldr	r0, [r7, #4]
 800ace4:	f000 f8b6 	bl	800ae54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f000 f8c5 	bl	800ae78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800acee:	687b      	ldr	r3, [r7, #4]
 800acf0:	2200      	movs	r2, #0
 800acf2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	691b      	ldr	r3, [r3, #16]
 800acfa:	f003 0308 	and.w	r3, r3, #8
 800acfe:	2b08      	cmp	r3, #8
 800ad00:	d122      	bne.n	800ad48 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	681b      	ldr	r3, [r3, #0]
 800ad06:	68db      	ldr	r3, [r3, #12]
 800ad08:	f003 0308 	and.w	r3, r3, #8
 800ad0c:	2b08      	cmp	r3, #8
 800ad0e:	d11b      	bne.n	800ad48 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	f06f 0208 	mvn.w	r2, #8
 800ad18:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	2204      	movs	r2, #4
 800ad1e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	681b      	ldr	r3, [r3, #0]
 800ad24:	69db      	ldr	r3, [r3, #28]
 800ad26:	f003 0303 	and.w	r3, r3, #3
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d003      	beq.n	800ad36 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad2e:	6878      	ldr	r0, [r7, #4]
 800ad30:	f000 f899 	bl	800ae66 <HAL_TIM_IC_CaptureCallback>
 800ad34:	e005      	b.n	800ad42 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad36:	6878      	ldr	r0, [r7, #4]
 800ad38:	f000 f88c 	bl	800ae54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f000 f89b 	bl	800ae78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	2200      	movs	r2, #0
 800ad46:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	681b      	ldr	r3, [r3, #0]
 800ad4c:	691b      	ldr	r3, [r3, #16]
 800ad4e:	f003 0310 	and.w	r3, r3, #16
 800ad52:	2b10      	cmp	r3, #16
 800ad54:	d122      	bne.n	800ad9c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	f003 0310 	and.w	r3, r3, #16
 800ad60:	2b10      	cmp	r3, #16
 800ad62:	d11b      	bne.n	800ad9c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	f06f 0210 	mvn.w	r2, #16
 800ad6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	2208      	movs	r2, #8
 800ad72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	69db      	ldr	r3, [r3, #28]
 800ad7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d003      	beq.n	800ad8a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ad82:	6878      	ldr	r0, [r7, #4]
 800ad84:	f000 f86f 	bl	800ae66 <HAL_TIM_IC_CaptureCallback>
 800ad88:	e005      	b.n	800ad96 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ad8a:	6878      	ldr	r0, [r7, #4]
 800ad8c:	f000 f862 	bl	800ae54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ad90:	6878      	ldr	r0, [r7, #4]
 800ad92:	f000 f871 	bl	800ae78 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	2200      	movs	r2, #0
 800ad9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	691b      	ldr	r3, [r3, #16]
 800ada2:	f003 0301 	and.w	r3, r3, #1
 800ada6:	2b01      	cmp	r3, #1
 800ada8:	d10e      	bne.n	800adc8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	68db      	ldr	r3, [r3, #12]
 800adb0:	f003 0301 	and.w	r3, r3, #1
 800adb4:	2b01      	cmp	r3, #1
 800adb6:	d107      	bne.n	800adc8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	f06f 0201 	mvn.w	r2, #1
 800adc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800adc2:	6878      	ldr	r0, [r7, #4]
 800adc4:	f7fa fb76 	bl	80054b4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	691b      	ldr	r3, [r3, #16]
 800adce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800add2:	2b80      	cmp	r3, #128	; 0x80
 800add4:	d10e      	bne.n	800adf4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	68db      	ldr	r3, [r3, #12]
 800addc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ade0:	2b80      	cmp	r3, #128	; 0x80
 800ade2:	d107      	bne.n	800adf4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800adec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800adee:	6878      	ldr	r0, [r7, #4]
 800adf0:	f000 f8c9 	bl	800af86 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	691b      	ldr	r3, [r3, #16]
 800adfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800adfe:	2b40      	cmp	r3, #64	; 0x40
 800ae00:	d10e      	bne.n	800ae20 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae0c:	2b40      	cmp	r3, #64	; 0x40
 800ae0e:	d107      	bne.n	800ae20 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ae18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ae1a:	6878      	ldr	r0, [r7, #4]
 800ae1c:	f000 f835 	bl	800ae8a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	691b      	ldr	r3, [r3, #16]
 800ae26:	f003 0320 	and.w	r3, r3, #32
 800ae2a:	2b20      	cmp	r3, #32
 800ae2c:	d10e      	bne.n	800ae4c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	681b      	ldr	r3, [r3, #0]
 800ae32:	68db      	ldr	r3, [r3, #12]
 800ae34:	f003 0320 	and.w	r3, r3, #32
 800ae38:	2b20      	cmp	r3, #32
 800ae3a:	d107      	bne.n	800ae4c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f06f 0220 	mvn.w	r2, #32
 800ae44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f000 f894 	bl	800af74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ae4c:	bf00      	nop
 800ae4e:	3708      	adds	r7, #8
 800ae50:	46bd      	mov	sp, r7
 800ae52:	bd80      	pop	{r7, pc}

0800ae54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
 800ae5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ae5c:	bf00      	nop
 800ae5e:	370c      	adds	r7, #12
 800ae60:	46bd      	mov	sp, r7
 800ae62:	bc80      	pop	{r7}
 800ae64:	4770      	bx	lr

0800ae66 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ae66:	b480      	push	{r7}
 800ae68:	b083      	sub	sp, #12
 800ae6a:	af00      	add	r7, sp, #0
 800ae6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ae6e:	bf00      	nop
 800ae70:	370c      	adds	r7, #12
 800ae72:	46bd      	mov	sp, r7
 800ae74:	bc80      	pop	{r7}
 800ae76:	4770      	bx	lr

0800ae78 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ae80:	bf00      	nop
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bc80      	pop	{r7}
 800ae88:	4770      	bx	lr

0800ae8a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ae8a:	b480      	push	{r7}
 800ae8c:	b083      	sub	sp, #12
 800ae8e:	af00      	add	r7, sp, #0
 800ae90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ae92:	bf00      	nop
 800ae94:	370c      	adds	r7, #12
 800ae96:	46bd      	mov	sp, r7
 800ae98:	bc80      	pop	{r7}
 800ae9a:	4770      	bx	lr

0800ae9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b085      	sub	sp, #20
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
 800aea4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	4a2d      	ldr	r2, [pc, #180]	; (800af64 <TIM_Base_SetConfig+0xc8>)
 800aeb0:	4293      	cmp	r3, r2
 800aeb2:	d00f      	beq.n	800aed4 <TIM_Base_SetConfig+0x38>
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aeba:	d00b      	beq.n	800aed4 <TIM_Base_SetConfig+0x38>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a2a      	ldr	r2, [pc, #168]	; (800af68 <TIM_Base_SetConfig+0xcc>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d007      	beq.n	800aed4 <TIM_Base_SetConfig+0x38>
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	4a29      	ldr	r2, [pc, #164]	; (800af6c <TIM_Base_SetConfig+0xd0>)
 800aec8:	4293      	cmp	r3, r2
 800aeca:	d003      	beq.n	800aed4 <TIM_Base_SetConfig+0x38>
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	4a28      	ldr	r2, [pc, #160]	; (800af70 <TIM_Base_SetConfig+0xd4>)
 800aed0:	4293      	cmp	r3, r2
 800aed2:	d108      	bne.n	800aee6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800aeda:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	685b      	ldr	r3, [r3, #4]
 800aee0:	68fa      	ldr	r2, [r7, #12]
 800aee2:	4313      	orrs	r3, r2
 800aee4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	4a1e      	ldr	r2, [pc, #120]	; (800af64 <TIM_Base_SetConfig+0xc8>)
 800aeea:	4293      	cmp	r3, r2
 800aeec:	d00f      	beq.n	800af0e <TIM_Base_SetConfig+0x72>
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aef4:	d00b      	beq.n	800af0e <TIM_Base_SetConfig+0x72>
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	4a1b      	ldr	r2, [pc, #108]	; (800af68 <TIM_Base_SetConfig+0xcc>)
 800aefa:	4293      	cmp	r3, r2
 800aefc:	d007      	beq.n	800af0e <TIM_Base_SetConfig+0x72>
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	4a1a      	ldr	r2, [pc, #104]	; (800af6c <TIM_Base_SetConfig+0xd0>)
 800af02:	4293      	cmp	r3, r2
 800af04:	d003      	beq.n	800af0e <TIM_Base_SetConfig+0x72>
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	4a19      	ldr	r2, [pc, #100]	; (800af70 <TIM_Base_SetConfig+0xd4>)
 800af0a:	4293      	cmp	r3, r2
 800af0c:	d108      	bne.n	800af20 <TIM_Base_SetConfig+0x84>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800af0e:	68fb      	ldr	r3, [r7, #12]
 800af10:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af14:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	68db      	ldr	r3, [r3, #12]
 800af1a:	68fa      	ldr	r2, [r7, #12]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800af26:	683b      	ldr	r3, [r7, #0]
 800af28:	695b      	ldr	r3, [r3, #20]
 800af2a:	4313      	orrs	r3, r2
 800af2c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	68fa      	ldr	r2, [r7, #12]
 800af32:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800af34:	683b      	ldr	r3, [r7, #0]
 800af36:	689a      	ldr	r2, [r3, #8]
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800af3c:	683b      	ldr	r3, [r7, #0]
 800af3e:	681a      	ldr	r2, [r3, #0]
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	4a07      	ldr	r2, [pc, #28]	; (800af64 <TIM_Base_SetConfig+0xc8>)
 800af48:	4293      	cmp	r3, r2
 800af4a:	d103      	bne.n	800af54 <TIM_Base_SetConfig+0xb8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800af4c:	683b      	ldr	r3, [r7, #0]
 800af4e:	691a      	ldr	r2, [r3, #16]
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	2201      	movs	r2, #1
 800af58:	615a      	str	r2, [r3, #20]
}
 800af5a:	bf00      	nop
 800af5c:	3714      	adds	r7, #20
 800af5e:	46bd      	mov	sp, r7
 800af60:	bc80      	pop	{r7}
 800af62:	4770      	bx	lr
 800af64:	40012c00 	.word	0x40012c00
 800af68:	40000400 	.word	0x40000400
 800af6c:	40000800 	.word	0x40000800
 800af70:	40000c00 	.word	0x40000c00

0800af74 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800af7c:	bf00      	nop
 800af7e:	370c      	adds	r7, #12
 800af80:	46bd      	mov	sp, r7
 800af82:	bc80      	pop	{r7}
 800af84:	4770      	bx	lr

0800af86 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800af86:	b480      	push	{r7}
 800af88:	b083      	sub	sp, #12
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800af8e:	bf00      	nop
 800af90:	370c      	adds	r7, #12
 800af92:	46bd      	mov	sp, r7
 800af94:	bc80      	pop	{r7}
 800af96:	4770      	bx	lr

0800af98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b082      	sub	sp, #8
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d101      	bne.n	800afaa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800afa6:	2301      	movs	r3, #1
 800afa8:	e04a      	b.n	800b040 <HAL_UART_Init+0xa8>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800afb0:	b2db      	uxtb	r3, r3
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d111      	bne.n	800afda <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	2200      	movs	r2, #0
 800afba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 800afbe:	6878      	ldr	r0, [r7, #4]
 800afc0:	f000 fc62 	bl	800b888 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 800afc4:	687b      	ldr	r3, [r7, #4]
 800afc6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d102      	bne.n	800afd2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	4a1e      	ldr	r2, [pc, #120]	; (800b048 <HAL_UART_Init+0xb0>)
 800afd0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	2224      	movs	r2, #36	; 0x24
 800afde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	68da      	ldr	r2, [r3, #12]
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aff0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800aff2:	6878      	ldr	r0, [r7, #4]
 800aff4:	f000 ff84 	bl	800bf00 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	691a      	ldr	r2, [r3, #16]
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b006:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	695a      	ldr	r2, [r3, #20]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b016:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	68da      	ldr	r2, [r3, #12]
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b026:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	2200      	movs	r2, #0
 800b02c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	2220      	movs	r2, #32
 800b032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	2220      	movs	r2, #32
 800b03a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800b03e:	2300      	movs	r3, #0
}
 800b040:	4618      	mov	r0, r3
 800b042:	3708      	adds	r7, #8
 800b044:	46bd      	mov	sp, r7
 800b046:	bd80      	pop	{r7, pc}
 800b048:	08005639 	.word	0x08005639

0800b04c <HAL_UART_RegisterCallback>:
  *           @arg @ref HAL_UART_MSPDEINIT_CB_ID MspDeInit Callback ID
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID, pUART_CallbackTypeDef pCallback)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b087      	sub	sp, #28
 800b050:	af00      	add	r7, sp, #0
 800b052:	60f8      	str	r0, [r7, #12]
 800b054:	460b      	mov	r3, r1
 800b056:	607a      	str	r2, [r7, #4]
 800b058:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800b05a:	2300      	movs	r3, #0
 800b05c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2b00      	cmp	r3, #0
 800b062:	d107      	bne.n	800b074 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b064:	68fb      	ldr	r3, [r7, #12]
 800b066:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b068:	f043 0220 	orr.w	r2, r3, #32
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800b070:	2301      	movs	r3, #1
 800b072:	e08c      	b.n	800b18e <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b07a:	2b01      	cmp	r3, #1
 800b07c:	d101      	bne.n	800b082 <HAL_UART_RegisterCallback+0x36>
 800b07e:	2302      	movs	r3, #2
 800b080:	e085      	b.n	800b18e <HAL_UART_RegisterCallback+0x142>
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	2201      	movs	r2, #1
 800b086:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b090:	b2db      	uxtb	r3, r3
 800b092:	2b20      	cmp	r3, #32
 800b094:	d151      	bne.n	800b13a <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 800b096:	7afb      	ldrb	r3, [r7, #11]
 800b098:	2b0c      	cmp	r3, #12
 800b09a:	d845      	bhi.n	800b128 <HAL_UART_RegisterCallback+0xdc>
 800b09c:	a201      	add	r2, pc, #4	; (adr r2, 800b0a4 <HAL_UART_RegisterCallback+0x58>)
 800b09e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0a2:	bf00      	nop
 800b0a4:	0800b0d9 	.word	0x0800b0d9
 800b0a8:	0800b0e1 	.word	0x0800b0e1
 800b0ac:	0800b0e9 	.word	0x0800b0e9
 800b0b0:	0800b0f1 	.word	0x0800b0f1
 800b0b4:	0800b0f9 	.word	0x0800b0f9
 800b0b8:	0800b101 	.word	0x0800b101
 800b0bc:	0800b109 	.word	0x0800b109
 800b0c0:	0800b111 	.word	0x0800b111
 800b0c4:	0800b129 	.word	0x0800b129
 800b0c8:	0800b129 	.word	0x0800b129
 800b0cc:	0800b129 	.word	0x0800b129
 800b0d0:	0800b119 	.word	0x0800b119
 800b0d4:	0800b121 	.word	0x0800b121
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 800b0de:	e051      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	687a      	ldr	r2, [r7, #4]
 800b0e4:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800b0e6:	e04d      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	687a      	ldr	r2, [r7, #4]
 800b0ec:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800b0ee:	e049      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	687a      	ldr	r2, [r7, #4]
 800b0f4:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800b0f6:	e045      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 800b0f8:	68fb      	ldr	r3, [r7, #12]
 800b0fa:	687a      	ldr	r2, [r7, #4]
 800b0fc:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800b0fe:	e041      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	687a      	ldr	r2, [r7, #4]
 800b104:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800b106:	e03d      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	687a      	ldr	r2, [r7, #4]
 800b10c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800b10e:	e039      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	687a      	ldr	r2, [r7, #4]
 800b114:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 800b116:	e035      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	687a      	ldr	r2, [r7, #4]
 800b11c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800b11e:	e031      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	687a      	ldr	r2, [r7, #4]
 800b124:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800b126:	e02d      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b12c:	f043 0220 	orr.w	r2, r3, #32
 800b130:	68fb      	ldr	r3, [r7, #12]
 800b132:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800b134:	2301      	movs	r3, #1
 800b136:	75fb      	strb	r3, [r7, #23]
        break;
 800b138:	e024      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b140:	b2db      	uxtb	r3, r3
 800b142:	2b00      	cmp	r3, #0
 800b144:	d116      	bne.n	800b174 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 800b146:	7afb      	ldrb	r3, [r7, #11]
 800b148:	2b0b      	cmp	r3, #11
 800b14a:	d002      	beq.n	800b152 <HAL_UART_RegisterCallback+0x106>
 800b14c:	2b0c      	cmp	r3, #12
 800b14e:	d004      	beq.n	800b15a <HAL_UART_RegisterCallback+0x10e>
 800b150:	e007      	b.n	800b162 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	687a      	ldr	r2, [r7, #4]
 800b156:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800b158:	e014      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	687a      	ldr	r2, [r7, #4]
 800b15e:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 800b160:	e010      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b166:	f043 0220 	orr.w	r2, r3, #32
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 800b16e:	2301      	movs	r3, #1
 800b170:	75fb      	strb	r3, [r7, #23]
        break;
 800b172:	e007      	b.n	800b184 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b178:	f043 0220 	orr.w	r2, r3, #32
 800b17c:	68fb      	ldr	r3, [r7, #12]
 800b17e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 800b180:	2301      	movs	r3, #1
 800b182:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	2200      	movs	r2, #0
 800b188:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b18c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b18e:	4618      	mov	r0, r3
 800b190:	371c      	adds	r7, #28
 800b192:	46bd      	mov	sp, r7
 800b194:	bc80      	pop	{r7}
 800b196:	4770      	bx	lr

0800b198 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b198:	b580      	push	{r7, lr}
 800b19a:	b08a      	sub	sp, #40	; 0x28
 800b19c:	af02      	add	r7, sp, #8
 800b19e:	60f8      	str	r0, [r7, #12]
 800b1a0:	60b9      	str	r1, [r7, #8]
 800b1a2:	603b      	str	r3, [r7, #0]
 800b1a4:	4613      	mov	r3, r2
 800b1a6:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b1a8:	2300      	movs	r3, #0
 800b1aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b1b2:	b2db      	uxtb	r3, r3
 800b1b4:	2b20      	cmp	r3, #32
 800b1b6:	d17c      	bne.n	800b2b2 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800b1b8:	68bb      	ldr	r3, [r7, #8]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d002      	beq.n	800b1c4 <HAL_UART_Transmit+0x2c>
 800b1be:	88fb      	ldrh	r3, [r7, #6]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d101      	bne.n	800b1c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b1c4:	2301      	movs	r3, #1
 800b1c6:	e075      	b.n	800b2b4 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b1ce:	2b01      	cmp	r3, #1
 800b1d0:	d101      	bne.n	800b1d6 <HAL_UART_Transmit+0x3e>
 800b1d2:	2302      	movs	r3, #2
 800b1d4:	e06e      	b.n	800b2b4 <HAL_UART_Transmit+0x11c>
 800b1d6:	68fb      	ldr	r3, [r7, #12]
 800b1d8:	2201      	movs	r2, #1
 800b1da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	2200      	movs	r2, #0
 800b1e2:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b1e4:	68fb      	ldr	r3, [r7, #12]
 800b1e6:	2221      	movs	r2, #33	; 0x21
 800b1e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b1ec:	f7fb f8a4 	bl	8006338 <HAL_GetTick>
 800b1f0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b1f2:	68fb      	ldr	r3, [r7, #12]
 800b1f4:	88fa      	ldrh	r2, [r7, #6]
 800b1f6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	88fa      	ldrh	r2, [r7, #6]
 800b1fc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	689b      	ldr	r3, [r3, #8]
 800b202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b206:	d108      	bne.n	800b21a <HAL_UART_Transmit+0x82>
 800b208:	68fb      	ldr	r3, [r7, #12]
 800b20a:	691b      	ldr	r3, [r3, #16]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d104      	bne.n	800b21a <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800b210:	2300      	movs	r3, #0
 800b212:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800b214:	68bb      	ldr	r3, [r7, #8]
 800b216:	61bb      	str	r3, [r7, #24]
 800b218:	e003      	b.n	800b222 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800b21a:	68bb      	ldr	r3, [r7, #8]
 800b21c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b21e:	2300      	movs	r3, #0
 800b220:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2200      	movs	r2, #0
 800b226:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800b22a:	e02a      	b.n	800b282 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b22c:	683b      	ldr	r3, [r7, #0]
 800b22e:	9300      	str	r3, [sp, #0]
 800b230:	697b      	ldr	r3, [r7, #20]
 800b232:	2200      	movs	r2, #0
 800b234:	2180      	movs	r1, #128	; 0x80
 800b236:	68f8      	ldr	r0, [r7, #12]
 800b238:	f000 fc11 	bl	800ba5e <UART_WaitOnFlagUntilTimeout>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d001      	beq.n	800b246 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800b242:	2303      	movs	r3, #3
 800b244:	e036      	b.n	800b2b4 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800b246:	69fb      	ldr	r3, [r7, #28]
 800b248:	2b00      	cmp	r3, #0
 800b24a:	d10b      	bne.n	800b264 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b24c:	69bb      	ldr	r3, [r7, #24]
 800b24e:	881b      	ldrh	r3, [r3, #0]
 800b250:	461a      	mov	r2, r3
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b25a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b25c:	69bb      	ldr	r3, [r7, #24]
 800b25e:	3302      	adds	r3, #2
 800b260:	61bb      	str	r3, [r7, #24]
 800b262:	e007      	b.n	800b274 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	781a      	ldrb	r2, [r3, #0]
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	3301      	adds	r3, #1
 800b272:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b274:	68fb      	ldr	r3, [r7, #12]
 800b276:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b278:	b29b      	uxth	r3, r3
 800b27a:	3b01      	subs	r3, #1
 800b27c:	b29a      	uxth	r2, r3
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b286:	b29b      	uxth	r3, r3
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d1cf      	bne.n	800b22c <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b28c:	683b      	ldr	r3, [r7, #0]
 800b28e:	9300      	str	r3, [sp, #0]
 800b290:	697b      	ldr	r3, [r7, #20]
 800b292:	2200      	movs	r2, #0
 800b294:	2140      	movs	r1, #64	; 0x40
 800b296:	68f8      	ldr	r0, [r7, #12]
 800b298:	f000 fbe1 	bl	800ba5e <UART_WaitOnFlagUntilTimeout>
 800b29c:	4603      	mov	r3, r0
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	d001      	beq.n	800b2a6 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800b2a2:	2303      	movs	r3, #3
 800b2a4:	e006      	b.n	800b2b4 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	2220      	movs	r2, #32
 800b2aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800b2ae:	2300      	movs	r3, #0
 800b2b0:	e000      	b.n	800b2b4 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800b2b2:	2302      	movs	r3, #2
  }
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	3720      	adds	r7, #32
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	bd80      	pop	{r7, pc}

0800b2bc <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b2bc:	b480      	push	{r7}
 800b2be:	b085      	sub	sp, #20
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	60f8      	str	r0, [r7, #12]
 800b2c4:	60b9      	str	r1, [r7, #8]
 800b2c6:	4613      	mov	r3, r2
 800b2c8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b2d0:	b2db      	uxtb	r3, r3
 800b2d2:	2b20      	cmp	r3, #32
 800b2d4:	d130      	bne.n	800b338 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b2d6:	68bb      	ldr	r3, [r7, #8]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d002      	beq.n	800b2e2 <HAL_UART_Transmit_IT+0x26>
 800b2dc:	88fb      	ldrh	r3, [r7, #6]
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d101      	bne.n	800b2e6 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e029      	b.n	800b33a <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b2ec:	2b01      	cmp	r3, #1
 800b2ee:	d101      	bne.n	800b2f4 <HAL_UART_Transmit_IT+0x38>
 800b2f0:	2302      	movs	r3, #2
 800b2f2:	e022      	b.n	800b33a <HAL_UART_Transmit_IT+0x7e>
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2201      	movs	r2, #1
 800b2f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	68ba      	ldr	r2, [r7, #8]
 800b300:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	88fa      	ldrh	r2, [r7, #6]
 800b306:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	88fa      	ldrh	r2, [r7, #6]
 800b30c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	2200      	movs	r2, #0
 800b312:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b314:	68fb      	ldr	r3, [r7, #12]
 800b316:	2221      	movs	r2, #33	; 0x21
 800b318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	2200      	movs	r2, #0
 800b320:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	681b      	ldr	r3, [r3, #0]
 800b328:	68da      	ldr	r2, [r3, #12]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b332:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800b334:	2300      	movs	r3, #0
 800b336:	e000      	b.n	800b33a <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800b338:	2302      	movs	r3, #2
  }
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3714      	adds	r7, #20
 800b33e:	46bd      	mov	sp, r7
 800b340:	bc80      	pop	{r7}
 800b342:	4770      	bx	lr

0800b344 <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b344:	b580      	push	{r7, lr}
 800b346:	b086      	sub	sp, #24
 800b348:	af00      	add	r7, sp, #0
 800b34a:	60f8      	str	r0, [r7, #12]
 800b34c:	60b9      	str	r1, [r7, #8]
 800b34e:	4613      	mov	r3, r2
 800b350:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b358:	b2db      	uxtb	r3, r3
 800b35a:	2b20      	cmp	r3, #32
 800b35c:	d13c      	bne.n	800b3d8 <HAL_UARTEx_ReceiveToIdle_IT+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	2b00      	cmp	r3, #0
 800b362:	d002      	beq.n	800b36a <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 800b364:	88fb      	ldrh	r3, [r7, #6]
 800b366:	2b00      	cmp	r3, #0
 800b368:	d101      	bne.n	800b36e <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 800b36a:	2301      	movs	r3, #1
 800b36c:	e035      	b.n	800b3da <HAL_UARTEx_ReceiveToIdle_IT+0x96>
    }

    __HAL_LOCK(huart);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b374:	2b01      	cmp	r3, #1
 800b376:	d101      	bne.n	800b37c <HAL_UARTEx_ReceiveToIdle_IT+0x38>
 800b378:	2302      	movs	r3, #2
 800b37a:	e02e      	b.n	800b3da <HAL_UARTEx_ReceiveToIdle_IT+0x96>
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2201      	movs	r2, #1
 800b380:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2201      	movs	r2, #1
 800b388:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_IT(huart, pData, Size);
 800b38a:	88fb      	ldrh	r3, [r7, #6]
 800b38c:	461a      	mov	r2, r3
 800b38e:	68b9      	ldr	r1, [r7, #8]
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f000 fbae 	bl	800baf2 <UART_Start_Receive_IT>
 800b396:	4603      	mov	r3, r0
 800b398:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b39a:	7dfb      	ldrb	r3, [r7, #23]
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	d119      	bne.n	800b3d4 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b3a0:	68fb      	ldr	r3, [r7, #12]
 800b3a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3a4:	2b01      	cmp	r3, #1
 800b3a6:	d113      	bne.n	800b3d0 <HAL_UARTEx_ReceiveToIdle_IT+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b3a8:	2300      	movs	r3, #0
 800b3aa:	613b      	str	r3, [r7, #16]
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	681b      	ldr	r3, [r3, #0]
 800b3b2:	613b      	str	r3, [r7, #16]
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	685b      	ldr	r3, [r3, #4]
 800b3ba:	613b      	str	r3, [r7, #16]
 800b3bc:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	681b      	ldr	r3, [r3, #0]
 800b3c2:	68da      	ldr	r2, [r3, #12]
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	681b      	ldr	r3, [r3, #0]
 800b3c8:	f042 0210 	orr.w	r2, r2, #16
 800b3cc:	60da      	str	r2, [r3, #12]
 800b3ce:	e001      	b.n	800b3d4 <HAL_UARTEx_ReceiveToIdle_IT+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b3d0:	2301      	movs	r3, #1
 800b3d2:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 800b3d4:	7dfb      	ldrb	r3, [r7, #23]
 800b3d6:	e000      	b.n	800b3da <HAL_UARTEx_ReceiveToIdle_IT+0x96>
  }
  else
  {
    return HAL_BUSY;
 800b3d8:	2302      	movs	r3, #2
  }
}
 800b3da:	4618      	mov	r0, r3
 800b3dc:	3718      	adds	r7, #24
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b3e2:	b580      	push	{r7, lr}
 800b3e4:	b086      	sub	sp, #24
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	60f8      	str	r0, [r7, #12]
 800b3ea:	60b9      	str	r1, [r7, #8]
 800b3ec:	4613      	mov	r3, r2
 800b3ee:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b3f6:	b2db      	uxtb	r3, r3
 800b3f8:	2b20      	cmp	r3, #32
 800b3fa:	d13c      	bne.n	800b476 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 800b3fc:	68bb      	ldr	r3, [r7, #8]
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	d002      	beq.n	800b408 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800b402:	88fb      	ldrh	r3, [r7, #6]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d101      	bne.n	800b40c <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800b408:	2301      	movs	r3, #1
 800b40a:	e035      	b.n	800b478 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b412:	2b01      	cmp	r3, #1
 800b414:	d101      	bne.n	800b41a <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 800b416:	2302      	movs	r3, #2
 800b418:	e02e      	b.n	800b478 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	2201      	movs	r2, #1
 800b41e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2201      	movs	r2, #1
 800b426:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800b428:	88fb      	ldrh	r3, [r7, #6]
 800b42a:	461a      	mov	r2, r3
 800b42c:	68b9      	ldr	r1, [r7, #8]
 800b42e:	68f8      	ldr	r0, [r7, #12]
 800b430:	f000 fb98 	bl	800bb64 <UART_Start_Receive_DMA>
 800b434:	4603      	mov	r3, r0
 800b436:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800b438:	7dfb      	ldrb	r3, [r7, #23]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d119      	bne.n	800b472 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b442:	2b01      	cmp	r3, #1
 800b444:	d113      	bne.n	800b46e <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b446:	2300      	movs	r3, #0
 800b448:	613b      	str	r3, [r7, #16]
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	613b      	str	r3, [r7, #16]
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	685b      	ldr	r3, [r3, #4]
 800b458:	613b      	str	r3, [r7, #16]
 800b45a:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	681b      	ldr	r3, [r3, #0]
 800b460:	68da      	ldr	r2, [r3, #12]
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	f042 0210 	orr.w	r2, r2, #16
 800b46a:	60da      	str	r2, [r3, #12]
 800b46c:	e001      	b.n	800b472 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 800b46e:	2301      	movs	r3, #1
 800b470:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 800b472:	7dfb      	ldrb	r3, [r7, #23]
 800b474:	e000      	b.n	800b478 <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 800b476:	2302      	movs	r3, #2
  }
}
 800b478:	4618      	mov	r0, r3
 800b47a:	3718      	adds	r7, #24
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bd80      	pop	{r7, pc}

0800b480 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b480:	b580      	push	{r7, lr}
 800b482:	b08a      	sub	sp, #40	; 0x28
 800b484:	af00      	add	r7, sp, #0
 800b486:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	681b      	ldr	r3, [r3, #0]
 800b494:	68db      	ldr	r3, [r3, #12]
 800b496:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	695b      	ldr	r3, [r3, #20]
 800b49e:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800b4a4:	2300      	movs	r3, #0
 800b4a6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b4a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4aa:	f003 030f 	and.w	r3, r3, #15
 800b4ae:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800b4b0:	69bb      	ldr	r3, [r7, #24]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d10d      	bne.n	800b4d2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b4b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4b8:	f003 0320 	and.w	r3, r3, #32
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	d008      	beq.n	800b4d2 <HAL_UART_IRQHandler+0x52>
 800b4c0:	6a3b      	ldr	r3, [r7, #32]
 800b4c2:	f003 0320 	and.w	r3, r3, #32
 800b4c6:	2b00      	cmp	r3, #0
 800b4c8:	d003      	beq.n	800b4d2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800b4ca:	6878      	ldr	r0, [r7, #4]
 800b4cc:	f000 fc6c 	bl	800bda8 <UART_Receive_IT>
      return;
 800b4d0:	e180      	b.n	800b7d4 <HAL_UART_IRQHandler+0x354>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b4d2:	69bb      	ldr	r3, [r7, #24]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	f000 80b4 	beq.w	800b642 <HAL_UART_IRQHandler+0x1c2>
 800b4da:	69fb      	ldr	r3, [r7, #28]
 800b4dc:	f003 0301 	and.w	r3, r3, #1
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d105      	bne.n	800b4f0 <HAL_UART_IRQHandler+0x70>
 800b4e4:	6a3b      	ldr	r3, [r7, #32]
 800b4e6:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	f000 80a9 	beq.w	800b642 <HAL_UART_IRQHandler+0x1c2>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b4f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b4f2:	f003 0301 	and.w	r3, r3, #1
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d00a      	beq.n	800b510 <HAL_UART_IRQHandler+0x90>
 800b4fa:	6a3b      	ldr	r3, [r7, #32]
 800b4fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b500:	2b00      	cmp	r3, #0
 800b502:	d005      	beq.n	800b510 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b508:	f043 0201 	orr.w	r2, r3, #1
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b512:	f003 0304 	and.w	r3, r3, #4
 800b516:	2b00      	cmp	r3, #0
 800b518:	d00a      	beq.n	800b530 <HAL_UART_IRQHandler+0xb0>
 800b51a:	69fb      	ldr	r3, [r7, #28]
 800b51c:	f003 0301 	and.w	r3, r3, #1
 800b520:	2b00      	cmp	r3, #0
 800b522:	d005      	beq.n	800b530 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b528:	f043 0202 	orr.w	r2, r3, #2
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b532:	f003 0302 	and.w	r3, r3, #2
 800b536:	2b00      	cmp	r3, #0
 800b538:	d00a      	beq.n	800b550 <HAL_UART_IRQHandler+0xd0>
 800b53a:	69fb      	ldr	r3, [r7, #28]
 800b53c:	f003 0301 	and.w	r3, r3, #1
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b548:	f043 0204 	orr.w	r2, r3, #4
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b552:	f003 0308 	and.w	r3, r3, #8
 800b556:	2b00      	cmp	r3, #0
 800b558:	d00f      	beq.n	800b57a <HAL_UART_IRQHandler+0xfa>
 800b55a:	6a3b      	ldr	r3, [r7, #32]
 800b55c:	f003 0320 	and.w	r3, r3, #32
 800b560:	2b00      	cmp	r3, #0
 800b562:	d104      	bne.n	800b56e <HAL_UART_IRQHandler+0xee>
 800b564:	69fb      	ldr	r3, [r7, #28]
 800b566:	f003 0301 	and.w	r3, r3, #1
 800b56a:	2b00      	cmp	r3, #0
 800b56c:	d005      	beq.n	800b57a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b572:	f043 0208 	orr.w	r2, r3, #8
 800b576:	687b      	ldr	r3, [r7, #4]
 800b578:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b57e:	2b00      	cmp	r3, #0
 800b580:	f000 8123 	beq.w	800b7ca <HAL_UART_IRQHandler+0x34a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b586:	f003 0320 	and.w	r3, r3, #32
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d007      	beq.n	800b59e <HAL_UART_IRQHandler+0x11e>
 800b58e:	6a3b      	ldr	r3, [r7, #32]
 800b590:	f003 0320 	and.w	r3, r3, #32
 800b594:	2b00      	cmp	r3, #0
 800b596:	d002      	beq.n	800b59e <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800b598:	6878      	ldr	r0, [r7, #4]
 800b59a:	f000 fc05 	bl	800bda8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	695b      	ldr	r3, [r3, #20]
 800b5a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	bf14      	ite	ne
 800b5ac:	2301      	movne	r3, #1
 800b5ae:	2300      	moveq	r3, #0
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5b8:	f003 0308 	and.w	r3, r3, #8
 800b5bc:	2b00      	cmp	r3, #0
 800b5be:	d102      	bne.n	800b5c6 <HAL_UART_IRQHandler+0x146>
 800b5c0:	697b      	ldr	r3, [r7, #20]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d033      	beq.n	800b62e <HAL_UART_IRQHandler+0x1ae>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 fb45 	bl	800bc56 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	695b      	ldr	r3, [r3, #20]
 800b5d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b5d6:	2b00      	cmp	r3, #0
 800b5d8:	d024      	beq.n	800b624 <HAL_UART_IRQHandler+0x1a4>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	695a      	ldr	r2, [r3, #20]
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	681b      	ldr	r3, [r3, #0]
 800b5e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b5e8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d013      	beq.n	800b61a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5f6:	4a79      	ldr	r2, [pc, #484]	; (800b7dc <HAL_UART_IRQHandler+0x35c>)
 800b5f8:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fe:	4618      	mov	r0, r3
 800b600:	f7fb f894 	bl	800672c <HAL_DMA_Abort_IT>
 800b604:	4603      	mov	r3, r0
 800b606:	2b00      	cmp	r3, #0
 800b608:	d019      	beq.n	800b63e <HAL_UART_IRQHandler+0x1be>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b60a:	687b      	ldr	r3, [r7, #4]
 800b60c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b60e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b610:	687a      	ldr	r2, [r7, #4]
 800b612:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b614:	4610      	mov	r0, r2
 800b616:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b618:	e011      	b.n	800b63e <HAL_UART_IRQHandler+0x1be>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b622:	e00c      	b.n	800b63e <HAL_UART_IRQHandler+0x1be>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b628:	6878      	ldr	r0, [r7, #4]
 800b62a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b62c:	e007      	b.n	800b63e <HAL_UART_IRQHandler+0x1be>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b632:	6878      	ldr	r0, [r7, #4]
 800b634:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	2200      	movs	r2, #0
 800b63a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b63c:	e0c5      	b.n	800b7ca <HAL_UART_IRQHandler+0x34a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b63e:	bf00      	nop
    return;
 800b640:	e0c3      	b.n	800b7ca <HAL_UART_IRQHandler+0x34a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b646:	2b01      	cmp	r3, #1
 800b648:	f040 80a3 	bne.w	800b792 <HAL_UART_IRQHandler+0x312>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800b64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b64e:	f003 0310 	and.w	r3, r3, #16
 800b652:	2b00      	cmp	r3, #0
 800b654:	f000 809d 	beq.w	800b792 <HAL_UART_IRQHandler+0x312>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800b658:	6a3b      	ldr	r3, [r7, #32]
 800b65a:	f003 0310 	and.w	r3, r3, #16
 800b65e:	2b00      	cmp	r3, #0
 800b660:	f000 8097 	beq.w	800b792 <HAL_UART_IRQHandler+0x312>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b664:	2300      	movs	r3, #0
 800b666:	60fb      	str	r3, [r7, #12]
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	681b      	ldr	r3, [r3, #0]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	60fb      	str	r3, [r7, #12]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	681b      	ldr	r3, [r3, #0]
 800b674:	685b      	ldr	r3, [r3, #4]
 800b676:	60fb      	str	r3, [r7, #12]
 800b678:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	695b      	ldr	r3, [r3, #20]
 800b680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b684:	2b00      	cmp	r3, #0
 800b686:	d04f      	beq.n	800b728 <HAL_UART_IRQHandler+0x2a8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800b692:	8a3b      	ldrh	r3, [r7, #16]
 800b694:	2b00      	cmp	r3, #0
 800b696:	f000 809a 	beq.w	800b7ce <HAL_UART_IRQHandler+0x34e>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b69e:	8a3a      	ldrh	r2, [r7, #16]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	f080 8094 	bcs.w	800b7ce <HAL_UART_IRQHandler+0x34e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b6a6:	687b      	ldr	r3, [r7, #4]
 800b6a8:	8a3a      	ldrh	r2, [r7, #16]
 800b6aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6b0:	699b      	ldr	r3, [r3, #24]
 800b6b2:	2b20      	cmp	r3, #32
 800b6b4:	d02b      	beq.n	800b70e <HAL_UART_IRQHandler+0x28e>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	681b      	ldr	r3, [r3, #0]
 800b6ba:	68da      	ldr	r2, [r3, #12]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	681b      	ldr	r3, [r3, #0]
 800b6c0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b6c4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	695a      	ldr	r2, [r3, #20]
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	f022 0201 	bic.w	r2, r2, #1
 800b6d4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	681b      	ldr	r3, [r3, #0]
 800b6da:	695a      	ldr	r2, [r3, #20]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b6e4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	2220      	movs	r2, #32
 800b6ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	2200      	movs	r2, #0
 800b6f2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	68da      	ldr	r2, [r3, #12]
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	681b      	ldr	r3, [r3, #0]
 800b6fe:	f022 0210 	bic.w	r2, r2, #16
 800b702:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b708:	4618      	mov	r0, r3
 800b70a:	f7fa ffd4 	bl	80066b6 <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b712:	687a      	ldr	r2, [r7, #4]
 800b714:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 800b716:	687a      	ldr	r2, [r7, #4]
 800b718:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 800b71a:	b292      	uxth	r2, r2
 800b71c:	1a8a      	subs	r2, r1, r2
 800b71e:	b292      	uxth	r2, r2
 800b720:	4611      	mov	r1, r2
 800b722:	6878      	ldr	r0, [r7, #4]
 800b724:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif
      }
      return;
 800b726:	e052      	b.n	800b7ce <HAL_UART_IRQHandler+0x34e>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b730:	b29b      	uxth	r3, r3
 800b732:	1ad3      	subs	r3, r2, r3
 800b734:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b73a:	b29b      	uxth	r3, r3
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d048      	beq.n	800b7d2 <HAL_UART_IRQHandler+0x352>
          &&(nb_rx_data > 0U) )
 800b740:	8a7b      	ldrh	r3, [r7, #18]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d045      	beq.n	800b7d2 <HAL_UART_IRQHandler+0x352>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	681b      	ldr	r3, [r3, #0]
 800b74a:	68da      	ldr	r2, [r3, #12]
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	681b      	ldr	r3, [r3, #0]
 800b750:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b754:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	695a      	ldr	r2, [r3, #20]
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	f022 0201 	bic.w	r2, r2, #1
 800b764:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	2220      	movs	r2, #32
 800b76a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2200      	movs	r2, #0
 800b772:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	68da      	ldr	r2, [r3, #12]
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	681b      	ldr	r3, [r3, #0]
 800b77e:	f022 0210 	bic.w	r2, r2, #16
 800b782:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b788:	8a7a      	ldrh	r2, [r7, #18]
 800b78a:	4611      	mov	r1, r2
 800b78c:	6878      	ldr	r0, [r7, #4]
 800b78e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif
      }
      return;
 800b790:	e01f      	b.n	800b7d2 <HAL_UART_IRQHandler+0x352>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b794:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d008      	beq.n	800b7ae <HAL_UART_IRQHandler+0x32e>
 800b79c:	6a3b      	ldr	r3, [r7, #32]
 800b79e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d003      	beq.n	800b7ae <HAL_UART_IRQHandler+0x32e>
  {
    UART_Transmit_IT(huart);
 800b7a6:	6878      	ldr	r0, [r7, #4]
 800b7a8:	f000 fa96 	bl	800bcd8 <UART_Transmit_IT>
    return;
 800b7ac:	e012      	b.n	800b7d4 <HAL_UART_IRQHandler+0x354>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b7ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b7b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d00d      	beq.n	800b7d4 <HAL_UART_IRQHandler+0x354>
 800b7b8:	6a3b      	ldr	r3, [r7, #32]
 800b7ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d008      	beq.n	800b7d4 <HAL_UART_IRQHandler+0x354>
  {
    UART_EndTransmit_IT(huart);
 800b7c2:	6878      	ldr	r0, [r7, #4]
 800b7c4:	f000 fad7 	bl	800bd76 <UART_EndTransmit_IT>
    return;
 800b7c8:	e004      	b.n	800b7d4 <HAL_UART_IRQHandler+0x354>
    return;
 800b7ca:	bf00      	nop
 800b7cc:	e002      	b.n	800b7d4 <HAL_UART_IRQHandler+0x354>
      return;
 800b7ce:	bf00      	nop
 800b7d0:	e000      	b.n	800b7d4 <HAL_UART_IRQHandler+0x354>
      return;
 800b7d2:	bf00      	nop
  }
}
 800b7d4:	3728      	adds	r7, #40	; 0x28
 800b7d6:	46bd      	mov	sp, r7
 800b7d8:	bd80      	pop	{r7, pc}
 800b7da:	bf00      	nop
 800b7dc:	0800bcaf 	.word	0x0800bcaf

0800b7e0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b7e0:	b480      	push	{r7}
 800b7e2:	b083      	sub	sp, #12
 800b7e4:	af00      	add	r7, sp, #0
 800b7e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b7e8:	bf00      	nop
 800b7ea:	370c      	adds	r7, #12
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bc80      	pop	{r7}
 800b7f0:	4770      	bx	lr

0800b7f2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b7f2:	b480      	push	{r7}
 800b7f4:	b083      	sub	sp, #12
 800b7f6:	af00      	add	r7, sp, #0
 800b7f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 800b7fa:	bf00      	nop
 800b7fc:	370c      	adds	r7, #12
 800b7fe:	46bd      	mov	sp, r7
 800b800:	bc80      	pop	{r7}
 800b802:	4770      	bx	lr

0800b804 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b804:	b480      	push	{r7}
 800b806:	b083      	sub	sp, #12
 800b808:	af00      	add	r7, sp, #0
 800b80a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b80c:	bf00      	nop
 800b80e:	370c      	adds	r7, #12
 800b810:	46bd      	mov	sp, r7
 800b812:	bc80      	pop	{r7}
 800b814:	4770      	bx	lr

0800b816 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800b816:	b480      	push	{r7}
 800b818:	b083      	sub	sp, #12
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800b81e:	bf00      	nop
 800b820:	370c      	adds	r7, #12
 800b822:	46bd      	mov	sp, r7
 800b824:	bc80      	pop	{r7}
 800b826:	4770      	bx	lr

0800b828 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b828:	b480      	push	{r7}
 800b82a:	b083      	sub	sp, #12
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b830:	bf00      	nop
 800b832:	370c      	adds	r7, #12
 800b834:	46bd      	mov	sp, r7
 800b836:	bc80      	pop	{r7}
 800b838:	4770      	bx	lr

0800b83a <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 800b83a:	b480      	push	{r7}
 800b83c:	b083      	sub	sp, #12
 800b83e:	af00      	add	r7, sp, #0
 800b840:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 800b842:	bf00      	nop
 800b844:	370c      	adds	r7, #12
 800b846:	46bd      	mov	sp, r7
 800b848:	bc80      	pop	{r7}
 800b84a:	4770      	bx	lr

0800b84c <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 800b84c:	b480      	push	{r7}
 800b84e:	b083      	sub	sp, #12
 800b850:	af00      	add	r7, sp, #0
 800b852:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 800b854:	bf00      	nop
 800b856:	370c      	adds	r7, #12
 800b858:	46bd      	mov	sp, r7
 800b85a:	bc80      	pop	{r7}
 800b85c:	4770      	bx	lr

0800b85e <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 800b85e:	b480      	push	{r7}
 800b860:	b083      	sub	sp, #12
 800b862:	af00      	add	r7, sp, #0
 800b864:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 800b866:	bf00      	nop
 800b868:	370c      	adds	r7, #12
 800b86a:	46bd      	mov	sp, r7
 800b86c:	bc80      	pop	{r7}
 800b86e:	4770      	bx	lr

0800b870 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b870:	b480      	push	{r7}
 800b872:	b083      	sub	sp, #12
 800b874:	af00      	add	r7, sp, #0
 800b876:	6078      	str	r0, [r7, #4]
 800b878:	460b      	mov	r3, r1
 800b87a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b87c:	bf00      	nop
 800b87e:	370c      	adds	r7, #12
 800b880:	46bd      	mov	sp, r7
 800b882:	bc80      	pop	{r7}
 800b884:	4770      	bx	lr
	...

0800b888 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800b888:	b480      	push	{r7}
 800b88a:	b083      	sub	sp, #12
 800b88c:	af00      	add	r7, sp, #0
 800b88e:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	4a0f      	ldr	r2, [pc, #60]	; (800b8d0 <UART_InitCallbacksToDefault+0x48>)
 800b894:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	4a0e      	ldr	r2, [pc, #56]	; (800b8d4 <UART_InitCallbacksToDefault+0x4c>)
 800b89a:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800b89c:	687b      	ldr	r3, [r7, #4]
 800b89e:	4a0e      	ldr	r2, [pc, #56]	; (800b8d8 <UART_InitCallbacksToDefault+0x50>)
 800b8a0:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	4a0d      	ldr	r2, [pc, #52]	; (800b8dc <UART_InitCallbacksToDefault+0x54>)
 800b8a6:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	4a0d      	ldr	r2, [pc, #52]	; (800b8e0 <UART_InitCallbacksToDefault+0x58>)
 800b8ac:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	4a0c      	ldr	r2, [pc, #48]	; (800b8e4 <UART_InitCallbacksToDefault+0x5c>)
 800b8b2:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	4a0c      	ldr	r2, [pc, #48]	; (800b8e8 <UART_InitCallbacksToDefault+0x60>)
 800b8b8:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	4a0b      	ldr	r2, [pc, #44]	; (800b8ec <UART_InitCallbacksToDefault+0x64>)
 800b8be:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	4a0b      	ldr	r2, [pc, #44]	; (800b8f0 <UART_InitCallbacksToDefault+0x68>)
 800b8c4:	669a      	str	r2, [r3, #104]	; 0x68

}
 800b8c6:	bf00      	nop
 800b8c8:	370c      	adds	r7, #12
 800b8ca:	46bd      	mov	sp, r7
 800b8cc:	bc80      	pop	{r7}
 800b8ce:	4770      	bx	lr
 800b8d0:	0800b7f3 	.word	0x0800b7f3
 800b8d4:	0800b7e1 	.word	0x0800b7e1
 800b8d8:	0800b817 	.word	0x0800b817
 800b8dc:	0800b805 	.word	0x0800b805
 800b8e0:	0800b829 	.word	0x0800b829
 800b8e4:	0800b83b 	.word	0x0800b83b
 800b8e8:	0800b84d 	.word	0x0800b84d
 800b8ec:	0800b85f 	.word	0x0800b85f
 800b8f0:	0800b871 	.word	0x0800b871

0800b8f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b8f4:	b580      	push	{r7, lr}
 800b8f6:	b084      	sub	sp, #16
 800b8f8:	af00      	add	r7, sp, #0
 800b8fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b900:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	681b      	ldr	r3, [r3, #0]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	f003 0320 	and.w	r3, r3, #32
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	d12a      	bne.n	800b966 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 800b910:	68fb      	ldr	r3, [r7, #12]
 800b912:	2200      	movs	r2, #0
 800b914:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	68da      	ldr	r2, [r3, #12]
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b924:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b926:	68fb      	ldr	r3, [r7, #12]
 800b928:	681b      	ldr	r3, [r3, #0]
 800b92a:	695a      	ldr	r2, [r3, #20]
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	f022 0201 	bic.w	r2, r2, #1
 800b934:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b936:	68fb      	ldr	r3, [r7, #12]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	695a      	ldr	r2, [r3, #20]
 800b93c:	68fb      	ldr	r3, [r7, #12]
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b944:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	2220      	movs	r2, #32
 800b94a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b94e:	68fb      	ldr	r3, [r7, #12]
 800b950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b952:	2b01      	cmp	r3, #1
 800b954:	d107      	bne.n	800b966 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b956:	68fb      	ldr	r3, [r7, #12]
 800b958:	681b      	ldr	r3, [r3, #0]
 800b95a:	68da      	ldr	r2, [r3, #12]
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	681b      	ldr	r3, [r3, #0]
 800b960:	f022 0210 	bic.w	r2, r2, #16
 800b964:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b966:	68fb      	ldr	r3, [r7, #12]
 800b968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b96a:	2b01      	cmp	r3, #1
 800b96c:	d107      	bne.n	800b97e <UART_DMAReceiveCplt+0x8a>
  {  
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b972:	68fa      	ldr	r2, [r7, #12]
 800b974:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800b976:	4611      	mov	r1, r2
 800b978:	68f8      	ldr	r0, [r7, #12]
 800b97a:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b97c:	e003      	b.n	800b986 <UART_DMAReceiveCplt+0x92>
    huart->RxCpltCallback(huart);
 800b97e:	68fb      	ldr	r3, [r7, #12]
 800b980:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	4798      	blx	r3
}
 800b986:	bf00      	nop
 800b988:	3710      	adds	r7, #16
 800b98a:	46bd      	mov	sp, r7
 800b98c:	bd80      	pop	{r7, pc}

0800b98e <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800b98e:	b580      	push	{r7, lr}
 800b990:	b084      	sub	sp, #16
 800b992:	af00      	add	r7, sp, #0
 800b994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b99a:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b9a0:	2b01      	cmp	r3, #1
 800b9a2:	d109      	bne.n	800b9b8 <UART_DMARxHalfCplt+0x2a>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
 800b9a4:	68fb      	ldr	r3, [r7, #12]
 800b9a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b9a8:	68fa      	ldr	r2, [r7, #12]
 800b9aa:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800b9ac:	0852      	lsrs	r2, r2, #1
 800b9ae:	b292      	uxth	r2, r2
 800b9b0:	4611      	mov	r1, r2
 800b9b2:	68f8      	ldr	r0, [r7, #12]
 800b9b4:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800b9b6:	e003      	b.n	800b9c0 <UART_DMARxHalfCplt+0x32>
    huart->RxHalfCpltCallback(huart);
 800b9b8:	68fb      	ldr	r3, [r7, #12]
 800b9ba:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b9bc:	68f8      	ldr	r0, [r7, #12]
 800b9be:	4798      	blx	r3
}
 800b9c0:	bf00      	nop
 800b9c2:	3710      	adds	r7, #16
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	bd80      	pop	{r7, pc}

0800b9c8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b084      	sub	sp, #16
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b9d0:	2300      	movs	r3, #0
 800b9d2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9d8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	695b      	ldr	r3, [r3, #20]
 800b9e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	bf14      	ite	ne
 800b9e8:	2301      	movne	r3, #1
 800b9ea:	2300      	moveq	r3, #0
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b9f0:	68bb      	ldr	r3, [r7, #8]
 800b9f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	2b21      	cmp	r3, #33	; 0x21
 800b9fa:	d108      	bne.n	800ba0e <UART_DMAError+0x46>
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d005      	beq.n	800ba0e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800ba02:	68bb      	ldr	r3, [r7, #8]
 800ba04:	2200      	movs	r2, #0
 800ba06:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800ba08:	68b8      	ldr	r0, [r7, #8]
 800ba0a:	f000 f90f 	bl	800bc2c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800ba0e:	68bb      	ldr	r3, [r7, #8]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	695b      	ldr	r3, [r3, #20]
 800ba14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	bf14      	ite	ne
 800ba1c:	2301      	movne	r3, #1
 800ba1e:	2300      	moveq	r3, #0
 800ba20:	b2db      	uxtb	r3, r3
 800ba22:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800ba2a:	b2db      	uxtb	r3, r3
 800ba2c:	2b22      	cmp	r3, #34	; 0x22
 800ba2e:	d108      	bne.n	800ba42 <UART_DMAError+0x7a>
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	2b00      	cmp	r3, #0
 800ba34:	d005      	beq.n	800ba42 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	2200      	movs	r2, #0
 800ba3a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800ba3c:	68b8      	ldr	r0, [r7, #8]
 800ba3e:	f000 f90a 	bl	800bc56 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba46:	f043 0210 	orr.w	r2, r3, #16
 800ba4a:	68bb      	ldr	r3, [r7, #8]
 800ba4c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800ba4e:	68bb      	ldr	r3, [r7, #8]
 800ba50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ba52:	68b8      	ldr	r0, [r7, #8]
 800ba54:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ba56:	bf00      	nop
 800ba58:	3710      	adds	r7, #16
 800ba5a:	46bd      	mov	sp, r7
 800ba5c:	bd80      	pop	{r7, pc}

0800ba5e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800ba5e:	b580      	push	{r7, lr}
 800ba60:	b084      	sub	sp, #16
 800ba62:	af00      	add	r7, sp, #0
 800ba64:	60f8      	str	r0, [r7, #12]
 800ba66:	60b9      	str	r1, [r7, #8]
 800ba68:	603b      	str	r3, [r7, #0]
 800ba6a:	4613      	mov	r3, r2
 800ba6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ba6e:	e02c      	b.n	800baca <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ba70:	69bb      	ldr	r3, [r7, #24]
 800ba72:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba76:	d028      	beq.n	800baca <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800ba78:	69bb      	ldr	r3, [r7, #24]
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d007      	beq.n	800ba8e <UART_WaitOnFlagUntilTimeout+0x30>
 800ba7e:	f7fa fc5b 	bl	8006338 <HAL_GetTick>
 800ba82:	4602      	mov	r2, r0
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	1ad3      	subs	r3, r2, r3
 800ba88:	69ba      	ldr	r2, [r7, #24]
 800ba8a:	429a      	cmp	r2, r3
 800ba8c:	d21d      	bcs.n	800baca <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800ba8e:	68fb      	ldr	r3, [r7, #12]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68da      	ldr	r2, [r3, #12]
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	681b      	ldr	r3, [r3, #0]
 800ba98:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800ba9c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	695a      	ldr	r2, [r3, #20]
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	f022 0201 	bic.w	r2, r2, #1
 800baac:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800baae:	68fb      	ldr	r3, [r7, #12]
 800bab0:	2220      	movs	r2, #32
 800bab2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	2220      	movs	r2, #32
 800baba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	2200      	movs	r2, #0
 800bac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800bac6:	2303      	movs	r3, #3
 800bac8:	e00f      	b.n	800baea <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	681a      	ldr	r2, [r3, #0]
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	4013      	ands	r3, r2
 800bad4:	68ba      	ldr	r2, [r7, #8]
 800bad6:	429a      	cmp	r2, r3
 800bad8:	bf0c      	ite	eq
 800bada:	2301      	moveq	r3, #1
 800badc:	2300      	movne	r3, #0
 800bade:	b2db      	uxtb	r3, r3
 800bae0:	461a      	mov	r2, r3
 800bae2:	79fb      	ldrb	r3, [r7, #7]
 800bae4:	429a      	cmp	r2, r3
 800bae6:	d0c3      	beq.n	800ba70 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800bae8:	2300      	movs	r3, #0
}
 800baea:	4618      	mov	r0, r3
 800baec:	3710      	adds	r7, #16
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800baf2:	b480      	push	{r7}
 800baf4:	b085      	sub	sp, #20
 800baf6:	af00      	add	r7, sp, #0
 800baf8:	60f8      	str	r0, [r7, #12]
 800bafa:	60b9      	str	r1, [r7, #8]
 800bafc:	4613      	mov	r3, r2
 800bafe:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	68ba      	ldr	r2, [r7, #8]
 800bb04:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	88fa      	ldrh	r2, [r7, #6]
 800bb0a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	88fa      	ldrh	r2, [r7, #6]
 800bb10:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	2200      	movs	r2, #0
 800bb16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bb18:	68fb      	ldr	r3, [r7, #12]
 800bb1a:	2222      	movs	r2, #34	; 0x22
 800bb1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	2200      	movs	r2, #0
 800bb24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	681b      	ldr	r3, [r3, #0]
 800bb2c:	68da      	ldr	r2, [r3, #12]
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bb36:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bb38:	68fb      	ldr	r3, [r7, #12]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	695a      	ldr	r2, [r3, #20]
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	f042 0201 	orr.w	r2, r2, #1
 800bb46:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bb48:	68fb      	ldr	r3, [r7, #12]
 800bb4a:	681b      	ldr	r3, [r3, #0]
 800bb4c:	68da      	ldr	r2, [r3, #12]
 800bb4e:	68fb      	ldr	r3, [r7, #12]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	f042 0220 	orr.w	r2, r2, #32
 800bb56:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bb58:	2300      	movs	r3, #0
}
 800bb5a:	4618      	mov	r0, r3
 800bb5c:	3714      	adds	r7, #20
 800bb5e:	46bd      	mov	sp, r7
 800bb60:	bc80      	pop	{r7}
 800bb62:	4770      	bx	lr

0800bb64 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bb64:	b580      	push	{r7, lr}
 800bb66:	b086      	sub	sp, #24
 800bb68:	af00      	add	r7, sp, #0
 800bb6a:	60f8      	str	r0, [r7, #12]
 800bb6c:	60b9      	str	r1, [r7, #8]
 800bb6e:	4613      	mov	r3, r2
 800bb70:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800bb72:	68ba      	ldr	r2, [r7, #8]
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800bb78:	68fb      	ldr	r3, [r7, #12]
 800bb7a:	88fa      	ldrh	r2, [r7, #6]
 800bb7c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	2200      	movs	r2, #0
 800bb82:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2222      	movs	r2, #34	; 0x22
 800bb88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb90:	4a23      	ldr	r2, [pc, #140]	; (800bc20 <UART_Start_Receive_DMA+0xbc>)
 800bb92:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bb98:	4a22      	ldr	r2, [pc, #136]	; (800bc24 <UART_Start_Receive_DMA+0xc0>)
 800bb9a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bb9c:	68fb      	ldr	r3, [r7, #12]
 800bb9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bba0:	4a21      	ldr	r2, [pc, #132]	; (800bc28 <UART_Start_Receive_DMA+0xc4>)
 800bba2:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800bba4:	68fb      	ldr	r3, [r7, #12]
 800bba6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bba8:	2200      	movs	r2, #0
 800bbaa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800bbac:	f107 0308 	add.w	r3, r7, #8
 800bbb0:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	3304      	adds	r3, #4
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	697b      	ldr	r3, [r7, #20]
 800bbc0:	681a      	ldr	r2, [r3, #0]
 800bbc2:	88fb      	ldrh	r3, [r7, #6]
 800bbc4:	f7fa fd18 	bl	80065f8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800bbc8:	2300      	movs	r3, #0
 800bbca:	613b      	str	r3, [r7, #16]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	613b      	str	r3, [r7, #16]
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	681b      	ldr	r3, [r3, #0]
 800bbd8:	685b      	ldr	r3, [r3, #4]
 800bbda:	613b      	str	r3, [r7, #16]
 800bbdc:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800bbe6:	68fb      	ldr	r3, [r7, #12]
 800bbe8:	681b      	ldr	r3, [r3, #0]
 800bbea:	68da      	ldr	r2, [r3, #12]
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbf4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	681b      	ldr	r3, [r3, #0]
 800bbfa:	695a      	ldr	r2, [r3, #20]
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	f042 0201 	orr.w	r2, r2, #1
 800bc04:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	695a      	ldr	r2, [r3, #20]
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bc14:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800bc16:	2300      	movs	r3, #0
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3718      	adds	r7, #24
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	0800b8f5 	.word	0x0800b8f5
 800bc24:	0800b98f 	.word	0x0800b98f
 800bc28:	0800b9c9 	.word	0x0800b9c9

0800bc2c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800bc2c:	b480      	push	{r7}
 800bc2e:	b083      	sub	sp, #12
 800bc30:	af00      	add	r7, sp, #0
 800bc32:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	68da      	ldr	r2, [r3, #12]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800bc42:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	2220      	movs	r2, #32
 800bc48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800bc4c:	bf00      	nop
 800bc4e:	370c      	adds	r7, #12
 800bc50:	46bd      	mov	sp, r7
 800bc52:	bc80      	pop	{r7}
 800bc54:	4770      	bx	lr

0800bc56 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bc56:	b480      	push	{r7}
 800bc58:	b083      	sub	sp, #12
 800bc5a:	af00      	add	r7, sp, #0
 800bc5c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	68da      	ldr	r2, [r3, #12]
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	681b      	ldr	r3, [r3, #0]
 800bc68:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800bc6c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	695a      	ldr	r2, [r3, #20]
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	f022 0201 	bic.w	r2, r2, #1
 800bc7c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc82:	2b01      	cmp	r3, #1
 800bc84:	d107      	bne.n	800bc96 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	68da      	ldr	r2, [r3, #12]
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f022 0210 	bic.w	r2, r2, #16
 800bc94:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	2220      	movs	r2, #32
 800bc9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	2200      	movs	r2, #0
 800bca2:	631a      	str	r2, [r3, #48]	; 0x30
}
 800bca4:	bf00      	nop
 800bca6:	370c      	adds	r7, #12
 800bca8:	46bd      	mov	sp, r7
 800bcaa:	bc80      	pop	{r7}
 800bcac:	4770      	bx	lr

0800bcae <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bcae:	b580      	push	{r7, lr}
 800bcb0:	b084      	sub	sp, #16
 800bcb2:	af00      	add	r7, sp, #0
 800bcb4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bcba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	2200      	movs	r2, #0
 800bcc6:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800bcc8:	68fb      	ldr	r3, [r7, #12]
 800bcca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bccc:	68f8      	ldr	r0, [r7, #12]
 800bcce:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bcd0:	bf00      	nop
 800bcd2:	3710      	adds	r7, #16
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	bd80      	pop	{r7, pc}

0800bcd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bce6:	b2db      	uxtb	r3, r3
 800bce8:	2b21      	cmp	r3, #33	; 0x21
 800bcea:	d13e      	bne.n	800bd6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	689b      	ldr	r3, [r3, #8]
 800bcf0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bcf4:	d114      	bne.n	800bd20 <UART_Transmit_IT+0x48>
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	d110      	bne.n	800bd20 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800bcfe:	687b      	ldr	r3, [r7, #4]
 800bd00:	6a1b      	ldr	r3, [r3, #32]
 800bd02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bd04:	68fb      	ldr	r3, [r7, #12]
 800bd06:	881b      	ldrh	r3, [r3, #0]
 800bd08:	461a      	mov	r2, r3
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bd12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	6a1b      	ldr	r3, [r3, #32]
 800bd18:	1c9a      	adds	r2, r3, #2
 800bd1a:	687b      	ldr	r3, [r7, #4]
 800bd1c:	621a      	str	r2, [r3, #32]
 800bd1e:	e008      	b.n	800bd32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bd20:	687b      	ldr	r3, [r7, #4]
 800bd22:	6a1b      	ldr	r3, [r3, #32]
 800bd24:	1c59      	adds	r1, r3, #1
 800bd26:	687a      	ldr	r2, [r7, #4]
 800bd28:	6211      	str	r1, [r2, #32]
 800bd2a:	781a      	ldrb	r2, [r3, #0]
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bd36:	b29b      	uxth	r3, r3
 800bd38:	3b01      	subs	r3, #1
 800bd3a:	b29b      	uxth	r3, r3
 800bd3c:	687a      	ldr	r2, [r7, #4]
 800bd3e:	4619      	mov	r1, r3
 800bd40:	84d1      	strh	r1, [r2, #38]	; 0x26
 800bd42:	2b00      	cmp	r3, #0
 800bd44:	d10f      	bne.n	800bd66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	68da      	ldr	r2, [r3, #12]
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bd54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	68da      	ldr	r2, [r3, #12]
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bd64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bd66:	2300      	movs	r3, #0
 800bd68:	e000      	b.n	800bd6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bd6a:	2302      	movs	r3, #2
  }
}
 800bd6c:	4618      	mov	r0, r3
 800bd6e:	3714      	adds	r7, #20
 800bd70:	46bd      	mov	sp, r7
 800bd72:	bc80      	pop	{r7}
 800bd74:	4770      	bx	lr

0800bd76 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bd76:	b580      	push	{r7, lr}
 800bd78:	b082      	sub	sp, #8
 800bd7a:	af00      	add	r7, sp, #0
 800bd7c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	681b      	ldr	r3, [r3, #0]
 800bd82:	68da      	ldr	r2, [r3, #12]
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	681b      	ldr	r3, [r3, #0]
 800bd88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bd8c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800bd8e:	687b      	ldr	r3, [r7, #4]
 800bd90:	2220      	movs	r2, #32
 800bd92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bd9a:	6878      	ldr	r0, [r7, #4]
 800bd9c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800bd9e:	2300      	movs	r3, #0
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3708      	adds	r7, #8
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b086      	sub	sp, #24
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800bdb6:	b2db      	uxtb	r3, r3
 800bdb8:	2b22      	cmp	r3, #34	; 0x22
 800bdba:	f040 809b 	bne.w	800bef4 <UART_Receive_IT+0x14c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	689b      	ldr	r3, [r3, #8]
 800bdc2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bdc6:	d117      	bne.n	800bdf8 <UART_Receive_IT+0x50>
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	691b      	ldr	r3, [r3, #16]
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d113      	bne.n	800bdf8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800bdd0:	2300      	movs	r3, #0
 800bdd2:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdd8:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	685b      	ldr	r3, [r3, #4]
 800bde0:	b29b      	uxth	r3, r3
 800bde2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bde6:	b29a      	uxth	r2, r3
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdf0:	1c9a      	adds	r2, r3, #2
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	629a      	str	r2, [r3, #40]	; 0x28
 800bdf6:	e026      	b.n	800be46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bdfc:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 800bdfe:	2300      	movs	r3, #0
 800be00:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	689b      	ldr	r3, [r3, #8]
 800be06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be0a:	d007      	beq.n	800be1c <UART_Receive_IT+0x74>
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	689b      	ldr	r3, [r3, #8]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10a      	bne.n	800be2a <UART_Receive_IT+0x82>
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	691b      	ldr	r3, [r3, #16]
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d106      	bne.n	800be2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	685b      	ldr	r3, [r3, #4]
 800be22:	b2da      	uxtb	r2, r3
 800be24:	697b      	ldr	r3, [r7, #20]
 800be26:	701a      	strb	r2, [r3, #0]
 800be28:	e008      	b.n	800be3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800be2a:	687b      	ldr	r3, [r7, #4]
 800be2c:	681b      	ldr	r3, [r3, #0]
 800be2e:	685b      	ldr	r3, [r3, #4]
 800be30:	b2db      	uxtb	r3, r3
 800be32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800be36:	b2da      	uxtb	r2, r3
 800be38:	697b      	ldr	r3, [r7, #20]
 800be3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800be40:	1c5a      	adds	r2, r3, #1
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800be4a:	b29b      	uxth	r3, r3
 800be4c:	3b01      	subs	r3, #1
 800be4e:	b29b      	uxth	r3, r3
 800be50:	687a      	ldr	r2, [r7, #4]
 800be52:	4619      	mov	r1, r3
 800be54:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800be56:	2b00      	cmp	r3, #0
 800be58:	d14a      	bne.n	800bef0 <UART_Receive_IT+0x148>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	681b      	ldr	r3, [r3, #0]
 800be5e:	68da      	ldr	r2, [r3, #12]
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	681b      	ldr	r3, [r3, #0]
 800be64:	f022 0220 	bic.w	r2, r2, #32
 800be68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	68da      	ldr	r2, [r3, #12]
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800be78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681b      	ldr	r3, [r3, #0]
 800be7e:	695a      	ldr	r2, [r3, #20]
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	f022 0201 	bic.w	r2, r2, #1
 800be88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800be8a:	687b      	ldr	r3, [r7, #4]
 800be8c:	2220      	movs	r2, #32
 800be8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800be92:	687b      	ldr	r3, [r7, #4]
 800be94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800be96:	2b01      	cmp	r3, #1
 800be98:	d124      	bne.n	800bee4 <UART_Receive_IT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	2200      	movs	r2, #0
 800be9e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	68da      	ldr	r2, [r3, #12]
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	f022 0210 	bic.w	r2, r2, #16
 800beae:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	681b      	ldr	r3, [r3, #0]
 800beb4:	681b      	ldr	r3, [r3, #0]
 800beb6:	f003 0310 	and.w	r3, r3, #16
 800beba:	2b10      	cmp	r3, #16
 800bebc:	d10a      	bne.n	800bed4 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bebe:	2300      	movs	r3, #0
 800bec0:	60fb      	str	r3, [r7, #12]
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	60fb      	str	r3, [r7, #12]
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	685b      	ldr	r3, [r3, #4]
 800bed0:	60fb      	str	r3, [r7, #12]
 800bed2:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800bed8:	687a      	ldr	r2, [r7, #4]
 800beda:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 800bedc:	4611      	mov	r1, r2
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	4798      	blx	r3
 800bee2:	e003      	b.n	800beec <UART_Receive_IT+0x144>
      else
      {
       /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bee8:	6878      	ldr	r0, [r7, #4]
 800beea:	4798      	blx	r3
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800beec:	2300      	movs	r3, #0
 800beee:	e002      	b.n	800bef6 <UART_Receive_IT+0x14e>
    }
    return HAL_OK;
 800bef0:	2300      	movs	r3, #0
 800bef2:	e000      	b.n	800bef6 <UART_Receive_IT+0x14e>
  }
  else
  {
    return HAL_BUSY;
 800bef4:	2302      	movs	r3, #2
  }
}
 800bef6:	4618      	mov	r0, r3
 800bef8:	3718      	adds	r7, #24
 800befa:	46bd      	mov	sp, r7
 800befc:	bd80      	pop	{r7, pc}
	...

0800bf00 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b084      	sub	sp, #16
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	691b      	ldr	r3, [r3, #16]
 800bf0e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	68da      	ldr	r2, [r3, #12]
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	430a      	orrs	r2, r1
 800bf1c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800bf1e:	687b      	ldr	r3, [r7, #4]
 800bf20:	689a      	ldr	r2, [r3, #8]
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	691b      	ldr	r3, [r3, #16]
 800bf26:	431a      	orrs	r2, r3
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	695b      	ldr	r3, [r3, #20]
 800bf2c:	4313      	orrs	r3, r2
 800bf2e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681b      	ldr	r3, [r3, #0]
 800bf34:	68db      	ldr	r3, [r3, #12]
 800bf36:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800bf3a:	f023 030c 	bic.w	r3, r3, #12
 800bf3e:	687a      	ldr	r2, [r7, #4]
 800bf40:	6812      	ldr	r2, [r2, #0]
 800bf42:	68b9      	ldr	r1, [r7, #8]
 800bf44:	430b      	orrs	r3, r1
 800bf46:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bf48:	687b      	ldr	r3, [r7, #4]
 800bf4a:	681b      	ldr	r3, [r3, #0]
 800bf4c:	695b      	ldr	r3, [r3, #20]
 800bf4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	699a      	ldr	r2, [r3, #24]
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	430a      	orrs	r2, r1
 800bf5c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800bf5e:	687b      	ldr	r3, [r7, #4]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	4a2c      	ldr	r2, [pc, #176]	; (800c014 <UART_SetConfig+0x114>)
 800bf64:	4293      	cmp	r3, r2
 800bf66:	d103      	bne.n	800bf70 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800bf68:	f7fd fd64 	bl	8009a34 <HAL_RCC_GetPCLK2Freq>
 800bf6c:	60f8      	str	r0, [r7, #12]
 800bf6e:	e002      	b.n	800bf76 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800bf70:	f7fd fd4c 	bl	8009a0c <HAL_RCC_GetPCLK1Freq>
 800bf74:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800bf76:	68fa      	ldr	r2, [r7, #12]
 800bf78:	4613      	mov	r3, r2
 800bf7a:	009b      	lsls	r3, r3, #2
 800bf7c:	4413      	add	r3, r2
 800bf7e:	009a      	lsls	r2, r3, #2
 800bf80:	441a      	add	r2, r3
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	685b      	ldr	r3, [r3, #4]
 800bf86:	009b      	lsls	r3, r3, #2
 800bf88:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf8c:	4a22      	ldr	r2, [pc, #136]	; (800c018 <UART_SetConfig+0x118>)
 800bf8e:	fba2 2303 	umull	r2, r3, r2, r3
 800bf92:	095b      	lsrs	r3, r3, #5
 800bf94:	0119      	lsls	r1, r3, #4
 800bf96:	68fa      	ldr	r2, [r7, #12]
 800bf98:	4613      	mov	r3, r2
 800bf9a:	009b      	lsls	r3, r3, #2
 800bf9c:	4413      	add	r3, r2
 800bf9e:	009a      	lsls	r2, r3, #2
 800bfa0:	441a      	add	r2, r3
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	685b      	ldr	r3, [r3, #4]
 800bfa6:	009b      	lsls	r3, r3, #2
 800bfa8:	fbb2 f2f3 	udiv	r2, r2, r3
 800bfac:	4b1a      	ldr	r3, [pc, #104]	; (800c018 <UART_SetConfig+0x118>)
 800bfae:	fba3 0302 	umull	r0, r3, r3, r2
 800bfb2:	095b      	lsrs	r3, r3, #5
 800bfb4:	2064      	movs	r0, #100	; 0x64
 800bfb6:	fb00 f303 	mul.w	r3, r0, r3
 800bfba:	1ad3      	subs	r3, r2, r3
 800bfbc:	011b      	lsls	r3, r3, #4
 800bfbe:	3332      	adds	r3, #50	; 0x32
 800bfc0:	4a15      	ldr	r2, [pc, #84]	; (800c018 <UART_SetConfig+0x118>)
 800bfc2:	fba2 2303 	umull	r2, r3, r2, r3
 800bfc6:	095b      	lsrs	r3, r3, #5
 800bfc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800bfcc:	4419      	add	r1, r3
 800bfce:	68fa      	ldr	r2, [r7, #12]
 800bfd0:	4613      	mov	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	4413      	add	r3, r2
 800bfd6:	009a      	lsls	r2, r3, #2
 800bfd8:	441a      	add	r2, r3
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	685b      	ldr	r3, [r3, #4]
 800bfde:	009b      	lsls	r3, r3, #2
 800bfe0:	fbb2 f2f3 	udiv	r2, r2, r3
 800bfe4:	4b0c      	ldr	r3, [pc, #48]	; (800c018 <UART_SetConfig+0x118>)
 800bfe6:	fba3 0302 	umull	r0, r3, r3, r2
 800bfea:	095b      	lsrs	r3, r3, #5
 800bfec:	2064      	movs	r0, #100	; 0x64
 800bfee:	fb00 f303 	mul.w	r3, r0, r3
 800bff2:	1ad3      	subs	r3, r2, r3
 800bff4:	011b      	lsls	r3, r3, #4
 800bff6:	3332      	adds	r3, #50	; 0x32
 800bff8:	4a07      	ldr	r2, [pc, #28]	; (800c018 <UART_SetConfig+0x118>)
 800bffa:	fba2 2303 	umull	r2, r3, r2, r3
 800bffe:	095b      	lsrs	r3, r3, #5
 800c000:	f003 020f 	and.w	r2, r3, #15
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	440a      	add	r2, r1
 800c00a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800c00c:	bf00      	nop
 800c00e:	3710      	adds	r7, #16
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}
 800c014:	40013800 	.word	0x40013800
 800c018:	51eb851f 	.word	0x51eb851f

0800c01c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800c01c:	b480      	push	{r7}
 800c01e:	b085      	sub	sp, #20
 800c020:	af00      	add	r7, sp, #0
 800c022:	4603      	mov	r3, r0
 800c024:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800c026:	2300      	movs	r3, #0
 800c028:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800c02a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800c02e:	2b84      	cmp	r3, #132	; 0x84
 800c030:	d005      	beq.n	800c03e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800c032:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	4413      	add	r3, r2
 800c03a:	3303      	adds	r3, #3
 800c03c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800c03e:	68fb      	ldr	r3, [r7, #12]
}
 800c040:	4618      	mov	r0, r3
 800c042:	3714      	adds	r7, #20
 800c044:	46bd      	mov	sp, r7
 800c046:	bc80      	pop	{r7}
 800c048:	4770      	bx	lr

0800c04a <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800c04a:	b480      	push	{r7}
 800c04c:	b083      	sub	sp, #12
 800c04e:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800c050:	f3ef 8305 	mrs	r3, IPSR
 800c054:	607b      	str	r3, [r7, #4]
  return(result);
 800c056:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800c058:	2b00      	cmp	r3, #0
 800c05a:	bf14      	ite	ne
 800c05c:	2301      	movne	r3, #1
 800c05e:	2300      	moveq	r3, #0
 800c060:	b2db      	uxtb	r3, r3
}
 800c062:	4618      	mov	r0, r3
 800c064:	370c      	adds	r7, #12
 800c066:	46bd      	mov	sp, r7
 800c068:	bc80      	pop	{r7}
 800c06a:	4770      	bx	lr

0800c06c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800c070:	f001 fbd0 	bl	800d814 <vTaskStartScheduler>
  
  return osOK;
 800c074:	2300      	movs	r3, #0
}
 800c076:	4618      	mov	r0, r3
 800c078:	bd80      	pop	{r7, pc}

0800c07a <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800c07a:	b580      	push	{r7, lr}
 800c07c:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800c07e:	f7ff ffe4 	bl	800c04a <inHandlerMode>
 800c082:	4603      	mov	r3, r0
 800c084:	2b00      	cmp	r3, #0
 800c086:	d003      	beq.n	800c090 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800c088:	f001 fce2 	bl	800da50 <xTaskGetTickCountFromISR>
 800c08c:	4603      	mov	r3, r0
 800c08e:	e002      	b.n	800c096 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800c090:	f001 fcd0 	bl	800da34 <xTaskGetTickCount>
 800c094:	4603      	mov	r3, r0
  }
}
 800c096:	4618      	mov	r0, r3
 800c098:	bd80      	pop	{r7, pc}

0800c09a <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800c09a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c09c:	b089      	sub	sp, #36	; 0x24
 800c09e:	af04      	add	r7, sp, #16
 800c0a0:	6078      	str	r0, [r7, #4]
 800c0a2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	695b      	ldr	r3, [r3, #20]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d020      	beq.n	800c0ee <osThreadCreate+0x54>
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	699b      	ldr	r3, [r3, #24]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d01c      	beq.n	800c0ee <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	685c      	ldr	r4, [r3, #4]
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681d      	ldr	r5, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	691e      	ldr	r6, [r3, #16]
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c0c6:	4618      	mov	r0, r3
 800c0c8:	f7ff ffa8 	bl	800c01c <makeFreeRtosPriority>
 800c0cc:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	695b      	ldr	r3, [r3, #20]
 800c0d2:	687a      	ldr	r2, [r7, #4]
 800c0d4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c0d6:	9202      	str	r2, [sp, #8]
 800c0d8:	9301      	str	r3, [sp, #4]
 800c0da:	9100      	str	r1, [sp, #0]
 800c0dc:	683b      	ldr	r3, [r7, #0]
 800c0de:	4632      	mov	r2, r6
 800c0e0:	4629      	mov	r1, r5
 800c0e2:	4620      	mov	r0, r4
 800c0e4:	f001 f9cf 	bl	800d486 <xTaskCreateStatic>
 800c0e8:	4603      	mov	r3, r0
 800c0ea:	60fb      	str	r3, [r7, #12]
 800c0ec:	e01c      	b.n	800c128 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	685c      	ldr	r4, [r3, #4]
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800c0fa:	b29e      	uxth	r6, r3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c102:	4618      	mov	r0, r3
 800c104:	f7ff ff8a 	bl	800c01c <makeFreeRtosPriority>
 800c108:	4602      	mov	r2, r0
 800c10a:	f107 030c 	add.w	r3, r7, #12
 800c10e:	9301      	str	r3, [sp, #4]
 800c110:	9200      	str	r2, [sp, #0]
 800c112:	683b      	ldr	r3, [r7, #0]
 800c114:	4632      	mov	r2, r6
 800c116:	4629      	mov	r1, r5
 800c118:	4620      	mov	r0, r4
 800c11a:	f001 fa10 	bl	800d53e <xTaskCreate>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b01      	cmp	r3, #1
 800c122:	d001      	beq.n	800c128 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800c124:	2300      	movs	r3, #0
 800c126:	e000      	b.n	800c12a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800c128:	68fb      	ldr	r3, [r7, #12]
}
 800c12a:	4618      	mov	r0, r3
 800c12c:	3714      	adds	r7, #20
 800c12e:	46bd      	mov	sp, r7
 800c130:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c132 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800c132:	b580      	push	{r7, lr}
 800c134:	b084      	sub	sp, #16
 800c136:	af00      	add	r7, sp, #0
 800c138:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d001      	beq.n	800c148 <osDelay+0x16>
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	e000      	b.n	800c14a <osDelay+0x18>
 800c148:	2301      	movs	r3, #1
 800c14a:	4618      	mov	r0, r3
 800c14c:	f001 fb2e 	bl	800d7ac <vTaskDelay>
  
  return osOK;
 800c150:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800c152:	4618      	mov	r0, r3
 800c154:	3710      	adds	r7, #16
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}
	...

0800c15c <osTimerCreate>:
* @param  argument      argument to the timer call back function.
* @retval  timer ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osTimerCreate shall be consistent in every CMSIS-RTOS.
*/
osTimerId osTimerCreate (const osTimerDef_t *timer_def, os_timer_type type, void *argument)
{
 800c15c:	b580      	push	{r7, lr}
 800c15e:	b086      	sub	sp, #24
 800c160:	af02      	add	r7, sp, #8
 800c162:	60f8      	str	r0, [r7, #12]
 800c164:	460b      	mov	r3, r1
 800c166:	607a      	str	r2, [r7, #4]
 800c168:	72fb      	strb	r3, [r7, #11]
#if (configUSE_TIMERS == 1)

#if( ( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) 
  if(timer_def->controlblock != NULL) {
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	685b      	ldr	r3, [r3, #4]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d013      	beq.n	800c19a <osTimerCreate+0x3e>
    return xTimerCreateStatic((const char *)"",
 800c172:	7afb      	ldrb	r3, [r7, #11]
 800c174:	2b01      	cmp	r3, #1
 800c176:	d101      	bne.n	800c17c <osTimerCreate+0x20>
 800c178:	2101      	movs	r1, #1
 800c17a:	e000      	b.n	800c17e <osTimerCreate+0x22>
 800c17c:	2100      	movs	r1, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer,
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	681b      	ldr	r3, [r3, #0]
                      (StaticTimer_t *)timer_def->controlblock);
 800c182:	68fa      	ldr	r2, [r7, #12]
 800c184:	6852      	ldr	r2, [r2, #4]
    return xTimerCreateStatic((const char *)"",
 800c186:	9201      	str	r2, [sp, #4]
 800c188:	9300      	str	r3, [sp, #0]
 800c18a:	687b      	ldr	r3, [r7, #4]
 800c18c:	460a      	mov	r2, r1
 800c18e:	2101      	movs	r1, #1
 800c190:	480b      	ldr	r0, [pc, #44]	; (800c1c0 <osTimerCreate+0x64>)
 800c192:	f002 fa62 	bl	800e65a <xTimerCreateStatic>
 800c196:	4603      	mov	r3, r0
 800c198:	e00e      	b.n	800c1b8 <osTimerCreate+0x5c>
  }
  else {
    return xTimerCreate((const char *)"",
 800c19a:	7afb      	ldrb	r3, [r7, #11]
 800c19c:	2b01      	cmp	r3, #1
 800c19e:	d101      	bne.n	800c1a4 <osTimerCreate+0x48>
 800c1a0:	2201      	movs	r2, #1
 800c1a2:	e000      	b.n	800c1a6 <osTimerCreate+0x4a>
 800c1a4:	2200      	movs	r2, #0
                      1, // period should be filled when starting the Timer using osTimerStart
                      (type == osTimerPeriodic) ? pdTRUE : pdFALSE,
                      (void *) argument,
                      (TaskFunction_t)timer_def->ptimer);
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	681b      	ldr	r3, [r3, #0]
    return xTimerCreate((const char *)"",
 800c1aa:	9300      	str	r3, [sp, #0]
 800c1ac:	687b      	ldr	r3, [r7, #4]
 800c1ae:	2101      	movs	r1, #1
 800c1b0:	4803      	ldr	r0, [pc, #12]	; (800c1c0 <osTimerCreate+0x64>)
 800c1b2:	f002 fa31 	bl	800e618 <xTimerCreate>
 800c1b6:	4603      	mov	r3, r0
#endif

#else 
	return NULL;
#endif
}
 800c1b8:	4618      	mov	r0, r3
 800c1ba:	3710      	adds	r7, #16
 800c1bc:	46bd      	mov	sp, r7
 800c1be:	bd80      	pop	{r7, pc}
 800c1c0:	08014034 	.word	0x08014034

0800c1c4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800c1c4:	b480      	push	{r7}
 800c1c6:	b083      	sub	sp, #12
 800c1c8:	af00      	add	r7, sp, #0
 800c1ca:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	f103 0208 	add.w	r2, r3, #8
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	f04f 32ff 	mov.w	r2, #4294967295
 800c1dc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	f103 0208 	add.w	r2, r3, #8
 800c1e4:	687b      	ldr	r3, [r7, #4]
 800c1e6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	f103 0208 	add.w	r2, r3, #8
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2200      	movs	r2, #0
 800c1f6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800c1f8:	bf00      	nop
 800c1fa:	370c      	adds	r7, #12
 800c1fc:	46bd      	mov	sp, r7
 800c1fe:	bc80      	pop	{r7}
 800c200:	4770      	bx	lr

0800c202 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800c202:	b480      	push	{r7}
 800c204:	b083      	sub	sp, #12
 800c206:	af00      	add	r7, sp, #0
 800c208:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	2200      	movs	r2, #0
 800c20e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800c210:	bf00      	nop
 800c212:	370c      	adds	r7, #12
 800c214:	46bd      	mov	sp, r7
 800c216:	bc80      	pop	{r7}
 800c218:	4770      	bx	lr

0800c21a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c21a:	b480      	push	{r7}
 800c21c:	b085      	sub	sp, #20
 800c21e:	af00      	add	r7, sp, #0
 800c220:	6078      	str	r0, [r7, #4]
 800c222:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800c22a:	683b      	ldr	r3, [r7, #0]
 800c22c:	68fa      	ldr	r2, [r7, #12]
 800c22e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800c230:	68fb      	ldr	r3, [r7, #12]
 800c232:	689a      	ldr	r2, [r3, #8]
 800c234:	683b      	ldr	r3, [r7, #0]
 800c236:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	683a      	ldr	r2, [r7, #0]
 800c23e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	683a      	ldr	r2, [r7, #0]
 800c244:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c246:	683b      	ldr	r3, [r7, #0]
 800c248:	687a      	ldr	r2, [r7, #4]
 800c24a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	1c5a      	adds	r2, r3, #1
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	601a      	str	r2, [r3, #0]
}
 800c256:	bf00      	nop
 800c258:	3714      	adds	r7, #20
 800c25a:	46bd      	mov	sp, r7
 800c25c:	bc80      	pop	{r7}
 800c25e:	4770      	bx	lr

0800c260 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800c260:	b480      	push	{r7}
 800c262:	b085      	sub	sp, #20
 800c264:	af00      	add	r7, sp, #0
 800c266:	6078      	str	r0, [r7, #4]
 800c268:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800c26a:	683b      	ldr	r3, [r7, #0]
 800c26c:	681b      	ldr	r3, [r3, #0]
 800c26e:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c276:	d103      	bne.n	800c280 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	691b      	ldr	r3, [r3, #16]
 800c27c:	60fb      	str	r3, [r7, #12]
 800c27e:	e00c      	b.n	800c29a <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	3308      	adds	r3, #8
 800c284:	60fb      	str	r3, [r7, #12]
 800c286:	e002      	b.n	800c28e <vListInsert+0x2e>
 800c288:	68fb      	ldr	r3, [r7, #12]
 800c28a:	685b      	ldr	r3, [r3, #4]
 800c28c:	60fb      	str	r3, [r7, #12]
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	685b      	ldr	r3, [r3, #4]
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	68ba      	ldr	r2, [r7, #8]
 800c296:	429a      	cmp	r2, r3
 800c298:	d2f6      	bcs.n	800c288 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	685a      	ldr	r2, [r3, #4]
 800c29e:	683b      	ldr	r3, [r7, #0]
 800c2a0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800c2a2:	683b      	ldr	r3, [r7, #0]
 800c2a4:	685b      	ldr	r3, [r3, #4]
 800c2a6:	683a      	ldr	r2, [r7, #0]
 800c2a8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800c2aa:	683b      	ldr	r3, [r7, #0]
 800c2ac:	68fa      	ldr	r2, [r7, #12]
 800c2ae:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	683a      	ldr	r2, [r7, #0]
 800c2b4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800c2b6:	683b      	ldr	r3, [r7, #0]
 800c2b8:	687a      	ldr	r2, [r7, #4]
 800c2ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	1c5a      	adds	r2, r3, #1
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	601a      	str	r2, [r3, #0]
}
 800c2c6:	bf00      	nop
 800c2c8:	3714      	adds	r7, #20
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bc80      	pop	{r7}
 800c2ce:	4770      	bx	lr

0800c2d0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800c2d0:	b480      	push	{r7}
 800c2d2:	b085      	sub	sp, #20
 800c2d4:	af00      	add	r7, sp, #0
 800c2d6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	691b      	ldr	r3, [r3, #16]
 800c2dc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	685b      	ldr	r3, [r3, #4]
 800c2e2:	687a      	ldr	r2, [r7, #4]
 800c2e4:	6892      	ldr	r2, [r2, #8]
 800c2e6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	689b      	ldr	r3, [r3, #8]
 800c2ec:	687a      	ldr	r2, [r7, #4]
 800c2ee:	6852      	ldr	r2, [r2, #4]
 800c2f0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	685b      	ldr	r3, [r3, #4]
 800c2f6:	687a      	ldr	r2, [r7, #4]
 800c2f8:	429a      	cmp	r2, r3
 800c2fa:	d103      	bne.n	800c304 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	689a      	ldr	r2, [r3, #8]
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 800c304:	687b      	ldr	r3, [r7, #4]
 800c306:	2200      	movs	r2, #0
 800c308:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	1e5a      	subs	r2, r3, #1
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	681b      	ldr	r3, [r3, #0]
}
 800c318:	4618      	mov	r0, r3
 800c31a:	3714      	adds	r7, #20
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bc80      	pop	{r7}
 800c320:	4770      	bx	lr
	...

0800c324 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800c324:	b580      	push	{r7, lr}
 800c326:	b084      	sub	sp, #16
 800c328:	af00      	add	r7, sp, #0
 800c32a:	6078      	str	r0, [r7, #4]
 800c32c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2b00      	cmp	r3, #0
 800c336:	d10a      	bne.n	800c34e <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800c338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c33c:	f383 8811 	msr	BASEPRI, r3
 800c340:	f3bf 8f6f 	isb	sy
 800c344:	f3bf 8f4f 	dsb	sy
 800c348:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800c34a:	bf00      	nop
 800c34c:	e7fe      	b.n	800c34c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800c34e:	f002 fd95 	bl	800ee7c <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 800c352:	68fb      	ldr	r3, [r7, #12]
 800c354:	681a      	ldr	r2, [r3, #0]
 800c356:	68fb      	ldr	r3, [r7, #12]
 800c358:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c35a:	68f9      	ldr	r1, [r7, #12]
 800c35c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c35e:	fb01 f303 	mul.w	r3, r1, r3
 800c362:	441a      	add	r2, r3
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800c368:	68fb      	ldr	r3, [r7, #12]
 800c36a:	2200      	movs	r2, #0
 800c36c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	681a      	ldr	r2, [r3, #0]
 800c372:	68fb      	ldr	r3, [r7, #12]
 800c374:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 800c376:	68fb      	ldr	r3, [r7, #12]
 800c378:	681a      	ldr	r2, [r3, #0]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c37e:	3b01      	subs	r3, #1
 800c380:	68f9      	ldr	r1, [r7, #12]
 800c382:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800c384:	fb01 f303 	mul.w	r3, r1, r3
 800c388:	441a      	add	r2, r3
 800c38a:	68fb      	ldr	r3, [r7, #12]
 800c38c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	22ff      	movs	r2, #255	; 0xff
 800c392:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	22ff      	movs	r2, #255	; 0xff
 800c39a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800c39e:	683b      	ldr	r3, [r7, #0]
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d114      	bne.n	800c3ce <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	691b      	ldr	r3, [r3, #16]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	d01a      	beq.n	800c3e2 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c3ac:	68fb      	ldr	r3, [r7, #12]
 800c3ae:	3310      	adds	r3, #16
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f001 fcc7 	bl	800dd44 <xTaskRemoveFromEventList>
 800c3b6:	4603      	mov	r3, r0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	d012      	beq.n	800c3e2 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800c3bc:	4b0c      	ldr	r3, [pc, #48]	; (800c3f0 <xQueueGenericReset+0xcc>)
 800c3be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c3c2:	601a      	str	r2, [r3, #0]
 800c3c4:	f3bf 8f4f 	dsb	sy
 800c3c8:	f3bf 8f6f 	isb	sy
 800c3cc:	e009      	b.n	800c3e2 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	3310      	adds	r3, #16
 800c3d2:	4618      	mov	r0, r3
 800c3d4:	f7ff fef6 	bl	800c1c4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	3324      	adds	r3, #36	; 0x24
 800c3dc:	4618      	mov	r0, r3
 800c3de:	f7ff fef1 	bl	800c1c4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800c3e2:	f002 fd7b 	bl	800eedc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800c3e6:	2301      	movs	r3, #1
}
 800c3e8:	4618      	mov	r0, r3
 800c3ea:	3710      	adds	r7, #16
 800c3ec:	46bd      	mov	sp, r7
 800c3ee:	bd80      	pop	{r7, pc}
 800c3f0:	e000ed04 	.word	0xe000ed04

0800c3f4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800c3f4:	b580      	push	{r7, lr}
 800c3f6:	b08e      	sub	sp, #56	; 0x38
 800c3f8:	af02      	add	r7, sp, #8
 800c3fa:	60f8      	str	r0, [r7, #12]
 800c3fc:	60b9      	str	r1, [r7, #8]
 800c3fe:	607a      	str	r2, [r7, #4]
 800c400:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	2b00      	cmp	r3, #0
 800c406:	d10a      	bne.n	800c41e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800c408:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c40c:	f383 8811 	msr	BASEPRI, r3
 800c410:	f3bf 8f6f 	isb	sy
 800c414:	f3bf 8f4f 	dsb	sy
 800c418:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c41a:	bf00      	nop
 800c41c:	e7fe      	b.n	800c41c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800c41e:	683b      	ldr	r3, [r7, #0]
 800c420:	2b00      	cmp	r3, #0
 800c422:	d10a      	bne.n	800c43a <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800c424:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c428:	f383 8811 	msr	BASEPRI, r3
 800c42c:	f3bf 8f6f 	isb	sy
 800c430:	f3bf 8f4f 	dsb	sy
 800c434:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c436:	bf00      	nop
 800c438:	e7fe      	b.n	800c438 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800c43a:	687b      	ldr	r3, [r7, #4]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d002      	beq.n	800c446 <xQueueGenericCreateStatic+0x52>
 800c440:	68bb      	ldr	r3, [r7, #8]
 800c442:	2b00      	cmp	r3, #0
 800c444:	d001      	beq.n	800c44a <xQueueGenericCreateStatic+0x56>
 800c446:	2301      	movs	r3, #1
 800c448:	e000      	b.n	800c44c <xQueueGenericCreateStatic+0x58>
 800c44a:	2300      	movs	r3, #0
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	d10a      	bne.n	800c466 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800c450:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c454:	f383 8811 	msr	BASEPRI, r3
 800c458:	f3bf 8f6f 	isb	sy
 800c45c:	f3bf 8f4f 	dsb	sy
 800c460:	623b      	str	r3, [r7, #32]
}
 800c462:	bf00      	nop
 800c464:	e7fe      	b.n	800c464 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d102      	bne.n	800c472 <xQueueGenericCreateStatic+0x7e>
 800c46c:	68bb      	ldr	r3, [r7, #8]
 800c46e:	2b00      	cmp	r3, #0
 800c470:	d101      	bne.n	800c476 <xQueueGenericCreateStatic+0x82>
 800c472:	2301      	movs	r3, #1
 800c474:	e000      	b.n	800c478 <xQueueGenericCreateStatic+0x84>
 800c476:	2300      	movs	r3, #0
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d10a      	bne.n	800c492 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800c47c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c480:	f383 8811 	msr	BASEPRI, r3
 800c484:	f3bf 8f6f 	isb	sy
 800c488:	f3bf 8f4f 	dsb	sy
 800c48c:	61fb      	str	r3, [r7, #28]
}
 800c48e:	bf00      	nop
 800c490:	e7fe      	b.n	800c490 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800c492:	2348      	movs	r3, #72	; 0x48
 800c494:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800c496:	697b      	ldr	r3, [r7, #20]
 800c498:	2b48      	cmp	r3, #72	; 0x48
 800c49a:	d00a      	beq.n	800c4b2 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800c49c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4a0:	f383 8811 	msr	BASEPRI, r3
 800c4a4:	f3bf 8f6f 	isb	sy
 800c4a8:	f3bf 8f4f 	dsb	sy
 800c4ac:	61bb      	str	r3, [r7, #24]
}
 800c4ae:	bf00      	nop
 800c4b0:	e7fe      	b.n	800c4b0 <xQueueGenericCreateStatic+0xbc>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800c4b2:	683b      	ldr	r3, [r7, #0]
 800c4b4:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800c4b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d00d      	beq.n	800c4d8 <xQueueGenericCreateStatic+0xe4>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800c4bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4be:	2201      	movs	r2, #1
 800c4c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c4c4:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800c4c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	4613      	mov	r3, r2
 800c4ce:	687a      	ldr	r2, [r7, #4]
 800c4d0:	68b9      	ldr	r1, [r7, #8]
 800c4d2:	68f8      	ldr	r0, [r7, #12]
 800c4d4:	f000 f843 	bl	800c55e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c4d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800c4da:	4618      	mov	r0, r3
 800c4dc:	3730      	adds	r7, #48	; 0x30
 800c4de:	46bd      	mov	sp, r7
 800c4e0:	bd80      	pop	{r7, pc}

0800c4e2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800c4e2:	b580      	push	{r7, lr}
 800c4e4:	b08a      	sub	sp, #40	; 0x28
 800c4e6:	af02      	add	r7, sp, #8
 800c4e8:	60f8      	str	r0, [r7, #12]
 800c4ea:	60b9      	str	r1, [r7, #8]
 800c4ec:	4613      	mov	r3, r2
 800c4ee:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d10a      	bne.n	800c50c <xQueueGenericCreate+0x2a>
	__asm volatile
 800c4f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4fa:	f383 8811 	msr	BASEPRI, r3
 800c4fe:	f3bf 8f6f 	isb	sy
 800c502:	f3bf 8f4f 	dsb	sy
 800c506:	613b      	str	r3, [r7, #16]
}
 800c508:	bf00      	nop
 800c50a:	e7fe      	b.n	800c50a <xQueueGenericCreate+0x28>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800c50c:	68bb      	ldr	r3, [r7, #8]
 800c50e:	2b00      	cmp	r3, #0
 800c510:	d102      	bne.n	800c518 <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 800c512:	2300      	movs	r3, #0
 800c514:	61fb      	str	r3, [r7, #28]
 800c516:	e004      	b.n	800c522 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	68ba      	ldr	r2, [r7, #8]
 800c51c:	fb02 f303 	mul.w	r3, r2, r3
 800c520:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800c522:	69fb      	ldr	r3, [r7, #28]
 800c524:	3348      	adds	r3, #72	; 0x48
 800c526:	4618      	mov	r0, r3
 800c528:	f002 fda8 	bl	800f07c <pvPortMalloc>
 800c52c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800c52e:	69bb      	ldr	r3, [r7, #24]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d00f      	beq.n	800c554 <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800c534:	69bb      	ldr	r3, [r7, #24]
 800c536:	3348      	adds	r3, #72	; 0x48
 800c538:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800c53a:	69bb      	ldr	r3, [r7, #24]
 800c53c:	2200      	movs	r2, #0
 800c53e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800c542:	79fa      	ldrb	r2, [r7, #7]
 800c544:	69bb      	ldr	r3, [r7, #24]
 800c546:	9300      	str	r3, [sp, #0]
 800c548:	4613      	mov	r3, r2
 800c54a:	697a      	ldr	r2, [r7, #20]
 800c54c:	68b9      	ldr	r1, [r7, #8]
 800c54e:	68f8      	ldr	r0, [r7, #12]
 800c550:	f000 f805 	bl	800c55e <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800c554:	69bb      	ldr	r3, [r7, #24]
	}
 800c556:	4618      	mov	r0, r3
 800c558:	3720      	adds	r7, #32
 800c55a:	46bd      	mov	sp, r7
 800c55c:	bd80      	pop	{r7, pc}

0800c55e <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800c55e:	b580      	push	{r7, lr}
 800c560:	b084      	sub	sp, #16
 800c562:	af00      	add	r7, sp, #0
 800c564:	60f8      	str	r0, [r7, #12]
 800c566:	60b9      	str	r1, [r7, #8]
 800c568:	607a      	str	r2, [r7, #4]
 800c56a:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d103      	bne.n	800c57a <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800c572:	69bb      	ldr	r3, [r7, #24]
 800c574:	69ba      	ldr	r2, [r7, #24]
 800c576:	601a      	str	r2, [r3, #0]
 800c578:	e002      	b.n	800c580 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800c57a:	69bb      	ldr	r3, [r7, #24]
 800c57c:	687a      	ldr	r2, [r7, #4]
 800c57e:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800c580:	69bb      	ldr	r3, [r7, #24]
 800c582:	68fa      	ldr	r2, [r7, #12]
 800c584:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800c586:	69bb      	ldr	r3, [r7, #24]
 800c588:	68ba      	ldr	r2, [r7, #8]
 800c58a:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800c58c:	2101      	movs	r1, #1
 800c58e:	69b8      	ldr	r0, [r7, #24]
 800c590:	f7ff fec8 	bl	800c324 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800c594:	bf00      	nop
 800c596:	3710      	adds	r7, #16
 800c598:	46bd      	mov	sp, r7
 800c59a:	bd80      	pop	{r7, pc}

0800c59c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800c59c:	b580      	push	{r7, lr}
 800c59e:	b08e      	sub	sp, #56	; 0x38
 800c5a0:	af00      	add	r7, sp, #0
 800c5a2:	60f8      	str	r0, [r7, #12]
 800c5a4:	60b9      	str	r1, [r7, #8]
 800c5a6:	607a      	str	r2, [r7, #4]
 800c5a8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800c5aa:	2300      	movs	r3, #0
 800c5ac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c5b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d10a      	bne.n	800c5ce <xQueueGenericSend+0x32>
	__asm volatile
 800c5b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5bc:	f383 8811 	msr	BASEPRI, r3
 800c5c0:	f3bf 8f6f 	isb	sy
 800c5c4:	f3bf 8f4f 	dsb	sy
 800c5c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800c5ca:	bf00      	nop
 800c5cc:	e7fe      	b.n	800c5cc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c5ce:	68bb      	ldr	r3, [r7, #8]
 800c5d0:	2b00      	cmp	r3, #0
 800c5d2:	d103      	bne.n	800c5dc <xQueueGenericSend+0x40>
 800c5d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c5d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d101      	bne.n	800c5e0 <xQueueGenericSend+0x44>
 800c5dc:	2301      	movs	r3, #1
 800c5de:	e000      	b.n	800c5e2 <xQueueGenericSend+0x46>
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d10a      	bne.n	800c5fc <xQueueGenericSend+0x60>
	__asm volatile
 800c5e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c5ea:	f383 8811 	msr	BASEPRI, r3
 800c5ee:	f3bf 8f6f 	isb	sy
 800c5f2:	f3bf 8f4f 	dsb	sy
 800c5f6:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c5f8:	bf00      	nop
 800c5fa:	e7fe      	b.n	800c5fa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c5fc:	683b      	ldr	r3, [r7, #0]
 800c5fe:	2b02      	cmp	r3, #2
 800c600:	d103      	bne.n	800c60a <xQueueGenericSend+0x6e>
 800c602:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c604:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c606:	2b01      	cmp	r3, #1
 800c608:	d101      	bne.n	800c60e <xQueueGenericSend+0x72>
 800c60a:	2301      	movs	r3, #1
 800c60c:	e000      	b.n	800c610 <xQueueGenericSend+0x74>
 800c60e:	2300      	movs	r3, #0
 800c610:	2b00      	cmp	r3, #0
 800c612:	d10a      	bne.n	800c62a <xQueueGenericSend+0x8e>
	__asm volatile
 800c614:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c618:	f383 8811 	msr	BASEPRI, r3
 800c61c:	f3bf 8f6f 	isb	sy
 800c620:	f3bf 8f4f 	dsb	sy
 800c624:	623b      	str	r3, [r7, #32]
}
 800c626:	bf00      	nop
 800c628:	e7fe      	b.n	800c628 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c62a:	f001 fd7f 	bl	800e12c <xTaskGetSchedulerState>
 800c62e:	4603      	mov	r3, r0
 800c630:	2b00      	cmp	r3, #0
 800c632:	d102      	bne.n	800c63a <xQueueGenericSend+0x9e>
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2b00      	cmp	r3, #0
 800c638:	d101      	bne.n	800c63e <xQueueGenericSend+0xa2>
 800c63a:	2301      	movs	r3, #1
 800c63c:	e000      	b.n	800c640 <xQueueGenericSend+0xa4>
 800c63e:	2300      	movs	r3, #0
 800c640:	2b00      	cmp	r3, #0
 800c642:	d10a      	bne.n	800c65a <xQueueGenericSend+0xbe>
	__asm volatile
 800c644:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c648:	f383 8811 	msr	BASEPRI, r3
 800c64c:	f3bf 8f6f 	isb	sy
 800c650:	f3bf 8f4f 	dsb	sy
 800c654:	61fb      	str	r3, [r7, #28]
}
 800c656:	bf00      	nop
 800c658:	e7fe      	b.n	800c658 <xQueueGenericSend+0xbc>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800c65a:	f002 fc0f 	bl	800ee7c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c65e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c660:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c664:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c666:	429a      	cmp	r2, r3
 800c668:	d302      	bcc.n	800c670 <xQueueGenericSend+0xd4>
 800c66a:	683b      	ldr	r3, [r7, #0]
 800c66c:	2b02      	cmp	r3, #2
 800c66e:	d129      	bne.n	800c6c4 <xQueueGenericSend+0x128>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c670:	683a      	ldr	r2, [r7, #0]
 800c672:	68b9      	ldr	r1, [r7, #8]
 800c674:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c676:	f000 fa07 	bl	800ca88 <prvCopyDataToQueue>
 800c67a:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c67c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c680:	2b00      	cmp	r3, #0
 800c682:	d010      	beq.n	800c6a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c686:	3324      	adds	r3, #36	; 0x24
 800c688:	4618      	mov	r0, r3
 800c68a:	f001 fb5b 	bl	800dd44 <xTaskRemoveFromEventList>
 800c68e:	4603      	mov	r3, r0
 800c690:	2b00      	cmp	r3, #0
 800c692:	d013      	beq.n	800c6bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800c694:	4b3f      	ldr	r3, [pc, #252]	; (800c794 <xQueueGenericSend+0x1f8>)
 800c696:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c69a:	601a      	str	r2, [r3, #0]
 800c69c:	f3bf 8f4f 	dsb	sy
 800c6a0:	f3bf 8f6f 	isb	sy
 800c6a4:	e00a      	b.n	800c6bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800c6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	d007      	beq.n	800c6bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800c6ac:	4b39      	ldr	r3, [pc, #228]	; (800c794 <xQueueGenericSend+0x1f8>)
 800c6ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c6b2:	601a      	str	r2, [r3, #0]
 800c6b4:	f3bf 8f4f 	dsb	sy
 800c6b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800c6bc:	f002 fc0e 	bl	800eedc <vPortExitCritical>
				return pdPASS;
 800c6c0:	2301      	movs	r3, #1
 800c6c2:	e063      	b.n	800c78c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d103      	bne.n	800c6d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c6ca:	f002 fc07 	bl	800eedc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800c6ce:	2300      	movs	r3, #0
 800c6d0:	e05c      	b.n	800c78c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c6d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c6d4:	2b00      	cmp	r3, #0
 800c6d6:	d106      	bne.n	800c6e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c6d8:	f107 0314 	add.w	r3, r7, #20
 800c6dc:	4618      	mov	r0, r3
 800c6de:	f001 fbb9 	bl	800de54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c6e6:	f002 fbf9 	bl	800eedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c6ea:	f001 f8f9 	bl	800d8e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c6ee:	f002 fbc5 	bl	800ee7c <vPortEnterCritical>
 800c6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c6f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c6f8:	b25b      	sxtb	r3, r3
 800c6fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6fe:	d103      	bne.n	800c708 <xQueueGenericSend+0x16c>
 800c700:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c702:	2200      	movs	r2, #0
 800c704:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c70a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c70e:	b25b      	sxtb	r3, r3
 800c710:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c714:	d103      	bne.n	800c71e <xQueueGenericSend+0x182>
 800c716:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c718:	2200      	movs	r2, #0
 800c71a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c71e:	f002 fbdd 	bl	800eedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800c722:	1d3a      	adds	r2, r7, #4
 800c724:	f107 0314 	add.w	r3, r7, #20
 800c728:	4611      	mov	r1, r2
 800c72a:	4618      	mov	r0, r3
 800c72c:	f001 fba8 	bl	800de80 <xTaskCheckForTimeOut>
 800c730:	4603      	mov	r3, r0
 800c732:	2b00      	cmp	r3, #0
 800c734:	d124      	bne.n	800c780 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800c736:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c738:	f000 fa9e 	bl	800cc78 <prvIsQueueFull>
 800c73c:	4603      	mov	r3, r0
 800c73e:	2b00      	cmp	r3, #0
 800c740:	d018      	beq.n	800c774 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800c742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c744:	3310      	adds	r3, #16
 800c746:	687a      	ldr	r2, [r7, #4]
 800c748:	4611      	mov	r1, r2
 800c74a:	4618      	mov	r0, r3
 800c74c:	f001 faaa 	bl	800dca4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800c750:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c752:	f000 fa29 	bl	800cba8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800c756:	f001 f8d1 	bl	800d8fc <xTaskResumeAll>
 800c75a:	4603      	mov	r3, r0
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	f47f af7c 	bne.w	800c65a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800c762:	4b0c      	ldr	r3, [pc, #48]	; (800c794 <xQueueGenericSend+0x1f8>)
 800c764:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c768:	601a      	str	r2, [r3, #0]
 800c76a:	f3bf 8f4f 	dsb	sy
 800c76e:	f3bf 8f6f 	isb	sy
 800c772:	e772      	b.n	800c65a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800c774:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c776:	f000 fa17 	bl	800cba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800c77a:	f001 f8bf 	bl	800d8fc <xTaskResumeAll>
 800c77e:	e76c      	b.n	800c65a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800c780:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c782:	f000 fa11 	bl	800cba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800c786:	f001 f8b9 	bl	800d8fc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800c78a:	2300      	movs	r3, #0
		}
	}
}
 800c78c:	4618      	mov	r0, r3
 800c78e:	3738      	adds	r7, #56	; 0x38
 800c790:	46bd      	mov	sp, r7
 800c792:	bd80      	pop	{r7, pc}
 800c794:	e000ed04 	.word	0xe000ed04

0800c798 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b08e      	sub	sp, #56	; 0x38
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	60f8      	str	r0, [r7, #12]
 800c7a0:	60b9      	str	r1, [r7, #8]
 800c7a2:	607a      	str	r2, [r7, #4]
 800c7a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c7a6:	68fb      	ldr	r3, [r7, #12]
 800c7a8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800c7aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ac:	2b00      	cmp	r3, #0
 800c7ae:	d10a      	bne.n	800c7c6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800c7b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7b4:	f383 8811 	msr	BASEPRI, r3
 800c7b8:	f3bf 8f6f 	isb	sy
 800c7bc:	f3bf 8f4f 	dsb	sy
 800c7c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 800c7c2:	bf00      	nop
 800c7c4:	e7fe      	b.n	800c7c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c7c6:	68bb      	ldr	r3, [r7, #8]
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	d103      	bne.n	800c7d4 <xQueueGenericSendFromISR+0x3c>
 800c7cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d101      	bne.n	800c7d8 <xQueueGenericSendFromISR+0x40>
 800c7d4:	2301      	movs	r3, #1
 800c7d6:	e000      	b.n	800c7da <xQueueGenericSendFromISR+0x42>
 800c7d8:	2300      	movs	r3, #0
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d10a      	bne.n	800c7f4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800c7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c7e2:	f383 8811 	msr	BASEPRI, r3
 800c7e6:	f3bf 8f6f 	isb	sy
 800c7ea:	f3bf 8f4f 	dsb	sy
 800c7ee:	623b      	str	r3, [r7, #32]
}
 800c7f0:	bf00      	nop
 800c7f2:	e7fe      	b.n	800c7f2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b02      	cmp	r3, #2
 800c7f8:	d103      	bne.n	800c802 <xQueueGenericSendFromISR+0x6a>
 800c7fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c7fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c7fe:	2b01      	cmp	r3, #1
 800c800:	d101      	bne.n	800c806 <xQueueGenericSendFromISR+0x6e>
 800c802:	2301      	movs	r3, #1
 800c804:	e000      	b.n	800c808 <xQueueGenericSendFromISR+0x70>
 800c806:	2300      	movs	r3, #0
 800c808:	2b00      	cmp	r3, #0
 800c80a:	d10a      	bne.n	800c822 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800c80c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c810:	f383 8811 	msr	BASEPRI, r3
 800c814:	f3bf 8f6f 	isb	sy
 800c818:	f3bf 8f4f 	dsb	sy
 800c81c:	61fb      	str	r3, [r7, #28]
}
 800c81e:	bf00      	nop
 800c820:	e7fe      	b.n	800c820 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800c822:	f002 fbed 	bl	800f000 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800c826:	f3ef 8211 	mrs	r2, BASEPRI
 800c82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c82e:	f383 8811 	msr	BASEPRI, r3
 800c832:	f3bf 8f6f 	isb	sy
 800c836:	f3bf 8f4f 	dsb	sy
 800c83a:	61ba      	str	r2, [r7, #24]
 800c83c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800c83e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800c840:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800c842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c844:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c848:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c84a:	429a      	cmp	r2, r3
 800c84c:	d302      	bcc.n	800c854 <xQueueGenericSendFromISR+0xbc>
 800c84e:	683b      	ldr	r3, [r7, #0]
 800c850:	2b02      	cmp	r3, #2
 800c852:	d12c      	bne.n	800c8ae <xQueueGenericSendFromISR+0x116>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800c854:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c856:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c85a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800c85e:	683a      	ldr	r2, [r7, #0]
 800c860:	68b9      	ldr	r1, [r7, #8]
 800c862:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800c864:	f000 f910 	bl	800ca88 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800c868:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800c86c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c870:	d112      	bne.n	800c898 <xQueueGenericSendFromISR+0x100>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800c872:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c874:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c876:	2b00      	cmp	r3, #0
 800c878:	d016      	beq.n	800c8a8 <xQueueGenericSendFromISR+0x110>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800c87a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c87c:	3324      	adds	r3, #36	; 0x24
 800c87e:	4618      	mov	r0, r3
 800c880:	f001 fa60 	bl	800dd44 <xTaskRemoveFromEventList>
 800c884:	4603      	mov	r3, r0
 800c886:	2b00      	cmp	r3, #0
 800c888:	d00e      	beq.n	800c8a8 <xQueueGenericSendFromISR+0x110>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d00b      	beq.n	800c8a8 <xQueueGenericSendFromISR+0x110>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	2201      	movs	r2, #1
 800c894:	601a      	str	r2, [r3, #0]
 800c896:	e007      	b.n	800c8a8 <xQueueGenericSendFromISR+0x110>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800c898:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c89c:	3301      	adds	r3, #1
 800c89e:	b2db      	uxtb	r3, r3
 800c8a0:	b25a      	sxtb	r2, r3
 800c8a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c8a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800c8a8:	2301      	movs	r3, #1
 800c8aa:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800c8ac:	e001      	b.n	800c8b2 <xQueueGenericSendFromISR+0x11a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800c8ae:	2300      	movs	r3, #0
 800c8b0:	637b      	str	r3, [r7, #52]	; 0x34
 800c8b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c8b4:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800c8b6:	693b      	ldr	r3, [r7, #16]
 800c8b8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800c8bc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800c8be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800c8c0:	4618      	mov	r0, r3
 800c8c2:	3738      	adds	r7, #56	; 0x38
 800c8c4:	46bd      	mov	sp, r7
 800c8c6:	bd80      	pop	{r7, pc}

0800c8c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800c8c8:	b580      	push	{r7, lr}
 800c8ca:	b08c      	sub	sp, #48	; 0x30
 800c8cc:	af00      	add	r7, sp, #0
 800c8ce:	60f8      	str	r0, [r7, #12]
 800c8d0:	60b9      	str	r1, [r7, #8]
 800c8d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800c8d4:	2300      	movs	r3, #0
 800c8d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800c8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d10a      	bne.n	800c8f8 <xQueueReceive+0x30>
	__asm volatile
 800c8e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c8e6:	f383 8811 	msr	BASEPRI, r3
 800c8ea:	f3bf 8f6f 	isb	sy
 800c8ee:	f3bf 8f4f 	dsb	sy
 800c8f2:	623b      	str	r3, [r7, #32]
}
 800c8f4:	bf00      	nop
 800c8f6:	e7fe      	b.n	800c8f6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800c8f8:	68bb      	ldr	r3, [r7, #8]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d103      	bne.n	800c906 <xQueueReceive+0x3e>
 800c8fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c902:	2b00      	cmp	r3, #0
 800c904:	d101      	bne.n	800c90a <xQueueReceive+0x42>
 800c906:	2301      	movs	r3, #1
 800c908:	e000      	b.n	800c90c <xQueueReceive+0x44>
 800c90a:	2300      	movs	r3, #0
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d10a      	bne.n	800c926 <xQueueReceive+0x5e>
	__asm volatile
 800c910:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c914:	f383 8811 	msr	BASEPRI, r3
 800c918:	f3bf 8f6f 	isb	sy
 800c91c:	f3bf 8f4f 	dsb	sy
 800c920:	61fb      	str	r3, [r7, #28]
}
 800c922:	bf00      	nop
 800c924:	e7fe      	b.n	800c924 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800c926:	f001 fc01 	bl	800e12c <xTaskGetSchedulerState>
 800c92a:	4603      	mov	r3, r0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d102      	bne.n	800c936 <xQueueReceive+0x6e>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d101      	bne.n	800c93a <xQueueReceive+0x72>
 800c936:	2301      	movs	r3, #1
 800c938:	e000      	b.n	800c93c <xQueueReceive+0x74>
 800c93a:	2300      	movs	r3, #0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d10a      	bne.n	800c956 <xQueueReceive+0x8e>
	__asm volatile
 800c940:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c944:	f383 8811 	msr	BASEPRI, r3
 800c948:	f3bf 8f6f 	isb	sy
 800c94c:	f3bf 8f4f 	dsb	sy
 800c950:	61bb      	str	r3, [r7, #24]
}
 800c952:	bf00      	nop
 800c954:	e7fe      	b.n	800c954 <xQueueReceive+0x8c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800c956:	f002 fa91 	bl	800ee7c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800c95a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c95c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c95e:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800c960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c962:	2b00      	cmp	r3, #0
 800c964:	d01f      	beq.n	800c9a6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800c966:	68b9      	ldr	r1, [r7, #8]
 800c968:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800c96a:	f000 f8f7 	bl	800cb5c <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800c96e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c970:	1e5a      	subs	r2, r3, #1
 800c972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c974:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800c976:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c978:	691b      	ldr	r3, [r3, #16]
 800c97a:	2b00      	cmp	r3, #0
 800c97c:	d00f      	beq.n	800c99e <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800c97e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c980:	3310      	adds	r3, #16
 800c982:	4618      	mov	r0, r3
 800c984:	f001 f9de 	bl	800dd44 <xTaskRemoveFromEventList>
 800c988:	4603      	mov	r3, r0
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d007      	beq.n	800c99e <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800c98e:	4b3d      	ldr	r3, [pc, #244]	; (800ca84 <xQueueReceive+0x1bc>)
 800c990:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c994:	601a      	str	r2, [r3, #0]
 800c996:	f3bf 8f4f 	dsb	sy
 800c99a:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800c99e:	f002 fa9d 	bl	800eedc <vPortExitCritical>
				return pdPASS;
 800c9a2:	2301      	movs	r3, #1
 800c9a4:	e069      	b.n	800ca7a <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d103      	bne.n	800c9b4 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800c9ac:	f002 fa96 	bl	800eedc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800c9b0:	2300      	movs	r3, #0
 800c9b2:	e062      	b.n	800ca7a <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800c9b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c9b6:	2b00      	cmp	r3, #0
 800c9b8:	d106      	bne.n	800c9c8 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800c9ba:	f107 0310 	add.w	r3, r7, #16
 800c9be:	4618      	mov	r0, r3
 800c9c0:	f001 fa48 	bl	800de54 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800c9c4:	2301      	movs	r3, #1
 800c9c6:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800c9c8:	f002 fa88 	bl	800eedc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800c9cc:	f000 ff88 	bl	800d8e0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800c9d0:	f002 fa54 	bl	800ee7c <vPortEnterCritical>
 800c9d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800c9da:	b25b      	sxtb	r3, r3
 800c9dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9e0:	d103      	bne.n	800c9ea <xQueueReceive+0x122>
 800c9e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c9ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800c9f0:	b25b      	sxtb	r3, r3
 800c9f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c9f6:	d103      	bne.n	800ca00 <xQueueReceive+0x138>
 800c9f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c9fa:	2200      	movs	r2, #0
 800c9fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ca00:	f002 fa6c 	bl	800eedc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800ca04:	1d3a      	adds	r2, r7, #4
 800ca06:	f107 0310 	add.w	r3, r7, #16
 800ca0a:	4611      	mov	r1, r2
 800ca0c:	4618      	mov	r0, r3
 800ca0e:	f001 fa37 	bl	800de80 <xTaskCheckForTimeOut>
 800ca12:	4603      	mov	r3, r0
 800ca14:	2b00      	cmp	r3, #0
 800ca16:	d123      	bne.n	800ca60 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ca18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca1a:	f000 f917 	bl	800cc4c <prvIsQueueEmpty>
 800ca1e:	4603      	mov	r3, r0
 800ca20:	2b00      	cmp	r3, #0
 800ca22:	d017      	beq.n	800ca54 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800ca24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ca26:	3324      	adds	r3, #36	; 0x24
 800ca28:	687a      	ldr	r2, [r7, #4]
 800ca2a:	4611      	mov	r1, r2
 800ca2c:	4618      	mov	r0, r3
 800ca2e:	f001 f939 	bl	800dca4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800ca32:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca34:	f000 f8b8 	bl	800cba8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800ca38:	f000 ff60 	bl	800d8fc <xTaskResumeAll>
 800ca3c:	4603      	mov	r3, r0
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d189      	bne.n	800c956 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800ca42:	4b10      	ldr	r3, [pc, #64]	; (800ca84 <xQueueReceive+0x1bc>)
 800ca44:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ca48:	601a      	str	r2, [r3, #0]
 800ca4a:	f3bf 8f4f 	dsb	sy
 800ca4e:	f3bf 8f6f 	isb	sy
 800ca52:	e780      	b.n	800c956 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800ca54:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca56:	f000 f8a7 	bl	800cba8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800ca5a:	f000 ff4f 	bl	800d8fc <xTaskResumeAll>
 800ca5e:	e77a      	b.n	800c956 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800ca60:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca62:	f000 f8a1 	bl	800cba8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800ca66:	f000 ff49 	bl	800d8fc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800ca6a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ca6c:	f000 f8ee 	bl	800cc4c <prvIsQueueEmpty>
 800ca70:	4603      	mov	r3, r0
 800ca72:	2b00      	cmp	r3, #0
 800ca74:	f43f af6f 	beq.w	800c956 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800ca78:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800ca7a:	4618      	mov	r0, r3
 800ca7c:	3730      	adds	r7, #48	; 0x30
 800ca7e:	46bd      	mov	sp, r7
 800ca80:	bd80      	pop	{r7, pc}
 800ca82:	bf00      	nop
 800ca84:	e000ed04 	.word	0xe000ed04

0800ca88 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800ca88:	b580      	push	{r7, lr}
 800ca8a:	b086      	sub	sp, #24
 800ca8c:	af00      	add	r7, sp, #0
 800ca8e:	60f8      	str	r0, [r7, #12]
 800ca90:	60b9      	str	r1, [r7, #8]
 800ca92:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800ca94:	2300      	movs	r3, #0
 800ca96:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800ca98:	68fb      	ldr	r3, [r7, #12]
 800ca9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ca9c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caa2:	2b00      	cmp	r3, #0
 800caa4:	d10d      	bne.n	800cac2 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800caa6:	68fb      	ldr	r3, [r7, #12]
 800caa8:	681b      	ldr	r3, [r3, #0]
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d14d      	bne.n	800cb4a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	685b      	ldr	r3, [r3, #4]
 800cab2:	4618      	mov	r0, r3
 800cab4:	f001 fb58 	bl	800e168 <xTaskPriorityDisinherit>
 800cab8:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	2200      	movs	r2, #0
 800cabe:	605a      	str	r2, [r3, #4]
 800cac0:	e043      	b.n	800cb4a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800cac2:	687b      	ldr	r3, [r7, #4]
 800cac4:	2b00      	cmp	r3, #0
 800cac6:	d119      	bne.n	800cafc <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	6898      	ldr	r0, [r3, #8]
 800cacc:	68fb      	ldr	r3, [r7, #12]
 800cace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cad0:	461a      	mov	r2, r3
 800cad2:	68b9      	ldr	r1, [r7, #8]
 800cad4:	f002 fd04 	bl	800f4e0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	689a      	ldr	r2, [r3, #8]
 800cadc:	68fb      	ldr	r3, [r7, #12]
 800cade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cae0:	441a      	add	r2, r3
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	689a      	ldr	r2, [r3, #8]
 800caea:	68fb      	ldr	r3, [r7, #12]
 800caec:	685b      	ldr	r3, [r3, #4]
 800caee:	429a      	cmp	r2, r3
 800caf0:	d32b      	bcc.n	800cb4a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681a      	ldr	r2, [r3, #0]
 800caf6:	68fb      	ldr	r3, [r7, #12]
 800caf8:	609a      	str	r2, [r3, #8]
 800cafa:	e026      	b.n	800cb4a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800cafc:	68fb      	ldr	r3, [r7, #12]
 800cafe:	68d8      	ldr	r0, [r3, #12]
 800cb00:	68fb      	ldr	r3, [r7, #12]
 800cb02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb04:	461a      	mov	r2, r3
 800cb06:	68b9      	ldr	r1, [r7, #8]
 800cb08:	f002 fcea 	bl	800f4e0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	68da      	ldr	r2, [r3, #12]
 800cb10:	68fb      	ldr	r3, [r7, #12]
 800cb12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb14:	425b      	negs	r3, r3
 800cb16:	441a      	add	r2, r3
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	68da      	ldr	r2, [r3, #12]
 800cb20:	68fb      	ldr	r3, [r7, #12]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	429a      	cmp	r2, r3
 800cb26:	d207      	bcs.n	800cb38 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	685a      	ldr	r2, [r3, #4]
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb30:	425b      	negs	r3, r3
 800cb32:	441a      	add	r2, r3
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2b02      	cmp	r3, #2
 800cb3c:	d105      	bne.n	800cb4a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800cb3e:	693b      	ldr	r3, [r7, #16]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d002      	beq.n	800cb4a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800cb44:	693b      	ldr	r3, [r7, #16]
 800cb46:	3b01      	subs	r3, #1
 800cb48:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800cb4a:	693b      	ldr	r3, [r7, #16]
 800cb4c:	1c5a      	adds	r2, r3, #1
 800cb4e:	68fb      	ldr	r3, [r7, #12]
 800cb50:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800cb52:	697b      	ldr	r3, [r7, #20]
}
 800cb54:	4618      	mov	r0, r3
 800cb56:	3718      	adds	r7, #24
 800cb58:	46bd      	mov	sp, r7
 800cb5a:	bd80      	pop	{r7, pc}

0800cb5c <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800cb5c:	b580      	push	{r7, lr}
 800cb5e:	b082      	sub	sp, #8
 800cb60:	af00      	add	r7, sp, #0
 800cb62:	6078      	str	r0, [r7, #4]
 800cb64:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d018      	beq.n	800cba0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	68da      	ldr	r2, [r3, #12]
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb76:	441a      	add	r2, r3
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	68da      	ldr	r2, [r3, #12]
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	685b      	ldr	r3, [r3, #4]
 800cb84:	429a      	cmp	r2, r3
 800cb86:	d303      	bcc.n	800cb90 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681a      	ldr	r2, [r3, #0]
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	68d9      	ldr	r1, [r3, #12]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cb98:	461a      	mov	r2, r3
 800cb9a:	6838      	ldr	r0, [r7, #0]
 800cb9c:	f002 fca0 	bl	800f4e0 <memcpy>
	}
}
 800cba0:	bf00      	nop
 800cba2:	3708      	adds	r7, #8
 800cba4:	46bd      	mov	sp, r7
 800cba6:	bd80      	pop	{r7, pc}

0800cba8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800cba8:	b580      	push	{r7, lr}
 800cbaa:	b084      	sub	sp, #16
 800cbac:	af00      	add	r7, sp, #0
 800cbae:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800cbb0:	f002 f964 	bl	800ee7c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800cbb4:	687b      	ldr	r3, [r7, #4]
 800cbb6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cbba:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cbbc:	e011      	b.n	800cbe2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800cbbe:	687b      	ldr	r3, [r7, #4]
 800cbc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	d012      	beq.n	800cbec <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	3324      	adds	r3, #36	; 0x24
 800cbca:	4618      	mov	r0, r3
 800cbcc:	f001 f8ba 	bl	800dd44 <xTaskRemoveFromEventList>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d001      	beq.n	800cbda <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800cbd6:	f001 f9b5 	bl	800df44 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800cbda:	7bfb      	ldrb	r3, [r7, #15]
 800cbdc:	3b01      	subs	r3, #1
 800cbde:	b2db      	uxtb	r3, r3
 800cbe0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800cbe2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	dce9      	bgt.n	800cbbe <prvUnlockQueue+0x16>
 800cbea:	e000      	b.n	800cbee <prvUnlockQueue+0x46>
					break;
 800cbec:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	22ff      	movs	r2, #255	; 0xff
 800cbf2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800cbf6:	f002 f971 	bl	800eedc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800cbfa:	f002 f93f 	bl	800ee7c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cc04:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc06:	e011      	b.n	800cc2c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800cc08:	687b      	ldr	r3, [r7, #4]
 800cc0a:	691b      	ldr	r3, [r3, #16]
 800cc0c:	2b00      	cmp	r3, #0
 800cc0e:	d012      	beq.n	800cc36 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800cc10:	687b      	ldr	r3, [r7, #4]
 800cc12:	3310      	adds	r3, #16
 800cc14:	4618      	mov	r0, r3
 800cc16:	f001 f895 	bl	800dd44 <xTaskRemoveFromEventList>
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d001      	beq.n	800cc24 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800cc20:	f001 f990 	bl	800df44 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800cc24:	7bbb      	ldrb	r3, [r7, #14]
 800cc26:	3b01      	subs	r3, #1
 800cc28:	b2db      	uxtb	r3, r3
 800cc2a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800cc2c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	dce9      	bgt.n	800cc08 <prvUnlockQueue+0x60>
 800cc34:	e000      	b.n	800cc38 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800cc36:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	22ff      	movs	r2, #255	; 0xff
 800cc3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800cc40:	f002 f94c 	bl	800eedc <vPortExitCritical>
}
 800cc44:	bf00      	nop
 800cc46:	3710      	adds	r7, #16
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	bd80      	pop	{r7, pc}

0800cc4c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800cc4c:	b580      	push	{r7, lr}
 800cc4e:	b084      	sub	sp, #16
 800cc50:	af00      	add	r7, sp, #0
 800cc52:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc54:	f002 f912 	bl	800ee7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc5c:	2b00      	cmp	r3, #0
 800cc5e:	d102      	bne.n	800cc66 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800cc60:	2301      	movs	r3, #1
 800cc62:	60fb      	str	r3, [r7, #12]
 800cc64:	e001      	b.n	800cc6a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800cc66:	2300      	movs	r3, #0
 800cc68:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc6a:	f002 f937 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800cc6e:	68fb      	ldr	r3, [r7, #12]
}
 800cc70:	4618      	mov	r0, r3
 800cc72:	3710      	adds	r7, #16
 800cc74:	46bd      	mov	sp, r7
 800cc76:	bd80      	pop	{r7, pc}

0800cc78 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800cc78:	b580      	push	{r7, lr}
 800cc7a:	b084      	sub	sp, #16
 800cc7c:	af00      	add	r7, sp, #0
 800cc7e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800cc80:	f002 f8fc 	bl	800ee7c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cc88:	687b      	ldr	r3, [r7, #4]
 800cc8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc8c:	429a      	cmp	r2, r3
 800cc8e:	d102      	bne.n	800cc96 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800cc90:	2301      	movs	r3, #1
 800cc92:	60fb      	str	r3, [r7, #12]
 800cc94:	e001      	b.n	800cc9a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800cc96:	2300      	movs	r3, #0
 800cc98:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800cc9a:	f002 f91f 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800cc9e:	68fb      	ldr	r3, [r7, #12]
}
 800cca0:	4618      	mov	r0, r3
 800cca2:	3710      	adds	r7, #16
 800cca4:	46bd      	mov	sp, r7
 800cca6:	bd80      	pop	{r7, pc}

0800cca8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800cca8:	b480      	push	{r7}
 800ccaa:	b085      	sub	sp, #20
 800ccac:	af00      	add	r7, sp, #0
 800ccae:	6078      	str	r0, [r7, #4]
 800ccb0:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ccb2:	2300      	movs	r3, #0
 800ccb4:	60fb      	str	r3, [r7, #12]
 800ccb6:	e014      	b.n	800cce2 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ccb8:	4a0e      	ldr	r2, [pc, #56]	; (800ccf4 <vQueueAddToRegistry+0x4c>)
 800ccba:	68fb      	ldr	r3, [r7, #12]
 800ccbc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d10b      	bne.n	800ccdc <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ccc4:	490b      	ldr	r1, [pc, #44]	; (800ccf4 <vQueueAddToRegistry+0x4c>)
 800ccc6:	68fb      	ldr	r3, [r7, #12]
 800ccc8:	683a      	ldr	r2, [r7, #0]
 800ccca:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ccce:	4a09      	ldr	r2, [pc, #36]	; (800ccf4 <vQueueAddToRegistry+0x4c>)
 800ccd0:	68fb      	ldr	r3, [r7, #12]
 800ccd2:	00db      	lsls	r3, r3, #3
 800ccd4:	4413      	add	r3, r2
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ccda:	e006      	b.n	800ccea <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	3301      	adds	r3, #1
 800cce0:	60fb      	str	r3, [r7, #12]
 800cce2:	68fb      	ldr	r3, [r7, #12]
 800cce4:	2b07      	cmp	r3, #7
 800cce6:	d9e7      	bls.n	800ccb8 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800cce8:	bf00      	nop
 800ccea:	bf00      	nop
 800ccec:	3714      	adds	r7, #20
 800ccee:	46bd      	mov	sp, r7
 800ccf0:	bc80      	pop	{r7}
 800ccf2:	4770      	bx	lr
 800ccf4:	20003b50 	.word	0x20003b50

0800ccf8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ccf8:	b580      	push	{r7, lr}
 800ccfa:	b086      	sub	sp, #24
 800ccfc:	af00      	add	r7, sp, #0
 800ccfe:	60f8      	str	r0, [r7, #12]
 800cd00:	60b9      	str	r1, [r7, #8]
 800cd02:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800cd08:	f002 f8b8 	bl	800ee7c <vPortEnterCritical>
 800cd0c:	697b      	ldr	r3, [r7, #20]
 800cd0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800cd12:	b25b      	sxtb	r3, r3
 800cd14:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd18:	d103      	bne.n	800cd22 <vQueueWaitForMessageRestricted+0x2a>
 800cd1a:	697b      	ldr	r3, [r7, #20]
 800cd1c:	2200      	movs	r2, #0
 800cd1e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800cd22:	697b      	ldr	r3, [r7, #20]
 800cd24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800cd28:	b25b      	sxtb	r3, r3
 800cd2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cd2e:	d103      	bne.n	800cd38 <vQueueWaitForMessageRestricted+0x40>
 800cd30:	697b      	ldr	r3, [r7, #20]
 800cd32:	2200      	movs	r2, #0
 800cd34:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800cd38:	f002 f8d0 	bl	800eedc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800cd3c:	697b      	ldr	r3, [r7, #20]
 800cd3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	d106      	bne.n	800cd52 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800cd44:	697b      	ldr	r3, [r7, #20]
 800cd46:	3324      	adds	r3, #36	; 0x24
 800cd48:	687a      	ldr	r2, [r7, #4]
 800cd4a:	68b9      	ldr	r1, [r7, #8]
 800cd4c:	4618      	mov	r0, r3
 800cd4e:	f000 ffcd 	bl	800dcec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800cd52:	6978      	ldr	r0, [r7, #20]
 800cd54:	f7ff ff28 	bl	800cba8 <prvUnlockQueue>
	}
 800cd58:	bf00      	nop
 800cd5a:	3718      	adds	r7, #24
 800cd5c:	46bd      	mov	sp, r7
 800cd5e:	bd80      	pop	{r7, pc}

0800cd60 <xStreamBufferGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	StreamBufferHandle_t xStreamBufferGenericCreate( size_t xBufferSizeBytes, size_t xTriggerLevelBytes, BaseType_t xIsMessageBuffer )
	{
 800cd60:	b580      	push	{r7, lr}
 800cd62:	b08a      	sub	sp, #40	; 0x28
 800cd64:	af02      	add	r7, sp, #8
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	607a      	str	r2, [r7, #4]

		/* In case the stream buffer is going to be used as a message buffer
		(that is, it will hold discrete messages with a little meta data that
		says how big the next message is) check the buffer will be large enough
		to hold at least one message. */
		configASSERT( xBufferSizeBytes > sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800cd6c:	68fb      	ldr	r3, [r7, #12]
 800cd6e:	2b04      	cmp	r3, #4
 800cd70:	d80a      	bhi.n	800cd88 <xStreamBufferGenericCreate+0x28>
	__asm volatile
 800cd72:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd76:	f383 8811 	msr	BASEPRI, r3
 800cd7a:	f3bf 8f6f 	isb	sy
 800cd7e:	f3bf 8f4f 	dsb	sy
 800cd82:	61bb      	str	r3, [r7, #24]
}
 800cd84:	bf00      	nop
 800cd86:	e7fe      	b.n	800cd86 <xStreamBufferGenericCreate+0x26>
		configASSERT( xTriggerLevelBytes <= xBufferSizeBytes );
 800cd88:	68ba      	ldr	r2, [r7, #8]
 800cd8a:	68fb      	ldr	r3, [r7, #12]
 800cd8c:	429a      	cmp	r2, r3
 800cd8e:	d90a      	bls.n	800cda6 <xStreamBufferGenericCreate+0x46>
	__asm volatile
 800cd90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cd94:	f383 8811 	msr	BASEPRI, r3
 800cd98:	f3bf 8f6f 	isb	sy
 800cd9c:	f3bf 8f4f 	dsb	sy
 800cda0:	617b      	str	r3, [r7, #20]
}
 800cda2:	bf00      	nop
 800cda4:	e7fe      	b.n	800cda4 <xStreamBufferGenericCreate+0x44>

		/* A trigger level of 0 would cause a waiting task to unblock even when
		the buffer was empty. */
		if( xTriggerLevelBytes == ( size_t ) 0 )
 800cda6:	68bb      	ldr	r3, [r7, #8]
 800cda8:	2b00      	cmp	r3, #0
 800cdaa:	d101      	bne.n	800cdb0 <xStreamBufferGenericCreate+0x50>
		{
			xTriggerLevelBytes = ( size_t ) 1; /*lint !e9044 Parameter modified to ensure it doesn't have a dangerous value. */
 800cdac:	2301      	movs	r3, #1
 800cdae:	60bb      	str	r3, [r7, #8]
		and the buffer follows immediately after.  The requested size is
		incremented so the free space is returned as the user would expect -
		this is a quirk of the implementation that means otherwise the free
		space would be reported as one byte smaller than would be logically
		expected. */
		xBufferSizeBytes++;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	3301      	adds	r3, #1
 800cdb4:	60fb      	str	r3, [r7, #12]
		pucAllocatedMemory = ( uint8_t * ) pvPortMalloc( xBufferSizeBytes + sizeof( StreamBuffer_t ) ); /*lint !e9079 malloc() only returns void*. */
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	3320      	adds	r3, #32
 800cdba:	4618      	mov	r0, r3
 800cdbc:	f002 f95e 	bl	800f07c <pvPortMalloc>
 800cdc0:	61f8      	str	r0, [r7, #28]

		if( pucAllocatedMemory != NULL )
 800cdc2:	69fb      	ldr	r3, [r7, #28]
 800cdc4:	2b00      	cmp	r3, #0
 800cdc6:	d009      	beq.n	800cddc <xStreamBufferGenericCreate+0x7c>
		{
			prvInitialiseNewStreamBuffer( ( StreamBuffer_t * ) pucAllocatedMemory, /* Structure at the start of the allocated memory. */ /*lint !e9087 Safe cast as allocated memory is aligned. */ /*lint !e826 Area is not too small and alignment is guaranteed provided malloc() behaves as expected and returns aligned buffer. */
 800cdc8:	69fb      	ldr	r3, [r7, #28]
 800cdca:	f103 0120 	add.w	r1, r3, #32
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	9300      	str	r3, [sp, #0]
 800cdd2:	68bb      	ldr	r3, [r7, #8]
 800cdd4:	68fa      	ldr	r2, [r7, #12]
 800cdd6:	69f8      	ldr	r0, [r7, #28]
 800cdd8:	f000 fb1c 	bl	800d414 <prvInitialiseNewStreamBuffer>
		else
		{
			traceSTREAM_BUFFER_CREATE_FAILED( xIsMessageBuffer );
		}

		return ( StreamBufferHandle_t * ) pucAllocatedMemory; /*lint !e9087 !e826 Safe cast as allocated memory is aligned. */
 800cddc:	69fb      	ldr	r3, [r7, #28]
	}
 800cdde:	4618      	mov	r0, r3
 800cde0:	3720      	adds	r7, #32
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bd80      	pop	{r7, pc}

0800cde6 <xStreamBufferSpacesAvailable>:
	return xReturn;
}
/*-----------------------------------------------------------*/

size_t xStreamBufferSpacesAvailable( StreamBufferHandle_t xStreamBuffer )
{
 800cde6:	b480      	push	{r7}
 800cde8:	b087      	sub	sp, #28
 800cdea:	af00      	add	r7, sp, #0
 800cdec:	6078      	str	r0, [r7, #4]
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800cdee:	687b      	ldr	r3, [r7, #4]
 800cdf0:	613b      	str	r3, [r7, #16]
size_t xSpace;

	configASSERT( pxStreamBuffer );
 800cdf2:	693b      	ldr	r3, [r7, #16]
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d10a      	bne.n	800ce0e <xStreamBufferSpacesAvailable+0x28>
	__asm volatile
 800cdf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cdfc:	f383 8811 	msr	BASEPRI, r3
 800ce00:	f3bf 8f6f 	isb	sy
 800ce04:	f3bf 8f4f 	dsb	sy
 800ce08:	60fb      	str	r3, [r7, #12]
}
 800ce0a:	bf00      	nop
 800ce0c:	e7fe      	b.n	800ce0c <xStreamBufferSpacesAvailable+0x26>

	xSpace = pxStreamBuffer->xLength + pxStreamBuffer->xTail;
 800ce0e:	693b      	ldr	r3, [r7, #16]
 800ce10:	689a      	ldr	r2, [r3, #8]
 800ce12:	693b      	ldr	r3, [r7, #16]
 800ce14:	681b      	ldr	r3, [r3, #0]
 800ce16:	4413      	add	r3, r2
 800ce18:	617b      	str	r3, [r7, #20]
	xSpace -= pxStreamBuffer->xHead;
 800ce1a:	693b      	ldr	r3, [r7, #16]
 800ce1c:	685b      	ldr	r3, [r3, #4]
 800ce1e:	697a      	ldr	r2, [r7, #20]
 800ce20:	1ad3      	subs	r3, r2, r3
 800ce22:	617b      	str	r3, [r7, #20]
	xSpace -= ( size_t ) 1;
 800ce24:	697b      	ldr	r3, [r7, #20]
 800ce26:	3b01      	subs	r3, #1
 800ce28:	617b      	str	r3, [r7, #20]

	if( xSpace >= pxStreamBuffer->xLength )
 800ce2a:	693b      	ldr	r3, [r7, #16]
 800ce2c:	689b      	ldr	r3, [r3, #8]
 800ce2e:	697a      	ldr	r2, [r7, #20]
 800ce30:	429a      	cmp	r2, r3
 800ce32:	d304      	bcc.n	800ce3e <xStreamBufferSpacesAvailable+0x58>
	{
		xSpace -= pxStreamBuffer->xLength;
 800ce34:	693b      	ldr	r3, [r7, #16]
 800ce36:	689b      	ldr	r3, [r3, #8]
 800ce38:	697a      	ldr	r2, [r7, #20]
 800ce3a:	1ad3      	subs	r3, r2, r3
 800ce3c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xSpace;
 800ce3e:	697b      	ldr	r3, [r7, #20]
}
 800ce40:	4618      	mov	r0, r3
 800ce42:	371c      	adds	r7, #28
 800ce44:	46bd      	mov	sp, r7
 800ce46:	bc80      	pop	{r7}
 800ce48:	4770      	bx	lr

0800ce4a <xStreamBufferSend>:

size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
						  const void *pvTxData,
						  size_t xDataLengthBytes,
						  TickType_t xTicksToWait )
{
 800ce4a:	b580      	push	{r7, lr}
 800ce4c:	b090      	sub	sp, #64	; 0x40
 800ce4e:	af02      	add	r7, sp, #8
 800ce50:	60f8      	str	r0, [r7, #12]
 800ce52:	60b9      	str	r1, [r7, #8]
 800ce54:	607a      	str	r2, [r7, #4]
 800ce56:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800ce58:	68fb      	ldr	r3, [r7, #12]
 800ce5a:	62fb      	str	r3, [r7, #44]	; 0x2c
size_t xReturn, xSpace = 0;
 800ce5c:	2300      	movs	r3, #0
 800ce5e:	637b      	str	r3, [r7, #52]	; 0x34
size_t xRequiredSpace = xDataLengthBytes;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	633b      	str	r3, [r7, #48]	; 0x30
TimeOut_t xTimeOut;

	configASSERT( pvTxData );
 800ce64:	68bb      	ldr	r3, [r7, #8]
 800ce66:	2b00      	cmp	r3, #0
 800ce68:	d10a      	bne.n	800ce80 <xStreamBufferSend+0x36>
	__asm volatile
 800ce6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce6e:	f383 8811 	msr	BASEPRI, r3
 800ce72:	f3bf 8f6f 	isb	sy
 800ce76:	f3bf 8f4f 	dsb	sy
 800ce7a:	627b      	str	r3, [r7, #36]	; 0x24
}
 800ce7c:	bf00      	nop
 800ce7e:	e7fe      	b.n	800ce7e <xStreamBufferSend+0x34>
	configASSERT( pxStreamBuffer );
 800ce80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	d10a      	bne.n	800ce9c <xStreamBufferSend+0x52>
	__asm volatile
 800ce86:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ce8a:	f383 8811 	msr	BASEPRI, r3
 800ce8e:	f3bf 8f6f 	isb	sy
 800ce92:	f3bf 8f4f 	dsb	sy
 800ce96:	623b      	str	r3, [r7, #32]
}
 800ce98:	bf00      	nop
 800ce9a:	e7fe      	b.n	800ce9a <xStreamBufferSend+0x50>

	/* This send function is used to write to both message buffers and stream
	buffers.  If this is a message buffer then the space needed must be
	increased by the amount of bytes needed to store the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800ce9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ce9e:	7f1b      	ldrb	r3, [r3, #28]
 800cea0:	f003 0301 	and.w	r3, r3, #1
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d002      	beq.n	800ceae <xStreamBufferSend+0x64>
	{
		xRequiredSpace += sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800cea8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ceaa:	3304      	adds	r3, #4
 800ceac:	633b      	str	r3, [r7, #48]	; 0x30
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800ceae:	683b      	ldr	r3, [r7, #0]
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d03f      	beq.n	800cf34 <xStreamBufferSend+0xea>
	{
		vTaskSetTimeOutState( &xTimeOut );
 800ceb4:	f107 0314 	add.w	r3, r7, #20
 800ceb8:	4618      	mov	r0, r3
 800ceba:	f000 ffa5 	bl	800de08 <vTaskSetTimeOutState>

		do
		{
			/* Wait until the required number of bytes are free in the message
			buffer. */
			taskENTER_CRITICAL();
 800cebe:	f001 ffdd 	bl	800ee7c <vPortEnterCritical>
			{
				xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800cec2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cec4:	f7ff ff8f 	bl	800cde6 <xStreamBufferSpacesAvailable>
 800cec8:	6378      	str	r0, [r7, #52]	; 0x34

				if( xSpace < xRequiredSpace )
 800ceca:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cecc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cece:	429a      	cmp	r2, r3
 800ced0:	d217      	bcs.n	800cf02 <xStreamBufferSend+0xb8>
				{
					/* Clear notification state as going to wait for space. */
					( void ) xTaskNotifyStateClear( NULL );
 800ced2:	2000      	movs	r0, #0
 800ced4:	f001 facc 	bl	800e470 <xTaskNotifyStateClear>

					/* Should only be one writer. */
					configASSERT( pxStreamBuffer->xTaskWaitingToSend == NULL );
 800ced8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ceda:	695b      	ldr	r3, [r3, #20]
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d00a      	beq.n	800cef6 <xStreamBufferSend+0xac>
	__asm volatile
 800cee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800cee4:	f383 8811 	msr	BASEPRI, r3
 800cee8:	f3bf 8f6f 	isb	sy
 800ceec:	f3bf 8f4f 	dsb	sy
 800cef0:	61fb      	str	r3, [r7, #28]
}
 800cef2:	bf00      	nop
 800cef4:	e7fe      	b.n	800cef4 <xStreamBufferSend+0xaa>
					pxStreamBuffer->xTaskWaitingToSend = xTaskGetCurrentTaskHandle();
 800cef6:	f001 f90b 	bl	800e110 <xTaskGetCurrentTaskHandle>
 800cefa:	4602      	mov	r2, r0
 800cefc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cefe:	615a      	str	r2, [r3, #20]
 800cf00:	e002      	b.n	800cf08 <xStreamBufferSend+0xbe>
				}
				else
				{
					taskEXIT_CRITICAL();
 800cf02:	f001 ffeb 	bl	800eedc <vPortExitCritical>
					break;
 800cf06:	e015      	b.n	800cf34 <xStreamBufferSend+0xea>
				}
			}
			taskEXIT_CRITICAL();
 800cf08:	f001 ffe8 	bl	800eedc <vPortExitCritical>

			traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	2200      	movs	r2, #0
 800cf10:	f04f 31ff 	mov.w	r1, #4294967295
 800cf14:	2000      	movs	r0, #0
 800cf16:	f001 f9ad 	bl	800e274 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToSend = NULL;
 800cf1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	615a      	str	r2, [r3, #20]

		} while( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE );
 800cf20:	463a      	mov	r2, r7
 800cf22:	f107 0314 	add.w	r3, r7, #20
 800cf26:	4611      	mov	r1, r2
 800cf28:	4618      	mov	r0, r3
 800cf2a:	f000 ffa9 	bl	800de80 <xTaskCheckForTimeOut>
 800cf2e:	4603      	mov	r3, r0
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d0c4      	beq.n	800cebe <xStreamBufferSend+0x74>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	if( xSpace == ( size_t ) 0 )
 800cf34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf36:	2b00      	cmp	r3, #0
 800cf38:	d103      	bne.n	800cf42 <xStreamBufferSend+0xf8>
	{
		xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 800cf3a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf3c:	f7ff ff53 	bl	800cde6 <xStreamBufferSpacesAvailable>
 800cf40:	6378      	str	r0, [r7, #52]	; 0x34
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xReturn = prvWriteMessageToBuffer( pxStreamBuffer, pvTxData, xDataLengthBytes, xSpace, xRequiredSpace );
 800cf42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cf44:	9300      	str	r3, [sp, #0]
 800cf46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf48:	687a      	ldr	r2, [r7, #4]
 800cf4a:	68b9      	ldr	r1, [r7, #8]
 800cf4c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf4e:	f000 f823 	bl	800cf98 <prvWriteMessageToBuffer>
 800cf52:	62b8      	str	r0, [r7, #40]	; 0x28

	if( xReturn > ( size_t ) 0 )
 800cf54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d019      	beq.n	800cf8e <xStreamBufferSend+0x144>
	{
		traceSTREAM_BUFFER_SEND( xStreamBuffer, xReturn );

		/* Was a task waiting for the data? */
		if( prvBytesInBuffer( pxStreamBuffer ) >= pxStreamBuffer->xTriggerLevelBytes )
 800cf5a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800cf5c:	f000 fa3b 	bl	800d3d6 <prvBytesInBuffer>
 800cf60:	4602      	mov	r2, r0
 800cf62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf64:	68db      	ldr	r3, [r3, #12]
 800cf66:	429a      	cmp	r2, r3
 800cf68:	d311      	bcc.n	800cf8e <xStreamBufferSend+0x144>
		{
			sbSEND_COMPLETED( pxStreamBuffer );
 800cf6a:	f000 fcb9 	bl	800d8e0 <vTaskSuspendAll>
 800cf6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf70:	691b      	ldr	r3, [r3, #16]
 800cf72:	2b00      	cmp	r3, #0
 800cf74:	d009      	beq.n	800cf8a <xStreamBufferSend+0x140>
 800cf76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf78:	6918      	ldr	r0, [r3, #16]
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	2100      	movs	r1, #0
 800cf80:	f001 f9d2 	bl	800e328 <xTaskGenericNotify>
 800cf84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cf86:	2200      	movs	r2, #0
 800cf88:	611a      	str	r2, [r3, #16]
 800cf8a:	f000 fcb7 	bl	800d8fc <xTaskResumeAll>
	{
		mtCOVERAGE_TEST_MARKER();
		traceSTREAM_BUFFER_SEND_FAILED( xStreamBuffer );
	}

	return xReturn;
 800cf8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	3738      	adds	r7, #56	; 0x38
 800cf94:	46bd      	mov	sp, r7
 800cf96:	bd80      	pop	{r7, pc}

0800cf98 <prvWriteMessageToBuffer>:
static size_t prvWriteMessageToBuffer( StreamBuffer_t * const pxStreamBuffer,
									   const void * pvTxData,
									   size_t xDataLengthBytes,
									   size_t xSpace,
									   size_t xRequiredSpace )
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b086      	sub	sp, #24
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	60f8      	str	r0, [r7, #12]
 800cfa0:	60b9      	str	r1, [r7, #8]
 800cfa2:	607a      	str	r2, [r7, #4]
 800cfa4:	603b      	str	r3, [r7, #0]
	BaseType_t xShouldWrite;
	size_t xReturn;

	if( xSpace == ( size_t ) 0 )
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	2b00      	cmp	r3, #0
 800cfaa:	d102      	bne.n	800cfb2 <prvWriteMessageToBuffer+0x1a>
	{
		/* Doesn't matter if this is a stream buffer or a message buffer, there
		is no space to write. */
		xShouldWrite = pdFALSE;
 800cfac:	2300      	movs	r3, #0
 800cfae:	617b      	str	r3, [r7, #20]
 800cfb0:	e01d      	b.n	800cfee <prvWriteMessageToBuffer+0x56>
	}
	else if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) == ( uint8_t ) 0 )
 800cfb2:	68fb      	ldr	r3, [r7, #12]
 800cfb4:	7f1b      	ldrb	r3, [r3, #28]
 800cfb6:	f003 0301 	and.w	r3, r3, #1
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d108      	bne.n	800cfd0 <prvWriteMessageToBuffer+0x38>
	{
		/* This is a stream buffer, as opposed to a message buffer, so writing a
		stream of bytes rather than discrete messages.  Write as many bytes as
		possible. */
		xShouldWrite = pdTRUE;
 800cfbe:	2301      	movs	r3, #1
 800cfc0:	617b      	str	r3, [r7, #20]
		xDataLengthBytes = configMIN( xDataLengthBytes, xSpace ); /*lint !e9044 Function parameter modified to ensure it is capped to available space. */
 800cfc2:	687a      	ldr	r2, [r7, #4]
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	4293      	cmp	r3, r2
 800cfc8:	bf28      	it	cs
 800cfca:	4613      	movcs	r3, r2
 800cfcc:	607b      	str	r3, [r7, #4]
 800cfce:	e00e      	b.n	800cfee <prvWriteMessageToBuffer+0x56>
	}
	else if( xSpace >= xRequiredSpace )
 800cfd0:	683a      	ldr	r2, [r7, #0]
 800cfd2:	6a3b      	ldr	r3, [r7, #32]
 800cfd4:	429a      	cmp	r2, r3
 800cfd6:	d308      	bcc.n	800cfea <prvWriteMessageToBuffer+0x52>
	{
		/* This is a message buffer, as opposed to a stream buffer, and there
		is enough space to write both the message length and the message itself
		into the buffer.  Start by writing the length of the data, the data
		itself will be written later in this function. */
		xShouldWrite = pdTRUE;
 800cfd8:	2301      	movs	r3, #1
 800cfda:	617b      	str	r3, [r7, #20]
		( void ) prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) &( xDataLengthBytes ), sbBYTES_TO_STORE_MESSAGE_LENGTH );
 800cfdc:	1d3b      	adds	r3, r7, #4
 800cfde:	2204      	movs	r2, #4
 800cfe0:	4619      	mov	r1, r3
 800cfe2:	68f8      	ldr	r0, [r7, #12]
 800cfe4:	f000 f90b 	bl	800d1fe <prvWriteBytesToBuffer>
 800cfe8:	e001      	b.n	800cfee <prvWriteMessageToBuffer+0x56>
	}
	else
	{
		/* There is space available, but not enough space. */
		xShouldWrite = pdFALSE;
 800cfea:	2300      	movs	r3, #0
 800cfec:	617b      	str	r3, [r7, #20]
	}

	if( xShouldWrite != pdFALSE )
 800cfee:	697b      	ldr	r3, [r7, #20]
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d007      	beq.n	800d004 <prvWriteMessageToBuffer+0x6c>
	{
		/* Writes the data itself. */
		xReturn = prvWriteBytesToBuffer( pxStreamBuffer, ( const uint8_t * ) pvTxData, xDataLengthBytes ); /*lint !e9079 Storage buffer is implemented as uint8_t for ease of sizing, alighment and access. */
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	461a      	mov	r2, r3
 800cff8:	68b9      	ldr	r1, [r7, #8]
 800cffa:	68f8      	ldr	r0, [r7, #12]
 800cffc:	f000 f8ff 	bl	800d1fe <prvWriteBytesToBuffer>
 800d000:	6138      	str	r0, [r7, #16]
 800d002:	e001      	b.n	800d008 <prvWriteMessageToBuffer+0x70>
	}
	else
	{
		xReturn = 0;
 800d004:	2300      	movs	r3, #0
 800d006:	613b      	str	r3, [r7, #16]
	}

	return xReturn;
 800d008:	693b      	ldr	r3, [r7, #16]
}
 800d00a:	4618      	mov	r0, r3
 800d00c:	3718      	adds	r7, #24
 800d00e:	46bd      	mov	sp, r7
 800d010:	bd80      	pop	{r7, pc}

0800d012 <xStreamBufferReceive>:

size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
							 void *pvRxData,
							 size_t xBufferLengthBytes,
							 TickType_t xTicksToWait )
{
 800d012:	b580      	push	{r7, lr}
 800d014:	b08e      	sub	sp, #56	; 0x38
 800d016:	af02      	add	r7, sp, #8
 800d018:	60f8      	str	r0, [r7, #12]
 800d01a:	60b9      	str	r1, [r7, #8]
 800d01c:	607a      	str	r2, [r7, #4]
 800d01e:	603b      	str	r3, [r7, #0]
StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800d020:	68fb      	ldr	r3, [r7, #12]
 800d022:	623b      	str	r3, [r7, #32]
size_t xReceivedLength = 0, xBytesAvailable, xBytesToStoreMessageLength;
 800d024:	2300      	movs	r3, #0
 800d026:	62fb      	str	r3, [r7, #44]	; 0x2c

	configASSERT( pvRxData );
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d10a      	bne.n	800d044 <xStreamBufferReceive+0x32>
	__asm volatile
 800d02e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d032:	f383 8811 	msr	BASEPRI, r3
 800d036:	f3bf 8f6f 	isb	sy
 800d03a:	f3bf 8f4f 	dsb	sy
 800d03e:	61fb      	str	r3, [r7, #28]
}
 800d040:	bf00      	nop
 800d042:	e7fe      	b.n	800d042 <xStreamBufferReceive+0x30>
	configASSERT( pxStreamBuffer );
 800d044:	6a3b      	ldr	r3, [r7, #32]
 800d046:	2b00      	cmp	r3, #0
 800d048:	d10a      	bne.n	800d060 <xStreamBufferReceive+0x4e>
	__asm volatile
 800d04a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d04e:	f383 8811 	msr	BASEPRI, r3
 800d052:	f3bf 8f6f 	isb	sy
 800d056:	f3bf 8f4f 	dsb	sy
 800d05a:	61bb      	str	r3, [r7, #24]
}
 800d05c:	bf00      	nop
 800d05e:	e7fe      	b.n	800d05e <xStreamBufferReceive+0x4c>
	/* This receive function is used by both message buffers, which store
	discrete messages, and stream buffers, which store a continuous stream of
	bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the
	message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800d060:	6a3b      	ldr	r3, [r7, #32]
 800d062:	7f1b      	ldrb	r3, [r3, #28]
 800d064:	f003 0301 	and.w	r3, r3, #1
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d002      	beq.n	800d072 <xStreamBufferReceive+0x60>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800d06c:	2304      	movs	r3, #4
 800d06e:	627b      	str	r3, [r7, #36]	; 0x24
 800d070:	e001      	b.n	800d076 <xStreamBufferReceive+0x64>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800d072:	2300      	movs	r3, #0
 800d074:	627b      	str	r3, [r7, #36]	; 0x24
	}

	if( xTicksToWait != ( TickType_t ) 0 )
 800d076:	683b      	ldr	r3, [r7, #0]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d035      	beq.n	800d0e8 <xStreamBufferReceive+0xd6>
	{
		/* Checking if there is data and clearing the notification state must be
		performed atomically. */
		taskENTER_CRITICAL();
 800d07c:	f001 fefe 	bl	800ee7c <vPortEnterCritical>
		{
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800d080:	6a38      	ldr	r0, [r7, #32]
 800d082:	f000 f9a8 	bl	800d3d6 <prvBytesInBuffer>
 800d086:	62b8      	str	r0, [r7, #40]	; 0x28
			/* If this function was invoked by a message buffer read then
			xBytesToStoreMessageLength holds the number of bytes used to hold
			the length of the next discrete message.  If this function was
			invoked by a stream buffer read then xBytesToStoreMessageLength will
			be 0. */
			if( xBytesAvailable <= xBytesToStoreMessageLength )
 800d088:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d08c:	429a      	cmp	r2, r3
 800d08e:	d816      	bhi.n	800d0be <xStreamBufferReceive+0xac>
			{
				/* Clear notification state as going to wait for data. */
				( void ) xTaskNotifyStateClear( NULL );
 800d090:	2000      	movs	r0, #0
 800d092:	f001 f9ed 	bl	800e470 <xTaskNotifyStateClear>

				/* Should only be one reader. */
				configASSERT( pxStreamBuffer->xTaskWaitingToReceive == NULL );
 800d096:	6a3b      	ldr	r3, [r7, #32]
 800d098:	691b      	ldr	r3, [r3, #16]
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d00a      	beq.n	800d0b4 <xStreamBufferReceive+0xa2>
	__asm volatile
 800d09e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d0a2:	f383 8811 	msr	BASEPRI, r3
 800d0a6:	f3bf 8f6f 	isb	sy
 800d0aa:	f3bf 8f4f 	dsb	sy
 800d0ae:	617b      	str	r3, [r7, #20]
}
 800d0b0:	bf00      	nop
 800d0b2:	e7fe      	b.n	800d0b2 <xStreamBufferReceive+0xa0>
				pxStreamBuffer->xTaskWaitingToReceive = xTaskGetCurrentTaskHandle();
 800d0b4:	f001 f82c 	bl	800e110 <xTaskGetCurrentTaskHandle>
 800d0b8:	4602      	mov	r2, r0
 800d0ba:	6a3b      	ldr	r3, [r7, #32]
 800d0bc:	611a      	str	r2, [r3, #16]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800d0be:	f001 ff0d 	bl	800eedc <vPortExitCritical>

		if( xBytesAvailable <= xBytesToStoreMessageLength )
 800d0c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0c6:	429a      	cmp	r2, r3
 800d0c8:	d812      	bhi.n	800d0f0 <xStreamBufferReceive+0xde>
		{
			/* Wait for data to be available. */
			traceBLOCKING_ON_STREAM_BUFFER_RECEIVE( xStreamBuffer );
			( void ) xTaskNotifyWait( ( uint32_t ) 0, UINT32_MAX, NULL, xTicksToWait );
 800d0ca:	683b      	ldr	r3, [r7, #0]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	f04f 31ff 	mov.w	r1, #4294967295
 800d0d2:	2000      	movs	r0, #0
 800d0d4:	f001 f8ce 	bl	800e274 <xTaskNotifyWait>
			pxStreamBuffer->xTaskWaitingToReceive = NULL;
 800d0d8:	6a3b      	ldr	r3, [r7, #32]
 800d0da:	2200      	movs	r2, #0
 800d0dc:	611a      	str	r2, [r3, #16]

			/* Recheck the data available after blocking. */
			xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800d0de:	6a38      	ldr	r0, [r7, #32]
 800d0e0:	f000 f979 	bl	800d3d6 <prvBytesInBuffer>
 800d0e4:	62b8      	str	r0, [r7, #40]	; 0x28
 800d0e6:	e003      	b.n	800d0f0 <xStreamBufferReceive+0xde>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 800d0e8:	6a38      	ldr	r0, [r7, #32]
 800d0ea:	f000 f974 	bl	800d3d6 <prvBytesInBuffer>
 800d0ee:	62b8      	str	r0, [r7, #40]	; 0x28
	/* Whether receiving a discrete message (where xBytesToStoreMessageLength
	holds the number of bytes used to store the message length) or a stream of
	bytes (where xBytesToStoreMessageLength is zero), the number of bytes
	available must be greater than xBytesToStoreMessageLength to be able to
	read bytes from the buffer. */
	if( xBytesAvailable > xBytesToStoreMessageLength )
 800d0f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d0f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0f4:	429a      	cmp	r2, r3
 800d0f6:	d91d      	bls.n	800d134 <xStreamBufferReceive+0x122>
	{
		xReceivedLength = prvReadMessageFromBuffer( pxStreamBuffer, pvRxData, xBufferLengthBytes, xBytesAvailable, xBytesToStoreMessageLength );
 800d0f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0fa:	9300      	str	r3, [sp, #0]
 800d0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0fe:	687a      	ldr	r2, [r7, #4]
 800d100:	68b9      	ldr	r1, [r7, #8]
 800d102:	6a38      	ldr	r0, [r7, #32]
 800d104:	f000 f81b 	bl	800d13e <prvReadMessageFromBuffer>
 800d108:	62f8      	str	r0, [r7, #44]	; 0x2c

		/* Was a task waiting for space in the buffer? */
		if( xReceivedLength != ( size_t ) 0 )
 800d10a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d011      	beq.n	800d134 <xStreamBufferReceive+0x122>
		{
			traceSTREAM_BUFFER_RECEIVE( xStreamBuffer, xReceivedLength );
			sbRECEIVE_COMPLETED( pxStreamBuffer );
 800d110:	f000 fbe6 	bl	800d8e0 <vTaskSuspendAll>
 800d114:	6a3b      	ldr	r3, [r7, #32]
 800d116:	695b      	ldr	r3, [r3, #20]
 800d118:	2b00      	cmp	r3, #0
 800d11a:	d009      	beq.n	800d130 <xStreamBufferReceive+0x11e>
 800d11c:	6a3b      	ldr	r3, [r7, #32]
 800d11e:	6958      	ldr	r0, [r3, #20]
 800d120:	2300      	movs	r3, #0
 800d122:	2200      	movs	r2, #0
 800d124:	2100      	movs	r1, #0
 800d126:	f001 f8ff 	bl	800e328 <xTaskGenericNotify>
 800d12a:	6a3b      	ldr	r3, [r7, #32]
 800d12c:	2200      	movs	r2, #0
 800d12e:	615a      	str	r2, [r3, #20]
 800d130:	f000 fbe4 	bl	800d8fc <xTaskResumeAll>
	{
		traceSTREAM_BUFFER_RECEIVE_FAILED( xStreamBuffer );
		mtCOVERAGE_TEST_MARKER();
	}

	return xReceivedLength;
 800d134:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800d136:	4618      	mov	r0, r3
 800d138:	3730      	adds	r7, #48	; 0x30
 800d13a:	46bd      	mov	sp, r7
 800d13c:	bd80      	pop	{r7, pc}

0800d13e <prvReadMessageFromBuffer>:
static size_t prvReadMessageFromBuffer( StreamBuffer_t *pxStreamBuffer,
										void *pvRxData,
										size_t xBufferLengthBytes,
										size_t xBytesAvailable,
										size_t xBytesToStoreMessageLength )
{
 800d13e:	b580      	push	{r7, lr}
 800d140:	b088      	sub	sp, #32
 800d142:	af00      	add	r7, sp, #0
 800d144:	60f8      	str	r0, [r7, #12]
 800d146:	60b9      	str	r1, [r7, #8]
 800d148:	607a      	str	r2, [r7, #4]
 800d14a:	603b      	str	r3, [r7, #0]
size_t xOriginalTail, xReceivedLength, xNextMessageLength;

	if( xBytesToStoreMessageLength != ( size_t ) 0 )
 800d14c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d14e:	2b00      	cmp	r3, #0
 800d150:	d017      	beq.n	800d182 <prvReadMessageFromBuffer+0x44>
	{
		/* A discrete message is being received.  First receive the length
		of the message.  A copy of the tail is stored so the buffer can be
		returned to its prior state if the length of the message is too
		large for the provided buffer. */
		xOriginalTail = pxStreamBuffer->xTail;
 800d152:	68fb      	ldr	r3, [r7, #12]
 800d154:	681b      	ldr	r3, [r3, #0]
 800d156:	61fb      	str	r3, [r7, #28]
		( void ) prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) &xNextMessageLength, xBytesToStoreMessageLength, xBytesAvailable );
 800d158:	f107 0114 	add.w	r1, r7, #20
 800d15c:	683b      	ldr	r3, [r7, #0]
 800d15e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d160:	68f8      	ldr	r0, [r7, #12]
 800d162:	f000 f8be 	bl	800d2e2 <prvReadBytesFromBuffer>

		/* Reduce the number of bytes available by the number of bytes just
		read out. */
		xBytesAvailable -= xBytesToStoreMessageLength;
 800d166:	683a      	ldr	r2, [r7, #0]
 800d168:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d16a:	1ad3      	subs	r3, r2, r3
 800d16c:	603b      	str	r3, [r7, #0]

		/* Check there is enough space in the buffer provided by the
		user. */
		if( xNextMessageLength > xBufferLengthBytes )
 800d16e:	697b      	ldr	r3, [r7, #20]
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	429a      	cmp	r2, r3
 800d174:	d207      	bcs.n	800d186 <prvReadMessageFromBuffer+0x48>
		{
			/* The user has provided insufficient space to read the message
			so return the buffer to its previous state (so the length of
			the message is in the buffer again). */
			pxStreamBuffer->xTail = xOriginalTail;
 800d176:	68fb      	ldr	r3, [r7, #12]
 800d178:	69fa      	ldr	r2, [r7, #28]
 800d17a:	601a      	str	r2, [r3, #0]
			xNextMessageLength = 0;
 800d17c:	2300      	movs	r3, #0
 800d17e:	617b      	str	r3, [r7, #20]
 800d180:	e001      	b.n	800d186 <prvReadMessageFromBuffer+0x48>
	}
	else
	{
		/* A stream of bytes is being received (as opposed to a discrete
		message), so read as many bytes as possible. */
		xNextMessageLength = xBufferLengthBytes;
 800d182:	687b      	ldr	r3, [r7, #4]
 800d184:	617b      	str	r3, [r7, #20]
	}

	/* Read the actual data. */
	xReceivedLength = prvReadBytesFromBuffer( pxStreamBuffer, ( uint8_t * ) pvRxData, xNextMessageLength, xBytesAvailable ); /*lint !e9079 Data storage area is implemented as uint8_t array for ease of sizing, indexing and alignment. */
 800d186:	697a      	ldr	r2, [r7, #20]
 800d188:	683b      	ldr	r3, [r7, #0]
 800d18a:	68b9      	ldr	r1, [r7, #8]
 800d18c:	68f8      	ldr	r0, [r7, #12]
 800d18e:	f000 f8a8 	bl	800d2e2 <prvReadBytesFromBuffer>
 800d192:	61b8      	str	r0, [r7, #24]

	return xReceivedLength;
 800d194:	69bb      	ldr	r3, [r7, #24]
}
 800d196:	4618      	mov	r0, r3
 800d198:	3720      	adds	r7, #32
 800d19a:	46bd      	mov	sp, r7
 800d19c:	bd80      	pop	{r7, pc}

0800d19e <xStreamBufferIsFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xStreamBufferIsFull( StreamBufferHandle_t xStreamBuffer )
{
 800d19e:	b580      	push	{r7, lr}
 800d1a0:	b086      	sub	sp, #24
 800d1a2:	af00      	add	r7, sp, #0
 800d1a4:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
size_t xBytesToStoreMessageLength;
const StreamBuffer_t * const pxStreamBuffer = ( StreamBuffer_t * ) xStreamBuffer; /*lint !e9087 !e9079 Safe cast as StreamBufferHandle_t is opaque Streambuffer_t. */
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxStreamBuffer );
 800d1aa:	68fb      	ldr	r3, [r7, #12]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d10a      	bne.n	800d1c6 <xStreamBufferIsFull+0x28>
	__asm volatile
 800d1b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d1b4:	f383 8811 	msr	BASEPRI, r3
 800d1b8:	f3bf 8f6f 	isb	sy
 800d1bc:	f3bf 8f4f 	dsb	sy
 800d1c0:	60bb      	str	r3, [r7, #8]
}
 800d1c2:	bf00      	nop
 800d1c4:	e7fe      	b.n	800d1c4 <xStreamBufferIsFull+0x26>

	/* This generic version of the receive function is used by both message
	buffers, which store discrete messages, and stream buffers, which store a
	continuous stream of bytes.  Discrete messages include an additional
	sbBYTES_TO_STORE_MESSAGE_LENGTH bytes that hold the length of the message. */
	if( ( pxStreamBuffer->ucFlags & sbFLAGS_IS_MESSAGE_BUFFER ) != ( uint8_t ) 0 )
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	7f1b      	ldrb	r3, [r3, #28]
 800d1ca:	f003 0301 	and.w	r3, r3, #1
 800d1ce:	2b00      	cmp	r3, #0
 800d1d0:	d002      	beq.n	800d1d8 <xStreamBufferIsFull+0x3a>
	{
		xBytesToStoreMessageLength = sbBYTES_TO_STORE_MESSAGE_LENGTH;
 800d1d2:	2304      	movs	r3, #4
 800d1d4:	613b      	str	r3, [r7, #16]
 800d1d6:	e001      	b.n	800d1dc <xStreamBufferIsFull+0x3e>
	}
	else
	{
		xBytesToStoreMessageLength = 0;
 800d1d8:	2300      	movs	r3, #0
 800d1da:	613b      	str	r3, [r7, #16]
	}

	/* True if the available space equals zero. */
	if( xStreamBufferSpacesAvailable( xStreamBuffer ) <= xBytesToStoreMessageLength )
 800d1dc:	6878      	ldr	r0, [r7, #4]
 800d1de:	f7ff fe02 	bl	800cde6 <xStreamBufferSpacesAvailable>
 800d1e2:	4602      	mov	r2, r0
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	4293      	cmp	r3, r2
 800d1e8:	d302      	bcc.n	800d1f0 <xStreamBufferIsFull+0x52>
	{
		xReturn = pdTRUE;
 800d1ea:	2301      	movs	r3, #1
 800d1ec:	617b      	str	r3, [r7, #20]
 800d1ee:	e001      	b.n	800d1f4 <xStreamBufferIsFull+0x56>
	}
	else
	{
		xReturn = pdFALSE;
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800d1f4:	697b      	ldr	r3, [r7, #20]
}
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	3718      	adds	r7, #24
 800d1fa:	46bd      	mov	sp, r7
 800d1fc:	bd80      	pop	{r7, pc}

0800d1fe <prvWriteBytesToBuffer>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static size_t prvWriteBytesToBuffer( StreamBuffer_t * const pxStreamBuffer, const uint8_t *pucData, size_t xCount )
{
 800d1fe:	b580      	push	{r7, lr}
 800d200:	b08a      	sub	sp, #40	; 0x28
 800d202:	af00      	add	r7, sp, #0
 800d204:	60f8      	str	r0, [r7, #12]
 800d206:	60b9      	str	r1, [r7, #8]
 800d208:	607a      	str	r2, [r7, #4]
size_t xNextHead, xFirstLength;

	configASSERT( xCount > ( size_t ) 0 );
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d10a      	bne.n	800d226 <prvWriteBytesToBuffer+0x28>
	__asm volatile
 800d210:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d214:	f383 8811 	msr	BASEPRI, r3
 800d218:	f3bf 8f6f 	isb	sy
 800d21c:	f3bf 8f4f 	dsb	sy
 800d220:	61fb      	str	r3, [r7, #28]
}
 800d222:	bf00      	nop
 800d224:	e7fe      	b.n	800d224 <prvWriteBytesToBuffer+0x26>

	xNextHead = pxStreamBuffer->xHead;
 800d226:	68fb      	ldr	r3, [r7, #12]
 800d228:	685b      	ldr	r3, [r3, #4]
 800d22a:	627b      	str	r3, [r7, #36]	; 0x24

	/* Calculate the number of bytes that can be added in the first write -
	which may be less than the total number of bytes that need to be added if
	the buffer will wrap back to the beginning. */
	xFirstLength = configMIN( pxStreamBuffer->xLength - xNextHead, xCount );
 800d22c:	68fb      	ldr	r3, [r7, #12]
 800d22e:	689a      	ldr	r2, [r3, #8]
 800d230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d232:	1ad3      	subs	r3, r2, r3
 800d234:	687a      	ldr	r2, [r7, #4]
 800d236:	4293      	cmp	r3, r2
 800d238:	bf28      	it	cs
 800d23a:	4613      	movcs	r3, r2
 800d23c:	623b      	str	r3, [r7, #32]

	/* Write as many bytes as can be written in the first write. */
	configASSERT( ( xNextHead + xFirstLength ) <= pxStreamBuffer->xLength );
 800d23e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d240:	6a3b      	ldr	r3, [r7, #32]
 800d242:	441a      	add	r2, r3
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	689b      	ldr	r3, [r3, #8]
 800d248:	429a      	cmp	r2, r3
 800d24a:	d90a      	bls.n	800d262 <prvWriteBytesToBuffer+0x64>
	__asm volatile
 800d24c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d250:	f383 8811 	msr	BASEPRI, r3
 800d254:	f3bf 8f6f 	isb	sy
 800d258:	f3bf 8f4f 	dsb	sy
 800d25c:	61bb      	str	r3, [r7, #24]
}
 800d25e:	bf00      	nop
 800d260:	e7fe      	b.n	800d260 <prvWriteBytesToBuffer+0x62>
	memcpy( ( void* ) ( &( pxStreamBuffer->pucBuffer[ xNextHead ] ) ), ( const void * ) pucData, xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	699a      	ldr	r2, [r3, #24]
 800d266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d268:	4413      	add	r3, r2
 800d26a:	6a3a      	ldr	r2, [r7, #32]
 800d26c:	68b9      	ldr	r1, [r7, #8]
 800d26e:	4618      	mov	r0, r3
 800d270:	f002 f936 	bl	800f4e0 <memcpy>

	/* If the number of bytes written was less than the number that could be
	written in the first write... */
	if( xCount > xFirstLength )
 800d274:	687a      	ldr	r2, [r7, #4]
 800d276:	6a3b      	ldr	r3, [r7, #32]
 800d278:	429a      	cmp	r2, r3
 800d27a:	d91c      	bls.n	800d2b6 <prvWriteBytesToBuffer+0xb8>
	{
		/* ...then write the remaining bytes to the start of the buffer. */
		configASSERT( ( xCount - xFirstLength ) <= pxStreamBuffer->xLength );
 800d27c:	687a      	ldr	r2, [r7, #4]
 800d27e:	6a3b      	ldr	r3, [r7, #32]
 800d280:	1ad2      	subs	r2, r2, r3
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	689b      	ldr	r3, [r3, #8]
 800d286:	429a      	cmp	r2, r3
 800d288:	d90a      	bls.n	800d2a0 <prvWriteBytesToBuffer+0xa2>
	__asm volatile
 800d28a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d28e:	f383 8811 	msr	BASEPRI, r3
 800d292:	f3bf 8f6f 	isb	sy
 800d296:	f3bf 8f4f 	dsb	sy
 800d29a:	617b      	str	r3, [r7, #20]
}
 800d29c:	bf00      	nop
 800d29e:	e7fe      	b.n	800d29e <prvWriteBytesToBuffer+0xa0>
		memcpy( ( void * ) pxStreamBuffer->pucBuffer, ( const void * ) &( pucData[ xFirstLength ] ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800d2a0:	68fb      	ldr	r3, [r7, #12]
 800d2a2:	6998      	ldr	r0, [r3, #24]
 800d2a4:	68ba      	ldr	r2, [r7, #8]
 800d2a6:	6a3b      	ldr	r3, [r7, #32]
 800d2a8:	18d1      	adds	r1, r2, r3
 800d2aa:	687a      	ldr	r2, [r7, #4]
 800d2ac:	6a3b      	ldr	r3, [r7, #32]
 800d2ae:	1ad3      	subs	r3, r2, r3
 800d2b0:	461a      	mov	r2, r3
 800d2b2:	f002 f915 	bl	800f4e0 <memcpy>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	xNextHead += xCount;
 800d2b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2b8:	687b      	ldr	r3, [r7, #4]
 800d2ba:	4413      	add	r3, r2
 800d2bc:	627b      	str	r3, [r7, #36]	; 0x24
	if( xNextHead >= pxStreamBuffer->xLength )
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	689b      	ldr	r3, [r3, #8]
 800d2c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2c4:	429a      	cmp	r2, r3
 800d2c6:	d304      	bcc.n	800d2d2 <prvWriteBytesToBuffer+0xd4>
	{
		xNextHead -= pxStreamBuffer->xLength;
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	689b      	ldr	r3, [r3, #8]
 800d2cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2ce:	1ad3      	subs	r3, r2, r3
 800d2d0:	627b      	str	r3, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxStreamBuffer->xHead = xNextHead;
 800d2d2:	68fb      	ldr	r3, [r7, #12]
 800d2d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d2d6:	605a      	str	r2, [r3, #4]

	return xCount;
 800d2d8:	687b      	ldr	r3, [r7, #4]
}
 800d2da:	4618      	mov	r0, r3
 800d2dc:	3728      	adds	r7, #40	; 0x28
 800d2de:	46bd      	mov	sp, r7
 800d2e0:	bd80      	pop	{r7, pc}

0800d2e2 <prvReadBytesFromBuffer>:
/*-----------------------------------------------------------*/

static size_t prvReadBytesFromBuffer( StreamBuffer_t *pxStreamBuffer, uint8_t *pucData, size_t xMaxCount, size_t xBytesAvailable )
{
 800d2e2:	b580      	push	{r7, lr}
 800d2e4:	b08a      	sub	sp, #40	; 0x28
 800d2e6:	af00      	add	r7, sp, #0
 800d2e8:	60f8      	str	r0, [r7, #12]
 800d2ea:	60b9      	str	r1, [r7, #8]
 800d2ec:	607a      	str	r2, [r7, #4]
 800d2ee:	603b      	str	r3, [r7, #0]
size_t xCount, xFirstLength, xNextTail;

	/* Use the minimum of the wanted bytes and the available bytes. */
	xCount = configMIN( xBytesAvailable, xMaxCount );
 800d2f0:	687a      	ldr	r2, [r7, #4]
 800d2f2:	683b      	ldr	r3, [r7, #0]
 800d2f4:	4293      	cmp	r3, r2
 800d2f6:	bf28      	it	cs
 800d2f8:	4613      	movcs	r3, r2
 800d2fa:	623b      	str	r3, [r7, #32]

	if( xCount > ( size_t ) 0 )
 800d2fc:	6a3b      	ldr	r3, [r7, #32]
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d064      	beq.n	800d3cc <prvReadBytesFromBuffer+0xea>
	{
		xNextTail = pxStreamBuffer->xTail;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	627b      	str	r3, [r7, #36]	; 0x24

		/* Calculate the number of bytes that can be read - which may be
		less than the number wanted if the data wraps around to the start of
		the buffer. */
		xFirstLength = configMIN( pxStreamBuffer->xLength - xNextTail, xCount );
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	689a      	ldr	r2, [r3, #8]
 800d30c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d30e:	1ad3      	subs	r3, r2, r3
 800d310:	6a3a      	ldr	r2, [r7, #32]
 800d312:	4293      	cmp	r3, r2
 800d314:	bf28      	it	cs
 800d316:	4613      	movcs	r3, r2
 800d318:	61fb      	str	r3, [r7, #28]

		/* Obtain the number of bytes it is possible to obtain in the first
		read.  Asserts check bounds of read and write. */
		configASSERT( xFirstLength <= xMaxCount );
 800d31a:	69fa      	ldr	r2, [r7, #28]
 800d31c:	687b      	ldr	r3, [r7, #4]
 800d31e:	429a      	cmp	r2, r3
 800d320:	d90a      	bls.n	800d338 <prvReadBytesFromBuffer+0x56>
	__asm volatile
 800d322:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d326:	f383 8811 	msr	BASEPRI, r3
 800d32a:	f3bf 8f6f 	isb	sy
 800d32e:	f3bf 8f4f 	dsb	sy
 800d332:	61bb      	str	r3, [r7, #24]
}
 800d334:	bf00      	nop
 800d336:	e7fe      	b.n	800d336 <prvReadBytesFromBuffer+0x54>
		configASSERT( ( xNextTail + xFirstLength ) <= pxStreamBuffer->xLength );
 800d338:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d33a:	69fb      	ldr	r3, [r7, #28]
 800d33c:	441a      	add	r2, r3
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	689b      	ldr	r3, [r3, #8]
 800d342:	429a      	cmp	r2, r3
 800d344:	d90a      	bls.n	800d35c <prvReadBytesFromBuffer+0x7a>
	__asm volatile
 800d346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d34a:	f383 8811 	msr	BASEPRI, r3
 800d34e:	f3bf 8f6f 	isb	sy
 800d352:	f3bf 8f4f 	dsb	sy
 800d356:	617b      	str	r3, [r7, #20]
}
 800d358:	bf00      	nop
 800d35a:	e7fe      	b.n	800d35a <prvReadBytesFromBuffer+0x78>
		memcpy( ( void * ) pucData, ( const void * ) &( pxStreamBuffer->pucBuffer[ xNextTail ] ), xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800d35c:	68fb      	ldr	r3, [r7, #12]
 800d35e:	699a      	ldr	r2, [r3, #24]
 800d360:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d362:	4413      	add	r3, r2
 800d364:	69fa      	ldr	r2, [r7, #28]
 800d366:	4619      	mov	r1, r3
 800d368:	68b8      	ldr	r0, [r7, #8]
 800d36a:	f002 f8b9 	bl	800f4e0 <memcpy>

		/* If the total number of wanted bytes is greater than the number
		that could be read in the first read... */
		if( xCount > xFirstLength )
 800d36e:	6a3a      	ldr	r2, [r7, #32]
 800d370:	69fb      	ldr	r3, [r7, #28]
 800d372:	429a      	cmp	r2, r3
 800d374:	d919      	bls.n	800d3aa <prvReadBytesFromBuffer+0xc8>
		{
			/*...then read the remaining bytes from the start of the buffer. */
			configASSERT( xCount <= xMaxCount );
 800d376:	6a3a      	ldr	r2, [r7, #32]
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	429a      	cmp	r2, r3
 800d37c:	d90a      	bls.n	800d394 <prvReadBytesFromBuffer+0xb2>
	__asm volatile
 800d37e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d382:	f383 8811 	msr	BASEPRI, r3
 800d386:	f3bf 8f6f 	isb	sy
 800d38a:	f3bf 8f4f 	dsb	sy
 800d38e:	613b      	str	r3, [r7, #16]
}
 800d390:	bf00      	nop
 800d392:	e7fe      	b.n	800d392 <prvReadBytesFromBuffer+0xb0>
			memcpy( ( void * ) &( pucData[ xFirstLength ] ), ( void * ) ( pxStreamBuffer->pucBuffer ), xCount - xFirstLength ); /*lint !e9087 memcpy() requires void *. */
 800d394:	68ba      	ldr	r2, [r7, #8]
 800d396:	69fb      	ldr	r3, [r7, #28]
 800d398:	18d0      	adds	r0, r2, r3
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	6999      	ldr	r1, [r3, #24]
 800d39e:	6a3a      	ldr	r2, [r7, #32]
 800d3a0:	69fb      	ldr	r3, [r7, #28]
 800d3a2:	1ad3      	subs	r3, r2, r3
 800d3a4:	461a      	mov	r2, r3
 800d3a6:	f002 f89b 	bl	800f4e0 <memcpy>
			mtCOVERAGE_TEST_MARKER();
		}

		/* Move the tail pointer to effectively remove the data read from
		the buffer. */
		xNextTail += xCount;
 800d3aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3ac:	6a3b      	ldr	r3, [r7, #32]
 800d3ae:	4413      	add	r3, r2
 800d3b0:	627b      	str	r3, [r7, #36]	; 0x24

		if( xNextTail >= pxStreamBuffer->xLength )
 800d3b2:	68fb      	ldr	r3, [r7, #12]
 800d3b4:	689b      	ldr	r3, [r3, #8]
 800d3b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3b8:	429a      	cmp	r2, r3
 800d3ba:	d304      	bcc.n	800d3c6 <prvReadBytesFromBuffer+0xe4>
		{
			xNextTail -= pxStreamBuffer->xLength;
 800d3bc:	68fb      	ldr	r3, [r7, #12]
 800d3be:	689b      	ldr	r3, [r3, #8]
 800d3c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3c2:	1ad3      	subs	r3, r2, r3
 800d3c4:	627b      	str	r3, [r7, #36]	; 0x24
		}

		pxStreamBuffer->xTail = xNextTail;
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d3ca:	601a      	str	r2, [r3, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800d3cc:	6a3b      	ldr	r3, [r7, #32]
}
 800d3ce:	4618      	mov	r0, r3
 800d3d0:	3728      	adds	r7, #40	; 0x28
 800d3d2:	46bd      	mov	sp, r7
 800d3d4:	bd80      	pop	{r7, pc}

0800d3d6 <prvBytesInBuffer>:
/*-----------------------------------------------------------*/

static size_t prvBytesInBuffer( const StreamBuffer_t * const pxStreamBuffer )
{
 800d3d6:	b480      	push	{r7}
 800d3d8:	b085      	sub	sp, #20
 800d3da:	af00      	add	r7, sp, #0
 800d3dc:	6078      	str	r0, [r7, #4]
/* Returns the distance between xTail and xHead. */
size_t xCount;

	xCount = pxStreamBuffer->xLength + pxStreamBuffer->xHead;
 800d3de:	687b      	ldr	r3, [r7, #4]
 800d3e0:	689a      	ldr	r2, [r3, #8]
 800d3e2:	687b      	ldr	r3, [r7, #4]
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	4413      	add	r3, r2
 800d3e8:	60fb      	str	r3, [r7, #12]
	xCount -= pxStreamBuffer->xTail;
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	68fa      	ldr	r2, [r7, #12]
 800d3f0:	1ad3      	subs	r3, r2, r3
 800d3f2:	60fb      	str	r3, [r7, #12]
	if ( xCount >= pxStreamBuffer->xLength )
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	689b      	ldr	r3, [r3, #8]
 800d3f8:	68fa      	ldr	r2, [r7, #12]
 800d3fa:	429a      	cmp	r2, r3
 800d3fc:	d304      	bcc.n	800d408 <prvBytesInBuffer+0x32>
	{
		xCount -= pxStreamBuffer->xLength;
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	689b      	ldr	r3, [r3, #8]
 800d402:	68fa      	ldr	r2, [r7, #12]
 800d404:	1ad3      	subs	r3, r2, r3
 800d406:	60fb      	str	r3, [r7, #12]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xCount;
 800d408:	68fb      	ldr	r3, [r7, #12]
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3714      	adds	r7, #20
 800d40e:	46bd      	mov	sp, r7
 800d410:	bc80      	pop	{r7}
 800d412:	4770      	bx	lr

0800d414 <prvInitialiseNewStreamBuffer>:
static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
										  uint8_t * const pucBuffer,
										  size_t xBufferSizeBytes,
										  size_t xTriggerLevelBytes,
										  BaseType_t xIsMessageBuffer )
{
 800d414:	b580      	push	{r7, lr}
 800d416:	b086      	sub	sp, #24
 800d418:	af00      	add	r7, sp, #0
 800d41a:	60f8      	str	r0, [r7, #12]
 800d41c:	60b9      	str	r1, [r7, #8]
 800d41e:	607a      	str	r2, [r7, #4]
 800d420:	603b      	str	r3, [r7, #0]
	#if( configASSERT_DEFINED == 1 )
	{
		/* The value written just has to be identifiable when looking at the
		memory.  Don't use 0xA5 as that is the stack fill value and could
		result in confusion as to what is actually being observed. */
		const BaseType_t xWriteValue = 0x55;
 800d422:	2355      	movs	r3, #85	; 0x55
 800d424:	617b      	str	r3, [r7, #20]
		configASSERT( memset( pucBuffer, ( int ) xWriteValue, xBufferSizeBytes ) == pucBuffer );
 800d426:	687a      	ldr	r2, [r7, #4]
 800d428:	6979      	ldr	r1, [r7, #20]
 800d42a:	68b8      	ldr	r0, [r7, #8]
 800d42c:	f002 f866 	bl	800f4fc <memset>
 800d430:	4602      	mov	r2, r0
 800d432:	68bb      	ldr	r3, [r7, #8]
 800d434:	4293      	cmp	r3, r2
 800d436:	d00a      	beq.n	800d44e <prvInitialiseNewStreamBuffer+0x3a>
	__asm volatile
 800d438:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d43c:	f383 8811 	msr	BASEPRI, r3
 800d440:	f3bf 8f6f 	isb	sy
 800d444:	f3bf 8f4f 	dsb	sy
 800d448:	613b      	str	r3, [r7, #16]
}
 800d44a:	bf00      	nop
 800d44c:	e7fe      	b.n	800d44c <prvInitialiseNewStreamBuffer+0x38>
	}
	#endif

	memset( ( void * ) pxStreamBuffer, 0x00, sizeof( StreamBuffer_t ) ); /*lint !e9087 memset() requires void *. */
 800d44e:	2220      	movs	r2, #32
 800d450:	2100      	movs	r1, #0
 800d452:	68f8      	ldr	r0, [r7, #12]
 800d454:	f002 f852 	bl	800f4fc <memset>
	pxStreamBuffer->pucBuffer = pucBuffer;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	68ba      	ldr	r2, [r7, #8]
 800d45c:	619a      	str	r2, [r3, #24]
	pxStreamBuffer->xLength = xBufferSizeBytes;
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	687a      	ldr	r2, [r7, #4]
 800d462:	609a      	str	r2, [r3, #8]
	pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	683a      	ldr	r2, [r7, #0]
 800d468:	60da      	str	r2, [r3, #12]

	if( xIsMessageBuffer != pdFALSE )
 800d46a:	6a3b      	ldr	r3, [r7, #32]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d006      	beq.n	800d47e <prvInitialiseNewStreamBuffer+0x6a>
	{
		pxStreamBuffer->ucFlags |= sbFLAGS_IS_MESSAGE_BUFFER;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	7f1b      	ldrb	r3, [r3, #28]
 800d474:	f043 0301 	orr.w	r3, r3, #1
 800d478:	b2da      	uxtb	r2, r3
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	771a      	strb	r2, [r3, #28]
	}
}
 800d47e:	bf00      	nop
 800d480:	3718      	adds	r7, #24
 800d482:	46bd      	mov	sp, r7
 800d484:	bd80      	pop	{r7, pc}

0800d486 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800d486:	b580      	push	{r7, lr}
 800d488:	b08e      	sub	sp, #56	; 0x38
 800d48a:	af04      	add	r7, sp, #16
 800d48c:	60f8      	str	r0, [r7, #12]
 800d48e:	60b9      	str	r1, [r7, #8]
 800d490:	607a      	str	r2, [r7, #4]
 800d492:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800d494:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d496:	2b00      	cmp	r3, #0
 800d498:	d10a      	bne.n	800d4b0 <xTaskCreateStatic+0x2a>
	__asm volatile
 800d49a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d49e:	f383 8811 	msr	BASEPRI, r3
 800d4a2:	f3bf 8f6f 	isb	sy
 800d4a6:	f3bf 8f4f 	dsb	sy
 800d4aa:	623b      	str	r3, [r7, #32]
}
 800d4ac:	bf00      	nop
 800d4ae:	e7fe      	b.n	800d4ae <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800d4b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b2:	2b00      	cmp	r3, #0
 800d4b4:	d10a      	bne.n	800d4cc <xTaskCreateStatic+0x46>
	__asm volatile
 800d4b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4ba:	f383 8811 	msr	BASEPRI, r3
 800d4be:	f3bf 8f6f 	isb	sy
 800d4c2:	f3bf 8f4f 	dsb	sy
 800d4c6:	61fb      	str	r3, [r7, #28]
}
 800d4c8:	bf00      	nop
 800d4ca:	e7fe      	b.n	800d4ca <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800d4cc:	2354      	movs	r3, #84	; 0x54
 800d4ce:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800d4d0:	693b      	ldr	r3, [r7, #16]
 800d4d2:	2b54      	cmp	r3, #84	; 0x54
 800d4d4:	d00a      	beq.n	800d4ec <xTaskCreateStatic+0x66>
	__asm volatile
 800d4d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d4da:	f383 8811 	msr	BASEPRI, r3
 800d4de:	f3bf 8f6f 	isb	sy
 800d4e2:	f3bf 8f4f 	dsb	sy
 800d4e6:	61bb      	str	r3, [r7, #24]
}
 800d4e8:	bf00      	nop
 800d4ea:	e7fe      	b.n	800d4ea <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800d4ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d01e      	beq.n	800d530 <xTaskCreateStatic+0xaa>
 800d4f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d4f4:	2b00      	cmp	r3, #0
 800d4f6:	d01b      	beq.n	800d530 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800d4f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4fa:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800d4fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d4fe:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d500:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800d502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d504:	2202      	movs	r2, #2
 800d506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800d50a:	2300      	movs	r3, #0
 800d50c:	9303      	str	r3, [sp, #12]
 800d50e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d510:	9302      	str	r3, [sp, #8]
 800d512:	f107 0314 	add.w	r3, r7, #20
 800d516:	9301      	str	r3, [sp, #4]
 800d518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d51a:	9300      	str	r3, [sp, #0]
 800d51c:	683b      	ldr	r3, [r7, #0]
 800d51e:	687a      	ldr	r2, [r7, #4]
 800d520:	68b9      	ldr	r1, [r7, #8]
 800d522:	68f8      	ldr	r0, [r7, #12]
 800d524:	f000 f850 	bl	800d5c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d528:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800d52a:	f000 f8d5 	bl	800d6d8 <prvAddNewTaskToReadyList>
 800d52e:	e001      	b.n	800d534 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 800d530:	2300      	movs	r3, #0
 800d532:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800d534:	697b      	ldr	r3, [r7, #20]
	}
 800d536:	4618      	mov	r0, r3
 800d538:	3728      	adds	r7, #40	; 0x28
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bd80      	pop	{r7, pc}

0800d53e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800d53e:	b580      	push	{r7, lr}
 800d540:	b08c      	sub	sp, #48	; 0x30
 800d542:	af04      	add	r7, sp, #16
 800d544:	60f8      	str	r0, [r7, #12]
 800d546:	60b9      	str	r1, [r7, #8]
 800d548:	603b      	str	r3, [r7, #0]
 800d54a:	4613      	mov	r3, r2
 800d54c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d54e:	88fb      	ldrh	r3, [r7, #6]
 800d550:	009b      	lsls	r3, r3, #2
 800d552:	4618      	mov	r0, r3
 800d554:	f001 fd92 	bl	800f07c <pvPortMalloc>
 800d558:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	2b00      	cmp	r3, #0
 800d55e:	d00e      	beq.n	800d57e <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800d560:	2054      	movs	r0, #84	; 0x54
 800d562:	f001 fd8b 	bl	800f07c <pvPortMalloc>
 800d566:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800d568:	69fb      	ldr	r3, [r7, #28]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d003      	beq.n	800d576 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800d56e:	69fb      	ldr	r3, [r7, #28]
 800d570:	697a      	ldr	r2, [r7, #20]
 800d572:	631a      	str	r2, [r3, #48]	; 0x30
 800d574:	e005      	b.n	800d582 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800d576:	6978      	ldr	r0, [r7, #20]
 800d578:	f001 fe44 	bl	800f204 <vPortFree>
 800d57c:	e001      	b.n	800d582 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800d57e:	2300      	movs	r3, #0
 800d580:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800d582:	69fb      	ldr	r3, [r7, #28]
 800d584:	2b00      	cmp	r3, #0
 800d586:	d017      	beq.n	800d5b8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800d588:	69fb      	ldr	r3, [r7, #28]
 800d58a:	2200      	movs	r2, #0
 800d58c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800d590:	88fa      	ldrh	r2, [r7, #6]
 800d592:	2300      	movs	r3, #0
 800d594:	9303      	str	r3, [sp, #12]
 800d596:	69fb      	ldr	r3, [r7, #28]
 800d598:	9302      	str	r3, [sp, #8]
 800d59a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d59c:	9301      	str	r3, [sp, #4]
 800d59e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d5a0:	9300      	str	r3, [sp, #0]
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	68b9      	ldr	r1, [r7, #8]
 800d5a6:	68f8      	ldr	r0, [r7, #12]
 800d5a8:	f000 f80e 	bl	800d5c8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800d5ac:	69f8      	ldr	r0, [r7, #28]
 800d5ae:	f000 f893 	bl	800d6d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800d5b2:	2301      	movs	r3, #1
 800d5b4:	61bb      	str	r3, [r7, #24]
 800d5b6:	e002      	b.n	800d5be <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800d5b8:	f04f 33ff 	mov.w	r3, #4294967295
 800d5bc:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800d5be:	69bb      	ldr	r3, [r7, #24]
	}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	3720      	adds	r7, #32
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	bd80      	pop	{r7, pc}

0800d5c8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b088      	sub	sp, #32
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	60f8      	str	r0, [r7, #12]
 800d5d0:	60b9      	str	r1, [r7, #8]
 800d5d2:	607a      	str	r2, [r7, #4]
 800d5d4:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800d5d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5d8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	009b      	lsls	r3, r3, #2
 800d5de:	461a      	mov	r2, r3
 800d5e0:	21a5      	movs	r1, #165	; 0xa5
 800d5e2:	f001 ff8b 	bl	800f4fc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 800d5e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d5e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d5ea:	687b      	ldr	r3, [r7, #4]
 800d5ec:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800d5f0:	3b01      	subs	r3, #1
 800d5f2:	009b      	lsls	r3, r3, #2
 800d5f4:	4413      	add	r3, r2
 800d5f6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 800d5f8:	69bb      	ldr	r3, [r7, #24]
 800d5fa:	f023 0307 	bic.w	r3, r3, #7
 800d5fe:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800d600:	69bb      	ldr	r3, [r7, #24]
 800d602:	f003 0307 	and.w	r3, r3, #7
 800d606:	2b00      	cmp	r3, #0
 800d608:	d00a      	beq.n	800d620 <prvInitialiseNewTask+0x58>
	__asm volatile
 800d60a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d60e:	f383 8811 	msr	BASEPRI, r3
 800d612:	f3bf 8f6f 	isb	sy
 800d616:	f3bf 8f4f 	dsb	sy
 800d61a:	617b      	str	r3, [r7, #20]
}
 800d61c:	bf00      	nop
 800d61e:	e7fe      	b.n	800d61e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d620:	2300      	movs	r3, #0
 800d622:	61fb      	str	r3, [r7, #28]
 800d624:	e012      	b.n	800d64c <prvInitialiseNewTask+0x84>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800d626:	68ba      	ldr	r2, [r7, #8]
 800d628:	69fb      	ldr	r3, [r7, #28]
 800d62a:	4413      	add	r3, r2
 800d62c:	7819      	ldrb	r1, [r3, #0]
 800d62e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d630:	69fb      	ldr	r3, [r7, #28]
 800d632:	4413      	add	r3, r2
 800d634:	3334      	adds	r3, #52	; 0x34
 800d636:	460a      	mov	r2, r1
 800d638:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 800d63a:	68ba      	ldr	r2, [r7, #8]
 800d63c:	69fb      	ldr	r3, [r7, #28]
 800d63e:	4413      	add	r3, r2
 800d640:	781b      	ldrb	r3, [r3, #0]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d006      	beq.n	800d654 <prvInitialiseNewTask+0x8c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800d646:	69fb      	ldr	r3, [r7, #28]
 800d648:	3301      	adds	r3, #1
 800d64a:	61fb      	str	r3, [r7, #28]
 800d64c:	69fb      	ldr	r3, [r7, #28]
 800d64e:	2b0f      	cmp	r3, #15
 800d650:	d9e9      	bls.n	800d626 <prvInitialiseNewTask+0x5e>
 800d652:	e000      	b.n	800d656 <prvInitialiseNewTask+0x8e>
		{
			break;
 800d654:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800d656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d658:	2200      	movs	r2, #0
 800d65a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800d65e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d660:	2b06      	cmp	r3, #6
 800d662:	d901      	bls.n	800d668 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800d664:	2306      	movs	r3, #6
 800d666:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800d668:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d66a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d66c:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800d66e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d670:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800d672:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 800d674:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d676:	2200      	movs	r2, #0
 800d678:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800d67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d67c:	3304      	adds	r3, #4
 800d67e:	4618      	mov	r0, r3
 800d680:	f7fe fdbf 	bl	800c202 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800d684:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d686:	3318      	adds	r3, #24
 800d688:	4618      	mov	r0, r3
 800d68a:	f7fe fdba 	bl	800c202 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800d68e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d690:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d692:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800d694:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d696:	f1c3 0207 	rsb	r2, r3, #7
 800d69a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d69c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800d69e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6a2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800d6a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800d6aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6ac:	2200      	movs	r2, #0
 800d6ae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800d6b2:	683a      	ldr	r2, [r7, #0]
 800d6b4:	68f9      	ldr	r1, [r7, #12]
 800d6b6:	69b8      	ldr	r0, [r7, #24]
 800d6b8:	f001 faee 	bl	800ec98 <pxPortInitialiseStack>
 800d6bc:	4602      	mov	r2, r0
 800d6be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d6c0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 800d6c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6c4:	2b00      	cmp	r3, #0
 800d6c6:	d002      	beq.n	800d6ce <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800d6c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d6ca:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d6cc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d6ce:	bf00      	nop
 800d6d0:	3720      	adds	r7, #32
 800d6d2:	46bd      	mov	sp, r7
 800d6d4:	bd80      	pop	{r7, pc}
	...

0800d6d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800d6d8:	b580      	push	{r7, lr}
 800d6da:	b082      	sub	sp, #8
 800d6dc:	af00      	add	r7, sp, #0
 800d6de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800d6e0:	f001 fbcc 	bl	800ee7c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800d6e4:	4b2a      	ldr	r3, [pc, #168]	; (800d790 <prvAddNewTaskToReadyList+0xb8>)
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	4a29      	ldr	r2, [pc, #164]	; (800d790 <prvAddNewTaskToReadyList+0xb8>)
 800d6ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800d6ee:	4b29      	ldr	r3, [pc, #164]	; (800d794 <prvAddNewTaskToReadyList+0xbc>)
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d109      	bne.n	800d70a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800d6f6:	4a27      	ldr	r2, [pc, #156]	; (800d794 <prvAddNewTaskToReadyList+0xbc>)
 800d6f8:	687b      	ldr	r3, [r7, #4]
 800d6fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800d6fc:	4b24      	ldr	r3, [pc, #144]	; (800d790 <prvAddNewTaskToReadyList+0xb8>)
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	2b01      	cmp	r3, #1
 800d702:	d110      	bne.n	800d726 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800d704:	f000 fc42 	bl	800df8c <prvInitialiseTaskLists>
 800d708:	e00d      	b.n	800d726 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800d70a:	4b23      	ldr	r3, [pc, #140]	; (800d798 <prvAddNewTaskToReadyList+0xc0>)
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	2b00      	cmp	r3, #0
 800d710:	d109      	bne.n	800d726 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800d712:	4b20      	ldr	r3, [pc, #128]	; (800d794 <prvAddNewTaskToReadyList+0xbc>)
 800d714:	681b      	ldr	r3, [r3, #0]
 800d716:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d71c:	429a      	cmp	r2, r3
 800d71e:	d802      	bhi.n	800d726 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800d720:	4a1c      	ldr	r2, [pc, #112]	; (800d794 <prvAddNewTaskToReadyList+0xbc>)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800d726:	4b1d      	ldr	r3, [pc, #116]	; (800d79c <prvAddNewTaskToReadyList+0xc4>)
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	3301      	adds	r3, #1
 800d72c:	4a1b      	ldr	r2, [pc, #108]	; (800d79c <prvAddNewTaskToReadyList+0xc4>)
 800d72e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d734:	2201      	movs	r2, #1
 800d736:	409a      	lsls	r2, r3
 800d738:	4b19      	ldr	r3, [pc, #100]	; (800d7a0 <prvAddNewTaskToReadyList+0xc8>)
 800d73a:	681b      	ldr	r3, [r3, #0]
 800d73c:	4313      	orrs	r3, r2
 800d73e:	4a18      	ldr	r2, [pc, #96]	; (800d7a0 <prvAddNewTaskToReadyList+0xc8>)
 800d740:	6013      	str	r3, [r2, #0]
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d746:	4613      	mov	r3, r2
 800d748:	009b      	lsls	r3, r3, #2
 800d74a:	4413      	add	r3, r2
 800d74c:	009b      	lsls	r3, r3, #2
 800d74e:	4a15      	ldr	r2, [pc, #84]	; (800d7a4 <prvAddNewTaskToReadyList+0xcc>)
 800d750:	441a      	add	r2, r3
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	3304      	adds	r3, #4
 800d756:	4619      	mov	r1, r3
 800d758:	4610      	mov	r0, r2
 800d75a:	f7fe fd5e 	bl	800c21a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800d75e:	f001 fbbd 	bl	800eedc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800d762:	4b0d      	ldr	r3, [pc, #52]	; (800d798 <prvAddNewTaskToReadyList+0xc0>)
 800d764:	681b      	ldr	r3, [r3, #0]
 800d766:	2b00      	cmp	r3, #0
 800d768:	d00e      	beq.n	800d788 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800d76a:	4b0a      	ldr	r3, [pc, #40]	; (800d794 <prvAddNewTaskToReadyList+0xbc>)
 800d76c:	681b      	ldr	r3, [r3, #0]
 800d76e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d774:	429a      	cmp	r2, r3
 800d776:	d207      	bcs.n	800d788 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800d778:	4b0b      	ldr	r3, [pc, #44]	; (800d7a8 <prvAddNewTaskToReadyList+0xd0>)
 800d77a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d77e:	601a      	str	r2, [r3, #0]
 800d780:	f3bf 8f4f 	dsb	sy
 800d784:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800d788:	bf00      	nop
 800d78a:	3708      	adds	r7, #8
 800d78c:	46bd      	mov	sp, r7
 800d78e:	bd80      	pop	{r7, pc}
 800d790:	20001758 	.word	0x20001758
 800d794:	20001658 	.word	0x20001658
 800d798:	20001764 	.word	0x20001764
 800d79c:	20001774 	.word	0x20001774
 800d7a0:	20001760 	.word	0x20001760
 800d7a4:	2000165c 	.word	0x2000165c
 800d7a8:	e000ed04 	.word	0xe000ed04

0800d7ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800d7ac:	b580      	push	{r7, lr}
 800d7ae:	b084      	sub	sp, #16
 800d7b0:	af00      	add	r7, sp, #0
 800d7b2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800d7b8:	687b      	ldr	r3, [r7, #4]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d017      	beq.n	800d7ee <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800d7be:	4b13      	ldr	r3, [pc, #76]	; (800d80c <vTaskDelay+0x60>)
 800d7c0:	681b      	ldr	r3, [r3, #0]
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d00a      	beq.n	800d7dc <vTaskDelay+0x30>
	__asm volatile
 800d7c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d7ca:	f383 8811 	msr	BASEPRI, r3
 800d7ce:	f3bf 8f6f 	isb	sy
 800d7d2:	f3bf 8f4f 	dsb	sy
 800d7d6:	60bb      	str	r3, [r7, #8]
}
 800d7d8:	bf00      	nop
 800d7da:	e7fe      	b.n	800d7da <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800d7dc:	f000 f880 	bl	800d8e0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800d7e0:	2100      	movs	r1, #0
 800d7e2:	6878      	ldr	r0, [r7, #4]
 800d7e4:	f000 fe6a 	bl	800e4bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800d7e8:	f000 f888 	bl	800d8fc <xTaskResumeAll>
 800d7ec:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800d7ee:	68fb      	ldr	r3, [r7, #12]
 800d7f0:	2b00      	cmp	r3, #0
 800d7f2:	d107      	bne.n	800d804 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800d7f4:	4b06      	ldr	r3, [pc, #24]	; (800d810 <vTaskDelay+0x64>)
 800d7f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d7fa:	601a      	str	r2, [r3, #0]
 800d7fc:	f3bf 8f4f 	dsb	sy
 800d800:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800d804:	bf00      	nop
 800d806:	3710      	adds	r7, #16
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}
 800d80c:	20001780 	.word	0x20001780
 800d810:	e000ed04 	.word	0xe000ed04

0800d814 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800d814:	b580      	push	{r7, lr}
 800d816:	b08a      	sub	sp, #40	; 0x28
 800d818:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800d81a:	2300      	movs	r3, #0
 800d81c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800d81e:	2300      	movs	r3, #0
 800d820:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800d822:	463a      	mov	r2, r7
 800d824:	1d39      	adds	r1, r7, #4
 800d826:	f107 0308 	add.w	r3, r7, #8
 800d82a:	4618      	mov	r0, r3
 800d82c:	f7f7 fb28 	bl	8004e80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800d830:	6839      	ldr	r1, [r7, #0]
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	68ba      	ldr	r2, [r7, #8]
 800d836:	9202      	str	r2, [sp, #8]
 800d838:	9301      	str	r3, [sp, #4]
 800d83a:	2300      	movs	r3, #0
 800d83c:	9300      	str	r3, [sp, #0]
 800d83e:	2300      	movs	r3, #0
 800d840:	460a      	mov	r2, r1
 800d842:	4921      	ldr	r1, [pc, #132]	; (800d8c8 <vTaskStartScheduler+0xb4>)
 800d844:	4821      	ldr	r0, [pc, #132]	; (800d8cc <vTaskStartScheduler+0xb8>)
 800d846:	f7ff fe1e 	bl	800d486 <xTaskCreateStatic>
 800d84a:	4603      	mov	r3, r0
 800d84c:	4a20      	ldr	r2, [pc, #128]	; (800d8d0 <vTaskStartScheduler+0xbc>)
 800d84e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800d850:	4b1f      	ldr	r3, [pc, #124]	; (800d8d0 <vTaskStartScheduler+0xbc>)
 800d852:	681b      	ldr	r3, [r3, #0]
 800d854:	2b00      	cmp	r3, #0
 800d856:	d002      	beq.n	800d85e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800d858:	2301      	movs	r3, #1
 800d85a:	617b      	str	r3, [r7, #20]
 800d85c:	e001      	b.n	800d862 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800d85e:	2300      	movs	r3, #0
 800d860:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	2b01      	cmp	r3, #1
 800d866:	d102      	bne.n	800d86e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800d868:	f000 fe8e 	bl	800e588 <xTimerCreateTimerTask>
 800d86c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800d86e:	697b      	ldr	r3, [r7, #20]
 800d870:	2b01      	cmp	r3, #1
 800d872:	d116      	bne.n	800d8a2 <vTaskStartScheduler+0x8e>
	__asm volatile
 800d874:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d878:	f383 8811 	msr	BASEPRI, r3
 800d87c:	f3bf 8f6f 	isb	sy
 800d880:	f3bf 8f4f 	dsb	sy
 800d884:	613b      	str	r3, [r7, #16]
}
 800d886:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800d888:	4b12      	ldr	r3, [pc, #72]	; (800d8d4 <vTaskStartScheduler+0xc0>)
 800d88a:	f04f 32ff 	mov.w	r2, #4294967295
 800d88e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800d890:	4b11      	ldr	r3, [pc, #68]	; (800d8d8 <vTaskStartScheduler+0xc4>)
 800d892:	2201      	movs	r2, #1
 800d894:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 800d896:	4b11      	ldr	r3, [pc, #68]	; (800d8dc <vTaskStartScheduler+0xc8>)
 800d898:	2200      	movs	r2, #0
 800d89a:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800d89c:	f001 fa7c 	bl	800ed98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800d8a0:	e00e      	b.n	800d8c0 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800d8a2:	697b      	ldr	r3, [r7, #20]
 800d8a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d8a8:	d10a      	bne.n	800d8c0 <vTaskStartScheduler+0xac>
	__asm volatile
 800d8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d8ae:	f383 8811 	msr	BASEPRI, r3
 800d8b2:	f3bf 8f6f 	isb	sy
 800d8b6:	f3bf 8f4f 	dsb	sy
 800d8ba:	60fb      	str	r3, [r7, #12]
}
 800d8bc:	bf00      	nop
 800d8be:	e7fe      	b.n	800d8be <vTaskStartScheduler+0xaa>
}
 800d8c0:	bf00      	nop
 800d8c2:	3718      	adds	r7, #24
 800d8c4:	46bd      	mov	sp, r7
 800d8c6:	bd80      	pop	{r7, pc}
 800d8c8:	08014038 	.word	0x08014038
 800d8cc:	0800df5d 	.word	0x0800df5d
 800d8d0:	2000177c 	.word	0x2000177c
 800d8d4:	20001778 	.word	0x20001778
 800d8d8:	20001764 	.word	0x20001764
 800d8dc:	2000175c 	.word	0x2000175c

0800d8e0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800d8e4:	4b04      	ldr	r3, [pc, #16]	; (800d8f8 <vTaskSuspendAll+0x18>)
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	3301      	adds	r3, #1
 800d8ea:	4a03      	ldr	r2, [pc, #12]	; (800d8f8 <vTaskSuspendAll+0x18>)
 800d8ec:	6013      	str	r3, [r2, #0]
}
 800d8ee:	bf00      	nop
 800d8f0:	46bd      	mov	sp, r7
 800d8f2:	bc80      	pop	{r7}
 800d8f4:	4770      	bx	lr
 800d8f6:	bf00      	nop
 800d8f8:	20001780 	.word	0x20001780

0800d8fc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800d8fc:	b580      	push	{r7, lr}
 800d8fe:	b084      	sub	sp, #16
 800d900:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800d902:	2300      	movs	r3, #0
 800d904:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800d906:	2300      	movs	r3, #0
 800d908:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800d90a:	4b41      	ldr	r3, [pc, #260]	; (800da10 <xTaskResumeAll+0x114>)
 800d90c:	681b      	ldr	r3, [r3, #0]
 800d90e:	2b00      	cmp	r3, #0
 800d910:	d10a      	bne.n	800d928 <xTaskResumeAll+0x2c>
	__asm volatile
 800d912:	f04f 0350 	mov.w	r3, #80	; 0x50
 800d916:	f383 8811 	msr	BASEPRI, r3
 800d91a:	f3bf 8f6f 	isb	sy
 800d91e:	f3bf 8f4f 	dsb	sy
 800d922:	603b      	str	r3, [r7, #0]
}
 800d924:	bf00      	nop
 800d926:	e7fe      	b.n	800d926 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800d928:	f001 faa8 	bl	800ee7c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800d92c:	4b38      	ldr	r3, [pc, #224]	; (800da10 <xTaskResumeAll+0x114>)
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	3b01      	subs	r3, #1
 800d932:	4a37      	ldr	r2, [pc, #220]	; (800da10 <xTaskResumeAll+0x114>)
 800d934:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800d936:	4b36      	ldr	r3, [pc, #216]	; (800da10 <xTaskResumeAll+0x114>)
 800d938:	681b      	ldr	r3, [r3, #0]
 800d93a:	2b00      	cmp	r3, #0
 800d93c:	d161      	bne.n	800da02 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800d93e:	4b35      	ldr	r3, [pc, #212]	; (800da14 <xTaskResumeAll+0x118>)
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	2b00      	cmp	r3, #0
 800d944:	d05d      	beq.n	800da02 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d946:	e02e      	b.n	800d9a6 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800d948:	4b33      	ldr	r3, [pc, #204]	; (800da18 <xTaskResumeAll+0x11c>)
 800d94a:	68db      	ldr	r3, [r3, #12]
 800d94c:	68db      	ldr	r3, [r3, #12]
 800d94e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800d950:	68fb      	ldr	r3, [r7, #12]
 800d952:	3318      	adds	r3, #24
 800d954:	4618      	mov	r0, r3
 800d956:	f7fe fcbb 	bl	800c2d0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800d95a:	68fb      	ldr	r3, [r7, #12]
 800d95c:	3304      	adds	r3, #4
 800d95e:	4618      	mov	r0, r3
 800d960:	f7fe fcb6 	bl	800c2d0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d968:	2201      	movs	r2, #1
 800d96a:	409a      	lsls	r2, r3
 800d96c:	4b2b      	ldr	r3, [pc, #172]	; (800da1c <xTaskResumeAll+0x120>)
 800d96e:	681b      	ldr	r3, [r3, #0]
 800d970:	4313      	orrs	r3, r2
 800d972:	4a2a      	ldr	r2, [pc, #168]	; (800da1c <xTaskResumeAll+0x120>)
 800d974:	6013      	str	r3, [r2, #0]
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d97a:	4613      	mov	r3, r2
 800d97c:	009b      	lsls	r3, r3, #2
 800d97e:	4413      	add	r3, r2
 800d980:	009b      	lsls	r3, r3, #2
 800d982:	4a27      	ldr	r2, [pc, #156]	; (800da20 <xTaskResumeAll+0x124>)
 800d984:	441a      	add	r2, r3
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	3304      	adds	r3, #4
 800d98a:	4619      	mov	r1, r3
 800d98c:	4610      	mov	r0, r2
 800d98e:	f7fe fc44 	bl	800c21a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800d992:	68fb      	ldr	r3, [r7, #12]
 800d994:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d996:	4b23      	ldr	r3, [pc, #140]	; (800da24 <xTaskResumeAll+0x128>)
 800d998:	681b      	ldr	r3, [r3, #0]
 800d99a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d99c:	429a      	cmp	r2, r3
 800d99e:	d302      	bcc.n	800d9a6 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 800d9a0:	4b21      	ldr	r3, [pc, #132]	; (800da28 <xTaskResumeAll+0x12c>)
 800d9a2:	2201      	movs	r2, #1
 800d9a4:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800d9a6:	4b1c      	ldr	r3, [pc, #112]	; (800da18 <xTaskResumeAll+0x11c>)
 800d9a8:	681b      	ldr	r3, [r3, #0]
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d1cc      	bne.n	800d948 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800d9ae:	68fb      	ldr	r3, [r7, #12]
 800d9b0:	2b00      	cmp	r3, #0
 800d9b2:	d001      	beq.n	800d9b8 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800d9b4:	f000 fb88 	bl	800e0c8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800d9b8:	4b1c      	ldr	r3, [pc, #112]	; (800da2c <xTaskResumeAll+0x130>)
 800d9ba:	681b      	ldr	r3, [r3, #0]
 800d9bc:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	2b00      	cmp	r3, #0
 800d9c2:	d010      	beq.n	800d9e6 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800d9c4:	f000 f856 	bl	800da74 <xTaskIncrementTick>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d002      	beq.n	800d9d4 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 800d9ce:	4b16      	ldr	r3, [pc, #88]	; (800da28 <xTaskResumeAll+0x12c>)
 800d9d0:	2201      	movs	r2, #1
 800d9d2:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800d9d4:	687b      	ldr	r3, [r7, #4]
 800d9d6:	3b01      	subs	r3, #1
 800d9d8:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800d9da:	687b      	ldr	r3, [r7, #4]
 800d9dc:	2b00      	cmp	r3, #0
 800d9de:	d1f1      	bne.n	800d9c4 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 800d9e0:	4b12      	ldr	r3, [pc, #72]	; (800da2c <xTaskResumeAll+0x130>)
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800d9e6:	4b10      	ldr	r3, [pc, #64]	; (800da28 <xTaskResumeAll+0x12c>)
 800d9e8:	681b      	ldr	r3, [r3, #0]
 800d9ea:	2b00      	cmp	r3, #0
 800d9ec:	d009      	beq.n	800da02 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800d9ee:	2301      	movs	r3, #1
 800d9f0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800d9f2:	4b0f      	ldr	r3, [pc, #60]	; (800da30 <xTaskResumeAll+0x134>)
 800d9f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800d9f8:	601a      	str	r2, [r3, #0]
 800d9fa:	f3bf 8f4f 	dsb	sy
 800d9fe:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800da02:	f001 fa6b 	bl	800eedc <vPortExitCritical>

	return xAlreadyYielded;
 800da06:	68bb      	ldr	r3, [r7, #8]
}
 800da08:	4618      	mov	r0, r3
 800da0a:	3710      	adds	r7, #16
 800da0c:	46bd      	mov	sp, r7
 800da0e:	bd80      	pop	{r7, pc}
 800da10:	20001780 	.word	0x20001780
 800da14:	20001758 	.word	0x20001758
 800da18:	20001718 	.word	0x20001718
 800da1c:	20001760 	.word	0x20001760
 800da20:	2000165c 	.word	0x2000165c
 800da24:	20001658 	.word	0x20001658
 800da28:	2000176c 	.word	0x2000176c
 800da2c:	20001768 	.word	0x20001768
 800da30:	e000ed04 	.word	0xe000ed04

0800da34 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800da34:	b480      	push	{r7}
 800da36:	b083      	sub	sp, #12
 800da38:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800da3a:	4b04      	ldr	r3, [pc, #16]	; (800da4c <xTaskGetTickCount+0x18>)
 800da3c:	681b      	ldr	r3, [r3, #0]
 800da3e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800da40:	687b      	ldr	r3, [r7, #4]
}
 800da42:	4618      	mov	r0, r3
 800da44:	370c      	adds	r7, #12
 800da46:	46bd      	mov	sp, r7
 800da48:	bc80      	pop	{r7}
 800da4a:	4770      	bx	lr
 800da4c:	2000175c 	.word	0x2000175c

0800da50 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800da50:	b580      	push	{r7, lr}
 800da52:	b082      	sub	sp, #8
 800da54:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800da56:	f001 fad3 	bl	800f000 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800da5a:	2300      	movs	r3, #0
 800da5c:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 800da5e:	4b04      	ldr	r3, [pc, #16]	; (800da70 <xTaskGetTickCountFromISR+0x20>)
 800da60:	681b      	ldr	r3, [r3, #0]
 800da62:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800da64:	683b      	ldr	r3, [r7, #0]
}
 800da66:	4618      	mov	r0, r3
 800da68:	3708      	adds	r7, #8
 800da6a:	46bd      	mov	sp, r7
 800da6c:	bd80      	pop	{r7, pc}
 800da6e:	bf00      	nop
 800da70:	2000175c 	.word	0x2000175c

0800da74 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b086      	sub	sp, #24
 800da78:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800da7a:	2300      	movs	r3, #0
 800da7c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800da7e:	4b51      	ldr	r3, [pc, #324]	; (800dbc4 <xTaskIncrementTick+0x150>)
 800da80:	681b      	ldr	r3, [r3, #0]
 800da82:	2b00      	cmp	r3, #0
 800da84:	f040 808d 	bne.w	800dba2 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800da88:	4b4f      	ldr	r3, [pc, #316]	; (800dbc8 <xTaskIncrementTick+0x154>)
 800da8a:	681b      	ldr	r3, [r3, #0]
 800da8c:	3301      	adds	r3, #1
 800da8e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800da90:	4a4d      	ldr	r2, [pc, #308]	; (800dbc8 <xTaskIncrementTick+0x154>)
 800da92:	693b      	ldr	r3, [r7, #16]
 800da94:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800da96:	693b      	ldr	r3, [r7, #16]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d120      	bne.n	800dade <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800da9c:	4b4b      	ldr	r3, [pc, #300]	; (800dbcc <xTaskIncrementTick+0x158>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	d00a      	beq.n	800dabc <xTaskIncrementTick+0x48>
	__asm volatile
 800daa6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800daaa:	f383 8811 	msr	BASEPRI, r3
 800daae:	f3bf 8f6f 	isb	sy
 800dab2:	f3bf 8f4f 	dsb	sy
 800dab6:	603b      	str	r3, [r7, #0]
}
 800dab8:	bf00      	nop
 800daba:	e7fe      	b.n	800daba <xTaskIncrementTick+0x46>
 800dabc:	4b43      	ldr	r3, [pc, #268]	; (800dbcc <xTaskIncrementTick+0x158>)
 800dabe:	681b      	ldr	r3, [r3, #0]
 800dac0:	60fb      	str	r3, [r7, #12]
 800dac2:	4b43      	ldr	r3, [pc, #268]	; (800dbd0 <xTaskIncrementTick+0x15c>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	4a41      	ldr	r2, [pc, #260]	; (800dbcc <xTaskIncrementTick+0x158>)
 800dac8:	6013      	str	r3, [r2, #0]
 800daca:	4a41      	ldr	r2, [pc, #260]	; (800dbd0 <xTaskIncrementTick+0x15c>)
 800dacc:	68fb      	ldr	r3, [r7, #12]
 800dace:	6013      	str	r3, [r2, #0]
 800dad0:	4b40      	ldr	r3, [pc, #256]	; (800dbd4 <xTaskIncrementTick+0x160>)
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	3301      	adds	r3, #1
 800dad6:	4a3f      	ldr	r2, [pc, #252]	; (800dbd4 <xTaskIncrementTick+0x160>)
 800dad8:	6013      	str	r3, [r2, #0]
 800dada:	f000 faf5 	bl	800e0c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800dade:	4b3e      	ldr	r3, [pc, #248]	; (800dbd8 <xTaskIncrementTick+0x164>)
 800dae0:	681b      	ldr	r3, [r3, #0]
 800dae2:	693a      	ldr	r2, [r7, #16]
 800dae4:	429a      	cmp	r2, r3
 800dae6:	d34d      	bcc.n	800db84 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800dae8:	4b38      	ldr	r3, [pc, #224]	; (800dbcc <xTaskIncrementTick+0x158>)
 800daea:	681b      	ldr	r3, [r3, #0]
 800daec:	681b      	ldr	r3, [r3, #0]
 800daee:	2b00      	cmp	r3, #0
 800daf0:	d101      	bne.n	800daf6 <xTaskIncrementTick+0x82>
 800daf2:	2301      	movs	r3, #1
 800daf4:	e000      	b.n	800daf8 <xTaskIncrementTick+0x84>
 800daf6:	2300      	movs	r3, #0
 800daf8:	2b00      	cmp	r3, #0
 800dafa:	d004      	beq.n	800db06 <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800dafc:	4b36      	ldr	r3, [pc, #216]	; (800dbd8 <xTaskIncrementTick+0x164>)
 800dafe:	f04f 32ff 	mov.w	r2, #4294967295
 800db02:	601a      	str	r2, [r3, #0]
					break;
 800db04:	e03e      	b.n	800db84 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800db06:	4b31      	ldr	r3, [pc, #196]	; (800dbcc <xTaskIncrementTick+0x158>)
 800db08:	681b      	ldr	r3, [r3, #0]
 800db0a:	68db      	ldr	r3, [r3, #12]
 800db0c:	68db      	ldr	r3, [r3, #12]
 800db0e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800db10:	68bb      	ldr	r3, [r7, #8]
 800db12:	685b      	ldr	r3, [r3, #4]
 800db14:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800db16:	693a      	ldr	r2, [r7, #16]
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	429a      	cmp	r2, r3
 800db1c:	d203      	bcs.n	800db26 <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800db1e:	4a2e      	ldr	r2, [pc, #184]	; (800dbd8 <xTaskIncrementTick+0x164>)
 800db20:	687b      	ldr	r3, [r7, #4]
 800db22:	6013      	str	r3, [r2, #0]
						break;
 800db24:	e02e      	b.n	800db84 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800db26:	68bb      	ldr	r3, [r7, #8]
 800db28:	3304      	adds	r3, #4
 800db2a:	4618      	mov	r0, r3
 800db2c:	f7fe fbd0 	bl	800c2d0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db34:	2b00      	cmp	r3, #0
 800db36:	d004      	beq.n	800db42 <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800db38:	68bb      	ldr	r3, [r7, #8]
 800db3a:	3318      	adds	r3, #24
 800db3c:	4618      	mov	r0, r3
 800db3e:	f7fe fbc7 	bl	800c2d0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800db42:	68bb      	ldr	r3, [r7, #8]
 800db44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db46:	2201      	movs	r2, #1
 800db48:	409a      	lsls	r2, r3
 800db4a:	4b24      	ldr	r3, [pc, #144]	; (800dbdc <xTaskIncrementTick+0x168>)
 800db4c:	681b      	ldr	r3, [r3, #0]
 800db4e:	4313      	orrs	r3, r2
 800db50:	4a22      	ldr	r2, [pc, #136]	; (800dbdc <xTaskIncrementTick+0x168>)
 800db52:	6013      	str	r3, [r2, #0]
 800db54:	68bb      	ldr	r3, [r7, #8]
 800db56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db58:	4613      	mov	r3, r2
 800db5a:	009b      	lsls	r3, r3, #2
 800db5c:	4413      	add	r3, r2
 800db5e:	009b      	lsls	r3, r3, #2
 800db60:	4a1f      	ldr	r2, [pc, #124]	; (800dbe0 <xTaskIncrementTick+0x16c>)
 800db62:	441a      	add	r2, r3
 800db64:	68bb      	ldr	r3, [r7, #8]
 800db66:	3304      	adds	r3, #4
 800db68:	4619      	mov	r1, r3
 800db6a:	4610      	mov	r0, r2
 800db6c:	f7fe fb55 	bl	800c21a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db74:	4b1b      	ldr	r3, [pc, #108]	; (800dbe4 <xTaskIncrementTick+0x170>)
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db7a:	429a      	cmp	r2, r3
 800db7c:	d3b4      	bcc.n	800dae8 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800db7e:	2301      	movs	r3, #1
 800db80:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800db82:	e7b1      	b.n	800dae8 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800db84:	4b17      	ldr	r3, [pc, #92]	; (800dbe4 <xTaskIncrementTick+0x170>)
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800db8a:	4915      	ldr	r1, [pc, #84]	; (800dbe0 <xTaskIncrementTick+0x16c>)
 800db8c:	4613      	mov	r3, r2
 800db8e:	009b      	lsls	r3, r3, #2
 800db90:	4413      	add	r3, r2
 800db92:	009b      	lsls	r3, r3, #2
 800db94:	440b      	add	r3, r1
 800db96:	681b      	ldr	r3, [r3, #0]
 800db98:	2b01      	cmp	r3, #1
 800db9a:	d907      	bls.n	800dbac <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800db9c:	2301      	movs	r3, #1
 800db9e:	617b      	str	r3, [r7, #20]
 800dba0:	e004      	b.n	800dbac <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800dba2:	4b11      	ldr	r3, [pc, #68]	; (800dbe8 <xTaskIncrementTick+0x174>)
 800dba4:	681b      	ldr	r3, [r3, #0]
 800dba6:	3301      	adds	r3, #1
 800dba8:	4a0f      	ldr	r2, [pc, #60]	; (800dbe8 <xTaskIncrementTick+0x174>)
 800dbaa:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800dbac:	4b0f      	ldr	r3, [pc, #60]	; (800dbec <xTaskIncrementTick+0x178>)
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d001      	beq.n	800dbb8 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800dbb8:	697b      	ldr	r3, [r7, #20]
}
 800dbba:	4618      	mov	r0, r3
 800dbbc:	3718      	adds	r7, #24
 800dbbe:	46bd      	mov	sp, r7
 800dbc0:	bd80      	pop	{r7, pc}
 800dbc2:	bf00      	nop
 800dbc4:	20001780 	.word	0x20001780
 800dbc8:	2000175c 	.word	0x2000175c
 800dbcc:	20001710 	.word	0x20001710
 800dbd0:	20001714 	.word	0x20001714
 800dbd4:	20001770 	.word	0x20001770
 800dbd8:	20001778 	.word	0x20001778
 800dbdc:	20001760 	.word	0x20001760
 800dbe0:	2000165c 	.word	0x2000165c
 800dbe4:	20001658 	.word	0x20001658
 800dbe8:	20001768 	.word	0x20001768
 800dbec:	2000176c 	.word	0x2000176c

0800dbf0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800dbf0:	b480      	push	{r7}
 800dbf2:	b087      	sub	sp, #28
 800dbf4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800dbf6:	4b26      	ldr	r3, [pc, #152]	; (800dc90 <vTaskSwitchContext+0xa0>)
 800dbf8:	681b      	ldr	r3, [r3, #0]
 800dbfa:	2b00      	cmp	r3, #0
 800dbfc:	d003      	beq.n	800dc06 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800dbfe:	4b25      	ldr	r3, [pc, #148]	; (800dc94 <vTaskSwitchContext+0xa4>)
 800dc00:	2201      	movs	r2, #1
 800dc02:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800dc04:	e03f      	b.n	800dc86 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800dc06:	4b23      	ldr	r3, [pc, #140]	; (800dc94 <vTaskSwitchContext+0xa4>)
 800dc08:	2200      	movs	r2, #0
 800dc0a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800dc0c:	4b22      	ldr	r3, [pc, #136]	; (800dc98 <vTaskSwitchContext+0xa8>)
 800dc0e:	681b      	ldr	r3, [r3, #0]
 800dc10:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	fab3 f383 	clz	r3, r3
 800dc18:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800dc1a:	7afb      	ldrb	r3, [r7, #11]
 800dc1c:	f1c3 031f 	rsb	r3, r3, #31
 800dc20:	617b      	str	r3, [r7, #20]
 800dc22:	491e      	ldr	r1, [pc, #120]	; (800dc9c <vTaskSwitchContext+0xac>)
 800dc24:	697a      	ldr	r2, [r7, #20]
 800dc26:	4613      	mov	r3, r2
 800dc28:	009b      	lsls	r3, r3, #2
 800dc2a:	4413      	add	r3, r2
 800dc2c:	009b      	lsls	r3, r3, #2
 800dc2e:	440b      	add	r3, r1
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	2b00      	cmp	r3, #0
 800dc34:	d10a      	bne.n	800dc4c <vTaskSwitchContext+0x5c>
	__asm volatile
 800dc36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dc3a:	f383 8811 	msr	BASEPRI, r3
 800dc3e:	f3bf 8f6f 	isb	sy
 800dc42:	f3bf 8f4f 	dsb	sy
 800dc46:	607b      	str	r3, [r7, #4]
}
 800dc48:	bf00      	nop
 800dc4a:	e7fe      	b.n	800dc4a <vTaskSwitchContext+0x5a>
 800dc4c:	697a      	ldr	r2, [r7, #20]
 800dc4e:	4613      	mov	r3, r2
 800dc50:	009b      	lsls	r3, r3, #2
 800dc52:	4413      	add	r3, r2
 800dc54:	009b      	lsls	r3, r3, #2
 800dc56:	4a11      	ldr	r2, [pc, #68]	; (800dc9c <vTaskSwitchContext+0xac>)
 800dc58:	4413      	add	r3, r2
 800dc5a:	613b      	str	r3, [r7, #16]
 800dc5c:	693b      	ldr	r3, [r7, #16]
 800dc5e:	685b      	ldr	r3, [r3, #4]
 800dc60:	685a      	ldr	r2, [r3, #4]
 800dc62:	693b      	ldr	r3, [r7, #16]
 800dc64:	605a      	str	r2, [r3, #4]
 800dc66:	693b      	ldr	r3, [r7, #16]
 800dc68:	685a      	ldr	r2, [r3, #4]
 800dc6a:	693b      	ldr	r3, [r7, #16]
 800dc6c:	3308      	adds	r3, #8
 800dc6e:	429a      	cmp	r2, r3
 800dc70:	d104      	bne.n	800dc7c <vTaskSwitchContext+0x8c>
 800dc72:	693b      	ldr	r3, [r7, #16]
 800dc74:	685b      	ldr	r3, [r3, #4]
 800dc76:	685a      	ldr	r2, [r3, #4]
 800dc78:	693b      	ldr	r3, [r7, #16]
 800dc7a:	605a      	str	r2, [r3, #4]
 800dc7c:	693b      	ldr	r3, [r7, #16]
 800dc7e:	685b      	ldr	r3, [r3, #4]
 800dc80:	68db      	ldr	r3, [r3, #12]
 800dc82:	4a07      	ldr	r2, [pc, #28]	; (800dca0 <vTaskSwitchContext+0xb0>)
 800dc84:	6013      	str	r3, [r2, #0]
}
 800dc86:	bf00      	nop
 800dc88:	371c      	adds	r7, #28
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bc80      	pop	{r7}
 800dc8e:	4770      	bx	lr
 800dc90:	20001780 	.word	0x20001780
 800dc94:	2000176c 	.word	0x2000176c
 800dc98:	20001760 	.word	0x20001760
 800dc9c:	2000165c 	.word	0x2000165c
 800dca0:	20001658 	.word	0x20001658

0800dca4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b084      	sub	sp, #16
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	6078      	str	r0, [r7, #4]
 800dcac:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	2b00      	cmp	r3, #0
 800dcb2:	d10a      	bne.n	800dcca <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800dcb4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dcb8:	f383 8811 	msr	BASEPRI, r3
 800dcbc:	f3bf 8f6f 	isb	sy
 800dcc0:	f3bf 8f4f 	dsb	sy
 800dcc4:	60fb      	str	r3, [r7, #12]
}
 800dcc6:	bf00      	nop
 800dcc8:	e7fe      	b.n	800dcc8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dcca:	4b07      	ldr	r3, [pc, #28]	; (800dce8 <vTaskPlaceOnEventList+0x44>)
 800dccc:	681b      	ldr	r3, [r3, #0]
 800dcce:	3318      	adds	r3, #24
 800dcd0:	4619      	mov	r1, r3
 800dcd2:	6878      	ldr	r0, [r7, #4]
 800dcd4:	f7fe fac4 	bl	800c260 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800dcd8:	2101      	movs	r1, #1
 800dcda:	6838      	ldr	r0, [r7, #0]
 800dcdc:	f000 fbee 	bl	800e4bc <prvAddCurrentTaskToDelayedList>
}
 800dce0:	bf00      	nop
 800dce2:	3710      	adds	r7, #16
 800dce4:	46bd      	mov	sp, r7
 800dce6:	bd80      	pop	{r7, pc}
 800dce8:	20001658 	.word	0x20001658

0800dcec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800dcec:	b580      	push	{r7, lr}
 800dcee:	b086      	sub	sp, #24
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	60f8      	str	r0, [r7, #12]
 800dcf4:	60b9      	str	r1, [r7, #8]
 800dcf6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d10a      	bne.n	800dd14 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800dcfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd02:	f383 8811 	msr	BASEPRI, r3
 800dd06:	f3bf 8f6f 	isb	sy
 800dd0a:	f3bf 8f4f 	dsb	sy
 800dd0e:	617b      	str	r3, [r7, #20]
}
 800dd10:	bf00      	nop
 800dd12:	e7fe      	b.n	800dd12 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800dd14:	4b0a      	ldr	r3, [pc, #40]	; (800dd40 <vTaskPlaceOnEventListRestricted+0x54>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	3318      	adds	r3, #24
 800dd1a:	4619      	mov	r1, r3
 800dd1c:	68f8      	ldr	r0, [r7, #12]
 800dd1e:	f7fe fa7c 	bl	800c21a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	2b00      	cmp	r3, #0
 800dd26:	d002      	beq.n	800dd2e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800dd28:	f04f 33ff 	mov.w	r3, #4294967295
 800dd2c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800dd2e:	6879      	ldr	r1, [r7, #4]
 800dd30:	68b8      	ldr	r0, [r7, #8]
 800dd32:	f000 fbc3 	bl	800e4bc <prvAddCurrentTaskToDelayedList>
	}
 800dd36:	bf00      	nop
 800dd38:	3718      	adds	r7, #24
 800dd3a:	46bd      	mov	sp, r7
 800dd3c:	bd80      	pop	{r7, pc}
 800dd3e:	bf00      	nop
 800dd40:	20001658 	.word	0x20001658

0800dd44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800dd44:	b580      	push	{r7, lr}
 800dd46:	b086      	sub	sp, #24
 800dd48:	af00      	add	r7, sp, #0
 800dd4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	68db      	ldr	r3, [r3, #12]
 800dd50:	68db      	ldr	r3, [r3, #12]
 800dd52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800dd54:	693b      	ldr	r3, [r7, #16]
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	d10a      	bne.n	800dd70 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800dd5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dd5e:	f383 8811 	msr	BASEPRI, r3
 800dd62:	f3bf 8f6f 	isb	sy
 800dd66:	f3bf 8f4f 	dsb	sy
 800dd6a:	60fb      	str	r3, [r7, #12]
}
 800dd6c:	bf00      	nop
 800dd6e:	e7fe      	b.n	800dd6e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800dd70:	693b      	ldr	r3, [r7, #16]
 800dd72:	3318      	adds	r3, #24
 800dd74:	4618      	mov	r0, r3
 800dd76:	f7fe faab 	bl	800c2d0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800dd7a:	4b1d      	ldr	r3, [pc, #116]	; (800ddf0 <xTaskRemoveFromEventList+0xac>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	d11c      	bne.n	800ddbc <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800dd82:	693b      	ldr	r3, [r7, #16]
 800dd84:	3304      	adds	r3, #4
 800dd86:	4618      	mov	r0, r3
 800dd88:	f7fe faa2 	bl	800c2d0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800dd8c:	693b      	ldr	r3, [r7, #16]
 800dd8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dd90:	2201      	movs	r2, #1
 800dd92:	409a      	lsls	r2, r3
 800dd94:	4b17      	ldr	r3, [pc, #92]	; (800ddf4 <xTaskRemoveFromEventList+0xb0>)
 800dd96:	681b      	ldr	r3, [r3, #0]
 800dd98:	4313      	orrs	r3, r2
 800dd9a:	4a16      	ldr	r2, [pc, #88]	; (800ddf4 <xTaskRemoveFromEventList+0xb0>)
 800dd9c:	6013      	str	r3, [r2, #0]
 800dd9e:	693b      	ldr	r3, [r7, #16]
 800dda0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800dda2:	4613      	mov	r3, r2
 800dda4:	009b      	lsls	r3, r3, #2
 800dda6:	4413      	add	r3, r2
 800dda8:	009b      	lsls	r3, r3, #2
 800ddaa:	4a13      	ldr	r2, [pc, #76]	; (800ddf8 <xTaskRemoveFromEventList+0xb4>)
 800ddac:	441a      	add	r2, r3
 800ddae:	693b      	ldr	r3, [r7, #16]
 800ddb0:	3304      	adds	r3, #4
 800ddb2:	4619      	mov	r1, r3
 800ddb4:	4610      	mov	r0, r2
 800ddb6:	f7fe fa30 	bl	800c21a <vListInsertEnd>
 800ddba:	e005      	b.n	800ddc8 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800ddbc:	693b      	ldr	r3, [r7, #16]
 800ddbe:	3318      	adds	r3, #24
 800ddc0:	4619      	mov	r1, r3
 800ddc2:	480e      	ldr	r0, [pc, #56]	; (800ddfc <xTaskRemoveFromEventList+0xb8>)
 800ddc4:	f7fe fa29 	bl	800c21a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ddc8:	693b      	ldr	r3, [r7, #16]
 800ddca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ddcc:	4b0c      	ldr	r3, [pc, #48]	; (800de00 <xTaskRemoveFromEventList+0xbc>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ddd2:	429a      	cmp	r2, r3
 800ddd4:	d905      	bls.n	800dde2 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800ddd6:	2301      	movs	r3, #1
 800ddd8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800ddda:	4b0a      	ldr	r3, [pc, #40]	; (800de04 <xTaskRemoveFromEventList+0xc0>)
 800dddc:	2201      	movs	r2, #1
 800ddde:	601a      	str	r2, [r3, #0]
 800dde0:	e001      	b.n	800dde6 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800dde2:	2300      	movs	r3, #0
 800dde4:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800dde6:	697b      	ldr	r3, [r7, #20]
}
 800dde8:	4618      	mov	r0, r3
 800ddea:	3718      	adds	r7, #24
 800ddec:	46bd      	mov	sp, r7
 800ddee:	bd80      	pop	{r7, pc}
 800ddf0:	20001780 	.word	0x20001780
 800ddf4:	20001760 	.word	0x20001760
 800ddf8:	2000165c 	.word	0x2000165c
 800ddfc:	20001718 	.word	0x20001718
 800de00:	20001658 	.word	0x20001658
 800de04:	2000176c 	.word	0x2000176c

0800de08 <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800de08:	b580      	push	{r7, lr}
 800de0a:	b084      	sub	sp, #16
 800de0c:	af00      	add	r7, sp, #0
 800de0e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800de10:	687b      	ldr	r3, [r7, #4]
 800de12:	2b00      	cmp	r3, #0
 800de14:	d10a      	bne.n	800de2c <vTaskSetTimeOutState+0x24>
	__asm volatile
 800de16:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de1a:	f383 8811 	msr	BASEPRI, r3
 800de1e:	f3bf 8f6f 	isb	sy
 800de22:	f3bf 8f4f 	dsb	sy
 800de26:	60fb      	str	r3, [r7, #12]
}
 800de28:	bf00      	nop
 800de2a:	e7fe      	b.n	800de2a <vTaskSetTimeOutState+0x22>
	taskENTER_CRITICAL();
 800de2c:	f001 f826 	bl	800ee7c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800de30:	4b06      	ldr	r3, [pc, #24]	; (800de4c <vTaskSetTimeOutState+0x44>)
 800de32:	681a      	ldr	r2, [r3, #0]
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800de38:	4b05      	ldr	r3, [pc, #20]	; (800de50 <vTaskSetTimeOutState+0x48>)
 800de3a:	681a      	ldr	r2, [r3, #0]
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800de40:	f001 f84c 	bl	800eedc <vPortExitCritical>
}
 800de44:	bf00      	nop
 800de46:	3710      	adds	r7, #16
 800de48:	46bd      	mov	sp, r7
 800de4a:	bd80      	pop	{r7, pc}
 800de4c:	20001770 	.word	0x20001770
 800de50:	2000175c 	.word	0x2000175c

0800de54 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800de54:	b480      	push	{r7}
 800de56:	b083      	sub	sp, #12
 800de58:	af00      	add	r7, sp, #0
 800de5a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800de5c:	4b06      	ldr	r3, [pc, #24]	; (800de78 <vTaskInternalSetTimeOutState+0x24>)
 800de5e:	681a      	ldr	r2, [r3, #0]
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800de64:	4b05      	ldr	r3, [pc, #20]	; (800de7c <vTaskInternalSetTimeOutState+0x28>)
 800de66:	681a      	ldr	r2, [r3, #0]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	605a      	str	r2, [r3, #4]
}
 800de6c:	bf00      	nop
 800de6e:	370c      	adds	r7, #12
 800de70:	46bd      	mov	sp, r7
 800de72:	bc80      	pop	{r7}
 800de74:	4770      	bx	lr
 800de76:	bf00      	nop
 800de78:	20001770 	.word	0x20001770
 800de7c:	2000175c 	.word	0x2000175c

0800de80 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800de80:	b580      	push	{r7, lr}
 800de82:	b088      	sub	sp, #32
 800de84:	af00      	add	r7, sp, #0
 800de86:	6078      	str	r0, [r7, #4]
 800de88:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	2b00      	cmp	r3, #0
 800de8e:	d10a      	bne.n	800dea6 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800de90:	f04f 0350 	mov.w	r3, #80	; 0x50
 800de94:	f383 8811 	msr	BASEPRI, r3
 800de98:	f3bf 8f6f 	isb	sy
 800de9c:	f3bf 8f4f 	dsb	sy
 800dea0:	613b      	str	r3, [r7, #16]
}
 800dea2:	bf00      	nop
 800dea4:	e7fe      	b.n	800dea4 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800dea6:	683b      	ldr	r3, [r7, #0]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d10a      	bne.n	800dec2 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800deac:	f04f 0350 	mov.w	r3, #80	; 0x50
 800deb0:	f383 8811 	msr	BASEPRI, r3
 800deb4:	f3bf 8f6f 	isb	sy
 800deb8:	f3bf 8f4f 	dsb	sy
 800debc:	60fb      	str	r3, [r7, #12]
}
 800debe:	bf00      	nop
 800dec0:	e7fe      	b.n	800dec0 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800dec2:	f000 ffdb 	bl	800ee7c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800dec6:	4b1d      	ldr	r3, [pc, #116]	; (800df3c <xTaskCheckForTimeOut+0xbc>)
 800dec8:	681b      	ldr	r3, [r3, #0]
 800deca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	685b      	ldr	r3, [r3, #4]
 800ded0:	69ba      	ldr	r2, [r7, #24]
 800ded2:	1ad3      	subs	r3, r2, r3
 800ded4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800ded6:	683b      	ldr	r3, [r7, #0]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	f1b3 3fff 	cmp.w	r3, #4294967295
 800dede:	d102      	bne.n	800dee6 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800dee0:	2300      	movs	r3, #0
 800dee2:	61fb      	str	r3, [r7, #28]
 800dee4:	e023      	b.n	800df2e <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	681a      	ldr	r2, [r3, #0]
 800deea:	4b15      	ldr	r3, [pc, #84]	; (800df40 <xTaskCheckForTimeOut+0xc0>)
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	429a      	cmp	r2, r3
 800def0:	d007      	beq.n	800df02 <xTaskCheckForTimeOut+0x82>
 800def2:	687b      	ldr	r3, [r7, #4]
 800def4:	685b      	ldr	r3, [r3, #4]
 800def6:	69ba      	ldr	r2, [r7, #24]
 800def8:	429a      	cmp	r2, r3
 800defa:	d302      	bcc.n	800df02 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800defc:	2301      	movs	r3, #1
 800defe:	61fb      	str	r3, [r7, #28]
 800df00:	e015      	b.n	800df2e <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800df02:	683b      	ldr	r3, [r7, #0]
 800df04:	681b      	ldr	r3, [r3, #0]
 800df06:	697a      	ldr	r2, [r7, #20]
 800df08:	429a      	cmp	r2, r3
 800df0a:	d20b      	bcs.n	800df24 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800df0c:	683b      	ldr	r3, [r7, #0]
 800df0e:	681a      	ldr	r2, [r3, #0]
 800df10:	697b      	ldr	r3, [r7, #20]
 800df12:	1ad2      	subs	r2, r2, r3
 800df14:	683b      	ldr	r3, [r7, #0]
 800df16:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800df18:	6878      	ldr	r0, [r7, #4]
 800df1a:	f7ff ff9b 	bl	800de54 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800df1e:	2300      	movs	r3, #0
 800df20:	61fb      	str	r3, [r7, #28]
 800df22:	e004      	b.n	800df2e <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800df24:	683b      	ldr	r3, [r7, #0]
 800df26:	2200      	movs	r2, #0
 800df28:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800df2a:	2301      	movs	r3, #1
 800df2c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800df2e:	f000 ffd5 	bl	800eedc <vPortExitCritical>

	return xReturn;
 800df32:	69fb      	ldr	r3, [r7, #28]
}
 800df34:	4618      	mov	r0, r3
 800df36:	3720      	adds	r7, #32
 800df38:	46bd      	mov	sp, r7
 800df3a:	bd80      	pop	{r7, pc}
 800df3c:	2000175c 	.word	0x2000175c
 800df40:	20001770 	.word	0x20001770

0800df44 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800df44:	b480      	push	{r7}
 800df46:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800df48:	4b03      	ldr	r3, [pc, #12]	; (800df58 <vTaskMissedYield+0x14>)
 800df4a:	2201      	movs	r2, #1
 800df4c:	601a      	str	r2, [r3, #0]
}
 800df4e:	bf00      	nop
 800df50:	46bd      	mov	sp, r7
 800df52:	bc80      	pop	{r7}
 800df54:	4770      	bx	lr
 800df56:	bf00      	nop
 800df58:	2000176c 	.word	0x2000176c

0800df5c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800df5c:	b580      	push	{r7, lr}
 800df5e:	b082      	sub	sp, #8
 800df60:	af00      	add	r7, sp, #0
 800df62:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800df64:	f000 f852 	bl	800e00c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800df68:	4b06      	ldr	r3, [pc, #24]	; (800df84 <prvIdleTask+0x28>)
 800df6a:	681b      	ldr	r3, [r3, #0]
 800df6c:	2b01      	cmp	r3, #1
 800df6e:	d9f9      	bls.n	800df64 <prvIdleTask+0x8>
			{
				taskYIELD();
 800df70:	4b05      	ldr	r3, [pc, #20]	; (800df88 <prvIdleTask+0x2c>)
 800df72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df76:	601a      	str	r2, [r3, #0]
 800df78:	f3bf 8f4f 	dsb	sy
 800df7c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800df80:	e7f0      	b.n	800df64 <prvIdleTask+0x8>
 800df82:	bf00      	nop
 800df84:	2000165c 	.word	0x2000165c
 800df88:	e000ed04 	.word	0xe000ed04

0800df8c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800df8c:	b580      	push	{r7, lr}
 800df8e:	b082      	sub	sp, #8
 800df90:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800df92:	2300      	movs	r3, #0
 800df94:	607b      	str	r3, [r7, #4]
 800df96:	e00c      	b.n	800dfb2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800df98:	687a      	ldr	r2, [r7, #4]
 800df9a:	4613      	mov	r3, r2
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	4413      	add	r3, r2
 800dfa0:	009b      	lsls	r3, r3, #2
 800dfa2:	4a12      	ldr	r2, [pc, #72]	; (800dfec <prvInitialiseTaskLists+0x60>)
 800dfa4:	4413      	add	r3, r2
 800dfa6:	4618      	mov	r0, r3
 800dfa8:	f7fe f90c 	bl	800c1c4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	3301      	adds	r3, #1
 800dfb0:	607b      	str	r3, [r7, #4]
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	2b06      	cmp	r3, #6
 800dfb6:	d9ef      	bls.n	800df98 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800dfb8:	480d      	ldr	r0, [pc, #52]	; (800dff0 <prvInitialiseTaskLists+0x64>)
 800dfba:	f7fe f903 	bl	800c1c4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800dfbe:	480d      	ldr	r0, [pc, #52]	; (800dff4 <prvInitialiseTaskLists+0x68>)
 800dfc0:	f7fe f900 	bl	800c1c4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800dfc4:	480c      	ldr	r0, [pc, #48]	; (800dff8 <prvInitialiseTaskLists+0x6c>)
 800dfc6:	f7fe f8fd 	bl	800c1c4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800dfca:	480c      	ldr	r0, [pc, #48]	; (800dffc <prvInitialiseTaskLists+0x70>)
 800dfcc:	f7fe f8fa 	bl	800c1c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800dfd0:	480b      	ldr	r0, [pc, #44]	; (800e000 <prvInitialiseTaskLists+0x74>)
 800dfd2:	f7fe f8f7 	bl	800c1c4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800dfd6:	4b0b      	ldr	r3, [pc, #44]	; (800e004 <prvInitialiseTaskLists+0x78>)
 800dfd8:	4a05      	ldr	r2, [pc, #20]	; (800dff0 <prvInitialiseTaskLists+0x64>)
 800dfda:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800dfdc:	4b0a      	ldr	r3, [pc, #40]	; (800e008 <prvInitialiseTaskLists+0x7c>)
 800dfde:	4a05      	ldr	r2, [pc, #20]	; (800dff4 <prvInitialiseTaskLists+0x68>)
 800dfe0:	601a      	str	r2, [r3, #0]
}
 800dfe2:	bf00      	nop
 800dfe4:	3708      	adds	r7, #8
 800dfe6:	46bd      	mov	sp, r7
 800dfe8:	bd80      	pop	{r7, pc}
 800dfea:	bf00      	nop
 800dfec:	2000165c 	.word	0x2000165c
 800dff0:	200016e8 	.word	0x200016e8
 800dff4:	200016fc 	.word	0x200016fc
 800dff8:	20001718 	.word	0x20001718
 800dffc:	2000172c 	.word	0x2000172c
 800e000:	20001744 	.word	0x20001744
 800e004:	20001710 	.word	0x20001710
 800e008:	20001714 	.word	0x20001714

0800e00c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b082      	sub	sp, #8
 800e010:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e012:	e019      	b.n	800e048 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800e014:	f000 ff32 	bl	800ee7c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800e018:	4b10      	ldr	r3, [pc, #64]	; (800e05c <prvCheckTasksWaitingTermination+0x50>)
 800e01a:	68db      	ldr	r3, [r3, #12]
 800e01c:	68db      	ldr	r3, [r3, #12]
 800e01e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	3304      	adds	r3, #4
 800e024:	4618      	mov	r0, r3
 800e026:	f7fe f953 	bl	800c2d0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800e02a:	4b0d      	ldr	r3, [pc, #52]	; (800e060 <prvCheckTasksWaitingTermination+0x54>)
 800e02c:	681b      	ldr	r3, [r3, #0]
 800e02e:	3b01      	subs	r3, #1
 800e030:	4a0b      	ldr	r2, [pc, #44]	; (800e060 <prvCheckTasksWaitingTermination+0x54>)
 800e032:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800e034:	4b0b      	ldr	r3, [pc, #44]	; (800e064 <prvCheckTasksWaitingTermination+0x58>)
 800e036:	681b      	ldr	r3, [r3, #0]
 800e038:	3b01      	subs	r3, #1
 800e03a:	4a0a      	ldr	r2, [pc, #40]	; (800e064 <prvCheckTasksWaitingTermination+0x58>)
 800e03c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800e03e:	f000 ff4d 	bl	800eedc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800e042:	6878      	ldr	r0, [r7, #4]
 800e044:	f000 f810 	bl	800e068 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800e048:	4b06      	ldr	r3, [pc, #24]	; (800e064 <prvCheckTasksWaitingTermination+0x58>)
 800e04a:	681b      	ldr	r3, [r3, #0]
 800e04c:	2b00      	cmp	r3, #0
 800e04e:	d1e1      	bne.n	800e014 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800e050:	bf00      	nop
 800e052:	bf00      	nop
 800e054:	3708      	adds	r7, #8
 800e056:	46bd      	mov	sp, r7
 800e058:	bd80      	pop	{r7, pc}
 800e05a:	bf00      	nop
 800e05c:	2000172c 	.word	0x2000172c
 800e060:	20001758 	.word	0x20001758
 800e064:	20001740 	.word	0x20001740

0800e068 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b084      	sub	sp, #16
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800e070:	687b      	ldr	r3, [r7, #4]
 800e072:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e076:	2b00      	cmp	r3, #0
 800e078:	d108      	bne.n	800e08c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e07e:	4618      	mov	r0, r3
 800e080:	f001 f8c0 	bl	800f204 <vPortFree>
				vPortFree( pxTCB );
 800e084:	6878      	ldr	r0, [r7, #4]
 800e086:	f001 f8bd 	bl	800f204 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800e08a:	e018      	b.n	800e0be <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800e08c:	687b      	ldr	r3, [r7, #4]
 800e08e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e092:	2b01      	cmp	r3, #1
 800e094:	d103      	bne.n	800e09e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800e096:	6878      	ldr	r0, [r7, #4]
 800e098:	f001 f8b4 	bl	800f204 <vPortFree>
	}
 800e09c:	e00f      	b.n	800e0be <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e0a4:	2b02      	cmp	r3, #2
 800e0a6:	d00a      	beq.n	800e0be <prvDeleteTCB+0x56>
	__asm volatile
 800e0a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0ac:	f383 8811 	msr	BASEPRI, r3
 800e0b0:	f3bf 8f6f 	isb	sy
 800e0b4:	f3bf 8f4f 	dsb	sy
 800e0b8:	60fb      	str	r3, [r7, #12]
}
 800e0ba:	bf00      	nop
 800e0bc:	e7fe      	b.n	800e0bc <prvDeleteTCB+0x54>
	}
 800e0be:	bf00      	nop
 800e0c0:	3710      	adds	r7, #16
 800e0c2:	46bd      	mov	sp, r7
 800e0c4:	bd80      	pop	{r7, pc}
	...

0800e0c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800e0c8:	b480      	push	{r7}
 800e0ca:	b083      	sub	sp, #12
 800e0cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800e0ce:	4b0e      	ldr	r3, [pc, #56]	; (800e108 <prvResetNextTaskUnblockTime+0x40>)
 800e0d0:	681b      	ldr	r3, [r3, #0]
 800e0d2:	681b      	ldr	r3, [r3, #0]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d101      	bne.n	800e0dc <prvResetNextTaskUnblockTime+0x14>
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e000      	b.n	800e0de <prvResetNextTaskUnblockTime+0x16>
 800e0dc:	2300      	movs	r3, #0
 800e0de:	2b00      	cmp	r3, #0
 800e0e0:	d004      	beq.n	800e0ec <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800e0e2:	4b0a      	ldr	r3, [pc, #40]	; (800e10c <prvResetNextTaskUnblockTime+0x44>)
 800e0e4:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e8:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800e0ea:	e008      	b.n	800e0fe <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800e0ec:	4b06      	ldr	r3, [pc, #24]	; (800e108 <prvResetNextTaskUnblockTime+0x40>)
 800e0ee:	681b      	ldr	r3, [r3, #0]
 800e0f0:	68db      	ldr	r3, [r3, #12]
 800e0f2:	68db      	ldr	r3, [r3, #12]
 800e0f4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	685b      	ldr	r3, [r3, #4]
 800e0fa:	4a04      	ldr	r2, [pc, #16]	; (800e10c <prvResetNextTaskUnblockTime+0x44>)
 800e0fc:	6013      	str	r3, [r2, #0]
}
 800e0fe:	bf00      	nop
 800e100:	370c      	adds	r7, #12
 800e102:	46bd      	mov	sp, r7
 800e104:	bc80      	pop	{r7}
 800e106:	4770      	bx	lr
 800e108:	20001710 	.word	0x20001710
 800e10c:	20001778 	.word	0x20001778

0800e110 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800e110:	b480      	push	{r7}
 800e112:	b083      	sub	sp, #12
 800e114:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800e116:	4b04      	ldr	r3, [pc, #16]	; (800e128 <xTaskGetCurrentTaskHandle+0x18>)
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800e11c:	687b      	ldr	r3, [r7, #4]
	}
 800e11e:	4618      	mov	r0, r3
 800e120:	370c      	adds	r7, #12
 800e122:	46bd      	mov	sp, r7
 800e124:	bc80      	pop	{r7}
 800e126:	4770      	bx	lr
 800e128:	20001658 	.word	0x20001658

0800e12c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800e12c:	b480      	push	{r7}
 800e12e:	b083      	sub	sp, #12
 800e130:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800e132:	4b0b      	ldr	r3, [pc, #44]	; (800e160 <xTaskGetSchedulerState+0x34>)
 800e134:	681b      	ldr	r3, [r3, #0]
 800e136:	2b00      	cmp	r3, #0
 800e138:	d102      	bne.n	800e140 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800e13a:	2301      	movs	r3, #1
 800e13c:	607b      	str	r3, [r7, #4]
 800e13e:	e008      	b.n	800e152 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800e140:	4b08      	ldr	r3, [pc, #32]	; (800e164 <xTaskGetSchedulerState+0x38>)
 800e142:	681b      	ldr	r3, [r3, #0]
 800e144:	2b00      	cmp	r3, #0
 800e146:	d102      	bne.n	800e14e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800e148:	2302      	movs	r3, #2
 800e14a:	607b      	str	r3, [r7, #4]
 800e14c:	e001      	b.n	800e152 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800e14e:	2300      	movs	r3, #0
 800e150:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800e152:	687b      	ldr	r3, [r7, #4]
	}
 800e154:	4618      	mov	r0, r3
 800e156:	370c      	adds	r7, #12
 800e158:	46bd      	mov	sp, r7
 800e15a:	bc80      	pop	{r7}
 800e15c:	4770      	bx	lr
 800e15e:	bf00      	nop
 800e160:	20001764 	.word	0x20001764
 800e164:	20001780 	.word	0x20001780

0800e168 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800e168:	b580      	push	{r7, lr}
 800e16a:	b086      	sub	sp, #24
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800e174:	2300      	movs	r3, #0
 800e176:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d06e      	beq.n	800e25c <xTaskPriorityDisinherit+0xf4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800e17e:	4b3a      	ldr	r3, [pc, #232]	; (800e268 <xTaskPriorityDisinherit+0x100>)
 800e180:	681b      	ldr	r3, [r3, #0]
 800e182:	693a      	ldr	r2, [r7, #16]
 800e184:	429a      	cmp	r2, r3
 800e186:	d00a      	beq.n	800e19e <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800e188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e18c:	f383 8811 	msr	BASEPRI, r3
 800e190:	f3bf 8f6f 	isb	sy
 800e194:	f3bf 8f4f 	dsb	sy
 800e198:	60fb      	str	r3, [r7, #12]
}
 800e19a:	bf00      	nop
 800e19c:	e7fe      	b.n	800e19c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800e19e:	693b      	ldr	r3, [r7, #16]
 800e1a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d10a      	bne.n	800e1bc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800e1a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e1aa:	f383 8811 	msr	BASEPRI, r3
 800e1ae:	f3bf 8f6f 	isb	sy
 800e1b2:	f3bf 8f4f 	dsb	sy
 800e1b6:	60bb      	str	r3, [r7, #8]
}
 800e1b8:	bf00      	nop
 800e1ba:	e7fe      	b.n	800e1ba <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800e1bc:	693b      	ldr	r3, [r7, #16]
 800e1be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1c0:	1e5a      	subs	r2, r3, #1
 800e1c2:	693b      	ldr	r3, [r7, #16]
 800e1c4:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1ca:	693b      	ldr	r3, [r7, #16]
 800e1cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800e1ce:	429a      	cmp	r2, r3
 800e1d0:	d044      	beq.n	800e25c <xTaskPriorityDisinherit+0xf4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800e1d2:	693b      	ldr	r3, [r7, #16]
 800e1d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800e1d6:	2b00      	cmp	r3, #0
 800e1d8:	d140      	bne.n	800e25c <xTaskPriorityDisinherit+0xf4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e1da:	693b      	ldr	r3, [r7, #16]
 800e1dc:	3304      	adds	r3, #4
 800e1de:	4618      	mov	r0, r3
 800e1e0:	f7fe f876 	bl	800c2d0 <uxListRemove>
 800e1e4:	4603      	mov	r3, r0
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	d115      	bne.n	800e216 <xTaskPriorityDisinherit+0xae>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800e1ea:	693b      	ldr	r3, [r7, #16]
 800e1ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e1ee:	491f      	ldr	r1, [pc, #124]	; (800e26c <xTaskPriorityDisinherit+0x104>)
 800e1f0:	4613      	mov	r3, r2
 800e1f2:	009b      	lsls	r3, r3, #2
 800e1f4:	4413      	add	r3, r2
 800e1f6:	009b      	lsls	r3, r3, #2
 800e1f8:	440b      	add	r3, r1
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	d10a      	bne.n	800e216 <xTaskPriorityDisinherit+0xae>
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e204:	2201      	movs	r2, #1
 800e206:	fa02 f303 	lsl.w	r3, r2, r3
 800e20a:	43da      	mvns	r2, r3
 800e20c:	4b18      	ldr	r3, [pc, #96]	; (800e270 <xTaskPriorityDisinherit+0x108>)
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	4013      	ands	r3, r2
 800e212:	4a17      	ldr	r2, [pc, #92]	; (800e270 <xTaskPriorityDisinherit+0x108>)
 800e214:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800e216:	693b      	ldr	r3, [r7, #16]
 800e218:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e21a:	693b      	ldr	r3, [r7, #16]
 800e21c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e21e:	693b      	ldr	r3, [r7, #16]
 800e220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e222:	f1c3 0207 	rsb	r2, r3, #7
 800e226:	693b      	ldr	r3, [r7, #16]
 800e228:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800e22a:	693b      	ldr	r3, [r7, #16]
 800e22c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e22e:	2201      	movs	r2, #1
 800e230:	409a      	lsls	r2, r3
 800e232:	4b0f      	ldr	r3, [pc, #60]	; (800e270 <xTaskPriorityDisinherit+0x108>)
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	4313      	orrs	r3, r2
 800e238:	4a0d      	ldr	r2, [pc, #52]	; (800e270 <xTaskPriorityDisinherit+0x108>)
 800e23a:	6013      	str	r3, [r2, #0]
 800e23c:	693b      	ldr	r3, [r7, #16]
 800e23e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e240:	4613      	mov	r3, r2
 800e242:	009b      	lsls	r3, r3, #2
 800e244:	4413      	add	r3, r2
 800e246:	009b      	lsls	r3, r3, #2
 800e248:	4a08      	ldr	r2, [pc, #32]	; (800e26c <xTaskPriorityDisinherit+0x104>)
 800e24a:	441a      	add	r2, r3
 800e24c:	693b      	ldr	r3, [r7, #16]
 800e24e:	3304      	adds	r3, #4
 800e250:	4619      	mov	r1, r3
 800e252:	4610      	mov	r0, r2
 800e254:	f7fd ffe1 	bl	800c21a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800e258:	2301      	movs	r3, #1
 800e25a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800e25c:	697b      	ldr	r3, [r7, #20]
	}
 800e25e:	4618      	mov	r0, r3
 800e260:	3718      	adds	r7, #24
 800e262:	46bd      	mov	sp, r7
 800e264:	bd80      	pop	{r7, pc}
 800e266:	bf00      	nop
 800e268:	20001658 	.word	0x20001658
 800e26c:	2000165c 	.word	0x2000165c
 800e270:	20001760 	.word	0x20001760

0800e274 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800e274:	b580      	push	{r7, lr}
 800e276:	b086      	sub	sp, #24
 800e278:	af00      	add	r7, sp, #0
 800e27a:	60f8      	str	r0, [r7, #12]
 800e27c:	60b9      	str	r1, [r7, #8]
 800e27e:	607a      	str	r2, [r7, #4]
 800e280:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800e282:	f000 fdfb 	bl	800ee7c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800e286:	4b26      	ldr	r3, [pc, #152]	; (800e320 <xTaskNotifyWait+0xac>)
 800e288:	681b      	ldr	r3, [r3, #0]
 800e28a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e28e:	b2db      	uxtb	r3, r3
 800e290:	2b02      	cmp	r3, #2
 800e292:	d01a      	beq.n	800e2ca <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800e294:	4b22      	ldr	r3, [pc, #136]	; (800e320 <xTaskNotifyWait+0xac>)
 800e296:	681b      	ldr	r3, [r3, #0]
 800e298:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800e29a:	68fa      	ldr	r2, [r7, #12]
 800e29c:	43d2      	mvns	r2, r2
 800e29e:	400a      	ands	r2, r1
 800e2a0:	64da      	str	r2, [r3, #76]	; 0x4c

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800e2a2:	4b1f      	ldr	r3, [pc, #124]	; (800e320 <xTaskNotifyWait+0xac>)
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	2201      	movs	r2, #1
 800e2a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

				if( xTicksToWait > ( TickType_t ) 0 )
 800e2ac:	683b      	ldr	r3, [r7, #0]
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d00b      	beq.n	800e2ca <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800e2b2:	2101      	movs	r1, #1
 800e2b4:	6838      	ldr	r0, [r7, #0]
 800e2b6:	f000 f901 	bl	800e4bc <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800e2ba:	4b1a      	ldr	r3, [pc, #104]	; (800e324 <xTaskNotifyWait+0xb0>)
 800e2bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2c0:	601a      	str	r2, [r3, #0]
 800e2c2:	f3bf 8f4f 	dsb	sy
 800e2c6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e2ca:	f000 fe07 	bl	800eedc <vPortExitCritical>

		taskENTER_CRITICAL();
 800e2ce:	f000 fdd5 	bl	800ee7c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d004      	beq.n	800e2e2 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800e2d8:	4b11      	ldr	r3, [pc, #68]	; (800e320 <xTaskNotifyWait+0xac>)
 800e2da:	681b      	ldr	r3, [r3, #0]
 800e2dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800e2e2:	4b0f      	ldr	r3, [pc, #60]	; (800e320 <xTaskNotifyWait+0xac>)
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e2ea:	b2db      	uxtb	r3, r3
 800e2ec:	2b02      	cmp	r3, #2
 800e2ee:	d002      	beq.n	800e2f6 <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800e2f0:	2300      	movs	r3, #0
 800e2f2:	617b      	str	r3, [r7, #20]
 800e2f4:	e008      	b.n	800e308 <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800e2f6:	4b0a      	ldr	r3, [pc, #40]	; (800e320 <xTaskNotifyWait+0xac>)
 800e2f8:	681b      	ldr	r3, [r3, #0]
 800e2fa:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800e2fc:	68ba      	ldr	r2, [r7, #8]
 800e2fe:	43d2      	mvns	r2, r2
 800e300:	400a      	ands	r2, r1
 800e302:	64da      	str	r2, [r3, #76]	; 0x4c
				xReturn = pdTRUE;
 800e304:	2301      	movs	r3, #1
 800e306:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e308:	4b05      	ldr	r3, [pc, #20]	; (800e320 <xTaskNotifyWait+0xac>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	2200      	movs	r2, #0
 800e30e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		}
		taskEXIT_CRITICAL();
 800e312:	f000 fde3 	bl	800eedc <vPortExitCritical>

		return xReturn;
 800e316:	697b      	ldr	r3, [r7, #20]
	}
 800e318:	4618      	mov	r0, r3
 800e31a:	3718      	adds	r7, #24
 800e31c:	46bd      	mov	sp, r7
 800e31e:	bd80      	pop	{r7, pc}
 800e320:	20001658 	.word	0x20001658
 800e324:	e000ed04 	.word	0xe000ed04

0800e328 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800e328:	b580      	push	{r7, lr}
 800e32a:	b08a      	sub	sp, #40	; 0x28
 800e32c:	af00      	add	r7, sp, #0
 800e32e:	60f8      	str	r0, [r7, #12]
 800e330:	60b9      	str	r1, [r7, #8]
 800e332:	603b      	str	r3, [r7, #0]
 800e334:	4613      	mov	r3, r2
 800e336:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800e338:	2301      	movs	r3, #1
 800e33a:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	2b00      	cmp	r3, #0
 800e340:	d10a      	bne.n	800e358 <xTaskGenericNotify+0x30>
	__asm volatile
 800e342:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e346:	f383 8811 	msr	BASEPRI, r3
 800e34a:	f3bf 8f6f 	isb	sy
 800e34e:	f3bf 8f4f 	dsb	sy
 800e352:	61bb      	str	r3, [r7, #24]
}
 800e354:	bf00      	nop
 800e356:	e7fe      	b.n	800e356 <xTaskGenericNotify+0x2e>
		pxTCB = ( TCB_t * ) xTaskToNotify;
 800e358:	68fb      	ldr	r3, [r7, #12]
 800e35a:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800e35c:	f000 fd8e 	bl	800ee7c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d003      	beq.n	800e36e <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800e366:	6a3b      	ldr	r3, [r7, #32]
 800e368:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e36a:	683b      	ldr	r3, [r7, #0]
 800e36c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800e36e:	6a3b      	ldr	r3, [r7, #32]
 800e370:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e374:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800e376:	6a3b      	ldr	r3, [r7, #32]
 800e378:	2202      	movs	r2, #2
 800e37a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			switch( eAction )
 800e37e:	79fb      	ldrb	r3, [r7, #7]
 800e380:	2b04      	cmp	r3, #4
 800e382:	d828      	bhi.n	800e3d6 <xTaskGenericNotify+0xae>
 800e384:	a201      	add	r2, pc, #4	; (adr r2, 800e38c <xTaskGenericNotify+0x64>)
 800e386:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e38a:	bf00      	nop
 800e38c:	0800e3d7 	.word	0x0800e3d7
 800e390:	0800e3a1 	.word	0x0800e3a1
 800e394:	0800e3af 	.word	0x0800e3af
 800e398:	0800e3bb 	.word	0x0800e3bb
 800e39c:	0800e3c3 	.word	0x0800e3c3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800e3a0:	6a3b      	ldr	r3, [r7, #32]
 800e3a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800e3a4:	68bb      	ldr	r3, [r7, #8]
 800e3a6:	431a      	orrs	r2, r3
 800e3a8:	6a3b      	ldr	r3, [r7, #32]
 800e3aa:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800e3ac:	e013      	b.n	800e3d6 <xTaskGenericNotify+0xae>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800e3ae:	6a3b      	ldr	r3, [r7, #32]
 800e3b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e3b2:	1c5a      	adds	r2, r3, #1
 800e3b4:	6a3b      	ldr	r3, [r7, #32]
 800e3b6:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800e3b8:	e00d      	b.n	800e3d6 <xTaskGenericNotify+0xae>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800e3ba:	6a3b      	ldr	r3, [r7, #32]
 800e3bc:	68ba      	ldr	r2, [r7, #8]
 800e3be:	64da      	str	r2, [r3, #76]	; 0x4c
					break;
 800e3c0:	e009      	b.n	800e3d6 <xTaskGenericNotify+0xae>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800e3c2:	7ffb      	ldrb	r3, [r7, #31]
 800e3c4:	2b02      	cmp	r3, #2
 800e3c6:	d003      	beq.n	800e3d0 <xTaskGenericNotify+0xa8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800e3c8:	6a3b      	ldr	r3, [r7, #32]
 800e3ca:	68ba      	ldr	r2, [r7, #8]
 800e3cc:	64da      	str	r2, [r3, #76]	; 0x4c
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800e3ce:	e001      	b.n	800e3d4 <xTaskGenericNotify+0xac>
						xReturn = pdFAIL;
 800e3d0:	2300      	movs	r3, #0
 800e3d2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 800e3d4:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800e3d6:	7ffb      	ldrb	r3, [r7, #31]
 800e3d8:	2b01      	cmp	r3, #1
 800e3da:	d139      	bne.n	800e450 <xTaskGenericNotify+0x128>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800e3dc:	6a3b      	ldr	r3, [r7, #32]
 800e3de:	3304      	adds	r3, #4
 800e3e0:	4618      	mov	r0, r3
 800e3e2:	f7fd ff75 	bl	800c2d0 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800e3e6:	6a3b      	ldr	r3, [r7, #32]
 800e3e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e3ea:	2201      	movs	r2, #1
 800e3ec:	409a      	lsls	r2, r3
 800e3ee:	4b1c      	ldr	r3, [pc, #112]	; (800e460 <xTaskGenericNotify+0x138>)
 800e3f0:	681b      	ldr	r3, [r3, #0]
 800e3f2:	4313      	orrs	r3, r2
 800e3f4:	4a1a      	ldr	r2, [pc, #104]	; (800e460 <xTaskGenericNotify+0x138>)
 800e3f6:	6013      	str	r3, [r2, #0]
 800e3f8:	6a3b      	ldr	r3, [r7, #32]
 800e3fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e3fc:	4613      	mov	r3, r2
 800e3fe:	009b      	lsls	r3, r3, #2
 800e400:	4413      	add	r3, r2
 800e402:	009b      	lsls	r3, r3, #2
 800e404:	4a17      	ldr	r2, [pc, #92]	; (800e464 <xTaskGenericNotify+0x13c>)
 800e406:	441a      	add	r2, r3
 800e408:	6a3b      	ldr	r3, [r7, #32]
 800e40a:	3304      	adds	r3, #4
 800e40c:	4619      	mov	r1, r3
 800e40e:	4610      	mov	r0, r2
 800e410:	f7fd ff03 	bl	800c21a <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800e414:	6a3b      	ldr	r3, [r7, #32]
 800e416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d00a      	beq.n	800e432 <xTaskGenericNotify+0x10a>
	__asm volatile
 800e41c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e420:	f383 8811 	msr	BASEPRI, r3
 800e424:	f3bf 8f6f 	isb	sy
 800e428:	f3bf 8f4f 	dsb	sy
 800e42c:	617b      	str	r3, [r7, #20]
}
 800e42e:	bf00      	nop
 800e430:	e7fe      	b.n	800e430 <xTaskGenericNotify+0x108>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800e432:	6a3b      	ldr	r3, [r7, #32]
 800e434:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e436:	4b0c      	ldr	r3, [pc, #48]	; (800e468 <xTaskGenericNotify+0x140>)
 800e438:	681b      	ldr	r3, [r3, #0]
 800e43a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e43c:	429a      	cmp	r2, r3
 800e43e:	d907      	bls.n	800e450 <xTaskGenericNotify+0x128>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800e440:	4b0a      	ldr	r3, [pc, #40]	; (800e46c <xTaskGenericNotify+0x144>)
 800e442:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e446:	601a      	str	r2, [r3, #0]
 800e448:	f3bf 8f4f 	dsb	sy
 800e44c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800e450:	f000 fd44 	bl	800eedc <vPortExitCritical>

		return xReturn;
 800e454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 800e456:	4618      	mov	r0, r3
 800e458:	3728      	adds	r7, #40	; 0x28
 800e45a:	46bd      	mov	sp, r7
 800e45c:	bd80      	pop	{r7, pc}
 800e45e:	bf00      	nop
 800e460:	20001760 	.word	0x20001760
 800e464:	2000165c 	.word	0x2000165c
 800e468:	20001658 	.word	0x20001658
 800e46c:	e000ed04 	.word	0xe000ed04

0800e470 <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
 800e470:	b580      	push	{r7, lr}
 800e472:	b084      	sub	sp, #16
 800e474:	af00      	add	r7, sp, #0
 800e476:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
 800e478:	687b      	ldr	r3, [r7, #4]
 800e47a:	2b00      	cmp	r3, #0
 800e47c:	d102      	bne.n	800e484 <xTaskNotifyStateClear+0x14>
 800e47e:	4b0e      	ldr	r3, [pc, #56]	; (800e4b8 <xTaskNotifyStateClear+0x48>)
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	e000      	b.n	800e486 <xTaskNotifyStateClear+0x16>
 800e484:	687b      	ldr	r3, [r7, #4]
 800e486:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
 800e488:	f000 fcf8 	bl	800ee7c <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
 800e48c:	68bb      	ldr	r3, [r7, #8]
 800e48e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800e492:	b2db      	uxtb	r3, r3
 800e494:	2b02      	cmp	r3, #2
 800e496:	d106      	bne.n	800e4a6 <xTaskNotifyStateClear+0x36>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800e498:	68bb      	ldr	r3, [r7, #8]
 800e49a:	2200      	movs	r2, #0
 800e49c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
				xReturn = pdPASS;
 800e4a0:	2301      	movs	r3, #1
 800e4a2:	60fb      	str	r3, [r7, #12]
 800e4a4:	e001      	b.n	800e4aa <xTaskNotifyStateClear+0x3a>
			}
			else
			{
				xReturn = pdFAIL;
 800e4a6:	2300      	movs	r3, #0
 800e4a8:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
 800e4aa:	f000 fd17 	bl	800eedc <vPortExitCritical>

		return xReturn;
 800e4ae:	68fb      	ldr	r3, [r7, #12]
	}
 800e4b0:	4618      	mov	r0, r3
 800e4b2:	3710      	adds	r7, #16
 800e4b4:	46bd      	mov	sp, r7
 800e4b6:	bd80      	pop	{r7, pc}
 800e4b8:	20001658 	.word	0x20001658

0800e4bc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800e4bc:	b580      	push	{r7, lr}
 800e4be:	b084      	sub	sp, #16
 800e4c0:	af00      	add	r7, sp, #0
 800e4c2:	6078      	str	r0, [r7, #4]
 800e4c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800e4c6:	4b29      	ldr	r3, [pc, #164]	; (800e56c <prvAddCurrentTaskToDelayedList+0xb0>)
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800e4cc:	4b28      	ldr	r3, [pc, #160]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	3304      	adds	r3, #4
 800e4d2:	4618      	mov	r0, r3
 800e4d4:	f7fd fefc 	bl	800c2d0 <uxListRemove>
 800e4d8:	4603      	mov	r3, r0
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d10b      	bne.n	800e4f6 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 800e4de:	4b24      	ldr	r3, [pc, #144]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e4e0:	681b      	ldr	r3, [r3, #0]
 800e4e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e4e4:	2201      	movs	r2, #1
 800e4e6:	fa02 f303 	lsl.w	r3, r2, r3
 800e4ea:	43da      	mvns	r2, r3
 800e4ec:	4b21      	ldr	r3, [pc, #132]	; (800e574 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e4ee:	681b      	ldr	r3, [r3, #0]
 800e4f0:	4013      	ands	r3, r2
 800e4f2:	4a20      	ldr	r2, [pc, #128]	; (800e574 <prvAddCurrentTaskToDelayedList+0xb8>)
 800e4f4:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800e4f6:	687b      	ldr	r3, [r7, #4]
 800e4f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e4fc:	d10a      	bne.n	800e514 <prvAddCurrentTaskToDelayedList+0x58>
 800e4fe:	683b      	ldr	r3, [r7, #0]
 800e500:	2b00      	cmp	r3, #0
 800e502:	d007      	beq.n	800e514 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e504:	4b1a      	ldr	r3, [pc, #104]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e506:	681b      	ldr	r3, [r3, #0]
 800e508:	3304      	adds	r3, #4
 800e50a:	4619      	mov	r1, r3
 800e50c:	481a      	ldr	r0, [pc, #104]	; (800e578 <prvAddCurrentTaskToDelayedList+0xbc>)
 800e50e:	f7fd fe84 	bl	800c21a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800e512:	e026      	b.n	800e562 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800e514:	68fa      	ldr	r2, [r7, #12]
 800e516:	687b      	ldr	r3, [r7, #4]
 800e518:	4413      	add	r3, r2
 800e51a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800e51c:	4b14      	ldr	r3, [pc, #80]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	68ba      	ldr	r2, [r7, #8]
 800e522:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800e524:	68ba      	ldr	r2, [r7, #8]
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	429a      	cmp	r2, r3
 800e52a:	d209      	bcs.n	800e540 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e52c:	4b13      	ldr	r3, [pc, #76]	; (800e57c <prvAddCurrentTaskToDelayedList+0xc0>)
 800e52e:	681a      	ldr	r2, [r3, #0]
 800e530:	4b0f      	ldr	r3, [pc, #60]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e532:	681b      	ldr	r3, [r3, #0]
 800e534:	3304      	adds	r3, #4
 800e536:	4619      	mov	r1, r3
 800e538:	4610      	mov	r0, r2
 800e53a:	f7fd fe91 	bl	800c260 <vListInsert>
}
 800e53e:	e010      	b.n	800e562 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800e540:	4b0f      	ldr	r3, [pc, #60]	; (800e580 <prvAddCurrentTaskToDelayedList+0xc4>)
 800e542:	681a      	ldr	r2, [r3, #0]
 800e544:	4b0a      	ldr	r3, [pc, #40]	; (800e570 <prvAddCurrentTaskToDelayedList+0xb4>)
 800e546:	681b      	ldr	r3, [r3, #0]
 800e548:	3304      	adds	r3, #4
 800e54a:	4619      	mov	r1, r3
 800e54c:	4610      	mov	r0, r2
 800e54e:	f7fd fe87 	bl	800c260 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800e552:	4b0c      	ldr	r3, [pc, #48]	; (800e584 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e554:	681b      	ldr	r3, [r3, #0]
 800e556:	68ba      	ldr	r2, [r7, #8]
 800e558:	429a      	cmp	r2, r3
 800e55a:	d202      	bcs.n	800e562 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800e55c:	4a09      	ldr	r2, [pc, #36]	; (800e584 <prvAddCurrentTaskToDelayedList+0xc8>)
 800e55e:	68bb      	ldr	r3, [r7, #8]
 800e560:	6013      	str	r3, [r2, #0]
}
 800e562:	bf00      	nop
 800e564:	3710      	adds	r7, #16
 800e566:	46bd      	mov	sp, r7
 800e568:	bd80      	pop	{r7, pc}
 800e56a:	bf00      	nop
 800e56c:	2000175c 	.word	0x2000175c
 800e570:	20001658 	.word	0x20001658
 800e574:	20001760 	.word	0x20001760
 800e578:	20001744 	.word	0x20001744
 800e57c:	20001714 	.word	0x20001714
 800e580:	20001710 	.word	0x20001710
 800e584:	20001778 	.word	0x20001778

0800e588 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800e588:	b580      	push	{r7, lr}
 800e58a:	b08a      	sub	sp, #40	; 0x28
 800e58c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800e58e:	2300      	movs	r3, #0
 800e590:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800e592:	f000 fb41 	bl	800ec18 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800e596:	4b1c      	ldr	r3, [pc, #112]	; (800e608 <xTimerCreateTimerTask+0x80>)
 800e598:	681b      	ldr	r3, [r3, #0]
 800e59a:	2b00      	cmp	r3, #0
 800e59c:	d021      	beq.n	800e5e2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800e59e:	2300      	movs	r3, #0
 800e5a0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800e5a2:	2300      	movs	r3, #0
 800e5a4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800e5a6:	1d3a      	adds	r2, r7, #4
 800e5a8:	f107 0108 	add.w	r1, r7, #8
 800e5ac:	f107 030c 	add.w	r3, r7, #12
 800e5b0:	4618      	mov	r0, r3
 800e5b2:	f7f6 fc7d 	bl	8004eb0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800e5b6:	6879      	ldr	r1, [r7, #4]
 800e5b8:	68bb      	ldr	r3, [r7, #8]
 800e5ba:	68fa      	ldr	r2, [r7, #12]
 800e5bc:	9202      	str	r2, [sp, #8]
 800e5be:	9301      	str	r3, [sp, #4]
 800e5c0:	2302      	movs	r3, #2
 800e5c2:	9300      	str	r3, [sp, #0]
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	460a      	mov	r2, r1
 800e5c8:	4910      	ldr	r1, [pc, #64]	; (800e60c <xTimerCreateTimerTask+0x84>)
 800e5ca:	4811      	ldr	r0, [pc, #68]	; (800e610 <xTimerCreateTimerTask+0x88>)
 800e5cc:	f7fe ff5b 	bl	800d486 <xTaskCreateStatic>
 800e5d0:	4603      	mov	r3, r0
 800e5d2:	4a10      	ldr	r2, [pc, #64]	; (800e614 <xTimerCreateTimerTask+0x8c>)
 800e5d4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800e5d6:	4b0f      	ldr	r3, [pc, #60]	; (800e614 <xTimerCreateTimerTask+0x8c>)
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	2b00      	cmp	r3, #0
 800e5dc:	d001      	beq.n	800e5e2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800e5de:	2301      	movs	r3, #1
 800e5e0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800e5e2:	697b      	ldr	r3, [r7, #20]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d10a      	bne.n	800e5fe <xTimerCreateTimerTask+0x76>
	__asm volatile
 800e5e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e5ec:	f383 8811 	msr	BASEPRI, r3
 800e5f0:	f3bf 8f6f 	isb	sy
 800e5f4:	f3bf 8f4f 	dsb	sy
 800e5f8:	613b      	str	r3, [r7, #16]
}
 800e5fa:	bf00      	nop
 800e5fc:	e7fe      	b.n	800e5fc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800e5fe:	697b      	ldr	r3, [r7, #20]
}
 800e600:	4618      	mov	r0, r3
 800e602:	3718      	adds	r7, #24
 800e604:	46bd      	mov	sp, r7
 800e606:	bd80      	pop	{r7, pc}
 800e608:	200017b4 	.word	0x200017b4
 800e60c:	08014040 	.word	0x08014040
 800e610:	0800e855 	.word	0x0800e855
 800e614:	200017b8 	.word	0x200017b8

0800e618 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b088      	sub	sp, #32
 800e61c:	af02      	add	r7, sp, #8
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	607a      	str	r2, [r7, #4]
 800e624:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 800e626:	202c      	movs	r0, #44	; 0x2c
 800e628:	f000 fd28 	bl	800f07c <pvPortMalloc>
 800e62c:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800e62e:	697b      	ldr	r3, [r7, #20]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d00d      	beq.n	800e650 <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e634:	697b      	ldr	r3, [r7, #20]
 800e636:	9301      	str	r3, [sp, #4]
 800e638:	6a3b      	ldr	r3, [r7, #32]
 800e63a:	9300      	str	r3, [sp, #0]
 800e63c:	683b      	ldr	r3, [r7, #0]
 800e63e:	687a      	ldr	r2, [r7, #4]
 800e640:	68b9      	ldr	r1, [r7, #8]
 800e642:	68f8      	ldr	r0, [r7, #12]
 800e644:	f000 f846 	bl	800e6d4 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 800e648:	697b      	ldr	r3, [r7, #20]
 800e64a:	2200      	movs	r2, #0
 800e64c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 800e650:	697b      	ldr	r3, [r7, #20]
	}
 800e652:	4618      	mov	r0, r3
 800e654:	3718      	adds	r7, #24
 800e656:	46bd      	mov	sp, r7
 800e658:	bd80      	pop	{r7, pc}

0800e65a <xTimerCreateStatic>:
										const TickType_t xTimerPeriodInTicks,
										const UBaseType_t uxAutoReload,
										void * const pvTimerID,
										TimerCallbackFunction_t pxCallbackFunction,
										StaticTimer_t *pxTimerBuffer )
	{
 800e65a:	b580      	push	{r7, lr}
 800e65c:	b08a      	sub	sp, #40	; 0x28
 800e65e:	af02      	add	r7, sp, #8
 800e660:	60f8      	str	r0, [r7, #12]
 800e662:	60b9      	str	r1, [r7, #8]
 800e664:	607a      	str	r2, [r7, #4]
 800e666:	603b      	str	r3, [r7, #0]
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTimer_t equals the size of the real timer
			structure. */
			volatile size_t xSize = sizeof( StaticTimer_t );
 800e668:	232c      	movs	r3, #44	; 0x2c
 800e66a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( Timer_t ) );
 800e66c:	693b      	ldr	r3, [r7, #16]
 800e66e:	2b2c      	cmp	r3, #44	; 0x2c
 800e670:	d00a      	beq.n	800e688 <xTimerCreateStatic+0x2e>
	__asm volatile
 800e672:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e676:	f383 8811 	msr	BASEPRI, r3
 800e67a:	f3bf 8f6f 	isb	sy
 800e67e:	f3bf 8f4f 	dsb	sy
 800e682:	61bb      	str	r3, [r7, #24]
}
 800e684:	bf00      	nop
 800e686:	e7fe      	b.n	800e686 <xTimerCreateStatic+0x2c>
		}
		#endif /* configASSERT_DEFINED */

		/* A pointer to a StaticTimer_t structure MUST be provided, use it. */
		configASSERT( pxTimerBuffer );
 800e688:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e68a:	2b00      	cmp	r3, #0
 800e68c:	d10a      	bne.n	800e6a4 <xTimerCreateStatic+0x4a>
	__asm volatile
 800e68e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e692:	f383 8811 	msr	BASEPRI, r3
 800e696:	f3bf 8f6f 	isb	sy
 800e69a:	f3bf 8f4f 	dsb	sy
 800e69e:	617b      	str	r3, [r7, #20]
}
 800e6a0:	bf00      	nop
 800e6a2:	e7fe      	b.n	800e6a2 <xTimerCreateStatic+0x48>
		pxNewTimer = ( Timer_t * ) pxTimerBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e6a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e6a6:	61fb      	str	r3, [r7, #28]

		if( pxNewTimer != NULL )
 800e6a8:	69fb      	ldr	r3, [r7, #28]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d00d      	beq.n	800e6ca <xTimerCreateStatic+0x70>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 800e6ae:	69fb      	ldr	r3, [r7, #28]
 800e6b0:	9301      	str	r3, [sp, #4]
 800e6b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e6b4:	9300      	str	r3, [sp, #0]
 800e6b6:	683b      	ldr	r3, [r7, #0]
 800e6b8:	687a      	ldr	r2, [r7, #4]
 800e6ba:	68b9      	ldr	r1, [r7, #8]
 800e6bc:	68f8      	ldr	r0, [r7, #12]
 800e6be:	f000 f809 	bl	800e6d4 <prvInitialiseNewTimer>

			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically so note this
				timer was created statically in case it is later deleted. */
				pxNewTimer->ucStaticallyAllocated = pdTRUE;
 800e6c2:	69fb      	ldr	r3, [r7, #28]
 800e6c4:	2201      	movs	r2, #1
 800e6c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
		}

		return pxNewTimer;
 800e6ca:	69fb      	ldr	r3, [r7, #28]
	}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3720      	adds	r7, #32
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	bd80      	pop	{r7, pc}

0800e6d4 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 800e6d4:	b580      	push	{r7, lr}
 800e6d6:	b086      	sub	sp, #24
 800e6d8:	af00      	add	r7, sp, #0
 800e6da:	60f8      	str	r0, [r7, #12]
 800e6dc:	60b9      	str	r1, [r7, #8]
 800e6de:	607a      	str	r2, [r7, #4]
 800e6e0:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	2b00      	cmp	r3, #0
 800e6e6:	d10a      	bne.n	800e6fe <prvInitialiseNewTimer+0x2a>
	__asm volatile
 800e6e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e6ec:	f383 8811 	msr	BASEPRI, r3
 800e6f0:	f3bf 8f6f 	isb	sy
 800e6f4:	f3bf 8f4f 	dsb	sy
 800e6f8:	617b      	str	r3, [r7, #20]
}
 800e6fa:	bf00      	nop
 800e6fc:	e7fe      	b.n	800e6fc <prvInitialiseNewTimer+0x28>

	if( pxNewTimer != NULL )
 800e6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e700:	2b00      	cmp	r3, #0
 800e702:	d015      	beq.n	800e730 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 800e704:	f000 fa88 	bl	800ec18 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 800e708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e70a:	68fa      	ldr	r2, [r7, #12]
 800e70c:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 800e70e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e710:	68ba      	ldr	r2, [r7, #8]
 800e712:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 800e714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 800e71a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e71c:	683a      	ldr	r2, [r7, #0]
 800e71e:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800e720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e722:	6a3a      	ldr	r2, [r7, #32]
 800e724:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800e726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e728:	3304      	adds	r3, #4
 800e72a:	4618      	mov	r0, r3
 800e72c:	f7fd fd69 	bl	800c202 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 800e730:	bf00      	nop
 800e732:	3718      	adds	r7, #24
 800e734:	46bd      	mov	sp, r7
 800e736:	bd80      	pop	{r7, pc}

0800e738 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b08a      	sub	sp, #40	; 0x28
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	60f8      	str	r0, [r7, #12]
 800e740:	60b9      	str	r1, [r7, #8]
 800e742:	607a      	str	r2, [r7, #4]
 800e744:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800e746:	2300      	movs	r3, #0
 800e748:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800e74a:	68fb      	ldr	r3, [r7, #12]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d10a      	bne.n	800e766 <xTimerGenericCommand+0x2e>
	__asm volatile
 800e750:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e754:	f383 8811 	msr	BASEPRI, r3
 800e758:	f3bf 8f6f 	isb	sy
 800e75c:	f3bf 8f4f 	dsb	sy
 800e760:	623b      	str	r3, [r7, #32]
}
 800e762:	bf00      	nop
 800e764:	e7fe      	b.n	800e764 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800e766:	4b1a      	ldr	r3, [pc, #104]	; (800e7d0 <xTimerGenericCommand+0x98>)
 800e768:	681b      	ldr	r3, [r3, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d02a      	beq.n	800e7c4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800e76e:	68bb      	ldr	r3, [r7, #8]
 800e770:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800e77a:	68bb      	ldr	r3, [r7, #8]
 800e77c:	2b05      	cmp	r3, #5
 800e77e:	dc18      	bgt.n	800e7b2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800e780:	f7ff fcd4 	bl	800e12c <xTaskGetSchedulerState>
 800e784:	4603      	mov	r3, r0
 800e786:	2b02      	cmp	r3, #2
 800e788:	d109      	bne.n	800e79e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800e78a:	4b11      	ldr	r3, [pc, #68]	; (800e7d0 <xTimerGenericCommand+0x98>)
 800e78c:	6818      	ldr	r0, [r3, #0]
 800e78e:	f107 0114 	add.w	r1, r7, #20
 800e792:	2300      	movs	r3, #0
 800e794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800e796:	f7fd ff01 	bl	800c59c <xQueueGenericSend>
 800e79a:	6278      	str	r0, [r7, #36]	; 0x24
 800e79c:	e012      	b.n	800e7c4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800e79e:	4b0c      	ldr	r3, [pc, #48]	; (800e7d0 <xTimerGenericCommand+0x98>)
 800e7a0:	6818      	ldr	r0, [r3, #0]
 800e7a2:	f107 0114 	add.w	r1, r7, #20
 800e7a6:	2300      	movs	r3, #0
 800e7a8:	2200      	movs	r2, #0
 800e7aa:	f7fd fef7 	bl	800c59c <xQueueGenericSend>
 800e7ae:	6278      	str	r0, [r7, #36]	; 0x24
 800e7b0:	e008      	b.n	800e7c4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800e7b2:	4b07      	ldr	r3, [pc, #28]	; (800e7d0 <xTimerGenericCommand+0x98>)
 800e7b4:	6818      	ldr	r0, [r3, #0]
 800e7b6:	f107 0114 	add.w	r1, r7, #20
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	683a      	ldr	r2, [r7, #0]
 800e7be:	f7fd ffeb 	bl	800c798 <xQueueGenericSendFromISR>
 800e7c2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800e7c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e7c6:	4618      	mov	r0, r3
 800e7c8:	3728      	adds	r7, #40	; 0x28
 800e7ca:	46bd      	mov	sp, r7
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	bf00      	nop
 800e7d0:	200017b4 	.word	0x200017b4

0800e7d4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b088      	sub	sp, #32
 800e7d8:	af02      	add	r7, sp, #8
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e7de:	4b1c      	ldr	r3, [pc, #112]	; (800e850 <prvProcessExpiredTimer+0x7c>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	68db      	ldr	r3, [r3, #12]
 800e7e4:	68db      	ldr	r3, [r3, #12]
 800e7e6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800e7e8:	697b      	ldr	r3, [r7, #20]
 800e7ea:	3304      	adds	r3, #4
 800e7ec:	4618      	mov	r0, r3
 800e7ee:	f7fd fd6f 	bl	800c2d0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800e7f2:	697b      	ldr	r3, [r7, #20]
 800e7f4:	69db      	ldr	r3, [r3, #28]
 800e7f6:	2b01      	cmp	r3, #1
 800e7f8:	d122      	bne.n	800e840 <prvProcessExpiredTimer+0x6c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	699a      	ldr	r2, [r3, #24]
 800e7fe:	687b      	ldr	r3, [r7, #4]
 800e800:	18d1      	adds	r1, r2, r3
 800e802:	687b      	ldr	r3, [r7, #4]
 800e804:	683a      	ldr	r2, [r7, #0]
 800e806:	6978      	ldr	r0, [r7, #20]
 800e808:	f000 f8c8 	bl	800e99c <prvInsertTimerInActiveList>
 800e80c:	4603      	mov	r3, r0
 800e80e:	2b00      	cmp	r3, #0
 800e810:	d016      	beq.n	800e840 <prvProcessExpiredTimer+0x6c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800e812:	2300      	movs	r3, #0
 800e814:	9300      	str	r3, [sp, #0]
 800e816:	2300      	movs	r3, #0
 800e818:	687a      	ldr	r2, [r7, #4]
 800e81a:	2100      	movs	r1, #0
 800e81c:	6978      	ldr	r0, [r7, #20]
 800e81e:	f7ff ff8b 	bl	800e738 <xTimerGenericCommand>
 800e822:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800e824:	693b      	ldr	r3, [r7, #16]
 800e826:	2b00      	cmp	r3, #0
 800e828:	d10a      	bne.n	800e840 <prvProcessExpiredTimer+0x6c>
	__asm volatile
 800e82a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e82e:	f383 8811 	msr	BASEPRI, r3
 800e832:	f3bf 8f6f 	isb	sy
 800e836:	f3bf 8f4f 	dsb	sy
 800e83a:	60fb      	str	r3, [r7, #12]
}
 800e83c:	bf00      	nop
 800e83e:	e7fe      	b.n	800e83e <prvProcessExpiredTimer+0x6a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800e840:	697b      	ldr	r3, [r7, #20]
 800e842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e844:	6978      	ldr	r0, [r7, #20]
 800e846:	4798      	blx	r3
}
 800e848:	bf00      	nop
 800e84a:	3718      	adds	r7, #24
 800e84c:	46bd      	mov	sp, r7
 800e84e:	bd80      	pop	{r7, pc}
 800e850:	200017ac 	.word	0x200017ac

0800e854 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 800e854:	b580      	push	{r7, lr}
 800e856:	b084      	sub	sp, #16
 800e858:	af00      	add	r7, sp, #0
 800e85a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e85c:	f107 0308 	add.w	r3, r7, #8
 800e860:	4618      	mov	r0, r3
 800e862:	f000 f857 	bl	800e914 <prvGetNextExpireTime>
 800e866:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800e868:	68bb      	ldr	r3, [r7, #8]
 800e86a:	4619      	mov	r1, r3
 800e86c:	68f8      	ldr	r0, [r7, #12]
 800e86e:	f000 f803 	bl	800e878 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800e872:	f000 f8d5 	bl	800ea20 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800e876:	e7f1      	b.n	800e85c <prvTimerTask+0x8>

0800e878 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800e878:	b580      	push	{r7, lr}
 800e87a:	b084      	sub	sp, #16
 800e87c:	af00      	add	r7, sp, #0
 800e87e:	6078      	str	r0, [r7, #4]
 800e880:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800e882:	f7ff f82d 	bl	800d8e0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800e886:	f107 0308 	add.w	r3, r7, #8
 800e88a:	4618      	mov	r0, r3
 800e88c:	f000 f866 	bl	800e95c <prvSampleTimeNow>
 800e890:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800e892:	68bb      	ldr	r3, [r7, #8]
 800e894:	2b00      	cmp	r3, #0
 800e896:	d130      	bne.n	800e8fa <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	2b00      	cmp	r3, #0
 800e89c:	d10a      	bne.n	800e8b4 <prvProcessTimerOrBlockTask+0x3c>
 800e89e:	687a      	ldr	r2, [r7, #4]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	429a      	cmp	r2, r3
 800e8a4:	d806      	bhi.n	800e8b4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800e8a6:	f7ff f829 	bl	800d8fc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800e8aa:	68f9      	ldr	r1, [r7, #12]
 800e8ac:	6878      	ldr	r0, [r7, #4]
 800e8ae:	f7ff ff91 	bl	800e7d4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800e8b2:	e024      	b.n	800e8fe <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800e8b4:	683b      	ldr	r3, [r7, #0]
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d008      	beq.n	800e8cc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800e8ba:	4b13      	ldr	r3, [pc, #76]	; (800e908 <prvProcessTimerOrBlockTask+0x90>)
 800e8bc:	681b      	ldr	r3, [r3, #0]
 800e8be:	681b      	ldr	r3, [r3, #0]
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	bf0c      	ite	eq
 800e8c4:	2301      	moveq	r3, #1
 800e8c6:	2300      	movne	r3, #0
 800e8c8:	b2db      	uxtb	r3, r3
 800e8ca:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800e8cc:	4b0f      	ldr	r3, [pc, #60]	; (800e90c <prvProcessTimerOrBlockTask+0x94>)
 800e8ce:	6818      	ldr	r0, [r3, #0]
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	1ad3      	subs	r3, r2, r3
 800e8d6:	683a      	ldr	r2, [r7, #0]
 800e8d8:	4619      	mov	r1, r3
 800e8da:	f7fe fa0d 	bl	800ccf8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800e8de:	f7ff f80d 	bl	800d8fc <xTaskResumeAll>
 800e8e2:	4603      	mov	r3, r0
 800e8e4:	2b00      	cmp	r3, #0
 800e8e6:	d10a      	bne.n	800e8fe <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800e8e8:	4b09      	ldr	r3, [pc, #36]	; (800e910 <prvProcessTimerOrBlockTask+0x98>)
 800e8ea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e8ee:	601a      	str	r2, [r3, #0]
 800e8f0:	f3bf 8f4f 	dsb	sy
 800e8f4:	f3bf 8f6f 	isb	sy
}
 800e8f8:	e001      	b.n	800e8fe <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800e8fa:	f7fe ffff 	bl	800d8fc <xTaskResumeAll>
}
 800e8fe:	bf00      	nop
 800e900:	3710      	adds	r7, #16
 800e902:	46bd      	mov	sp, r7
 800e904:	bd80      	pop	{r7, pc}
 800e906:	bf00      	nop
 800e908:	200017b0 	.word	0x200017b0
 800e90c:	200017b4 	.word	0x200017b4
 800e910:	e000ed04 	.word	0xe000ed04

0800e914 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800e914:	b480      	push	{r7}
 800e916:	b085      	sub	sp, #20
 800e918:	af00      	add	r7, sp, #0
 800e91a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800e91c:	4b0e      	ldr	r3, [pc, #56]	; (800e958 <prvGetNextExpireTime+0x44>)
 800e91e:	681b      	ldr	r3, [r3, #0]
 800e920:	681b      	ldr	r3, [r3, #0]
 800e922:	2b00      	cmp	r3, #0
 800e924:	bf0c      	ite	eq
 800e926:	2301      	moveq	r3, #1
 800e928:	2300      	movne	r3, #0
 800e92a:	b2db      	uxtb	r3, r3
 800e92c:	461a      	mov	r2, r3
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	2b00      	cmp	r3, #0
 800e938:	d105      	bne.n	800e946 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800e93a:	4b07      	ldr	r3, [pc, #28]	; (800e958 <prvGetNextExpireTime+0x44>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	68db      	ldr	r3, [r3, #12]
 800e940:	681b      	ldr	r3, [r3, #0]
 800e942:	60fb      	str	r3, [r7, #12]
 800e944:	e001      	b.n	800e94a <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800e946:	2300      	movs	r3, #0
 800e948:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800e94a:	68fb      	ldr	r3, [r7, #12]
}
 800e94c:	4618      	mov	r0, r3
 800e94e:	3714      	adds	r7, #20
 800e950:	46bd      	mov	sp, r7
 800e952:	bc80      	pop	{r7}
 800e954:	4770      	bx	lr
 800e956:	bf00      	nop
 800e958:	200017ac 	.word	0x200017ac

0800e95c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800e95c:	b580      	push	{r7, lr}
 800e95e:	b084      	sub	sp, #16
 800e960:	af00      	add	r7, sp, #0
 800e962:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800e964:	f7ff f866 	bl	800da34 <xTaskGetTickCount>
 800e968:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800e96a:	4b0b      	ldr	r3, [pc, #44]	; (800e998 <prvSampleTimeNow+0x3c>)
 800e96c:	681b      	ldr	r3, [r3, #0]
 800e96e:	68fa      	ldr	r2, [r7, #12]
 800e970:	429a      	cmp	r2, r3
 800e972:	d205      	bcs.n	800e980 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800e974:	f000 f8ee 	bl	800eb54 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800e978:	687b      	ldr	r3, [r7, #4]
 800e97a:	2201      	movs	r2, #1
 800e97c:	601a      	str	r2, [r3, #0]
 800e97e:	e002      	b.n	800e986 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800e980:	687b      	ldr	r3, [r7, #4]
 800e982:	2200      	movs	r2, #0
 800e984:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800e986:	4a04      	ldr	r2, [pc, #16]	; (800e998 <prvSampleTimeNow+0x3c>)
 800e988:	68fb      	ldr	r3, [r7, #12]
 800e98a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800e98c:	68fb      	ldr	r3, [r7, #12]
}
 800e98e:	4618      	mov	r0, r3
 800e990:	3710      	adds	r7, #16
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}
 800e996:	bf00      	nop
 800e998:	200017bc 	.word	0x200017bc

0800e99c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b086      	sub	sp, #24
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	60f8      	str	r0, [r7, #12]
 800e9a4:	60b9      	str	r1, [r7, #8]
 800e9a6:	607a      	str	r2, [r7, #4]
 800e9a8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800e9aa:	2300      	movs	r3, #0
 800e9ac:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800e9ae:	68fb      	ldr	r3, [r7, #12]
 800e9b0:	68ba      	ldr	r2, [r7, #8]
 800e9b2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800e9b4:	68fb      	ldr	r3, [r7, #12]
 800e9b6:	68fa      	ldr	r2, [r7, #12]
 800e9b8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800e9ba:	68ba      	ldr	r2, [r7, #8]
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	429a      	cmp	r2, r3
 800e9c0:	d812      	bhi.n	800e9e8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800e9c2:	687a      	ldr	r2, [r7, #4]
 800e9c4:	683b      	ldr	r3, [r7, #0]
 800e9c6:	1ad2      	subs	r2, r2, r3
 800e9c8:	68fb      	ldr	r3, [r7, #12]
 800e9ca:	699b      	ldr	r3, [r3, #24]
 800e9cc:	429a      	cmp	r2, r3
 800e9ce:	d302      	bcc.n	800e9d6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	617b      	str	r3, [r7, #20]
 800e9d4:	e01b      	b.n	800ea0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800e9d6:	4b10      	ldr	r3, [pc, #64]	; (800ea18 <prvInsertTimerInActiveList+0x7c>)
 800e9d8:	681a      	ldr	r2, [r3, #0]
 800e9da:	68fb      	ldr	r3, [r7, #12]
 800e9dc:	3304      	adds	r3, #4
 800e9de:	4619      	mov	r1, r3
 800e9e0:	4610      	mov	r0, r2
 800e9e2:	f7fd fc3d 	bl	800c260 <vListInsert>
 800e9e6:	e012      	b.n	800ea0e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800e9e8:	687a      	ldr	r2, [r7, #4]
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	429a      	cmp	r2, r3
 800e9ee:	d206      	bcs.n	800e9fe <prvInsertTimerInActiveList+0x62>
 800e9f0:	68ba      	ldr	r2, [r7, #8]
 800e9f2:	683b      	ldr	r3, [r7, #0]
 800e9f4:	429a      	cmp	r2, r3
 800e9f6:	d302      	bcc.n	800e9fe <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800e9f8:	2301      	movs	r3, #1
 800e9fa:	617b      	str	r3, [r7, #20]
 800e9fc:	e007      	b.n	800ea0e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800e9fe:	4b07      	ldr	r3, [pc, #28]	; (800ea1c <prvInsertTimerInActiveList+0x80>)
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	68fb      	ldr	r3, [r7, #12]
 800ea04:	3304      	adds	r3, #4
 800ea06:	4619      	mov	r1, r3
 800ea08:	4610      	mov	r0, r2
 800ea0a:	f7fd fc29 	bl	800c260 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800ea0e:	697b      	ldr	r3, [r7, #20]
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3718      	adds	r7, #24
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}
 800ea18:	200017b0 	.word	0x200017b0
 800ea1c:	200017ac 	.word	0x200017ac

0800ea20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b08c      	sub	sp, #48	; 0x30
 800ea24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800ea26:	e081      	b.n	800eb2c <prvProcessReceivedCommands+0x10c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800ea28:	68bb      	ldr	r3, [r7, #8]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	db7d      	blt.n	800eb2a <prvProcessReceivedCommands+0x10a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800ea2e:	693b      	ldr	r3, [r7, #16]
 800ea30:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800ea32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea34:	695b      	ldr	r3, [r3, #20]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d004      	beq.n	800ea44 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800ea3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea3c:	3304      	adds	r3, #4
 800ea3e:	4618      	mov	r0, r3
 800ea40:	f7fd fc46 	bl	800c2d0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800ea44:	1d3b      	adds	r3, r7, #4
 800ea46:	4618      	mov	r0, r3
 800ea48:	f7ff ff88 	bl	800e95c <prvSampleTimeNow>
 800ea4c:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 800ea4e:	68bb      	ldr	r3, [r7, #8]
 800ea50:	2b09      	cmp	r3, #9
 800ea52:	d86b      	bhi.n	800eb2c <prvProcessReceivedCommands+0x10c>
 800ea54:	a201      	add	r2, pc, #4	; (adr r2, 800ea5c <prvProcessReceivedCommands+0x3c>)
 800ea56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea5a:	bf00      	nop
 800ea5c:	0800ea85 	.word	0x0800ea85
 800ea60:	0800ea85 	.word	0x0800ea85
 800ea64:	0800ea85 	.word	0x0800ea85
 800ea68:	0800eb2d 	.word	0x0800eb2d
 800ea6c:	0800eae1 	.word	0x0800eae1
 800ea70:	0800eb19 	.word	0x0800eb19
 800ea74:	0800ea85 	.word	0x0800ea85
 800ea78:	0800ea85 	.word	0x0800ea85
 800ea7c:	0800eb2d 	.word	0x0800eb2d
 800ea80:	0800eae1 	.word	0x0800eae1
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800ea84:	68fa      	ldr	r2, [r7, #12]
 800ea86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea88:	699b      	ldr	r3, [r3, #24]
 800ea8a:	18d1      	adds	r1, r2, r3
 800ea8c:	68fb      	ldr	r3, [r7, #12]
 800ea8e:	6a3a      	ldr	r2, [r7, #32]
 800ea90:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ea92:	f7ff ff83 	bl	800e99c <prvInsertTimerInActiveList>
 800ea96:	4603      	mov	r3, r0
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	d047      	beq.n	800eb2c <prvProcessReceivedCommands+0x10c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800ea9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eaa0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eaa2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800eaa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eaa6:	69db      	ldr	r3, [r3, #28]
 800eaa8:	2b01      	cmp	r3, #1
 800eaaa:	d13f      	bne.n	800eb2c <prvProcessReceivedCommands+0x10c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800eaac:	68fa      	ldr	r2, [r7, #12]
 800eaae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eab0:	699b      	ldr	r3, [r3, #24]
 800eab2:	441a      	add	r2, r3
 800eab4:	2300      	movs	r3, #0
 800eab6:	9300      	str	r3, [sp, #0]
 800eab8:	2300      	movs	r3, #0
 800eaba:	2100      	movs	r1, #0
 800eabc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eabe:	f7ff fe3b 	bl	800e738 <xTimerGenericCommand>
 800eac2:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 800eac4:	69fb      	ldr	r3, [r7, #28]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d130      	bne.n	800eb2c <prvProcessReceivedCommands+0x10c>
	__asm volatile
 800eaca:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eace:	f383 8811 	msr	BASEPRI, r3
 800ead2:	f3bf 8f6f 	isb	sy
 800ead6:	f3bf 8f4f 	dsb	sy
 800eada:	61bb      	str	r3, [r7, #24]
}
 800eadc:	bf00      	nop
 800eade:	e7fe      	b.n	800eade <prvProcessReceivedCommands+0xbe>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800eae0:	68fa      	ldr	r2, [r7, #12]
 800eae2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800eae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eae8:	699b      	ldr	r3, [r3, #24]
 800eaea:	2b00      	cmp	r3, #0
 800eaec:	d10a      	bne.n	800eb04 <prvProcessReceivedCommands+0xe4>
	__asm volatile
 800eaee:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eaf2:	f383 8811 	msr	BASEPRI, r3
 800eaf6:	f3bf 8f6f 	isb	sy
 800eafa:	f3bf 8f4f 	dsb	sy
 800eafe:	617b      	str	r3, [r7, #20]
}
 800eb00:	bf00      	nop
 800eb02:	e7fe      	b.n	800eb02 <prvProcessReceivedCommands+0xe2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800eb04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb06:	699a      	ldr	r2, [r3, #24]
 800eb08:	6a3b      	ldr	r3, [r7, #32]
 800eb0a:	18d1      	adds	r1, r2, r3
 800eb0c:	6a3b      	ldr	r3, [r7, #32]
 800eb0e:	6a3a      	ldr	r2, [r7, #32]
 800eb10:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eb12:	f7ff ff43 	bl	800e99c <prvInsertTimerInActiveList>
					break;
 800eb16:	e009      	b.n	800eb2c <prvProcessReceivedCommands+0x10c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800eb18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eb1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d104      	bne.n	800eb2c <prvProcessReceivedCommands+0x10c>
						{
							vPortFree( pxTimer );
 800eb22:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800eb24:	f000 fb6e 	bl	800f204 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800eb28:	e000      	b.n	800eb2c <prvProcessReceivedCommands+0x10c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800eb2a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800eb2c:	4b08      	ldr	r3, [pc, #32]	; (800eb50 <prvProcessReceivedCommands+0x130>)
 800eb2e:	681b      	ldr	r3, [r3, #0]
 800eb30:	f107 0108 	add.w	r1, r7, #8
 800eb34:	2200      	movs	r2, #0
 800eb36:	4618      	mov	r0, r3
 800eb38:	f7fd fec6 	bl	800c8c8 <xQueueReceive>
 800eb3c:	4603      	mov	r3, r0
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	f47f af72 	bne.w	800ea28 <prvProcessReceivedCommands+0x8>
	}
}
 800eb44:	bf00      	nop
 800eb46:	bf00      	nop
 800eb48:	3728      	adds	r7, #40	; 0x28
 800eb4a:	46bd      	mov	sp, r7
 800eb4c:	bd80      	pop	{r7, pc}
 800eb4e:	bf00      	nop
 800eb50:	200017b4 	.word	0x200017b4

0800eb54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800eb54:	b580      	push	{r7, lr}
 800eb56:	b088      	sub	sp, #32
 800eb58:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800eb5a:	e045      	b.n	800ebe8 <prvSwitchTimerLists+0x94>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb5c:	4b2c      	ldr	r3, [pc, #176]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800eb5e:	681b      	ldr	r3, [r3, #0]
 800eb60:	68db      	ldr	r3, [r3, #12]
 800eb62:	681b      	ldr	r3, [r3, #0]
 800eb64:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800eb66:	4b2a      	ldr	r3, [pc, #168]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800eb68:	681b      	ldr	r3, [r3, #0]
 800eb6a:	68db      	ldr	r3, [r3, #12]
 800eb6c:	68db      	ldr	r3, [r3, #12]
 800eb6e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	3304      	adds	r3, #4
 800eb74:	4618      	mov	r0, r3
 800eb76:	f7fd fbab 	bl	800c2d0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eb7e:	68f8      	ldr	r0, [r7, #12]
 800eb80:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 800eb82:	68fb      	ldr	r3, [r7, #12]
 800eb84:	69db      	ldr	r3, [r3, #28]
 800eb86:	2b01      	cmp	r3, #1
 800eb88:	d12e      	bne.n	800ebe8 <prvSwitchTimerLists+0x94>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	699b      	ldr	r3, [r3, #24]
 800eb8e:	693a      	ldr	r2, [r7, #16]
 800eb90:	4413      	add	r3, r2
 800eb92:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800eb94:	68ba      	ldr	r2, [r7, #8]
 800eb96:	693b      	ldr	r3, [r7, #16]
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d90e      	bls.n	800ebba <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	68ba      	ldr	r2, [r7, #8]
 800eba0:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800eba2:	68fb      	ldr	r3, [r7, #12]
 800eba4:	68fa      	ldr	r2, [r7, #12]
 800eba6:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800eba8:	4b19      	ldr	r3, [pc, #100]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800ebaa:	681a      	ldr	r2, [r3, #0]
 800ebac:	68fb      	ldr	r3, [r7, #12]
 800ebae:	3304      	adds	r3, #4
 800ebb0:	4619      	mov	r1, r3
 800ebb2:	4610      	mov	r0, r2
 800ebb4:	f7fd fb54 	bl	800c260 <vListInsert>
 800ebb8:	e016      	b.n	800ebe8 <prvSwitchTimerLists+0x94>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ebba:	2300      	movs	r3, #0
 800ebbc:	9300      	str	r3, [sp, #0]
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	693a      	ldr	r2, [r7, #16]
 800ebc2:	2100      	movs	r1, #0
 800ebc4:	68f8      	ldr	r0, [r7, #12]
 800ebc6:	f7ff fdb7 	bl	800e738 <xTimerGenericCommand>
 800ebca:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ebcc:	687b      	ldr	r3, [r7, #4]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d10a      	bne.n	800ebe8 <prvSwitchTimerLists+0x94>
	__asm volatile
 800ebd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ebd6:	f383 8811 	msr	BASEPRI, r3
 800ebda:	f3bf 8f6f 	isb	sy
 800ebde:	f3bf 8f4f 	dsb	sy
 800ebe2:	603b      	str	r3, [r7, #0]
}
 800ebe4:	bf00      	nop
 800ebe6:	e7fe      	b.n	800ebe6 <prvSwitchTimerLists+0x92>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ebe8:	4b09      	ldr	r3, [pc, #36]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800ebea:	681b      	ldr	r3, [r3, #0]
 800ebec:	681b      	ldr	r3, [r3, #0]
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d1b4      	bne.n	800eb5c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ebf2:	4b07      	ldr	r3, [pc, #28]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800ebf4:	681b      	ldr	r3, [r3, #0]
 800ebf6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ebf8:	4b06      	ldr	r3, [pc, #24]	; (800ec14 <prvSwitchTimerLists+0xc0>)
 800ebfa:	681b      	ldr	r3, [r3, #0]
 800ebfc:	4a04      	ldr	r2, [pc, #16]	; (800ec10 <prvSwitchTimerLists+0xbc>)
 800ebfe:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ec00:	4a04      	ldr	r2, [pc, #16]	; (800ec14 <prvSwitchTimerLists+0xc0>)
 800ec02:	697b      	ldr	r3, [r7, #20]
 800ec04:	6013      	str	r3, [r2, #0]
}
 800ec06:	bf00      	nop
 800ec08:	3718      	adds	r7, #24
 800ec0a:	46bd      	mov	sp, r7
 800ec0c:	bd80      	pop	{r7, pc}
 800ec0e:	bf00      	nop
 800ec10:	200017ac 	.word	0x200017ac
 800ec14:	200017b0 	.word	0x200017b0

0800ec18 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ec18:	b580      	push	{r7, lr}
 800ec1a:	b082      	sub	sp, #8
 800ec1c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ec1e:	f000 f92d 	bl	800ee7c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ec22:	4b15      	ldr	r3, [pc, #84]	; (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	2b00      	cmp	r3, #0
 800ec28:	d120      	bne.n	800ec6c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ec2a:	4814      	ldr	r0, [pc, #80]	; (800ec7c <prvCheckForValidListAndQueue+0x64>)
 800ec2c:	f7fd faca 	bl	800c1c4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ec30:	4813      	ldr	r0, [pc, #76]	; (800ec80 <prvCheckForValidListAndQueue+0x68>)
 800ec32:	f7fd fac7 	bl	800c1c4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ec36:	4b13      	ldr	r3, [pc, #76]	; (800ec84 <prvCheckForValidListAndQueue+0x6c>)
 800ec38:	4a10      	ldr	r2, [pc, #64]	; (800ec7c <prvCheckForValidListAndQueue+0x64>)
 800ec3a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ec3c:	4b12      	ldr	r3, [pc, #72]	; (800ec88 <prvCheckForValidListAndQueue+0x70>)
 800ec3e:	4a10      	ldr	r2, [pc, #64]	; (800ec80 <prvCheckForValidListAndQueue+0x68>)
 800ec40:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ec42:	2300      	movs	r3, #0
 800ec44:	9300      	str	r3, [sp, #0]
 800ec46:	4b11      	ldr	r3, [pc, #68]	; (800ec8c <prvCheckForValidListAndQueue+0x74>)
 800ec48:	4a11      	ldr	r2, [pc, #68]	; (800ec90 <prvCheckForValidListAndQueue+0x78>)
 800ec4a:	210c      	movs	r1, #12
 800ec4c:	200a      	movs	r0, #10
 800ec4e:	f7fd fbd1 	bl	800c3f4 <xQueueGenericCreateStatic>
 800ec52:	4603      	mov	r3, r0
 800ec54:	4a08      	ldr	r2, [pc, #32]	; (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec56:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ec58:	4b07      	ldr	r3, [pc, #28]	; (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d005      	beq.n	800ec6c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ec60:	4b05      	ldr	r3, [pc, #20]	; (800ec78 <prvCheckForValidListAndQueue+0x60>)
 800ec62:	681b      	ldr	r3, [r3, #0]
 800ec64:	490b      	ldr	r1, [pc, #44]	; (800ec94 <prvCheckForValidListAndQueue+0x7c>)
 800ec66:	4618      	mov	r0, r3
 800ec68:	f7fe f81e 	bl	800cca8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ec6c:	f000 f936 	bl	800eedc <vPortExitCritical>
}
 800ec70:	bf00      	nop
 800ec72:	46bd      	mov	sp, r7
 800ec74:	bd80      	pop	{r7, pc}
 800ec76:	bf00      	nop
 800ec78:	200017b4 	.word	0x200017b4
 800ec7c:	20001784 	.word	0x20001784
 800ec80:	20001798 	.word	0x20001798
 800ec84:	200017ac 	.word	0x200017ac
 800ec88:	200017b0 	.word	0x200017b0
 800ec8c:	20001838 	.word	0x20001838
 800ec90:	200017c0 	.word	0x200017c0
 800ec94:	08014048 	.word	0x08014048

0800ec98 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b085      	sub	sp, #20
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	60f8      	str	r0, [r7, #12]
 800eca0:	60b9      	str	r1, [r7, #8]
 800eca2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800eca4:	68fb      	ldr	r3, [r7, #12]
 800eca6:	3b04      	subs	r3, #4
 800eca8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800ecaa:	68fb      	ldr	r3, [r7, #12]
 800ecac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ecb0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ecb2:	68fb      	ldr	r3, [r7, #12]
 800ecb4:	3b04      	subs	r3, #4
 800ecb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ecb8:	68bb      	ldr	r3, [r7, #8]
 800ecba:	f023 0201 	bic.w	r2, r3, #1
 800ecbe:	68fb      	ldr	r3, [r7, #12]
 800ecc0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ecc2:	68fb      	ldr	r3, [r7, #12]
 800ecc4:	3b04      	subs	r3, #4
 800ecc6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ecc8:	4a08      	ldr	r2, [pc, #32]	; (800ecec <pxPortInitialiseStack+0x54>)
 800ecca:	68fb      	ldr	r3, [r7, #12]
 800eccc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ecce:	68fb      	ldr	r3, [r7, #12]
 800ecd0:	3b14      	subs	r3, #20
 800ecd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ecd4:	687a      	ldr	r2, [r7, #4]
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	3b20      	subs	r3, #32
 800ecde:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ece0:	68fb      	ldr	r3, [r7, #12]
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3714      	adds	r7, #20
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bc80      	pop	{r7}
 800ecea:	4770      	bx	lr
 800ecec:	0800ecf1 	.word	0x0800ecf1

0800ecf0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ecf0:	b480      	push	{r7}
 800ecf2:	b085      	sub	sp, #20
 800ecf4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ecfa:	4b12      	ldr	r3, [pc, #72]	; (800ed44 <prvTaskExitError+0x54>)
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed02:	d00a      	beq.n	800ed1a <prvTaskExitError+0x2a>
	__asm volatile
 800ed04:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed08:	f383 8811 	msr	BASEPRI, r3
 800ed0c:	f3bf 8f6f 	isb	sy
 800ed10:	f3bf 8f4f 	dsb	sy
 800ed14:	60fb      	str	r3, [r7, #12]
}
 800ed16:	bf00      	nop
 800ed18:	e7fe      	b.n	800ed18 <prvTaskExitError+0x28>
	__asm volatile
 800ed1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed1e:	f383 8811 	msr	BASEPRI, r3
 800ed22:	f3bf 8f6f 	isb	sy
 800ed26:	f3bf 8f4f 	dsb	sy
 800ed2a:	60bb      	str	r3, [r7, #8]
}
 800ed2c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ed2e:	bf00      	nop
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d0fc      	beq.n	800ed30 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ed36:	bf00      	nop
 800ed38:	bf00      	nop
 800ed3a:	3714      	adds	r7, #20
 800ed3c:	46bd      	mov	sp, r7
 800ed3e:	bc80      	pop	{r7}
 800ed40:	4770      	bx	lr
 800ed42:	bf00      	nop
 800ed44:	20000060 	.word	0x20000060
	...

0800ed50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ed50:	4b07      	ldr	r3, [pc, #28]	; (800ed70 <pxCurrentTCBConst2>)
 800ed52:	6819      	ldr	r1, [r3, #0]
 800ed54:	6808      	ldr	r0, [r1, #0]
 800ed56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ed5a:	f380 8809 	msr	PSP, r0
 800ed5e:	f3bf 8f6f 	isb	sy
 800ed62:	f04f 0000 	mov.w	r0, #0
 800ed66:	f380 8811 	msr	BASEPRI, r0
 800ed6a:	f04e 0e0d 	orr.w	lr, lr, #13
 800ed6e:	4770      	bx	lr

0800ed70 <pxCurrentTCBConst2>:
 800ed70:	20001658 	.word	0x20001658
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ed74:	bf00      	nop
 800ed76:	bf00      	nop

0800ed78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800ed78:	4806      	ldr	r0, [pc, #24]	; (800ed94 <prvPortStartFirstTask+0x1c>)
 800ed7a:	6800      	ldr	r0, [r0, #0]
 800ed7c:	6800      	ldr	r0, [r0, #0]
 800ed7e:	f380 8808 	msr	MSP, r0
 800ed82:	b662      	cpsie	i
 800ed84:	b661      	cpsie	f
 800ed86:	f3bf 8f4f 	dsb	sy
 800ed8a:	f3bf 8f6f 	isb	sy
 800ed8e:	df00      	svc	0
 800ed90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ed92:	bf00      	nop
 800ed94:	e000ed08 	.word	0xe000ed08

0800ed98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ed98:	b580      	push	{r7, lr}
 800ed9a:	b084      	sub	sp, #16
 800ed9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ed9e:	4b32      	ldr	r3, [pc, #200]	; (800ee68 <xPortStartScheduler+0xd0>)
 800eda0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	781b      	ldrb	r3, [r3, #0]
 800eda6:	b2db      	uxtb	r3, r3
 800eda8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800edaa:	68fb      	ldr	r3, [r7, #12]
 800edac:	22ff      	movs	r2, #255	; 0xff
 800edae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	781b      	ldrb	r3, [r3, #0]
 800edb4:	b2db      	uxtb	r3, r3
 800edb6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800edb8:	78fb      	ldrb	r3, [r7, #3]
 800edba:	b2db      	uxtb	r3, r3
 800edbc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800edc0:	b2da      	uxtb	r2, r3
 800edc2:	4b2a      	ldr	r3, [pc, #168]	; (800ee6c <xPortStartScheduler+0xd4>)
 800edc4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800edc6:	4b2a      	ldr	r3, [pc, #168]	; (800ee70 <xPortStartScheduler+0xd8>)
 800edc8:	2207      	movs	r2, #7
 800edca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800edcc:	e009      	b.n	800ede2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800edce:	4b28      	ldr	r3, [pc, #160]	; (800ee70 <xPortStartScheduler+0xd8>)
 800edd0:	681b      	ldr	r3, [r3, #0]
 800edd2:	3b01      	subs	r3, #1
 800edd4:	4a26      	ldr	r2, [pc, #152]	; (800ee70 <xPortStartScheduler+0xd8>)
 800edd6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800edd8:	78fb      	ldrb	r3, [r7, #3]
 800edda:	b2db      	uxtb	r3, r3
 800eddc:	005b      	lsls	r3, r3, #1
 800edde:	b2db      	uxtb	r3, r3
 800ede0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ede2:	78fb      	ldrb	r3, [r7, #3]
 800ede4:	b2db      	uxtb	r3, r3
 800ede6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800edea:	2b80      	cmp	r3, #128	; 0x80
 800edec:	d0ef      	beq.n	800edce <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800edee:	4b20      	ldr	r3, [pc, #128]	; (800ee70 <xPortStartScheduler+0xd8>)
 800edf0:	681b      	ldr	r3, [r3, #0]
 800edf2:	f1c3 0307 	rsb	r3, r3, #7
 800edf6:	2b04      	cmp	r3, #4
 800edf8:	d00a      	beq.n	800ee10 <xPortStartScheduler+0x78>
	__asm volatile
 800edfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800edfe:	f383 8811 	msr	BASEPRI, r3
 800ee02:	f3bf 8f6f 	isb	sy
 800ee06:	f3bf 8f4f 	dsb	sy
 800ee0a:	60bb      	str	r3, [r7, #8]
}
 800ee0c:	bf00      	nop
 800ee0e:	e7fe      	b.n	800ee0e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ee10:	4b17      	ldr	r3, [pc, #92]	; (800ee70 <xPortStartScheduler+0xd8>)
 800ee12:	681b      	ldr	r3, [r3, #0]
 800ee14:	021b      	lsls	r3, r3, #8
 800ee16:	4a16      	ldr	r2, [pc, #88]	; (800ee70 <xPortStartScheduler+0xd8>)
 800ee18:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ee1a:	4b15      	ldr	r3, [pc, #84]	; (800ee70 <xPortStartScheduler+0xd8>)
 800ee1c:	681b      	ldr	r3, [r3, #0]
 800ee1e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ee22:	4a13      	ldr	r2, [pc, #76]	; (800ee70 <xPortStartScheduler+0xd8>)
 800ee24:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	b2da      	uxtb	r2, r3
 800ee2a:	68fb      	ldr	r3, [r7, #12]
 800ee2c:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ee2e:	4b11      	ldr	r3, [pc, #68]	; (800ee74 <xPortStartScheduler+0xdc>)
 800ee30:	681b      	ldr	r3, [r3, #0]
 800ee32:	4a10      	ldr	r2, [pc, #64]	; (800ee74 <xPortStartScheduler+0xdc>)
 800ee34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ee38:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ee3a:	4b0e      	ldr	r3, [pc, #56]	; (800ee74 <xPortStartScheduler+0xdc>)
 800ee3c:	681b      	ldr	r3, [r3, #0]
 800ee3e:	4a0d      	ldr	r2, [pc, #52]	; (800ee74 <xPortStartScheduler+0xdc>)
 800ee40:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ee44:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ee46:	f000 f8b9 	bl	800efbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ee4a:	4b0b      	ldr	r3, [pc, #44]	; (800ee78 <xPortStartScheduler+0xe0>)
 800ee4c:	2200      	movs	r2, #0
 800ee4e:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ee50:	f7ff ff92 	bl	800ed78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ee54:	f7fe fecc 	bl	800dbf0 <vTaskSwitchContext>
	prvTaskExitError();
 800ee58:	f7ff ff4a 	bl	800ecf0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ee5c:	2300      	movs	r3, #0
}
 800ee5e:	4618      	mov	r0, r3
 800ee60:	3710      	adds	r7, #16
 800ee62:	46bd      	mov	sp, r7
 800ee64:	bd80      	pop	{r7, pc}
 800ee66:	bf00      	nop
 800ee68:	e000e400 	.word	0xe000e400
 800ee6c:	20001880 	.word	0x20001880
 800ee70:	20001884 	.word	0x20001884
 800ee74:	e000ed20 	.word	0xe000ed20
 800ee78:	20000060 	.word	0x20000060

0800ee7c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800ee7c:	b480      	push	{r7}
 800ee7e:	b083      	sub	sp, #12
 800ee80:	af00      	add	r7, sp, #0
	__asm volatile
 800ee82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ee86:	f383 8811 	msr	BASEPRI, r3
 800ee8a:	f3bf 8f6f 	isb	sy
 800ee8e:	f3bf 8f4f 	dsb	sy
 800ee92:	607b      	str	r3, [r7, #4]
}
 800ee94:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ee96:	4b0f      	ldr	r3, [pc, #60]	; (800eed4 <vPortEnterCritical+0x58>)
 800ee98:	681b      	ldr	r3, [r3, #0]
 800ee9a:	3301      	adds	r3, #1
 800ee9c:	4a0d      	ldr	r2, [pc, #52]	; (800eed4 <vPortEnterCritical+0x58>)
 800ee9e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800eea0:	4b0c      	ldr	r3, [pc, #48]	; (800eed4 <vPortEnterCritical+0x58>)
 800eea2:	681b      	ldr	r3, [r3, #0]
 800eea4:	2b01      	cmp	r3, #1
 800eea6:	d10f      	bne.n	800eec8 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800eea8:	4b0b      	ldr	r3, [pc, #44]	; (800eed8 <vPortEnterCritical+0x5c>)
 800eeaa:	681b      	ldr	r3, [r3, #0]
 800eeac:	b2db      	uxtb	r3, r3
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d00a      	beq.n	800eec8 <vPortEnterCritical+0x4c>
	__asm volatile
 800eeb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeb6:	f383 8811 	msr	BASEPRI, r3
 800eeba:	f3bf 8f6f 	isb	sy
 800eebe:	f3bf 8f4f 	dsb	sy
 800eec2:	603b      	str	r3, [r7, #0]
}
 800eec4:	bf00      	nop
 800eec6:	e7fe      	b.n	800eec6 <vPortEnterCritical+0x4a>
	}
}
 800eec8:	bf00      	nop
 800eeca:	370c      	adds	r7, #12
 800eecc:	46bd      	mov	sp, r7
 800eece:	bc80      	pop	{r7}
 800eed0:	4770      	bx	lr
 800eed2:	bf00      	nop
 800eed4:	20000060 	.word	0x20000060
 800eed8:	e000ed04 	.word	0xe000ed04

0800eedc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800eedc:	b480      	push	{r7}
 800eede:	b083      	sub	sp, #12
 800eee0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800eee2:	4b11      	ldr	r3, [pc, #68]	; (800ef28 <vPortExitCritical+0x4c>)
 800eee4:	681b      	ldr	r3, [r3, #0]
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d10a      	bne.n	800ef00 <vPortExitCritical+0x24>
	__asm volatile
 800eeea:	f04f 0350 	mov.w	r3, #80	; 0x50
 800eeee:	f383 8811 	msr	BASEPRI, r3
 800eef2:	f3bf 8f6f 	isb	sy
 800eef6:	f3bf 8f4f 	dsb	sy
 800eefa:	607b      	str	r3, [r7, #4]
}
 800eefc:	bf00      	nop
 800eefe:	e7fe      	b.n	800eefe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ef00:	4b09      	ldr	r3, [pc, #36]	; (800ef28 <vPortExitCritical+0x4c>)
 800ef02:	681b      	ldr	r3, [r3, #0]
 800ef04:	3b01      	subs	r3, #1
 800ef06:	4a08      	ldr	r2, [pc, #32]	; (800ef28 <vPortExitCritical+0x4c>)
 800ef08:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ef0a:	4b07      	ldr	r3, [pc, #28]	; (800ef28 <vPortExitCritical+0x4c>)
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d105      	bne.n	800ef1e <vPortExitCritical+0x42>
 800ef12:	2300      	movs	r3, #0
 800ef14:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ef16:	683b      	ldr	r3, [r7, #0]
 800ef18:	f383 8811 	msr	BASEPRI, r3
}
 800ef1c:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ef1e:	bf00      	nop
 800ef20:	370c      	adds	r7, #12
 800ef22:	46bd      	mov	sp, r7
 800ef24:	bc80      	pop	{r7}
 800ef26:	4770      	bx	lr
 800ef28:	20000060 	.word	0x20000060
 800ef2c:	00000000 	.word	0x00000000

0800ef30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ef30:	f3ef 8009 	mrs	r0, PSP
 800ef34:	f3bf 8f6f 	isb	sy
 800ef38:	4b0d      	ldr	r3, [pc, #52]	; (800ef70 <pxCurrentTCBConst>)
 800ef3a:	681a      	ldr	r2, [r3, #0]
 800ef3c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ef40:	6010      	str	r0, [r2, #0]
 800ef42:	e92d 4008 	stmdb	sp!, {r3, lr}
 800ef46:	f04f 0050 	mov.w	r0, #80	; 0x50
 800ef4a:	f380 8811 	msr	BASEPRI, r0
 800ef4e:	f7fe fe4f 	bl	800dbf0 <vTaskSwitchContext>
 800ef52:	f04f 0000 	mov.w	r0, #0
 800ef56:	f380 8811 	msr	BASEPRI, r0
 800ef5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800ef5e:	6819      	ldr	r1, [r3, #0]
 800ef60:	6808      	ldr	r0, [r1, #0]
 800ef62:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ef66:	f380 8809 	msr	PSP, r0
 800ef6a:	f3bf 8f6f 	isb	sy
 800ef6e:	4770      	bx	lr

0800ef70 <pxCurrentTCBConst>:
 800ef70:	20001658 	.word	0x20001658
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800ef74:	bf00      	nop
 800ef76:	bf00      	nop

0800ef78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ef78:	b580      	push	{r7, lr}
 800ef7a:	b082      	sub	sp, #8
 800ef7c:	af00      	add	r7, sp, #0
	__asm volatile
 800ef7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef82:	f383 8811 	msr	BASEPRI, r3
 800ef86:	f3bf 8f6f 	isb	sy
 800ef8a:	f3bf 8f4f 	dsb	sy
 800ef8e:	607b      	str	r3, [r7, #4]
}
 800ef90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800ef92:	f7fe fd6f 	bl	800da74 <xTaskIncrementTick>
 800ef96:	4603      	mov	r3, r0
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d003      	beq.n	800efa4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ef9c:	4b06      	ldr	r3, [pc, #24]	; (800efb8 <SysTick_Handler+0x40>)
 800ef9e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800efa2:	601a      	str	r2, [r3, #0]
 800efa4:	2300      	movs	r3, #0
 800efa6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800efa8:	683b      	ldr	r3, [r7, #0]
 800efaa:	f383 8811 	msr	BASEPRI, r3
}
 800efae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800efb0:	bf00      	nop
 800efb2:	3708      	adds	r7, #8
 800efb4:	46bd      	mov	sp, r7
 800efb6:	bd80      	pop	{r7, pc}
 800efb8:	e000ed04 	.word	0xe000ed04

0800efbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800efbc:	b480      	push	{r7}
 800efbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800efc0:	4b0a      	ldr	r3, [pc, #40]	; (800efec <vPortSetupTimerInterrupt+0x30>)
 800efc2:	2200      	movs	r2, #0
 800efc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800efc6:	4b0a      	ldr	r3, [pc, #40]	; (800eff0 <vPortSetupTimerInterrupt+0x34>)
 800efc8:	2200      	movs	r2, #0
 800efca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800efcc:	4b09      	ldr	r3, [pc, #36]	; (800eff4 <vPortSetupTimerInterrupt+0x38>)
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	4a09      	ldr	r2, [pc, #36]	; (800eff8 <vPortSetupTimerInterrupt+0x3c>)
 800efd2:	fba2 2303 	umull	r2, r3, r2, r3
 800efd6:	099b      	lsrs	r3, r3, #6
 800efd8:	4a08      	ldr	r2, [pc, #32]	; (800effc <vPortSetupTimerInterrupt+0x40>)
 800efda:	3b01      	subs	r3, #1
 800efdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800efde:	4b03      	ldr	r3, [pc, #12]	; (800efec <vPortSetupTimerInterrupt+0x30>)
 800efe0:	2207      	movs	r2, #7
 800efe2:	601a      	str	r2, [r3, #0]
}
 800efe4:	bf00      	nop
 800efe6:	46bd      	mov	sp, r7
 800efe8:	bc80      	pop	{r7}
 800efea:	4770      	bx	lr
 800efec:	e000e010 	.word	0xe000e010
 800eff0:	e000e018 	.word	0xe000e018
 800eff4:	20000054 	.word	0x20000054
 800eff8:	10624dd3 	.word	0x10624dd3
 800effc:	e000e014 	.word	0xe000e014

0800f000 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800f000:	b480      	push	{r7}
 800f002:	b085      	sub	sp, #20
 800f004:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800f006:	f3ef 8305 	mrs	r3, IPSR
 800f00a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800f00c:	68fb      	ldr	r3, [r7, #12]
 800f00e:	2b0f      	cmp	r3, #15
 800f010:	d914      	bls.n	800f03c <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800f012:	4a16      	ldr	r2, [pc, #88]	; (800f06c <vPortValidateInterruptPriority+0x6c>)
 800f014:	68fb      	ldr	r3, [r7, #12]
 800f016:	4413      	add	r3, r2
 800f018:	781b      	ldrb	r3, [r3, #0]
 800f01a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800f01c:	4b14      	ldr	r3, [pc, #80]	; (800f070 <vPortValidateInterruptPriority+0x70>)
 800f01e:	781b      	ldrb	r3, [r3, #0]
 800f020:	7afa      	ldrb	r2, [r7, #11]
 800f022:	429a      	cmp	r2, r3
 800f024:	d20a      	bcs.n	800f03c <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800f026:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f02a:	f383 8811 	msr	BASEPRI, r3
 800f02e:	f3bf 8f6f 	isb	sy
 800f032:	f3bf 8f4f 	dsb	sy
 800f036:	607b      	str	r3, [r7, #4]
}
 800f038:	bf00      	nop
 800f03a:	e7fe      	b.n	800f03a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800f03c:	4b0d      	ldr	r3, [pc, #52]	; (800f074 <vPortValidateInterruptPriority+0x74>)
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800f044:	4b0c      	ldr	r3, [pc, #48]	; (800f078 <vPortValidateInterruptPriority+0x78>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	429a      	cmp	r2, r3
 800f04a:	d90a      	bls.n	800f062 <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800f04c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f050:	f383 8811 	msr	BASEPRI, r3
 800f054:	f3bf 8f6f 	isb	sy
 800f058:	f3bf 8f4f 	dsb	sy
 800f05c:	603b      	str	r3, [r7, #0]
}
 800f05e:	bf00      	nop
 800f060:	e7fe      	b.n	800f060 <vPortValidateInterruptPriority+0x60>
	}
 800f062:	bf00      	nop
 800f064:	3714      	adds	r7, #20
 800f066:	46bd      	mov	sp, r7
 800f068:	bc80      	pop	{r7}
 800f06a:	4770      	bx	lr
 800f06c:	e000e3f0 	.word	0xe000e3f0
 800f070:	20001880 	.word	0x20001880
 800f074:	e000ed0c 	.word	0xe000ed0c
 800f078:	20001884 	.word	0x20001884

0800f07c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	b08a      	sub	sp, #40	; 0x28
 800f080:	af00      	add	r7, sp, #0
 800f082:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f084:	2300      	movs	r3, #0
 800f086:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f088:	f7fe fc2a 	bl	800d8e0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f08c:	4b58      	ldr	r3, [pc, #352]	; (800f1f0 <pvPortMalloc+0x174>)
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d101      	bne.n	800f098 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f094:	f000 f910 	bl	800f2b8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f098:	4b56      	ldr	r3, [pc, #344]	; (800f1f4 <pvPortMalloc+0x178>)
 800f09a:	681a      	ldr	r2, [r3, #0]
 800f09c:	687b      	ldr	r3, [r7, #4]
 800f09e:	4013      	ands	r3, r2
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	f040 808e 	bne.w	800f1c2 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d01d      	beq.n	800f0e8 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800f0ac:	2208      	movs	r2, #8
 800f0ae:	687b      	ldr	r3, [r7, #4]
 800f0b0:	4413      	add	r3, r2
 800f0b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	f003 0307 	and.w	r3, r3, #7
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d014      	beq.n	800f0e8 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f0be:	687b      	ldr	r3, [r7, #4]
 800f0c0:	f023 0307 	bic.w	r3, r3, #7
 800f0c4:	3308      	adds	r3, #8
 800f0c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	f003 0307 	and.w	r3, r3, #7
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d00a      	beq.n	800f0e8 <pvPortMalloc+0x6c>
	__asm volatile
 800f0d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f0d6:	f383 8811 	msr	BASEPRI, r3
 800f0da:	f3bf 8f6f 	isb	sy
 800f0de:	f3bf 8f4f 	dsb	sy
 800f0e2:	617b      	str	r3, [r7, #20]
}
 800f0e4:	bf00      	nop
 800f0e6:	e7fe      	b.n	800f0e6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f0e8:	687b      	ldr	r3, [r7, #4]
 800f0ea:	2b00      	cmp	r3, #0
 800f0ec:	d069      	beq.n	800f1c2 <pvPortMalloc+0x146>
 800f0ee:	4b42      	ldr	r3, [pc, #264]	; (800f1f8 <pvPortMalloc+0x17c>)
 800f0f0:	681b      	ldr	r3, [r3, #0]
 800f0f2:	687a      	ldr	r2, [r7, #4]
 800f0f4:	429a      	cmp	r2, r3
 800f0f6:	d864      	bhi.n	800f1c2 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f0f8:	4b40      	ldr	r3, [pc, #256]	; (800f1fc <pvPortMalloc+0x180>)
 800f0fa:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f0fc:	4b3f      	ldr	r3, [pc, #252]	; (800f1fc <pvPortMalloc+0x180>)
 800f0fe:	681b      	ldr	r3, [r3, #0]
 800f100:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f102:	e004      	b.n	800f10e <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800f104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f106:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f10a:	681b      	ldr	r3, [r3, #0]
 800f10c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f10e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f110:	685b      	ldr	r3, [r3, #4]
 800f112:	687a      	ldr	r2, [r7, #4]
 800f114:	429a      	cmp	r2, r3
 800f116:	d903      	bls.n	800f120 <pvPortMalloc+0xa4>
 800f118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f11a:	681b      	ldr	r3, [r3, #0]
 800f11c:	2b00      	cmp	r3, #0
 800f11e:	d1f1      	bne.n	800f104 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f120:	4b33      	ldr	r3, [pc, #204]	; (800f1f0 <pvPortMalloc+0x174>)
 800f122:	681b      	ldr	r3, [r3, #0]
 800f124:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f126:	429a      	cmp	r2, r3
 800f128:	d04b      	beq.n	800f1c2 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f12a:	6a3b      	ldr	r3, [r7, #32]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	2208      	movs	r2, #8
 800f130:	4413      	add	r3, r2
 800f132:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f136:	681a      	ldr	r2, [r3, #0]
 800f138:	6a3b      	ldr	r3, [r7, #32]
 800f13a:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f13c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f13e:	685a      	ldr	r2, [r3, #4]
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	1ad2      	subs	r2, r2, r3
 800f144:	2308      	movs	r3, #8
 800f146:	005b      	lsls	r3, r3, #1
 800f148:	429a      	cmp	r2, r3
 800f14a:	d91f      	bls.n	800f18c <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f14c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	4413      	add	r3, r2
 800f152:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f154:	69bb      	ldr	r3, [r7, #24]
 800f156:	f003 0307 	and.w	r3, r3, #7
 800f15a:	2b00      	cmp	r3, #0
 800f15c:	d00a      	beq.n	800f174 <pvPortMalloc+0xf8>
	__asm volatile
 800f15e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f162:	f383 8811 	msr	BASEPRI, r3
 800f166:	f3bf 8f6f 	isb	sy
 800f16a:	f3bf 8f4f 	dsb	sy
 800f16e:	613b      	str	r3, [r7, #16]
}
 800f170:	bf00      	nop
 800f172:	e7fe      	b.n	800f172 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f176:	685a      	ldr	r2, [r3, #4]
 800f178:	687b      	ldr	r3, [r7, #4]
 800f17a:	1ad2      	subs	r2, r2, r3
 800f17c:	69bb      	ldr	r3, [r7, #24]
 800f17e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f180:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f182:	687a      	ldr	r2, [r7, #4]
 800f184:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f186:	69b8      	ldr	r0, [r7, #24]
 800f188:	f000 f8f8 	bl	800f37c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f18c:	4b1a      	ldr	r3, [pc, #104]	; (800f1f8 <pvPortMalloc+0x17c>)
 800f18e:	681a      	ldr	r2, [r3, #0]
 800f190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f192:	685b      	ldr	r3, [r3, #4]
 800f194:	1ad3      	subs	r3, r2, r3
 800f196:	4a18      	ldr	r2, [pc, #96]	; (800f1f8 <pvPortMalloc+0x17c>)
 800f198:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f19a:	4b17      	ldr	r3, [pc, #92]	; (800f1f8 <pvPortMalloc+0x17c>)
 800f19c:	681a      	ldr	r2, [r3, #0]
 800f19e:	4b18      	ldr	r3, [pc, #96]	; (800f200 <pvPortMalloc+0x184>)
 800f1a0:	681b      	ldr	r3, [r3, #0]
 800f1a2:	429a      	cmp	r2, r3
 800f1a4:	d203      	bcs.n	800f1ae <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f1a6:	4b14      	ldr	r3, [pc, #80]	; (800f1f8 <pvPortMalloc+0x17c>)
 800f1a8:	681b      	ldr	r3, [r3, #0]
 800f1aa:	4a15      	ldr	r2, [pc, #84]	; (800f200 <pvPortMalloc+0x184>)
 800f1ac:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f1ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1b0:	685a      	ldr	r2, [r3, #4]
 800f1b2:	4b10      	ldr	r3, [pc, #64]	; (800f1f4 <pvPortMalloc+0x178>)
 800f1b4:	681b      	ldr	r3, [r3, #0]
 800f1b6:	431a      	orrs	r2, r3
 800f1b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1ba:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f1bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1be:	2200      	movs	r2, #0
 800f1c0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f1c2:	f7fe fb9b 	bl	800d8fc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f1c6:	69fb      	ldr	r3, [r7, #28]
 800f1c8:	f003 0307 	and.w	r3, r3, #7
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d00a      	beq.n	800f1e6 <pvPortMalloc+0x16a>
	__asm volatile
 800f1d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1d4:	f383 8811 	msr	BASEPRI, r3
 800f1d8:	f3bf 8f6f 	isb	sy
 800f1dc:	f3bf 8f4f 	dsb	sy
 800f1e0:	60fb      	str	r3, [r7, #12]
}
 800f1e2:	bf00      	nop
 800f1e4:	e7fe      	b.n	800f1e4 <pvPortMalloc+0x168>
	return pvReturn;
 800f1e6:	69fb      	ldr	r3, [r7, #28]
}
 800f1e8:	4618      	mov	r0, r3
 800f1ea:	3728      	adds	r7, #40	; 0x28
 800f1ec:	46bd      	mov	sp, r7
 800f1ee:	bd80      	pop	{r7, pc}
 800f1f0:	20003890 	.word	0x20003890
 800f1f4:	2000389c 	.word	0x2000389c
 800f1f8:	20003894 	.word	0x20003894
 800f1fc:	20003888 	.word	0x20003888
 800f200:	20003898 	.word	0x20003898

0800f204 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f204:	b580      	push	{r7, lr}
 800f206:	b086      	sub	sp, #24
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f20c:	687b      	ldr	r3, [r7, #4]
 800f20e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f210:	687b      	ldr	r3, [r7, #4]
 800f212:	2b00      	cmp	r3, #0
 800f214:	d048      	beq.n	800f2a8 <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f216:	2308      	movs	r3, #8
 800f218:	425b      	negs	r3, r3
 800f21a:	697a      	ldr	r2, [r7, #20]
 800f21c:	4413      	add	r3, r2
 800f21e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f224:	693b      	ldr	r3, [r7, #16]
 800f226:	685a      	ldr	r2, [r3, #4]
 800f228:	4b21      	ldr	r3, [pc, #132]	; (800f2b0 <vPortFree+0xac>)
 800f22a:	681b      	ldr	r3, [r3, #0]
 800f22c:	4013      	ands	r3, r2
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d10a      	bne.n	800f248 <vPortFree+0x44>
	__asm volatile
 800f232:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f236:	f383 8811 	msr	BASEPRI, r3
 800f23a:	f3bf 8f6f 	isb	sy
 800f23e:	f3bf 8f4f 	dsb	sy
 800f242:	60fb      	str	r3, [r7, #12]
}
 800f244:	bf00      	nop
 800f246:	e7fe      	b.n	800f246 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f248:	693b      	ldr	r3, [r7, #16]
 800f24a:	681b      	ldr	r3, [r3, #0]
 800f24c:	2b00      	cmp	r3, #0
 800f24e:	d00a      	beq.n	800f266 <vPortFree+0x62>
	__asm volatile
 800f250:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f254:	f383 8811 	msr	BASEPRI, r3
 800f258:	f3bf 8f6f 	isb	sy
 800f25c:	f3bf 8f4f 	dsb	sy
 800f260:	60bb      	str	r3, [r7, #8]
}
 800f262:	bf00      	nop
 800f264:	e7fe      	b.n	800f264 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f266:	693b      	ldr	r3, [r7, #16]
 800f268:	685a      	ldr	r2, [r3, #4]
 800f26a:	4b11      	ldr	r3, [pc, #68]	; (800f2b0 <vPortFree+0xac>)
 800f26c:	681b      	ldr	r3, [r3, #0]
 800f26e:	4013      	ands	r3, r2
 800f270:	2b00      	cmp	r3, #0
 800f272:	d019      	beq.n	800f2a8 <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	681b      	ldr	r3, [r3, #0]
 800f278:	2b00      	cmp	r3, #0
 800f27a:	d115      	bne.n	800f2a8 <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f27c:	693b      	ldr	r3, [r7, #16]
 800f27e:	685a      	ldr	r2, [r3, #4]
 800f280:	4b0b      	ldr	r3, [pc, #44]	; (800f2b0 <vPortFree+0xac>)
 800f282:	681b      	ldr	r3, [r3, #0]
 800f284:	43db      	mvns	r3, r3
 800f286:	401a      	ands	r2, r3
 800f288:	693b      	ldr	r3, [r7, #16]
 800f28a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f28c:	f7fe fb28 	bl	800d8e0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f290:	693b      	ldr	r3, [r7, #16]
 800f292:	685a      	ldr	r2, [r3, #4]
 800f294:	4b07      	ldr	r3, [pc, #28]	; (800f2b4 <vPortFree+0xb0>)
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	4413      	add	r3, r2
 800f29a:	4a06      	ldr	r2, [pc, #24]	; (800f2b4 <vPortFree+0xb0>)
 800f29c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f29e:	6938      	ldr	r0, [r7, #16]
 800f2a0:	f000 f86c 	bl	800f37c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800f2a4:	f7fe fb2a 	bl	800d8fc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f2a8:	bf00      	nop
 800f2aa:	3718      	adds	r7, #24
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	bd80      	pop	{r7, pc}
 800f2b0:	2000389c 	.word	0x2000389c
 800f2b4:	20003894 	.word	0x20003894

0800f2b8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f2b8:	b480      	push	{r7}
 800f2ba:	b085      	sub	sp, #20
 800f2bc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f2be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800f2c2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f2c4:	4b27      	ldr	r3, [pc, #156]	; (800f364 <prvHeapInit+0xac>)
 800f2c6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	f003 0307 	and.w	r3, r3, #7
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d00c      	beq.n	800f2ec <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f2d2:	68fb      	ldr	r3, [r7, #12]
 800f2d4:	3307      	adds	r3, #7
 800f2d6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	f023 0307 	bic.w	r3, r3, #7
 800f2de:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f2e0:	68ba      	ldr	r2, [r7, #8]
 800f2e2:	68fb      	ldr	r3, [r7, #12]
 800f2e4:	1ad3      	subs	r3, r2, r3
 800f2e6:	4a1f      	ldr	r2, [pc, #124]	; (800f364 <prvHeapInit+0xac>)
 800f2e8:	4413      	add	r3, r2
 800f2ea:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f2ec:	68fb      	ldr	r3, [r7, #12]
 800f2ee:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f2f0:	4a1d      	ldr	r2, [pc, #116]	; (800f368 <prvHeapInit+0xb0>)
 800f2f2:	687b      	ldr	r3, [r7, #4]
 800f2f4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f2f6:	4b1c      	ldr	r3, [pc, #112]	; (800f368 <prvHeapInit+0xb0>)
 800f2f8:	2200      	movs	r2, #0
 800f2fa:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f2fc:	687b      	ldr	r3, [r7, #4]
 800f2fe:	68ba      	ldr	r2, [r7, #8]
 800f300:	4413      	add	r3, r2
 800f302:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f304:	2208      	movs	r2, #8
 800f306:	68fb      	ldr	r3, [r7, #12]
 800f308:	1a9b      	subs	r3, r3, r2
 800f30a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f30c:	68fb      	ldr	r3, [r7, #12]
 800f30e:	f023 0307 	bic.w	r3, r3, #7
 800f312:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f314:	68fb      	ldr	r3, [r7, #12]
 800f316:	4a15      	ldr	r2, [pc, #84]	; (800f36c <prvHeapInit+0xb4>)
 800f318:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f31a:	4b14      	ldr	r3, [pc, #80]	; (800f36c <prvHeapInit+0xb4>)
 800f31c:	681b      	ldr	r3, [r3, #0]
 800f31e:	2200      	movs	r2, #0
 800f320:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f322:	4b12      	ldr	r3, [pc, #72]	; (800f36c <prvHeapInit+0xb4>)
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	2200      	movs	r2, #0
 800f328:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f32a:	687b      	ldr	r3, [r7, #4]
 800f32c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	68fa      	ldr	r2, [r7, #12]
 800f332:	1ad2      	subs	r2, r2, r3
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f338:	4b0c      	ldr	r3, [pc, #48]	; (800f36c <prvHeapInit+0xb4>)
 800f33a:	681a      	ldr	r2, [r3, #0]
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f340:	683b      	ldr	r3, [r7, #0]
 800f342:	685b      	ldr	r3, [r3, #4]
 800f344:	4a0a      	ldr	r2, [pc, #40]	; (800f370 <prvHeapInit+0xb8>)
 800f346:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f348:	683b      	ldr	r3, [r7, #0]
 800f34a:	685b      	ldr	r3, [r3, #4]
 800f34c:	4a09      	ldr	r2, [pc, #36]	; (800f374 <prvHeapInit+0xbc>)
 800f34e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f350:	4b09      	ldr	r3, [pc, #36]	; (800f378 <prvHeapInit+0xc0>)
 800f352:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800f356:	601a      	str	r2, [r3, #0]
}
 800f358:	bf00      	nop
 800f35a:	3714      	adds	r7, #20
 800f35c:	46bd      	mov	sp, r7
 800f35e:	bc80      	pop	{r7}
 800f360:	4770      	bx	lr
 800f362:	bf00      	nop
 800f364:	20001888 	.word	0x20001888
 800f368:	20003888 	.word	0x20003888
 800f36c:	20003890 	.word	0x20003890
 800f370:	20003898 	.word	0x20003898
 800f374:	20003894 	.word	0x20003894
 800f378:	2000389c 	.word	0x2000389c

0800f37c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f37c:	b480      	push	{r7}
 800f37e:	b085      	sub	sp, #20
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f384:	4b27      	ldr	r3, [pc, #156]	; (800f424 <prvInsertBlockIntoFreeList+0xa8>)
 800f386:	60fb      	str	r3, [r7, #12]
 800f388:	e002      	b.n	800f390 <prvInsertBlockIntoFreeList+0x14>
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	681b      	ldr	r3, [r3, #0]
 800f38e:	60fb      	str	r3, [r7, #12]
 800f390:	68fb      	ldr	r3, [r7, #12]
 800f392:	681b      	ldr	r3, [r3, #0]
 800f394:	687a      	ldr	r2, [r7, #4]
 800f396:	429a      	cmp	r2, r3
 800f398:	d8f7      	bhi.n	800f38a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	685b      	ldr	r3, [r3, #4]
 800f3a2:	68ba      	ldr	r2, [r7, #8]
 800f3a4:	4413      	add	r3, r2
 800f3a6:	687a      	ldr	r2, [r7, #4]
 800f3a8:	429a      	cmp	r2, r3
 800f3aa:	d108      	bne.n	800f3be <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f3ac:	68fb      	ldr	r3, [r7, #12]
 800f3ae:	685a      	ldr	r2, [r3, #4]
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	685b      	ldr	r3, [r3, #4]
 800f3b4:	441a      	add	r2, r3
 800f3b6:	68fb      	ldr	r3, [r7, #12]
 800f3b8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f3ba:	68fb      	ldr	r3, [r7, #12]
 800f3bc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f3be:	687b      	ldr	r3, [r7, #4]
 800f3c0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	68ba      	ldr	r2, [r7, #8]
 800f3c8:	441a      	add	r2, r3
 800f3ca:	68fb      	ldr	r3, [r7, #12]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	429a      	cmp	r2, r3
 800f3d0:	d118      	bne.n	800f404 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f3d2:	68fb      	ldr	r3, [r7, #12]
 800f3d4:	681a      	ldr	r2, [r3, #0]
 800f3d6:	4b14      	ldr	r3, [pc, #80]	; (800f428 <prvInsertBlockIntoFreeList+0xac>)
 800f3d8:	681b      	ldr	r3, [r3, #0]
 800f3da:	429a      	cmp	r2, r3
 800f3dc:	d00d      	beq.n	800f3fa <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f3de:	687b      	ldr	r3, [r7, #4]
 800f3e0:	685a      	ldr	r2, [r3, #4]
 800f3e2:	68fb      	ldr	r3, [r7, #12]
 800f3e4:	681b      	ldr	r3, [r3, #0]
 800f3e6:	685b      	ldr	r3, [r3, #4]
 800f3e8:	441a      	add	r2, r3
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f3ee:	68fb      	ldr	r3, [r7, #12]
 800f3f0:	681b      	ldr	r3, [r3, #0]
 800f3f2:	681a      	ldr	r2, [r3, #0]
 800f3f4:	687b      	ldr	r3, [r7, #4]
 800f3f6:	601a      	str	r2, [r3, #0]
 800f3f8:	e008      	b.n	800f40c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f3fa:	4b0b      	ldr	r3, [pc, #44]	; (800f428 <prvInsertBlockIntoFreeList+0xac>)
 800f3fc:	681a      	ldr	r2, [r3, #0]
 800f3fe:	687b      	ldr	r3, [r7, #4]
 800f400:	601a      	str	r2, [r3, #0]
 800f402:	e003      	b.n	800f40c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f404:	68fb      	ldr	r3, [r7, #12]
 800f406:	681a      	ldr	r2, [r3, #0]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f40c:	68fa      	ldr	r2, [r7, #12]
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	429a      	cmp	r2, r3
 800f412:	d002      	beq.n	800f41a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f414:	68fb      	ldr	r3, [r7, #12]
 800f416:	687a      	ldr	r2, [r7, #4]
 800f418:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f41a:	bf00      	nop
 800f41c:	3714      	adds	r7, #20
 800f41e:	46bd      	mov	sp, r7
 800f420:	bc80      	pop	{r7}
 800f422:	4770      	bx	lr
 800f424:	20003888 	.word	0x20003888
 800f428:	20003890 	.word	0x20003890

0800f42c <__assert_func>:
 800f42c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f42e:	4614      	mov	r4, r2
 800f430:	461a      	mov	r2, r3
 800f432:	4b09      	ldr	r3, [pc, #36]	; (800f458 <__assert_func+0x2c>)
 800f434:	4605      	mov	r5, r0
 800f436:	681b      	ldr	r3, [r3, #0]
 800f438:	68d8      	ldr	r0, [r3, #12]
 800f43a:	b14c      	cbz	r4, 800f450 <__assert_func+0x24>
 800f43c:	4b07      	ldr	r3, [pc, #28]	; (800f45c <__assert_func+0x30>)
 800f43e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800f442:	9100      	str	r1, [sp, #0]
 800f444:	462b      	mov	r3, r5
 800f446:	4906      	ldr	r1, [pc, #24]	; (800f460 <__assert_func+0x34>)
 800f448:	f000 f814 	bl	800f474 <fiprintf>
 800f44c:	f000 ff4c 	bl	80102e8 <abort>
 800f450:	4b04      	ldr	r3, [pc, #16]	; (800f464 <__assert_func+0x38>)
 800f452:	461c      	mov	r4, r3
 800f454:	e7f3      	b.n	800f43e <__assert_func+0x12>
 800f456:	bf00      	nop
 800f458:	20000064 	.word	0x20000064
 800f45c:	08014d0d 	.word	0x08014d0d
 800f460:	08014d1a 	.word	0x08014d1a
 800f464:	08014d48 	.word	0x08014d48

0800f468 <__errno>:
 800f468:	4b01      	ldr	r3, [pc, #4]	; (800f470 <__errno+0x8>)
 800f46a:	6818      	ldr	r0, [r3, #0]
 800f46c:	4770      	bx	lr
 800f46e:	bf00      	nop
 800f470:	20000064 	.word	0x20000064

0800f474 <fiprintf>:
 800f474:	b40e      	push	{r1, r2, r3}
 800f476:	b503      	push	{r0, r1, lr}
 800f478:	4601      	mov	r1, r0
 800f47a:	ab03      	add	r3, sp, #12
 800f47c:	4805      	ldr	r0, [pc, #20]	; (800f494 <fiprintf+0x20>)
 800f47e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f482:	6800      	ldr	r0, [r0, #0]
 800f484:	9301      	str	r3, [sp, #4]
 800f486:	f000 f869 	bl	800f55c <_vfiprintf_r>
 800f48a:	b002      	add	sp, #8
 800f48c:	f85d eb04 	ldr.w	lr, [sp], #4
 800f490:	b003      	add	sp, #12
 800f492:	4770      	bx	lr
 800f494:	20000064 	.word	0x20000064

0800f498 <__libc_init_array>:
 800f498:	b570      	push	{r4, r5, r6, lr}
 800f49a:	2600      	movs	r6, #0
 800f49c:	4d0c      	ldr	r5, [pc, #48]	; (800f4d0 <__libc_init_array+0x38>)
 800f49e:	4c0d      	ldr	r4, [pc, #52]	; (800f4d4 <__libc_init_array+0x3c>)
 800f4a0:	1b64      	subs	r4, r4, r5
 800f4a2:	10a4      	asrs	r4, r4, #2
 800f4a4:	42a6      	cmp	r6, r4
 800f4a6:	d109      	bne.n	800f4bc <__libc_init_array+0x24>
 800f4a8:	f003 feb8 	bl	801321c <_init>
 800f4ac:	2600      	movs	r6, #0
 800f4ae:	4d0a      	ldr	r5, [pc, #40]	; (800f4d8 <__libc_init_array+0x40>)
 800f4b0:	4c0a      	ldr	r4, [pc, #40]	; (800f4dc <__libc_init_array+0x44>)
 800f4b2:	1b64      	subs	r4, r4, r5
 800f4b4:	10a4      	asrs	r4, r4, #2
 800f4b6:	42a6      	cmp	r6, r4
 800f4b8:	d105      	bne.n	800f4c6 <__libc_init_array+0x2e>
 800f4ba:	bd70      	pop	{r4, r5, r6, pc}
 800f4bc:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4c0:	4798      	blx	r3
 800f4c2:	3601      	adds	r6, #1
 800f4c4:	e7ee      	b.n	800f4a4 <__libc_init_array+0xc>
 800f4c6:	f855 3b04 	ldr.w	r3, [r5], #4
 800f4ca:	4798      	blx	r3
 800f4cc:	3601      	adds	r6, #1
 800f4ce:	e7f2      	b.n	800f4b6 <__libc_init_array+0x1e>
 800f4d0:	08015140 	.word	0x08015140
 800f4d4:	08015140 	.word	0x08015140
 800f4d8:	08015140 	.word	0x08015140
 800f4dc:	08015144 	.word	0x08015144

0800f4e0 <memcpy>:
 800f4e0:	440a      	add	r2, r1
 800f4e2:	4291      	cmp	r1, r2
 800f4e4:	f100 33ff 	add.w	r3, r0, #4294967295
 800f4e8:	d100      	bne.n	800f4ec <memcpy+0xc>
 800f4ea:	4770      	bx	lr
 800f4ec:	b510      	push	{r4, lr}
 800f4ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f4f2:	4291      	cmp	r1, r2
 800f4f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800f4f8:	d1f9      	bne.n	800f4ee <memcpy+0xe>
 800f4fa:	bd10      	pop	{r4, pc}

0800f4fc <memset>:
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	4402      	add	r2, r0
 800f500:	4293      	cmp	r3, r2
 800f502:	d100      	bne.n	800f506 <memset+0xa>
 800f504:	4770      	bx	lr
 800f506:	f803 1b01 	strb.w	r1, [r3], #1
 800f50a:	e7f9      	b.n	800f500 <memset+0x4>

0800f50c <__sfputc_r>:
 800f50c:	6893      	ldr	r3, [r2, #8]
 800f50e:	b410      	push	{r4}
 800f510:	3b01      	subs	r3, #1
 800f512:	2b00      	cmp	r3, #0
 800f514:	6093      	str	r3, [r2, #8]
 800f516:	da07      	bge.n	800f528 <__sfputc_r+0x1c>
 800f518:	6994      	ldr	r4, [r2, #24]
 800f51a:	42a3      	cmp	r3, r4
 800f51c:	db01      	blt.n	800f522 <__sfputc_r+0x16>
 800f51e:	290a      	cmp	r1, #10
 800f520:	d102      	bne.n	800f528 <__sfputc_r+0x1c>
 800f522:	bc10      	pop	{r4}
 800f524:	f000 be20 	b.w	8010168 <__swbuf_r>
 800f528:	6813      	ldr	r3, [r2, #0]
 800f52a:	1c58      	adds	r0, r3, #1
 800f52c:	6010      	str	r0, [r2, #0]
 800f52e:	7019      	strb	r1, [r3, #0]
 800f530:	4608      	mov	r0, r1
 800f532:	bc10      	pop	{r4}
 800f534:	4770      	bx	lr

0800f536 <__sfputs_r>:
 800f536:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f538:	4606      	mov	r6, r0
 800f53a:	460f      	mov	r7, r1
 800f53c:	4614      	mov	r4, r2
 800f53e:	18d5      	adds	r5, r2, r3
 800f540:	42ac      	cmp	r4, r5
 800f542:	d101      	bne.n	800f548 <__sfputs_r+0x12>
 800f544:	2000      	movs	r0, #0
 800f546:	e007      	b.n	800f558 <__sfputs_r+0x22>
 800f548:	463a      	mov	r2, r7
 800f54a:	4630      	mov	r0, r6
 800f54c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f550:	f7ff ffdc 	bl	800f50c <__sfputc_r>
 800f554:	1c43      	adds	r3, r0, #1
 800f556:	d1f3      	bne.n	800f540 <__sfputs_r+0xa>
 800f558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f55c <_vfiprintf_r>:
 800f55c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f560:	460d      	mov	r5, r1
 800f562:	4614      	mov	r4, r2
 800f564:	4698      	mov	r8, r3
 800f566:	4606      	mov	r6, r0
 800f568:	b09d      	sub	sp, #116	; 0x74
 800f56a:	b118      	cbz	r0, 800f574 <_vfiprintf_r+0x18>
 800f56c:	6983      	ldr	r3, [r0, #24]
 800f56e:	b90b      	cbnz	r3, 800f574 <_vfiprintf_r+0x18>
 800f570:	f001 fe56 	bl	8011220 <__sinit>
 800f574:	4b89      	ldr	r3, [pc, #548]	; (800f79c <_vfiprintf_r+0x240>)
 800f576:	429d      	cmp	r5, r3
 800f578:	d11b      	bne.n	800f5b2 <_vfiprintf_r+0x56>
 800f57a:	6875      	ldr	r5, [r6, #4]
 800f57c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f57e:	07d9      	lsls	r1, r3, #31
 800f580:	d405      	bmi.n	800f58e <_vfiprintf_r+0x32>
 800f582:	89ab      	ldrh	r3, [r5, #12]
 800f584:	059a      	lsls	r2, r3, #22
 800f586:	d402      	bmi.n	800f58e <_vfiprintf_r+0x32>
 800f588:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f58a:	f001 feec 	bl	8011366 <__retarget_lock_acquire_recursive>
 800f58e:	89ab      	ldrh	r3, [r5, #12]
 800f590:	071b      	lsls	r3, r3, #28
 800f592:	d501      	bpl.n	800f598 <_vfiprintf_r+0x3c>
 800f594:	692b      	ldr	r3, [r5, #16]
 800f596:	b9eb      	cbnz	r3, 800f5d4 <_vfiprintf_r+0x78>
 800f598:	4629      	mov	r1, r5
 800f59a:	4630      	mov	r0, r6
 800f59c:	f000 fe36 	bl	801020c <__swsetup_r>
 800f5a0:	b1c0      	cbz	r0, 800f5d4 <_vfiprintf_r+0x78>
 800f5a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f5a4:	07dc      	lsls	r4, r3, #31
 800f5a6:	d50e      	bpl.n	800f5c6 <_vfiprintf_r+0x6a>
 800f5a8:	f04f 30ff 	mov.w	r0, #4294967295
 800f5ac:	b01d      	add	sp, #116	; 0x74
 800f5ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f5b2:	4b7b      	ldr	r3, [pc, #492]	; (800f7a0 <_vfiprintf_r+0x244>)
 800f5b4:	429d      	cmp	r5, r3
 800f5b6:	d101      	bne.n	800f5bc <_vfiprintf_r+0x60>
 800f5b8:	68b5      	ldr	r5, [r6, #8]
 800f5ba:	e7df      	b.n	800f57c <_vfiprintf_r+0x20>
 800f5bc:	4b79      	ldr	r3, [pc, #484]	; (800f7a4 <_vfiprintf_r+0x248>)
 800f5be:	429d      	cmp	r5, r3
 800f5c0:	bf08      	it	eq
 800f5c2:	68f5      	ldreq	r5, [r6, #12]
 800f5c4:	e7da      	b.n	800f57c <_vfiprintf_r+0x20>
 800f5c6:	89ab      	ldrh	r3, [r5, #12]
 800f5c8:	0598      	lsls	r0, r3, #22
 800f5ca:	d4ed      	bmi.n	800f5a8 <_vfiprintf_r+0x4c>
 800f5cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f5ce:	f001 fecb 	bl	8011368 <__retarget_lock_release_recursive>
 800f5d2:	e7e9      	b.n	800f5a8 <_vfiprintf_r+0x4c>
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	9309      	str	r3, [sp, #36]	; 0x24
 800f5d8:	2320      	movs	r3, #32
 800f5da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800f5de:	2330      	movs	r3, #48	; 0x30
 800f5e0:	f04f 0901 	mov.w	r9, #1
 800f5e4:	f8cd 800c 	str.w	r8, [sp, #12]
 800f5e8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800f7a8 <_vfiprintf_r+0x24c>
 800f5ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800f5f0:	4623      	mov	r3, r4
 800f5f2:	469a      	mov	sl, r3
 800f5f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f5f8:	b10a      	cbz	r2, 800f5fe <_vfiprintf_r+0xa2>
 800f5fa:	2a25      	cmp	r2, #37	; 0x25
 800f5fc:	d1f9      	bne.n	800f5f2 <_vfiprintf_r+0x96>
 800f5fe:	ebba 0b04 	subs.w	fp, sl, r4
 800f602:	d00b      	beq.n	800f61c <_vfiprintf_r+0xc0>
 800f604:	465b      	mov	r3, fp
 800f606:	4622      	mov	r2, r4
 800f608:	4629      	mov	r1, r5
 800f60a:	4630      	mov	r0, r6
 800f60c:	f7ff ff93 	bl	800f536 <__sfputs_r>
 800f610:	3001      	adds	r0, #1
 800f612:	f000 80aa 	beq.w	800f76a <_vfiprintf_r+0x20e>
 800f616:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f618:	445a      	add	r2, fp
 800f61a:	9209      	str	r2, [sp, #36]	; 0x24
 800f61c:	f89a 3000 	ldrb.w	r3, [sl]
 800f620:	2b00      	cmp	r3, #0
 800f622:	f000 80a2 	beq.w	800f76a <_vfiprintf_r+0x20e>
 800f626:	2300      	movs	r3, #0
 800f628:	f04f 32ff 	mov.w	r2, #4294967295
 800f62c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f630:	f10a 0a01 	add.w	sl, sl, #1
 800f634:	9304      	str	r3, [sp, #16]
 800f636:	9307      	str	r3, [sp, #28]
 800f638:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800f63c:	931a      	str	r3, [sp, #104]	; 0x68
 800f63e:	4654      	mov	r4, sl
 800f640:	2205      	movs	r2, #5
 800f642:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f646:	4858      	ldr	r0, [pc, #352]	; (800f7a8 <_vfiprintf_r+0x24c>)
 800f648:	f001 fefc 	bl	8011444 <memchr>
 800f64c:	9a04      	ldr	r2, [sp, #16]
 800f64e:	b9d8      	cbnz	r0, 800f688 <_vfiprintf_r+0x12c>
 800f650:	06d1      	lsls	r1, r2, #27
 800f652:	bf44      	itt	mi
 800f654:	2320      	movmi	r3, #32
 800f656:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f65a:	0713      	lsls	r3, r2, #28
 800f65c:	bf44      	itt	mi
 800f65e:	232b      	movmi	r3, #43	; 0x2b
 800f660:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800f664:	f89a 3000 	ldrb.w	r3, [sl]
 800f668:	2b2a      	cmp	r3, #42	; 0x2a
 800f66a:	d015      	beq.n	800f698 <_vfiprintf_r+0x13c>
 800f66c:	4654      	mov	r4, sl
 800f66e:	2000      	movs	r0, #0
 800f670:	f04f 0c0a 	mov.w	ip, #10
 800f674:	9a07      	ldr	r2, [sp, #28]
 800f676:	4621      	mov	r1, r4
 800f678:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f67c:	3b30      	subs	r3, #48	; 0x30
 800f67e:	2b09      	cmp	r3, #9
 800f680:	d94e      	bls.n	800f720 <_vfiprintf_r+0x1c4>
 800f682:	b1b0      	cbz	r0, 800f6b2 <_vfiprintf_r+0x156>
 800f684:	9207      	str	r2, [sp, #28]
 800f686:	e014      	b.n	800f6b2 <_vfiprintf_r+0x156>
 800f688:	eba0 0308 	sub.w	r3, r0, r8
 800f68c:	fa09 f303 	lsl.w	r3, r9, r3
 800f690:	4313      	orrs	r3, r2
 800f692:	46a2      	mov	sl, r4
 800f694:	9304      	str	r3, [sp, #16]
 800f696:	e7d2      	b.n	800f63e <_vfiprintf_r+0xe2>
 800f698:	9b03      	ldr	r3, [sp, #12]
 800f69a:	1d19      	adds	r1, r3, #4
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	9103      	str	r1, [sp, #12]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	bfbb      	ittet	lt
 800f6a4:	425b      	neglt	r3, r3
 800f6a6:	f042 0202 	orrlt.w	r2, r2, #2
 800f6aa:	9307      	strge	r3, [sp, #28]
 800f6ac:	9307      	strlt	r3, [sp, #28]
 800f6ae:	bfb8      	it	lt
 800f6b0:	9204      	strlt	r2, [sp, #16]
 800f6b2:	7823      	ldrb	r3, [r4, #0]
 800f6b4:	2b2e      	cmp	r3, #46	; 0x2e
 800f6b6:	d10c      	bne.n	800f6d2 <_vfiprintf_r+0x176>
 800f6b8:	7863      	ldrb	r3, [r4, #1]
 800f6ba:	2b2a      	cmp	r3, #42	; 0x2a
 800f6bc:	d135      	bne.n	800f72a <_vfiprintf_r+0x1ce>
 800f6be:	9b03      	ldr	r3, [sp, #12]
 800f6c0:	3402      	adds	r4, #2
 800f6c2:	1d1a      	adds	r2, r3, #4
 800f6c4:	681b      	ldr	r3, [r3, #0]
 800f6c6:	9203      	str	r2, [sp, #12]
 800f6c8:	2b00      	cmp	r3, #0
 800f6ca:	bfb8      	it	lt
 800f6cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800f6d0:	9305      	str	r3, [sp, #20]
 800f6d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800f7b8 <_vfiprintf_r+0x25c>
 800f6d6:	2203      	movs	r2, #3
 800f6d8:	4650      	mov	r0, sl
 800f6da:	7821      	ldrb	r1, [r4, #0]
 800f6dc:	f001 feb2 	bl	8011444 <memchr>
 800f6e0:	b140      	cbz	r0, 800f6f4 <_vfiprintf_r+0x198>
 800f6e2:	2340      	movs	r3, #64	; 0x40
 800f6e4:	eba0 000a 	sub.w	r0, r0, sl
 800f6e8:	fa03 f000 	lsl.w	r0, r3, r0
 800f6ec:	9b04      	ldr	r3, [sp, #16]
 800f6ee:	3401      	adds	r4, #1
 800f6f0:	4303      	orrs	r3, r0
 800f6f2:	9304      	str	r3, [sp, #16]
 800f6f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6f8:	2206      	movs	r2, #6
 800f6fa:	482c      	ldr	r0, [pc, #176]	; (800f7ac <_vfiprintf_r+0x250>)
 800f6fc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f700:	f001 fea0 	bl	8011444 <memchr>
 800f704:	2800      	cmp	r0, #0
 800f706:	d03f      	beq.n	800f788 <_vfiprintf_r+0x22c>
 800f708:	4b29      	ldr	r3, [pc, #164]	; (800f7b0 <_vfiprintf_r+0x254>)
 800f70a:	bb1b      	cbnz	r3, 800f754 <_vfiprintf_r+0x1f8>
 800f70c:	9b03      	ldr	r3, [sp, #12]
 800f70e:	3307      	adds	r3, #7
 800f710:	f023 0307 	bic.w	r3, r3, #7
 800f714:	3308      	adds	r3, #8
 800f716:	9303      	str	r3, [sp, #12]
 800f718:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f71a:	443b      	add	r3, r7
 800f71c:	9309      	str	r3, [sp, #36]	; 0x24
 800f71e:	e767      	b.n	800f5f0 <_vfiprintf_r+0x94>
 800f720:	460c      	mov	r4, r1
 800f722:	2001      	movs	r0, #1
 800f724:	fb0c 3202 	mla	r2, ip, r2, r3
 800f728:	e7a5      	b.n	800f676 <_vfiprintf_r+0x11a>
 800f72a:	2300      	movs	r3, #0
 800f72c:	f04f 0c0a 	mov.w	ip, #10
 800f730:	4619      	mov	r1, r3
 800f732:	3401      	adds	r4, #1
 800f734:	9305      	str	r3, [sp, #20]
 800f736:	4620      	mov	r0, r4
 800f738:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f73c:	3a30      	subs	r2, #48	; 0x30
 800f73e:	2a09      	cmp	r2, #9
 800f740:	d903      	bls.n	800f74a <_vfiprintf_r+0x1ee>
 800f742:	2b00      	cmp	r3, #0
 800f744:	d0c5      	beq.n	800f6d2 <_vfiprintf_r+0x176>
 800f746:	9105      	str	r1, [sp, #20]
 800f748:	e7c3      	b.n	800f6d2 <_vfiprintf_r+0x176>
 800f74a:	4604      	mov	r4, r0
 800f74c:	2301      	movs	r3, #1
 800f74e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f752:	e7f0      	b.n	800f736 <_vfiprintf_r+0x1da>
 800f754:	ab03      	add	r3, sp, #12
 800f756:	9300      	str	r3, [sp, #0]
 800f758:	462a      	mov	r2, r5
 800f75a:	4630      	mov	r0, r6
 800f75c:	4b15      	ldr	r3, [pc, #84]	; (800f7b4 <_vfiprintf_r+0x258>)
 800f75e:	a904      	add	r1, sp, #16
 800f760:	f000 f8ca 	bl	800f8f8 <_printf_float>
 800f764:	4607      	mov	r7, r0
 800f766:	1c78      	adds	r0, r7, #1
 800f768:	d1d6      	bne.n	800f718 <_vfiprintf_r+0x1bc>
 800f76a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800f76c:	07d9      	lsls	r1, r3, #31
 800f76e:	d405      	bmi.n	800f77c <_vfiprintf_r+0x220>
 800f770:	89ab      	ldrh	r3, [r5, #12]
 800f772:	059a      	lsls	r2, r3, #22
 800f774:	d402      	bmi.n	800f77c <_vfiprintf_r+0x220>
 800f776:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800f778:	f001 fdf6 	bl	8011368 <__retarget_lock_release_recursive>
 800f77c:	89ab      	ldrh	r3, [r5, #12]
 800f77e:	065b      	lsls	r3, r3, #25
 800f780:	f53f af12 	bmi.w	800f5a8 <_vfiprintf_r+0x4c>
 800f784:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f786:	e711      	b.n	800f5ac <_vfiprintf_r+0x50>
 800f788:	ab03      	add	r3, sp, #12
 800f78a:	9300      	str	r3, [sp, #0]
 800f78c:	462a      	mov	r2, r5
 800f78e:	4630      	mov	r0, r6
 800f790:	4b08      	ldr	r3, [pc, #32]	; (800f7b4 <_vfiprintf_r+0x258>)
 800f792:	a904      	add	r1, sp, #16
 800f794:	f000 fb4c 	bl	800fe30 <_printf_i>
 800f798:	e7e4      	b.n	800f764 <_vfiprintf_r+0x208>
 800f79a:	bf00      	nop
 800f79c:	08014e4c 	.word	0x08014e4c
 800f7a0:	08014e6c 	.word	0x08014e6c
 800f7a4:	08014e2c 	.word	0x08014e2c
 800f7a8:	08014d50 	.word	0x08014d50
 800f7ac:	08014d5a 	.word	0x08014d5a
 800f7b0:	0800f8f9 	.word	0x0800f8f9
 800f7b4:	0800f537 	.word	0x0800f537
 800f7b8:	08014d56 	.word	0x08014d56

0800f7bc <__cvt>:
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f7c2:	461f      	mov	r7, r3
 800f7c4:	bfbb      	ittet	lt
 800f7c6:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800f7ca:	461f      	movlt	r7, r3
 800f7cc:	2300      	movge	r3, #0
 800f7ce:	232d      	movlt	r3, #45	; 0x2d
 800f7d0:	b088      	sub	sp, #32
 800f7d2:	4614      	mov	r4, r2
 800f7d4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f7d6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800f7d8:	7013      	strb	r3, [r2, #0]
 800f7da:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f7dc:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800f7e0:	f023 0820 	bic.w	r8, r3, #32
 800f7e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f7e8:	d005      	beq.n	800f7f6 <__cvt+0x3a>
 800f7ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800f7ee:	d100      	bne.n	800f7f2 <__cvt+0x36>
 800f7f0:	3501      	adds	r5, #1
 800f7f2:	2302      	movs	r3, #2
 800f7f4:	e000      	b.n	800f7f8 <__cvt+0x3c>
 800f7f6:	2303      	movs	r3, #3
 800f7f8:	aa07      	add	r2, sp, #28
 800f7fa:	9204      	str	r2, [sp, #16]
 800f7fc:	aa06      	add	r2, sp, #24
 800f7fe:	e9cd a202 	strd	sl, r2, [sp, #8]
 800f802:	e9cd 3500 	strd	r3, r5, [sp]
 800f806:	4622      	mov	r2, r4
 800f808:	463b      	mov	r3, r7
 800f80a:	f000 fe01 	bl	8010410 <_dtoa_r>
 800f80e:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800f812:	4606      	mov	r6, r0
 800f814:	d102      	bne.n	800f81c <__cvt+0x60>
 800f816:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f818:	07db      	lsls	r3, r3, #31
 800f81a:	d522      	bpl.n	800f862 <__cvt+0xa6>
 800f81c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800f820:	eb06 0905 	add.w	r9, r6, r5
 800f824:	d110      	bne.n	800f848 <__cvt+0x8c>
 800f826:	7833      	ldrb	r3, [r6, #0]
 800f828:	2b30      	cmp	r3, #48	; 0x30
 800f82a:	d10a      	bne.n	800f842 <__cvt+0x86>
 800f82c:	2200      	movs	r2, #0
 800f82e:	2300      	movs	r3, #0
 800f830:	4620      	mov	r0, r4
 800f832:	4639      	mov	r1, r7
 800f834:	f7f1 f932 	bl	8000a9c <__aeabi_dcmpeq>
 800f838:	b918      	cbnz	r0, 800f842 <__cvt+0x86>
 800f83a:	f1c5 0501 	rsb	r5, r5, #1
 800f83e:	f8ca 5000 	str.w	r5, [sl]
 800f842:	f8da 3000 	ldr.w	r3, [sl]
 800f846:	4499      	add	r9, r3
 800f848:	2200      	movs	r2, #0
 800f84a:	2300      	movs	r3, #0
 800f84c:	4620      	mov	r0, r4
 800f84e:	4639      	mov	r1, r7
 800f850:	f7f1 f924 	bl	8000a9c <__aeabi_dcmpeq>
 800f854:	b108      	cbz	r0, 800f85a <__cvt+0x9e>
 800f856:	f8cd 901c 	str.w	r9, [sp, #28]
 800f85a:	2230      	movs	r2, #48	; 0x30
 800f85c:	9b07      	ldr	r3, [sp, #28]
 800f85e:	454b      	cmp	r3, r9
 800f860:	d307      	bcc.n	800f872 <__cvt+0xb6>
 800f862:	4630      	mov	r0, r6
 800f864:	9b07      	ldr	r3, [sp, #28]
 800f866:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800f868:	1b9b      	subs	r3, r3, r6
 800f86a:	6013      	str	r3, [r2, #0]
 800f86c:	b008      	add	sp, #32
 800f86e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f872:	1c59      	adds	r1, r3, #1
 800f874:	9107      	str	r1, [sp, #28]
 800f876:	701a      	strb	r2, [r3, #0]
 800f878:	e7f0      	b.n	800f85c <__cvt+0xa0>

0800f87a <__exponent>:
 800f87a:	4603      	mov	r3, r0
 800f87c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f87e:	2900      	cmp	r1, #0
 800f880:	f803 2b02 	strb.w	r2, [r3], #2
 800f884:	bfb6      	itet	lt
 800f886:	222d      	movlt	r2, #45	; 0x2d
 800f888:	222b      	movge	r2, #43	; 0x2b
 800f88a:	4249      	neglt	r1, r1
 800f88c:	2909      	cmp	r1, #9
 800f88e:	7042      	strb	r2, [r0, #1]
 800f890:	dd2b      	ble.n	800f8ea <__exponent+0x70>
 800f892:	f10d 0407 	add.w	r4, sp, #7
 800f896:	46a4      	mov	ip, r4
 800f898:	270a      	movs	r7, #10
 800f89a:	fb91 f6f7 	sdiv	r6, r1, r7
 800f89e:	460a      	mov	r2, r1
 800f8a0:	46a6      	mov	lr, r4
 800f8a2:	fb07 1516 	mls	r5, r7, r6, r1
 800f8a6:	2a63      	cmp	r2, #99	; 0x63
 800f8a8:	f105 0530 	add.w	r5, r5, #48	; 0x30
 800f8ac:	4631      	mov	r1, r6
 800f8ae:	f104 34ff 	add.w	r4, r4, #4294967295
 800f8b2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800f8b6:	dcf0      	bgt.n	800f89a <__exponent+0x20>
 800f8b8:	3130      	adds	r1, #48	; 0x30
 800f8ba:	f1ae 0502 	sub.w	r5, lr, #2
 800f8be:	f804 1c01 	strb.w	r1, [r4, #-1]
 800f8c2:	4629      	mov	r1, r5
 800f8c4:	1c44      	adds	r4, r0, #1
 800f8c6:	4561      	cmp	r1, ip
 800f8c8:	d30a      	bcc.n	800f8e0 <__exponent+0x66>
 800f8ca:	f10d 0209 	add.w	r2, sp, #9
 800f8ce:	eba2 020e 	sub.w	r2, r2, lr
 800f8d2:	4565      	cmp	r5, ip
 800f8d4:	bf88      	it	hi
 800f8d6:	2200      	movhi	r2, #0
 800f8d8:	4413      	add	r3, r2
 800f8da:	1a18      	subs	r0, r3, r0
 800f8dc:	b003      	add	sp, #12
 800f8de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8e0:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f8e4:	f804 2f01 	strb.w	r2, [r4, #1]!
 800f8e8:	e7ed      	b.n	800f8c6 <__exponent+0x4c>
 800f8ea:	2330      	movs	r3, #48	; 0x30
 800f8ec:	3130      	adds	r1, #48	; 0x30
 800f8ee:	7083      	strb	r3, [r0, #2]
 800f8f0:	70c1      	strb	r1, [r0, #3]
 800f8f2:	1d03      	adds	r3, r0, #4
 800f8f4:	e7f1      	b.n	800f8da <__exponent+0x60>
	...

0800f8f8 <_printf_float>:
 800f8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8fc:	b091      	sub	sp, #68	; 0x44
 800f8fe:	460c      	mov	r4, r1
 800f900:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800f904:	4616      	mov	r6, r2
 800f906:	461f      	mov	r7, r3
 800f908:	4605      	mov	r5, r0
 800f90a:	f001 fd27 	bl	801135c <_localeconv_r>
 800f90e:	6803      	ldr	r3, [r0, #0]
 800f910:	4618      	mov	r0, r3
 800f912:	9309      	str	r3, [sp, #36]	; 0x24
 800f914:	f7f0 fc96 	bl	8000244 <strlen>
 800f918:	2300      	movs	r3, #0
 800f91a:	930e      	str	r3, [sp, #56]	; 0x38
 800f91c:	f8d8 3000 	ldr.w	r3, [r8]
 800f920:	900a      	str	r0, [sp, #40]	; 0x28
 800f922:	3307      	adds	r3, #7
 800f924:	f023 0307 	bic.w	r3, r3, #7
 800f928:	f103 0208 	add.w	r2, r3, #8
 800f92c:	f894 9018 	ldrb.w	r9, [r4, #24]
 800f930:	f8d4 b000 	ldr.w	fp, [r4]
 800f934:	f8c8 2000 	str.w	r2, [r8]
 800f938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f93c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800f940:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800f944:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800f948:	930b      	str	r3, [sp, #44]	; 0x2c
 800f94a:	f04f 32ff 	mov.w	r2, #4294967295
 800f94e:	4640      	mov	r0, r8
 800f950:	4b9c      	ldr	r3, [pc, #624]	; (800fbc4 <_printf_float+0x2cc>)
 800f952:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f954:	f7f1 f8d4 	bl	8000b00 <__aeabi_dcmpun>
 800f958:	bb70      	cbnz	r0, 800f9b8 <_printf_float+0xc0>
 800f95a:	f04f 32ff 	mov.w	r2, #4294967295
 800f95e:	4640      	mov	r0, r8
 800f960:	4b98      	ldr	r3, [pc, #608]	; (800fbc4 <_printf_float+0x2cc>)
 800f962:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800f964:	f7f1 f8ae 	bl	8000ac4 <__aeabi_dcmple>
 800f968:	bb30      	cbnz	r0, 800f9b8 <_printf_float+0xc0>
 800f96a:	2200      	movs	r2, #0
 800f96c:	2300      	movs	r3, #0
 800f96e:	4640      	mov	r0, r8
 800f970:	4651      	mov	r1, sl
 800f972:	f7f1 f89d 	bl	8000ab0 <__aeabi_dcmplt>
 800f976:	b110      	cbz	r0, 800f97e <_printf_float+0x86>
 800f978:	232d      	movs	r3, #45	; 0x2d
 800f97a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800f97e:	4b92      	ldr	r3, [pc, #584]	; (800fbc8 <_printf_float+0x2d0>)
 800f980:	4892      	ldr	r0, [pc, #584]	; (800fbcc <_printf_float+0x2d4>)
 800f982:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800f986:	bf94      	ite	ls
 800f988:	4698      	movls	r8, r3
 800f98a:	4680      	movhi	r8, r0
 800f98c:	2303      	movs	r3, #3
 800f98e:	f04f 0a00 	mov.w	sl, #0
 800f992:	6123      	str	r3, [r4, #16]
 800f994:	f02b 0304 	bic.w	r3, fp, #4
 800f998:	6023      	str	r3, [r4, #0]
 800f99a:	4633      	mov	r3, r6
 800f99c:	4621      	mov	r1, r4
 800f99e:	4628      	mov	r0, r5
 800f9a0:	9700      	str	r7, [sp, #0]
 800f9a2:	aa0f      	add	r2, sp, #60	; 0x3c
 800f9a4:	f000 f9d4 	bl	800fd50 <_printf_common>
 800f9a8:	3001      	adds	r0, #1
 800f9aa:	f040 8090 	bne.w	800face <_printf_float+0x1d6>
 800f9ae:	f04f 30ff 	mov.w	r0, #4294967295
 800f9b2:	b011      	add	sp, #68	; 0x44
 800f9b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f9b8:	4642      	mov	r2, r8
 800f9ba:	4653      	mov	r3, sl
 800f9bc:	4640      	mov	r0, r8
 800f9be:	4651      	mov	r1, sl
 800f9c0:	f7f1 f89e 	bl	8000b00 <__aeabi_dcmpun>
 800f9c4:	b148      	cbz	r0, 800f9da <_printf_float+0xe2>
 800f9c6:	f1ba 0f00 	cmp.w	sl, #0
 800f9ca:	bfb8      	it	lt
 800f9cc:	232d      	movlt	r3, #45	; 0x2d
 800f9ce:	4880      	ldr	r0, [pc, #512]	; (800fbd0 <_printf_float+0x2d8>)
 800f9d0:	bfb8      	it	lt
 800f9d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800f9d6:	4b7f      	ldr	r3, [pc, #508]	; (800fbd4 <_printf_float+0x2dc>)
 800f9d8:	e7d3      	b.n	800f982 <_printf_float+0x8a>
 800f9da:	6863      	ldr	r3, [r4, #4]
 800f9dc:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 800f9e0:	1c5a      	adds	r2, r3, #1
 800f9e2:	d142      	bne.n	800fa6a <_printf_float+0x172>
 800f9e4:	2306      	movs	r3, #6
 800f9e6:	6063      	str	r3, [r4, #4]
 800f9e8:	2200      	movs	r2, #0
 800f9ea:	9206      	str	r2, [sp, #24]
 800f9ec:	aa0e      	add	r2, sp, #56	; 0x38
 800f9ee:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800f9f2:	aa0d      	add	r2, sp, #52	; 0x34
 800f9f4:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800f9f8:	9203      	str	r2, [sp, #12]
 800f9fa:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800f9fe:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800fa02:	6023      	str	r3, [r4, #0]
 800fa04:	6863      	ldr	r3, [r4, #4]
 800fa06:	4642      	mov	r2, r8
 800fa08:	9300      	str	r3, [sp, #0]
 800fa0a:	4628      	mov	r0, r5
 800fa0c:	4653      	mov	r3, sl
 800fa0e:	910b      	str	r1, [sp, #44]	; 0x2c
 800fa10:	f7ff fed4 	bl	800f7bc <__cvt>
 800fa14:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800fa16:	4680      	mov	r8, r0
 800fa18:	2947      	cmp	r1, #71	; 0x47
 800fa1a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800fa1c:	d108      	bne.n	800fa30 <_printf_float+0x138>
 800fa1e:	1cc8      	adds	r0, r1, #3
 800fa20:	db02      	blt.n	800fa28 <_printf_float+0x130>
 800fa22:	6863      	ldr	r3, [r4, #4]
 800fa24:	4299      	cmp	r1, r3
 800fa26:	dd40      	ble.n	800faaa <_printf_float+0x1b2>
 800fa28:	f1a9 0902 	sub.w	r9, r9, #2
 800fa2c:	fa5f f989 	uxtb.w	r9, r9
 800fa30:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fa34:	d81f      	bhi.n	800fa76 <_printf_float+0x17e>
 800fa36:	464a      	mov	r2, r9
 800fa38:	3901      	subs	r1, #1
 800fa3a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800fa3e:	910d      	str	r1, [sp, #52]	; 0x34
 800fa40:	f7ff ff1b 	bl	800f87a <__exponent>
 800fa44:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fa46:	4682      	mov	sl, r0
 800fa48:	1813      	adds	r3, r2, r0
 800fa4a:	2a01      	cmp	r2, #1
 800fa4c:	6123      	str	r3, [r4, #16]
 800fa4e:	dc02      	bgt.n	800fa56 <_printf_float+0x15e>
 800fa50:	6822      	ldr	r2, [r4, #0]
 800fa52:	07d2      	lsls	r2, r2, #31
 800fa54:	d501      	bpl.n	800fa5a <_printf_float+0x162>
 800fa56:	3301      	adds	r3, #1
 800fa58:	6123      	str	r3, [r4, #16]
 800fa5a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d09b      	beq.n	800f99a <_printf_float+0xa2>
 800fa62:	232d      	movs	r3, #45	; 0x2d
 800fa64:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fa68:	e797      	b.n	800f99a <_printf_float+0xa2>
 800fa6a:	2947      	cmp	r1, #71	; 0x47
 800fa6c:	d1bc      	bne.n	800f9e8 <_printf_float+0xf0>
 800fa6e:	2b00      	cmp	r3, #0
 800fa70:	d1ba      	bne.n	800f9e8 <_printf_float+0xf0>
 800fa72:	2301      	movs	r3, #1
 800fa74:	e7b7      	b.n	800f9e6 <_printf_float+0xee>
 800fa76:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800fa7a:	d118      	bne.n	800faae <_printf_float+0x1b6>
 800fa7c:	2900      	cmp	r1, #0
 800fa7e:	6863      	ldr	r3, [r4, #4]
 800fa80:	dd0b      	ble.n	800fa9a <_printf_float+0x1a2>
 800fa82:	6121      	str	r1, [r4, #16]
 800fa84:	b913      	cbnz	r3, 800fa8c <_printf_float+0x194>
 800fa86:	6822      	ldr	r2, [r4, #0]
 800fa88:	07d0      	lsls	r0, r2, #31
 800fa8a:	d502      	bpl.n	800fa92 <_printf_float+0x19a>
 800fa8c:	3301      	adds	r3, #1
 800fa8e:	440b      	add	r3, r1
 800fa90:	6123      	str	r3, [r4, #16]
 800fa92:	f04f 0a00 	mov.w	sl, #0
 800fa96:	65a1      	str	r1, [r4, #88]	; 0x58
 800fa98:	e7df      	b.n	800fa5a <_printf_float+0x162>
 800fa9a:	b913      	cbnz	r3, 800faa2 <_printf_float+0x1aa>
 800fa9c:	6822      	ldr	r2, [r4, #0]
 800fa9e:	07d2      	lsls	r2, r2, #31
 800faa0:	d501      	bpl.n	800faa6 <_printf_float+0x1ae>
 800faa2:	3302      	adds	r3, #2
 800faa4:	e7f4      	b.n	800fa90 <_printf_float+0x198>
 800faa6:	2301      	movs	r3, #1
 800faa8:	e7f2      	b.n	800fa90 <_printf_float+0x198>
 800faaa:	f04f 0967 	mov.w	r9, #103	; 0x67
 800faae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fab0:	4299      	cmp	r1, r3
 800fab2:	db05      	blt.n	800fac0 <_printf_float+0x1c8>
 800fab4:	6823      	ldr	r3, [r4, #0]
 800fab6:	6121      	str	r1, [r4, #16]
 800fab8:	07d8      	lsls	r0, r3, #31
 800faba:	d5ea      	bpl.n	800fa92 <_printf_float+0x19a>
 800fabc:	1c4b      	adds	r3, r1, #1
 800fabe:	e7e7      	b.n	800fa90 <_printf_float+0x198>
 800fac0:	2900      	cmp	r1, #0
 800fac2:	bfcc      	ite	gt
 800fac4:	2201      	movgt	r2, #1
 800fac6:	f1c1 0202 	rsble	r2, r1, #2
 800faca:	4413      	add	r3, r2
 800facc:	e7e0      	b.n	800fa90 <_printf_float+0x198>
 800face:	6823      	ldr	r3, [r4, #0]
 800fad0:	055a      	lsls	r2, r3, #21
 800fad2:	d407      	bmi.n	800fae4 <_printf_float+0x1ec>
 800fad4:	6923      	ldr	r3, [r4, #16]
 800fad6:	4642      	mov	r2, r8
 800fad8:	4631      	mov	r1, r6
 800fada:	4628      	mov	r0, r5
 800fadc:	47b8      	blx	r7
 800fade:	3001      	adds	r0, #1
 800fae0:	d12b      	bne.n	800fb3a <_printf_float+0x242>
 800fae2:	e764      	b.n	800f9ae <_printf_float+0xb6>
 800fae4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800fae8:	f240 80dd 	bls.w	800fca6 <_printf_float+0x3ae>
 800faec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800faf0:	2200      	movs	r2, #0
 800faf2:	2300      	movs	r3, #0
 800faf4:	f7f0 ffd2 	bl	8000a9c <__aeabi_dcmpeq>
 800faf8:	2800      	cmp	r0, #0
 800fafa:	d033      	beq.n	800fb64 <_printf_float+0x26c>
 800fafc:	2301      	movs	r3, #1
 800fafe:	4631      	mov	r1, r6
 800fb00:	4628      	mov	r0, r5
 800fb02:	4a35      	ldr	r2, [pc, #212]	; (800fbd8 <_printf_float+0x2e0>)
 800fb04:	47b8      	blx	r7
 800fb06:	3001      	adds	r0, #1
 800fb08:	f43f af51 	beq.w	800f9ae <_printf_float+0xb6>
 800fb0c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fb10:	429a      	cmp	r2, r3
 800fb12:	db02      	blt.n	800fb1a <_printf_float+0x222>
 800fb14:	6823      	ldr	r3, [r4, #0]
 800fb16:	07d8      	lsls	r0, r3, #31
 800fb18:	d50f      	bpl.n	800fb3a <_printf_float+0x242>
 800fb1a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fb1e:	4631      	mov	r1, r6
 800fb20:	4628      	mov	r0, r5
 800fb22:	47b8      	blx	r7
 800fb24:	3001      	adds	r0, #1
 800fb26:	f43f af42 	beq.w	800f9ae <_printf_float+0xb6>
 800fb2a:	f04f 0800 	mov.w	r8, #0
 800fb2e:	f104 091a 	add.w	r9, r4, #26
 800fb32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fb34:	3b01      	subs	r3, #1
 800fb36:	4543      	cmp	r3, r8
 800fb38:	dc09      	bgt.n	800fb4e <_printf_float+0x256>
 800fb3a:	6823      	ldr	r3, [r4, #0]
 800fb3c:	079b      	lsls	r3, r3, #30
 800fb3e:	f100 8102 	bmi.w	800fd46 <_printf_float+0x44e>
 800fb42:	68e0      	ldr	r0, [r4, #12]
 800fb44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fb46:	4298      	cmp	r0, r3
 800fb48:	bfb8      	it	lt
 800fb4a:	4618      	movlt	r0, r3
 800fb4c:	e731      	b.n	800f9b2 <_printf_float+0xba>
 800fb4e:	2301      	movs	r3, #1
 800fb50:	464a      	mov	r2, r9
 800fb52:	4631      	mov	r1, r6
 800fb54:	4628      	mov	r0, r5
 800fb56:	47b8      	blx	r7
 800fb58:	3001      	adds	r0, #1
 800fb5a:	f43f af28 	beq.w	800f9ae <_printf_float+0xb6>
 800fb5e:	f108 0801 	add.w	r8, r8, #1
 800fb62:	e7e6      	b.n	800fb32 <_printf_float+0x23a>
 800fb64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fb66:	2b00      	cmp	r3, #0
 800fb68:	dc38      	bgt.n	800fbdc <_printf_float+0x2e4>
 800fb6a:	2301      	movs	r3, #1
 800fb6c:	4631      	mov	r1, r6
 800fb6e:	4628      	mov	r0, r5
 800fb70:	4a19      	ldr	r2, [pc, #100]	; (800fbd8 <_printf_float+0x2e0>)
 800fb72:	47b8      	blx	r7
 800fb74:	3001      	adds	r0, #1
 800fb76:	f43f af1a 	beq.w	800f9ae <_printf_float+0xb6>
 800fb7a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fb7e:	4313      	orrs	r3, r2
 800fb80:	d102      	bne.n	800fb88 <_printf_float+0x290>
 800fb82:	6823      	ldr	r3, [r4, #0]
 800fb84:	07d9      	lsls	r1, r3, #31
 800fb86:	d5d8      	bpl.n	800fb3a <_printf_float+0x242>
 800fb88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fb8c:	4631      	mov	r1, r6
 800fb8e:	4628      	mov	r0, r5
 800fb90:	47b8      	blx	r7
 800fb92:	3001      	adds	r0, #1
 800fb94:	f43f af0b 	beq.w	800f9ae <_printf_float+0xb6>
 800fb98:	f04f 0900 	mov.w	r9, #0
 800fb9c:	f104 0a1a 	add.w	sl, r4, #26
 800fba0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800fba2:	425b      	negs	r3, r3
 800fba4:	454b      	cmp	r3, r9
 800fba6:	dc01      	bgt.n	800fbac <_printf_float+0x2b4>
 800fba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fbaa:	e794      	b.n	800fad6 <_printf_float+0x1de>
 800fbac:	2301      	movs	r3, #1
 800fbae:	4652      	mov	r2, sl
 800fbb0:	4631      	mov	r1, r6
 800fbb2:	4628      	mov	r0, r5
 800fbb4:	47b8      	blx	r7
 800fbb6:	3001      	adds	r0, #1
 800fbb8:	f43f aef9 	beq.w	800f9ae <_printf_float+0xb6>
 800fbbc:	f109 0901 	add.w	r9, r9, #1
 800fbc0:	e7ee      	b.n	800fba0 <_printf_float+0x2a8>
 800fbc2:	bf00      	nop
 800fbc4:	7fefffff 	.word	0x7fefffff
 800fbc8:	08014d61 	.word	0x08014d61
 800fbcc:	08014d65 	.word	0x08014d65
 800fbd0:	08014d6d 	.word	0x08014d6d
 800fbd4:	08014d69 	.word	0x08014d69
 800fbd8:	08014d71 	.word	0x08014d71
 800fbdc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fbde:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800fbe0:	429a      	cmp	r2, r3
 800fbe2:	bfa8      	it	ge
 800fbe4:	461a      	movge	r2, r3
 800fbe6:	2a00      	cmp	r2, #0
 800fbe8:	4691      	mov	r9, r2
 800fbea:	dc37      	bgt.n	800fc5c <_printf_float+0x364>
 800fbec:	f04f 0b00 	mov.w	fp, #0
 800fbf0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fbf4:	f104 021a 	add.w	r2, r4, #26
 800fbf8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800fbfc:	ebaa 0309 	sub.w	r3, sl, r9
 800fc00:	455b      	cmp	r3, fp
 800fc02:	dc33      	bgt.n	800fc6c <_printf_float+0x374>
 800fc04:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	db3b      	blt.n	800fc84 <_printf_float+0x38c>
 800fc0c:	6823      	ldr	r3, [r4, #0]
 800fc0e:	07da      	lsls	r2, r3, #31
 800fc10:	d438      	bmi.n	800fc84 <_printf_float+0x38c>
 800fc12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fc14:	990d      	ldr	r1, [sp, #52]	; 0x34
 800fc16:	eba2 030a 	sub.w	r3, r2, sl
 800fc1a:	eba2 0901 	sub.w	r9, r2, r1
 800fc1e:	4599      	cmp	r9, r3
 800fc20:	bfa8      	it	ge
 800fc22:	4699      	movge	r9, r3
 800fc24:	f1b9 0f00 	cmp.w	r9, #0
 800fc28:	dc34      	bgt.n	800fc94 <_printf_float+0x39c>
 800fc2a:	f04f 0800 	mov.w	r8, #0
 800fc2e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800fc32:	f104 0a1a 	add.w	sl, r4, #26
 800fc36:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 800fc3a:	1a9b      	subs	r3, r3, r2
 800fc3c:	eba3 0309 	sub.w	r3, r3, r9
 800fc40:	4543      	cmp	r3, r8
 800fc42:	f77f af7a 	ble.w	800fb3a <_printf_float+0x242>
 800fc46:	2301      	movs	r3, #1
 800fc48:	4652      	mov	r2, sl
 800fc4a:	4631      	mov	r1, r6
 800fc4c:	4628      	mov	r0, r5
 800fc4e:	47b8      	blx	r7
 800fc50:	3001      	adds	r0, #1
 800fc52:	f43f aeac 	beq.w	800f9ae <_printf_float+0xb6>
 800fc56:	f108 0801 	add.w	r8, r8, #1
 800fc5a:	e7ec      	b.n	800fc36 <_printf_float+0x33e>
 800fc5c:	4613      	mov	r3, r2
 800fc5e:	4631      	mov	r1, r6
 800fc60:	4642      	mov	r2, r8
 800fc62:	4628      	mov	r0, r5
 800fc64:	47b8      	blx	r7
 800fc66:	3001      	adds	r0, #1
 800fc68:	d1c0      	bne.n	800fbec <_printf_float+0x2f4>
 800fc6a:	e6a0      	b.n	800f9ae <_printf_float+0xb6>
 800fc6c:	2301      	movs	r3, #1
 800fc6e:	4631      	mov	r1, r6
 800fc70:	4628      	mov	r0, r5
 800fc72:	920b      	str	r2, [sp, #44]	; 0x2c
 800fc74:	47b8      	blx	r7
 800fc76:	3001      	adds	r0, #1
 800fc78:	f43f ae99 	beq.w	800f9ae <_printf_float+0xb6>
 800fc7c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800fc7e:	f10b 0b01 	add.w	fp, fp, #1
 800fc82:	e7b9      	b.n	800fbf8 <_printf_float+0x300>
 800fc84:	4631      	mov	r1, r6
 800fc86:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fc8a:	4628      	mov	r0, r5
 800fc8c:	47b8      	blx	r7
 800fc8e:	3001      	adds	r0, #1
 800fc90:	d1bf      	bne.n	800fc12 <_printf_float+0x31a>
 800fc92:	e68c      	b.n	800f9ae <_printf_float+0xb6>
 800fc94:	464b      	mov	r3, r9
 800fc96:	4631      	mov	r1, r6
 800fc98:	4628      	mov	r0, r5
 800fc9a:	eb08 020a 	add.w	r2, r8, sl
 800fc9e:	47b8      	blx	r7
 800fca0:	3001      	adds	r0, #1
 800fca2:	d1c2      	bne.n	800fc2a <_printf_float+0x332>
 800fca4:	e683      	b.n	800f9ae <_printf_float+0xb6>
 800fca6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fca8:	2a01      	cmp	r2, #1
 800fcaa:	dc01      	bgt.n	800fcb0 <_printf_float+0x3b8>
 800fcac:	07db      	lsls	r3, r3, #31
 800fcae:	d537      	bpl.n	800fd20 <_printf_float+0x428>
 800fcb0:	2301      	movs	r3, #1
 800fcb2:	4642      	mov	r2, r8
 800fcb4:	4631      	mov	r1, r6
 800fcb6:	4628      	mov	r0, r5
 800fcb8:	47b8      	blx	r7
 800fcba:	3001      	adds	r0, #1
 800fcbc:	f43f ae77 	beq.w	800f9ae <_printf_float+0xb6>
 800fcc0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800fcc4:	4631      	mov	r1, r6
 800fcc6:	4628      	mov	r0, r5
 800fcc8:	47b8      	blx	r7
 800fcca:	3001      	adds	r0, #1
 800fccc:	f43f ae6f 	beq.w	800f9ae <_printf_float+0xb6>
 800fcd0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800fcd4:	2200      	movs	r2, #0
 800fcd6:	2300      	movs	r3, #0
 800fcd8:	f7f0 fee0 	bl	8000a9c <__aeabi_dcmpeq>
 800fcdc:	b9d8      	cbnz	r0, 800fd16 <_printf_float+0x41e>
 800fcde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fce0:	f108 0201 	add.w	r2, r8, #1
 800fce4:	3b01      	subs	r3, #1
 800fce6:	4631      	mov	r1, r6
 800fce8:	4628      	mov	r0, r5
 800fcea:	47b8      	blx	r7
 800fcec:	3001      	adds	r0, #1
 800fcee:	d10e      	bne.n	800fd0e <_printf_float+0x416>
 800fcf0:	e65d      	b.n	800f9ae <_printf_float+0xb6>
 800fcf2:	2301      	movs	r3, #1
 800fcf4:	464a      	mov	r2, r9
 800fcf6:	4631      	mov	r1, r6
 800fcf8:	4628      	mov	r0, r5
 800fcfa:	47b8      	blx	r7
 800fcfc:	3001      	adds	r0, #1
 800fcfe:	f43f ae56 	beq.w	800f9ae <_printf_float+0xb6>
 800fd02:	f108 0801 	add.w	r8, r8, #1
 800fd06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800fd08:	3b01      	subs	r3, #1
 800fd0a:	4543      	cmp	r3, r8
 800fd0c:	dcf1      	bgt.n	800fcf2 <_printf_float+0x3fa>
 800fd0e:	4653      	mov	r3, sl
 800fd10:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800fd14:	e6e0      	b.n	800fad8 <_printf_float+0x1e0>
 800fd16:	f04f 0800 	mov.w	r8, #0
 800fd1a:	f104 091a 	add.w	r9, r4, #26
 800fd1e:	e7f2      	b.n	800fd06 <_printf_float+0x40e>
 800fd20:	2301      	movs	r3, #1
 800fd22:	4642      	mov	r2, r8
 800fd24:	e7df      	b.n	800fce6 <_printf_float+0x3ee>
 800fd26:	2301      	movs	r3, #1
 800fd28:	464a      	mov	r2, r9
 800fd2a:	4631      	mov	r1, r6
 800fd2c:	4628      	mov	r0, r5
 800fd2e:	47b8      	blx	r7
 800fd30:	3001      	adds	r0, #1
 800fd32:	f43f ae3c 	beq.w	800f9ae <_printf_float+0xb6>
 800fd36:	f108 0801 	add.w	r8, r8, #1
 800fd3a:	68e3      	ldr	r3, [r4, #12]
 800fd3c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800fd3e:	1a5b      	subs	r3, r3, r1
 800fd40:	4543      	cmp	r3, r8
 800fd42:	dcf0      	bgt.n	800fd26 <_printf_float+0x42e>
 800fd44:	e6fd      	b.n	800fb42 <_printf_float+0x24a>
 800fd46:	f04f 0800 	mov.w	r8, #0
 800fd4a:	f104 0919 	add.w	r9, r4, #25
 800fd4e:	e7f4      	b.n	800fd3a <_printf_float+0x442>

0800fd50 <_printf_common>:
 800fd50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800fd54:	4616      	mov	r6, r2
 800fd56:	4699      	mov	r9, r3
 800fd58:	688a      	ldr	r2, [r1, #8]
 800fd5a:	690b      	ldr	r3, [r1, #16]
 800fd5c:	4607      	mov	r7, r0
 800fd5e:	4293      	cmp	r3, r2
 800fd60:	bfb8      	it	lt
 800fd62:	4613      	movlt	r3, r2
 800fd64:	6033      	str	r3, [r6, #0]
 800fd66:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800fd6a:	460c      	mov	r4, r1
 800fd6c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800fd70:	b10a      	cbz	r2, 800fd76 <_printf_common+0x26>
 800fd72:	3301      	adds	r3, #1
 800fd74:	6033      	str	r3, [r6, #0]
 800fd76:	6823      	ldr	r3, [r4, #0]
 800fd78:	0699      	lsls	r1, r3, #26
 800fd7a:	bf42      	ittt	mi
 800fd7c:	6833      	ldrmi	r3, [r6, #0]
 800fd7e:	3302      	addmi	r3, #2
 800fd80:	6033      	strmi	r3, [r6, #0]
 800fd82:	6825      	ldr	r5, [r4, #0]
 800fd84:	f015 0506 	ands.w	r5, r5, #6
 800fd88:	d106      	bne.n	800fd98 <_printf_common+0x48>
 800fd8a:	f104 0a19 	add.w	sl, r4, #25
 800fd8e:	68e3      	ldr	r3, [r4, #12]
 800fd90:	6832      	ldr	r2, [r6, #0]
 800fd92:	1a9b      	subs	r3, r3, r2
 800fd94:	42ab      	cmp	r3, r5
 800fd96:	dc28      	bgt.n	800fdea <_printf_common+0x9a>
 800fd98:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800fd9c:	1e13      	subs	r3, r2, #0
 800fd9e:	6822      	ldr	r2, [r4, #0]
 800fda0:	bf18      	it	ne
 800fda2:	2301      	movne	r3, #1
 800fda4:	0692      	lsls	r2, r2, #26
 800fda6:	d42d      	bmi.n	800fe04 <_printf_common+0xb4>
 800fda8:	4649      	mov	r1, r9
 800fdaa:	4638      	mov	r0, r7
 800fdac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fdb0:	47c0      	blx	r8
 800fdb2:	3001      	adds	r0, #1
 800fdb4:	d020      	beq.n	800fdf8 <_printf_common+0xa8>
 800fdb6:	6823      	ldr	r3, [r4, #0]
 800fdb8:	68e5      	ldr	r5, [r4, #12]
 800fdba:	f003 0306 	and.w	r3, r3, #6
 800fdbe:	2b04      	cmp	r3, #4
 800fdc0:	bf18      	it	ne
 800fdc2:	2500      	movne	r5, #0
 800fdc4:	6832      	ldr	r2, [r6, #0]
 800fdc6:	f04f 0600 	mov.w	r6, #0
 800fdca:	68a3      	ldr	r3, [r4, #8]
 800fdcc:	bf08      	it	eq
 800fdce:	1aad      	subeq	r5, r5, r2
 800fdd0:	6922      	ldr	r2, [r4, #16]
 800fdd2:	bf08      	it	eq
 800fdd4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800fdd8:	4293      	cmp	r3, r2
 800fdda:	bfc4      	itt	gt
 800fddc:	1a9b      	subgt	r3, r3, r2
 800fdde:	18ed      	addgt	r5, r5, r3
 800fde0:	341a      	adds	r4, #26
 800fde2:	42b5      	cmp	r5, r6
 800fde4:	d11a      	bne.n	800fe1c <_printf_common+0xcc>
 800fde6:	2000      	movs	r0, #0
 800fde8:	e008      	b.n	800fdfc <_printf_common+0xac>
 800fdea:	2301      	movs	r3, #1
 800fdec:	4652      	mov	r2, sl
 800fdee:	4649      	mov	r1, r9
 800fdf0:	4638      	mov	r0, r7
 800fdf2:	47c0      	blx	r8
 800fdf4:	3001      	adds	r0, #1
 800fdf6:	d103      	bne.n	800fe00 <_printf_common+0xb0>
 800fdf8:	f04f 30ff 	mov.w	r0, #4294967295
 800fdfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fe00:	3501      	adds	r5, #1
 800fe02:	e7c4      	b.n	800fd8e <_printf_common+0x3e>
 800fe04:	2030      	movs	r0, #48	; 0x30
 800fe06:	18e1      	adds	r1, r4, r3
 800fe08:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800fe0c:	1c5a      	adds	r2, r3, #1
 800fe0e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800fe12:	4422      	add	r2, r4
 800fe14:	3302      	adds	r3, #2
 800fe16:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800fe1a:	e7c5      	b.n	800fda8 <_printf_common+0x58>
 800fe1c:	2301      	movs	r3, #1
 800fe1e:	4622      	mov	r2, r4
 800fe20:	4649      	mov	r1, r9
 800fe22:	4638      	mov	r0, r7
 800fe24:	47c0      	blx	r8
 800fe26:	3001      	adds	r0, #1
 800fe28:	d0e6      	beq.n	800fdf8 <_printf_common+0xa8>
 800fe2a:	3601      	adds	r6, #1
 800fe2c:	e7d9      	b.n	800fde2 <_printf_common+0x92>
	...

0800fe30 <_printf_i>:
 800fe30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fe34:	460c      	mov	r4, r1
 800fe36:	7e27      	ldrb	r7, [r4, #24]
 800fe38:	4691      	mov	r9, r2
 800fe3a:	2f78      	cmp	r7, #120	; 0x78
 800fe3c:	4680      	mov	r8, r0
 800fe3e:	469a      	mov	sl, r3
 800fe40:	990c      	ldr	r1, [sp, #48]	; 0x30
 800fe42:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fe46:	d807      	bhi.n	800fe58 <_printf_i+0x28>
 800fe48:	2f62      	cmp	r7, #98	; 0x62
 800fe4a:	d80a      	bhi.n	800fe62 <_printf_i+0x32>
 800fe4c:	2f00      	cmp	r7, #0
 800fe4e:	f000 80d9 	beq.w	8010004 <_printf_i+0x1d4>
 800fe52:	2f58      	cmp	r7, #88	; 0x58
 800fe54:	f000 80a4 	beq.w	800ffa0 <_printf_i+0x170>
 800fe58:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800fe5c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800fe60:	e03a      	b.n	800fed8 <_printf_i+0xa8>
 800fe62:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800fe66:	2b15      	cmp	r3, #21
 800fe68:	d8f6      	bhi.n	800fe58 <_printf_i+0x28>
 800fe6a:	a001      	add	r0, pc, #4	; (adr r0, 800fe70 <_printf_i+0x40>)
 800fe6c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800fe70:	0800fec9 	.word	0x0800fec9
 800fe74:	0800fedd 	.word	0x0800fedd
 800fe78:	0800fe59 	.word	0x0800fe59
 800fe7c:	0800fe59 	.word	0x0800fe59
 800fe80:	0800fe59 	.word	0x0800fe59
 800fe84:	0800fe59 	.word	0x0800fe59
 800fe88:	0800fedd 	.word	0x0800fedd
 800fe8c:	0800fe59 	.word	0x0800fe59
 800fe90:	0800fe59 	.word	0x0800fe59
 800fe94:	0800fe59 	.word	0x0800fe59
 800fe98:	0800fe59 	.word	0x0800fe59
 800fe9c:	0800ffeb 	.word	0x0800ffeb
 800fea0:	0800ff0d 	.word	0x0800ff0d
 800fea4:	0800ffcd 	.word	0x0800ffcd
 800fea8:	0800fe59 	.word	0x0800fe59
 800feac:	0800fe59 	.word	0x0800fe59
 800feb0:	0801000d 	.word	0x0801000d
 800feb4:	0800fe59 	.word	0x0800fe59
 800feb8:	0800ff0d 	.word	0x0800ff0d
 800febc:	0800fe59 	.word	0x0800fe59
 800fec0:	0800fe59 	.word	0x0800fe59
 800fec4:	0800ffd5 	.word	0x0800ffd5
 800fec8:	680b      	ldr	r3, [r1, #0]
 800feca:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800fece:	1d1a      	adds	r2, r3, #4
 800fed0:	681b      	ldr	r3, [r3, #0]
 800fed2:	600a      	str	r2, [r1, #0]
 800fed4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800fed8:	2301      	movs	r3, #1
 800feda:	e0a4      	b.n	8010026 <_printf_i+0x1f6>
 800fedc:	6825      	ldr	r5, [r4, #0]
 800fede:	6808      	ldr	r0, [r1, #0]
 800fee0:	062e      	lsls	r6, r5, #24
 800fee2:	f100 0304 	add.w	r3, r0, #4
 800fee6:	d50a      	bpl.n	800fefe <_printf_i+0xce>
 800fee8:	6805      	ldr	r5, [r0, #0]
 800feea:	600b      	str	r3, [r1, #0]
 800feec:	2d00      	cmp	r5, #0
 800feee:	da03      	bge.n	800fef8 <_printf_i+0xc8>
 800fef0:	232d      	movs	r3, #45	; 0x2d
 800fef2:	426d      	negs	r5, r5
 800fef4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800fef8:	230a      	movs	r3, #10
 800fefa:	485e      	ldr	r0, [pc, #376]	; (8010074 <_printf_i+0x244>)
 800fefc:	e019      	b.n	800ff32 <_printf_i+0x102>
 800fefe:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ff02:	6805      	ldr	r5, [r0, #0]
 800ff04:	600b      	str	r3, [r1, #0]
 800ff06:	bf18      	it	ne
 800ff08:	b22d      	sxthne	r5, r5
 800ff0a:	e7ef      	b.n	800feec <_printf_i+0xbc>
 800ff0c:	680b      	ldr	r3, [r1, #0]
 800ff0e:	6825      	ldr	r5, [r4, #0]
 800ff10:	1d18      	adds	r0, r3, #4
 800ff12:	6008      	str	r0, [r1, #0]
 800ff14:	0628      	lsls	r0, r5, #24
 800ff16:	d501      	bpl.n	800ff1c <_printf_i+0xec>
 800ff18:	681d      	ldr	r5, [r3, #0]
 800ff1a:	e002      	b.n	800ff22 <_printf_i+0xf2>
 800ff1c:	0669      	lsls	r1, r5, #25
 800ff1e:	d5fb      	bpl.n	800ff18 <_printf_i+0xe8>
 800ff20:	881d      	ldrh	r5, [r3, #0]
 800ff22:	2f6f      	cmp	r7, #111	; 0x6f
 800ff24:	bf0c      	ite	eq
 800ff26:	2308      	moveq	r3, #8
 800ff28:	230a      	movne	r3, #10
 800ff2a:	4852      	ldr	r0, [pc, #328]	; (8010074 <_printf_i+0x244>)
 800ff2c:	2100      	movs	r1, #0
 800ff2e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ff32:	6866      	ldr	r6, [r4, #4]
 800ff34:	2e00      	cmp	r6, #0
 800ff36:	bfa8      	it	ge
 800ff38:	6821      	ldrge	r1, [r4, #0]
 800ff3a:	60a6      	str	r6, [r4, #8]
 800ff3c:	bfa4      	itt	ge
 800ff3e:	f021 0104 	bicge.w	r1, r1, #4
 800ff42:	6021      	strge	r1, [r4, #0]
 800ff44:	b90d      	cbnz	r5, 800ff4a <_printf_i+0x11a>
 800ff46:	2e00      	cmp	r6, #0
 800ff48:	d04d      	beq.n	800ffe6 <_printf_i+0x1b6>
 800ff4a:	4616      	mov	r6, r2
 800ff4c:	fbb5 f1f3 	udiv	r1, r5, r3
 800ff50:	fb03 5711 	mls	r7, r3, r1, r5
 800ff54:	5dc7      	ldrb	r7, [r0, r7]
 800ff56:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ff5a:	462f      	mov	r7, r5
 800ff5c:	42bb      	cmp	r3, r7
 800ff5e:	460d      	mov	r5, r1
 800ff60:	d9f4      	bls.n	800ff4c <_printf_i+0x11c>
 800ff62:	2b08      	cmp	r3, #8
 800ff64:	d10b      	bne.n	800ff7e <_printf_i+0x14e>
 800ff66:	6823      	ldr	r3, [r4, #0]
 800ff68:	07df      	lsls	r7, r3, #31
 800ff6a:	d508      	bpl.n	800ff7e <_printf_i+0x14e>
 800ff6c:	6923      	ldr	r3, [r4, #16]
 800ff6e:	6861      	ldr	r1, [r4, #4]
 800ff70:	4299      	cmp	r1, r3
 800ff72:	bfde      	ittt	le
 800ff74:	2330      	movle	r3, #48	; 0x30
 800ff76:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ff7a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ff7e:	1b92      	subs	r2, r2, r6
 800ff80:	6122      	str	r2, [r4, #16]
 800ff82:	464b      	mov	r3, r9
 800ff84:	4621      	mov	r1, r4
 800ff86:	4640      	mov	r0, r8
 800ff88:	f8cd a000 	str.w	sl, [sp]
 800ff8c:	aa03      	add	r2, sp, #12
 800ff8e:	f7ff fedf 	bl	800fd50 <_printf_common>
 800ff92:	3001      	adds	r0, #1
 800ff94:	d14c      	bne.n	8010030 <_printf_i+0x200>
 800ff96:	f04f 30ff 	mov.w	r0, #4294967295
 800ff9a:	b004      	add	sp, #16
 800ff9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffa0:	4834      	ldr	r0, [pc, #208]	; (8010074 <_printf_i+0x244>)
 800ffa2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ffa6:	680e      	ldr	r6, [r1, #0]
 800ffa8:	6823      	ldr	r3, [r4, #0]
 800ffaa:	f856 5b04 	ldr.w	r5, [r6], #4
 800ffae:	061f      	lsls	r7, r3, #24
 800ffb0:	600e      	str	r6, [r1, #0]
 800ffb2:	d514      	bpl.n	800ffde <_printf_i+0x1ae>
 800ffb4:	07d9      	lsls	r1, r3, #31
 800ffb6:	bf44      	itt	mi
 800ffb8:	f043 0320 	orrmi.w	r3, r3, #32
 800ffbc:	6023      	strmi	r3, [r4, #0]
 800ffbe:	b91d      	cbnz	r5, 800ffc8 <_printf_i+0x198>
 800ffc0:	6823      	ldr	r3, [r4, #0]
 800ffc2:	f023 0320 	bic.w	r3, r3, #32
 800ffc6:	6023      	str	r3, [r4, #0]
 800ffc8:	2310      	movs	r3, #16
 800ffca:	e7af      	b.n	800ff2c <_printf_i+0xfc>
 800ffcc:	6823      	ldr	r3, [r4, #0]
 800ffce:	f043 0320 	orr.w	r3, r3, #32
 800ffd2:	6023      	str	r3, [r4, #0]
 800ffd4:	2378      	movs	r3, #120	; 0x78
 800ffd6:	4828      	ldr	r0, [pc, #160]	; (8010078 <_printf_i+0x248>)
 800ffd8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ffdc:	e7e3      	b.n	800ffa6 <_printf_i+0x176>
 800ffde:	065e      	lsls	r6, r3, #25
 800ffe0:	bf48      	it	mi
 800ffe2:	b2ad      	uxthmi	r5, r5
 800ffe4:	e7e6      	b.n	800ffb4 <_printf_i+0x184>
 800ffe6:	4616      	mov	r6, r2
 800ffe8:	e7bb      	b.n	800ff62 <_printf_i+0x132>
 800ffea:	680b      	ldr	r3, [r1, #0]
 800ffec:	6826      	ldr	r6, [r4, #0]
 800ffee:	1d1d      	adds	r5, r3, #4
 800fff0:	6960      	ldr	r0, [r4, #20]
 800fff2:	600d      	str	r5, [r1, #0]
 800fff4:	0635      	lsls	r5, r6, #24
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	d501      	bpl.n	800fffe <_printf_i+0x1ce>
 800fffa:	6018      	str	r0, [r3, #0]
 800fffc:	e002      	b.n	8010004 <_printf_i+0x1d4>
 800fffe:	0671      	lsls	r1, r6, #25
 8010000:	d5fb      	bpl.n	800fffa <_printf_i+0x1ca>
 8010002:	8018      	strh	r0, [r3, #0]
 8010004:	2300      	movs	r3, #0
 8010006:	4616      	mov	r6, r2
 8010008:	6123      	str	r3, [r4, #16]
 801000a:	e7ba      	b.n	800ff82 <_printf_i+0x152>
 801000c:	680b      	ldr	r3, [r1, #0]
 801000e:	1d1a      	adds	r2, r3, #4
 8010010:	600a      	str	r2, [r1, #0]
 8010012:	681e      	ldr	r6, [r3, #0]
 8010014:	2100      	movs	r1, #0
 8010016:	4630      	mov	r0, r6
 8010018:	6862      	ldr	r2, [r4, #4]
 801001a:	f001 fa13 	bl	8011444 <memchr>
 801001e:	b108      	cbz	r0, 8010024 <_printf_i+0x1f4>
 8010020:	1b80      	subs	r0, r0, r6
 8010022:	6060      	str	r0, [r4, #4]
 8010024:	6863      	ldr	r3, [r4, #4]
 8010026:	6123      	str	r3, [r4, #16]
 8010028:	2300      	movs	r3, #0
 801002a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801002e:	e7a8      	b.n	800ff82 <_printf_i+0x152>
 8010030:	4632      	mov	r2, r6
 8010032:	4649      	mov	r1, r9
 8010034:	4640      	mov	r0, r8
 8010036:	6923      	ldr	r3, [r4, #16]
 8010038:	47d0      	blx	sl
 801003a:	3001      	adds	r0, #1
 801003c:	d0ab      	beq.n	800ff96 <_printf_i+0x166>
 801003e:	6823      	ldr	r3, [r4, #0]
 8010040:	079b      	lsls	r3, r3, #30
 8010042:	d413      	bmi.n	801006c <_printf_i+0x23c>
 8010044:	68e0      	ldr	r0, [r4, #12]
 8010046:	9b03      	ldr	r3, [sp, #12]
 8010048:	4298      	cmp	r0, r3
 801004a:	bfb8      	it	lt
 801004c:	4618      	movlt	r0, r3
 801004e:	e7a4      	b.n	800ff9a <_printf_i+0x16a>
 8010050:	2301      	movs	r3, #1
 8010052:	4632      	mov	r2, r6
 8010054:	4649      	mov	r1, r9
 8010056:	4640      	mov	r0, r8
 8010058:	47d0      	blx	sl
 801005a:	3001      	adds	r0, #1
 801005c:	d09b      	beq.n	800ff96 <_printf_i+0x166>
 801005e:	3501      	adds	r5, #1
 8010060:	68e3      	ldr	r3, [r4, #12]
 8010062:	9903      	ldr	r1, [sp, #12]
 8010064:	1a5b      	subs	r3, r3, r1
 8010066:	42ab      	cmp	r3, r5
 8010068:	dcf2      	bgt.n	8010050 <_printf_i+0x220>
 801006a:	e7eb      	b.n	8010044 <_printf_i+0x214>
 801006c:	2500      	movs	r5, #0
 801006e:	f104 0619 	add.w	r6, r4, #25
 8010072:	e7f5      	b.n	8010060 <_printf_i+0x230>
 8010074:	08014d73 	.word	0x08014d73
 8010078:	08014d84 	.word	0x08014d84

0801007c <iprintf>:
 801007c:	b40f      	push	{r0, r1, r2, r3}
 801007e:	4b0a      	ldr	r3, [pc, #40]	; (80100a8 <iprintf+0x2c>)
 8010080:	b513      	push	{r0, r1, r4, lr}
 8010082:	681c      	ldr	r4, [r3, #0]
 8010084:	b124      	cbz	r4, 8010090 <iprintf+0x14>
 8010086:	69a3      	ldr	r3, [r4, #24]
 8010088:	b913      	cbnz	r3, 8010090 <iprintf+0x14>
 801008a:	4620      	mov	r0, r4
 801008c:	f001 f8c8 	bl	8011220 <__sinit>
 8010090:	ab05      	add	r3, sp, #20
 8010092:	4620      	mov	r0, r4
 8010094:	9a04      	ldr	r2, [sp, #16]
 8010096:	68a1      	ldr	r1, [r4, #8]
 8010098:	9301      	str	r3, [sp, #4]
 801009a:	f7ff fa5f 	bl	800f55c <_vfiprintf_r>
 801009e:	b002      	add	sp, #8
 80100a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80100a4:	b004      	add	sp, #16
 80100a6:	4770      	bx	lr
 80100a8:	20000064 	.word	0x20000064

080100ac <putchar>:
 80100ac:	b538      	push	{r3, r4, r5, lr}
 80100ae:	4b08      	ldr	r3, [pc, #32]	; (80100d0 <putchar+0x24>)
 80100b0:	4605      	mov	r5, r0
 80100b2:	681c      	ldr	r4, [r3, #0]
 80100b4:	b124      	cbz	r4, 80100c0 <putchar+0x14>
 80100b6:	69a3      	ldr	r3, [r4, #24]
 80100b8:	b913      	cbnz	r3, 80100c0 <putchar+0x14>
 80100ba:	4620      	mov	r0, r4
 80100bc:	f001 f8b0 	bl	8011220 <__sinit>
 80100c0:	4629      	mov	r1, r5
 80100c2:	4620      	mov	r0, r4
 80100c4:	68a2      	ldr	r2, [r4, #8]
 80100c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80100ca:	f001 bf9b 	b.w	8012004 <_putc_r>
 80100ce:	bf00      	nop
 80100d0:	20000064 	.word	0x20000064

080100d4 <sniprintf>:
 80100d4:	b40c      	push	{r2, r3}
 80100d6:	b530      	push	{r4, r5, lr}
 80100d8:	4b17      	ldr	r3, [pc, #92]	; (8010138 <sniprintf+0x64>)
 80100da:	1e0c      	subs	r4, r1, #0
 80100dc:	681d      	ldr	r5, [r3, #0]
 80100de:	b09d      	sub	sp, #116	; 0x74
 80100e0:	da08      	bge.n	80100f4 <sniprintf+0x20>
 80100e2:	238b      	movs	r3, #139	; 0x8b
 80100e4:	f04f 30ff 	mov.w	r0, #4294967295
 80100e8:	602b      	str	r3, [r5, #0]
 80100ea:	b01d      	add	sp, #116	; 0x74
 80100ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80100f0:	b002      	add	sp, #8
 80100f2:	4770      	bx	lr
 80100f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80100f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80100fc:	bf0c      	ite	eq
 80100fe:	4623      	moveq	r3, r4
 8010100:	f104 33ff 	addne.w	r3, r4, #4294967295
 8010104:	9304      	str	r3, [sp, #16]
 8010106:	9307      	str	r3, [sp, #28]
 8010108:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801010c:	9002      	str	r0, [sp, #8]
 801010e:	9006      	str	r0, [sp, #24]
 8010110:	f8ad 3016 	strh.w	r3, [sp, #22]
 8010114:	4628      	mov	r0, r5
 8010116:	ab21      	add	r3, sp, #132	; 0x84
 8010118:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801011a:	a902      	add	r1, sp, #8
 801011c:	9301      	str	r3, [sp, #4]
 801011e:	f001 fe71 	bl	8011e04 <_svfiprintf_r>
 8010122:	1c43      	adds	r3, r0, #1
 8010124:	bfbc      	itt	lt
 8010126:	238b      	movlt	r3, #139	; 0x8b
 8010128:	602b      	strlt	r3, [r5, #0]
 801012a:	2c00      	cmp	r4, #0
 801012c:	d0dd      	beq.n	80100ea <sniprintf+0x16>
 801012e:	2200      	movs	r2, #0
 8010130:	9b02      	ldr	r3, [sp, #8]
 8010132:	701a      	strb	r2, [r3, #0]
 8010134:	e7d9      	b.n	80100ea <sniprintf+0x16>
 8010136:	bf00      	nop
 8010138:	20000064 	.word	0x20000064

0801013c <strcpy>:
 801013c:	4603      	mov	r3, r0
 801013e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010142:	f803 2b01 	strb.w	r2, [r3], #1
 8010146:	2a00      	cmp	r2, #0
 8010148:	d1f9      	bne.n	801013e <strcpy+0x2>
 801014a:	4770      	bx	lr

0801014c <strnlen>:
 801014c:	4602      	mov	r2, r0
 801014e:	b510      	push	{r4, lr}
 8010150:	4401      	add	r1, r0
 8010152:	428a      	cmp	r2, r1
 8010154:	4613      	mov	r3, r2
 8010156:	d101      	bne.n	801015c <strnlen+0x10>
 8010158:	1a18      	subs	r0, r3, r0
 801015a:	bd10      	pop	{r4, pc}
 801015c:	781c      	ldrb	r4, [r3, #0]
 801015e:	3201      	adds	r2, #1
 8010160:	2c00      	cmp	r4, #0
 8010162:	d1f6      	bne.n	8010152 <strnlen+0x6>
 8010164:	e7f8      	b.n	8010158 <strnlen+0xc>
	...

08010168 <__swbuf_r>:
 8010168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801016a:	460e      	mov	r6, r1
 801016c:	4614      	mov	r4, r2
 801016e:	4605      	mov	r5, r0
 8010170:	b118      	cbz	r0, 801017a <__swbuf_r+0x12>
 8010172:	6983      	ldr	r3, [r0, #24]
 8010174:	b90b      	cbnz	r3, 801017a <__swbuf_r+0x12>
 8010176:	f001 f853 	bl	8011220 <__sinit>
 801017a:	4b21      	ldr	r3, [pc, #132]	; (8010200 <__swbuf_r+0x98>)
 801017c:	429c      	cmp	r4, r3
 801017e:	d12b      	bne.n	80101d8 <__swbuf_r+0x70>
 8010180:	686c      	ldr	r4, [r5, #4]
 8010182:	69a3      	ldr	r3, [r4, #24]
 8010184:	60a3      	str	r3, [r4, #8]
 8010186:	89a3      	ldrh	r3, [r4, #12]
 8010188:	071a      	lsls	r2, r3, #28
 801018a:	d52f      	bpl.n	80101ec <__swbuf_r+0x84>
 801018c:	6923      	ldr	r3, [r4, #16]
 801018e:	b36b      	cbz	r3, 80101ec <__swbuf_r+0x84>
 8010190:	6923      	ldr	r3, [r4, #16]
 8010192:	6820      	ldr	r0, [r4, #0]
 8010194:	b2f6      	uxtb	r6, r6
 8010196:	1ac0      	subs	r0, r0, r3
 8010198:	6963      	ldr	r3, [r4, #20]
 801019a:	4637      	mov	r7, r6
 801019c:	4283      	cmp	r3, r0
 801019e:	dc04      	bgt.n	80101aa <__swbuf_r+0x42>
 80101a0:	4621      	mov	r1, r4
 80101a2:	4628      	mov	r0, r5
 80101a4:	f000 ffa8 	bl	80110f8 <_fflush_r>
 80101a8:	bb30      	cbnz	r0, 80101f8 <__swbuf_r+0x90>
 80101aa:	68a3      	ldr	r3, [r4, #8]
 80101ac:	3001      	adds	r0, #1
 80101ae:	3b01      	subs	r3, #1
 80101b0:	60a3      	str	r3, [r4, #8]
 80101b2:	6823      	ldr	r3, [r4, #0]
 80101b4:	1c5a      	adds	r2, r3, #1
 80101b6:	6022      	str	r2, [r4, #0]
 80101b8:	701e      	strb	r6, [r3, #0]
 80101ba:	6963      	ldr	r3, [r4, #20]
 80101bc:	4283      	cmp	r3, r0
 80101be:	d004      	beq.n	80101ca <__swbuf_r+0x62>
 80101c0:	89a3      	ldrh	r3, [r4, #12]
 80101c2:	07db      	lsls	r3, r3, #31
 80101c4:	d506      	bpl.n	80101d4 <__swbuf_r+0x6c>
 80101c6:	2e0a      	cmp	r6, #10
 80101c8:	d104      	bne.n	80101d4 <__swbuf_r+0x6c>
 80101ca:	4621      	mov	r1, r4
 80101cc:	4628      	mov	r0, r5
 80101ce:	f000 ff93 	bl	80110f8 <_fflush_r>
 80101d2:	b988      	cbnz	r0, 80101f8 <__swbuf_r+0x90>
 80101d4:	4638      	mov	r0, r7
 80101d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80101d8:	4b0a      	ldr	r3, [pc, #40]	; (8010204 <__swbuf_r+0x9c>)
 80101da:	429c      	cmp	r4, r3
 80101dc:	d101      	bne.n	80101e2 <__swbuf_r+0x7a>
 80101de:	68ac      	ldr	r4, [r5, #8]
 80101e0:	e7cf      	b.n	8010182 <__swbuf_r+0x1a>
 80101e2:	4b09      	ldr	r3, [pc, #36]	; (8010208 <__swbuf_r+0xa0>)
 80101e4:	429c      	cmp	r4, r3
 80101e6:	bf08      	it	eq
 80101e8:	68ec      	ldreq	r4, [r5, #12]
 80101ea:	e7ca      	b.n	8010182 <__swbuf_r+0x1a>
 80101ec:	4621      	mov	r1, r4
 80101ee:	4628      	mov	r0, r5
 80101f0:	f000 f80c 	bl	801020c <__swsetup_r>
 80101f4:	2800      	cmp	r0, #0
 80101f6:	d0cb      	beq.n	8010190 <__swbuf_r+0x28>
 80101f8:	f04f 37ff 	mov.w	r7, #4294967295
 80101fc:	e7ea      	b.n	80101d4 <__swbuf_r+0x6c>
 80101fe:	bf00      	nop
 8010200:	08014e4c 	.word	0x08014e4c
 8010204:	08014e6c 	.word	0x08014e6c
 8010208:	08014e2c 	.word	0x08014e2c

0801020c <__swsetup_r>:
 801020c:	4b32      	ldr	r3, [pc, #200]	; (80102d8 <__swsetup_r+0xcc>)
 801020e:	b570      	push	{r4, r5, r6, lr}
 8010210:	681d      	ldr	r5, [r3, #0]
 8010212:	4606      	mov	r6, r0
 8010214:	460c      	mov	r4, r1
 8010216:	b125      	cbz	r5, 8010222 <__swsetup_r+0x16>
 8010218:	69ab      	ldr	r3, [r5, #24]
 801021a:	b913      	cbnz	r3, 8010222 <__swsetup_r+0x16>
 801021c:	4628      	mov	r0, r5
 801021e:	f000 ffff 	bl	8011220 <__sinit>
 8010222:	4b2e      	ldr	r3, [pc, #184]	; (80102dc <__swsetup_r+0xd0>)
 8010224:	429c      	cmp	r4, r3
 8010226:	d10f      	bne.n	8010248 <__swsetup_r+0x3c>
 8010228:	686c      	ldr	r4, [r5, #4]
 801022a:	89a3      	ldrh	r3, [r4, #12]
 801022c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8010230:	0719      	lsls	r1, r3, #28
 8010232:	d42c      	bmi.n	801028e <__swsetup_r+0x82>
 8010234:	06dd      	lsls	r5, r3, #27
 8010236:	d411      	bmi.n	801025c <__swsetup_r+0x50>
 8010238:	2309      	movs	r3, #9
 801023a:	6033      	str	r3, [r6, #0]
 801023c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8010240:	f04f 30ff 	mov.w	r0, #4294967295
 8010244:	81a3      	strh	r3, [r4, #12]
 8010246:	e03e      	b.n	80102c6 <__swsetup_r+0xba>
 8010248:	4b25      	ldr	r3, [pc, #148]	; (80102e0 <__swsetup_r+0xd4>)
 801024a:	429c      	cmp	r4, r3
 801024c:	d101      	bne.n	8010252 <__swsetup_r+0x46>
 801024e:	68ac      	ldr	r4, [r5, #8]
 8010250:	e7eb      	b.n	801022a <__swsetup_r+0x1e>
 8010252:	4b24      	ldr	r3, [pc, #144]	; (80102e4 <__swsetup_r+0xd8>)
 8010254:	429c      	cmp	r4, r3
 8010256:	bf08      	it	eq
 8010258:	68ec      	ldreq	r4, [r5, #12]
 801025a:	e7e6      	b.n	801022a <__swsetup_r+0x1e>
 801025c:	0758      	lsls	r0, r3, #29
 801025e:	d512      	bpl.n	8010286 <__swsetup_r+0x7a>
 8010260:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8010262:	b141      	cbz	r1, 8010276 <__swsetup_r+0x6a>
 8010264:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010268:	4299      	cmp	r1, r3
 801026a:	d002      	beq.n	8010272 <__swsetup_r+0x66>
 801026c:	4630      	mov	r0, r6
 801026e:	f001 fca1 	bl	8011bb4 <_free_r>
 8010272:	2300      	movs	r3, #0
 8010274:	6363      	str	r3, [r4, #52]	; 0x34
 8010276:	89a3      	ldrh	r3, [r4, #12]
 8010278:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801027c:	81a3      	strh	r3, [r4, #12]
 801027e:	2300      	movs	r3, #0
 8010280:	6063      	str	r3, [r4, #4]
 8010282:	6923      	ldr	r3, [r4, #16]
 8010284:	6023      	str	r3, [r4, #0]
 8010286:	89a3      	ldrh	r3, [r4, #12]
 8010288:	f043 0308 	orr.w	r3, r3, #8
 801028c:	81a3      	strh	r3, [r4, #12]
 801028e:	6923      	ldr	r3, [r4, #16]
 8010290:	b94b      	cbnz	r3, 80102a6 <__swsetup_r+0x9a>
 8010292:	89a3      	ldrh	r3, [r4, #12]
 8010294:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8010298:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801029c:	d003      	beq.n	80102a6 <__swsetup_r+0x9a>
 801029e:	4621      	mov	r1, r4
 80102a0:	4630      	mov	r0, r6
 80102a2:	f001 f887 	bl	80113b4 <__smakebuf_r>
 80102a6:	89a0      	ldrh	r0, [r4, #12]
 80102a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80102ac:	f010 0301 	ands.w	r3, r0, #1
 80102b0:	d00a      	beq.n	80102c8 <__swsetup_r+0xbc>
 80102b2:	2300      	movs	r3, #0
 80102b4:	60a3      	str	r3, [r4, #8]
 80102b6:	6963      	ldr	r3, [r4, #20]
 80102b8:	425b      	negs	r3, r3
 80102ba:	61a3      	str	r3, [r4, #24]
 80102bc:	6923      	ldr	r3, [r4, #16]
 80102be:	b943      	cbnz	r3, 80102d2 <__swsetup_r+0xc6>
 80102c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80102c4:	d1ba      	bne.n	801023c <__swsetup_r+0x30>
 80102c6:	bd70      	pop	{r4, r5, r6, pc}
 80102c8:	0781      	lsls	r1, r0, #30
 80102ca:	bf58      	it	pl
 80102cc:	6963      	ldrpl	r3, [r4, #20]
 80102ce:	60a3      	str	r3, [r4, #8]
 80102d0:	e7f4      	b.n	80102bc <__swsetup_r+0xb0>
 80102d2:	2000      	movs	r0, #0
 80102d4:	e7f7      	b.n	80102c6 <__swsetup_r+0xba>
 80102d6:	bf00      	nop
 80102d8:	20000064 	.word	0x20000064
 80102dc:	08014e4c 	.word	0x08014e4c
 80102e0:	08014e6c 	.word	0x08014e6c
 80102e4:	08014e2c 	.word	0x08014e2c

080102e8 <abort>:
 80102e8:	2006      	movs	r0, #6
 80102ea:	b508      	push	{r3, lr}
 80102ec:	f001 ff0a 	bl	8012104 <raise>
 80102f0:	2001      	movs	r0, #1
 80102f2:	f7f5 fb6c 	bl	80059ce <_exit>

080102f6 <quorem>:
 80102f6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80102fa:	6903      	ldr	r3, [r0, #16]
 80102fc:	690c      	ldr	r4, [r1, #16]
 80102fe:	4607      	mov	r7, r0
 8010300:	42a3      	cmp	r3, r4
 8010302:	f2c0 8083 	blt.w	801040c <quorem+0x116>
 8010306:	3c01      	subs	r4, #1
 8010308:	f100 0514 	add.w	r5, r0, #20
 801030c:	f101 0814 	add.w	r8, r1, #20
 8010310:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010314:	9301      	str	r3, [sp, #4]
 8010316:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801031a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801031e:	3301      	adds	r3, #1
 8010320:	429a      	cmp	r2, r3
 8010322:	fbb2 f6f3 	udiv	r6, r2, r3
 8010326:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 801032a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801032e:	d332      	bcc.n	8010396 <quorem+0xa0>
 8010330:	f04f 0e00 	mov.w	lr, #0
 8010334:	4640      	mov	r0, r8
 8010336:	46ac      	mov	ip, r5
 8010338:	46f2      	mov	sl, lr
 801033a:	f850 2b04 	ldr.w	r2, [r0], #4
 801033e:	b293      	uxth	r3, r2
 8010340:	fb06 e303 	mla	r3, r6, r3, lr
 8010344:	0c12      	lsrs	r2, r2, #16
 8010346:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 801034a:	fb06 e202 	mla	r2, r6, r2, lr
 801034e:	b29b      	uxth	r3, r3
 8010350:	ebaa 0303 	sub.w	r3, sl, r3
 8010354:	f8dc a000 	ldr.w	sl, [ip]
 8010358:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 801035c:	fa1f fa8a 	uxth.w	sl, sl
 8010360:	4453      	add	r3, sl
 8010362:	fa1f fa82 	uxth.w	sl, r2
 8010366:	f8dc 2000 	ldr.w	r2, [ip]
 801036a:	4581      	cmp	r9, r0
 801036c:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8010370:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8010374:	b29b      	uxth	r3, r3
 8010376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801037a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 801037e:	f84c 3b04 	str.w	r3, [ip], #4
 8010382:	d2da      	bcs.n	801033a <quorem+0x44>
 8010384:	f855 300b 	ldr.w	r3, [r5, fp]
 8010388:	b92b      	cbnz	r3, 8010396 <quorem+0xa0>
 801038a:	9b01      	ldr	r3, [sp, #4]
 801038c:	3b04      	subs	r3, #4
 801038e:	429d      	cmp	r5, r3
 8010390:	461a      	mov	r2, r3
 8010392:	d32f      	bcc.n	80103f4 <quorem+0xfe>
 8010394:	613c      	str	r4, [r7, #16]
 8010396:	4638      	mov	r0, r7
 8010398:	f001 faf6 	bl	8011988 <__mcmp>
 801039c:	2800      	cmp	r0, #0
 801039e:	db25      	blt.n	80103ec <quorem+0xf6>
 80103a0:	4628      	mov	r0, r5
 80103a2:	f04f 0c00 	mov.w	ip, #0
 80103a6:	3601      	adds	r6, #1
 80103a8:	f858 1b04 	ldr.w	r1, [r8], #4
 80103ac:	f8d0 e000 	ldr.w	lr, [r0]
 80103b0:	b28b      	uxth	r3, r1
 80103b2:	ebac 0303 	sub.w	r3, ip, r3
 80103b6:	fa1f f28e 	uxth.w	r2, lr
 80103ba:	4413      	add	r3, r2
 80103bc:	0c0a      	lsrs	r2, r1, #16
 80103be:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80103c2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80103c6:	b29b      	uxth	r3, r3
 80103c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80103cc:	45c1      	cmp	r9, r8
 80103ce:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80103d2:	f840 3b04 	str.w	r3, [r0], #4
 80103d6:	d2e7      	bcs.n	80103a8 <quorem+0xb2>
 80103d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80103dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80103e0:	b922      	cbnz	r2, 80103ec <quorem+0xf6>
 80103e2:	3b04      	subs	r3, #4
 80103e4:	429d      	cmp	r5, r3
 80103e6:	461a      	mov	r2, r3
 80103e8:	d30a      	bcc.n	8010400 <quorem+0x10a>
 80103ea:	613c      	str	r4, [r7, #16]
 80103ec:	4630      	mov	r0, r6
 80103ee:	b003      	add	sp, #12
 80103f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80103f4:	6812      	ldr	r2, [r2, #0]
 80103f6:	3b04      	subs	r3, #4
 80103f8:	2a00      	cmp	r2, #0
 80103fa:	d1cb      	bne.n	8010394 <quorem+0x9e>
 80103fc:	3c01      	subs	r4, #1
 80103fe:	e7c6      	b.n	801038e <quorem+0x98>
 8010400:	6812      	ldr	r2, [r2, #0]
 8010402:	3b04      	subs	r3, #4
 8010404:	2a00      	cmp	r2, #0
 8010406:	d1f0      	bne.n	80103ea <quorem+0xf4>
 8010408:	3c01      	subs	r4, #1
 801040a:	e7eb      	b.n	80103e4 <quorem+0xee>
 801040c:	2000      	movs	r0, #0
 801040e:	e7ee      	b.n	80103ee <quorem+0xf8>

08010410 <_dtoa_r>:
 8010410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010414:	4616      	mov	r6, r2
 8010416:	461f      	mov	r7, r3
 8010418:	6a44      	ldr	r4, [r0, #36]	; 0x24
 801041a:	b099      	sub	sp, #100	; 0x64
 801041c:	4605      	mov	r5, r0
 801041e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010422:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8010426:	b974      	cbnz	r4, 8010446 <_dtoa_r+0x36>
 8010428:	2010      	movs	r0, #16
 801042a:	f001 f803 	bl	8011434 <malloc>
 801042e:	4602      	mov	r2, r0
 8010430:	6268      	str	r0, [r5, #36]	; 0x24
 8010432:	b920      	cbnz	r0, 801043e <_dtoa_r+0x2e>
 8010434:	21ea      	movs	r1, #234	; 0xea
 8010436:	4bae      	ldr	r3, [pc, #696]	; (80106f0 <_dtoa_r+0x2e0>)
 8010438:	48ae      	ldr	r0, [pc, #696]	; (80106f4 <_dtoa_r+0x2e4>)
 801043a:	f7fe fff7 	bl	800f42c <__assert_func>
 801043e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010442:	6004      	str	r4, [r0, #0]
 8010444:	60c4      	str	r4, [r0, #12]
 8010446:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010448:	6819      	ldr	r1, [r3, #0]
 801044a:	b151      	cbz	r1, 8010462 <_dtoa_r+0x52>
 801044c:	685a      	ldr	r2, [r3, #4]
 801044e:	2301      	movs	r3, #1
 8010450:	4093      	lsls	r3, r2
 8010452:	604a      	str	r2, [r1, #4]
 8010454:	608b      	str	r3, [r1, #8]
 8010456:	4628      	mov	r0, r5
 8010458:	f001 f85c 	bl	8011514 <_Bfree>
 801045c:	2200      	movs	r2, #0
 801045e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010460:	601a      	str	r2, [r3, #0]
 8010462:	1e3b      	subs	r3, r7, #0
 8010464:	bfaf      	iteee	ge
 8010466:	2300      	movge	r3, #0
 8010468:	2201      	movlt	r2, #1
 801046a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 801046e:	9305      	strlt	r3, [sp, #20]
 8010470:	bfa8      	it	ge
 8010472:	f8c8 3000 	strge.w	r3, [r8]
 8010476:	f8dd 9014 	ldr.w	r9, [sp, #20]
 801047a:	4b9f      	ldr	r3, [pc, #636]	; (80106f8 <_dtoa_r+0x2e8>)
 801047c:	bfb8      	it	lt
 801047e:	f8c8 2000 	strlt.w	r2, [r8]
 8010482:	ea33 0309 	bics.w	r3, r3, r9
 8010486:	d119      	bne.n	80104bc <_dtoa_r+0xac>
 8010488:	f242 730f 	movw	r3, #9999	; 0x270f
 801048c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 801048e:	6013      	str	r3, [r2, #0]
 8010490:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010494:	4333      	orrs	r3, r6
 8010496:	f000 8580 	beq.w	8010f9a <_dtoa_r+0xb8a>
 801049a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 801049c:	b953      	cbnz	r3, 80104b4 <_dtoa_r+0xa4>
 801049e:	4b97      	ldr	r3, [pc, #604]	; (80106fc <_dtoa_r+0x2ec>)
 80104a0:	e022      	b.n	80104e8 <_dtoa_r+0xd8>
 80104a2:	4b97      	ldr	r3, [pc, #604]	; (8010700 <_dtoa_r+0x2f0>)
 80104a4:	9308      	str	r3, [sp, #32]
 80104a6:	3308      	adds	r3, #8
 80104a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80104aa:	6013      	str	r3, [r2, #0]
 80104ac:	9808      	ldr	r0, [sp, #32]
 80104ae:	b019      	add	sp, #100	; 0x64
 80104b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80104b4:	4b91      	ldr	r3, [pc, #580]	; (80106fc <_dtoa_r+0x2ec>)
 80104b6:	9308      	str	r3, [sp, #32]
 80104b8:	3303      	adds	r3, #3
 80104ba:	e7f5      	b.n	80104a8 <_dtoa_r+0x98>
 80104bc:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80104c0:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80104c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80104c8:	2200      	movs	r2, #0
 80104ca:	2300      	movs	r3, #0
 80104cc:	f7f0 fae6 	bl	8000a9c <__aeabi_dcmpeq>
 80104d0:	4680      	mov	r8, r0
 80104d2:	b158      	cbz	r0, 80104ec <_dtoa_r+0xdc>
 80104d4:	2301      	movs	r3, #1
 80104d6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80104d8:	6013      	str	r3, [r2, #0]
 80104da:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80104dc:	2b00      	cmp	r3, #0
 80104de:	f000 8559 	beq.w	8010f94 <_dtoa_r+0xb84>
 80104e2:	4888      	ldr	r0, [pc, #544]	; (8010704 <_dtoa_r+0x2f4>)
 80104e4:	6018      	str	r0, [r3, #0]
 80104e6:	1e43      	subs	r3, r0, #1
 80104e8:	9308      	str	r3, [sp, #32]
 80104ea:	e7df      	b.n	80104ac <_dtoa_r+0x9c>
 80104ec:	ab16      	add	r3, sp, #88	; 0x58
 80104ee:	9301      	str	r3, [sp, #4]
 80104f0:	ab17      	add	r3, sp, #92	; 0x5c
 80104f2:	9300      	str	r3, [sp, #0]
 80104f4:	4628      	mov	r0, r5
 80104f6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80104fa:	f001 faf1 	bl	8011ae0 <__d2b>
 80104fe:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010502:	4682      	mov	sl, r0
 8010504:	2c00      	cmp	r4, #0
 8010506:	d07e      	beq.n	8010606 <_dtoa_r+0x1f6>
 8010508:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801050c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801050e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8010512:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010516:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 801051a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 801051e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8010522:	2200      	movs	r2, #0
 8010524:	4b78      	ldr	r3, [pc, #480]	; (8010708 <_dtoa_r+0x2f8>)
 8010526:	f7ef fe99 	bl	800025c <__aeabi_dsub>
 801052a:	a36b      	add	r3, pc, #428	; (adr r3, 80106d8 <_dtoa_r+0x2c8>)
 801052c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010530:	f7f0 f84c 	bl	80005cc <__aeabi_dmul>
 8010534:	a36a      	add	r3, pc, #424	; (adr r3, 80106e0 <_dtoa_r+0x2d0>)
 8010536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801053a:	f7ef fe91 	bl	8000260 <__adddf3>
 801053e:	4606      	mov	r6, r0
 8010540:	4620      	mov	r0, r4
 8010542:	460f      	mov	r7, r1
 8010544:	f7ef ffd8 	bl	80004f8 <__aeabi_i2d>
 8010548:	a367      	add	r3, pc, #412	; (adr r3, 80106e8 <_dtoa_r+0x2d8>)
 801054a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801054e:	f7f0 f83d 	bl	80005cc <__aeabi_dmul>
 8010552:	4602      	mov	r2, r0
 8010554:	460b      	mov	r3, r1
 8010556:	4630      	mov	r0, r6
 8010558:	4639      	mov	r1, r7
 801055a:	f7ef fe81 	bl	8000260 <__adddf3>
 801055e:	4606      	mov	r6, r0
 8010560:	460f      	mov	r7, r1
 8010562:	f7f0 fae3 	bl	8000b2c <__aeabi_d2iz>
 8010566:	2200      	movs	r2, #0
 8010568:	4681      	mov	r9, r0
 801056a:	2300      	movs	r3, #0
 801056c:	4630      	mov	r0, r6
 801056e:	4639      	mov	r1, r7
 8010570:	f7f0 fa9e 	bl	8000ab0 <__aeabi_dcmplt>
 8010574:	b148      	cbz	r0, 801058a <_dtoa_r+0x17a>
 8010576:	4648      	mov	r0, r9
 8010578:	f7ef ffbe 	bl	80004f8 <__aeabi_i2d>
 801057c:	4632      	mov	r2, r6
 801057e:	463b      	mov	r3, r7
 8010580:	f7f0 fa8c 	bl	8000a9c <__aeabi_dcmpeq>
 8010584:	b908      	cbnz	r0, 801058a <_dtoa_r+0x17a>
 8010586:	f109 39ff 	add.w	r9, r9, #4294967295
 801058a:	f1b9 0f16 	cmp.w	r9, #22
 801058e:	d857      	bhi.n	8010640 <_dtoa_r+0x230>
 8010590:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010594:	4b5d      	ldr	r3, [pc, #372]	; (801070c <_dtoa_r+0x2fc>)
 8010596:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801059a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801059e:	f7f0 fa87 	bl	8000ab0 <__aeabi_dcmplt>
 80105a2:	2800      	cmp	r0, #0
 80105a4:	d04e      	beq.n	8010644 <_dtoa_r+0x234>
 80105a6:	2300      	movs	r3, #0
 80105a8:	f109 39ff 	add.w	r9, r9, #4294967295
 80105ac:	930f      	str	r3, [sp, #60]	; 0x3c
 80105ae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80105b0:	1b1c      	subs	r4, r3, r4
 80105b2:	1e63      	subs	r3, r4, #1
 80105b4:	9309      	str	r3, [sp, #36]	; 0x24
 80105b6:	bf49      	itett	mi
 80105b8:	f1c4 0301 	rsbmi	r3, r4, #1
 80105bc:	2300      	movpl	r3, #0
 80105be:	9306      	strmi	r3, [sp, #24]
 80105c0:	2300      	movmi	r3, #0
 80105c2:	bf54      	ite	pl
 80105c4:	9306      	strpl	r3, [sp, #24]
 80105c6:	9309      	strmi	r3, [sp, #36]	; 0x24
 80105c8:	f1b9 0f00 	cmp.w	r9, #0
 80105cc:	db3c      	blt.n	8010648 <_dtoa_r+0x238>
 80105ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105d0:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80105d4:	444b      	add	r3, r9
 80105d6:	9309      	str	r3, [sp, #36]	; 0x24
 80105d8:	2300      	movs	r3, #0
 80105da:	930a      	str	r3, [sp, #40]	; 0x28
 80105dc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105de:	2b09      	cmp	r3, #9
 80105e0:	d86c      	bhi.n	80106bc <_dtoa_r+0x2ac>
 80105e2:	2b05      	cmp	r3, #5
 80105e4:	bfc4      	itt	gt
 80105e6:	3b04      	subgt	r3, #4
 80105e8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80105ea:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80105ec:	bfc8      	it	gt
 80105ee:	2400      	movgt	r4, #0
 80105f0:	f1a3 0302 	sub.w	r3, r3, #2
 80105f4:	bfd8      	it	le
 80105f6:	2401      	movle	r4, #1
 80105f8:	2b03      	cmp	r3, #3
 80105fa:	f200 808b 	bhi.w	8010714 <_dtoa_r+0x304>
 80105fe:	e8df f003 	tbb	[pc, r3]
 8010602:	4f2d      	.short	0x4f2d
 8010604:	5b4d      	.short	0x5b4d
 8010606:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 801060a:	441c      	add	r4, r3
 801060c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8010610:	2b20      	cmp	r3, #32
 8010612:	bfc3      	ittte	gt
 8010614:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8010618:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 801061c:	fa09 f303 	lslgt.w	r3, r9, r3
 8010620:	f1c3 0320 	rsble	r3, r3, #32
 8010624:	bfc6      	itte	gt
 8010626:	fa26 f000 	lsrgt.w	r0, r6, r0
 801062a:	4318      	orrgt	r0, r3
 801062c:	fa06 f003 	lslle.w	r0, r6, r3
 8010630:	f7ef ff52 	bl	80004d8 <__aeabi_ui2d>
 8010634:	2301      	movs	r3, #1
 8010636:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 801063a:	3c01      	subs	r4, #1
 801063c:	9313      	str	r3, [sp, #76]	; 0x4c
 801063e:	e770      	b.n	8010522 <_dtoa_r+0x112>
 8010640:	2301      	movs	r3, #1
 8010642:	e7b3      	b.n	80105ac <_dtoa_r+0x19c>
 8010644:	900f      	str	r0, [sp, #60]	; 0x3c
 8010646:	e7b2      	b.n	80105ae <_dtoa_r+0x19e>
 8010648:	9b06      	ldr	r3, [sp, #24]
 801064a:	eba3 0309 	sub.w	r3, r3, r9
 801064e:	9306      	str	r3, [sp, #24]
 8010650:	f1c9 0300 	rsb	r3, r9, #0
 8010654:	930a      	str	r3, [sp, #40]	; 0x28
 8010656:	2300      	movs	r3, #0
 8010658:	930e      	str	r3, [sp, #56]	; 0x38
 801065a:	e7bf      	b.n	80105dc <_dtoa_r+0x1cc>
 801065c:	2300      	movs	r3, #0
 801065e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010660:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010662:	2b00      	cmp	r3, #0
 8010664:	dc59      	bgt.n	801071a <_dtoa_r+0x30a>
 8010666:	f04f 0b01 	mov.w	fp, #1
 801066a:	465b      	mov	r3, fp
 801066c:	f8cd b008 	str.w	fp, [sp, #8]
 8010670:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8010674:	2200      	movs	r2, #0
 8010676:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8010678:	6042      	str	r2, [r0, #4]
 801067a:	2204      	movs	r2, #4
 801067c:	f102 0614 	add.w	r6, r2, #20
 8010680:	429e      	cmp	r6, r3
 8010682:	6841      	ldr	r1, [r0, #4]
 8010684:	d94f      	bls.n	8010726 <_dtoa_r+0x316>
 8010686:	4628      	mov	r0, r5
 8010688:	f000 ff04 	bl	8011494 <_Balloc>
 801068c:	9008      	str	r0, [sp, #32]
 801068e:	2800      	cmp	r0, #0
 8010690:	d14d      	bne.n	801072e <_dtoa_r+0x31e>
 8010692:	4602      	mov	r2, r0
 8010694:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8010698:	4b1d      	ldr	r3, [pc, #116]	; (8010710 <_dtoa_r+0x300>)
 801069a:	e6cd      	b.n	8010438 <_dtoa_r+0x28>
 801069c:	2301      	movs	r3, #1
 801069e:	e7de      	b.n	801065e <_dtoa_r+0x24e>
 80106a0:	2300      	movs	r3, #0
 80106a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80106a4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80106a6:	eb09 0b03 	add.w	fp, r9, r3
 80106aa:	f10b 0301 	add.w	r3, fp, #1
 80106ae:	2b01      	cmp	r3, #1
 80106b0:	9302      	str	r3, [sp, #8]
 80106b2:	bfb8      	it	lt
 80106b4:	2301      	movlt	r3, #1
 80106b6:	e7dd      	b.n	8010674 <_dtoa_r+0x264>
 80106b8:	2301      	movs	r3, #1
 80106ba:	e7f2      	b.n	80106a2 <_dtoa_r+0x292>
 80106bc:	2401      	movs	r4, #1
 80106be:	2300      	movs	r3, #0
 80106c0:	940b      	str	r4, [sp, #44]	; 0x2c
 80106c2:	9322      	str	r3, [sp, #136]	; 0x88
 80106c4:	f04f 3bff 	mov.w	fp, #4294967295
 80106c8:	2200      	movs	r2, #0
 80106ca:	2312      	movs	r3, #18
 80106cc:	f8cd b008 	str.w	fp, [sp, #8]
 80106d0:	9223      	str	r2, [sp, #140]	; 0x8c
 80106d2:	e7cf      	b.n	8010674 <_dtoa_r+0x264>
 80106d4:	f3af 8000 	nop.w
 80106d8:	636f4361 	.word	0x636f4361
 80106dc:	3fd287a7 	.word	0x3fd287a7
 80106e0:	8b60c8b3 	.word	0x8b60c8b3
 80106e4:	3fc68a28 	.word	0x3fc68a28
 80106e8:	509f79fb 	.word	0x509f79fb
 80106ec:	3fd34413 	.word	0x3fd34413
 80106f0:	08014da2 	.word	0x08014da2
 80106f4:	08014db9 	.word	0x08014db9
 80106f8:	7ff00000 	.word	0x7ff00000
 80106fc:	08014d9e 	.word	0x08014d9e
 8010700:	08014d95 	.word	0x08014d95
 8010704:	08014d72 	.word	0x08014d72
 8010708:	3ff80000 	.word	0x3ff80000
 801070c:	08014f18 	.word	0x08014f18
 8010710:	08014e18 	.word	0x08014e18
 8010714:	2301      	movs	r3, #1
 8010716:	930b      	str	r3, [sp, #44]	; 0x2c
 8010718:	e7d4      	b.n	80106c4 <_dtoa_r+0x2b4>
 801071a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801071e:	465b      	mov	r3, fp
 8010720:	f8cd b008 	str.w	fp, [sp, #8]
 8010724:	e7a6      	b.n	8010674 <_dtoa_r+0x264>
 8010726:	3101      	adds	r1, #1
 8010728:	6041      	str	r1, [r0, #4]
 801072a:	0052      	lsls	r2, r2, #1
 801072c:	e7a6      	b.n	801067c <_dtoa_r+0x26c>
 801072e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8010730:	9a08      	ldr	r2, [sp, #32]
 8010732:	601a      	str	r2, [r3, #0]
 8010734:	9b02      	ldr	r3, [sp, #8]
 8010736:	2b0e      	cmp	r3, #14
 8010738:	f200 80a8 	bhi.w	801088c <_dtoa_r+0x47c>
 801073c:	2c00      	cmp	r4, #0
 801073e:	f000 80a5 	beq.w	801088c <_dtoa_r+0x47c>
 8010742:	f1b9 0f00 	cmp.w	r9, #0
 8010746:	dd34      	ble.n	80107b2 <_dtoa_r+0x3a2>
 8010748:	4a9a      	ldr	r2, [pc, #616]	; (80109b4 <_dtoa_r+0x5a4>)
 801074a:	f009 030f 	and.w	r3, r9, #15
 801074e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8010752:	f419 7f80 	tst.w	r9, #256	; 0x100
 8010756:	e9d3 3400 	ldrd	r3, r4, [r3]
 801075a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 801075e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8010762:	d016      	beq.n	8010792 <_dtoa_r+0x382>
 8010764:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8010768:	4b93      	ldr	r3, [pc, #588]	; (80109b8 <_dtoa_r+0x5a8>)
 801076a:	2703      	movs	r7, #3
 801076c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010770:	f7f0 f856 	bl	8000820 <__aeabi_ddiv>
 8010774:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010778:	f004 040f 	and.w	r4, r4, #15
 801077c:	4e8e      	ldr	r6, [pc, #568]	; (80109b8 <_dtoa_r+0x5a8>)
 801077e:	b954      	cbnz	r4, 8010796 <_dtoa_r+0x386>
 8010780:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010784:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010788:	f7f0 f84a 	bl	8000820 <__aeabi_ddiv>
 801078c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010790:	e029      	b.n	80107e6 <_dtoa_r+0x3d6>
 8010792:	2702      	movs	r7, #2
 8010794:	e7f2      	b.n	801077c <_dtoa_r+0x36c>
 8010796:	07e1      	lsls	r1, r4, #31
 8010798:	d508      	bpl.n	80107ac <_dtoa_r+0x39c>
 801079a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801079e:	e9d6 2300 	ldrd	r2, r3, [r6]
 80107a2:	f7ef ff13 	bl	80005cc <__aeabi_dmul>
 80107a6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80107aa:	3701      	adds	r7, #1
 80107ac:	1064      	asrs	r4, r4, #1
 80107ae:	3608      	adds	r6, #8
 80107b0:	e7e5      	b.n	801077e <_dtoa_r+0x36e>
 80107b2:	f000 80a5 	beq.w	8010900 <_dtoa_r+0x4f0>
 80107b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80107ba:	f1c9 0400 	rsb	r4, r9, #0
 80107be:	4b7d      	ldr	r3, [pc, #500]	; (80109b4 <_dtoa_r+0x5a4>)
 80107c0:	f004 020f 	and.w	r2, r4, #15
 80107c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80107c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80107cc:	f7ef fefe 	bl	80005cc <__aeabi_dmul>
 80107d0:	2702      	movs	r7, #2
 80107d2:	2300      	movs	r3, #0
 80107d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80107d8:	4e77      	ldr	r6, [pc, #476]	; (80109b8 <_dtoa_r+0x5a8>)
 80107da:	1124      	asrs	r4, r4, #4
 80107dc:	2c00      	cmp	r4, #0
 80107de:	f040 8084 	bne.w	80108ea <_dtoa_r+0x4da>
 80107e2:	2b00      	cmp	r3, #0
 80107e4:	d1d2      	bne.n	801078c <_dtoa_r+0x37c>
 80107e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	f000 808b 	beq.w	8010904 <_dtoa_r+0x4f4>
 80107ee:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80107f2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80107f6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80107fa:	2200      	movs	r2, #0
 80107fc:	4b6f      	ldr	r3, [pc, #444]	; (80109bc <_dtoa_r+0x5ac>)
 80107fe:	f7f0 f957 	bl	8000ab0 <__aeabi_dcmplt>
 8010802:	2800      	cmp	r0, #0
 8010804:	d07e      	beq.n	8010904 <_dtoa_r+0x4f4>
 8010806:	9b02      	ldr	r3, [sp, #8]
 8010808:	2b00      	cmp	r3, #0
 801080a:	d07b      	beq.n	8010904 <_dtoa_r+0x4f4>
 801080c:	f1bb 0f00 	cmp.w	fp, #0
 8010810:	dd38      	ble.n	8010884 <_dtoa_r+0x474>
 8010812:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010816:	2200      	movs	r2, #0
 8010818:	4b69      	ldr	r3, [pc, #420]	; (80109c0 <_dtoa_r+0x5b0>)
 801081a:	f7ef fed7 	bl	80005cc <__aeabi_dmul>
 801081e:	465c      	mov	r4, fp
 8010820:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010824:	f109 38ff 	add.w	r8, r9, #4294967295
 8010828:	3701      	adds	r7, #1
 801082a:	4638      	mov	r0, r7
 801082c:	f7ef fe64 	bl	80004f8 <__aeabi_i2d>
 8010830:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010834:	f7ef feca 	bl	80005cc <__aeabi_dmul>
 8010838:	2200      	movs	r2, #0
 801083a:	4b62      	ldr	r3, [pc, #392]	; (80109c4 <_dtoa_r+0x5b4>)
 801083c:	f7ef fd10 	bl	8000260 <__adddf3>
 8010840:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8010844:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010848:	9611      	str	r6, [sp, #68]	; 0x44
 801084a:	2c00      	cmp	r4, #0
 801084c:	d15d      	bne.n	801090a <_dtoa_r+0x4fa>
 801084e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010852:	2200      	movs	r2, #0
 8010854:	4b5c      	ldr	r3, [pc, #368]	; (80109c8 <_dtoa_r+0x5b8>)
 8010856:	f7ef fd01 	bl	800025c <__aeabi_dsub>
 801085a:	4602      	mov	r2, r0
 801085c:	460b      	mov	r3, r1
 801085e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010862:	4633      	mov	r3, r6
 8010864:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010866:	f7f0 f941 	bl	8000aec <__aeabi_dcmpgt>
 801086a:	2800      	cmp	r0, #0
 801086c:	f040 829e 	bne.w	8010dac <_dtoa_r+0x99c>
 8010870:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010874:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8010876:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 801087a:	f7f0 f919 	bl	8000ab0 <__aeabi_dcmplt>
 801087e:	2800      	cmp	r0, #0
 8010880:	f040 8292 	bne.w	8010da8 <_dtoa_r+0x998>
 8010884:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8010888:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801088c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801088e:	2b00      	cmp	r3, #0
 8010890:	f2c0 8153 	blt.w	8010b3a <_dtoa_r+0x72a>
 8010894:	f1b9 0f0e 	cmp.w	r9, #14
 8010898:	f300 814f 	bgt.w	8010b3a <_dtoa_r+0x72a>
 801089c:	4b45      	ldr	r3, [pc, #276]	; (80109b4 <_dtoa_r+0x5a4>)
 801089e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80108a2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80108a6:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80108aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80108ac:	2b00      	cmp	r3, #0
 80108ae:	f280 80db 	bge.w	8010a68 <_dtoa_r+0x658>
 80108b2:	9b02      	ldr	r3, [sp, #8]
 80108b4:	2b00      	cmp	r3, #0
 80108b6:	f300 80d7 	bgt.w	8010a68 <_dtoa_r+0x658>
 80108ba:	f040 8274 	bne.w	8010da6 <_dtoa_r+0x996>
 80108be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80108c2:	2200      	movs	r2, #0
 80108c4:	4b40      	ldr	r3, [pc, #256]	; (80109c8 <_dtoa_r+0x5b8>)
 80108c6:	f7ef fe81 	bl	80005cc <__aeabi_dmul>
 80108ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80108ce:	f7f0 f903 	bl	8000ad8 <__aeabi_dcmpge>
 80108d2:	9c02      	ldr	r4, [sp, #8]
 80108d4:	4626      	mov	r6, r4
 80108d6:	2800      	cmp	r0, #0
 80108d8:	f040 824a 	bne.w	8010d70 <_dtoa_r+0x960>
 80108dc:	2331      	movs	r3, #49	; 0x31
 80108de:	9f08      	ldr	r7, [sp, #32]
 80108e0:	f109 0901 	add.w	r9, r9, #1
 80108e4:	f807 3b01 	strb.w	r3, [r7], #1
 80108e8:	e246      	b.n	8010d78 <_dtoa_r+0x968>
 80108ea:	07e2      	lsls	r2, r4, #31
 80108ec:	d505      	bpl.n	80108fa <_dtoa_r+0x4ea>
 80108ee:	e9d6 2300 	ldrd	r2, r3, [r6]
 80108f2:	f7ef fe6b 	bl	80005cc <__aeabi_dmul>
 80108f6:	2301      	movs	r3, #1
 80108f8:	3701      	adds	r7, #1
 80108fa:	1064      	asrs	r4, r4, #1
 80108fc:	3608      	adds	r6, #8
 80108fe:	e76d      	b.n	80107dc <_dtoa_r+0x3cc>
 8010900:	2702      	movs	r7, #2
 8010902:	e770      	b.n	80107e6 <_dtoa_r+0x3d6>
 8010904:	46c8      	mov	r8, r9
 8010906:	9c02      	ldr	r4, [sp, #8]
 8010908:	e78f      	b.n	801082a <_dtoa_r+0x41a>
 801090a:	9908      	ldr	r1, [sp, #32]
 801090c:	4b29      	ldr	r3, [pc, #164]	; (80109b4 <_dtoa_r+0x5a4>)
 801090e:	4421      	add	r1, r4
 8010910:	9112      	str	r1, [sp, #72]	; 0x48
 8010912:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8010914:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010918:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801091c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010920:	2900      	cmp	r1, #0
 8010922:	d055      	beq.n	80109d0 <_dtoa_r+0x5c0>
 8010924:	2000      	movs	r0, #0
 8010926:	4929      	ldr	r1, [pc, #164]	; (80109cc <_dtoa_r+0x5bc>)
 8010928:	f7ef ff7a 	bl	8000820 <__aeabi_ddiv>
 801092c:	463b      	mov	r3, r7
 801092e:	4632      	mov	r2, r6
 8010930:	f7ef fc94 	bl	800025c <__aeabi_dsub>
 8010934:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8010938:	9f08      	ldr	r7, [sp, #32]
 801093a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801093e:	f7f0 f8f5 	bl	8000b2c <__aeabi_d2iz>
 8010942:	4604      	mov	r4, r0
 8010944:	f7ef fdd8 	bl	80004f8 <__aeabi_i2d>
 8010948:	4602      	mov	r2, r0
 801094a:	460b      	mov	r3, r1
 801094c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010950:	f7ef fc84 	bl	800025c <__aeabi_dsub>
 8010954:	4602      	mov	r2, r0
 8010956:	460b      	mov	r3, r1
 8010958:	3430      	adds	r4, #48	; 0x30
 801095a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801095e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010962:	f807 4b01 	strb.w	r4, [r7], #1
 8010966:	f7f0 f8a3 	bl	8000ab0 <__aeabi_dcmplt>
 801096a:	2800      	cmp	r0, #0
 801096c:	d174      	bne.n	8010a58 <_dtoa_r+0x648>
 801096e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010972:	2000      	movs	r0, #0
 8010974:	4911      	ldr	r1, [pc, #68]	; (80109bc <_dtoa_r+0x5ac>)
 8010976:	f7ef fc71 	bl	800025c <__aeabi_dsub>
 801097a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801097e:	f7f0 f897 	bl	8000ab0 <__aeabi_dcmplt>
 8010982:	2800      	cmp	r0, #0
 8010984:	f040 80b6 	bne.w	8010af4 <_dtoa_r+0x6e4>
 8010988:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801098a:	429f      	cmp	r7, r3
 801098c:	f43f af7a 	beq.w	8010884 <_dtoa_r+0x474>
 8010990:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010994:	2200      	movs	r2, #0
 8010996:	4b0a      	ldr	r3, [pc, #40]	; (80109c0 <_dtoa_r+0x5b0>)
 8010998:	f7ef fe18 	bl	80005cc <__aeabi_dmul>
 801099c:	2200      	movs	r2, #0
 801099e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80109a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109a6:	4b06      	ldr	r3, [pc, #24]	; (80109c0 <_dtoa_r+0x5b0>)
 80109a8:	f7ef fe10 	bl	80005cc <__aeabi_dmul>
 80109ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80109b0:	e7c3      	b.n	801093a <_dtoa_r+0x52a>
 80109b2:	bf00      	nop
 80109b4:	08014f18 	.word	0x08014f18
 80109b8:	08014ef0 	.word	0x08014ef0
 80109bc:	3ff00000 	.word	0x3ff00000
 80109c0:	40240000 	.word	0x40240000
 80109c4:	401c0000 	.word	0x401c0000
 80109c8:	40140000 	.word	0x40140000
 80109cc:	3fe00000 	.word	0x3fe00000
 80109d0:	4630      	mov	r0, r6
 80109d2:	4639      	mov	r1, r7
 80109d4:	f7ef fdfa 	bl	80005cc <__aeabi_dmul>
 80109d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80109da:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80109de:	9c08      	ldr	r4, [sp, #32]
 80109e0:	9314      	str	r3, [sp, #80]	; 0x50
 80109e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109e6:	f7f0 f8a1 	bl	8000b2c <__aeabi_d2iz>
 80109ea:	9015      	str	r0, [sp, #84]	; 0x54
 80109ec:	f7ef fd84 	bl	80004f8 <__aeabi_i2d>
 80109f0:	4602      	mov	r2, r0
 80109f2:	460b      	mov	r3, r1
 80109f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80109f8:	f7ef fc30 	bl	800025c <__aeabi_dsub>
 80109fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109fe:	4606      	mov	r6, r0
 8010a00:	3330      	adds	r3, #48	; 0x30
 8010a02:	f804 3b01 	strb.w	r3, [r4], #1
 8010a06:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8010a08:	460f      	mov	r7, r1
 8010a0a:	429c      	cmp	r4, r3
 8010a0c:	f04f 0200 	mov.w	r2, #0
 8010a10:	d124      	bne.n	8010a5c <_dtoa_r+0x64c>
 8010a12:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8010a16:	4bb3      	ldr	r3, [pc, #716]	; (8010ce4 <_dtoa_r+0x8d4>)
 8010a18:	f7ef fc22 	bl	8000260 <__adddf3>
 8010a1c:	4602      	mov	r2, r0
 8010a1e:	460b      	mov	r3, r1
 8010a20:	4630      	mov	r0, r6
 8010a22:	4639      	mov	r1, r7
 8010a24:	f7f0 f862 	bl	8000aec <__aeabi_dcmpgt>
 8010a28:	2800      	cmp	r0, #0
 8010a2a:	d162      	bne.n	8010af2 <_dtoa_r+0x6e2>
 8010a2c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8010a30:	2000      	movs	r0, #0
 8010a32:	49ac      	ldr	r1, [pc, #688]	; (8010ce4 <_dtoa_r+0x8d4>)
 8010a34:	f7ef fc12 	bl	800025c <__aeabi_dsub>
 8010a38:	4602      	mov	r2, r0
 8010a3a:	460b      	mov	r3, r1
 8010a3c:	4630      	mov	r0, r6
 8010a3e:	4639      	mov	r1, r7
 8010a40:	f7f0 f836 	bl	8000ab0 <__aeabi_dcmplt>
 8010a44:	2800      	cmp	r0, #0
 8010a46:	f43f af1d 	beq.w	8010884 <_dtoa_r+0x474>
 8010a4a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8010a4c:	1e7b      	subs	r3, r7, #1
 8010a4e:	9314      	str	r3, [sp, #80]	; 0x50
 8010a50:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8010a54:	2b30      	cmp	r3, #48	; 0x30
 8010a56:	d0f8      	beq.n	8010a4a <_dtoa_r+0x63a>
 8010a58:	46c1      	mov	r9, r8
 8010a5a:	e03a      	b.n	8010ad2 <_dtoa_r+0x6c2>
 8010a5c:	4ba2      	ldr	r3, [pc, #648]	; (8010ce8 <_dtoa_r+0x8d8>)
 8010a5e:	f7ef fdb5 	bl	80005cc <__aeabi_dmul>
 8010a62:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010a66:	e7bc      	b.n	80109e2 <_dtoa_r+0x5d2>
 8010a68:	9f08      	ldr	r7, [sp, #32]
 8010a6a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a72:	f7ef fed5 	bl	8000820 <__aeabi_ddiv>
 8010a76:	f7f0 f859 	bl	8000b2c <__aeabi_d2iz>
 8010a7a:	4604      	mov	r4, r0
 8010a7c:	f7ef fd3c 	bl	80004f8 <__aeabi_i2d>
 8010a80:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010a84:	f7ef fda2 	bl	80005cc <__aeabi_dmul>
 8010a88:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8010a8c:	460b      	mov	r3, r1
 8010a8e:	4602      	mov	r2, r0
 8010a90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010a94:	f7ef fbe2 	bl	800025c <__aeabi_dsub>
 8010a98:	f807 6b01 	strb.w	r6, [r7], #1
 8010a9c:	9e08      	ldr	r6, [sp, #32]
 8010a9e:	9b02      	ldr	r3, [sp, #8]
 8010aa0:	1bbe      	subs	r6, r7, r6
 8010aa2:	42b3      	cmp	r3, r6
 8010aa4:	d13a      	bne.n	8010b1c <_dtoa_r+0x70c>
 8010aa6:	4602      	mov	r2, r0
 8010aa8:	460b      	mov	r3, r1
 8010aaa:	f7ef fbd9 	bl	8000260 <__adddf3>
 8010aae:	4602      	mov	r2, r0
 8010ab0:	460b      	mov	r3, r1
 8010ab2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010ab6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010aba:	f7f0 f817 	bl	8000aec <__aeabi_dcmpgt>
 8010abe:	bb58      	cbnz	r0, 8010b18 <_dtoa_r+0x708>
 8010ac0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010ac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010ac8:	f7ef ffe8 	bl	8000a9c <__aeabi_dcmpeq>
 8010acc:	b108      	cbz	r0, 8010ad2 <_dtoa_r+0x6c2>
 8010ace:	07e1      	lsls	r1, r4, #31
 8010ad0:	d422      	bmi.n	8010b18 <_dtoa_r+0x708>
 8010ad2:	4628      	mov	r0, r5
 8010ad4:	4651      	mov	r1, sl
 8010ad6:	f000 fd1d 	bl	8011514 <_Bfree>
 8010ada:	2300      	movs	r3, #0
 8010adc:	703b      	strb	r3, [r7, #0]
 8010ade:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8010ae0:	f109 0001 	add.w	r0, r9, #1
 8010ae4:	6018      	str	r0, [r3, #0]
 8010ae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	f43f acdf 	beq.w	80104ac <_dtoa_r+0x9c>
 8010aee:	601f      	str	r7, [r3, #0]
 8010af0:	e4dc      	b.n	80104ac <_dtoa_r+0x9c>
 8010af2:	4627      	mov	r7, r4
 8010af4:	463b      	mov	r3, r7
 8010af6:	461f      	mov	r7, r3
 8010af8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010afc:	2a39      	cmp	r2, #57	; 0x39
 8010afe:	d107      	bne.n	8010b10 <_dtoa_r+0x700>
 8010b00:	9a08      	ldr	r2, [sp, #32]
 8010b02:	429a      	cmp	r2, r3
 8010b04:	d1f7      	bne.n	8010af6 <_dtoa_r+0x6e6>
 8010b06:	2230      	movs	r2, #48	; 0x30
 8010b08:	9908      	ldr	r1, [sp, #32]
 8010b0a:	f108 0801 	add.w	r8, r8, #1
 8010b0e:	700a      	strb	r2, [r1, #0]
 8010b10:	781a      	ldrb	r2, [r3, #0]
 8010b12:	3201      	adds	r2, #1
 8010b14:	701a      	strb	r2, [r3, #0]
 8010b16:	e79f      	b.n	8010a58 <_dtoa_r+0x648>
 8010b18:	46c8      	mov	r8, r9
 8010b1a:	e7eb      	b.n	8010af4 <_dtoa_r+0x6e4>
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	4b72      	ldr	r3, [pc, #456]	; (8010ce8 <_dtoa_r+0x8d8>)
 8010b20:	f7ef fd54 	bl	80005cc <__aeabi_dmul>
 8010b24:	4602      	mov	r2, r0
 8010b26:	460b      	mov	r3, r1
 8010b28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010b2c:	2200      	movs	r2, #0
 8010b2e:	2300      	movs	r3, #0
 8010b30:	f7ef ffb4 	bl	8000a9c <__aeabi_dcmpeq>
 8010b34:	2800      	cmp	r0, #0
 8010b36:	d098      	beq.n	8010a6a <_dtoa_r+0x65a>
 8010b38:	e7cb      	b.n	8010ad2 <_dtoa_r+0x6c2>
 8010b3a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8010b3c:	2a00      	cmp	r2, #0
 8010b3e:	f000 80cd 	beq.w	8010cdc <_dtoa_r+0x8cc>
 8010b42:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8010b44:	2a01      	cmp	r2, #1
 8010b46:	f300 80af 	bgt.w	8010ca8 <_dtoa_r+0x898>
 8010b4a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010b4c:	2a00      	cmp	r2, #0
 8010b4e:	f000 80a7 	beq.w	8010ca0 <_dtoa_r+0x890>
 8010b52:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8010b56:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010b58:	9f06      	ldr	r7, [sp, #24]
 8010b5a:	9a06      	ldr	r2, [sp, #24]
 8010b5c:	2101      	movs	r1, #1
 8010b5e:	441a      	add	r2, r3
 8010b60:	9206      	str	r2, [sp, #24]
 8010b62:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b64:	4628      	mov	r0, r5
 8010b66:	441a      	add	r2, r3
 8010b68:	9209      	str	r2, [sp, #36]	; 0x24
 8010b6a:	f000 fd8d 	bl	8011688 <__i2b>
 8010b6e:	4606      	mov	r6, r0
 8010b70:	2f00      	cmp	r7, #0
 8010b72:	dd0c      	ble.n	8010b8e <_dtoa_r+0x77e>
 8010b74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	dd09      	ble.n	8010b8e <_dtoa_r+0x77e>
 8010b7a:	42bb      	cmp	r3, r7
 8010b7c:	bfa8      	it	ge
 8010b7e:	463b      	movge	r3, r7
 8010b80:	9a06      	ldr	r2, [sp, #24]
 8010b82:	1aff      	subs	r7, r7, r3
 8010b84:	1ad2      	subs	r2, r2, r3
 8010b86:	9206      	str	r2, [sp, #24]
 8010b88:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010b8a:	1ad3      	subs	r3, r2, r3
 8010b8c:	9309      	str	r3, [sp, #36]	; 0x24
 8010b8e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010b90:	b1f3      	cbz	r3, 8010bd0 <_dtoa_r+0x7c0>
 8010b92:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	f000 80a9 	beq.w	8010cec <_dtoa_r+0x8dc>
 8010b9a:	2c00      	cmp	r4, #0
 8010b9c:	dd10      	ble.n	8010bc0 <_dtoa_r+0x7b0>
 8010b9e:	4631      	mov	r1, r6
 8010ba0:	4622      	mov	r2, r4
 8010ba2:	4628      	mov	r0, r5
 8010ba4:	f000 fe2a 	bl	80117fc <__pow5mult>
 8010ba8:	4652      	mov	r2, sl
 8010baa:	4601      	mov	r1, r0
 8010bac:	4606      	mov	r6, r0
 8010bae:	4628      	mov	r0, r5
 8010bb0:	f000 fd80 	bl	80116b4 <__multiply>
 8010bb4:	4680      	mov	r8, r0
 8010bb6:	4651      	mov	r1, sl
 8010bb8:	4628      	mov	r0, r5
 8010bba:	f000 fcab 	bl	8011514 <_Bfree>
 8010bbe:	46c2      	mov	sl, r8
 8010bc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010bc2:	1b1a      	subs	r2, r3, r4
 8010bc4:	d004      	beq.n	8010bd0 <_dtoa_r+0x7c0>
 8010bc6:	4651      	mov	r1, sl
 8010bc8:	4628      	mov	r0, r5
 8010bca:	f000 fe17 	bl	80117fc <__pow5mult>
 8010bce:	4682      	mov	sl, r0
 8010bd0:	2101      	movs	r1, #1
 8010bd2:	4628      	mov	r0, r5
 8010bd4:	f000 fd58 	bl	8011688 <__i2b>
 8010bd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010bda:	4604      	mov	r4, r0
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	f340 8087 	ble.w	8010cf0 <_dtoa_r+0x8e0>
 8010be2:	461a      	mov	r2, r3
 8010be4:	4601      	mov	r1, r0
 8010be6:	4628      	mov	r0, r5
 8010be8:	f000 fe08 	bl	80117fc <__pow5mult>
 8010bec:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010bee:	4604      	mov	r4, r0
 8010bf0:	2b01      	cmp	r3, #1
 8010bf2:	f340 8080 	ble.w	8010cf6 <_dtoa_r+0x8e6>
 8010bf6:	f04f 0800 	mov.w	r8, #0
 8010bfa:	6923      	ldr	r3, [r4, #16]
 8010bfc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010c00:	6918      	ldr	r0, [r3, #16]
 8010c02:	f000 fcf3 	bl	80115ec <__hi0bits>
 8010c06:	f1c0 0020 	rsb	r0, r0, #32
 8010c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c0c:	4418      	add	r0, r3
 8010c0e:	f010 001f 	ands.w	r0, r0, #31
 8010c12:	f000 8092 	beq.w	8010d3a <_dtoa_r+0x92a>
 8010c16:	f1c0 0320 	rsb	r3, r0, #32
 8010c1a:	2b04      	cmp	r3, #4
 8010c1c:	f340 808a 	ble.w	8010d34 <_dtoa_r+0x924>
 8010c20:	f1c0 001c 	rsb	r0, r0, #28
 8010c24:	9b06      	ldr	r3, [sp, #24]
 8010c26:	4407      	add	r7, r0
 8010c28:	4403      	add	r3, r0
 8010c2a:	9306      	str	r3, [sp, #24]
 8010c2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c2e:	4403      	add	r3, r0
 8010c30:	9309      	str	r3, [sp, #36]	; 0x24
 8010c32:	9b06      	ldr	r3, [sp, #24]
 8010c34:	2b00      	cmp	r3, #0
 8010c36:	dd05      	ble.n	8010c44 <_dtoa_r+0x834>
 8010c38:	4651      	mov	r1, sl
 8010c3a:	461a      	mov	r2, r3
 8010c3c:	4628      	mov	r0, r5
 8010c3e:	f000 fe37 	bl	80118b0 <__lshift>
 8010c42:	4682      	mov	sl, r0
 8010c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	dd05      	ble.n	8010c56 <_dtoa_r+0x846>
 8010c4a:	4621      	mov	r1, r4
 8010c4c:	461a      	mov	r2, r3
 8010c4e:	4628      	mov	r0, r5
 8010c50:	f000 fe2e 	bl	80118b0 <__lshift>
 8010c54:	4604      	mov	r4, r0
 8010c56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	d070      	beq.n	8010d3e <_dtoa_r+0x92e>
 8010c5c:	4621      	mov	r1, r4
 8010c5e:	4650      	mov	r0, sl
 8010c60:	f000 fe92 	bl	8011988 <__mcmp>
 8010c64:	2800      	cmp	r0, #0
 8010c66:	da6a      	bge.n	8010d3e <_dtoa_r+0x92e>
 8010c68:	2300      	movs	r3, #0
 8010c6a:	4651      	mov	r1, sl
 8010c6c:	220a      	movs	r2, #10
 8010c6e:	4628      	mov	r0, r5
 8010c70:	f000 fc72 	bl	8011558 <__multadd>
 8010c74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010c76:	4682      	mov	sl, r0
 8010c78:	f109 39ff 	add.w	r9, r9, #4294967295
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	f000 8193 	beq.w	8010fa8 <_dtoa_r+0xb98>
 8010c82:	4631      	mov	r1, r6
 8010c84:	2300      	movs	r3, #0
 8010c86:	220a      	movs	r2, #10
 8010c88:	4628      	mov	r0, r5
 8010c8a:	f000 fc65 	bl	8011558 <__multadd>
 8010c8e:	f1bb 0f00 	cmp.w	fp, #0
 8010c92:	4606      	mov	r6, r0
 8010c94:	f300 8093 	bgt.w	8010dbe <_dtoa_r+0x9ae>
 8010c98:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010c9a:	2b02      	cmp	r3, #2
 8010c9c:	dc57      	bgt.n	8010d4e <_dtoa_r+0x93e>
 8010c9e:	e08e      	b.n	8010dbe <_dtoa_r+0x9ae>
 8010ca0:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8010ca2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8010ca6:	e756      	b.n	8010b56 <_dtoa_r+0x746>
 8010ca8:	9b02      	ldr	r3, [sp, #8]
 8010caa:	1e5c      	subs	r4, r3, #1
 8010cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010cae:	42a3      	cmp	r3, r4
 8010cb0:	bfb7      	itett	lt
 8010cb2:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8010cb4:	1b1c      	subge	r4, r3, r4
 8010cb6:	1ae2      	sublt	r2, r4, r3
 8010cb8:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010cba:	bfbe      	ittt	lt
 8010cbc:	940a      	strlt	r4, [sp, #40]	; 0x28
 8010cbe:	189b      	addlt	r3, r3, r2
 8010cc0:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010cc2:	9b02      	ldr	r3, [sp, #8]
 8010cc4:	bfb8      	it	lt
 8010cc6:	2400      	movlt	r4, #0
 8010cc8:	2b00      	cmp	r3, #0
 8010cca:	bfbb      	ittet	lt
 8010ccc:	9b06      	ldrlt	r3, [sp, #24]
 8010cce:	9a02      	ldrlt	r2, [sp, #8]
 8010cd0:	9f06      	ldrge	r7, [sp, #24]
 8010cd2:	1a9f      	sublt	r7, r3, r2
 8010cd4:	bfac      	ite	ge
 8010cd6:	9b02      	ldrge	r3, [sp, #8]
 8010cd8:	2300      	movlt	r3, #0
 8010cda:	e73e      	b.n	8010b5a <_dtoa_r+0x74a>
 8010cdc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8010cde:	9f06      	ldr	r7, [sp, #24]
 8010ce0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8010ce2:	e745      	b.n	8010b70 <_dtoa_r+0x760>
 8010ce4:	3fe00000 	.word	0x3fe00000
 8010ce8:	40240000 	.word	0x40240000
 8010cec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010cee:	e76a      	b.n	8010bc6 <_dtoa_r+0x7b6>
 8010cf0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010cf2:	2b01      	cmp	r3, #1
 8010cf4:	dc19      	bgt.n	8010d2a <_dtoa_r+0x91a>
 8010cf6:	9b04      	ldr	r3, [sp, #16]
 8010cf8:	b9bb      	cbnz	r3, 8010d2a <_dtoa_r+0x91a>
 8010cfa:	9b05      	ldr	r3, [sp, #20]
 8010cfc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010d00:	b99b      	cbnz	r3, 8010d2a <_dtoa_r+0x91a>
 8010d02:	9b05      	ldr	r3, [sp, #20]
 8010d04:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8010d08:	0d1b      	lsrs	r3, r3, #20
 8010d0a:	051b      	lsls	r3, r3, #20
 8010d0c:	b183      	cbz	r3, 8010d30 <_dtoa_r+0x920>
 8010d0e:	f04f 0801 	mov.w	r8, #1
 8010d12:	9b06      	ldr	r3, [sp, #24]
 8010d14:	3301      	adds	r3, #1
 8010d16:	9306      	str	r3, [sp, #24]
 8010d18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010d1a:	3301      	adds	r3, #1
 8010d1c:	9309      	str	r3, [sp, #36]	; 0x24
 8010d1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8010d20:	2b00      	cmp	r3, #0
 8010d22:	f47f af6a 	bne.w	8010bfa <_dtoa_r+0x7ea>
 8010d26:	2001      	movs	r0, #1
 8010d28:	e76f      	b.n	8010c0a <_dtoa_r+0x7fa>
 8010d2a:	f04f 0800 	mov.w	r8, #0
 8010d2e:	e7f6      	b.n	8010d1e <_dtoa_r+0x90e>
 8010d30:	4698      	mov	r8, r3
 8010d32:	e7f4      	b.n	8010d1e <_dtoa_r+0x90e>
 8010d34:	f43f af7d 	beq.w	8010c32 <_dtoa_r+0x822>
 8010d38:	4618      	mov	r0, r3
 8010d3a:	301c      	adds	r0, #28
 8010d3c:	e772      	b.n	8010c24 <_dtoa_r+0x814>
 8010d3e:	9b02      	ldr	r3, [sp, #8]
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	dc36      	bgt.n	8010db2 <_dtoa_r+0x9a2>
 8010d44:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010d46:	2b02      	cmp	r3, #2
 8010d48:	dd33      	ble.n	8010db2 <_dtoa_r+0x9a2>
 8010d4a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8010d4e:	f1bb 0f00 	cmp.w	fp, #0
 8010d52:	d10d      	bne.n	8010d70 <_dtoa_r+0x960>
 8010d54:	4621      	mov	r1, r4
 8010d56:	465b      	mov	r3, fp
 8010d58:	2205      	movs	r2, #5
 8010d5a:	4628      	mov	r0, r5
 8010d5c:	f000 fbfc 	bl	8011558 <__multadd>
 8010d60:	4601      	mov	r1, r0
 8010d62:	4604      	mov	r4, r0
 8010d64:	4650      	mov	r0, sl
 8010d66:	f000 fe0f 	bl	8011988 <__mcmp>
 8010d6a:	2800      	cmp	r0, #0
 8010d6c:	f73f adb6 	bgt.w	80108dc <_dtoa_r+0x4cc>
 8010d70:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8010d72:	9f08      	ldr	r7, [sp, #32]
 8010d74:	ea6f 0903 	mvn.w	r9, r3
 8010d78:	f04f 0800 	mov.w	r8, #0
 8010d7c:	4621      	mov	r1, r4
 8010d7e:	4628      	mov	r0, r5
 8010d80:	f000 fbc8 	bl	8011514 <_Bfree>
 8010d84:	2e00      	cmp	r6, #0
 8010d86:	f43f aea4 	beq.w	8010ad2 <_dtoa_r+0x6c2>
 8010d8a:	f1b8 0f00 	cmp.w	r8, #0
 8010d8e:	d005      	beq.n	8010d9c <_dtoa_r+0x98c>
 8010d90:	45b0      	cmp	r8, r6
 8010d92:	d003      	beq.n	8010d9c <_dtoa_r+0x98c>
 8010d94:	4641      	mov	r1, r8
 8010d96:	4628      	mov	r0, r5
 8010d98:	f000 fbbc 	bl	8011514 <_Bfree>
 8010d9c:	4631      	mov	r1, r6
 8010d9e:	4628      	mov	r0, r5
 8010da0:	f000 fbb8 	bl	8011514 <_Bfree>
 8010da4:	e695      	b.n	8010ad2 <_dtoa_r+0x6c2>
 8010da6:	2400      	movs	r4, #0
 8010da8:	4626      	mov	r6, r4
 8010daa:	e7e1      	b.n	8010d70 <_dtoa_r+0x960>
 8010dac:	46c1      	mov	r9, r8
 8010dae:	4626      	mov	r6, r4
 8010db0:	e594      	b.n	80108dc <_dtoa_r+0x4cc>
 8010db2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010db4:	f8dd b008 	ldr.w	fp, [sp, #8]
 8010db8:	2b00      	cmp	r3, #0
 8010dba:	f000 80fc 	beq.w	8010fb6 <_dtoa_r+0xba6>
 8010dbe:	2f00      	cmp	r7, #0
 8010dc0:	dd05      	ble.n	8010dce <_dtoa_r+0x9be>
 8010dc2:	4631      	mov	r1, r6
 8010dc4:	463a      	mov	r2, r7
 8010dc6:	4628      	mov	r0, r5
 8010dc8:	f000 fd72 	bl	80118b0 <__lshift>
 8010dcc:	4606      	mov	r6, r0
 8010dce:	f1b8 0f00 	cmp.w	r8, #0
 8010dd2:	d05c      	beq.n	8010e8e <_dtoa_r+0xa7e>
 8010dd4:	4628      	mov	r0, r5
 8010dd6:	6871      	ldr	r1, [r6, #4]
 8010dd8:	f000 fb5c 	bl	8011494 <_Balloc>
 8010ddc:	4607      	mov	r7, r0
 8010dde:	b928      	cbnz	r0, 8010dec <_dtoa_r+0x9dc>
 8010de0:	4602      	mov	r2, r0
 8010de2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8010de6:	4b7e      	ldr	r3, [pc, #504]	; (8010fe0 <_dtoa_r+0xbd0>)
 8010de8:	f7ff bb26 	b.w	8010438 <_dtoa_r+0x28>
 8010dec:	6932      	ldr	r2, [r6, #16]
 8010dee:	f106 010c 	add.w	r1, r6, #12
 8010df2:	3202      	adds	r2, #2
 8010df4:	0092      	lsls	r2, r2, #2
 8010df6:	300c      	adds	r0, #12
 8010df8:	f7fe fb72 	bl	800f4e0 <memcpy>
 8010dfc:	2201      	movs	r2, #1
 8010dfe:	4639      	mov	r1, r7
 8010e00:	4628      	mov	r0, r5
 8010e02:	f000 fd55 	bl	80118b0 <__lshift>
 8010e06:	46b0      	mov	r8, r6
 8010e08:	4606      	mov	r6, r0
 8010e0a:	9b08      	ldr	r3, [sp, #32]
 8010e0c:	3301      	adds	r3, #1
 8010e0e:	9302      	str	r3, [sp, #8]
 8010e10:	9b08      	ldr	r3, [sp, #32]
 8010e12:	445b      	add	r3, fp
 8010e14:	930a      	str	r3, [sp, #40]	; 0x28
 8010e16:	9b04      	ldr	r3, [sp, #16]
 8010e18:	f003 0301 	and.w	r3, r3, #1
 8010e1c:	9309      	str	r3, [sp, #36]	; 0x24
 8010e1e:	9b02      	ldr	r3, [sp, #8]
 8010e20:	4621      	mov	r1, r4
 8010e22:	4650      	mov	r0, sl
 8010e24:	f103 3bff 	add.w	fp, r3, #4294967295
 8010e28:	f7ff fa65 	bl	80102f6 <quorem>
 8010e2c:	4603      	mov	r3, r0
 8010e2e:	4641      	mov	r1, r8
 8010e30:	3330      	adds	r3, #48	; 0x30
 8010e32:	9004      	str	r0, [sp, #16]
 8010e34:	4650      	mov	r0, sl
 8010e36:	930b      	str	r3, [sp, #44]	; 0x2c
 8010e38:	f000 fda6 	bl	8011988 <__mcmp>
 8010e3c:	4632      	mov	r2, r6
 8010e3e:	9006      	str	r0, [sp, #24]
 8010e40:	4621      	mov	r1, r4
 8010e42:	4628      	mov	r0, r5
 8010e44:	f000 fdbc 	bl	80119c0 <__mdiff>
 8010e48:	68c2      	ldr	r2, [r0, #12]
 8010e4a:	4607      	mov	r7, r0
 8010e4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e4e:	bb02      	cbnz	r2, 8010e92 <_dtoa_r+0xa82>
 8010e50:	4601      	mov	r1, r0
 8010e52:	4650      	mov	r0, sl
 8010e54:	f000 fd98 	bl	8011988 <__mcmp>
 8010e58:	4602      	mov	r2, r0
 8010e5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e5c:	4639      	mov	r1, r7
 8010e5e:	4628      	mov	r0, r5
 8010e60:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8010e64:	f000 fb56 	bl	8011514 <_Bfree>
 8010e68:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010e6a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8010e6c:	9f02      	ldr	r7, [sp, #8]
 8010e6e:	ea43 0102 	orr.w	r1, r3, r2
 8010e72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010e74:	430b      	orrs	r3, r1
 8010e76:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010e78:	d10d      	bne.n	8010e96 <_dtoa_r+0xa86>
 8010e7a:	2b39      	cmp	r3, #57	; 0x39
 8010e7c:	d027      	beq.n	8010ece <_dtoa_r+0xabe>
 8010e7e:	9a06      	ldr	r2, [sp, #24]
 8010e80:	2a00      	cmp	r2, #0
 8010e82:	dd01      	ble.n	8010e88 <_dtoa_r+0xa78>
 8010e84:	9b04      	ldr	r3, [sp, #16]
 8010e86:	3331      	adds	r3, #49	; 0x31
 8010e88:	f88b 3000 	strb.w	r3, [fp]
 8010e8c:	e776      	b.n	8010d7c <_dtoa_r+0x96c>
 8010e8e:	4630      	mov	r0, r6
 8010e90:	e7b9      	b.n	8010e06 <_dtoa_r+0x9f6>
 8010e92:	2201      	movs	r2, #1
 8010e94:	e7e2      	b.n	8010e5c <_dtoa_r+0xa4c>
 8010e96:	9906      	ldr	r1, [sp, #24]
 8010e98:	2900      	cmp	r1, #0
 8010e9a:	db04      	blt.n	8010ea6 <_dtoa_r+0xa96>
 8010e9c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8010e9e:	4301      	orrs	r1, r0
 8010ea0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010ea2:	4301      	orrs	r1, r0
 8010ea4:	d120      	bne.n	8010ee8 <_dtoa_r+0xad8>
 8010ea6:	2a00      	cmp	r2, #0
 8010ea8:	ddee      	ble.n	8010e88 <_dtoa_r+0xa78>
 8010eaa:	4651      	mov	r1, sl
 8010eac:	2201      	movs	r2, #1
 8010eae:	4628      	mov	r0, r5
 8010eb0:	9302      	str	r3, [sp, #8]
 8010eb2:	f000 fcfd 	bl	80118b0 <__lshift>
 8010eb6:	4621      	mov	r1, r4
 8010eb8:	4682      	mov	sl, r0
 8010eba:	f000 fd65 	bl	8011988 <__mcmp>
 8010ebe:	2800      	cmp	r0, #0
 8010ec0:	9b02      	ldr	r3, [sp, #8]
 8010ec2:	dc02      	bgt.n	8010eca <_dtoa_r+0xaba>
 8010ec4:	d1e0      	bne.n	8010e88 <_dtoa_r+0xa78>
 8010ec6:	07da      	lsls	r2, r3, #31
 8010ec8:	d5de      	bpl.n	8010e88 <_dtoa_r+0xa78>
 8010eca:	2b39      	cmp	r3, #57	; 0x39
 8010ecc:	d1da      	bne.n	8010e84 <_dtoa_r+0xa74>
 8010ece:	2339      	movs	r3, #57	; 0x39
 8010ed0:	f88b 3000 	strb.w	r3, [fp]
 8010ed4:	463b      	mov	r3, r7
 8010ed6:	461f      	mov	r7, r3
 8010ed8:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8010edc:	3b01      	subs	r3, #1
 8010ede:	2a39      	cmp	r2, #57	; 0x39
 8010ee0:	d050      	beq.n	8010f84 <_dtoa_r+0xb74>
 8010ee2:	3201      	adds	r2, #1
 8010ee4:	701a      	strb	r2, [r3, #0]
 8010ee6:	e749      	b.n	8010d7c <_dtoa_r+0x96c>
 8010ee8:	2a00      	cmp	r2, #0
 8010eea:	dd03      	ble.n	8010ef4 <_dtoa_r+0xae4>
 8010eec:	2b39      	cmp	r3, #57	; 0x39
 8010eee:	d0ee      	beq.n	8010ece <_dtoa_r+0xabe>
 8010ef0:	3301      	adds	r3, #1
 8010ef2:	e7c9      	b.n	8010e88 <_dtoa_r+0xa78>
 8010ef4:	9a02      	ldr	r2, [sp, #8]
 8010ef6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8010ef8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010efc:	428a      	cmp	r2, r1
 8010efe:	d02a      	beq.n	8010f56 <_dtoa_r+0xb46>
 8010f00:	4651      	mov	r1, sl
 8010f02:	2300      	movs	r3, #0
 8010f04:	220a      	movs	r2, #10
 8010f06:	4628      	mov	r0, r5
 8010f08:	f000 fb26 	bl	8011558 <__multadd>
 8010f0c:	45b0      	cmp	r8, r6
 8010f0e:	4682      	mov	sl, r0
 8010f10:	f04f 0300 	mov.w	r3, #0
 8010f14:	f04f 020a 	mov.w	r2, #10
 8010f18:	4641      	mov	r1, r8
 8010f1a:	4628      	mov	r0, r5
 8010f1c:	d107      	bne.n	8010f2e <_dtoa_r+0xb1e>
 8010f1e:	f000 fb1b 	bl	8011558 <__multadd>
 8010f22:	4680      	mov	r8, r0
 8010f24:	4606      	mov	r6, r0
 8010f26:	9b02      	ldr	r3, [sp, #8]
 8010f28:	3301      	adds	r3, #1
 8010f2a:	9302      	str	r3, [sp, #8]
 8010f2c:	e777      	b.n	8010e1e <_dtoa_r+0xa0e>
 8010f2e:	f000 fb13 	bl	8011558 <__multadd>
 8010f32:	4631      	mov	r1, r6
 8010f34:	4680      	mov	r8, r0
 8010f36:	2300      	movs	r3, #0
 8010f38:	220a      	movs	r2, #10
 8010f3a:	4628      	mov	r0, r5
 8010f3c:	f000 fb0c 	bl	8011558 <__multadd>
 8010f40:	4606      	mov	r6, r0
 8010f42:	e7f0      	b.n	8010f26 <_dtoa_r+0xb16>
 8010f44:	f1bb 0f00 	cmp.w	fp, #0
 8010f48:	bfcc      	ite	gt
 8010f4a:	465f      	movgt	r7, fp
 8010f4c:	2701      	movle	r7, #1
 8010f4e:	f04f 0800 	mov.w	r8, #0
 8010f52:	9a08      	ldr	r2, [sp, #32]
 8010f54:	4417      	add	r7, r2
 8010f56:	4651      	mov	r1, sl
 8010f58:	2201      	movs	r2, #1
 8010f5a:	4628      	mov	r0, r5
 8010f5c:	9302      	str	r3, [sp, #8]
 8010f5e:	f000 fca7 	bl	80118b0 <__lshift>
 8010f62:	4621      	mov	r1, r4
 8010f64:	4682      	mov	sl, r0
 8010f66:	f000 fd0f 	bl	8011988 <__mcmp>
 8010f6a:	2800      	cmp	r0, #0
 8010f6c:	dcb2      	bgt.n	8010ed4 <_dtoa_r+0xac4>
 8010f6e:	d102      	bne.n	8010f76 <_dtoa_r+0xb66>
 8010f70:	9b02      	ldr	r3, [sp, #8]
 8010f72:	07db      	lsls	r3, r3, #31
 8010f74:	d4ae      	bmi.n	8010ed4 <_dtoa_r+0xac4>
 8010f76:	463b      	mov	r3, r7
 8010f78:	461f      	mov	r7, r3
 8010f7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f7e:	2a30      	cmp	r2, #48	; 0x30
 8010f80:	d0fa      	beq.n	8010f78 <_dtoa_r+0xb68>
 8010f82:	e6fb      	b.n	8010d7c <_dtoa_r+0x96c>
 8010f84:	9a08      	ldr	r2, [sp, #32]
 8010f86:	429a      	cmp	r2, r3
 8010f88:	d1a5      	bne.n	8010ed6 <_dtoa_r+0xac6>
 8010f8a:	2331      	movs	r3, #49	; 0x31
 8010f8c:	f109 0901 	add.w	r9, r9, #1
 8010f90:	7013      	strb	r3, [r2, #0]
 8010f92:	e6f3      	b.n	8010d7c <_dtoa_r+0x96c>
 8010f94:	4b13      	ldr	r3, [pc, #76]	; (8010fe4 <_dtoa_r+0xbd4>)
 8010f96:	f7ff baa7 	b.w	80104e8 <_dtoa_r+0xd8>
 8010f9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8010f9c:	2b00      	cmp	r3, #0
 8010f9e:	f47f aa80 	bne.w	80104a2 <_dtoa_r+0x92>
 8010fa2:	4b11      	ldr	r3, [pc, #68]	; (8010fe8 <_dtoa_r+0xbd8>)
 8010fa4:	f7ff baa0 	b.w	80104e8 <_dtoa_r+0xd8>
 8010fa8:	f1bb 0f00 	cmp.w	fp, #0
 8010fac:	dc03      	bgt.n	8010fb6 <_dtoa_r+0xba6>
 8010fae:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8010fb0:	2b02      	cmp	r3, #2
 8010fb2:	f73f aecc 	bgt.w	8010d4e <_dtoa_r+0x93e>
 8010fb6:	9f08      	ldr	r7, [sp, #32]
 8010fb8:	4621      	mov	r1, r4
 8010fba:	4650      	mov	r0, sl
 8010fbc:	f7ff f99b 	bl	80102f6 <quorem>
 8010fc0:	9a08      	ldr	r2, [sp, #32]
 8010fc2:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8010fc6:	f807 3b01 	strb.w	r3, [r7], #1
 8010fca:	1aba      	subs	r2, r7, r2
 8010fcc:	4593      	cmp	fp, r2
 8010fce:	ddb9      	ble.n	8010f44 <_dtoa_r+0xb34>
 8010fd0:	4651      	mov	r1, sl
 8010fd2:	2300      	movs	r3, #0
 8010fd4:	220a      	movs	r2, #10
 8010fd6:	4628      	mov	r0, r5
 8010fd8:	f000 fabe 	bl	8011558 <__multadd>
 8010fdc:	4682      	mov	sl, r0
 8010fde:	e7eb      	b.n	8010fb8 <_dtoa_r+0xba8>
 8010fe0:	08014e18 	.word	0x08014e18
 8010fe4:	08014d71 	.word	0x08014d71
 8010fe8:	08014d95 	.word	0x08014d95

08010fec <__sflush_r>:
 8010fec:	898a      	ldrh	r2, [r1, #12]
 8010fee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ff2:	4605      	mov	r5, r0
 8010ff4:	0710      	lsls	r0, r2, #28
 8010ff6:	460c      	mov	r4, r1
 8010ff8:	d458      	bmi.n	80110ac <__sflush_r+0xc0>
 8010ffa:	684b      	ldr	r3, [r1, #4]
 8010ffc:	2b00      	cmp	r3, #0
 8010ffe:	dc05      	bgt.n	801100c <__sflush_r+0x20>
 8011000:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011002:	2b00      	cmp	r3, #0
 8011004:	dc02      	bgt.n	801100c <__sflush_r+0x20>
 8011006:	2000      	movs	r0, #0
 8011008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801100c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801100e:	2e00      	cmp	r6, #0
 8011010:	d0f9      	beq.n	8011006 <__sflush_r+0x1a>
 8011012:	2300      	movs	r3, #0
 8011014:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011018:	682f      	ldr	r7, [r5, #0]
 801101a:	602b      	str	r3, [r5, #0]
 801101c:	d032      	beq.n	8011084 <__sflush_r+0x98>
 801101e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011020:	89a3      	ldrh	r3, [r4, #12]
 8011022:	075a      	lsls	r2, r3, #29
 8011024:	d505      	bpl.n	8011032 <__sflush_r+0x46>
 8011026:	6863      	ldr	r3, [r4, #4]
 8011028:	1ac0      	subs	r0, r0, r3
 801102a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801102c:	b10b      	cbz	r3, 8011032 <__sflush_r+0x46>
 801102e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011030:	1ac0      	subs	r0, r0, r3
 8011032:	2300      	movs	r3, #0
 8011034:	4602      	mov	r2, r0
 8011036:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011038:	4628      	mov	r0, r5
 801103a:	6a21      	ldr	r1, [r4, #32]
 801103c:	47b0      	blx	r6
 801103e:	1c43      	adds	r3, r0, #1
 8011040:	89a3      	ldrh	r3, [r4, #12]
 8011042:	d106      	bne.n	8011052 <__sflush_r+0x66>
 8011044:	6829      	ldr	r1, [r5, #0]
 8011046:	291d      	cmp	r1, #29
 8011048:	d82c      	bhi.n	80110a4 <__sflush_r+0xb8>
 801104a:	4a2a      	ldr	r2, [pc, #168]	; (80110f4 <__sflush_r+0x108>)
 801104c:	40ca      	lsrs	r2, r1
 801104e:	07d6      	lsls	r6, r2, #31
 8011050:	d528      	bpl.n	80110a4 <__sflush_r+0xb8>
 8011052:	2200      	movs	r2, #0
 8011054:	6062      	str	r2, [r4, #4]
 8011056:	6922      	ldr	r2, [r4, #16]
 8011058:	04d9      	lsls	r1, r3, #19
 801105a:	6022      	str	r2, [r4, #0]
 801105c:	d504      	bpl.n	8011068 <__sflush_r+0x7c>
 801105e:	1c42      	adds	r2, r0, #1
 8011060:	d101      	bne.n	8011066 <__sflush_r+0x7a>
 8011062:	682b      	ldr	r3, [r5, #0]
 8011064:	b903      	cbnz	r3, 8011068 <__sflush_r+0x7c>
 8011066:	6560      	str	r0, [r4, #84]	; 0x54
 8011068:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801106a:	602f      	str	r7, [r5, #0]
 801106c:	2900      	cmp	r1, #0
 801106e:	d0ca      	beq.n	8011006 <__sflush_r+0x1a>
 8011070:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011074:	4299      	cmp	r1, r3
 8011076:	d002      	beq.n	801107e <__sflush_r+0x92>
 8011078:	4628      	mov	r0, r5
 801107a:	f000 fd9b 	bl	8011bb4 <_free_r>
 801107e:	2000      	movs	r0, #0
 8011080:	6360      	str	r0, [r4, #52]	; 0x34
 8011082:	e7c1      	b.n	8011008 <__sflush_r+0x1c>
 8011084:	6a21      	ldr	r1, [r4, #32]
 8011086:	2301      	movs	r3, #1
 8011088:	4628      	mov	r0, r5
 801108a:	47b0      	blx	r6
 801108c:	1c41      	adds	r1, r0, #1
 801108e:	d1c7      	bne.n	8011020 <__sflush_r+0x34>
 8011090:	682b      	ldr	r3, [r5, #0]
 8011092:	2b00      	cmp	r3, #0
 8011094:	d0c4      	beq.n	8011020 <__sflush_r+0x34>
 8011096:	2b1d      	cmp	r3, #29
 8011098:	d001      	beq.n	801109e <__sflush_r+0xb2>
 801109a:	2b16      	cmp	r3, #22
 801109c:	d101      	bne.n	80110a2 <__sflush_r+0xb6>
 801109e:	602f      	str	r7, [r5, #0]
 80110a0:	e7b1      	b.n	8011006 <__sflush_r+0x1a>
 80110a2:	89a3      	ldrh	r3, [r4, #12]
 80110a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110a8:	81a3      	strh	r3, [r4, #12]
 80110aa:	e7ad      	b.n	8011008 <__sflush_r+0x1c>
 80110ac:	690f      	ldr	r7, [r1, #16]
 80110ae:	2f00      	cmp	r7, #0
 80110b0:	d0a9      	beq.n	8011006 <__sflush_r+0x1a>
 80110b2:	0793      	lsls	r3, r2, #30
 80110b4:	bf18      	it	ne
 80110b6:	2300      	movne	r3, #0
 80110b8:	680e      	ldr	r6, [r1, #0]
 80110ba:	bf08      	it	eq
 80110bc:	694b      	ldreq	r3, [r1, #20]
 80110be:	eba6 0807 	sub.w	r8, r6, r7
 80110c2:	600f      	str	r7, [r1, #0]
 80110c4:	608b      	str	r3, [r1, #8]
 80110c6:	f1b8 0f00 	cmp.w	r8, #0
 80110ca:	dd9c      	ble.n	8011006 <__sflush_r+0x1a>
 80110cc:	4643      	mov	r3, r8
 80110ce:	463a      	mov	r2, r7
 80110d0:	4628      	mov	r0, r5
 80110d2:	6a21      	ldr	r1, [r4, #32]
 80110d4:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80110d6:	47b0      	blx	r6
 80110d8:	2800      	cmp	r0, #0
 80110da:	dc06      	bgt.n	80110ea <__sflush_r+0xfe>
 80110dc:	89a3      	ldrh	r3, [r4, #12]
 80110de:	f04f 30ff 	mov.w	r0, #4294967295
 80110e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80110e6:	81a3      	strh	r3, [r4, #12]
 80110e8:	e78e      	b.n	8011008 <__sflush_r+0x1c>
 80110ea:	4407      	add	r7, r0
 80110ec:	eba8 0800 	sub.w	r8, r8, r0
 80110f0:	e7e9      	b.n	80110c6 <__sflush_r+0xda>
 80110f2:	bf00      	nop
 80110f4:	20400001 	.word	0x20400001

080110f8 <_fflush_r>:
 80110f8:	b538      	push	{r3, r4, r5, lr}
 80110fa:	690b      	ldr	r3, [r1, #16]
 80110fc:	4605      	mov	r5, r0
 80110fe:	460c      	mov	r4, r1
 8011100:	b913      	cbnz	r3, 8011108 <_fflush_r+0x10>
 8011102:	2500      	movs	r5, #0
 8011104:	4628      	mov	r0, r5
 8011106:	bd38      	pop	{r3, r4, r5, pc}
 8011108:	b118      	cbz	r0, 8011112 <_fflush_r+0x1a>
 801110a:	6983      	ldr	r3, [r0, #24]
 801110c:	b90b      	cbnz	r3, 8011112 <_fflush_r+0x1a>
 801110e:	f000 f887 	bl	8011220 <__sinit>
 8011112:	4b14      	ldr	r3, [pc, #80]	; (8011164 <_fflush_r+0x6c>)
 8011114:	429c      	cmp	r4, r3
 8011116:	d11b      	bne.n	8011150 <_fflush_r+0x58>
 8011118:	686c      	ldr	r4, [r5, #4]
 801111a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d0ef      	beq.n	8011102 <_fflush_r+0xa>
 8011122:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011124:	07d0      	lsls	r0, r2, #31
 8011126:	d404      	bmi.n	8011132 <_fflush_r+0x3a>
 8011128:	0599      	lsls	r1, r3, #22
 801112a:	d402      	bmi.n	8011132 <_fflush_r+0x3a>
 801112c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801112e:	f000 f91a 	bl	8011366 <__retarget_lock_acquire_recursive>
 8011132:	4628      	mov	r0, r5
 8011134:	4621      	mov	r1, r4
 8011136:	f7ff ff59 	bl	8010fec <__sflush_r>
 801113a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801113c:	4605      	mov	r5, r0
 801113e:	07da      	lsls	r2, r3, #31
 8011140:	d4e0      	bmi.n	8011104 <_fflush_r+0xc>
 8011142:	89a3      	ldrh	r3, [r4, #12]
 8011144:	059b      	lsls	r3, r3, #22
 8011146:	d4dd      	bmi.n	8011104 <_fflush_r+0xc>
 8011148:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801114a:	f000 f90d 	bl	8011368 <__retarget_lock_release_recursive>
 801114e:	e7d9      	b.n	8011104 <_fflush_r+0xc>
 8011150:	4b05      	ldr	r3, [pc, #20]	; (8011168 <_fflush_r+0x70>)
 8011152:	429c      	cmp	r4, r3
 8011154:	d101      	bne.n	801115a <_fflush_r+0x62>
 8011156:	68ac      	ldr	r4, [r5, #8]
 8011158:	e7df      	b.n	801111a <_fflush_r+0x22>
 801115a:	4b04      	ldr	r3, [pc, #16]	; (801116c <_fflush_r+0x74>)
 801115c:	429c      	cmp	r4, r3
 801115e:	bf08      	it	eq
 8011160:	68ec      	ldreq	r4, [r5, #12]
 8011162:	e7da      	b.n	801111a <_fflush_r+0x22>
 8011164:	08014e4c 	.word	0x08014e4c
 8011168:	08014e6c 	.word	0x08014e6c
 801116c:	08014e2c 	.word	0x08014e2c

08011170 <std>:
 8011170:	2300      	movs	r3, #0
 8011172:	b510      	push	{r4, lr}
 8011174:	4604      	mov	r4, r0
 8011176:	e9c0 3300 	strd	r3, r3, [r0]
 801117a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801117e:	6083      	str	r3, [r0, #8]
 8011180:	8181      	strh	r1, [r0, #12]
 8011182:	6643      	str	r3, [r0, #100]	; 0x64
 8011184:	81c2      	strh	r2, [r0, #14]
 8011186:	6183      	str	r3, [r0, #24]
 8011188:	4619      	mov	r1, r3
 801118a:	2208      	movs	r2, #8
 801118c:	305c      	adds	r0, #92	; 0x5c
 801118e:	f7fe f9b5 	bl	800f4fc <memset>
 8011192:	4b05      	ldr	r3, [pc, #20]	; (80111a8 <std+0x38>)
 8011194:	6224      	str	r4, [r4, #32]
 8011196:	6263      	str	r3, [r4, #36]	; 0x24
 8011198:	4b04      	ldr	r3, [pc, #16]	; (80111ac <std+0x3c>)
 801119a:	62a3      	str	r3, [r4, #40]	; 0x28
 801119c:	4b04      	ldr	r3, [pc, #16]	; (80111b0 <std+0x40>)
 801119e:	62e3      	str	r3, [r4, #44]	; 0x2c
 80111a0:	4b04      	ldr	r3, [pc, #16]	; (80111b4 <std+0x44>)
 80111a2:	6323      	str	r3, [r4, #48]	; 0x30
 80111a4:	bd10      	pop	{r4, pc}
 80111a6:	bf00      	nop
 80111a8:	0801213d 	.word	0x0801213d
 80111ac:	0801215f 	.word	0x0801215f
 80111b0:	08012197 	.word	0x08012197
 80111b4:	080121bb 	.word	0x080121bb

080111b8 <_cleanup_r>:
 80111b8:	4901      	ldr	r1, [pc, #4]	; (80111c0 <_cleanup_r+0x8>)
 80111ba:	f000 b8af 	b.w	801131c <_fwalk_reent>
 80111be:	bf00      	nop
 80111c0:	080110f9 	.word	0x080110f9

080111c4 <__sfmoreglue>:
 80111c4:	b570      	push	{r4, r5, r6, lr}
 80111c6:	2568      	movs	r5, #104	; 0x68
 80111c8:	1e4a      	subs	r2, r1, #1
 80111ca:	4355      	muls	r5, r2
 80111cc:	460e      	mov	r6, r1
 80111ce:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80111d2:	f000 fd3b 	bl	8011c4c <_malloc_r>
 80111d6:	4604      	mov	r4, r0
 80111d8:	b140      	cbz	r0, 80111ec <__sfmoreglue+0x28>
 80111da:	2100      	movs	r1, #0
 80111dc:	e9c0 1600 	strd	r1, r6, [r0]
 80111e0:	300c      	adds	r0, #12
 80111e2:	60a0      	str	r0, [r4, #8]
 80111e4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80111e8:	f7fe f988 	bl	800f4fc <memset>
 80111ec:	4620      	mov	r0, r4
 80111ee:	bd70      	pop	{r4, r5, r6, pc}

080111f0 <__sfp_lock_acquire>:
 80111f0:	4801      	ldr	r0, [pc, #4]	; (80111f8 <__sfp_lock_acquire+0x8>)
 80111f2:	f000 b8b8 	b.w	8011366 <__retarget_lock_acquire_recursive>
 80111f6:	bf00      	nop
 80111f8:	20003b98 	.word	0x20003b98

080111fc <__sfp_lock_release>:
 80111fc:	4801      	ldr	r0, [pc, #4]	; (8011204 <__sfp_lock_release+0x8>)
 80111fe:	f000 b8b3 	b.w	8011368 <__retarget_lock_release_recursive>
 8011202:	bf00      	nop
 8011204:	20003b98 	.word	0x20003b98

08011208 <__sinit_lock_acquire>:
 8011208:	4801      	ldr	r0, [pc, #4]	; (8011210 <__sinit_lock_acquire+0x8>)
 801120a:	f000 b8ac 	b.w	8011366 <__retarget_lock_acquire_recursive>
 801120e:	bf00      	nop
 8011210:	20003b93 	.word	0x20003b93

08011214 <__sinit_lock_release>:
 8011214:	4801      	ldr	r0, [pc, #4]	; (801121c <__sinit_lock_release+0x8>)
 8011216:	f000 b8a7 	b.w	8011368 <__retarget_lock_release_recursive>
 801121a:	bf00      	nop
 801121c:	20003b93 	.word	0x20003b93

08011220 <__sinit>:
 8011220:	b510      	push	{r4, lr}
 8011222:	4604      	mov	r4, r0
 8011224:	f7ff fff0 	bl	8011208 <__sinit_lock_acquire>
 8011228:	69a3      	ldr	r3, [r4, #24]
 801122a:	b11b      	cbz	r3, 8011234 <__sinit+0x14>
 801122c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011230:	f7ff bff0 	b.w	8011214 <__sinit_lock_release>
 8011234:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011238:	6523      	str	r3, [r4, #80]	; 0x50
 801123a:	4b13      	ldr	r3, [pc, #76]	; (8011288 <__sinit+0x68>)
 801123c:	4a13      	ldr	r2, [pc, #76]	; (801128c <__sinit+0x6c>)
 801123e:	681b      	ldr	r3, [r3, #0]
 8011240:	62a2      	str	r2, [r4, #40]	; 0x28
 8011242:	42a3      	cmp	r3, r4
 8011244:	bf08      	it	eq
 8011246:	2301      	moveq	r3, #1
 8011248:	4620      	mov	r0, r4
 801124a:	bf08      	it	eq
 801124c:	61a3      	streq	r3, [r4, #24]
 801124e:	f000 f81f 	bl	8011290 <__sfp>
 8011252:	6060      	str	r0, [r4, #4]
 8011254:	4620      	mov	r0, r4
 8011256:	f000 f81b 	bl	8011290 <__sfp>
 801125a:	60a0      	str	r0, [r4, #8]
 801125c:	4620      	mov	r0, r4
 801125e:	f000 f817 	bl	8011290 <__sfp>
 8011262:	2200      	movs	r2, #0
 8011264:	2104      	movs	r1, #4
 8011266:	60e0      	str	r0, [r4, #12]
 8011268:	6860      	ldr	r0, [r4, #4]
 801126a:	f7ff ff81 	bl	8011170 <std>
 801126e:	2201      	movs	r2, #1
 8011270:	2109      	movs	r1, #9
 8011272:	68a0      	ldr	r0, [r4, #8]
 8011274:	f7ff ff7c 	bl	8011170 <std>
 8011278:	2202      	movs	r2, #2
 801127a:	2112      	movs	r1, #18
 801127c:	68e0      	ldr	r0, [r4, #12]
 801127e:	f7ff ff77 	bl	8011170 <std>
 8011282:	2301      	movs	r3, #1
 8011284:	61a3      	str	r3, [r4, #24]
 8011286:	e7d1      	b.n	801122c <__sinit+0xc>
 8011288:	08014d4c 	.word	0x08014d4c
 801128c:	080111b9 	.word	0x080111b9

08011290 <__sfp>:
 8011290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011292:	4607      	mov	r7, r0
 8011294:	f7ff ffac 	bl	80111f0 <__sfp_lock_acquire>
 8011298:	4b1e      	ldr	r3, [pc, #120]	; (8011314 <__sfp+0x84>)
 801129a:	681e      	ldr	r6, [r3, #0]
 801129c:	69b3      	ldr	r3, [r6, #24]
 801129e:	b913      	cbnz	r3, 80112a6 <__sfp+0x16>
 80112a0:	4630      	mov	r0, r6
 80112a2:	f7ff ffbd 	bl	8011220 <__sinit>
 80112a6:	3648      	adds	r6, #72	; 0x48
 80112a8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80112ac:	3b01      	subs	r3, #1
 80112ae:	d503      	bpl.n	80112b8 <__sfp+0x28>
 80112b0:	6833      	ldr	r3, [r6, #0]
 80112b2:	b30b      	cbz	r3, 80112f8 <__sfp+0x68>
 80112b4:	6836      	ldr	r6, [r6, #0]
 80112b6:	e7f7      	b.n	80112a8 <__sfp+0x18>
 80112b8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80112bc:	b9d5      	cbnz	r5, 80112f4 <__sfp+0x64>
 80112be:	4b16      	ldr	r3, [pc, #88]	; (8011318 <__sfp+0x88>)
 80112c0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80112c4:	60e3      	str	r3, [r4, #12]
 80112c6:	6665      	str	r5, [r4, #100]	; 0x64
 80112c8:	f000 f84c 	bl	8011364 <__retarget_lock_init_recursive>
 80112cc:	f7ff ff96 	bl	80111fc <__sfp_lock_release>
 80112d0:	2208      	movs	r2, #8
 80112d2:	4629      	mov	r1, r5
 80112d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80112d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80112dc:	6025      	str	r5, [r4, #0]
 80112de:	61a5      	str	r5, [r4, #24]
 80112e0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80112e4:	f7fe f90a 	bl	800f4fc <memset>
 80112e8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80112ec:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80112f0:	4620      	mov	r0, r4
 80112f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80112f4:	3468      	adds	r4, #104	; 0x68
 80112f6:	e7d9      	b.n	80112ac <__sfp+0x1c>
 80112f8:	2104      	movs	r1, #4
 80112fa:	4638      	mov	r0, r7
 80112fc:	f7ff ff62 	bl	80111c4 <__sfmoreglue>
 8011300:	4604      	mov	r4, r0
 8011302:	6030      	str	r0, [r6, #0]
 8011304:	2800      	cmp	r0, #0
 8011306:	d1d5      	bne.n	80112b4 <__sfp+0x24>
 8011308:	f7ff ff78 	bl	80111fc <__sfp_lock_release>
 801130c:	230c      	movs	r3, #12
 801130e:	603b      	str	r3, [r7, #0]
 8011310:	e7ee      	b.n	80112f0 <__sfp+0x60>
 8011312:	bf00      	nop
 8011314:	08014d4c 	.word	0x08014d4c
 8011318:	ffff0001 	.word	0xffff0001

0801131c <_fwalk_reent>:
 801131c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011320:	4606      	mov	r6, r0
 8011322:	4688      	mov	r8, r1
 8011324:	2700      	movs	r7, #0
 8011326:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801132a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801132e:	f1b9 0901 	subs.w	r9, r9, #1
 8011332:	d505      	bpl.n	8011340 <_fwalk_reent+0x24>
 8011334:	6824      	ldr	r4, [r4, #0]
 8011336:	2c00      	cmp	r4, #0
 8011338:	d1f7      	bne.n	801132a <_fwalk_reent+0xe>
 801133a:	4638      	mov	r0, r7
 801133c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011340:	89ab      	ldrh	r3, [r5, #12]
 8011342:	2b01      	cmp	r3, #1
 8011344:	d907      	bls.n	8011356 <_fwalk_reent+0x3a>
 8011346:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801134a:	3301      	adds	r3, #1
 801134c:	d003      	beq.n	8011356 <_fwalk_reent+0x3a>
 801134e:	4629      	mov	r1, r5
 8011350:	4630      	mov	r0, r6
 8011352:	47c0      	blx	r8
 8011354:	4307      	orrs	r7, r0
 8011356:	3568      	adds	r5, #104	; 0x68
 8011358:	e7e9      	b.n	801132e <_fwalk_reent+0x12>
	...

0801135c <_localeconv_r>:
 801135c:	4800      	ldr	r0, [pc, #0]	; (8011360 <_localeconv_r+0x4>)
 801135e:	4770      	bx	lr
 8011360:	200001b8 	.word	0x200001b8

08011364 <__retarget_lock_init_recursive>:
 8011364:	4770      	bx	lr

08011366 <__retarget_lock_acquire_recursive>:
 8011366:	4770      	bx	lr

08011368 <__retarget_lock_release_recursive>:
 8011368:	4770      	bx	lr

0801136a <__swhatbuf_r>:
 801136a:	b570      	push	{r4, r5, r6, lr}
 801136c:	460e      	mov	r6, r1
 801136e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011372:	4614      	mov	r4, r2
 8011374:	2900      	cmp	r1, #0
 8011376:	461d      	mov	r5, r3
 8011378:	b096      	sub	sp, #88	; 0x58
 801137a:	da07      	bge.n	801138c <__swhatbuf_r+0x22>
 801137c:	2300      	movs	r3, #0
 801137e:	602b      	str	r3, [r5, #0]
 8011380:	89b3      	ldrh	r3, [r6, #12]
 8011382:	061a      	lsls	r2, r3, #24
 8011384:	d410      	bmi.n	80113a8 <__swhatbuf_r+0x3e>
 8011386:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801138a:	e00e      	b.n	80113aa <__swhatbuf_r+0x40>
 801138c:	466a      	mov	r2, sp
 801138e:	f000 ff3b 	bl	8012208 <_fstat_r>
 8011392:	2800      	cmp	r0, #0
 8011394:	dbf2      	blt.n	801137c <__swhatbuf_r+0x12>
 8011396:	9a01      	ldr	r2, [sp, #4]
 8011398:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801139c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80113a0:	425a      	negs	r2, r3
 80113a2:	415a      	adcs	r2, r3
 80113a4:	602a      	str	r2, [r5, #0]
 80113a6:	e7ee      	b.n	8011386 <__swhatbuf_r+0x1c>
 80113a8:	2340      	movs	r3, #64	; 0x40
 80113aa:	2000      	movs	r0, #0
 80113ac:	6023      	str	r3, [r4, #0]
 80113ae:	b016      	add	sp, #88	; 0x58
 80113b0:	bd70      	pop	{r4, r5, r6, pc}
	...

080113b4 <__smakebuf_r>:
 80113b4:	898b      	ldrh	r3, [r1, #12]
 80113b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80113b8:	079d      	lsls	r5, r3, #30
 80113ba:	4606      	mov	r6, r0
 80113bc:	460c      	mov	r4, r1
 80113be:	d507      	bpl.n	80113d0 <__smakebuf_r+0x1c>
 80113c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80113c4:	6023      	str	r3, [r4, #0]
 80113c6:	6123      	str	r3, [r4, #16]
 80113c8:	2301      	movs	r3, #1
 80113ca:	6163      	str	r3, [r4, #20]
 80113cc:	b002      	add	sp, #8
 80113ce:	bd70      	pop	{r4, r5, r6, pc}
 80113d0:	466a      	mov	r2, sp
 80113d2:	ab01      	add	r3, sp, #4
 80113d4:	f7ff ffc9 	bl	801136a <__swhatbuf_r>
 80113d8:	9900      	ldr	r1, [sp, #0]
 80113da:	4605      	mov	r5, r0
 80113dc:	4630      	mov	r0, r6
 80113de:	f000 fc35 	bl	8011c4c <_malloc_r>
 80113e2:	b948      	cbnz	r0, 80113f8 <__smakebuf_r+0x44>
 80113e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80113e8:	059a      	lsls	r2, r3, #22
 80113ea:	d4ef      	bmi.n	80113cc <__smakebuf_r+0x18>
 80113ec:	f023 0303 	bic.w	r3, r3, #3
 80113f0:	f043 0302 	orr.w	r3, r3, #2
 80113f4:	81a3      	strh	r3, [r4, #12]
 80113f6:	e7e3      	b.n	80113c0 <__smakebuf_r+0xc>
 80113f8:	4b0d      	ldr	r3, [pc, #52]	; (8011430 <__smakebuf_r+0x7c>)
 80113fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80113fc:	89a3      	ldrh	r3, [r4, #12]
 80113fe:	6020      	str	r0, [r4, #0]
 8011400:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011404:	81a3      	strh	r3, [r4, #12]
 8011406:	9b00      	ldr	r3, [sp, #0]
 8011408:	6120      	str	r0, [r4, #16]
 801140a:	6163      	str	r3, [r4, #20]
 801140c:	9b01      	ldr	r3, [sp, #4]
 801140e:	b15b      	cbz	r3, 8011428 <__smakebuf_r+0x74>
 8011410:	4630      	mov	r0, r6
 8011412:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011416:	f000 ff09 	bl	801222c <_isatty_r>
 801141a:	b128      	cbz	r0, 8011428 <__smakebuf_r+0x74>
 801141c:	89a3      	ldrh	r3, [r4, #12]
 801141e:	f023 0303 	bic.w	r3, r3, #3
 8011422:	f043 0301 	orr.w	r3, r3, #1
 8011426:	81a3      	strh	r3, [r4, #12]
 8011428:	89a0      	ldrh	r0, [r4, #12]
 801142a:	4305      	orrs	r5, r0
 801142c:	81a5      	strh	r5, [r4, #12]
 801142e:	e7cd      	b.n	80113cc <__smakebuf_r+0x18>
 8011430:	080111b9 	.word	0x080111b9

08011434 <malloc>:
 8011434:	4b02      	ldr	r3, [pc, #8]	; (8011440 <malloc+0xc>)
 8011436:	4601      	mov	r1, r0
 8011438:	6818      	ldr	r0, [r3, #0]
 801143a:	f000 bc07 	b.w	8011c4c <_malloc_r>
 801143e:	bf00      	nop
 8011440:	20000064 	.word	0x20000064

08011444 <memchr>:
 8011444:	4603      	mov	r3, r0
 8011446:	b510      	push	{r4, lr}
 8011448:	b2c9      	uxtb	r1, r1
 801144a:	4402      	add	r2, r0
 801144c:	4293      	cmp	r3, r2
 801144e:	4618      	mov	r0, r3
 8011450:	d101      	bne.n	8011456 <memchr+0x12>
 8011452:	2000      	movs	r0, #0
 8011454:	e003      	b.n	801145e <memchr+0x1a>
 8011456:	7804      	ldrb	r4, [r0, #0]
 8011458:	3301      	adds	r3, #1
 801145a:	428c      	cmp	r4, r1
 801145c:	d1f6      	bne.n	801144c <memchr+0x8>
 801145e:	bd10      	pop	{r4, pc}

08011460 <memmove>:
 8011460:	4288      	cmp	r0, r1
 8011462:	b510      	push	{r4, lr}
 8011464:	eb01 0402 	add.w	r4, r1, r2
 8011468:	d902      	bls.n	8011470 <memmove+0x10>
 801146a:	4284      	cmp	r4, r0
 801146c:	4623      	mov	r3, r4
 801146e:	d807      	bhi.n	8011480 <memmove+0x20>
 8011470:	1e43      	subs	r3, r0, #1
 8011472:	42a1      	cmp	r1, r4
 8011474:	d008      	beq.n	8011488 <memmove+0x28>
 8011476:	f811 2b01 	ldrb.w	r2, [r1], #1
 801147a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801147e:	e7f8      	b.n	8011472 <memmove+0x12>
 8011480:	4601      	mov	r1, r0
 8011482:	4402      	add	r2, r0
 8011484:	428a      	cmp	r2, r1
 8011486:	d100      	bne.n	801148a <memmove+0x2a>
 8011488:	bd10      	pop	{r4, pc}
 801148a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801148e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011492:	e7f7      	b.n	8011484 <memmove+0x24>

08011494 <_Balloc>:
 8011494:	b570      	push	{r4, r5, r6, lr}
 8011496:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011498:	4604      	mov	r4, r0
 801149a:	460d      	mov	r5, r1
 801149c:	b976      	cbnz	r6, 80114bc <_Balloc+0x28>
 801149e:	2010      	movs	r0, #16
 80114a0:	f7ff ffc8 	bl	8011434 <malloc>
 80114a4:	4602      	mov	r2, r0
 80114a6:	6260      	str	r0, [r4, #36]	; 0x24
 80114a8:	b920      	cbnz	r0, 80114b4 <_Balloc+0x20>
 80114aa:	2166      	movs	r1, #102	; 0x66
 80114ac:	4b17      	ldr	r3, [pc, #92]	; (801150c <_Balloc+0x78>)
 80114ae:	4818      	ldr	r0, [pc, #96]	; (8011510 <_Balloc+0x7c>)
 80114b0:	f7fd ffbc 	bl	800f42c <__assert_func>
 80114b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80114b8:	6006      	str	r6, [r0, #0]
 80114ba:	60c6      	str	r6, [r0, #12]
 80114bc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80114be:	68f3      	ldr	r3, [r6, #12]
 80114c0:	b183      	cbz	r3, 80114e4 <_Balloc+0x50>
 80114c2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114c4:	68db      	ldr	r3, [r3, #12]
 80114c6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80114ca:	b9b8      	cbnz	r0, 80114fc <_Balloc+0x68>
 80114cc:	2101      	movs	r1, #1
 80114ce:	fa01 f605 	lsl.w	r6, r1, r5
 80114d2:	1d72      	adds	r2, r6, #5
 80114d4:	4620      	mov	r0, r4
 80114d6:	0092      	lsls	r2, r2, #2
 80114d8:	f000 fb5e 	bl	8011b98 <_calloc_r>
 80114dc:	b160      	cbz	r0, 80114f8 <_Balloc+0x64>
 80114de:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80114e2:	e00e      	b.n	8011502 <_Balloc+0x6e>
 80114e4:	2221      	movs	r2, #33	; 0x21
 80114e6:	2104      	movs	r1, #4
 80114e8:	4620      	mov	r0, r4
 80114ea:	f000 fb55 	bl	8011b98 <_calloc_r>
 80114ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80114f0:	60f0      	str	r0, [r6, #12]
 80114f2:	68db      	ldr	r3, [r3, #12]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d1e4      	bne.n	80114c2 <_Balloc+0x2e>
 80114f8:	2000      	movs	r0, #0
 80114fa:	bd70      	pop	{r4, r5, r6, pc}
 80114fc:	6802      	ldr	r2, [r0, #0]
 80114fe:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8011502:	2300      	movs	r3, #0
 8011504:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011508:	e7f7      	b.n	80114fa <_Balloc+0x66>
 801150a:	bf00      	nop
 801150c:	08014da2 	.word	0x08014da2
 8011510:	08014e8c 	.word	0x08014e8c

08011514 <_Bfree>:
 8011514:	b570      	push	{r4, r5, r6, lr}
 8011516:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8011518:	4605      	mov	r5, r0
 801151a:	460c      	mov	r4, r1
 801151c:	b976      	cbnz	r6, 801153c <_Bfree+0x28>
 801151e:	2010      	movs	r0, #16
 8011520:	f7ff ff88 	bl	8011434 <malloc>
 8011524:	4602      	mov	r2, r0
 8011526:	6268      	str	r0, [r5, #36]	; 0x24
 8011528:	b920      	cbnz	r0, 8011534 <_Bfree+0x20>
 801152a:	218a      	movs	r1, #138	; 0x8a
 801152c:	4b08      	ldr	r3, [pc, #32]	; (8011550 <_Bfree+0x3c>)
 801152e:	4809      	ldr	r0, [pc, #36]	; (8011554 <_Bfree+0x40>)
 8011530:	f7fd ff7c 	bl	800f42c <__assert_func>
 8011534:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011538:	6006      	str	r6, [r0, #0]
 801153a:	60c6      	str	r6, [r0, #12]
 801153c:	b13c      	cbz	r4, 801154e <_Bfree+0x3a>
 801153e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8011540:	6862      	ldr	r2, [r4, #4]
 8011542:	68db      	ldr	r3, [r3, #12]
 8011544:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011548:	6021      	str	r1, [r4, #0]
 801154a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801154e:	bd70      	pop	{r4, r5, r6, pc}
 8011550:	08014da2 	.word	0x08014da2
 8011554:	08014e8c 	.word	0x08014e8c

08011558 <__multadd>:
 8011558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801155c:	4698      	mov	r8, r3
 801155e:	460c      	mov	r4, r1
 8011560:	2300      	movs	r3, #0
 8011562:	690e      	ldr	r6, [r1, #16]
 8011564:	4607      	mov	r7, r0
 8011566:	f101 0014 	add.w	r0, r1, #20
 801156a:	6805      	ldr	r5, [r0, #0]
 801156c:	3301      	adds	r3, #1
 801156e:	b2a9      	uxth	r1, r5
 8011570:	fb02 8101 	mla	r1, r2, r1, r8
 8011574:	0c2d      	lsrs	r5, r5, #16
 8011576:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801157a:	fb02 c505 	mla	r5, r2, r5, ip
 801157e:	b289      	uxth	r1, r1
 8011580:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8011584:	429e      	cmp	r6, r3
 8011586:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801158a:	f840 1b04 	str.w	r1, [r0], #4
 801158e:	dcec      	bgt.n	801156a <__multadd+0x12>
 8011590:	f1b8 0f00 	cmp.w	r8, #0
 8011594:	d022      	beq.n	80115dc <__multadd+0x84>
 8011596:	68a3      	ldr	r3, [r4, #8]
 8011598:	42b3      	cmp	r3, r6
 801159a:	dc19      	bgt.n	80115d0 <__multadd+0x78>
 801159c:	6861      	ldr	r1, [r4, #4]
 801159e:	4638      	mov	r0, r7
 80115a0:	3101      	adds	r1, #1
 80115a2:	f7ff ff77 	bl	8011494 <_Balloc>
 80115a6:	4605      	mov	r5, r0
 80115a8:	b928      	cbnz	r0, 80115b6 <__multadd+0x5e>
 80115aa:	4602      	mov	r2, r0
 80115ac:	21b5      	movs	r1, #181	; 0xb5
 80115ae:	4b0d      	ldr	r3, [pc, #52]	; (80115e4 <__multadd+0x8c>)
 80115b0:	480d      	ldr	r0, [pc, #52]	; (80115e8 <__multadd+0x90>)
 80115b2:	f7fd ff3b 	bl	800f42c <__assert_func>
 80115b6:	6922      	ldr	r2, [r4, #16]
 80115b8:	f104 010c 	add.w	r1, r4, #12
 80115bc:	3202      	adds	r2, #2
 80115be:	0092      	lsls	r2, r2, #2
 80115c0:	300c      	adds	r0, #12
 80115c2:	f7fd ff8d 	bl	800f4e0 <memcpy>
 80115c6:	4621      	mov	r1, r4
 80115c8:	4638      	mov	r0, r7
 80115ca:	f7ff ffa3 	bl	8011514 <_Bfree>
 80115ce:	462c      	mov	r4, r5
 80115d0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80115d4:	3601      	adds	r6, #1
 80115d6:	f8c3 8014 	str.w	r8, [r3, #20]
 80115da:	6126      	str	r6, [r4, #16]
 80115dc:	4620      	mov	r0, r4
 80115de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80115e2:	bf00      	nop
 80115e4:	08014e18 	.word	0x08014e18
 80115e8:	08014e8c 	.word	0x08014e8c

080115ec <__hi0bits>:
 80115ec:	0c02      	lsrs	r2, r0, #16
 80115ee:	0412      	lsls	r2, r2, #16
 80115f0:	4603      	mov	r3, r0
 80115f2:	b9ca      	cbnz	r2, 8011628 <__hi0bits+0x3c>
 80115f4:	0403      	lsls	r3, r0, #16
 80115f6:	2010      	movs	r0, #16
 80115f8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80115fc:	bf04      	itt	eq
 80115fe:	021b      	lsleq	r3, r3, #8
 8011600:	3008      	addeq	r0, #8
 8011602:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8011606:	bf04      	itt	eq
 8011608:	011b      	lsleq	r3, r3, #4
 801160a:	3004      	addeq	r0, #4
 801160c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8011610:	bf04      	itt	eq
 8011612:	009b      	lsleq	r3, r3, #2
 8011614:	3002      	addeq	r0, #2
 8011616:	2b00      	cmp	r3, #0
 8011618:	db05      	blt.n	8011626 <__hi0bits+0x3a>
 801161a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 801161e:	f100 0001 	add.w	r0, r0, #1
 8011622:	bf08      	it	eq
 8011624:	2020      	moveq	r0, #32
 8011626:	4770      	bx	lr
 8011628:	2000      	movs	r0, #0
 801162a:	e7e5      	b.n	80115f8 <__hi0bits+0xc>

0801162c <__lo0bits>:
 801162c:	6803      	ldr	r3, [r0, #0]
 801162e:	4602      	mov	r2, r0
 8011630:	f013 0007 	ands.w	r0, r3, #7
 8011634:	d00b      	beq.n	801164e <__lo0bits+0x22>
 8011636:	07d9      	lsls	r1, r3, #31
 8011638:	d422      	bmi.n	8011680 <__lo0bits+0x54>
 801163a:	0798      	lsls	r0, r3, #30
 801163c:	bf49      	itett	mi
 801163e:	085b      	lsrmi	r3, r3, #1
 8011640:	089b      	lsrpl	r3, r3, #2
 8011642:	2001      	movmi	r0, #1
 8011644:	6013      	strmi	r3, [r2, #0]
 8011646:	bf5c      	itt	pl
 8011648:	2002      	movpl	r0, #2
 801164a:	6013      	strpl	r3, [r2, #0]
 801164c:	4770      	bx	lr
 801164e:	b299      	uxth	r1, r3
 8011650:	b909      	cbnz	r1, 8011656 <__lo0bits+0x2a>
 8011652:	2010      	movs	r0, #16
 8011654:	0c1b      	lsrs	r3, r3, #16
 8011656:	f013 0fff 	tst.w	r3, #255	; 0xff
 801165a:	bf04      	itt	eq
 801165c:	0a1b      	lsreq	r3, r3, #8
 801165e:	3008      	addeq	r0, #8
 8011660:	0719      	lsls	r1, r3, #28
 8011662:	bf04      	itt	eq
 8011664:	091b      	lsreq	r3, r3, #4
 8011666:	3004      	addeq	r0, #4
 8011668:	0799      	lsls	r1, r3, #30
 801166a:	bf04      	itt	eq
 801166c:	089b      	lsreq	r3, r3, #2
 801166e:	3002      	addeq	r0, #2
 8011670:	07d9      	lsls	r1, r3, #31
 8011672:	d403      	bmi.n	801167c <__lo0bits+0x50>
 8011674:	085b      	lsrs	r3, r3, #1
 8011676:	f100 0001 	add.w	r0, r0, #1
 801167a:	d003      	beq.n	8011684 <__lo0bits+0x58>
 801167c:	6013      	str	r3, [r2, #0]
 801167e:	4770      	bx	lr
 8011680:	2000      	movs	r0, #0
 8011682:	4770      	bx	lr
 8011684:	2020      	movs	r0, #32
 8011686:	4770      	bx	lr

08011688 <__i2b>:
 8011688:	b510      	push	{r4, lr}
 801168a:	460c      	mov	r4, r1
 801168c:	2101      	movs	r1, #1
 801168e:	f7ff ff01 	bl	8011494 <_Balloc>
 8011692:	4602      	mov	r2, r0
 8011694:	b928      	cbnz	r0, 80116a2 <__i2b+0x1a>
 8011696:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801169a:	4b04      	ldr	r3, [pc, #16]	; (80116ac <__i2b+0x24>)
 801169c:	4804      	ldr	r0, [pc, #16]	; (80116b0 <__i2b+0x28>)
 801169e:	f7fd fec5 	bl	800f42c <__assert_func>
 80116a2:	2301      	movs	r3, #1
 80116a4:	6144      	str	r4, [r0, #20]
 80116a6:	6103      	str	r3, [r0, #16]
 80116a8:	bd10      	pop	{r4, pc}
 80116aa:	bf00      	nop
 80116ac:	08014e18 	.word	0x08014e18
 80116b0:	08014e8c 	.word	0x08014e8c

080116b4 <__multiply>:
 80116b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116b8:	4614      	mov	r4, r2
 80116ba:	690a      	ldr	r2, [r1, #16]
 80116bc:	6923      	ldr	r3, [r4, #16]
 80116be:	460d      	mov	r5, r1
 80116c0:	429a      	cmp	r2, r3
 80116c2:	bfbe      	ittt	lt
 80116c4:	460b      	movlt	r3, r1
 80116c6:	4625      	movlt	r5, r4
 80116c8:	461c      	movlt	r4, r3
 80116ca:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80116ce:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80116d2:	68ab      	ldr	r3, [r5, #8]
 80116d4:	6869      	ldr	r1, [r5, #4]
 80116d6:	eb0a 0709 	add.w	r7, sl, r9
 80116da:	42bb      	cmp	r3, r7
 80116dc:	b085      	sub	sp, #20
 80116de:	bfb8      	it	lt
 80116e0:	3101      	addlt	r1, #1
 80116e2:	f7ff fed7 	bl	8011494 <_Balloc>
 80116e6:	b930      	cbnz	r0, 80116f6 <__multiply+0x42>
 80116e8:	4602      	mov	r2, r0
 80116ea:	f240 115d 	movw	r1, #349	; 0x15d
 80116ee:	4b41      	ldr	r3, [pc, #260]	; (80117f4 <__multiply+0x140>)
 80116f0:	4841      	ldr	r0, [pc, #260]	; (80117f8 <__multiply+0x144>)
 80116f2:	f7fd fe9b 	bl	800f42c <__assert_func>
 80116f6:	f100 0614 	add.w	r6, r0, #20
 80116fa:	4633      	mov	r3, r6
 80116fc:	2200      	movs	r2, #0
 80116fe:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8011702:	4543      	cmp	r3, r8
 8011704:	d31e      	bcc.n	8011744 <__multiply+0x90>
 8011706:	f105 0c14 	add.w	ip, r5, #20
 801170a:	f104 0314 	add.w	r3, r4, #20
 801170e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8011712:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8011716:	9202      	str	r2, [sp, #8]
 8011718:	ebac 0205 	sub.w	r2, ip, r5
 801171c:	3a15      	subs	r2, #21
 801171e:	f022 0203 	bic.w	r2, r2, #3
 8011722:	3204      	adds	r2, #4
 8011724:	f105 0115 	add.w	r1, r5, #21
 8011728:	458c      	cmp	ip, r1
 801172a:	bf38      	it	cc
 801172c:	2204      	movcc	r2, #4
 801172e:	9201      	str	r2, [sp, #4]
 8011730:	9a02      	ldr	r2, [sp, #8]
 8011732:	9303      	str	r3, [sp, #12]
 8011734:	429a      	cmp	r2, r3
 8011736:	d808      	bhi.n	801174a <__multiply+0x96>
 8011738:	2f00      	cmp	r7, #0
 801173a:	dc55      	bgt.n	80117e8 <__multiply+0x134>
 801173c:	6107      	str	r7, [r0, #16]
 801173e:	b005      	add	sp, #20
 8011740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011744:	f843 2b04 	str.w	r2, [r3], #4
 8011748:	e7db      	b.n	8011702 <__multiply+0x4e>
 801174a:	f8b3 a000 	ldrh.w	sl, [r3]
 801174e:	f1ba 0f00 	cmp.w	sl, #0
 8011752:	d020      	beq.n	8011796 <__multiply+0xe2>
 8011754:	46b1      	mov	r9, r6
 8011756:	2200      	movs	r2, #0
 8011758:	f105 0e14 	add.w	lr, r5, #20
 801175c:	f85e 4b04 	ldr.w	r4, [lr], #4
 8011760:	f8d9 b000 	ldr.w	fp, [r9]
 8011764:	b2a1      	uxth	r1, r4
 8011766:	fa1f fb8b 	uxth.w	fp, fp
 801176a:	fb0a b101 	mla	r1, sl, r1, fp
 801176e:	4411      	add	r1, r2
 8011770:	f8d9 2000 	ldr.w	r2, [r9]
 8011774:	0c24      	lsrs	r4, r4, #16
 8011776:	0c12      	lsrs	r2, r2, #16
 8011778:	fb0a 2404 	mla	r4, sl, r4, r2
 801177c:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8011780:	b289      	uxth	r1, r1
 8011782:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8011786:	45f4      	cmp	ip, lr
 8011788:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801178c:	f849 1b04 	str.w	r1, [r9], #4
 8011790:	d8e4      	bhi.n	801175c <__multiply+0xa8>
 8011792:	9901      	ldr	r1, [sp, #4]
 8011794:	5072      	str	r2, [r6, r1]
 8011796:	9a03      	ldr	r2, [sp, #12]
 8011798:	3304      	adds	r3, #4
 801179a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801179e:	f1b9 0f00 	cmp.w	r9, #0
 80117a2:	d01f      	beq.n	80117e4 <__multiply+0x130>
 80117a4:	46b6      	mov	lr, r6
 80117a6:	f04f 0a00 	mov.w	sl, #0
 80117aa:	6834      	ldr	r4, [r6, #0]
 80117ac:	f105 0114 	add.w	r1, r5, #20
 80117b0:	880a      	ldrh	r2, [r1, #0]
 80117b2:	f8be b002 	ldrh.w	fp, [lr, #2]
 80117b6:	b2a4      	uxth	r4, r4
 80117b8:	fb09 b202 	mla	r2, r9, r2, fp
 80117bc:	4492      	add	sl, r2
 80117be:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80117c2:	f84e 4b04 	str.w	r4, [lr], #4
 80117c6:	f851 4b04 	ldr.w	r4, [r1], #4
 80117ca:	f8be 2000 	ldrh.w	r2, [lr]
 80117ce:	0c24      	lsrs	r4, r4, #16
 80117d0:	fb09 2404 	mla	r4, r9, r4, r2
 80117d4:	458c      	cmp	ip, r1
 80117d6:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80117da:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80117de:	d8e7      	bhi.n	80117b0 <__multiply+0xfc>
 80117e0:	9a01      	ldr	r2, [sp, #4]
 80117e2:	50b4      	str	r4, [r6, r2]
 80117e4:	3604      	adds	r6, #4
 80117e6:	e7a3      	b.n	8011730 <__multiply+0x7c>
 80117e8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d1a5      	bne.n	801173c <__multiply+0x88>
 80117f0:	3f01      	subs	r7, #1
 80117f2:	e7a1      	b.n	8011738 <__multiply+0x84>
 80117f4:	08014e18 	.word	0x08014e18
 80117f8:	08014e8c 	.word	0x08014e8c

080117fc <__pow5mult>:
 80117fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011800:	4615      	mov	r5, r2
 8011802:	f012 0203 	ands.w	r2, r2, #3
 8011806:	4606      	mov	r6, r0
 8011808:	460f      	mov	r7, r1
 801180a:	d007      	beq.n	801181c <__pow5mult+0x20>
 801180c:	4c25      	ldr	r4, [pc, #148]	; (80118a4 <__pow5mult+0xa8>)
 801180e:	3a01      	subs	r2, #1
 8011810:	2300      	movs	r3, #0
 8011812:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011816:	f7ff fe9f 	bl	8011558 <__multadd>
 801181a:	4607      	mov	r7, r0
 801181c:	10ad      	asrs	r5, r5, #2
 801181e:	d03d      	beq.n	801189c <__pow5mult+0xa0>
 8011820:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8011822:	b97c      	cbnz	r4, 8011844 <__pow5mult+0x48>
 8011824:	2010      	movs	r0, #16
 8011826:	f7ff fe05 	bl	8011434 <malloc>
 801182a:	4602      	mov	r2, r0
 801182c:	6270      	str	r0, [r6, #36]	; 0x24
 801182e:	b928      	cbnz	r0, 801183c <__pow5mult+0x40>
 8011830:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8011834:	4b1c      	ldr	r3, [pc, #112]	; (80118a8 <__pow5mult+0xac>)
 8011836:	481d      	ldr	r0, [pc, #116]	; (80118ac <__pow5mult+0xb0>)
 8011838:	f7fd fdf8 	bl	800f42c <__assert_func>
 801183c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8011840:	6004      	str	r4, [r0, #0]
 8011842:	60c4      	str	r4, [r0, #12]
 8011844:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8011848:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801184c:	b94c      	cbnz	r4, 8011862 <__pow5mult+0x66>
 801184e:	f240 2171 	movw	r1, #625	; 0x271
 8011852:	4630      	mov	r0, r6
 8011854:	f7ff ff18 	bl	8011688 <__i2b>
 8011858:	2300      	movs	r3, #0
 801185a:	4604      	mov	r4, r0
 801185c:	f8c8 0008 	str.w	r0, [r8, #8]
 8011860:	6003      	str	r3, [r0, #0]
 8011862:	f04f 0900 	mov.w	r9, #0
 8011866:	07eb      	lsls	r3, r5, #31
 8011868:	d50a      	bpl.n	8011880 <__pow5mult+0x84>
 801186a:	4639      	mov	r1, r7
 801186c:	4622      	mov	r2, r4
 801186e:	4630      	mov	r0, r6
 8011870:	f7ff ff20 	bl	80116b4 <__multiply>
 8011874:	4680      	mov	r8, r0
 8011876:	4639      	mov	r1, r7
 8011878:	4630      	mov	r0, r6
 801187a:	f7ff fe4b 	bl	8011514 <_Bfree>
 801187e:	4647      	mov	r7, r8
 8011880:	106d      	asrs	r5, r5, #1
 8011882:	d00b      	beq.n	801189c <__pow5mult+0xa0>
 8011884:	6820      	ldr	r0, [r4, #0]
 8011886:	b938      	cbnz	r0, 8011898 <__pow5mult+0x9c>
 8011888:	4622      	mov	r2, r4
 801188a:	4621      	mov	r1, r4
 801188c:	4630      	mov	r0, r6
 801188e:	f7ff ff11 	bl	80116b4 <__multiply>
 8011892:	6020      	str	r0, [r4, #0]
 8011894:	f8c0 9000 	str.w	r9, [r0]
 8011898:	4604      	mov	r4, r0
 801189a:	e7e4      	b.n	8011866 <__pow5mult+0x6a>
 801189c:	4638      	mov	r0, r7
 801189e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80118a2:	bf00      	nop
 80118a4:	08014fe0 	.word	0x08014fe0
 80118a8:	08014da2 	.word	0x08014da2
 80118ac:	08014e8c 	.word	0x08014e8c

080118b0 <__lshift>:
 80118b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80118b4:	460c      	mov	r4, r1
 80118b6:	4607      	mov	r7, r0
 80118b8:	4691      	mov	r9, r2
 80118ba:	6923      	ldr	r3, [r4, #16]
 80118bc:	6849      	ldr	r1, [r1, #4]
 80118be:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80118c2:	68a3      	ldr	r3, [r4, #8]
 80118c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80118c8:	f108 0601 	add.w	r6, r8, #1
 80118cc:	42b3      	cmp	r3, r6
 80118ce:	db0b      	blt.n	80118e8 <__lshift+0x38>
 80118d0:	4638      	mov	r0, r7
 80118d2:	f7ff fddf 	bl	8011494 <_Balloc>
 80118d6:	4605      	mov	r5, r0
 80118d8:	b948      	cbnz	r0, 80118ee <__lshift+0x3e>
 80118da:	4602      	mov	r2, r0
 80118dc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80118e0:	4b27      	ldr	r3, [pc, #156]	; (8011980 <__lshift+0xd0>)
 80118e2:	4828      	ldr	r0, [pc, #160]	; (8011984 <__lshift+0xd4>)
 80118e4:	f7fd fda2 	bl	800f42c <__assert_func>
 80118e8:	3101      	adds	r1, #1
 80118ea:	005b      	lsls	r3, r3, #1
 80118ec:	e7ee      	b.n	80118cc <__lshift+0x1c>
 80118ee:	2300      	movs	r3, #0
 80118f0:	f100 0114 	add.w	r1, r0, #20
 80118f4:	f100 0210 	add.w	r2, r0, #16
 80118f8:	4618      	mov	r0, r3
 80118fa:	4553      	cmp	r3, sl
 80118fc:	db33      	blt.n	8011966 <__lshift+0xb6>
 80118fe:	6920      	ldr	r0, [r4, #16]
 8011900:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011904:	f104 0314 	add.w	r3, r4, #20
 8011908:	f019 091f 	ands.w	r9, r9, #31
 801190c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011910:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011914:	d02b      	beq.n	801196e <__lshift+0xbe>
 8011916:	468a      	mov	sl, r1
 8011918:	2200      	movs	r2, #0
 801191a:	f1c9 0e20 	rsb	lr, r9, #32
 801191e:	6818      	ldr	r0, [r3, #0]
 8011920:	fa00 f009 	lsl.w	r0, r0, r9
 8011924:	4302      	orrs	r2, r0
 8011926:	f84a 2b04 	str.w	r2, [sl], #4
 801192a:	f853 2b04 	ldr.w	r2, [r3], #4
 801192e:	459c      	cmp	ip, r3
 8011930:	fa22 f20e 	lsr.w	r2, r2, lr
 8011934:	d8f3      	bhi.n	801191e <__lshift+0x6e>
 8011936:	ebac 0304 	sub.w	r3, ip, r4
 801193a:	3b15      	subs	r3, #21
 801193c:	f023 0303 	bic.w	r3, r3, #3
 8011940:	3304      	adds	r3, #4
 8011942:	f104 0015 	add.w	r0, r4, #21
 8011946:	4584      	cmp	ip, r0
 8011948:	bf38      	it	cc
 801194a:	2304      	movcc	r3, #4
 801194c:	50ca      	str	r2, [r1, r3]
 801194e:	b10a      	cbz	r2, 8011954 <__lshift+0xa4>
 8011950:	f108 0602 	add.w	r6, r8, #2
 8011954:	3e01      	subs	r6, #1
 8011956:	4638      	mov	r0, r7
 8011958:	4621      	mov	r1, r4
 801195a:	612e      	str	r6, [r5, #16]
 801195c:	f7ff fdda 	bl	8011514 <_Bfree>
 8011960:	4628      	mov	r0, r5
 8011962:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011966:	f842 0f04 	str.w	r0, [r2, #4]!
 801196a:	3301      	adds	r3, #1
 801196c:	e7c5      	b.n	80118fa <__lshift+0x4a>
 801196e:	3904      	subs	r1, #4
 8011970:	f853 2b04 	ldr.w	r2, [r3], #4
 8011974:	459c      	cmp	ip, r3
 8011976:	f841 2f04 	str.w	r2, [r1, #4]!
 801197a:	d8f9      	bhi.n	8011970 <__lshift+0xc0>
 801197c:	e7ea      	b.n	8011954 <__lshift+0xa4>
 801197e:	bf00      	nop
 8011980:	08014e18 	.word	0x08014e18
 8011984:	08014e8c 	.word	0x08014e8c

08011988 <__mcmp>:
 8011988:	4603      	mov	r3, r0
 801198a:	690a      	ldr	r2, [r1, #16]
 801198c:	6900      	ldr	r0, [r0, #16]
 801198e:	b530      	push	{r4, r5, lr}
 8011990:	1a80      	subs	r0, r0, r2
 8011992:	d10d      	bne.n	80119b0 <__mcmp+0x28>
 8011994:	3314      	adds	r3, #20
 8011996:	3114      	adds	r1, #20
 8011998:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801199c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80119a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80119a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80119a8:	4295      	cmp	r5, r2
 80119aa:	d002      	beq.n	80119b2 <__mcmp+0x2a>
 80119ac:	d304      	bcc.n	80119b8 <__mcmp+0x30>
 80119ae:	2001      	movs	r0, #1
 80119b0:	bd30      	pop	{r4, r5, pc}
 80119b2:	42a3      	cmp	r3, r4
 80119b4:	d3f4      	bcc.n	80119a0 <__mcmp+0x18>
 80119b6:	e7fb      	b.n	80119b0 <__mcmp+0x28>
 80119b8:	f04f 30ff 	mov.w	r0, #4294967295
 80119bc:	e7f8      	b.n	80119b0 <__mcmp+0x28>
	...

080119c0 <__mdiff>:
 80119c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119c4:	460c      	mov	r4, r1
 80119c6:	4606      	mov	r6, r0
 80119c8:	4611      	mov	r1, r2
 80119ca:	4620      	mov	r0, r4
 80119cc:	4692      	mov	sl, r2
 80119ce:	f7ff ffdb 	bl	8011988 <__mcmp>
 80119d2:	1e05      	subs	r5, r0, #0
 80119d4:	d111      	bne.n	80119fa <__mdiff+0x3a>
 80119d6:	4629      	mov	r1, r5
 80119d8:	4630      	mov	r0, r6
 80119da:	f7ff fd5b 	bl	8011494 <_Balloc>
 80119de:	4602      	mov	r2, r0
 80119e0:	b928      	cbnz	r0, 80119ee <__mdiff+0x2e>
 80119e2:	f240 2132 	movw	r1, #562	; 0x232
 80119e6:	4b3c      	ldr	r3, [pc, #240]	; (8011ad8 <__mdiff+0x118>)
 80119e8:	483c      	ldr	r0, [pc, #240]	; (8011adc <__mdiff+0x11c>)
 80119ea:	f7fd fd1f 	bl	800f42c <__assert_func>
 80119ee:	2301      	movs	r3, #1
 80119f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80119f4:	4610      	mov	r0, r2
 80119f6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80119fa:	bfa4      	itt	ge
 80119fc:	4653      	movge	r3, sl
 80119fe:	46a2      	movge	sl, r4
 8011a00:	4630      	mov	r0, r6
 8011a02:	f8da 1004 	ldr.w	r1, [sl, #4]
 8011a06:	bfa6      	itte	ge
 8011a08:	461c      	movge	r4, r3
 8011a0a:	2500      	movge	r5, #0
 8011a0c:	2501      	movlt	r5, #1
 8011a0e:	f7ff fd41 	bl	8011494 <_Balloc>
 8011a12:	4602      	mov	r2, r0
 8011a14:	b918      	cbnz	r0, 8011a1e <__mdiff+0x5e>
 8011a16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8011a1a:	4b2f      	ldr	r3, [pc, #188]	; (8011ad8 <__mdiff+0x118>)
 8011a1c:	e7e4      	b.n	80119e8 <__mdiff+0x28>
 8011a1e:	f100 0814 	add.w	r8, r0, #20
 8011a22:	f8da 7010 	ldr.w	r7, [sl, #16]
 8011a26:	60c5      	str	r5, [r0, #12]
 8011a28:	f04f 0c00 	mov.w	ip, #0
 8011a2c:	f10a 0514 	add.w	r5, sl, #20
 8011a30:	f10a 0010 	add.w	r0, sl, #16
 8011a34:	46c2      	mov	sl, r8
 8011a36:	6926      	ldr	r6, [r4, #16]
 8011a38:	f104 0914 	add.w	r9, r4, #20
 8011a3c:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8011a40:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8011a44:	f850 bf04 	ldr.w	fp, [r0, #4]!
 8011a48:	f859 3b04 	ldr.w	r3, [r9], #4
 8011a4c:	fa1f f18b 	uxth.w	r1, fp
 8011a50:	4461      	add	r1, ip
 8011a52:	fa1f fc83 	uxth.w	ip, r3
 8011a56:	0c1b      	lsrs	r3, r3, #16
 8011a58:	eba1 010c 	sub.w	r1, r1, ip
 8011a5c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8011a60:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8011a64:	b289      	uxth	r1, r1
 8011a66:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8011a6a:	454e      	cmp	r6, r9
 8011a6c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8011a70:	f84a 3b04 	str.w	r3, [sl], #4
 8011a74:	d8e6      	bhi.n	8011a44 <__mdiff+0x84>
 8011a76:	1b33      	subs	r3, r6, r4
 8011a78:	3b15      	subs	r3, #21
 8011a7a:	f023 0303 	bic.w	r3, r3, #3
 8011a7e:	3415      	adds	r4, #21
 8011a80:	3304      	adds	r3, #4
 8011a82:	42a6      	cmp	r6, r4
 8011a84:	bf38      	it	cc
 8011a86:	2304      	movcc	r3, #4
 8011a88:	441d      	add	r5, r3
 8011a8a:	4443      	add	r3, r8
 8011a8c:	461e      	mov	r6, r3
 8011a8e:	462c      	mov	r4, r5
 8011a90:	4574      	cmp	r4, lr
 8011a92:	d30e      	bcc.n	8011ab2 <__mdiff+0xf2>
 8011a94:	f10e 0103 	add.w	r1, lr, #3
 8011a98:	1b49      	subs	r1, r1, r5
 8011a9a:	f021 0103 	bic.w	r1, r1, #3
 8011a9e:	3d03      	subs	r5, #3
 8011aa0:	45ae      	cmp	lr, r5
 8011aa2:	bf38      	it	cc
 8011aa4:	2100      	movcc	r1, #0
 8011aa6:	4419      	add	r1, r3
 8011aa8:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8011aac:	b18b      	cbz	r3, 8011ad2 <__mdiff+0x112>
 8011aae:	6117      	str	r7, [r2, #16]
 8011ab0:	e7a0      	b.n	80119f4 <__mdiff+0x34>
 8011ab2:	f854 8b04 	ldr.w	r8, [r4], #4
 8011ab6:	fa1f f188 	uxth.w	r1, r8
 8011aba:	4461      	add	r1, ip
 8011abc:	1408      	asrs	r0, r1, #16
 8011abe:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8011ac2:	b289      	uxth	r1, r1
 8011ac4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011ac8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011acc:	f846 1b04 	str.w	r1, [r6], #4
 8011ad0:	e7de      	b.n	8011a90 <__mdiff+0xd0>
 8011ad2:	3f01      	subs	r7, #1
 8011ad4:	e7e8      	b.n	8011aa8 <__mdiff+0xe8>
 8011ad6:	bf00      	nop
 8011ad8:	08014e18 	.word	0x08014e18
 8011adc:	08014e8c 	.word	0x08014e8c

08011ae0 <__d2b>:
 8011ae0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8011ae4:	2101      	movs	r1, #1
 8011ae6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 8011aea:	4690      	mov	r8, r2
 8011aec:	461d      	mov	r5, r3
 8011aee:	f7ff fcd1 	bl	8011494 <_Balloc>
 8011af2:	4604      	mov	r4, r0
 8011af4:	b930      	cbnz	r0, 8011b04 <__d2b+0x24>
 8011af6:	4602      	mov	r2, r0
 8011af8:	f240 310a 	movw	r1, #778	; 0x30a
 8011afc:	4b24      	ldr	r3, [pc, #144]	; (8011b90 <__d2b+0xb0>)
 8011afe:	4825      	ldr	r0, [pc, #148]	; (8011b94 <__d2b+0xb4>)
 8011b00:	f7fd fc94 	bl	800f42c <__assert_func>
 8011b04:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8011b08:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8011b0c:	bb2d      	cbnz	r5, 8011b5a <__d2b+0x7a>
 8011b0e:	9301      	str	r3, [sp, #4]
 8011b10:	f1b8 0300 	subs.w	r3, r8, #0
 8011b14:	d026      	beq.n	8011b64 <__d2b+0x84>
 8011b16:	4668      	mov	r0, sp
 8011b18:	9300      	str	r3, [sp, #0]
 8011b1a:	f7ff fd87 	bl	801162c <__lo0bits>
 8011b1e:	9900      	ldr	r1, [sp, #0]
 8011b20:	b1f0      	cbz	r0, 8011b60 <__d2b+0x80>
 8011b22:	9a01      	ldr	r2, [sp, #4]
 8011b24:	f1c0 0320 	rsb	r3, r0, #32
 8011b28:	fa02 f303 	lsl.w	r3, r2, r3
 8011b2c:	430b      	orrs	r3, r1
 8011b2e:	40c2      	lsrs	r2, r0
 8011b30:	6163      	str	r3, [r4, #20]
 8011b32:	9201      	str	r2, [sp, #4]
 8011b34:	9b01      	ldr	r3, [sp, #4]
 8011b36:	2b00      	cmp	r3, #0
 8011b38:	bf14      	ite	ne
 8011b3a:	2102      	movne	r1, #2
 8011b3c:	2101      	moveq	r1, #1
 8011b3e:	61a3      	str	r3, [r4, #24]
 8011b40:	6121      	str	r1, [r4, #16]
 8011b42:	b1c5      	cbz	r5, 8011b76 <__d2b+0x96>
 8011b44:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8011b48:	4405      	add	r5, r0
 8011b4a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011b4e:	603d      	str	r5, [r7, #0]
 8011b50:	6030      	str	r0, [r6, #0]
 8011b52:	4620      	mov	r0, r4
 8011b54:	b002      	add	sp, #8
 8011b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011b5e:	e7d6      	b.n	8011b0e <__d2b+0x2e>
 8011b60:	6161      	str	r1, [r4, #20]
 8011b62:	e7e7      	b.n	8011b34 <__d2b+0x54>
 8011b64:	a801      	add	r0, sp, #4
 8011b66:	f7ff fd61 	bl	801162c <__lo0bits>
 8011b6a:	2101      	movs	r1, #1
 8011b6c:	9b01      	ldr	r3, [sp, #4]
 8011b6e:	6121      	str	r1, [r4, #16]
 8011b70:	6163      	str	r3, [r4, #20]
 8011b72:	3020      	adds	r0, #32
 8011b74:	e7e5      	b.n	8011b42 <__d2b+0x62>
 8011b76:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8011b7a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011b7e:	6038      	str	r0, [r7, #0]
 8011b80:	6918      	ldr	r0, [r3, #16]
 8011b82:	f7ff fd33 	bl	80115ec <__hi0bits>
 8011b86:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8011b8a:	6031      	str	r1, [r6, #0]
 8011b8c:	e7e1      	b.n	8011b52 <__d2b+0x72>
 8011b8e:	bf00      	nop
 8011b90:	08014e18 	.word	0x08014e18
 8011b94:	08014e8c 	.word	0x08014e8c

08011b98 <_calloc_r>:
 8011b98:	b538      	push	{r3, r4, r5, lr}
 8011b9a:	fb02 f501 	mul.w	r5, r2, r1
 8011b9e:	4629      	mov	r1, r5
 8011ba0:	f000 f854 	bl	8011c4c <_malloc_r>
 8011ba4:	4604      	mov	r4, r0
 8011ba6:	b118      	cbz	r0, 8011bb0 <_calloc_r+0x18>
 8011ba8:	462a      	mov	r2, r5
 8011baa:	2100      	movs	r1, #0
 8011bac:	f7fd fca6 	bl	800f4fc <memset>
 8011bb0:	4620      	mov	r0, r4
 8011bb2:	bd38      	pop	{r3, r4, r5, pc}

08011bb4 <_free_r>:
 8011bb4:	b538      	push	{r3, r4, r5, lr}
 8011bb6:	4605      	mov	r5, r0
 8011bb8:	2900      	cmp	r1, #0
 8011bba:	d043      	beq.n	8011c44 <_free_r+0x90>
 8011bbc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011bc0:	1f0c      	subs	r4, r1, #4
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	bfb8      	it	lt
 8011bc6:	18e4      	addlt	r4, r4, r3
 8011bc8:	f000 fb64 	bl	8012294 <__malloc_lock>
 8011bcc:	4a1e      	ldr	r2, [pc, #120]	; (8011c48 <_free_r+0x94>)
 8011bce:	6813      	ldr	r3, [r2, #0]
 8011bd0:	4610      	mov	r0, r2
 8011bd2:	b933      	cbnz	r3, 8011be2 <_free_r+0x2e>
 8011bd4:	6063      	str	r3, [r4, #4]
 8011bd6:	6014      	str	r4, [r2, #0]
 8011bd8:	4628      	mov	r0, r5
 8011bda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011bde:	f000 bb5f 	b.w	80122a0 <__malloc_unlock>
 8011be2:	42a3      	cmp	r3, r4
 8011be4:	d90a      	bls.n	8011bfc <_free_r+0x48>
 8011be6:	6821      	ldr	r1, [r4, #0]
 8011be8:	1862      	adds	r2, r4, r1
 8011bea:	4293      	cmp	r3, r2
 8011bec:	bf01      	itttt	eq
 8011bee:	681a      	ldreq	r2, [r3, #0]
 8011bf0:	685b      	ldreq	r3, [r3, #4]
 8011bf2:	1852      	addeq	r2, r2, r1
 8011bf4:	6022      	streq	r2, [r4, #0]
 8011bf6:	6063      	str	r3, [r4, #4]
 8011bf8:	6004      	str	r4, [r0, #0]
 8011bfa:	e7ed      	b.n	8011bd8 <_free_r+0x24>
 8011bfc:	461a      	mov	r2, r3
 8011bfe:	685b      	ldr	r3, [r3, #4]
 8011c00:	b10b      	cbz	r3, 8011c06 <_free_r+0x52>
 8011c02:	42a3      	cmp	r3, r4
 8011c04:	d9fa      	bls.n	8011bfc <_free_r+0x48>
 8011c06:	6811      	ldr	r1, [r2, #0]
 8011c08:	1850      	adds	r0, r2, r1
 8011c0a:	42a0      	cmp	r0, r4
 8011c0c:	d10b      	bne.n	8011c26 <_free_r+0x72>
 8011c0e:	6820      	ldr	r0, [r4, #0]
 8011c10:	4401      	add	r1, r0
 8011c12:	1850      	adds	r0, r2, r1
 8011c14:	4283      	cmp	r3, r0
 8011c16:	6011      	str	r1, [r2, #0]
 8011c18:	d1de      	bne.n	8011bd8 <_free_r+0x24>
 8011c1a:	6818      	ldr	r0, [r3, #0]
 8011c1c:	685b      	ldr	r3, [r3, #4]
 8011c1e:	4401      	add	r1, r0
 8011c20:	6011      	str	r1, [r2, #0]
 8011c22:	6053      	str	r3, [r2, #4]
 8011c24:	e7d8      	b.n	8011bd8 <_free_r+0x24>
 8011c26:	d902      	bls.n	8011c2e <_free_r+0x7a>
 8011c28:	230c      	movs	r3, #12
 8011c2a:	602b      	str	r3, [r5, #0]
 8011c2c:	e7d4      	b.n	8011bd8 <_free_r+0x24>
 8011c2e:	6820      	ldr	r0, [r4, #0]
 8011c30:	1821      	adds	r1, r4, r0
 8011c32:	428b      	cmp	r3, r1
 8011c34:	bf01      	itttt	eq
 8011c36:	6819      	ldreq	r1, [r3, #0]
 8011c38:	685b      	ldreq	r3, [r3, #4]
 8011c3a:	1809      	addeq	r1, r1, r0
 8011c3c:	6021      	streq	r1, [r4, #0]
 8011c3e:	6063      	str	r3, [r4, #4]
 8011c40:	6054      	str	r4, [r2, #4]
 8011c42:	e7c9      	b.n	8011bd8 <_free_r+0x24>
 8011c44:	bd38      	pop	{r3, r4, r5, pc}
 8011c46:	bf00      	nop
 8011c48:	200038a0 	.word	0x200038a0

08011c4c <_malloc_r>:
 8011c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011c4e:	1ccd      	adds	r5, r1, #3
 8011c50:	f025 0503 	bic.w	r5, r5, #3
 8011c54:	3508      	adds	r5, #8
 8011c56:	2d0c      	cmp	r5, #12
 8011c58:	bf38      	it	cc
 8011c5a:	250c      	movcc	r5, #12
 8011c5c:	2d00      	cmp	r5, #0
 8011c5e:	4606      	mov	r6, r0
 8011c60:	db01      	blt.n	8011c66 <_malloc_r+0x1a>
 8011c62:	42a9      	cmp	r1, r5
 8011c64:	d903      	bls.n	8011c6e <_malloc_r+0x22>
 8011c66:	230c      	movs	r3, #12
 8011c68:	6033      	str	r3, [r6, #0]
 8011c6a:	2000      	movs	r0, #0
 8011c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011c6e:	f000 fb11 	bl	8012294 <__malloc_lock>
 8011c72:	4921      	ldr	r1, [pc, #132]	; (8011cf8 <_malloc_r+0xac>)
 8011c74:	680a      	ldr	r2, [r1, #0]
 8011c76:	4614      	mov	r4, r2
 8011c78:	b99c      	cbnz	r4, 8011ca2 <_malloc_r+0x56>
 8011c7a:	4f20      	ldr	r7, [pc, #128]	; (8011cfc <_malloc_r+0xb0>)
 8011c7c:	683b      	ldr	r3, [r7, #0]
 8011c7e:	b923      	cbnz	r3, 8011c8a <_malloc_r+0x3e>
 8011c80:	4621      	mov	r1, r4
 8011c82:	4630      	mov	r0, r6
 8011c84:	f000 fa06 	bl	8012094 <_sbrk_r>
 8011c88:	6038      	str	r0, [r7, #0]
 8011c8a:	4629      	mov	r1, r5
 8011c8c:	4630      	mov	r0, r6
 8011c8e:	f000 fa01 	bl	8012094 <_sbrk_r>
 8011c92:	1c43      	adds	r3, r0, #1
 8011c94:	d123      	bne.n	8011cde <_malloc_r+0x92>
 8011c96:	230c      	movs	r3, #12
 8011c98:	4630      	mov	r0, r6
 8011c9a:	6033      	str	r3, [r6, #0]
 8011c9c:	f000 fb00 	bl	80122a0 <__malloc_unlock>
 8011ca0:	e7e3      	b.n	8011c6a <_malloc_r+0x1e>
 8011ca2:	6823      	ldr	r3, [r4, #0]
 8011ca4:	1b5b      	subs	r3, r3, r5
 8011ca6:	d417      	bmi.n	8011cd8 <_malloc_r+0x8c>
 8011ca8:	2b0b      	cmp	r3, #11
 8011caa:	d903      	bls.n	8011cb4 <_malloc_r+0x68>
 8011cac:	6023      	str	r3, [r4, #0]
 8011cae:	441c      	add	r4, r3
 8011cb0:	6025      	str	r5, [r4, #0]
 8011cb2:	e004      	b.n	8011cbe <_malloc_r+0x72>
 8011cb4:	6863      	ldr	r3, [r4, #4]
 8011cb6:	42a2      	cmp	r2, r4
 8011cb8:	bf0c      	ite	eq
 8011cba:	600b      	streq	r3, [r1, #0]
 8011cbc:	6053      	strne	r3, [r2, #4]
 8011cbe:	4630      	mov	r0, r6
 8011cc0:	f000 faee 	bl	80122a0 <__malloc_unlock>
 8011cc4:	f104 000b 	add.w	r0, r4, #11
 8011cc8:	1d23      	adds	r3, r4, #4
 8011cca:	f020 0007 	bic.w	r0, r0, #7
 8011cce:	1ac2      	subs	r2, r0, r3
 8011cd0:	d0cc      	beq.n	8011c6c <_malloc_r+0x20>
 8011cd2:	1a1b      	subs	r3, r3, r0
 8011cd4:	50a3      	str	r3, [r4, r2]
 8011cd6:	e7c9      	b.n	8011c6c <_malloc_r+0x20>
 8011cd8:	4622      	mov	r2, r4
 8011cda:	6864      	ldr	r4, [r4, #4]
 8011cdc:	e7cc      	b.n	8011c78 <_malloc_r+0x2c>
 8011cde:	1cc4      	adds	r4, r0, #3
 8011ce0:	f024 0403 	bic.w	r4, r4, #3
 8011ce4:	42a0      	cmp	r0, r4
 8011ce6:	d0e3      	beq.n	8011cb0 <_malloc_r+0x64>
 8011ce8:	1a21      	subs	r1, r4, r0
 8011cea:	4630      	mov	r0, r6
 8011cec:	f000 f9d2 	bl	8012094 <_sbrk_r>
 8011cf0:	3001      	adds	r0, #1
 8011cf2:	d1dd      	bne.n	8011cb0 <_malloc_r+0x64>
 8011cf4:	e7cf      	b.n	8011c96 <_malloc_r+0x4a>
 8011cf6:	bf00      	nop
 8011cf8:	200038a0 	.word	0x200038a0
 8011cfc:	200038a4 	.word	0x200038a4

08011d00 <_realloc_r>:
 8011d00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011d02:	4607      	mov	r7, r0
 8011d04:	4614      	mov	r4, r2
 8011d06:	460e      	mov	r6, r1
 8011d08:	b921      	cbnz	r1, 8011d14 <_realloc_r+0x14>
 8011d0a:	4611      	mov	r1, r2
 8011d0c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8011d10:	f7ff bf9c 	b.w	8011c4c <_malloc_r>
 8011d14:	b922      	cbnz	r2, 8011d20 <_realloc_r+0x20>
 8011d16:	f7ff ff4d 	bl	8011bb4 <_free_r>
 8011d1a:	4625      	mov	r5, r4
 8011d1c:	4628      	mov	r0, r5
 8011d1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011d20:	f000 fac4 	bl	80122ac <_malloc_usable_size_r>
 8011d24:	42a0      	cmp	r0, r4
 8011d26:	d20f      	bcs.n	8011d48 <_realloc_r+0x48>
 8011d28:	4621      	mov	r1, r4
 8011d2a:	4638      	mov	r0, r7
 8011d2c:	f7ff ff8e 	bl	8011c4c <_malloc_r>
 8011d30:	4605      	mov	r5, r0
 8011d32:	2800      	cmp	r0, #0
 8011d34:	d0f2      	beq.n	8011d1c <_realloc_r+0x1c>
 8011d36:	4631      	mov	r1, r6
 8011d38:	4622      	mov	r2, r4
 8011d3a:	f7fd fbd1 	bl	800f4e0 <memcpy>
 8011d3e:	4631      	mov	r1, r6
 8011d40:	4638      	mov	r0, r7
 8011d42:	f7ff ff37 	bl	8011bb4 <_free_r>
 8011d46:	e7e9      	b.n	8011d1c <_realloc_r+0x1c>
 8011d48:	4635      	mov	r5, r6
 8011d4a:	e7e7      	b.n	8011d1c <_realloc_r+0x1c>

08011d4c <__ssputs_r>:
 8011d4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d50:	688e      	ldr	r6, [r1, #8]
 8011d52:	4682      	mov	sl, r0
 8011d54:	429e      	cmp	r6, r3
 8011d56:	460c      	mov	r4, r1
 8011d58:	4690      	mov	r8, r2
 8011d5a:	461f      	mov	r7, r3
 8011d5c:	d838      	bhi.n	8011dd0 <__ssputs_r+0x84>
 8011d5e:	898a      	ldrh	r2, [r1, #12]
 8011d60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011d64:	d032      	beq.n	8011dcc <__ssputs_r+0x80>
 8011d66:	6825      	ldr	r5, [r4, #0]
 8011d68:	6909      	ldr	r1, [r1, #16]
 8011d6a:	3301      	adds	r3, #1
 8011d6c:	eba5 0901 	sub.w	r9, r5, r1
 8011d70:	6965      	ldr	r5, [r4, #20]
 8011d72:	444b      	add	r3, r9
 8011d74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011d78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011d7c:	106d      	asrs	r5, r5, #1
 8011d7e:	429d      	cmp	r5, r3
 8011d80:	bf38      	it	cc
 8011d82:	461d      	movcc	r5, r3
 8011d84:	0553      	lsls	r3, r2, #21
 8011d86:	d531      	bpl.n	8011dec <__ssputs_r+0xa0>
 8011d88:	4629      	mov	r1, r5
 8011d8a:	f7ff ff5f 	bl	8011c4c <_malloc_r>
 8011d8e:	4606      	mov	r6, r0
 8011d90:	b950      	cbnz	r0, 8011da8 <__ssputs_r+0x5c>
 8011d92:	230c      	movs	r3, #12
 8011d94:	f04f 30ff 	mov.w	r0, #4294967295
 8011d98:	f8ca 3000 	str.w	r3, [sl]
 8011d9c:	89a3      	ldrh	r3, [r4, #12]
 8011d9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011da2:	81a3      	strh	r3, [r4, #12]
 8011da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011da8:	464a      	mov	r2, r9
 8011daa:	6921      	ldr	r1, [r4, #16]
 8011dac:	f7fd fb98 	bl	800f4e0 <memcpy>
 8011db0:	89a3      	ldrh	r3, [r4, #12]
 8011db2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8011db6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011dba:	81a3      	strh	r3, [r4, #12]
 8011dbc:	6126      	str	r6, [r4, #16]
 8011dbe:	444e      	add	r6, r9
 8011dc0:	6026      	str	r6, [r4, #0]
 8011dc2:	463e      	mov	r6, r7
 8011dc4:	6165      	str	r5, [r4, #20]
 8011dc6:	eba5 0509 	sub.w	r5, r5, r9
 8011dca:	60a5      	str	r5, [r4, #8]
 8011dcc:	42be      	cmp	r6, r7
 8011dce:	d900      	bls.n	8011dd2 <__ssputs_r+0x86>
 8011dd0:	463e      	mov	r6, r7
 8011dd2:	4632      	mov	r2, r6
 8011dd4:	4641      	mov	r1, r8
 8011dd6:	6820      	ldr	r0, [r4, #0]
 8011dd8:	f7ff fb42 	bl	8011460 <memmove>
 8011ddc:	68a3      	ldr	r3, [r4, #8]
 8011dde:	6822      	ldr	r2, [r4, #0]
 8011de0:	1b9b      	subs	r3, r3, r6
 8011de2:	4432      	add	r2, r6
 8011de4:	2000      	movs	r0, #0
 8011de6:	60a3      	str	r3, [r4, #8]
 8011de8:	6022      	str	r2, [r4, #0]
 8011dea:	e7db      	b.n	8011da4 <__ssputs_r+0x58>
 8011dec:	462a      	mov	r2, r5
 8011dee:	f7ff ff87 	bl	8011d00 <_realloc_r>
 8011df2:	4606      	mov	r6, r0
 8011df4:	2800      	cmp	r0, #0
 8011df6:	d1e1      	bne.n	8011dbc <__ssputs_r+0x70>
 8011df8:	4650      	mov	r0, sl
 8011dfa:	6921      	ldr	r1, [r4, #16]
 8011dfc:	f7ff feda 	bl	8011bb4 <_free_r>
 8011e00:	e7c7      	b.n	8011d92 <__ssputs_r+0x46>
	...

08011e04 <_svfiprintf_r>:
 8011e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e08:	4698      	mov	r8, r3
 8011e0a:	898b      	ldrh	r3, [r1, #12]
 8011e0c:	4607      	mov	r7, r0
 8011e0e:	061b      	lsls	r3, r3, #24
 8011e10:	460d      	mov	r5, r1
 8011e12:	4614      	mov	r4, r2
 8011e14:	b09d      	sub	sp, #116	; 0x74
 8011e16:	d50e      	bpl.n	8011e36 <_svfiprintf_r+0x32>
 8011e18:	690b      	ldr	r3, [r1, #16]
 8011e1a:	b963      	cbnz	r3, 8011e36 <_svfiprintf_r+0x32>
 8011e1c:	2140      	movs	r1, #64	; 0x40
 8011e1e:	f7ff ff15 	bl	8011c4c <_malloc_r>
 8011e22:	6028      	str	r0, [r5, #0]
 8011e24:	6128      	str	r0, [r5, #16]
 8011e26:	b920      	cbnz	r0, 8011e32 <_svfiprintf_r+0x2e>
 8011e28:	230c      	movs	r3, #12
 8011e2a:	603b      	str	r3, [r7, #0]
 8011e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e30:	e0d1      	b.n	8011fd6 <_svfiprintf_r+0x1d2>
 8011e32:	2340      	movs	r3, #64	; 0x40
 8011e34:	616b      	str	r3, [r5, #20]
 8011e36:	2300      	movs	r3, #0
 8011e38:	9309      	str	r3, [sp, #36]	; 0x24
 8011e3a:	2320      	movs	r3, #32
 8011e3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011e40:	2330      	movs	r3, #48	; 0x30
 8011e42:	f04f 0901 	mov.w	r9, #1
 8011e46:	f8cd 800c 	str.w	r8, [sp, #12]
 8011e4a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8011ff0 <_svfiprintf_r+0x1ec>
 8011e4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011e52:	4623      	mov	r3, r4
 8011e54:	469a      	mov	sl, r3
 8011e56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011e5a:	b10a      	cbz	r2, 8011e60 <_svfiprintf_r+0x5c>
 8011e5c:	2a25      	cmp	r2, #37	; 0x25
 8011e5e:	d1f9      	bne.n	8011e54 <_svfiprintf_r+0x50>
 8011e60:	ebba 0b04 	subs.w	fp, sl, r4
 8011e64:	d00b      	beq.n	8011e7e <_svfiprintf_r+0x7a>
 8011e66:	465b      	mov	r3, fp
 8011e68:	4622      	mov	r2, r4
 8011e6a:	4629      	mov	r1, r5
 8011e6c:	4638      	mov	r0, r7
 8011e6e:	f7ff ff6d 	bl	8011d4c <__ssputs_r>
 8011e72:	3001      	adds	r0, #1
 8011e74:	f000 80aa 	beq.w	8011fcc <_svfiprintf_r+0x1c8>
 8011e78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011e7a:	445a      	add	r2, fp
 8011e7c:	9209      	str	r2, [sp, #36]	; 0x24
 8011e7e:	f89a 3000 	ldrb.w	r3, [sl]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	f000 80a2 	beq.w	8011fcc <_svfiprintf_r+0x1c8>
 8011e88:	2300      	movs	r3, #0
 8011e8a:	f04f 32ff 	mov.w	r2, #4294967295
 8011e8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011e92:	f10a 0a01 	add.w	sl, sl, #1
 8011e96:	9304      	str	r3, [sp, #16]
 8011e98:	9307      	str	r3, [sp, #28]
 8011e9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011e9e:	931a      	str	r3, [sp, #104]	; 0x68
 8011ea0:	4654      	mov	r4, sl
 8011ea2:	2205      	movs	r2, #5
 8011ea4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011ea8:	4851      	ldr	r0, [pc, #324]	; (8011ff0 <_svfiprintf_r+0x1ec>)
 8011eaa:	f7ff facb 	bl	8011444 <memchr>
 8011eae:	9a04      	ldr	r2, [sp, #16]
 8011eb0:	b9d8      	cbnz	r0, 8011eea <_svfiprintf_r+0xe6>
 8011eb2:	06d0      	lsls	r0, r2, #27
 8011eb4:	bf44      	itt	mi
 8011eb6:	2320      	movmi	r3, #32
 8011eb8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ebc:	0711      	lsls	r1, r2, #28
 8011ebe:	bf44      	itt	mi
 8011ec0:	232b      	movmi	r3, #43	; 0x2b
 8011ec2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011ec6:	f89a 3000 	ldrb.w	r3, [sl]
 8011eca:	2b2a      	cmp	r3, #42	; 0x2a
 8011ecc:	d015      	beq.n	8011efa <_svfiprintf_r+0xf6>
 8011ece:	4654      	mov	r4, sl
 8011ed0:	2000      	movs	r0, #0
 8011ed2:	f04f 0c0a 	mov.w	ip, #10
 8011ed6:	9a07      	ldr	r2, [sp, #28]
 8011ed8:	4621      	mov	r1, r4
 8011eda:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011ede:	3b30      	subs	r3, #48	; 0x30
 8011ee0:	2b09      	cmp	r3, #9
 8011ee2:	d94e      	bls.n	8011f82 <_svfiprintf_r+0x17e>
 8011ee4:	b1b0      	cbz	r0, 8011f14 <_svfiprintf_r+0x110>
 8011ee6:	9207      	str	r2, [sp, #28]
 8011ee8:	e014      	b.n	8011f14 <_svfiprintf_r+0x110>
 8011eea:	eba0 0308 	sub.w	r3, r0, r8
 8011eee:	fa09 f303 	lsl.w	r3, r9, r3
 8011ef2:	4313      	orrs	r3, r2
 8011ef4:	46a2      	mov	sl, r4
 8011ef6:	9304      	str	r3, [sp, #16]
 8011ef8:	e7d2      	b.n	8011ea0 <_svfiprintf_r+0x9c>
 8011efa:	9b03      	ldr	r3, [sp, #12]
 8011efc:	1d19      	adds	r1, r3, #4
 8011efe:	681b      	ldr	r3, [r3, #0]
 8011f00:	9103      	str	r1, [sp, #12]
 8011f02:	2b00      	cmp	r3, #0
 8011f04:	bfbb      	ittet	lt
 8011f06:	425b      	neglt	r3, r3
 8011f08:	f042 0202 	orrlt.w	r2, r2, #2
 8011f0c:	9307      	strge	r3, [sp, #28]
 8011f0e:	9307      	strlt	r3, [sp, #28]
 8011f10:	bfb8      	it	lt
 8011f12:	9204      	strlt	r2, [sp, #16]
 8011f14:	7823      	ldrb	r3, [r4, #0]
 8011f16:	2b2e      	cmp	r3, #46	; 0x2e
 8011f18:	d10c      	bne.n	8011f34 <_svfiprintf_r+0x130>
 8011f1a:	7863      	ldrb	r3, [r4, #1]
 8011f1c:	2b2a      	cmp	r3, #42	; 0x2a
 8011f1e:	d135      	bne.n	8011f8c <_svfiprintf_r+0x188>
 8011f20:	9b03      	ldr	r3, [sp, #12]
 8011f22:	3402      	adds	r4, #2
 8011f24:	1d1a      	adds	r2, r3, #4
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	9203      	str	r2, [sp, #12]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	bfb8      	it	lt
 8011f2e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011f32:	9305      	str	r3, [sp, #20]
 8011f34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8012000 <_svfiprintf_r+0x1fc>
 8011f38:	2203      	movs	r2, #3
 8011f3a:	4650      	mov	r0, sl
 8011f3c:	7821      	ldrb	r1, [r4, #0]
 8011f3e:	f7ff fa81 	bl	8011444 <memchr>
 8011f42:	b140      	cbz	r0, 8011f56 <_svfiprintf_r+0x152>
 8011f44:	2340      	movs	r3, #64	; 0x40
 8011f46:	eba0 000a 	sub.w	r0, r0, sl
 8011f4a:	fa03 f000 	lsl.w	r0, r3, r0
 8011f4e:	9b04      	ldr	r3, [sp, #16]
 8011f50:	3401      	adds	r4, #1
 8011f52:	4303      	orrs	r3, r0
 8011f54:	9304      	str	r3, [sp, #16]
 8011f56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011f5a:	2206      	movs	r2, #6
 8011f5c:	4825      	ldr	r0, [pc, #148]	; (8011ff4 <_svfiprintf_r+0x1f0>)
 8011f5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011f62:	f7ff fa6f 	bl	8011444 <memchr>
 8011f66:	2800      	cmp	r0, #0
 8011f68:	d038      	beq.n	8011fdc <_svfiprintf_r+0x1d8>
 8011f6a:	4b23      	ldr	r3, [pc, #140]	; (8011ff8 <_svfiprintf_r+0x1f4>)
 8011f6c:	bb1b      	cbnz	r3, 8011fb6 <_svfiprintf_r+0x1b2>
 8011f6e:	9b03      	ldr	r3, [sp, #12]
 8011f70:	3307      	adds	r3, #7
 8011f72:	f023 0307 	bic.w	r3, r3, #7
 8011f76:	3308      	adds	r3, #8
 8011f78:	9303      	str	r3, [sp, #12]
 8011f7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f7c:	4433      	add	r3, r6
 8011f7e:	9309      	str	r3, [sp, #36]	; 0x24
 8011f80:	e767      	b.n	8011e52 <_svfiprintf_r+0x4e>
 8011f82:	460c      	mov	r4, r1
 8011f84:	2001      	movs	r0, #1
 8011f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8011f8a:	e7a5      	b.n	8011ed8 <_svfiprintf_r+0xd4>
 8011f8c:	2300      	movs	r3, #0
 8011f8e:	f04f 0c0a 	mov.w	ip, #10
 8011f92:	4619      	mov	r1, r3
 8011f94:	3401      	adds	r4, #1
 8011f96:	9305      	str	r3, [sp, #20]
 8011f98:	4620      	mov	r0, r4
 8011f9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f9e:	3a30      	subs	r2, #48	; 0x30
 8011fa0:	2a09      	cmp	r2, #9
 8011fa2:	d903      	bls.n	8011fac <_svfiprintf_r+0x1a8>
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d0c5      	beq.n	8011f34 <_svfiprintf_r+0x130>
 8011fa8:	9105      	str	r1, [sp, #20]
 8011faa:	e7c3      	b.n	8011f34 <_svfiprintf_r+0x130>
 8011fac:	4604      	mov	r4, r0
 8011fae:	2301      	movs	r3, #1
 8011fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8011fb4:	e7f0      	b.n	8011f98 <_svfiprintf_r+0x194>
 8011fb6:	ab03      	add	r3, sp, #12
 8011fb8:	9300      	str	r3, [sp, #0]
 8011fba:	462a      	mov	r2, r5
 8011fbc:	4638      	mov	r0, r7
 8011fbe:	4b0f      	ldr	r3, [pc, #60]	; (8011ffc <_svfiprintf_r+0x1f8>)
 8011fc0:	a904      	add	r1, sp, #16
 8011fc2:	f7fd fc99 	bl	800f8f8 <_printf_float>
 8011fc6:	1c42      	adds	r2, r0, #1
 8011fc8:	4606      	mov	r6, r0
 8011fca:	d1d6      	bne.n	8011f7a <_svfiprintf_r+0x176>
 8011fcc:	89ab      	ldrh	r3, [r5, #12]
 8011fce:	065b      	lsls	r3, r3, #25
 8011fd0:	f53f af2c 	bmi.w	8011e2c <_svfiprintf_r+0x28>
 8011fd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011fd6:	b01d      	add	sp, #116	; 0x74
 8011fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011fdc:	ab03      	add	r3, sp, #12
 8011fde:	9300      	str	r3, [sp, #0]
 8011fe0:	462a      	mov	r2, r5
 8011fe2:	4638      	mov	r0, r7
 8011fe4:	4b05      	ldr	r3, [pc, #20]	; (8011ffc <_svfiprintf_r+0x1f8>)
 8011fe6:	a904      	add	r1, sp, #16
 8011fe8:	f7fd ff22 	bl	800fe30 <_printf_i>
 8011fec:	e7eb      	b.n	8011fc6 <_svfiprintf_r+0x1c2>
 8011fee:	bf00      	nop
 8011ff0:	08014d50 	.word	0x08014d50
 8011ff4:	08014d5a 	.word	0x08014d5a
 8011ff8:	0800f8f9 	.word	0x0800f8f9
 8011ffc:	08011d4d 	.word	0x08011d4d
 8012000:	08014d56 	.word	0x08014d56

08012004 <_putc_r>:
 8012004:	b570      	push	{r4, r5, r6, lr}
 8012006:	460d      	mov	r5, r1
 8012008:	4614      	mov	r4, r2
 801200a:	4606      	mov	r6, r0
 801200c:	b118      	cbz	r0, 8012016 <_putc_r+0x12>
 801200e:	6983      	ldr	r3, [r0, #24]
 8012010:	b90b      	cbnz	r3, 8012016 <_putc_r+0x12>
 8012012:	f7ff f905 	bl	8011220 <__sinit>
 8012016:	4b1c      	ldr	r3, [pc, #112]	; (8012088 <_putc_r+0x84>)
 8012018:	429c      	cmp	r4, r3
 801201a:	d124      	bne.n	8012066 <_putc_r+0x62>
 801201c:	6874      	ldr	r4, [r6, #4]
 801201e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012020:	07d8      	lsls	r0, r3, #31
 8012022:	d405      	bmi.n	8012030 <_putc_r+0x2c>
 8012024:	89a3      	ldrh	r3, [r4, #12]
 8012026:	0599      	lsls	r1, r3, #22
 8012028:	d402      	bmi.n	8012030 <_putc_r+0x2c>
 801202a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801202c:	f7ff f99b 	bl	8011366 <__retarget_lock_acquire_recursive>
 8012030:	68a3      	ldr	r3, [r4, #8]
 8012032:	3b01      	subs	r3, #1
 8012034:	2b00      	cmp	r3, #0
 8012036:	60a3      	str	r3, [r4, #8]
 8012038:	da05      	bge.n	8012046 <_putc_r+0x42>
 801203a:	69a2      	ldr	r2, [r4, #24]
 801203c:	4293      	cmp	r3, r2
 801203e:	db1c      	blt.n	801207a <_putc_r+0x76>
 8012040:	b2eb      	uxtb	r3, r5
 8012042:	2b0a      	cmp	r3, #10
 8012044:	d019      	beq.n	801207a <_putc_r+0x76>
 8012046:	6823      	ldr	r3, [r4, #0]
 8012048:	1c5a      	adds	r2, r3, #1
 801204a:	6022      	str	r2, [r4, #0]
 801204c:	701d      	strb	r5, [r3, #0]
 801204e:	b2ed      	uxtb	r5, r5
 8012050:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012052:	07da      	lsls	r2, r3, #31
 8012054:	d405      	bmi.n	8012062 <_putc_r+0x5e>
 8012056:	89a3      	ldrh	r3, [r4, #12]
 8012058:	059b      	lsls	r3, r3, #22
 801205a:	d402      	bmi.n	8012062 <_putc_r+0x5e>
 801205c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801205e:	f7ff f983 	bl	8011368 <__retarget_lock_release_recursive>
 8012062:	4628      	mov	r0, r5
 8012064:	bd70      	pop	{r4, r5, r6, pc}
 8012066:	4b09      	ldr	r3, [pc, #36]	; (801208c <_putc_r+0x88>)
 8012068:	429c      	cmp	r4, r3
 801206a:	d101      	bne.n	8012070 <_putc_r+0x6c>
 801206c:	68b4      	ldr	r4, [r6, #8]
 801206e:	e7d6      	b.n	801201e <_putc_r+0x1a>
 8012070:	4b07      	ldr	r3, [pc, #28]	; (8012090 <_putc_r+0x8c>)
 8012072:	429c      	cmp	r4, r3
 8012074:	bf08      	it	eq
 8012076:	68f4      	ldreq	r4, [r6, #12]
 8012078:	e7d1      	b.n	801201e <_putc_r+0x1a>
 801207a:	4629      	mov	r1, r5
 801207c:	4622      	mov	r2, r4
 801207e:	4630      	mov	r0, r6
 8012080:	f7fe f872 	bl	8010168 <__swbuf_r>
 8012084:	4605      	mov	r5, r0
 8012086:	e7e3      	b.n	8012050 <_putc_r+0x4c>
 8012088:	08014e4c 	.word	0x08014e4c
 801208c:	08014e6c 	.word	0x08014e6c
 8012090:	08014e2c 	.word	0x08014e2c

08012094 <_sbrk_r>:
 8012094:	b538      	push	{r3, r4, r5, lr}
 8012096:	2300      	movs	r3, #0
 8012098:	4d05      	ldr	r5, [pc, #20]	; (80120b0 <_sbrk_r+0x1c>)
 801209a:	4604      	mov	r4, r0
 801209c:	4608      	mov	r0, r1
 801209e:	602b      	str	r3, [r5, #0]
 80120a0:	f7f3 fd08 	bl	8005ab4 <_sbrk>
 80120a4:	1c43      	adds	r3, r0, #1
 80120a6:	d102      	bne.n	80120ae <_sbrk_r+0x1a>
 80120a8:	682b      	ldr	r3, [r5, #0]
 80120aa:	b103      	cbz	r3, 80120ae <_sbrk_r+0x1a>
 80120ac:	6023      	str	r3, [r4, #0]
 80120ae:	bd38      	pop	{r3, r4, r5, pc}
 80120b0:	20003b9c 	.word	0x20003b9c

080120b4 <_raise_r>:
 80120b4:	291f      	cmp	r1, #31
 80120b6:	b538      	push	{r3, r4, r5, lr}
 80120b8:	4604      	mov	r4, r0
 80120ba:	460d      	mov	r5, r1
 80120bc:	d904      	bls.n	80120c8 <_raise_r+0x14>
 80120be:	2316      	movs	r3, #22
 80120c0:	6003      	str	r3, [r0, #0]
 80120c2:	f04f 30ff 	mov.w	r0, #4294967295
 80120c6:	bd38      	pop	{r3, r4, r5, pc}
 80120c8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80120ca:	b112      	cbz	r2, 80120d2 <_raise_r+0x1e>
 80120cc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80120d0:	b94b      	cbnz	r3, 80120e6 <_raise_r+0x32>
 80120d2:	4620      	mov	r0, r4
 80120d4:	f000 f830 	bl	8012138 <_getpid_r>
 80120d8:	462a      	mov	r2, r5
 80120da:	4601      	mov	r1, r0
 80120dc:	4620      	mov	r0, r4
 80120de:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80120e2:	f000 b817 	b.w	8012114 <_kill_r>
 80120e6:	2b01      	cmp	r3, #1
 80120e8:	d00a      	beq.n	8012100 <_raise_r+0x4c>
 80120ea:	1c59      	adds	r1, r3, #1
 80120ec:	d103      	bne.n	80120f6 <_raise_r+0x42>
 80120ee:	2316      	movs	r3, #22
 80120f0:	6003      	str	r3, [r0, #0]
 80120f2:	2001      	movs	r0, #1
 80120f4:	e7e7      	b.n	80120c6 <_raise_r+0x12>
 80120f6:	2400      	movs	r4, #0
 80120f8:	4628      	mov	r0, r5
 80120fa:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80120fe:	4798      	blx	r3
 8012100:	2000      	movs	r0, #0
 8012102:	e7e0      	b.n	80120c6 <_raise_r+0x12>

08012104 <raise>:
 8012104:	4b02      	ldr	r3, [pc, #8]	; (8012110 <raise+0xc>)
 8012106:	4601      	mov	r1, r0
 8012108:	6818      	ldr	r0, [r3, #0]
 801210a:	f7ff bfd3 	b.w	80120b4 <_raise_r>
 801210e:	bf00      	nop
 8012110:	20000064 	.word	0x20000064

08012114 <_kill_r>:
 8012114:	b538      	push	{r3, r4, r5, lr}
 8012116:	2300      	movs	r3, #0
 8012118:	4d06      	ldr	r5, [pc, #24]	; (8012134 <_kill_r+0x20>)
 801211a:	4604      	mov	r4, r0
 801211c:	4608      	mov	r0, r1
 801211e:	4611      	mov	r1, r2
 8012120:	602b      	str	r3, [r5, #0]
 8012122:	f7f3 fc44 	bl	80059ae <_kill>
 8012126:	1c43      	adds	r3, r0, #1
 8012128:	d102      	bne.n	8012130 <_kill_r+0x1c>
 801212a:	682b      	ldr	r3, [r5, #0]
 801212c:	b103      	cbz	r3, 8012130 <_kill_r+0x1c>
 801212e:	6023      	str	r3, [r4, #0]
 8012130:	bd38      	pop	{r3, r4, r5, pc}
 8012132:	bf00      	nop
 8012134:	20003b9c 	.word	0x20003b9c

08012138 <_getpid_r>:
 8012138:	f7f3 bc32 	b.w	80059a0 <_getpid>

0801213c <__sread>:
 801213c:	b510      	push	{r4, lr}
 801213e:	460c      	mov	r4, r1
 8012140:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012144:	f000 f8ba 	bl	80122bc <_read_r>
 8012148:	2800      	cmp	r0, #0
 801214a:	bfab      	itete	ge
 801214c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801214e:	89a3      	ldrhlt	r3, [r4, #12]
 8012150:	181b      	addge	r3, r3, r0
 8012152:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012156:	bfac      	ite	ge
 8012158:	6563      	strge	r3, [r4, #84]	; 0x54
 801215a:	81a3      	strhlt	r3, [r4, #12]
 801215c:	bd10      	pop	{r4, pc}

0801215e <__swrite>:
 801215e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012162:	461f      	mov	r7, r3
 8012164:	898b      	ldrh	r3, [r1, #12]
 8012166:	4605      	mov	r5, r0
 8012168:	05db      	lsls	r3, r3, #23
 801216a:	460c      	mov	r4, r1
 801216c:	4616      	mov	r6, r2
 801216e:	d505      	bpl.n	801217c <__swrite+0x1e>
 8012170:	2302      	movs	r3, #2
 8012172:	2200      	movs	r2, #0
 8012174:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012178:	f000 f868 	bl	801224c <_lseek_r>
 801217c:	89a3      	ldrh	r3, [r4, #12]
 801217e:	4632      	mov	r2, r6
 8012180:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012184:	81a3      	strh	r3, [r4, #12]
 8012186:	4628      	mov	r0, r5
 8012188:	463b      	mov	r3, r7
 801218a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801218e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012192:	f000 b817 	b.w	80121c4 <_write_r>

08012196 <__sseek>:
 8012196:	b510      	push	{r4, lr}
 8012198:	460c      	mov	r4, r1
 801219a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801219e:	f000 f855 	bl	801224c <_lseek_r>
 80121a2:	1c43      	adds	r3, r0, #1
 80121a4:	89a3      	ldrh	r3, [r4, #12]
 80121a6:	bf15      	itete	ne
 80121a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80121aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80121ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80121b2:	81a3      	strheq	r3, [r4, #12]
 80121b4:	bf18      	it	ne
 80121b6:	81a3      	strhne	r3, [r4, #12]
 80121b8:	bd10      	pop	{r4, pc}

080121ba <__sclose>:
 80121ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121be:	f000 b813 	b.w	80121e8 <_close_r>
	...

080121c4 <_write_r>:
 80121c4:	b538      	push	{r3, r4, r5, lr}
 80121c6:	4604      	mov	r4, r0
 80121c8:	4608      	mov	r0, r1
 80121ca:	4611      	mov	r1, r2
 80121cc:	2200      	movs	r2, #0
 80121ce:	4d05      	ldr	r5, [pc, #20]	; (80121e4 <_write_r+0x20>)
 80121d0:	602a      	str	r2, [r5, #0]
 80121d2:	461a      	mov	r2, r3
 80121d4:	f7f3 fc22 	bl	8005a1c <_write>
 80121d8:	1c43      	adds	r3, r0, #1
 80121da:	d102      	bne.n	80121e2 <_write_r+0x1e>
 80121dc:	682b      	ldr	r3, [r5, #0]
 80121de:	b103      	cbz	r3, 80121e2 <_write_r+0x1e>
 80121e0:	6023      	str	r3, [r4, #0]
 80121e2:	bd38      	pop	{r3, r4, r5, pc}
 80121e4:	20003b9c 	.word	0x20003b9c

080121e8 <_close_r>:
 80121e8:	b538      	push	{r3, r4, r5, lr}
 80121ea:	2300      	movs	r3, #0
 80121ec:	4d05      	ldr	r5, [pc, #20]	; (8012204 <_close_r+0x1c>)
 80121ee:	4604      	mov	r4, r0
 80121f0:	4608      	mov	r0, r1
 80121f2:	602b      	str	r3, [r5, #0]
 80121f4:	f7f3 fc2e 	bl	8005a54 <_close>
 80121f8:	1c43      	adds	r3, r0, #1
 80121fa:	d102      	bne.n	8012202 <_close_r+0x1a>
 80121fc:	682b      	ldr	r3, [r5, #0]
 80121fe:	b103      	cbz	r3, 8012202 <_close_r+0x1a>
 8012200:	6023      	str	r3, [r4, #0]
 8012202:	bd38      	pop	{r3, r4, r5, pc}
 8012204:	20003b9c 	.word	0x20003b9c

08012208 <_fstat_r>:
 8012208:	b538      	push	{r3, r4, r5, lr}
 801220a:	2300      	movs	r3, #0
 801220c:	4d06      	ldr	r5, [pc, #24]	; (8012228 <_fstat_r+0x20>)
 801220e:	4604      	mov	r4, r0
 8012210:	4608      	mov	r0, r1
 8012212:	4611      	mov	r1, r2
 8012214:	602b      	str	r3, [r5, #0]
 8012216:	f7f3 fc28 	bl	8005a6a <_fstat>
 801221a:	1c43      	adds	r3, r0, #1
 801221c:	d102      	bne.n	8012224 <_fstat_r+0x1c>
 801221e:	682b      	ldr	r3, [r5, #0]
 8012220:	b103      	cbz	r3, 8012224 <_fstat_r+0x1c>
 8012222:	6023      	str	r3, [r4, #0]
 8012224:	bd38      	pop	{r3, r4, r5, pc}
 8012226:	bf00      	nop
 8012228:	20003b9c 	.word	0x20003b9c

0801222c <_isatty_r>:
 801222c:	b538      	push	{r3, r4, r5, lr}
 801222e:	2300      	movs	r3, #0
 8012230:	4d05      	ldr	r5, [pc, #20]	; (8012248 <_isatty_r+0x1c>)
 8012232:	4604      	mov	r4, r0
 8012234:	4608      	mov	r0, r1
 8012236:	602b      	str	r3, [r5, #0]
 8012238:	f7f3 fc26 	bl	8005a88 <_isatty>
 801223c:	1c43      	adds	r3, r0, #1
 801223e:	d102      	bne.n	8012246 <_isatty_r+0x1a>
 8012240:	682b      	ldr	r3, [r5, #0]
 8012242:	b103      	cbz	r3, 8012246 <_isatty_r+0x1a>
 8012244:	6023      	str	r3, [r4, #0]
 8012246:	bd38      	pop	{r3, r4, r5, pc}
 8012248:	20003b9c 	.word	0x20003b9c

0801224c <_lseek_r>:
 801224c:	b538      	push	{r3, r4, r5, lr}
 801224e:	4604      	mov	r4, r0
 8012250:	4608      	mov	r0, r1
 8012252:	4611      	mov	r1, r2
 8012254:	2200      	movs	r2, #0
 8012256:	4d05      	ldr	r5, [pc, #20]	; (801226c <_lseek_r+0x20>)
 8012258:	602a      	str	r2, [r5, #0]
 801225a:	461a      	mov	r2, r3
 801225c:	f7f3 fc1e 	bl	8005a9c <_lseek>
 8012260:	1c43      	adds	r3, r0, #1
 8012262:	d102      	bne.n	801226a <_lseek_r+0x1e>
 8012264:	682b      	ldr	r3, [r5, #0]
 8012266:	b103      	cbz	r3, 801226a <_lseek_r+0x1e>
 8012268:	6023      	str	r3, [r4, #0]
 801226a:	bd38      	pop	{r3, r4, r5, pc}
 801226c:	20003b9c 	.word	0x20003b9c

08012270 <__ascii_mbtowc>:
 8012270:	b082      	sub	sp, #8
 8012272:	b901      	cbnz	r1, 8012276 <__ascii_mbtowc+0x6>
 8012274:	a901      	add	r1, sp, #4
 8012276:	b142      	cbz	r2, 801228a <__ascii_mbtowc+0x1a>
 8012278:	b14b      	cbz	r3, 801228e <__ascii_mbtowc+0x1e>
 801227a:	7813      	ldrb	r3, [r2, #0]
 801227c:	600b      	str	r3, [r1, #0]
 801227e:	7812      	ldrb	r2, [r2, #0]
 8012280:	1e10      	subs	r0, r2, #0
 8012282:	bf18      	it	ne
 8012284:	2001      	movne	r0, #1
 8012286:	b002      	add	sp, #8
 8012288:	4770      	bx	lr
 801228a:	4610      	mov	r0, r2
 801228c:	e7fb      	b.n	8012286 <__ascii_mbtowc+0x16>
 801228e:	f06f 0001 	mvn.w	r0, #1
 8012292:	e7f8      	b.n	8012286 <__ascii_mbtowc+0x16>

08012294 <__malloc_lock>:
 8012294:	4801      	ldr	r0, [pc, #4]	; (801229c <__malloc_lock+0x8>)
 8012296:	f7ff b866 	b.w	8011366 <__retarget_lock_acquire_recursive>
 801229a:	bf00      	nop
 801229c:	20003b94 	.word	0x20003b94

080122a0 <__malloc_unlock>:
 80122a0:	4801      	ldr	r0, [pc, #4]	; (80122a8 <__malloc_unlock+0x8>)
 80122a2:	f7ff b861 	b.w	8011368 <__retarget_lock_release_recursive>
 80122a6:	bf00      	nop
 80122a8:	20003b94 	.word	0x20003b94

080122ac <_malloc_usable_size_r>:
 80122ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80122b0:	1f18      	subs	r0, r3, #4
 80122b2:	2b00      	cmp	r3, #0
 80122b4:	bfbc      	itt	lt
 80122b6:	580b      	ldrlt	r3, [r1, r0]
 80122b8:	18c0      	addlt	r0, r0, r3
 80122ba:	4770      	bx	lr

080122bc <_read_r>:
 80122bc:	b538      	push	{r3, r4, r5, lr}
 80122be:	4604      	mov	r4, r0
 80122c0:	4608      	mov	r0, r1
 80122c2:	4611      	mov	r1, r2
 80122c4:	2200      	movs	r2, #0
 80122c6:	4d05      	ldr	r5, [pc, #20]	; (80122dc <_read_r+0x20>)
 80122c8:	602a      	str	r2, [r5, #0]
 80122ca:	461a      	mov	r2, r3
 80122cc:	f7f3 fb89 	bl	80059e2 <_read>
 80122d0:	1c43      	adds	r3, r0, #1
 80122d2:	d102      	bne.n	80122da <_read_r+0x1e>
 80122d4:	682b      	ldr	r3, [r5, #0]
 80122d6:	b103      	cbz	r3, 80122da <_read_r+0x1e>
 80122d8:	6023      	str	r3, [r4, #0]
 80122da:	bd38      	pop	{r3, r4, r5, pc}
 80122dc:	20003b9c 	.word	0x20003b9c

080122e0 <__ascii_wctomb>:
 80122e0:	4603      	mov	r3, r0
 80122e2:	4608      	mov	r0, r1
 80122e4:	b141      	cbz	r1, 80122f8 <__ascii_wctomb+0x18>
 80122e6:	2aff      	cmp	r2, #255	; 0xff
 80122e8:	d904      	bls.n	80122f4 <__ascii_wctomb+0x14>
 80122ea:	228a      	movs	r2, #138	; 0x8a
 80122ec:	f04f 30ff 	mov.w	r0, #4294967295
 80122f0:	601a      	str	r2, [r3, #0]
 80122f2:	4770      	bx	lr
 80122f4:	2001      	movs	r0, #1
 80122f6:	700a      	strb	r2, [r1, #0]
 80122f8:	4770      	bx	lr
	...

080122fc <pow>:
 80122fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012300:	461f      	mov	r7, r3
 8012302:	4680      	mov	r8, r0
 8012304:	4689      	mov	r9, r1
 8012306:	4616      	mov	r6, r2
 8012308:	f000 f8a6 	bl	8012458 <__ieee754_pow>
 801230c:	4b4d      	ldr	r3, [pc, #308]	; (8012444 <pow+0x148>)
 801230e:	4604      	mov	r4, r0
 8012310:	f993 3000 	ldrsb.w	r3, [r3]
 8012314:	460d      	mov	r5, r1
 8012316:	3301      	adds	r3, #1
 8012318:	d015      	beq.n	8012346 <pow+0x4a>
 801231a:	4632      	mov	r2, r6
 801231c:	463b      	mov	r3, r7
 801231e:	4630      	mov	r0, r6
 8012320:	4639      	mov	r1, r7
 8012322:	f7ee fbed 	bl	8000b00 <__aeabi_dcmpun>
 8012326:	b970      	cbnz	r0, 8012346 <pow+0x4a>
 8012328:	4642      	mov	r2, r8
 801232a:	464b      	mov	r3, r9
 801232c:	4640      	mov	r0, r8
 801232e:	4649      	mov	r1, r9
 8012330:	f7ee fbe6 	bl	8000b00 <__aeabi_dcmpun>
 8012334:	2200      	movs	r2, #0
 8012336:	2300      	movs	r3, #0
 8012338:	b148      	cbz	r0, 801234e <pow+0x52>
 801233a:	4630      	mov	r0, r6
 801233c:	4639      	mov	r1, r7
 801233e:	f7ee fbad 	bl	8000a9c <__aeabi_dcmpeq>
 8012342:	2800      	cmp	r0, #0
 8012344:	d17b      	bne.n	801243e <pow+0x142>
 8012346:	4620      	mov	r0, r4
 8012348:	4629      	mov	r1, r5
 801234a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801234e:	4640      	mov	r0, r8
 8012350:	4649      	mov	r1, r9
 8012352:	f7ee fba3 	bl	8000a9c <__aeabi_dcmpeq>
 8012356:	b1e0      	cbz	r0, 8012392 <pow+0x96>
 8012358:	2200      	movs	r2, #0
 801235a:	2300      	movs	r3, #0
 801235c:	4630      	mov	r0, r6
 801235e:	4639      	mov	r1, r7
 8012360:	f7ee fb9c 	bl	8000a9c <__aeabi_dcmpeq>
 8012364:	2800      	cmp	r0, #0
 8012366:	d16a      	bne.n	801243e <pow+0x142>
 8012368:	4630      	mov	r0, r6
 801236a:	4639      	mov	r1, r7
 801236c:	f000 fe39 	bl	8012fe2 <finite>
 8012370:	2800      	cmp	r0, #0
 8012372:	d0e8      	beq.n	8012346 <pow+0x4a>
 8012374:	2200      	movs	r2, #0
 8012376:	2300      	movs	r3, #0
 8012378:	4630      	mov	r0, r6
 801237a:	4639      	mov	r1, r7
 801237c:	f7ee fb98 	bl	8000ab0 <__aeabi_dcmplt>
 8012380:	2800      	cmp	r0, #0
 8012382:	d0e0      	beq.n	8012346 <pow+0x4a>
 8012384:	f7fd f870 	bl	800f468 <__errno>
 8012388:	2321      	movs	r3, #33	; 0x21
 801238a:	2400      	movs	r4, #0
 801238c:	6003      	str	r3, [r0, #0]
 801238e:	4d2e      	ldr	r5, [pc, #184]	; (8012448 <pow+0x14c>)
 8012390:	e7d9      	b.n	8012346 <pow+0x4a>
 8012392:	4620      	mov	r0, r4
 8012394:	4629      	mov	r1, r5
 8012396:	f000 fe24 	bl	8012fe2 <finite>
 801239a:	bba8      	cbnz	r0, 8012408 <pow+0x10c>
 801239c:	4640      	mov	r0, r8
 801239e:	4649      	mov	r1, r9
 80123a0:	f000 fe1f 	bl	8012fe2 <finite>
 80123a4:	b380      	cbz	r0, 8012408 <pow+0x10c>
 80123a6:	4630      	mov	r0, r6
 80123a8:	4639      	mov	r1, r7
 80123aa:	f000 fe1a 	bl	8012fe2 <finite>
 80123ae:	b358      	cbz	r0, 8012408 <pow+0x10c>
 80123b0:	4622      	mov	r2, r4
 80123b2:	462b      	mov	r3, r5
 80123b4:	4620      	mov	r0, r4
 80123b6:	4629      	mov	r1, r5
 80123b8:	f7ee fba2 	bl	8000b00 <__aeabi_dcmpun>
 80123bc:	b160      	cbz	r0, 80123d8 <pow+0xdc>
 80123be:	f7fd f853 	bl	800f468 <__errno>
 80123c2:	2321      	movs	r3, #33	; 0x21
 80123c4:	2200      	movs	r2, #0
 80123c6:	6003      	str	r3, [r0, #0]
 80123c8:	2300      	movs	r3, #0
 80123ca:	4610      	mov	r0, r2
 80123cc:	4619      	mov	r1, r3
 80123ce:	f7ee fa27 	bl	8000820 <__aeabi_ddiv>
 80123d2:	4604      	mov	r4, r0
 80123d4:	460d      	mov	r5, r1
 80123d6:	e7b6      	b.n	8012346 <pow+0x4a>
 80123d8:	f7fd f846 	bl	800f468 <__errno>
 80123dc:	2322      	movs	r3, #34	; 0x22
 80123de:	2200      	movs	r2, #0
 80123e0:	6003      	str	r3, [r0, #0]
 80123e2:	4649      	mov	r1, r9
 80123e4:	2300      	movs	r3, #0
 80123e6:	4640      	mov	r0, r8
 80123e8:	f7ee fb62 	bl	8000ab0 <__aeabi_dcmplt>
 80123ec:	2400      	movs	r4, #0
 80123ee:	b148      	cbz	r0, 8012404 <pow+0x108>
 80123f0:	4630      	mov	r0, r6
 80123f2:	4639      	mov	r1, r7
 80123f4:	f000 fe02 	bl	8012ffc <rint>
 80123f8:	4632      	mov	r2, r6
 80123fa:	463b      	mov	r3, r7
 80123fc:	f7ee fb4e 	bl	8000a9c <__aeabi_dcmpeq>
 8012400:	2800      	cmp	r0, #0
 8012402:	d0c4      	beq.n	801238e <pow+0x92>
 8012404:	4d11      	ldr	r5, [pc, #68]	; (801244c <pow+0x150>)
 8012406:	e79e      	b.n	8012346 <pow+0x4a>
 8012408:	2200      	movs	r2, #0
 801240a:	2300      	movs	r3, #0
 801240c:	4620      	mov	r0, r4
 801240e:	4629      	mov	r1, r5
 8012410:	f7ee fb44 	bl	8000a9c <__aeabi_dcmpeq>
 8012414:	2800      	cmp	r0, #0
 8012416:	d096      	beq.n	8012346 <pow+0x4a>
 8012418:	4640      	mov	r0, r8
 801241a:	4649      	mov	r1, r9
 801241c:	f000 fde1 	bl	8012fe2 <finite>
 8012420:	2800      	cmp	r0, #0
 8012422:	d090      	beq.n	8012346 <pow+0x4a>
 8012424:	4630      	mov	r0, r6
 8012426:	4639      	mov	r1, r7
 8012428:	f000 fddb 	bl	8012fe2 <finite>
 801242c:	2800      	cmp	r0, #0
 801242e:	d08a      	beq.n	8012346 <pow+0x4a>
 8012430:	f7fd f81a 	bl	800f468 <__errno>
 8012434:	2322      	movs	r3, #34	; 0x22
 8012436:	2400      	movs	r4, #0
 8012438:	2500      	movs	r5, #0
 801243a:	6003      	str	r3, [r0, #0]
 801243c:	e783      	b.n	8012346 <pow+0x4a>
 801243e:	2400      	movs	r4, #0
 8012440:	4d03      	ldr	r5, [pc, #12]	; (8012450 <pow+0x154>)
 8012442:	e780      	b.n	8012346 <pow+0x4a>
 8012444:	20000234 	.word	0x20000234
 8012448:	fff00000 	.word	0xfff00000
 801244c:	7ff00000 	.word	0x7ff00000
 8012450:	3ff00000 	.word	0x3ff00000
 8012454:	00000000 	.word	0x00000000

08012458 <__ieee754_pow>:
 8012458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801245c:	b093      	sub	sp, #76	; 0x4c
 801245e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012462:	e9dd 2602 	ldrd	r2, r6, [sp, #8]
 8012466:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 801246a:	ea55 0302 	orrs.w	r3, r5, r2
 801246e:	4607      	mov	r7, r0
 8012470:	4688      	mov	r8, r1
 8012472:	f000 84bf 	beq.w	8012df4 <__ieee754_pow+0x99c>
 8012476:	4b7e      	ldr	r3, [pc, #504]	; (8012670 <__ieee754_pow+0x218>)
 8012478:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 801247c:	429c      	cmp	r4, r3
 801247e:	4689      	mov	r9, r1
 8012480:	4682      	mov	sl, r0
 8012482:	dc09      	bgt.n	8012498 <__ieee754_pow+0x40>
 8012484:	d103      	bne.n	801248e <__ieee754_pow+0x36>
 8012486:	b978      	cbnz	r0, 80124a8 <__ieee754_pow+0x50>
 8012488:	42a5      	cmp	r5, r4
 801248a:	dd02      	ble.n	8012492 <__ieee754_pow+0x3a>
 801248c:	e00c      	b.n	80124a8 <__ieee754_pow+0x50>
 801248e:	429d      	cmp	r5, r3
 8012490:	dc02      	bgt.n	8012498 <__ieee754_pow+0x40>
 8012492:	429d      	cmp	r5, r3
 8012494:	d10e      	bne.n	80124b4 <__ieee754_pow+0x5c>
 8012496:	b16a      	cbz	r2, 80124b4 <__ieee754_pow+0x5c>
 8012498:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801249c:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80124a0:	ea54 030a 	orrs.w	r3, r4, sl
 80124a4:	f000 84a6 	beq.w	8012df4 <__ieee754_pow+0x99c>
 80124a8:	4872      	ldr	r0, [pc, #456]	; (8012674 <__ieee754_pow+0x21c>)
 80124aa:	b013      	add	sp, #76	; 0x4c
 80124ac:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124b0:	f000 bd9e 	b.w	8012ff0 <nan>
 80124b4:	f1b9 0f00 	cmp.w	r9, #0
 80124b8:	da39      	bge.n	801252e <__ieee754_pow+0xd6>
 80124ba:	4b6f      	ldr	r3, [pc, #444]	; (8012678 <__ieee754_pow+0x220>)
 80124bc:	429d      	cmp	r5, r3
 80124be:	dc54      	bgt.n	801256a <__ieee754_pow+0x112>
 80124c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80124c4:	429d      	cmp	r5, r3
 80124c6:	f340 84a6 	ble.w	8012e16 <__ieee754_pow+0x9be>
 80124ca:	152b      	asrs	r3, r5, #20
 80124cc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80124d0:	2b14      	cmp	r3, #20
 80124d2:	dd0f      	ble.n	80124f4 <__ieee754_pow+0x9c>
 80124d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80124d8:	fa22 f103 	lsr.w	r1, r2, r3
 80124dc:	fa01 f303 	lsl.w	r3, r1, r3
 80124e0:	4293      	cmp	r3, r2
 80124e2:	f040 8498 	bne.w	8012e16 <__ieee754_pow+0x9be>
 80124e6:	f001 0101 	and.w	r1, r1, #1
 80124ea:	f1c1 0302 	rsb	r3, r1, #2
 80124ee:	9300      	str	r3, [sp, #0]
 80124f0:	b182      	cbz	r2, 8012514 <__ieee754_pow+0xbc>
 80124f2:	e05e      	b.n	80125b2 <__ieee754_pow+0x15a>
 80124f4:	2a00      	cmp	r2, #0
 80124f6:	d15a      	bne.n	80125ae <__ieee754_pow+0x156>
 80124f8:	f1c3 0314 	rsb	r3, r3, #20
 80124fc:	fa45 f103 	asr.w	r1, r5, r3
 8012500:	fa01 f303 	lsl.w	r3, r1, r3
 8012504:	42ab      	cmp	r3, r5
 8012506:	f040 8483 	bne.w	8012e10 <__ieee754_pow+0x9b8>
 801250a:	f001 0101 	and.w	r1, r1, #1
 801250e:	f1c1 0302 	rsb	r3, r1, #2
 8012512:	9300      	str	r3, [sp, #0]
 8012514:	4b59      	ldr	r3, [pc, #356]	; (801267c <__ieee754_pow+0x224>)
 8012516:	429d      	cmp	r5, r3
 8012518:	d130      	bne.n	801257c <__ieee754_pow+0x124>
 801251a:	2e00      	cmp	r6, #0
 801251c:	f280 8474 	bge.w	8012e08 <__ieee754_pow+0x9b0>
 8012520:	463a      	mov	r2, r7
 8012522:	4643      	mov	r3, r8
 8012524:	2000      	movs	r0, #0
 8012526:	4955      	ldr	r1, [pc, #340]	; (801267c <__ieee754_pow+0x224>)
 8012528:	f7ee f97a 	bl	8000820 <__aeabi_ddiv>
 801252c:	e02f      	b.n	801258e <__ieee754_pow+0x136>
 801252e:	2300      	movs	r3, #0
 8012530:	9300      	str	r3, [sp, #0]
 8012532:	2a00      	cmp	r2, #0
 8012534:	d13d      	bne.n	80125b2 <__ieee754_pow+0x15a>
 8012536:	4b4e      	ldr	r3, [pc, #312]	; (8012670 <__ieee754_pow+0x218>)
 8012538:	429d      	cmp	r5, r3
 801253a:	d1eb      	bne.n	8012514 <__ieee754_pow+0xbc>
 801253c:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8012540:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8012544:	ea53 030a 	orrs.w	r3, r3, sl
 8012548:	f000 8454 	beq.w	8012df4 <__ieee754_pow+0x99c>
 801254c:	4b4c      	ldr	r3, [pc, #304]	; (8012680 <__ieee754_pow+0x228>)
 801254e:	429c      	cmp	r4, r3
 8012550:	dd0d      	ble.n	801256e <__ieee754_pow+0x116>
 8012552:	2e00      	cmp	r6, #0
 8012554:	f280 8454 	bge.w	8012e00 <__ieee754_pow+0x9a8>
 8012558:	f04f 0b00 	mov.w	fp, #0
 801255c:	f04f 0c00 	mov.w	ip, #0
 8012560:	4658      	mov	r0, fp
 8012562:	4661      	mov	r1, ip
 8012564:	b013      	add	sp, #76	; 0x4c
 8012566:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801256a:	2302      	movs	r3, #2
 801256c:	e7e0      	b.n	8012530 <__ieee754_pow+0xd8>
 801256e:	2e00      	cmp	r6, #0
 8012570:	daf2      	bge.n	8012558 <__ieee754_pow+0x100>
 8012572:	e9dd b302 	ldrd	fp, r3, [sp, #8]
 8012576:	f103 4c00 	add.w	ip, r3, #2147483648	; 0x80000000
 801257a:	e7f1      	b.n	8012560 <__ieee754_pow+0x108>
 801257c:	f1b6 4f80 	cmp.w	r6, #1073741824	; 0x40000000
 8012580:	d108      	bne.n	8012594 <__ieee754_pow+0x13c>
 8012582:	463a      	mov	r2, r7
 8012584:	4643      	mov	r3, r8
 8012586:	4638      	mov	r0, r7
 8012588:	4641      	mov	r1, r8
 801258a:	f7ee f81f 	bl	80005cc <__aeabi_dmul>
 801258e:	4683      	mov	fp, r0
 8012590:	468c      	mov	ip, r1
 8012592:	e7e5      	b.n	8012560 <__ieee754_pow+0x108>
 8012594:	4b3b      	ldr	r3, [pc, #236]	; (8012684 <__ieee754_pow+0x22c>)
 8012596:	429e      	cmp	r6, r3
 8012598:	d10b      	bne.n	80125b2 <__ieee754_pow+0x15a>
 801259a:	f1b9 0f00 	cmp.w	r9, #0
 801259e:	db08      	blt.n	80125b2 <__ieee754_pow+0x15a>
 80125a0:	4638      	mov	r0, r7
 80125a2:	4641      	mov	r1, r8
 80125a4:	b013      	add	sp, #76	; 0x4c
 80125a6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125aa:	f000 bc6b 	b.w	8012e84 <__ieee754_sqrt>
 80125ae:	2300      	movs	r3, #0
 80125b0:	9300      	str	r3, [sp, #0]
 80125b2:	4638      	mov	r0, r7
 80125b4:	4641      	mov	r1, r8
 80125b6:	f000 fd11 	bl	8012fdc <fabs>
 80125ba:	4683      	mov	fp, r0
 80125bc:	468c      	mov	ip, r1
 80125be:	f1ba 0f00 	cmp.w	sl, #0
 80125c2:	d129      	bne.n	8012618 <__ieee754_pow+0x1c0>
 80125c4:	b124      	cbz	r4, 80125d0 <__ieee754_pow+0x178>
 80125c6:	4b2d      	ldr	r3, [pc, #180]	; (801267c <__ieee754_pow+0x224>)
 80125c8:	f029 4240 	bic.w	r2, r9, #3221225472	; 0xc0000000
 80125cc:	429a      	cmp	r2, r3
 80125ce:	d123      	bne.n	8012618 <__ieee754_pow+0x1c0>
 80125d0:	2e00      	cmp	r6, #0
 80125d2:	da07      	bge.n	80125e4 <__ieee754_pow+0x18c>
 80125d4:	465a      	mov	r2, fp
 80125d6:	4663      	mov	r3, ip
 80125d8:	2000      	movs	r0, #0
 80125da:	4928      	ldr	r1, [pc, #160]	; (801267c <__ieee754_pow+0x224>)
 80125dc:	f7ee f920 	bl	8000820 <__aeabi_ddiv>
 80125e0:	4683      	mov	fp, r0
 80125e2:	468c      	mov	ip, r1
 80125e4:	f1b9 0f00 	cmp.w	r9, #0
 80125e8:	daba      	bge.n	8012560 <__ieee754_pow+0x108>
 80125ea:	9b00      	ldr	r3, [sp, #0]
 80125ec:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80125f0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80125f4:	4323      	orrs	r3, r4
 80125f6:	d108      	bne.n	801260a <__ieee754_pow+0x1b2>
 80125f8:	465a      	mov	r2, fp
 80125fa:	4663      	mov	r3, ip
 80125fc:	4658      	mov	r0, fp
 80125fe:	4661      	mov	r1, ip
 8012600:	f7ed fe2c 	bl	800025c <__aeabi_dsub>
 8012604:	4602      	mov	r2, r0
 8012606:	460b      	mov	r3, r1
 8012608:	e78e      	b.n	8012528 <__ieee754_pow+0xd0>
 801260a:	9b00      	ldr	r3, [sp, #0]
 801260c:	2b01      	cmp	r3, #1
 801260e:	d1a7      	bne.n	8012560 <__ieee754_pow+0x108>
 8012610:	f10c 4300 	add.w	r3, ip, #2147483648	; 0x80000000
 8012614:	469c      	mov	ip, r3
 8012616:	e7a3      	b.n	8012560 <__ieee754_pow+0x108>
 8012618:	ea4f 73d9 	mov.w	r3, r9, lsr #31
 801261c:	3b01      	subs	r3, #1
 801261e:	930c      	str	r3, [sp, #48]	; 0x30
 8012620:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012622:	9b00      	ldr	r3, [sp, #0]
 8012624:	4313      	orrs	r3, r2
 8012626:	d104      	bne.n	8012632 <__ieee754_pow+0x1da>
 8012628:	463a      	mov	r2, r7
 801262a:	4643      	mov	r3, r8
 801262c:	4638      	mov	r0, r7
 801262e:	4641      	mov	r1, r8
 8012630:	e7e6      	b.n	8012600 <__ieee754_pow+0x1a8>
 8012632:	4b15      	ldr	r3, [pc, #84]	; (8012688 <__ieee754_pow+0x230>)
 8012634:	429d      	cmp	r5, r3
 8012636:	f340 80f9 	ble.w	801282c <__ieee754_pow+0x3d4>
 801263a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 801263e:	429d      	cmp	r5, r3
 8012640:	4b0f      	ldr	r3, [pc, #60]	; (8012680 <__ieee754_pow+0x228>)
 8012642:	dd09      	ble.n	8012658 <__ieee754_pow+0x200>
 8012644:	429c      	cmp	r4, r3
 8012646:	dc0c      	bgt.n	8012662 <__ieee754_pow+0x20a>
 8012648:	2e00      	cmp	r6, #0
 801264a:	da85      	bge.n	8012558 <__ieee754_pow+0x100>
 801264c:	a306      	add	r3, pc, #24	; (adr r3, 8012668 <__ieee754_pow+0x210>)
 801264e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012652:	4610      	mov	r0, r2
 8012654:	4619      	mov	r1, r3
 8012656:	e798      	b.n	801258a <__ieee754_pow+0x132>
 8012658:	429c      	cmp	r4, r3
 801265a:	dbf5      	blt.n	8012648 <__ieee754_pow+0x1f0>
 801265c:	4b07      	ldr	r3, [pc, #28]	; (801267c <__ieee754_pow+0x224>)
 801265e:	429c      	cmp	r4, r3
 8012660:	dd14      	ble.n	801268c <__ieee754_pow+0x234>
 8012662:	2e00      	cmp	r6, #0
 8012664:	dcf2      	bgt.n	801264c <__ieee754_pow+0x1f4>
 8012666:	e777      	b.n	8012558 <__ieee754_pow+0x100>
 8012668:	8800759c 	.word	0x8800759c
 801266c:	7e37e43c 	.word	0x7e37e43c
 8012670:	7ff00000 	.word	0x7ff00000
 8012674:	08014d48 	.word	0x08014d48
 8012678:	433fffff 	.word	0x433fffff
 801267c:	3ff00000 	.word	0x3ff00000
 8012680:	3fefffff 	.word	0x3fefffff
 8012684:	3fe00000 	.word	0x3fe00000
 8012688:	41e00000 	.word	0x41e00000
 801268c:	4661      	mov	r1, ip
 801268e:	2200      	movs	r2, #0
 8012690:	4658      	mov	r0, fp
 8012692:	4b61      	ldr	r3, [pc, #388]	; (8012818 <__ieee754_pow+0x3c0>)
 8012694:	f7ed fde2 	bl	800025c <__aeabi_dsub>
 8012698:	a355      	add	r3, pc, #340	; (adr r3, 80127f0 <__ieee754_pow+0x398>)
 801269a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801269e:	4604      	mov	r4, r0
 80126a0:	460d      	mov	r5, r1
 80126a2:	f7ed ff93 	bl	80005cc <__aeabi_dmul>
 80126a6:	a354      	add	r3, pc, #336	; (adr r3, 80127f8 <__ieee754_pow+0x3a0>)
 80126a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126ac:	4606      	mov	r6, r0
 80126ae:	460f      	mov	r7, r1
 80126b0:	4620      	mov	r0, r4
 80126b2:	4629      	mov	r1, r5
 80126b4:	f7ed ff8a 	bl	80005cc <__aeabi_dmul>
 80126b8:	2200      	movs	r2, #0
 80126ba:	4682      	mov	sl, r0
 80126bc:	468b      	mov	fp, r1
 80126be:	4620      	mov	r0, r4
 80126c0:	4629      	mov	r1, r5
 80126c2:	4b56      	ldr	r3, [pc, #344]	; (801281c <__ieee754_pow+0x3c4>)
 80126c4:	f7ed ff82 	bl	80005cc <__aeabi_dmul>
 80126c8:	4602      	mov	r2, r0
 80126ca:	460b      	mov	r3, r1
 80126cc:	a14c      	add	r1, pc, #304	; (adr r1, 8012800 <__ieee754_pow+0x3a8>)
 80126ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80126d2:	f7ed fdc3 	bl	800025c <__aeabi_dsub>
 80126d6:	4622      	mov	r2, r4
 80126d8:	462b      	mov	r3, r5
 80126da:	f7ed ff77 	bl	80005cc <__aeabi_dmul>
 80126de:	4602      	mov	r2, r0
 80126e0:	460b      	mov	r3, r1
 80126e2:	2000      	movs	r0, #0
 80126e4:	494e      	ldr	r1, [pc, #312]	; (8012820 <__ieee754_pow+0x3c8>)
 80126e6:	f7ed fdb9 	bl	800025c <__aeabi_dsub>
 80126ea:	4622      	mov	r2, r4
 80126ec:	462b      	mov	r3, r5
 80126ee:	4680      	mov	r8, r0
 80126f0:	4689      	mov	r9, r1
 80126f2:	4620      	mov	r0, r4
 80126f4:	4629      	mov	r1, r5
 80126f6:	f7ed ff69 	bl	80005cc <__aeabi_dmul>
 80126fa:	4602      	mov	r2, r0
 80126fc:	460b      	mov	r3, r1
 80126fe:	4640      	mov	r0, r8
 8012700:	4649      	mov	r1, r9
 8012702:	f7ed ff63 	bl	80005cc <__aeabi_dmul>
 8012706:	a340      	add	r3, pc, #256	; (adr r3, 8012808 <__ieee754_pow+0x3b0>)
 8012708:	e9d3 2300 	ldrd	r2, r3, [r3]
 801270c:	f7ed ff5e 	bl	80005cc <__aeabi_dmul>
 8012710:	4602      	mov	r2, r0
 8012712:	460b      	mov	r3, r1
 8012714:	4650      	mov	r0, sl
 8012716:	4659      	mov	r1, fp
 8012718:	f7ed fda0 	bl	800025c <__aeabi_dsub>
 801271c:	f04f 0a00 	mov.w	sl, #0
 8012720:	4602      	mov	r2, r0
 8012722:	460b      	mov	r3, r1
 8012724:	4604      	mov	r4, r0
 8012726:	460d      	mov	r5, r1
 8012728:	4630      	mov	r0, r6
 801272a:	4639      	mov	r1, r7
 801272c:	f7ed fd98 	bl	8000260 <__adddf3>
 8012730:	4632      	mov	r2, r6
 8012732:	463b      	mov	r3, r7
 8012734:	4650      	mov	r0, sl
 8012736:	468b      	mov	fp, r1
 8012738:	f7ed fd90 	bl	800025c <__aeabi_dsub>
 801273c:	4602      	mov	r2, r0
 801273e:	460b      	mov	r3, r1
 8012740:	4620      	mov	r0, r4
 8012742:	4629      	mov	r1, r5
 8012744:	f7ed fd8a 	bl	800025c <__aeabi_dsub>
 8012748:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801274c:	9b00      	ldr	r3, [sp, #0]
 801274e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012750:	3b01      	subs	r3, #1
 8012752:	4313      	orrs	r3, r2
 8012754:	f04f 0600 	mov.w	r6, #0
 8012758:	f04f 0200 	mov.w	r2, #0
 801275c:	bf0c      	ite	eq
 801275e:	4b31      	ldreq	r3, [pc, #196]	; (8012824 <__ieee754_pow+0x3cc>)
 8012760:	4b2d      	ldrne	r3, [pc, #180]	; (8012818 <__ieee754_pow+0x3c0>)
 8012762:	4604      	mov	r4, r0
 8012764:	460d      	mov	r5, r1
 8012766:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801276a:	e9cd 2300 	strd	r2, r3, [sp]
 801276e:	4632      	mov	r2, r6
 8012770:	463b      	mov	r3, r7
 8012772:	f7ed fd73 	bl	800025c <__aeabi_dsub>
 8012776:	4652      	mov	r2, sl
 8012778:	465b      	mov	r3, fp
 801277a:	f7ed ff27 	bl	80005cc <__aeabi_dmul>
 801277e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012782:	4680      	mov	r8, r0
 8012784:	4689      	mov	r9, r1
 8012786:	4620      	mov	r0, r4
 8012788:	4629      	mov	r1, r5
 801278a:	f7ed ff1f 	bl	80005cc <__aeabi_dmul>
 801278e:	4602      	mov	r2, r0
 8012790:	460b      	mov	r3, r1
 8012792:	4640      	mov	r0, r8
 8012794:	4649      	mov	r1, r9
 8012796:	f7ed fd63 	bl	8000260 <__adddf3>
 801279a:	4632      	mov	r2, r6
 801279c:	463b      	mov	r3, r7
 801279e:	4680      	mov	r8, r0
 80127a0:	4689      	mov	r9, r1
 80127a2:	4650      	mov	r0, sl
 80127a4:	4659      	mov	r1, fp
 80127a6:	f7ed ff11 	bl	80005cc <__aeabi_dmul>
 80127aa:	4604      	mov	r4, r0
 80127ac:	460d      	mov	r5, r1
 80127ae:	460b      	mov	r3, r1
 80127b0:	4602      	mov	r2, r0
 80127b2:	4649      	mov	r1, r9
 80127b4:	4640      	mov	r0, r8
 80127b6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80127ba:	f7ed fd51 	bl	8000260 <__adddf3>
 80127be:	4b1a      	ldr	r3, [pc, #104]	; (8012828 <__ieee754_pow+0x3d0>)
 80127c0:	4682      	mov	sl, r0
 80127c2:	4299      	cmp	r1, r3
 80127c4:	460f      	mov	r7, r1
 80127c6:	460e      	mov	r6, r1
 80127c8:	f340 82ed 	ble.w	8012da6 <__ieee754_pow+0x94e>
 80127cc:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80127d0:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80127d4:	4303      	orrs	r3, r0
 80127d6:	f000 81e7 	beq.w	8012ba8 <__ieee754_pow+0x750>
 80127da:	a30d      	add	r3, pc, #52	; (adr r3, 8012810 <__ieee754_pow+0x3b8>)
 80127dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80127e4:	f7ed fef2 	bl	80005cc <__aeabi_dmul>
 80127e8:	a309      	add	r3, pc, #36	; (adr r3, 8012810 <__ieee754_pow+0x3b8>)
 80127ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127ee:	e6cc      	b.n	801258a <__ieee754_pow+0x132>
 80127f0:	60000000 	.word	0x60000000
 80127f4:	3ff71547 	.word	0x3ff71547
 80127f8:	f85ddf44 	.word	0xf85ddf44
 80127fc:	3e54ae0b 	.word	0x3e54ae0b
 8012800:	55555555 	.word	0x55555555
 8012804:	3fd55555 	.word	0x3fd55555
 8012808:	652b82fe 	.word	0x652b82fe
 801280c:	3ff71547 	.word	0x3ff71547
 8012810:	8800759c 	.word	0x8800759c
 8012814:	7e37e43c 	.word	0x7e37e43c
 8012818:	3ff00000 	.word	0x3ff00000
 801281c:	3fd00000 	.word	0x3fd00000
 8012820:	3fe00000 	.word	0x3fe00000
 8012824:	bff00000 	.word	0xbff00000
 8012828:	408fffff 	.word	0x408fffff
 801282c:	4bd4      	ldr	r3, [pc, #848]	; (8012b80 <__ieee754_pow+0x728>)
 801282e:	2200      	movs	r2, #0
 8012830:	ea09 0303 	and.w	r3, r9, r3
 8012834:	b943      	cbnz	r3, 8012848 <__ieee754_pow+0x3f0>
 8012836:	4658      	mov	r0, fp
 8012838:	4661      	mov	r1, ip
 801283a:	4bd2      	ldr	r3, [pc, #840]	; (8012b84 <__ieee754_pow+0x72c>)
 801283c:	f7ed fec6 	bl	80005cc <__aeabi_dmul>
 8012840:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8012844:	4683      	mov	fp, r0
 8012846:	460c      	mov	r4, r1
 8012848:	1523      	asrs	r3, r4, #20
 801284a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801284e:	4413      	add	r3, r2
 8012850:	930b      	str	r3, [sp, #44]	; 0x2c
 8012852:	4bcd      	ldr	r3, [pc, #820]	; (8012b88 <__ieee754_pow+0x730>)
 8012854:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8012858:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 801285c:	429c      	cmp	r4, r3
 801285e:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8012862:	dd08      	ble.n	8012876 <__ieee754_pow+0x41e>
 8012864:	4bc9      	ldr	r3, [pc, #804]	; (8012b8c <__ieee754_pow+0x734>)
 8012866:	429c      	cmp	r4, r3
 8012868:	f340 819c 	ble.w	8012ba4 <__ieee754_pow+0x74c>
 801286c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801286e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8012872:	3301      	adds	r3, #1
 8012874:	930b      	str	r3, [sp, #44]	; 0x2c
 8012876:	2600      	movs	r6, #0
 8012878:	00f3      	lsls	r3, r6, #3
 801287a:	930d      	str	r3, [sp, #52]	; 0x34
 801287c:	4bc4      	ldr	r3, [pc, #784]	; (8012b90 <__ieee754_pow+0x738>)
 801287e:	4658      	mov	r0, fp
 8012880:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8012884:	e9d3 3400 	ldrd	r3, r4, [r3]
 8012888:	4629      	mov	r1, r5
 801288a:	461a      	mov	r2, r3
 801288c:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8012890:	4623      	mov	r3, r4
 8012892:	f7ed fce3 	bl	800025c <__aeabi_dsub>
 8012896:	46da      	mov	sl, fp
 8012898:	462b      	mov	r3, r5
 801289a:	4652      	mov	r2, sl
 801289c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80128a0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80128a4:	f7ed fcdc 	bl	8000260 <__adddf3>
 80128a8:	4602      	mov	r2, r0
 80128aa:	460b      	mov	r3, r1
 80128ac:	2000      	movs	r0, #0
 80128ae:	49b9      	ldr	r1, [pc, #740]	; (8012b94 <__ieee754_pow+0x73c>)
 80128b0:	f7ed ffb6 	bl	8000820 <__aeabi_ddiv>
 80128b4:	4602      	mov	r2, r0
 80128b6:	460b      	mov	r3, r1
 80128b8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80128bc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80128c0:	f7ed fe84 	bl	80005cc <__aeabi_dmul>
 80128c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80128c8:	e9dd 3406 	ldrd	r3, r4, [sp, #24]
 80128cc:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80128d0:	2300      	movs	r3, #0
 80128d2:	2200      	movs	r2, #0
 80128d4:	46ab      	mov	fp, r5
 80128d6:	106d      	asrs	r5, r5, #1
 80128d8:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80128dc:	9304      	str	r3, [sp, #16]
 80128de:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80128e2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80128e6:	eb05 4386 	add.w	r3, r5, r6, lsl #18
 80128ea:	4640      	mov	r0, r8
 80128ec:	4649      	mov	r1, r9
 80128ee:	4614      	mov	r4, r2
 80128f0:	461d      	mov	r5, r3
 80128f2:	f7ed fe6b 	bl	80005cc <__aeabi_dmul>
 80128f6:	4602      	mov	r2, r0
 80128f8:	460b      	mov	r3, r1
 80128fa:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80128fe:	f7ed fcad 	bl	800025c <__aeabi_dsub>
 8012902:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012906:	4606      	mov	r6, r0
 8012908:	460f      	mov	r7, r1
 801290a:	4620      	mov	r0, r4
 801290c:	4629      	mov	r1, r5
 801290e:	f7ed fca5 	bl	800025c <__aeabi_dsub>
 8012912:	4602      	mov	r2, r0
 8012914:	460b      	mov	r3, r1
 8012916:	4650      	mov	r0, sl
 8012918:	4659      	mov	r1, fp
 801291a:	f7ed fc9f 	bl	800025c <__aeabi_dsub>
 801291e:	4642      	mov	r2, r8
 8012920:	464b      	mov	r3, r9
 8012922:	f7ed fe53 	bl	80005cc <__aeabi_dmul>
 8012926:	4602      	mov	r2, r0
 8012928:	460b      	mov	r3, r1
 801292a:	4630      	mov	r0, r6
 801292c:	4639      	mov	r1, r7
 801292e:	f7ed fc95 	bl	800025c <__aeabi_dsub>
 8012932:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012936:	f7ed fe49 	bl	80005cc <__aeabi_dmul>
 801293a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801293e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012942:	4610      	mov	r0, r2
 8012944:	4619      	mov	r1, r3
 8012946:	f7ed fe41 	bl	80005cc <__aeabi_dmul>
 801294a:	a37b      	add	r3, pc, #492	; (adr r3, 8012b38 <__ieee754_pow+0x6e0>)
 801294c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012950:	4604      	mov	r4, r0
 8012952:	460d      	mov	r5, r1
 8012954:	f7ed fe3a 	bl	80005cc <__aeabi_dmul>
 8012958:	a379      	add	r3, pc, #484	; (adr r3, 8012b40 <__ieee754_pow+0x6e8>)
 801295a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801295e:	f7ed fc7f 	bl	8000260 <__adddf3>
 8012962:	4622      	mov	r2, r4
 8012964:	462b      	mov	r3, r5
 8012966:	f7ed fe31 	bl	80005cc <__aeabi_dmul>
 801296a:	a377      	add	r3, pc, #476	; (adr r3, 8012b48 <__ieee754_pow+0x6f0>)
 801296c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012970:	f7ed fc76 	bl	8000260 <__adddf3>
 8012974:	4622      	mov	r2, r4
 8012976:	462b      	mov	r3, r5
 8012978:	f7ed fe28 	bl	80005cc <__aeabi_dmul>
 801297c:	a374      	add	r3, pc, #464	; (adr r3, 8012b50 <__ieee754_pow+0x6f8>)
 801297e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012982:	f7ed fc6d 	bl	8000260 <__adddf3>
 8012986:	4622      	mov	r2, r4
 8012988:	462b      	mov	r3, r5
 801298a:	f7ed fe1f 	bl	80005cc <__aeabi_dmul>
 801298e:	a372      	add	r3, pc, #456	; (adr r3, 8012b58 <__ieee754_pow+0x700>)
 8012990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012994:	f7ed fc64 	bl	8000260 <__adddf3>
 8012998:	4622      	mov	r2, r4
 801299a:	462b      	mov	r3, r5
 801299c:	f7ed fe16 	bl	80005cc <__aeabi_dmul>
 80129a0:	a36f      	add	r3, pc, #444	; (adr r3, 8012b60 <__ieee754_pow+0x708>)
 80129a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80129a6:	f7ed fc5b 	bl	8000260 <__adddf3>
 80129aa:	4622      	mov	r2, r4
 80129ac:	4606      	mov	r6, r0
 80129ae:	460f      	mov	r7, r1
 80129b0:	462b      	mov	r3, r5
 80129b2:	4620      	mov	r0, r4
 80129b4:	4629      	mov	r1, r5
 80129b6:	f7ed fe09 	bl	80005cc <__aeabi_dmul>
 80129ba:	4602      	mov	r2, r0
 80129bc:	460b      	mov	r3, r1
 80129be:	4630      	mov	r0, r6
 80129c0:	4639      	mov	r1, r7
 80129c2:	f7ed fe03 	bl	80005cc <__aeabi_dmul>
 80129c6:	4604      	mov	r4, r0
 80129c8:	460d      	mov	r5, r1
 80129ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80129ce:	4642      	mov	r2, r8
 80129d0:	464b      	mov	r3, r9
 80129d2:	f7ed fc45 	bl	8000260 <__adddf3>
 80129d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80129da:	f7ed fdf7 	bl	80005cc <__aeabi_dmul>
 80129de:	4622      	mov	r2, r4
 80129e0:	462b      	mov	r3, r5
 80129e2:	f7ed fc3d 	bl	8000260 <__adddf3>
 80129e6:	4642      	mov	r2, r8
 80129e8:	4606      	mov	r6, r0
 80129ea:	460f      	mov	r7, r1
 80129ec:	464b      	mov	r3, r9
 80129ee:	4640      	mov	r0, r8
 80129f0:	4649      	mov	r1, r9
 80129f2:	f7ed fdeb 	bl	80005cc <__aeabi_dmul>
 80129f6:	2200      	movs	r2, #0
 80129f8:	4b67      	ldr	r3, [pc, #412]	; (8012b98 <__ieee754_pow+0x740>)
 80129fa:	4682      	mov	sl, r0
 80129fc:	468b      	mov	fp, r1
 80129fe:	f7ed fc2f 	bl	8000260 <__adddf3>
 8012a02:	4632      	mov	r2, r6
 8012a04:	463b      	mov	r3, r7
 8012a06:	f7ed fc2b 	bl	8000260 <__adddf3>
 8012a0a:	9c04      	ldr	r4, [sp, #16]
 8012a0c:	460d      	mov	r5, r1
 8012a0e:	4622      	mov	r2, r4
 8012a10:	460b      	mov	r3, r1
 8012a12:	4640      	mov	r0, r8
 8012a14:	4649      	mov	r1, r9
 8012a16:	f7ed fdd9 	bl	80005cc <__aeabi_dmul>
 8012a1a:	2200      	movs	r2, #0
 8012a1c:	4680      	mov	r8, r0
 8012a1e:	4689      	mov	r9, r1
 8012a20:	4620      	mov	r0, r4
 8012a22:	4629      	mov	r1, r5
 8012a24:	4b5c      	ldr	r3, [pc, #368]	; (8012b98 <__ieee754_pow+0x740>)
 8012a26:	f7ed fc19 	bl	800025c <__aeabi_dsub>
 8012a2a:	4652      	mov	r2, sl
 8012a2c:	465b      	mov	r3, fp
 8012a2e:	f7ed fc15 	bl	800025c <__aeabi_dsub>
 8012a32:	4602      	mov	r2, r0
 8012a34:	460b      	mov	r3, r1
 8012a36:	4630      	mov	r0, r6
 8012a38:	4639      	mov	r1, r7
 8012a3a:	f7ed fc0f 	bl	800025c <__aeabi_dsub>
 8012a3e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012a42:	f7ed fdc3 	bl	80005cc <__aeabi_dmul>
 8012a46:	4622      	mov	r2, r4
 8012a48:	4606      	mov	r6, r0
 8012a4a:	460f      	mov	r7, r1
 8012a4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012a50:	462b      	mov	r3, r5
 8012a52:	f7ed fdbb 	bl	80005cc <__aeabi_dmul>
 8012a56:	4602      	mov	r2, r0
 8012a58:	460b      	mov	r3, r1
 8012a5a:	4630      	mov	r0, r6
 8012a5c:	4639      	mov	r1, r7
 8012a5e:	f7ed fbff 	bl	8000260 <__adddf3>
 8012a62:	4606      	mov	r6, r0
 8012a64:	460f      	mov	r7, r1
 8012a66:	4602      	mov	r2, r0
 8012a68:	460b      	mov	r3, r1
 8012a6a:	4640      	mov	r0, r8
 8012a6c:	4649      	mov	r1, r9
 8012a6e:	f7ed fbf7 	bl	8000260 <__adddf3>
 8012a72:	a33d      	add	r3, pc, #244	; (adr r3, 8012b68 <__ieee754_pow+0x710>)
 8012a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012a78:	9c04      	ldr	r4, [sp, #16]
 8012a7a:	460d      	mov	r5, r1
 8012a7c:	4620      	mov	r0, r4
 8012a7e:	f7ed fda5 	bl	80005cc <__aeabi_dmul>
 8012a82:	4642      	mov	r2, r8
 8012a84:	464b      	mov	r3, r9
 8012a86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012a8a:	4620      	mov	r0, r4
 8012a8c:	4629      	mov	r1, r5
 8012a8e:	f7ed fbe5 	bl	800025c <__aeabi_dsub>
 8012a92:	4602      	mov	r2, r0
 8012a94:	460b      	mov	r3, r1
 8012a96:	4630      	mov	r0, r6
 8012a98:	4639      	mov	r1, r7
 8012a9a:	f7ed fbdf 	bl	800025c <__aeabi_dsub>
 8012a9e:	a334      	add	r3, pc, #208	; (adr r3, 8012b70 <__ieee754_pow+0x718>)
 8012aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aa4:	f7ed fd92 	bl	80005cc <__aeabi_dmul>
 8012aa8:	a333      	add	r3, pc, #204	; (adr r3, 8012b78 <__ieee754_pow+0x720>)
 8012aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012aae:	4606      	mov	r6, r0
 8012ab0:	460f      	mov	r7, r1
 8012ab2:	4620      	mov	r0, r4
 8012ab4:	4629      	mov	r1, r5
 8012ab6:	f7ed fd89 	bl	80005cc <__aeabi_dmul>
 8012aba:	4602      	mov	r2, r0
 8012abc:	460b      	mov	r3, r1
 8012abe:	4630      	mov	r0, r6
 8012ac0:	4639      	mov	r1, r7
 8012ac2:	f7ed fbcd 	bl	8000260 <__adddf3>
 8012ac6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012ac8:	4b34      	ldr	r3, [pc, #208]	; (8012b9c <__ieee754_pow+0x744>)
 8012aca:	4413      	add	r3, r2
 8012acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ad0:	f7ed fbc6 	bl	8000260 <__adddf3>
 8012ad4:	4680      	mov	r8, r0
 8012ad6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8012ad8:	4689      	mov	r9, r1
 8012ada:	f7ed fd0d 	bl	80004f8 <__aeabi_i2d>
 8012ade:	4604      	mov	r4, r0
 8012ae0:	460d      	mov	r5, r1
 8012ae2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8012ae4:	4b2e      	ldr	r3, [pc, #184]	; (8012ba0 <__ieee754_pow+0x748>)
 8012ae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012aea:	4413      	add	r3, r2
 8012aec:	e9d3 6700 	ldrd	r6, r7, [r3]
 8012af0:	4642      	mov	r2, r8
 8012af2:	464b      	mov	r3, r9
 8012af4:	f7ed fbb4 	bl	8000260 <__adddf3>
 8012af8:	4632      	mov	r2, r6
 8012afa:	463b      	mov	r3, r7
 8012afc:	f7ed fbb0 	bl	8000260 <__adddf3>
 8012b00:	4622      	mov	r2, r4
 8012b02:	462b      	mov	r3, r5
 8012b04:	f7ed fbac 	bl	8000260 <__adddf3>
 8012b08:	f8dd a010 	ldr.w	sl, [sp, #16]
 8012b0c:	4622      	mov	r2, r4
 8012b0e:	462b      	mov	r3, r5
 8012b10:	4650      	mov	r0, sl
 8012b12:	468b      	mov	fp, r1
 8012b14:	f7ed fba2 	bl	800025c <__aeabi_dsub>
 8012b18:	4632      	mov	r2, r6
 8012b1a:	463b      	mov	r3, r7
 8012b1c:	f7ed fb9e 	bl	800025c <__aeabi_dsub>
 8012b20:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012b24:	f7ed fb9a 	bl	800025c <__aeabi_dsub>
 8012b28:	4602      	mov	r2, r0
 8012b2a:	460b      	mov	r3, r1
 8012b2c:	4640      	mov	r0, r8
 8012b2e:	4649      	mov	r1, r9
 8012b30:	e608      	b.n	8012744 <__ieee754_pow+0x2ec>
 8012b32:	bf00      	nop
 8012b34:	f3af 8000 	nop.w
 8012b38:	4a454eef 	.word	0x4a454eef
 8012b3c:	3fca7e28 	.word	0x3fca7e28
 8012b40:	93c9db65 	.word	0x93c9db65
 8012b44:	3fcd864a 	.word	0x3fcd864a
 8012b48:	a91d4101 	.word	0xa91d4101
 8012b4c:	3fd17460 	.word	0x3fd17460
 8012b50:	518f264d 	.word	0x518f264d
 8012b54:	3fd55555 	.word	0x3fd55555
 8012b58:	db6fabff 	.word	0xdb6fabff
 8012b5c:	3fdb6db6 	.word	0x3fdb6db6
 8012b60:	33333303 	.word	0x33333303
 8012b64:	3fe33333 	.word	0x3fe33333
 8012b68:	e0000000 	.word	0xe0000000
 8012b6c:	3feec709 	.word	0x3feec709
 8012b70:	dc3a03fd 	.word	0xdc3a03fd
 8012b74:	3feec709 	.word	0x3feec709
 8012b78:	145b01f5 	.word	0x145b01f5
 8012b7c:	be3e2fe0 	.word	0xbe3e2fe0
 8012b80:	7ff00000 	.word	0x7ff00000
 8012b84:	43400000 	.word	0x43400000
 8012b88:	0003988e 	.word	0x0003988e
 8012b8c:	000bb679 	.word	0x000bb679
 8012b90:	080150f8 	.word	0x080150f8
 8012b94:	3ff00000 	.word	0x3ff00000
 8012b98:	40080000 	.word	0x40080000
 8012b9c:	08015118 	.word	0x08015118
 8012ba0:	08015108 	.word	0x08015108
 8012ba4:	2601      	movs	r6, #1
 8012ba6:	e667      	b.n	8012878 <__ieee754_pow+0x420>
 8012ba8:	a39d      	add	r3, pc, #628	; (adr r3, 8012e20 <__ieee754_pow+0x9c8>)
 8012baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012bae:	4640      	mov	r0, r8
 8012bb0:	4649      	mov	r1, r9
 8012bb2:	f7ed fb55 	bl	8000260 <__adddf3>
 8012bb6:	4622      	mov	r2, r4
 8012bb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012bbc:	462b      	mov	r3, r5
 8012bbe:	4650      	mov	r0, sl
 8012bc0:	4639      	mov	r1, r7
 8012bc2:	f7ed fb4b 	bl	800025c <__aeabi_dsub>
 8012bc6:	4602      	mov	r2, r0
 8012bc8:	460b      	mov	r3, r1
 8012bca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012bce:	f7ed ff8d 	bl	8000aec <__aeabi_dcmpgt>
 8012bd2:	2800      	cmp	r0, #0
 8012bd4:	f47f ae01 	bne.w	80127da <__ieee754_pow+0x382>
 8012bd8:	4aa5      	ldr	r2, [pc, #660]	; (8012e70 <__ieee754_pow+0xa18>)
 8012bda:	f026 4300 	bic.w	r3, r6, #2147483648	; 0x80000000
 8012bde:	4293      	cmp	r3, r2
 8012be0:	f340 8103 	ble.w	8012dea <__ieee754_pow+0x992>
 8012be4:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8012be8:	2000      	movs	r0, #0
 8012bea:	151b      	asrs	r3, r3, #20
 8012bec:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8012bf0:	fa4a f303 	asr.w	r3, sl, r3
 8012bf4:	4433      	add	r3, r6
 8012bf6:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8012bfa:	4f9e      	ldr	r7, [pc, #632]	; (8012e74 <__ieee754_pow+0xa1c>)
 8012bfc:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8012c00:	4117      	asrs	r7, r2
 8012c02:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8012c06:	ea23 0107 	bic.w	r1, r3, r7
 8012c0a:	f1c2 0214 	rsb	r2, r2, #20
 8012c0e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8012c12:	460b      	mov	r3, r1
 8012c14:	fa4a fa02 	asr.w	sl, sl, r2
 8012c18:	2e00      	cmp	r6, #0
 8012c1a:	4602      	mov	r2, r0
 8012c1c:	4629      	mov	r1, r5
 8012c1e:	4620      	mov	r0, r4
 8012c20:	bfb8      	it	lt
 8012c22:	f1ca 0a00 	rsblt	sl, sl, #0
 8012c26:	f7ed fb19 	bl	800025c <__aeabi_dsub>
 8012c2a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012c2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012c32:	2400      	movs	r4, #0
 8012c34:	4642      	mov	r2, r8
 8012c36:	464b      	mov	r3, r9
 8012c38:	f7ed fb12 	bl	8000260 <__adddf3>
 8012c3c:	a37a      	add	r3, pc, #488	; (adr r3, 8012e28 <__ieee754_pow+0x9d0>)
 8012c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c42:	4620      	mov	r0, r4
 8012c44:	460d      	mov	r5, r1
 8012c46:	f7ed fcc1 	bl	80005cc <__aeabi_dmul>
 8012c4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012c4e:	4606      	mov	r6, r0
 8012c50:	460f      	mov	r7, r1
 8012c52:	4620      	mov	r0, r4
 8012c54:	4629      	mov	r1, r5
 8012c56:	f7ed fb01 	bl	800025c <__aeabi_dsub>
 8012c5a:	4602      	mov	r2, r0
 8012c5c:	460b      	mov	r3, r1
 8012c5e:	4640      	mov	r0, r8
 8012c60:	4649      	mov	r1, r9
 8012c62:	f7ed fafb 	bl	800025c <__aeabi_dsub>
 8012c66:	a372      	add	r3, pc, #456	; (adr r3, 8012e30 <__ieee754_pow+0x9d8>)
 8012c68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c6c:	f7ed fcae 	bl	80005cc <__aeabi_dmul>
 8012c70:	a371      	add	r3, pc, #452	; (adr r3, 8012e38 <__ieee754_pow+0x9e0>)
 8012c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c76:	4680      	mov	r8, r0
 8012c78:	4689      	mov	r9, r1
 8012c7a:	4620      	mov	r0, r4
 8012c7c:	4629      	mov	r1, r5
 8012c7e:	f7ed fca5 	bl	80005cc <__aeabi_dmul>
 8012c82:	4602      	mov	r2, r0
 8012c84:	460b      	mov	r3, r1
 8012c86:	4640      	mov	r0, r8
 8012c88:	4649      	mov	r1, r9
 8012c8a:	f7ed fae9 	bl	8000260 <__adddf3>
 8012c8e:	4604      	mov	r4, r0
 8012c90:	460d      	mov	r5, r1
 8012c92:	4602      	mov	r2, r0
 8012c94:	460b      	mov	r3, r1
 8012c96:	4630      	mov	r0, r6
 8012c98:	4639      	mov	r1, r7
 8012c9a:	f7ed fae1 	bl	8000260 <__adddf3>
 8012c9e:	4632      	mov	r2, r6
 8012ca0:	463b      	mov	r3, r7
 8012ca2:	4680      	mov	r8, r0
 8012ca4:	4689      	mov	r9, r1
 8012ca6:	f7ed fad9 	bl	800025c <__aeabi_dsub>
 8012caa:	4602      	mov	r2, r0
 8012cac:	460b      	mov	r3, r1
 8012cae:	4620      	mov	r0, r4
 8012cb0:	4629      	mov	r1, r5
 8012cb2:	f7ed fad3 	bl	800025c <__aeabi_dsub>
 8012cb6:	4642      	mov	r2, r8
 8012cb8:	4606      	mov	r6, r0
 8012cba:	460f      	mov	r7, r1
 8012cbc:	464b      	mov	r3, r9
 8012cbe:	4640      	mov	r0, r8
 8012cc0:	4649      	mov	r1, r9
 8012cc2:	f7ed fc83 	bl	80005cc <__aeabi_dmul>
 8012cc6:	a35e      	add	r3, pc, #376	; (adr r3, 8012e40 <__ieee754_pow+0x9e8>)
 8012cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ccc:	4604      	mov	r4, r0
 8012cce:	460d      	mov	r5, r1
 8012cd0:	f7ed fc7c 	bl	80005cc <__aeabi_dmul>
 8012cd4:	a35c      	add	r3, pc, #368	; (adr r3, 8012e48 <__ieee754_pow+0x9f0>)
 8012cd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cda:	f7ed fabf 	bl	800025c <__aeabi_dsub>
 8012cde:	4622      	mov	r2, r4
 8012ce0:	462b      	mov	r3, r5
 8012ce2:	f7ed fc73 	bl	80005cc <__aeabi_dmul>
 8012ce6:	a35a      	add	r3, pc, #360	; (adr r3, 8012e50 <__ieee754_pow+0x9f8>)
 8012ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cec:	f7ed fab8 	bl	8000260 <__adddf3>
 8012cf0:	4622      	mov	r2, r4
 8012cf2:	462b      	mov	r3, r5
 8012cf4:	f7ed fc6a 	bl	80005cc <__aeabi_dmul>
 8012cf8:	a357      	add	r3, pc, #348	; (adr r3, 8012e58 <__ieee754_pow+0xa00>)
 8012cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012cfe:	f7ed faad 	bl	800025c <__aeabi_dsub>
 8012d02:	4622      	mov	r2, r4
 8012d04:	462b      	mov	r3, r5
 8012d06:	f7ed fc61 	bl	80005cc <__aeabi_dmul>
 8012d0a:	a355      	add	r3, pc, #340	; (adr r3, 8012e60 <__ieee754_pow+0xa08>)
 8012d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012d10:	f7ed faa6 	bl	8000260 <__adddf3>
 8012d14:	4622      	mov	r2, r4
 8012d16:	462b      	mov	r3, r5
 8012d18:	f7ed fc58 	bl	80005cc <__aeabi_dmul>
 8012d1c:	4602      	mov	r2, r0
 8012d1e:	460b      	mov	r3, r1
 8012d20:	4640      	mov	r0, r8
 8012d22:	4649      	mov	r1, r9
 8012d24:	f7ed fa9a 	bl	800025c <__aeabi_dsub>
 8012d28:	4604      	mov	r4, r0
 8012d2a:	460d      	mov	r5, r1
 8012d2c:	4602      	mov	r2, r0
 8012d2e:	460b      	mov	r3, r1
 8012d30:	4640      	mov	r0, r8
 8012d32:	4649      	mov	r1, r9
 8012d34:	f7ed fc4a 	bl	80005cc <__aeabi_dmul>
 8012d38:	2200      	movs	r2, #0
 8012d3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012d3e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012d42:	4620      	mov	r0, r4
 8012d44:	4629      	mov	r1, r5
 8012d46:	f7ed fa89 	bl	800025c <__aeabi_dsub>
 8012d4a:	4602      	mov	r2, r0
 8012d4c:	460b      	mov	r3, r1
 8012d4e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012d52:	f7ed fd65 	bl	8000820 <__aeabi_ddiv>
 8012d56:	4632      	mov	r2, r6
 8012d58:	4604      	mov	r4, r0
 8012d5a:	460d      	mov	r5, r1
 8012d5c:	463b      	mov	r3, r7
 8012d5e:	4640      	mov	r0, r8
 8012d60:	4649      	mov	r1, r9
 8012d62:	f7ed fc33 	bl	80005cc <__aeabi_dmul>
 8012d66:	4632      	mov	r2, r6
 8012d68:	463b      	mov	r3, r7
 8012d6a:	f7ed fa79 	bl	8000260 <__adddf3>
 8012d6e:	4602      	mov	r2, r0
 8012d70:	460b      	mov	r3, r1
 8012d72:	4620      	mov	r0, r4
 8012d74:	4629      	mov	r1, r5
 8012d76:	f7ed fa71 	bl	800025c <__aeabi_dsub>
 8012d7a:	4642      	mov	r2, r8
 8012d7c:	464b      	mov	r3, r9
 8012d7e:	f7ed fa6d 	bl	800025c <__aeabi_dsub>
 8012d82:	4602      	mov	r2, r0
 8012d84:	460b      	mov	r3, r1
 8012d86:	2000      	movs	r0, #0
 8012d88:	493b      	ldr	r1, [pc, #236]	; (8012e78 <__ieee754_pow+0xa20>)
 8012d8a:	f7ed fa67 	bl	800025c <__aeabi_dsub>
 8012d8e:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8012d92:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8012d96:	da2b      	bge.n	8012df0 <__ieee754_pow+0x998>
 8012d98:	4652      	mov	r2, sl
 8012d9a:	f000 f9b9 	bl	8013110 <scalbn>
 8012d9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012da2:	f7ff bbf2 	b.w	801258a <__ieee754_pow+0x132>
 8012da6:	4b35      	ldr	r3, [pc, #212]	; (8012e7c <__ieee754_pow+0xa24>)
 8012da8:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8012dac:	429f      	cmp	r7, r3
 8012dae:	f77f af13 	ble.w	8012bd8 <__ieee754_pow+0x780>
 8012db2:	4b33      	ldr	r3, [pc, #204]	; (8012e80 <__ieee754_pow+0xa28>)
 8012db4:	440b      	add	r3, r1
 8012db6:	4303      	orrs	r3, r0
 8012db8:	d00b      	beq.n	8012dd2 <__ieee754_pow+0x97a>
 8012dba:	a32b      	add	r3, pc, #172	; (adr r3, 8012e68 <__ieee754_pow+0xa10>)
 8012dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012dc4:	f7ed fc02 	bl	80005cc <__aeabi_dmul>
 8012dc8:	a327      	add	r3, pc, #156	; (adr r3, 8012e68 <__ieee754_pow+0xa10>)
 8012dca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012dce:	f7ff bbdc 	b.w	801258a <__ieee754_pow+0x132>
 8012dd2:	4622      	mov	r2, r4
 8012dd4:	462b      	mov	r3, r5
 8012dd6:	f7ed fa41 	bl	800025c <__aeabi_dsub>
 8012dda:	4642      	mov	r2, r8
 8012ddc:	464b      	mov	r3, r9
 8012dde:	f7ed fe7b 	bl	8000ad8 <__aeabi_dcmpge>
 8012de2:	2800      	cmp	r0, #0
 8012de4:	f43f aef8 	beq.w	8012bd8 <__ieee754_pow+0x780>
 8012de8:	e7e7      	b.n	8012dba <__ieee754_pow+0x962>
 8012dea:	f04f 0a00 	mov.w	sl, #0
 8012dee:	e71e      	b.n	8012c2e <__ieee754_pow+0x7d6>
 8012df0:	4621      	mov	r1, r4
 8012df2:	e7d4      	b.n	8012d9e <__ieee754_pow+0x946>
 8012df4:	f04f 0b00 	mov.w	fp, #0
 8012df8:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8012e78 <__ieee754_pow+0xa20>
 8012dfc:	f7ff bbb0 	b.w	8012560 <__ieee754_pow+0x108>
 8012e00:	e9dd bc02 	ldrd	fp, ip, [sp, #8]
 8012e04:	f7ff bbac 	b.w	8012560 <__ieee754_pow+0x108>
 8012e08:	4638      	mov	r0, r7
 8012e0a:	4641      	mov	r1, r8
 8012e0c:	f7ff bbbf 	b.w	801258e <__ieee754_pow+0x136>
 8012e10:	9200      	str	r2, [sp, #0]
 8012e12:	f7ff bb7f 	b.w	8012514 <__ieee754_pow+0xbc>
 8012e16:	2300      	movs	r3, #0
 8012e18:	f7ff bb69 	b.w	80124ee <__ieee754_pow+0x96>
 8012e1c:	f3af 8000 	nop.w
 8012e20:	652b82fe 	.word	0x652b82fe
 8012e24:	3c971547 	.word	0x3c971547
 8012e28:	00000000 	.word	0x00000000
 8012e2c:	3fe62e43 	.word	0x3fe62e43
 8012e30:	fefa39ef 	.word	0xfefa39ef
 8012e34:	3fe62e42 	.word	0x3fe62e42
 8012e38:	0ca86c39 	.word	0x0ca86c39
 8012e3c:	be205c61 	.word	0xbe205c61
 8012e40:	72bea4d0 	.word	0x72bea4d0
 8012e44:	3e663769 	.word	0x3e663769
 8012e48:	c5d26bf1 	.word	0xc5d26bf1
 8012e4c:	3ebbbd41 	.word	0x3ebbbd41
 8012e50:	af25de2c 	.word	0xaf25de2c
 8012e54:	3f11566a 	.word	0x3f11566a
 8012e58:	16bebd93 	.word	0x16bebd93
 8012e5c:	3f66c16c 	.word	0x3f66c16c
 8012e60:	5555553e 	.word	0x5555553e
 8012e64:	3fc55555 	.word	0x3fc55555
 8012e68:	c2f8f359 	.word	0xc2f8f359
 8012e6c:	01a56e1f 	.word	0x01a56e1f
 8012e70:	3fe00000 	.word	0x3fe00000
 8012e74:	000fffff 	.word	0x000fffff
 8012e78:	3ff00000 	.word	0x3ff00000
 8012e7c:	4090cbff 	.word	0x4090cbff
 8012e80:	3f6f3400 	.word	0x3f6f3400

08012e84 <__ieee754_sqrt>:
 8012e84:	f8df c150 	ldr.w	ip, [pc, #336]	; 8012fd8 <__ieee754_sqrt+0x154>
 8012e88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e8c:	ea3c 0c01 	bics.w	ip, ip, r1
 8012e90:	460b      	mov	r3, r1
 8012e92:	4606      	mov	r6, r0
 8012e94:	460d      	mov	r5, r1
 8012e96:	460a      	mov	r2, r1
 8012e98:	4607      	mov	r7, r0
 8012e9a:	4604      	mov	r4, r0
 8012e9c:	d10e      	bne.n	8012ebc <__ieee754_sqrt+0x38>
 8012e9e:	4602      	mov	r2, r0
 8012ea0:	f7ed fb94 	bl	80005cc <__aeabi_dmul>
 8012ea4:	4602      	mov	r2, r0
 8012ea6:	460b      	mov	r3, r1
 8012ea8:	4630      	mov	r0, r6
 8012eaa:	4629      	mov	r1, r5
 8012eac:	f7ed f9d8 	bl	8000260 <__adddf3>
 8012eb0:	4606      	mov	r6, r0
 8012eb2:	460d      	mov	r5, r1
 8012eb4:	4630      	mov	r0, r6
 8012eb6:	4629      	mov	r1, r5
 8012eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ebc:	2900      	cmp	r1, #0
 8012ebe:	dc0d      	bgt.n	8012edc <__ieee754_sqrt+0x58>
 8012ec0:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8012ec4:	ea5c 0707 	orrs.w	r7, ip, r7
 8012ec8:	d0f4      	beq.n	8012eb4 <__ieee754_sqrt+0x30>
 8012eca:	b139      	cbz	r1, 8012edc <__ieee754_sqrt+0x58>
 8012ecc:	4602      	mov	r2, r0
 8012ece:	f7ed f9c5 	bl	800025c <__aeabi_dsub>
 8012ed2:	4602      	mov	r2, r0
 8012ed4:	460b      	mov	r3, r1
 8012ed6:	f7ed fca3 	bl	8000820 <__aeabi_ddiv>
 8012eda:	e7e9      	b.n	8012eb0 <__ieee754_sqrt+0x2c>
 8012edc:	1512      	asrs	r2, r2, #20
 8012ede:	d074      	beq.n	8012fca <__ieee754_sqrt+0x146>
 8012ee0:	2000      	movs	r0, #0
 8012ee2:	07d5      	lsls	r5, r2, #31
 8012ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012ee8:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8012eec:	bf5e      	ittt	pl
 8012eee:	0fe3      	lsrpl	r3, r4, #31
 8012ef0:	0064      	lslpl	r4, r4, #1
 8012ef2:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8012ef6:	0fe3      	lsrs	r3, r4, #31
 8012ef8:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8012efc:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8012f00:	2516      	movs	r5, #22
 8012f02:	4601      	mov	r1, r0
 8012f04:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8012f08:	1076      	asrs	r6, r6, #1
 8012f0a:	0064      	lsls	r4, r4, #1
 8012f0c:	188f      	adds	r7, r1, r2
 8012f0e:	429f      	cmp	r7, r3
 8012f10:	bfde      	ittt	le
 8012f12:	1bdb      	suble	r3, r3, r7
 8012f14:	18b9      	addle	r1, r7, r2
 8012f16:	1880      	addle	r0, r0, r2
 8012f18:	005b      	lsls	r3, r3, #1
 8012f1a:	3d01      	subs	r5, #1
 8012f1c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8012f20:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012f24:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8012f28:	d1f0      	bne.n	8012f0c <__ieee754_sqrt+0x88>
 8012f2a:	462a      	mov	r2, r5
 8012f2c:	f04f 0e20 	mov.w	lr, #32
 8012f30:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8012f34:	428b      	cmp	r3, r1
 8012f36:	eb07 0c05 	add.w	ip, r7, r5
 8012f3a:	dc02      	bgt.n	8012f42 <__ieee754_sqrt+0xbe>
 8012f3c:	d113      	bne.n	8012f66 <__ieee754_sqrt+0xe2>
 8012f3e:	45a4      	cmp	ip, r4
 8012f40:	d811      	bhi.n	8012f66 <__ieee754_sqrt+0xe2>
 8012f42:	f1bc 0f00 	cmp.w	ip, #0
 8012f46:	eb0c 0507 	add.w	r5, ip, r7
 8012f4a:	da43      	bge.n	8012fd4 <__ieee754_sqrt+0x150>
 8012f4c:	2d00      	cmp	r5, #0
 8012f4e:	db41      	blt.n	8012fd4 <__ieee754_sqrt+0x150>
 8012f50:	f101 0801 	add.w	r8, r1, #1
 8012f54:	1a5b      	subs	r3, r3, r1
 8012f56:	4641      	mov	r1, r8
 8012f58:	45a4      	cmp	ip, r4
 8012f5a:	bf88      	it	hi
 8012f5c:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8012f60:	eba4 040c 	sub.w	r4, r4, ip
 8012f64:	443a      	add	r2, r7
 8012f66:	005b      	lsls	r3, r3, #1
 8012f68:	f1be 0e01 	subs.w	lr, lr, #1
 8012f6c:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8012f70:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8012f74:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8012f78:	d1dc      	bne.n	8012f34 <__ieee754_sqrt+0xb0>
 8012f7a:	4323      	orrs	r3, r4
 8012f7c:	d006      	beq.n	8012f8c <__ieee754_sqrt+0x108>
 8012f7e:	1c54      	adds	r4, r2, #1
 8012f80:	bf0b      	itete	eq
 8012f82:	4672      	moveq	r2, lr
 8012f84:	3201      	addne	r2, #1
 8012f86:	3001      	addeq	r0, #1
 8012f88:	f022 0201 	bicne.w	r2, r2, #1
 8012f8c:	1043      	asrs	r3, r0, #1
 8012f8e:	07c1      	lsls	r1, r0, #31
 8012f90:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8012f94:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8012f98:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8012f9c:	bf48      	it	mi
 8012f9e:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8012fa2:	4610      	mov	r0, r2
 8012fa4:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8012fa8:	e782      	b.n	8012eb0 <__ieee754_sqrt+0x2c>
 8012faa:	0ae3      	lsrs	r3, r4, #11
 8012fac:	3915      	subs	r1, #21
 8012fae:	0564      	lsls	r4, r4, #21
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d0fa      	beq.n	8012faa <__ieee754_sqrt+0x126>
 8012fb4:	02de      	lsls	r6, r3, #11
 8012fb6:	d50a      	bpl.n	8012fce <__ieee754_sqrt+0x14a>
 8012fb8:	f1c2 0020 	rsb	r0, r2, #32
 8012fbc:	fa24 f000 	lsr.w	r0, r4, r0
 8012fc0:	1e55      	subs	r5, r2, #1
 8012fc2:	4094      	lsls	r4, r2
 8012fc4:	4303      	orrs	r3, r0
 8012fc6:	1b4a      	subs	r2, r1, r5
 8012fc8:	e78a      	b.n	8012ee0 <__ieee754_sqrt+0x5c>
 8012fca:	4611      	mov	r1, r2
 8012fcc:	e7f0      	b.n	8012fb0 <__ieee754_sqrt+0x12c>
 8012fce:	005b      	lsls	r3, r3, #1
 8012fd0:	3201      	adds	r2, #1
 8012fd2:	e7ef      	b.n	8012fb4 <__ieee754_sqrt+0x130>
 8012fd4:	4688      	mov	r8, r1
 8012fd6:	e7bd      	b.n	8012f54 <__ieee754_sqrt+0xd0>
 8012fd8:	7ff00000 	.word	0x7ff00000

08012fdc <fabs>:
 8012fdc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8012fe0:	4770      	bx	lr

08012fe2 <finite>:
 8012fe2:	f041 4000 	orr.w	r0, r1, #2147483648	; 0x80000000
 8012fe6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8012fea:	0fc0      	lsrs	r0, r0, #31
 8012fec:	4770      	bx	lr
	...

08012ff0 <nan>:
 8012ff0:	2000      	movs	r0, #0
 8012ff2:	4901      	ldr	r1, [pc, #4]	; (8012ff8 <nan+0x8>)
 8012ff4:	4770      	bx	lr
 8012ff6:	bf00      	nop
 8012ff8:	7ff80000 	.word	0x7ff80000

08012ffc <rint>:
 8012ffc:	f3c1 5c0a 	ubfx	ip, r1, #20, #11
 8013000:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013002:	f2ac 37ff 	subw	r7, ip, #1023	; 0x3ff
 8013006:	2f13      	cmp	r7, #19
 8013008:	4602      	mov	r2, r0
 801300a:	460b      	mov	r3, r1
 801300c:	460c      	mov	r4, r1
 801300e:	4605      	mov	r5, r0
 8013010:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8013014:	dc59      	bgt.n	80130ca <rint+0xce>
 8013016:	2f00      	cmp	r7, #0
 8013018:	da2a      	bge.n	8013070 <rint+0x74>
 801301a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 801301e:	4301      	orrs	r1, r0
 8013020:	d022      	beq.n	8013068 <rint+0x6c>
 8013022:	f3c3 0113 	ubfx	r1, r3, #0, #20
 8013026:	4301      	orrs	r1, r0
 8013028:	424d      	negs	r5, r1
 801302a:	430d      	orrs	r5, r1
 801302c:	4936      	ldr	r1, [pc, #216]	; (8013108 <rint+0x10c>)
 801302e:	0c5c      	lsrs	r4, r3, #17
 8013030:	0b2d      	lsrs	r5, r5, #12
 8013032:	f405 2500 	and.w	r5, r5, #524288	; 0x80000
 8013036:	0464      	lsls	r4, r4, #17
 8013038:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801303c:	ea45 0304 	orr.w	r3, r5, r4
 8013040:	e9d1 4500 	ldrd	r4, r5, [r1]
 8013044:	4620      	mov	r0, r4
 8013046:	4629      	mov	r1, r5
 8013048:	f7ed f90a 	bl	8000260 <__adddf3>
 801304c:	e9cd 0100 	strd	r0, r1, [sp]
 8013050:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013054:	462b      	mov	r3, r5
 8013056:	4622      	mov	r2, r4
 8013058:	f7ed f900 	bl	800025c <__aeabi_dsub>
 801305c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013060:	ea43 71c6 	orr.w	r1, r3, r6, lsl #31
 8013064:	4602      	mov	r2, r0
 8013066:	460b      	mov	r3, r1
 8013068:	4610      	mov	r0, r2
 801306a:	4619      	mov	r1, r3
 801306c:	b003      	add	sp, #12
 801306e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013070:	4926      	ldr	r1, [pc, #152]	; (801310c <rint+0x110>)
 8013072:	4139      	asrs	r1, r7
 8013074:	ea03 0001 	and.w	r0, r3, r1
 8013078:	4310      	orrs	r0, r2
 801307a:	d0f5      	beq.n	8013068 <rint+0x6c>
 801307c:	084b      	lsrs	r3, r1, #1
 801307e:	ea04 0151 	and.w	r1, r4, r1, lsr #1
 8013082:	ea52 0501 	orrs.w	r5, r2, r1
 8013086:	d00c      	beq.n	80130a2 <rint+0xa6>
 8013088:	ea24 0303 	bic.w	r3, r4, r3
 801308c:	f44f 2480 	mov.w	r4, #262144	; 0x40000
 8013090:	2f13      	cmp	r7, #19
 8013092:	bf0c      	ite	eq
 8013094:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
 8013098:	2500      	movne	r5, #0
 801309a:	fa44 f707 	asr.w	r7, r4, r7
 801309e:	ea43 0407 	orr.w	r4, r3, r7
 80130a2:	4919      	ldr	r1, [pc, #100]	; (8013108 <rint+0x10c>)
 80130a4:	4623      	mov	r3, r4
 80130a6:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
 80130aa:	462a      	mov	r2, r5
 80130ac:	e9d6 4500 	ldrd	r4, r5, [r6]
 80130b0:	4620      	mov	r0, r4
 80130b2:	4629      	mov	r1, r5
 80130b4:	f7ed f8d4 	bl	8000260 <__adddf3>
 80130b8:	e9cd 0100 	strd	r0, r1, [sp]
 80130bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80130c0:	4622      	mov	r2, r4
 80130c2:	462b      	mov	r3, r5
 80130c4:	f7ed f8ca 	bl	800025c <__aeabi_dsub>
 80130c8:	e7cc      	b.n	8013064 <rint+0x68>
 80130ca:	2f33      	cmp	r7, #51	; 0x33
 80130cc:	dd05      	ble.n	80130da <rint+0xde>
 80130ce:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
 80130d2:	d1c9      	bne.n	8013068 <rint+0x6c>
 80130d4:	f7ed f8c4 	bl	8000260 <__adddf3>
 80130d8:	e7c4      	b.n	8013064 <rint+0x68>
 80130da:	f04f 31ff 	mov.w	r1, #4294967295
 80130de:	f2ac 4c13 	subw	ip, ip, #1043	; 0x413
 80130e2:	fa21 f10c 	lsr.w	r1, r1, ip
 80130e6:	4208      	tst	r0, r1
 80130e8:	d0be      	beq.n	8013068 <rint+0x6c>
 80130ea:	ea10 0251 	ands.w	r2, r0, r1, lsr #1
 80130ee:	bf18      	it	ne
 80130f0:	f04f 4580 	movne.w	r5, #1073741824	; 0x40000000
 80130f4:	ea4f 0351 	mov.w	r3, r1, lsr #1
 80130f8:	bf1e      	ittt	ne
 80130fa:	ea20 0303 	bicne.w	r3, r0, r3
 80130fe:	fa45 fc0c 	asrne.w	ip, r5, ip
 8013102:	ea43 050c 	orrne.w	r5, r3, ip
 8013106:	e7cc      	b.n	80130a2 <rint+0xa6>
 8013108:	08015128 	.word	0x08015128
 801310c:	000fffff 	.word	0x000fffff

08013110 <scalbn>:
 8013110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013112:	f3c1 560a 	ubfx	r6, r1, #20, #11
 8013116:	4604      	mov	r4, r0
 8013118:	460d      	mov	r5, r1
 801311a:	4617      	mov	r7, r2
 801311c:	460b      	mov	r3, r1
 801311e:	b996      	cbnz	r6, 8013146 <scalbn+0x36>
 8013120:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8013124:	4303      	orrs	r3, r0
 8013126:	d039      	beq.n	801319c <scalbn+0x8c>
 8013128:	4b35      	ldr	r3, [pc, #212]	; (8013200 <scalbn+0xf0>)
 801312a:	2200      	movs	r2, #0
 801312c:	f7ed fa4e 	bl	80005cc <__aeabi_dmul>
 8013130:	4b34      	ldr	r3, [pc, #208]	; (8013204 <scalbn+0xf4>)
 8013132:	4604      	mov	r4, r0
 8013134:	429f      	cmp	r7, r3
 8013136:	460d      	mov	r5, r1
 8013138:	da0f      	bge.n	801315a <scalbn+0x4a>
 801313a:	a32d      	add	r3, pc, #180	; (adr r3, 80131f0 <scalbn+0xe0>)
 801313c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013140:	f7ed fa44 	bl	80005cc <__aeabi_dmul>
 8013144:	e006      	b.n	8013154 <scalbn+0x44>
 8013146:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801314a:	4296      	cmp	r6, r2
 801314c:	d10a      	bne.n	8013164 <scalbn+0x54>
 801314e:	4602      	mov	r2, r0
 8013150:	f7ed f886 	bl	8000260 <__adddf3>
 8013154:	4604      	mov	r4, r0
 8013156:	460d      	mov	r5, r1
 8013158:	e020      	b.n	801319c <scalbn+0x8c>
 801315a:	460b      	mov	r3, r1
 801315c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8013160:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 8013164:	f240 72fe 	movw	r2, #2046	; 0x7fe
 8013168:	19b9      	adds	r1, r7, r6
 801316a:	4291      	cmp	r1, r2
 801316c:	dd0e      	ble.n	801318c <scalbn+0x7c>
 801316e:	a322      	add	r3, pc, #136	; (adr r3, 80131f8 <scalbn+0xe8>)
 8013170:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013174:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 8013178:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 801317c:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 8013180:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 8013184:	4820      	ldr	r0, [pc, #128]	; (8013208 <scalbn+0xf8>)
 8013186:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 801318a:	e7d9      	b.n	8013140 <scalbn+0x30>
 801318c:	2900      	cmp	r1, #0
 801318e:	dd08      	ble.n	80131a2 <scalbn+0x92>
 8013190:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8013194:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8013198:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 801319c:	4620      	mov	r0, r4
 801319e:	4629      	mov	r1, r5
 80131a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80131a2:	f111 0f35 	cmn.w	r1, #53	; 0x35
 80131a6:	da16      	bge.n	80131d6 <scalbn+0xc6>
 80131a8:	f24c 3350 	movw	r3, #50000	; 0xc350
 80131ac:	429f      	cmp	r7, r3
 80131ae:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 80131b2:	dd08      	ble.n	80131c6 <scalbn+0xb6>
 80131b4:	4c15      	ldr	r4, [pc, #84]	; (801320c <scalbn+0xfc>)
 80131b6:	4814      	ldr	r0, [pc, #80]	; (8013208 <scalbn+0xf8>)
 80131b8:	f363 74df 	bfi	r4, r3, #31, #1
 80131bc:	a30e      	add	r3, pc, #56	; (adr r3, 80131f8 <scalbn+0xe8>)
 80131be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c2:	4621      	mov	r1, r4
 80131c4:	e7bc      	b.n	8013140 <scalbn+0x30>
 80131c6:	4c12      	ldr	r4, [pc, #72]	; (8013210 <scalbn+0x100>)
 80131c8:	4812      	ldr	r0, [pc, #72]	; (8013214 <scalbn+0x104>)
 80131ca:	f363 74df 	bfi	r4, r3, #31, #1
 80131ce:	a308      	add	r3, pc, #32	; (adr r3, 80131f0 <scalbn+0xe0>)
 80131d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131d4:	e7f5      	b.n	80131c2 <scalbn+0xb2>
 80131d6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80131da:	3136      	adds	r1, #54	; 0x36
 80131dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80131e0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 80131e4:	4620      	mov	r0, r4
 80131e6:	4629      	mov	r1, r5
 80131e8:	2200      	movs	r2, #0
 80131ea:	4b0b      	ldr	r3, [pc, #44]	; (8013218 <scalbn+0x108>)
 80131ec:	e7a8      	b.n	8013140 <scalbn+0x30>
 80131ee:	bf00      	nop
 80131f0:	c2f8f359 	.word	0xc2f8f359
 80131f4:	01a56e1f 	.word	0x01a56e1f
 80131f8:	8800759c 	.word	0x8800759c
 80131fc:	7e37e43c 	.word	0x7e37e43c
 8013200:	43500000 	.word	0x43500000
 8013204:	ffff3cb0 	.word	0xffff3cb0
 8013208:	8800759c 	.word	0x8800759c
 801320c:	7e37e43c 	.word	0x7e37e43c
 8013210:	01a56e1f 	.word	0x01a56e1f
 8013214:	c2f8f359 	.word	0xc2f8f359
 8013218:	3c900000 	.word	0x3c900000

0801321c <_init>:
 801321c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801321e:	bf00      	nop
 8013220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013222:	bc08      	pop	{r3}
 8013224:	469e      	mov	lr, r3
 8013226:	4770      	bx	lr

08013228 <_fini>:
 8013228:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801322a:	bf00      	nop
 801322c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801322e:	bc08      	pop	{r3}
 8013230:	469e      	mov	lr, r3
 8013232:	4770      	bx	lr
