Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Tue Oct 17 12:27:20 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2 -file /home/ubuntu/lab3_vivado/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (148)
6. checking no_output_delay (149)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (148)
--------------------------------
 There are 148 input ports with no input delay specified. (HIGH)

arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (149)
---------------------------------
 There are 149 ports with no output delay specified. (HIGH)

data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.001        0.000                      0                 3265        0.137        0.000                      0                 3265        1.420        0.000                       0                  2861  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 1.920}        3.840           260.417         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.001        0.000                      0                 3265        0.137        0.000                      0                 3265        1.420        0.000                       0                  2861  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.420ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][0]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][0]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][0]
                                                                      r  t1/mem[0][0]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][0]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][0]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][0]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][0]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][0]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][0]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][0]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][0]__0_i_7_n_0
                                                                      r  t1/mem[0][0]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][0]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][0]__0_i_3_n_0
                                                                      r  t1/mem[0][0]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][0]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][0]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][0]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][0]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][10]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][10]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][10]
                                                                      r  t1/mem[0][10]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][10]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][10]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][10]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][10]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][10]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][10]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][10]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][10]__0_i_7_n_0
                                                                      r  t1/mem[0][10]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][10]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][10]__0_i_3_n_0
                                                                      r  t1/mem[0][10]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][10]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][10]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][10]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][10]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][11]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][11]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][11]
                                                                      r  t1/mem[0][11]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][11]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][11]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][11]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][11]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][11]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][11]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][11]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][11]__0_i_7_n_0
                                                                      r  t1/mem[0][11]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][11]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][11]__0_i_3_n_0
                                                                      r  t1/mem[0][11]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][11]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][11]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][11]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][11]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][12]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][12]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][12]
                                                                      r  t1/mem[0][12]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][12]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][12]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][12]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][12]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][12]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][12]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][12]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][12]__0_i_7_n_0
                                                                      r  t1/mem[0][12]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][12]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][12]__0_i_3_n_0
                                                                      r  t1/mem[0][12]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][12]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][12]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][12]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][12]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][13]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][13]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][13]
                                                                      r  t1/mem[0][13]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][13]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][13]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][13]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][13]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][13]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][13]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][13]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][13]__0_i_7_n_0
                                                                      r  t1/mem[0][13]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][13]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][13]__0_i_3_n_0
                                                                      r  t1/mem[0][13]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][13]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][13]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][13]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][13]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][14]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][14]
                                                                      r  t1/mem[0][14]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][14]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][14]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][14]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][14]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][14]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][14]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][14]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][14]__0_i_7_n_0
                                                                      r  t1/mem[0][14]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][14]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][14]__0_i_3_n_0
                                                                      r  t1/mem[0][14]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][14]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][14]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][14]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][14]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][15]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][15]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][15]
                                                                      r  t1/mem[0][15]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][15]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][15]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][15]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][15]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][15]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][15]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][15]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][15]__0_i_7_n_0
                                                                      r  t1/mem[0][15]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][15]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][15]__0_i_3_n_0
                                                                      r  t1/mem[0][15]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][15]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][15]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][15]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][15]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][16]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][16]
                                                                      r  t1/mem[0][16]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][16]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][16]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][16]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][16]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][16]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][16]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][16]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][16]__0_i_7_n_0
                                                                      r  t1/mem[0][16]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][16]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][16]__0_i_3_n_0
                                                                      r  t1/mem[0][16]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][16]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][16]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][16]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][16]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][17]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][17]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][17]
                                                                      r  t1/mem[0][17]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][17]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][17]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][17]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][17]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][17]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][17]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][17]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][17]__0_i_7_n_0
                                                                      r  t1/mem[0][17]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][17]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][17]__0_i_3_n_0
                                                                      r  t1/mem[0][17]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][17]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][17]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][17]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][17]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 t1/mem_reg[55][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][18]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.840ns  (axis_clk rise@3.840ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.703ns  (logic 1.561ns (42.155%)  route 2.142ns (57.845%))
  Logic Levels:           5  (LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 5.968 - 3.840 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][18]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][18]
                                                                      r  t1/mem[0][18]__0_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/mem[0][18]__0_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/mem[0][18]__0_i_20_n_0
                                                                      r  t1/mem_reg[0][18]__0_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/mem_reg[0][18]__0_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/mem_reg[0][18]__0_i_11_n_0
                                                                      r  t1/mem_reg[0][18]__0_i_7/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/mem_reg[0][18]__0_i_7/O
                         net (fo=1, unplaced)         0.717     5.267    t1/mem_reg[0][18]__0_i_7_n_0
                                                                      r  t1/mem[0][18]__0_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/mem[0][18]__0_i_3/O
                         net (fo=1, unplaced)         0.449     6.035    t1/mem[0][18]__0_i_3_n_0
                                                                      r  t1/mem[0][18]__0_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.159 r  t1/mem[0][18]__0_i_1/O
                         net (fo=75, unplaced)        0.000     6.159    t1/mem[0][18]__0_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      3.840     3.840 r  
                                                      0.000     3.840 r  axis_clk (IN)
                         net (fo=0)                   0.000     3.840    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.678 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.438    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.529 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     5.968    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][18]__0/C
                         clock pessimism              0.184     6.151    
                         clock uncertainty           -0.035     6.116    
                         FDRE (Setup_fdre_C_D)        0.044     6.160    t1/mem_reg[0][18]__0
  -------------------------------------------------------------------
                         required time                          6.160    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  0.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 d1/datalast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            o1/outputlast_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDRE                                         r  d1/datalast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  d1/datalast_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    d1/datalast_reg_n_0
                                                                      r  d1/outputlast_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  d1/outputlast_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    o1/outputlast
                         FDRE                                         r  o1/outputlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputlast_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    o1/outputlast_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 d1/FSM_onehot_curr_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            d1/FSM_onehot_curr_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.245ns (63.161%)  route 0.143ns (36.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/FSM_onehot_curr_state_reg[11]/Q
                         net (fo=5, unplaced)         0.143     0.967    d1/datalast
                                                                      r  d1/FSM_onehot_curr_state[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.065 r  d1/FSM_onehot_curr_state[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.065    d1/FSM_onehot_curr_state[13]_i_1_n_0
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[13]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    d1/FSM_onehot_curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 d1/FSM_onehot_curr_state_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            d1/ramaddrin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[25]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/FSM_onehot_curr_state_reg[25]/Q
                         net (fo=7, unplaced)         0.146     0.970    d1/FSM_onehot_curr_state_reg_n_0_[25]
                                                                      r  d1/ramaddrin[5]_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.068 r  d1/ramaddrin[5]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    d1/ramaddrin0_in[5]
                         FDCE                                         r  d1/ramaddrin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    d1/ramaddrin_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 t1/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    t1/CLK
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  t1/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    t1/curr_state[1]
                                                                      f  t1/mem[0][1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  t1/mem[0][1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    t1/mem[0][1]_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    t1/mem_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 t1/FSM_sequential_curr_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/FSM_sequential_curr_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    t1/CLK
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  t1/FSM_sequential_curr_state_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    t1/curr_state[2]
                                                                      r  t1/FSM_sequential_curr_state[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.068 r  t1/FSM_sequential_curr_state[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    t1/next_state[2]
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    t1/CLK
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    t1/FSM_sequential_curr_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 t1/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            t1/mem_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.248ns (62.969%)  route 0.146ns (37.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    t1/CLK
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  t1/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    t1/curr_state[0]
                                                                      f  t1/mem[0][2]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.101     1.071 r  t1/mem[0][2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.071    t1/mem[0][2]_i_1_n_0
                         FDRE                                         r  t1/mem_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    t1/CLK
                         FDRE                                         r  t1/mem_reg[0][2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    t1/mem_reg[0][2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.071    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            o1/outputdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[10]
                                                                      r  o1/i__carry__1_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry__1_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry__1_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry__1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[10]
                         FDRE                                         r  o1/outputdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            o1/outputdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[14]
                                                                      r  o1/i__carry__2_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry__2_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry__2_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry__2/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[14]
                         FDRE                                         r  o1/outputdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            o1/outputdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[2]
                                                                      r  o1/i__carry_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[2]
                         FDRE                                         r  o1/outputdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            o1/outputdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[6]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[6]
                                                                      r  o1/i__carry__0_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry__0_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry__0_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__0/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry__0/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[6]
                         FDRE                                         r  o1/outputdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 1.920 }
Period(ns):         3.840
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         3.840       1.685                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         3.840       2.840                d1/FSM_onehot_curr_state_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         1.920       1.420                d1/FSM_onehot_curr_state_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[0]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[0]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[10]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[10]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[11]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[11]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[12]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[12]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[13]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[13]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[14]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[14]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[15]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[15]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[16]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[16]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[17]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[17]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[2]
                            (input port)
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.409ns  (logic 4.342ns (58.610%)  route 3.066ns (41.390%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[2] (IN)
                         net (fo=0)                   0.000     0.000    araddr[2]
                                                                      r  araddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[2]_inst/O
                         net (fo=258, unplaced)       0.800     1.771    araddr_IBUF[2]
                                                                      r  rdata_OBUF[31]_inst_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_9/O
                         net (fo=64, unplaced)        0.562     2.457    t1/rdata_OBUF[1]_inst_i_1_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_3/S
                         MUXF7 (Prop_muxf7_S_O)       0.314     2.771 r  t1/rdata_OBUF[18]_inst_i_3/O
                         net (fo=1, unplaced)         0.905     3.676    t1/rdata_OBUF[18]_inst_i_3_n_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.298     3.974 r  t1/rdata_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     4.774    tap_Di_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.409 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     7.409    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=7, unplaced)         0.337     0.538    t1/arvalid_IBUF
                                                                      r  t1/arready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  t1/arready_OBUF_inst_i_1/O
                         net (fo=35, unplaced)        0.337     0.920    rvalid_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/awready_OBUF_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.583 r  t1/awready_OBUF_inst_i_1/O
                         net (fo=103, unplaced)       0.337     0.920    wready_OBUF
                                                                      r  awready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  awready_OBUF_inst/O
                         net (fo=0)                   0.000     2.071    awready
                                                                      r  awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[0]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[10]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[11]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[12]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[13]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[14]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[15]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[3]
                            (input port)
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[3] (IN)
                         net (fo=0)                   0.000     0.000    araddr[3]
                                                                      r  araddr_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[3]_inst/O
                         net (fo=162, unplaced)       0.337     0.538    t1/araddr_IBUF[3]
                                                                      r  t1/rdata_OBUF[16]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.045     0.583 r  t1/rdata_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.337     0.920    tap_Di_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     2.071    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           149 Endpoints
Min Delay           149 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t1/mem_reg[55][0]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][0]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][0]
                                                                      r  t1/rdata_OBUF[0]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[0]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[0]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[0]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[0]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[0]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[0]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[0]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[0]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[0]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[0]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][10]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][10]
                                                                      r  t1/rdata_OBUF[10]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[10]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[10]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[10]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[10]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[10]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[10]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[10]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[10]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[10]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[10]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][11]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][11]
                                                                      r  t1/rdata_OBUF[11]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[11]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[11]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[11]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[11]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[11]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[11]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[11]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[11]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[11]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[11]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][12]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][12]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][12]
                                                                      r  t1/rdata_OBUF[12]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[12]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[12]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[12]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[12]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[12]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[12]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[12]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[12]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[12]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[12]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][13]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][13]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][13]
                                                                      r  t1/rdata_OBUF[13]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[13]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[13]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[13]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[13]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[13]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[13]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[13]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[13]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[13]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[13]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][14]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][14]
                                                                      r  t1/rdata_OBUF[14]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[14]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[14]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[14]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[14]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[14]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[14]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[14]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[14]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[14]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[14]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][15]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][15]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][15]
                                                                      r  t1/rdata_OBUF[15]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[15]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[15]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[15]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[15]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[15]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[15]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[15]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[15]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[15]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[15]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[15]
                                                                      r  rdata_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[15]
                                                                      r  rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][16]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][16]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][16]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][16]
                                                                      r  t1/rdata_OBUF[16]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[16]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[16]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[16]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[16]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[16]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[16]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[16]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[16]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[16]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[16]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[16]
                                                                      r  rdata_OBUF[16]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[16]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[16]
                                                                      r  rdata[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][17]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][17]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][17]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][17]
                                                                      r  t1/rdata_OBUF[17]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[17]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[17]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[17]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[17]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[17]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[17]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[17]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[17]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[17]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[17]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[17]
                                                                      r  rdata_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[17]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[17]
                                                                      r  rdata[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/mem_reg[55][18]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            rdata[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.195ns (58.783%)  route 2.942ns (41.217%))
  Logic Levels:           6  (LUT6=3 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.584     2.456    t1/CLK
                         FDRE                                         r  t1/mem_reg[55][18]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  t1/mem_reg[55][18]/Q
                         net (fo=2, unplaced)         0.976     3.910    t1/mem_reg_n_0_[55][18]
                                                                      r  t1/rdata_OBUF[18]_inst_i_20/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.205 r  t1/rdata_OBUF[18]_inst_i_20/O
                         net (fo=1, unplaced)         0.000     4.205    t1/rdata_OBUF[18]_inst_i_20_n_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_11/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     4.452 r  t1/rdata_OBUF[18]_inst_i_11/O
                         net (fo=1, unplaced)         0.000     4.452    t1/rdata_OBUF[18]_inst_i_11_n_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_5/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     4.550 r  t1/rdata_OBUF[18]_inst_i_5/O
                         net (fo=1, unplaced)         0.717     5.267    t1/rdata_OBUF[18]_inst_i_5_n_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.319     5.586 r  t1/rdata_OBUF[18]_inst_i_2/O
                         net (fo=1, unplaced)         0.449     6.035    t1/rdata_OBUF[18]_inst_i_2_n_0
                                                                      r  t1/rdata_OBUF[18]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.159 r  t1/rdata_OBUF[18]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     6.959    tap_Di_OBUF[18]
                                                                      r  rdata_OBUF[18]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     9.594 r  rdata_OBUF[18]_inst/O
                         net (fo=0)                   0.000     9.594    rdata[18]
                                                                      r  rdata[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/ramaddrin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[2]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[3]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[4]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[5]/Q
                         net (fo=2, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[0]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[12]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[13]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramdatain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramdatain_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramdatain_reg[14]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.367    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay          5369 Endpoints
Min Delay          5369 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 8.651ns (79.051%)  route 2.292ns (20.949%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.943 r  o1/outputdata0_inferred__1/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    10.943    o1/p_0_in[29]
                         FDRE                                         r  o1/outputdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.937ns  (logic 8.645ns (79.040%)  route 2.292ns (20.960%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.937 r  o1/outputdata0_inferred__1/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    10.937    o1/p_0_in[31]
                         FDRE                                         r  o1/outputdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.862ns  (logic 8.570ns (78.895%)  route 2.292ns (21.105%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.862 r  o1/outputdata0_inferred__1/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    10.862    o1/p_0_in[30]
                         FDRE                                         r  o1/outputdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 8.546ns (78.848%)  route 2.292ns (21.152%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.838 r  o1/outputdata0_inferred__1/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    10.838    o1/p_0_in[28]
                         FDRE                                         r  o1/outputdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 8.534ns (78.825%)  route 2.292ns (21.175%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.826 r  o1/outputdata0_inferred__1/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    10.826    o1/p_0_in[25]
                         FDRE                                         r  o1/outputdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 8.528ns (78.813%)  route 2.292ns (21.187%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.820 r  o1/outputdata0_inferred__1/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    10.820    o1/p_0_in[27]
                         FDRE                                         r  o1/outputdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.745ns  (logic 8.453ns (78.665%)  route 2.292ns (21.335%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.745 r  o1/outputdata0_inferred__1/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    10.745    o1/p_0_in[26]
                         FDRE                                         r  o1/outputdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.721ns  (logic 8.429ns (78.618%)  route 2.292ns (21.382%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.721 r  o1/outputdata0_inferred__1/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    10.721    o1/p_0_in[24]
                         FDRE                                         r  o1/outputdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.596ns  (logic 8.313ns (78.450%)  route 2.283ns (21.550%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    o1/outputdata1_carry_n_4
                                                                      r  o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    o1/i__carry__3_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  o1/outputdata0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    o1/outputdata0_inferred__1/i__carry__3_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.596 r  o1/outputdata0_inferred__1/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    10.596    o1/p_0_in[21]
                         FDRE                                         r  o1/outputdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.590ns  (logic 8.307ns (78.438%)  route 2.283ns (21.562%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    o1/outputdata1_carry_n_4
                                                                      r  o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    o1/i__carry__3_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  o1/outputdata0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    o1/outputdata0_inferred__1/i__carry__3_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.590 r  o1/outputdata0_inferred__1/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    10.590    o1/p_0_in[23]
                         FDRE                                         r  o1/outputdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[10]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[2]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[3]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[4]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[5]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[6]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[7]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[8]/C

Slack:                    inf
  Source:                 ss_tvalid
                            (input port)
  Destination:            d1/FSM_onehot_curr_state_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tvalid (IN)
                         net (fo=0)                   0.000     0.000    ss_tvalid
                                                                      r  ss_tvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tvalid_IBUF_inst/O
                         net (fo=13, unplaced)        0.337     0.538    d1/ss_tvalid_IBUF
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_onehot_curr_state_reg[9]/C

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            d1/mem_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@1.920ns period=3.840ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=1, unplaced)         0.337     0.538    d1/D[0]
                         FDCE                                         r  d1/mem_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=2860, unplaced)      0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/mem_reg[0][0]/C





