Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Oct 29 21:12:23 2020
| Host         : DESKTOP-1MVCO4C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file uP_wrapper_control_sets_placed.rpt
| Design       : uP_wrapper
| Device       : xc7a35ti
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   696 |
|    Minimum number of control sets                        |   639 |
|    Addition due to synthesis replication                 |    57 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2019 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   696 |
| >= 0 to < 4        |    52 |
| >= 4 to < 6        |   126 |
| >= 6 to < 8        |    50 |
| >= 8 to < 10       |   141 |
| >= 10 to < 12      |    33 |
| >= 12 to < 14      |    36 |
| >= 14 to < 16      |    17 |
| >= 16              |   241 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3065 |          915 |
| No           | No                    | Yes                    |             204 |           62 |
| No           | Yes                   | No                     |            1549 |          601 |
| Yes          | No                    | No                     |            3724 |          963 |
| Yes          | No                    | Yes                    |             195 |           49 |
| Yes          | Yes                   | No                     |            5380 |         1591 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                     Clock Signal                                     |                                                                                                                                      Enable Signal                                                                                                                                     |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                               |                1 |              1 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0                                                                                               |                1 |              1 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0                                                                                                  |                1 |              1 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                                                                                                               |                1 |              1 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_with_scan_reset                                                                                                                                                                           |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                      |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                      |                1 |              1 |
| ~uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   |                                                                                                                                                                                                                                                                                        | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                         |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                       |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             |                                                                                                                                                                                                                                        |                1 |              1 |
| ~uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                                                                            | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1                                                                                                                                                                           |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/capture_1                                                                                                                               |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                        |                1 |              1 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                    |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/reset                                                                                                                          |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_payload_i[3]_i_1_n_0                                                                                                                                                         |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/axi_mc_cmd_translator_0/axi_mc_incr_cmd_0/sel                                                                                                                                               |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                       |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              2 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                2 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                        |                2 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i      |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                      |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                      |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i              |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_wr_fifo                                                                                                                                                          |                                                                                                                                                                                                                                        |                1 |              3 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                                       |                                                                                                                                                                                                                                        |                1 |              3 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                                                                                                      | uP_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                     | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |                3 |              4 |
| ~uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   |                                                                                                                                                                                                                                                                                        | uP_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                    |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                1 |              4 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                   |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_reg_full_reg_0[0]                                                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                           |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                              | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GEN_ASYNC_WRITE.rdy_back_reg                                                                                                          |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.awvalid_d1_i_1_n_0                                                                                                                                |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/sig_data2mstr_cmd_ready                                                                                                                                           | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                   |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                    |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                         | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                                                                                                              |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                    |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                3 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                3 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                        |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                            |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                             |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                3 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |                3 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                          |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                        |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                              |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                     | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                           |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                              | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc0                                                                                                     |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                   |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/gen_master_slots[1].r_issuing_cnt_reg[11][0]                                                                                                                                   | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                       |                3 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              4 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                                                                                                 | uP_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                     |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                      | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                            |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                  |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                         |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                             | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                              | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                  | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                      |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                                  | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_burst_dbeat_cntr_reg[3][0]                                                     |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                      |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                             | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                     |                2 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/p_0_out                                                                                                                                               | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                            | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                1 |              4 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                                                                                                             | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                  | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                 |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/app_rdy_r_reg_0[0]                                                                                                                                                                                      | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                          |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                          |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                               | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                3 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                               |                                                                                                                                                                                                                                        |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                       | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                1 |              5 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                                                                                                          |                                                                                                                                                                                                                                        |                1 |              5 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                               | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                               |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                               | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                      |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                         | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                             | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                        |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                             |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                      |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                               | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                             | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                     |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                                                          |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                     | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                    |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                    |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                    |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/rst_mig_7series_0_83M/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                4 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                             |                3 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                           |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.splitter_aw_si/s_axi_awready[0]                                                                                                                                                          | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                  |                3 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/gen_master_slots[3].r_issuing_cnt_reg[27][0]                                                                                                                                   | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                           | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                         |                1 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                         | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                         |                2 |              5 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                        |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/rst_mig_7series_0_83M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | uP_i/rst_mig_7series_0_83M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                    |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_0_in22_out                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                  |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                               | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                              |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                          |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                         |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                        |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                  |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_1_out[5]                                                                                                                         |                                                                                                                                                                                                                                        |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                              |                2 |              6 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[5][0]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                        |                2 |              6 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/Use_E2.BSCAN_I/E[0]                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                 |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                   |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                4 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                       |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg_reg_0                                                                                                   |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                                 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |                3 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                          |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                             | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_coelsc_tag_reg0                                                                 |                1 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                2 |              6 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                2 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                3 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                      |                3 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                     | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                3 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                              |                2 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                                                  | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                              |                3 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                         | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                         |                2 |              7 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_sg_rvalid_0[0]                                                                                                                                                         |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[0][0]                                                                                         |                3 |              8 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GEN_ASYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                      |                2 |              8 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0                                                                                   |                                                                                                                                                                                                                                        |                7 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                  | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |              8 |
|  uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_BSCAN.PORT_Selector_reg[2][0]                                                                                                                                                                                             |                                                                                                                                                                                                                                        |                1 |              8 |
| ~uP_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG                                   | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqthresh_wren_reg_0[0]                                                                                                                                                                                  | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                           |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                           |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                              | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                             |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                      |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                   | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                 |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/wrdq_div2_4to1_rdlvl_first.phy_wrdata[127]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                        |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                           | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                     |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                     |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                     |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                      |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                            |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[127]_i_2_n_0                                 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                5 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_0                                                                                                                                            | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_0[0]                                                                                                               | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                   |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/E[0]                                                                                                                                                                                                   | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqdelay_wren_reg_0[0]                                                                                                                                   |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[79]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[71]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[111]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[103]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                5 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[95]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[2].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[87]_i_1_n_0                                  | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[3].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[119]_i_1_n_0                                 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                   | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |                1 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                |                                                                                                                                                                                                                                        |                2 |              8 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                        |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                                        |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                      |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                5 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_cmd_hold_reg_0[0]                                                                                                            |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                             |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                      |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                        |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                            | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                      |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                          | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0 |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                       | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                      |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                            | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                        |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                       | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                              |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                              | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                3 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                     | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                5 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                              | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/pop_mi_data                                                                                                                       | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                2 |              9 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             10 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/E[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                4 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                          |                4 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_ARVALID_TO_IPCLK/E[0]                                                                                                                                                                          | uP_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                  | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                        |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                  |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             10 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                      | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                      |                6 |             11 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                4 |             11 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                     |                3 |             11 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                2 |             11 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             12 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                2 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                5 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                4 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                        |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                              |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                4 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]     |                2 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                              |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                6 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                5 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                     |                3 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                5 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                      |                5 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                        |               12 |             12 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                        |                2 |             12 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                |                2 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                5 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]   |                5 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                7 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                7 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[0]                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                3 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                3 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                             | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                    |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                          | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                    |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[2]                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             13 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                5 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                       |                8 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                4 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                     | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]       |                4 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                3 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                        |                3 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                2 |             14 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                5 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                             | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]               |                4 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                3 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                5 |             15 |
|  uP_i/clk_wiz_0/inst/clk_out3                                                        |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                       |                4 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                     | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                       |                3 |             15 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                8 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                8 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s2mm_all_idle                                                                                                                                                                                             | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                5 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                                                    |                                                                                                                                                                                                                                        |                2 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                5 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                        |                                                                                                                                                                                                                                        |                3 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                         | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                         | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |                4 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                    |                3 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_RST_MODULE/p_0_in_0                                                                                                                                                                                                |                5 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |                8 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SM/mm2s_all_idle                                                                                                                                                  | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                            |                5 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                   |                                                                                                                                                                                                                                        |                2 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[4].Gen_Instr_DFF/E[0]                                                                                                                                                     | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                6 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                      | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                4 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                2 |             16 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                     |                                                                                                                                                                                                                                        |                3 |             17 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                5 |             17 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                            |                                                                                                                                                                                                                                        |                3 |             17 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             18 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                4 |             18 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                       |                6 |             18 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0                                                                                                              | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                6 |             18 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                4 |             18 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                   |                4 |             19 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                5 |             19 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                6 |             19 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_NO_STSAPP.updt_desc_sts[30]_i_1_n_0                                                                                       | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                   |                4 |             19 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/use_wrap_buffer_reg_0                                                                                                              | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                6 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                       |                7 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                                                       | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                5 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts2_rden                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.updt_sts_reg_1[0]                                                                                                                       | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                     |                5 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                          |               15 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                                                     | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                             |                3 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                                                                                              | uP_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                       |                6 |             20 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                5 |             21 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                7 |             21 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                        |                4 |             22 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             22 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                        |                5 |             22 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |             22 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                              |                                                                                                                                                                                                                                        |                4 |             22 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                        |                5 |             22 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 |                                                                                                                                                                                                                                                                                        | uP_i/mdm_1/U0/Use_E2.BSCAN_I/shift_n_reset                                                                                                                                                                                             |                5 |             23 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             23 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                        |                6 |             23 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                      |                7 |             23 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                       |               10 |             24 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/E[0]                                                                                                                                                                                       | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |               13 |             24 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                        |                9 |             24 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                            | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                       |                7 |             24 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                           |               12 |             25 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                       |                                                                                                                                                                                                                                        |                7 |             25 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                    | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                            |                9 |             25 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                7 |             25 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/updt_cmnd_wr                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1_n_0                                                                                                                                                          | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               10 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                    |                                                                                                                                                                                                                                        |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.queue_dout_valid_reg_0                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |                8 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/E[0]                                                                                                                                                                                                             | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_SG/ftch_cmnd_wr                                                                                                                                                                                                     | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/updt_curdesc0                                                                                                                                                                | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                       |               12 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                              | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                     |                                                                                                                                                                                                                                        |                7 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                        |                9 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_data_reg_1[0]                                                                                                                                          | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/updt_data_reg_2[0]                                                                                                                                          | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/lsbnxtdesc_tready                                                                                                                                                                                                         | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[31]_i_1_n_0                                                                                                                                                          | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                9 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_SG/GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0[0]                                                                                                                                                      | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_rready_0                                                                                                                     | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                      |                8 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_wrce[4]                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_valid_reg_0                                                                                                                                                                   | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                   |                6 |             26 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/s_axis_ftch_cmd_tvalid_reg_0[0]                                                                                                                                                                           | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                6 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                        |                9 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                        |               10 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                            | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                       | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |                8 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/curdesc_lsb_i                                                                                                                                                                                            | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                9 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/E[0]                                                                                                                                                                         | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                       |               14 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                        |                6 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                        |                9 |             27 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                6 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                5 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                6 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |               12 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |               13 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                5 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0                                        |                6 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                        |                5 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/counter_reg_n_0_[6]                                                                                                                                                                                                       | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                        |                5 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/p_11_out[0]                                                                                                                                                                                                                         | uP_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                   |                8 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_MNGR/I_UPDT_CMDSTS_IF/s_axis_updt_cmd_tvalid_reg_0[0]                                                                                                                                                          | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |                6 |             28 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                5 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |               10 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                5 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |                5 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                        |                5 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                        |                8 |             29 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                     | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                8 |             30 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                          | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_addr_reg_empty_reg_0                                                                                                |                5 |             30 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/GEN_ASYNC_RESET.halt_i_reg                                                                                                                                                         | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/p_0_in                                                                                                                                                                       |                5 |             30 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_rden                                                                                                                                                                     | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                6 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_load_input_cmd                                                                                                                                          | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/SR[0]                                                                                                                |                4 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |               12 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                        |                5 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/updt_sts_reg_1[0]                                                                                                                                           | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                5 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                  | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                      |                6 |             31 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                   |                                                                                                                                                                                                                                        |               10 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                                                                                                                     |               10 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                                                                                                            | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                6 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               18 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               16 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               15 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               13 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arready_d12                                                                                                                                                                                                       | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |                9 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                     |               11 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |                8 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               18 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               13 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               16 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                   |               15 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                    |               12 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                              | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                         |                8 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_intc/U0/INTC_CORE_I/irq                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                        |                6 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Using_FPGA.Native_0[0]                                                                                                                                          | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |                8 |             32 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/New_Dbg_Instr_TCK                                                                                                                                                                       |                                                                                                                                                                                                                                        |                7 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                                                                                                                       |               12 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_1                                                                                  |               11 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                        |                6 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/p_1_in                                                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                       |                                                                                                                                                                                                                                        |                9 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                            | uP_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                   |               17 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               15 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |               12 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                                                                                                                 |                8 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                             |                                                                                                                                                                                                                                        |                5 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                         |                                                                                                                                                                                                                                        |                9 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                                                                                                  | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               12 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rvalid                                                                                                                      | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               17 |             32 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                7 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               10 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                         | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                   |                7 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                        |               13 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                        |               10 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               12 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                              | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |               10 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_addr_reg1_out                                                                                                                                               | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                      |                6 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                                       |               15 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_reset_reg                                                                                                              |               12 |             33 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                   | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                                  |                8 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                                                                                                           |                                                                                                                                                                                                                                        |                9 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                      |                                                                                                                                                                                                                                        |                7 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                        |                6 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                        |                6 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                        |                8 |             34 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               13 |             35 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               11 |             35 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               14 |             36 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                            |               11 |             36 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                       | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                         |                6 |             36 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                            | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                6 |             37 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                             | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                               |               10 |             37 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                  | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                          |               11 |             37 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                6 |             37 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/updt_data1                                                                                                                                                                   |               11 |             38 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                   | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               12 |             38 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                        |                8 |             39 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                   | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               14 |             39 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                    |                                                                                                                                                                                                                                        |                5 |             39 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                  |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s02_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                        |                8 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                        |                5 |             40 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                       |               16 |             41 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                            | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                        |                9 |             41 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               10 |             41 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                    | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               13 |             41 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                      |               12 |             42 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                    | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                   |                6 |             42 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                              | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__2_n_0                                                                                                                     |                7 |             43 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                       |               15 |             43 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                      |               12 |             43 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                      |               15 |             44 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                       |               28 |             46 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 | uP_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                        |               11 |             47 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                         | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |                6 |             47 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                                                               | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                    |                9 |             48 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/SR[0]                                                                                                                                                    |               28 |             63 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                           |               23 |             63 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                             |                                                                                                                                                                                                                                        |               15 |             64 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                        |               16 |             64 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                                              |                                                                                                                                                                                                                                        |                8 |             64 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                    |                                                                                                                                                                                                                                        |               16 |             64 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_wren2_new                                                                                                                                                                                    | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                            |               12 |             73 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_CMDSTS_IF/queue_rden2_new                                                                                                                                                                                           | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/queue_sinit20_out                                                                                                                                                            |               12 |             73 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                                                                                                              |                                                                                                                                                                                                                                        |               11 |             75 |
|  uP_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |               26 |             80 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               28 |             80 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_MM2S_SG_IF/GEN_UPDT_FOR_QUEUE.GEN_NO_MICRO_DMA.XFERRED_BYTE_FIFO/I_SRL_FIFO_RBU_F/queue_rden_new                                                                       | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                       |               14 |             87 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/E[0]                                                                                                                                                                                               | uP_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg_1[0]                                                                                                                                       |               17 |             87 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                          |                                                                                                                                                                                                                                        |               11 |             88 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2                                        |                                                                                                                                                                                                                                        |               11 |             88 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                                                                                                             | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               31 |             93 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                                    |                                                                                                                                                                                                                                        |               14 |            112 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                                    |                                                                                                                                                                                                                                        |               14 |            112 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                      |                                                                                                                                                                                                                                        |               14 |            112 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                    |                                                                                                                                                                                                                                        |               14 |            112 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                   |                                                                                                                                                                                                                                        |               34 |            128 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_state_nohalt_reg[27]                                                                                                                                                                    |                                                                                                                                                                                                                                        |               16 |            128 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |               41 |            129 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                        |               43 |            129 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                        |               23 |            129 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               30 |            129 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               35 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |               41 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                |                                                                                                                                                                                                                                        |               25 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                               |                                                                                                                                                                                                                                        |               38 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                        |               40 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                         |                                                                                                                                                                                                                                        |               24 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                        |               36 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0_axi_periph/s03_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                   |                                                                                                                                                                                                                                        |               40 |            131 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                 |                                                                                                                                                                                                                                        |               36 |            144 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               65 |            156 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/not_strict_mode.rd_buf_we                      |                                                                                                                                                                                                                                        |               22 |            176 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                          |                                                                                                                                                                                                                                        |               24 |            192 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 | uP_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_pause_reg                                                                                                                                                                   | uP_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                      |               67 |            221 |
|  uP_i/mig_7series_0/u_uP_mig_7series_0_2_mig/u_ddr3_infrastructure/gen_mmcm.mmcm_i_0 |                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                        |              890 |           3027 |
+--------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


