
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003424                       # Number of seconds simulated
sim_ticks                                  3424499493                       # Number of ticks simulated
final_tick                               574927422612                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 345689                       # Simulator instruction rate (inst/s)
host_op_rate                                   444849                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 275545                       # Simulator tick rate (ticks/s)
host_mem_usage                               16932328                       # Number of bytes of host memory used
host_seconds                                 12428.09                       # Real time elapsed on the host
sim_insts                                  4296259393                       # Number of instructions simulated
sim_ops                                    5528623324                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       190976                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        63744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        53888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       113024                       # Number of bytes read from this memory
system.physmem.bytes_read::total               429184                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7552                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       184576                       # Number of bytes written to this memory
system.physmem.bytes_written::total            184576                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1492                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          498                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          421                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          883                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3353                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1442                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1442                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       598044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     55767566                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       523288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18614107                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       598044                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15736022                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       485910                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     33004531                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125327512                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       598044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       523288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       598044                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       485910                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2205286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          53898679                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               53898679                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          53898679                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       598044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     55767566                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       523288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18614107                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       598044                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15736022                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       485910                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     33004531                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              179226191                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2870073                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2506042                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       184950                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1411340                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1372615                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207192                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5895                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3379336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15960735                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2870073                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1579807                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3285923                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         905361                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        425546                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1665989                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        73642                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7810194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.353925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4524271     57.93%     57.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          163951      2.10%     60.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          297968      3.82%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          280471      3.59%     67.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          456081      5.84%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          475679      6.09%     79.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113762      1.46%     80.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           86070      1.10%     81.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1411941     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7810194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349488                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943532                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3488692                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       412569                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3177394                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12870                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        718659                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       314244                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          725                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17855671                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        718659                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3637127                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         164595                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        45158                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3040545                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       204101                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17375451                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         69669                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82761                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23086163                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79098200                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79098200                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8173113                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2051                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           547294                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2661636                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       582108                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9849                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       188595                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16428619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2002                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13831955                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18305                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5000686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13711087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7810194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771013                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840598                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2748523     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1451476     18.58%     53.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1253029     16.04%     69.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       772734      9.89%     79.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       805018     10.31%     90.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473083      6.06%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       211968      2.71%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        55980      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38383      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7810194                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54646     66.48%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17459     21.24%     87.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10095     12.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10853776     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109592      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2372536     17.15%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       495051      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13831955                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684312                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82200                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35574608                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21431354                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13372154                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13914155                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       776682                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           47                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       143167                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        718659                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         104647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         5907                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16430624                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2661636                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       582108                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1002                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3039                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           33                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           47                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        97394                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110014                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207408                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13567812                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2278375                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       264142                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761306                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2048409                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482931                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.652147                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13387609                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13372154                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8213966                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20078762                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.628322                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409087                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5058917                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185242                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7091535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.603571                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.307733                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3295865     46.48%     46.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1493951     21.07%     67.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833736     11.76%     79.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       284551      4.01%     83.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       271377      3.83%     87.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113624      1.60%     88.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       297939      4.20%     92.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88496      1.25%     94.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       411996      5.81%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7091535                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       411996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23110234                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33580652                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3109                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 402036                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.821223                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.821223                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.217696                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.217696                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62737387                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17538766                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18385920                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2996958                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2444225                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201900                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1254302                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1164665                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          321431                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8950                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2995042                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16462431                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2996958                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1486096                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3650422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1069766                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        508612                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1477574                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97136                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8019552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.543206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295991                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4369130     54.48%     54.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          241620      3.01%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          446590      5.57%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          448959      5.60%     68.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          278223      3.47%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          223745      2.79%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          138715      1.73%     76.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          130771      1.63%     78.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1741799     21.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8019552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364938                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.004624                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3124344                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       502898                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3505183                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        21971                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        865155                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       506078                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19735856                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1371                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        865155                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3352231                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97829                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        93874                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3295043                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       315416                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19024308                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132073                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96236                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26737076                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88729274                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88729274                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16448279                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10288767                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3341                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1620                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           881276                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1758110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       894477                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11569                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       322710                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17920374                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3240                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14249715                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        28233                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6102333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18650753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      8019552                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776872                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895156                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2756475     34.37%     34.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1735575     21.64%     56.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1158227     14.44%     70.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       752509      9.38%     79.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       793850      9.90%     89.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       380768      4.75%     94.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       303848      3.79%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        68569      0.86%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69731      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8019552                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88862     72.78%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16680     13.66%     86.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16563     13.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11921686     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191205      1.34%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1619      0.01%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1378795      9.68%     94.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       756410      5.31%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14249715                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.735182                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             122105                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008569                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36669313                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24025979                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13919174                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14371820                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        44737                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       685991                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       215311                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        865155                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          50286                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8611                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17923621                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        36044                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1758110                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       894477                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1620                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       112785                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237827                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14057366                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1314326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       192342                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2053143                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1992820                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            738817                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.711760                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13923700                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13919174                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8865916                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25443574                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694932                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348454                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9579208                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11794497                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6129154                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3240                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204070                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7154397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.648566                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2726072     38.10%     38.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1999426     27.95%     66.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830563     11.61%     77.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       414051      5.79%     83.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       413264      5.78%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167596      2.34%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168448      2.35%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        89748      1.25%     95.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       345229      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7154397                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9579208                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11794497                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1751281                       # Number of memory references committed
system.switch_cpus1.commit.loads              1072115                       # Number of loads committed
system.switch_cpus1.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1702277                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10625991                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243224                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       345229                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24732819                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36713067                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 192678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9579208                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11794497                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9579208                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.857297                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.857297                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.166456                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.166456                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63140619                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19346166                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18134586                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3240                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3064444                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2502173                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       206106                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1280497                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1204914                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315611                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9071                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3169213                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16634627                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3064444                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1520525                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3604384                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1071792                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        547682                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1542804                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        79549                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8185294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.512359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.331468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4580910     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          293597      3.59%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          444110      5.43%     64.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          306259      3.74%     68.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          216650      2.65%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          209722      2.56%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          126459      1.54%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          270853      3.31%     78.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1736734     21.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8185294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.373156                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.025592                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3260638                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       569960                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3440790                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        50095                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        863798                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       514009                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19910007                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        863798                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3444392                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          47554                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       259623                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3303486                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       266430                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19310369                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        110383                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        91429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27094015                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     89870551                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     89870551                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16615219                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10478722                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3469                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1657                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           796310                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1769344                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       902522                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        10723                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       211322                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17985405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3307                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14350201                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        28810                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6031179                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18426856                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8185294                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753169                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919884                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2995581     36.60%     36.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1637536     20.01%     56.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1134502     13.86%     70.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       771663      9.43%     79.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       794403      9.71%     89.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       374896      4.58%     94.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       336406      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        64312      0.79%     99.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        75995      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8185294                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          77753     70.54%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15425     13.99%     84.54% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17042     15.46%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12001424     83.63%     83.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       180919      1.26%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1651      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1410086      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       756121      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14350201                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.747418                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             110220                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007681                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     37024718                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24019928                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13948962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14460421                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        44896                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       689698                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          570                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       215868                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        863798                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24496                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4774                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17988714                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65682                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1769344                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       902522                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1657                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4053                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       124206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       113319                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237525                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14083532                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1317765                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       266661                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2054886                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2001330                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737121                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.714946                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13955303                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13948962                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9027599                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25647668                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.698560                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351985                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9660311                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11907794                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6080884                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3300                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       207562                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7321496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.626415                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.169452                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2861642     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2071029     28.29%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       783951     10.71%     78.08% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       438591      5.99%     84.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       365602      4.99%     89.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       164433      2.25%     91.31% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       156660      2.14%     93.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       108147      1.48%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       371441      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7321496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9660311                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11907794                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1766289                       # Number of memory references committed
system.switch_cpus2.commit.loads              1079640                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1727625                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10720185                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246316                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       371441                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24938733                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36841783                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1634                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  26936                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9660311                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11907794                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9660311                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.850100                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.850100                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.176332                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.176332                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        63252381                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19401491                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18308424                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3300                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8212230                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2931982                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2385660                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197439                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1241841                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1151617                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          300801                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3241785                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16021475                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2931982                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1452418                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3364089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1011581                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        555966                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1583950                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        78653                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7972634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.476161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.296892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4608545     57.80%     57.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          181535      2.28%     60.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          234361      2.94%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          356224      4.47%     67.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          345378      4.33%     71.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          262310      3.29%     75.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          154785      1.94%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          235140      2.95%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1594356     20.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7972634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.357026                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.950929                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3350078                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       545515                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3240716                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25736                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        810587                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       496129                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          225                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19164441                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1192                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        810587                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3527971                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          99035                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       187232                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3084362                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       263445                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18601342                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           86                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        113669                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        83126                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     25924988                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86624354                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86624354                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16064965                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9859998                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3911                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2208                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           751696                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1724784                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       911402                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17904                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       353373                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17282695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3732                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13896699                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        25806                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      5651079                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     17205445                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          592                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7972634                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.743050                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.892339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2797634     35.09%     35.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1744133     21.88%     56.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1141848     14.32%     71.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       760022      9.53%     80.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       713760      8.95%     89.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       380860      4.78%     94.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       280996      3.52%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        83560      1.05%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69821      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7972634                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          67999     69.62%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             1      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.62% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14001     14.34%     83.96% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15668     16.04%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11567138     83.24%     83.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       196129      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1569      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1372372      9.88%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       759491      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13896699                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.692196                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              97669                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007028                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35889502                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     22937589                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13503871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13994368                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        47021                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       664683                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          225                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           87                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       231997                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        810587                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          58218                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9332                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17286427                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       113933                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1724784                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       911402                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2162                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           87                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       120157                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111427                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231584                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13628261                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1290671                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       268433                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2033986                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1908522                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            743315                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.659508                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13507556                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13503871                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8674414                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24362969                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.644361                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356049                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9408621                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11563756                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      5722737                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200462                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7162047                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.614588                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.143997                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2791422     38.98%     38.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2048245     28.60%     67.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       749867     10.47%     78.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       429072      5.99%     84.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       360723      5.04%     89.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       186097      2.60%     91.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       171150      2.39%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        75484      1.05%     95.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       349987      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7162047                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9408621                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11563756                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1739503                       # Number of memory references committed
system.switch_cpus3.commit.loads              1060098                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1658648                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10423052                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235970                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       349987                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24098553                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35384062                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3017                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 239596                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9408621                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11563756                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9408621                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.872841                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.872841                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.145684                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.145684                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61323403                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18656800                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17695221                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3140                       # number of misc regfile writes
system.l20.replacements                          1508                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          173279                       # Total number of references to valid blocks.
system.l20.sampled_refs                          9700                       # Sample count of references to valid blocks.
system.l20.avg_refs                         17.863814                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks                 192                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    15.368439                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   761.595383                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          7223.036178                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023438                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001876                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.092968                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.881718                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3550                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3550                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             971                       # number of Writeback hits
system.l20.Writeback_hits::total                  971                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3550                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3550                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3550                       # number of overall hits
system.l20.overall_hits::total                   3550                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1492                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1508                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1492                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1508                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1492                       # number of overall misses
system.l20.overall_misses::total                 1508                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2922544                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    238244890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      241167434                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2922544                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    238244890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       241167434                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2922544                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    238244890                       # number of overall miss cycles
system.l20.overall_miss_latency::total      241167434                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5042                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          971                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              971                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5042                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5042                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.295914                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.298142                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.295914                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.298142                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.295914                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.298142                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst       182659                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159681.561662                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159925.354111                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst       182659                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159681.561662                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159925.354111                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst       182659                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159681.561662                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159925.354111                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 224                       # number of writebacks
system.l20.writebacks::total                      224                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1492                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1508                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1492                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1508                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1492                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1508                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    221223670                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    223963912                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    221223670                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    223963912                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2740242                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    221223670                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    223963912                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.298142                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.298142                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.295914                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.298142                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148273.237265                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148517.183024                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148273.237265                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148517.183024                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 171265.125000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148273.237265                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148517.183024                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           512                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          347145                       # Total number of references to valid blocks.
system.l21.sampled_refs                          8704                       # Sample count of references to valid blocks.
system.l21.avg_refs                         39.883387                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          264.662019                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.957283                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   245.995735                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7667.384963                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.032307                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001704                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.030029                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.935960                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3304                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3304                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1004                       # number of Writeback hits
system.l21.Writeback_hits::total                 1004                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3304                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3304                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3304                       # number of overall hits
system.l21.overall_hits::total                   3304                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          498                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  512                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          498                       # number of demand (read+write) misses
system.l21.demand_misses::total                   512                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          498                       # number of overall misses
system.l21.overall_misses::total                  512                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3108054                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     87983374                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       91091428                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3108054                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     87983374                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        91091428                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3108054                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     87983374                       # number of overall miss cycles
system.l21.overall_miss_latency::total       91091428                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3802                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3816                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1004                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1004                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3802                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3816                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3802                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3816                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.130984                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.134172                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.130984                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.134172                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.130984                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.134172                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176673.441767                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177912.945312                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176673.441767                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177912.945312                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 222003.857143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176673.441767                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177912.945312                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 347                       # number of writebacks
system.l21.writebacks::total                      347                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          498                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             512                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          498                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              512                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          498                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             512                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     82242657                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     85188971                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     82242657                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     85188971                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2946314                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     82242657                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     85188971                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.130984                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.134172                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.130984                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.134172                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.130984                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.134172                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165145.897590                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166384.708984                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 165145.897590                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166384.708984                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst       210451                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 165145.897590                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166384.708984                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           437                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          306646                       # Total number of references to valid blocks.
system.l22.sampled_refs                          8629                       # Sample count of references to valid blocks.
system.l22.avg_refs                         35.536679                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                 379                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.730176                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   211.570869                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7585.698955                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.046265                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001920                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025827                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.925989                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2785                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2785                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             933                       # number of Writeback hits
system.l22.Writeback_hits::total                  933                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2785                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2785                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2785                       # number of overall hits
system.l22.overall_hits::total                   2785                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          421                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  437                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          421                       # number of demand (read+write) misses
system.l22.demand_misses::total                   437                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          421                       # number of overall misses
system.l22.overall_misses::total                  437                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2403507                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     70496428                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       72899935                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2403507                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     70496428                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        72899935                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2403507                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     70496428                       # number of overall miss cycles
system.l22.overall_miss_latency::total       72899935                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3206                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3222                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          933                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              933                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3206                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3222                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3206                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3222                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.131316                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.135630                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.131316                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.135630                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.131316                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.135630                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 150219.187500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167449.947743                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 166819.073227                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 150219.187500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167449.947743                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 166819.073227                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 150219.187500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167449.947743                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 166819.073227                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 270                       # number of writebacks
system.l22.writebacks::total                      270                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          421                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             437                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          421                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              437                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          421                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             437                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2220446                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     65689157                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     67909603                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2220446                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     65689157                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     67909603                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2220446                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     65689157                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     67909603                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.131316                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.135630                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.131316                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.135630                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.131316                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.135630                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 138777.875000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156031.251781                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 155399.549199                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 138777.875000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156031.251781                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 155399.549199                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 138777.875000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156031.251781                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 155399.549199                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           896                       # number of replacements
system.l23.tagsinuse                      8191.959904                       # Cycle average of tags in use
system.l23.total_refs                          538095                       # Total number of references to valid blocks.
system.l23.sampled_refs                          9088                       # Sample count of references to valid blocks.
system.l23.avg_refs                         59.209397                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          509.405540                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.970218                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   459.453513                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          7210.130633                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.062183                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001583                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.056086                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.880143                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999995                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         4026                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   4026                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2387                       # number of Writeback hits
system.l23.Writeback_hits::total                 2387                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         4026                       # number of demand (read+write) hits
system.l23.demand_hits::total                    4026                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         4026                       # number of overall hits
system.l23.overall_hits::total                   4026                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          883                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  896                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          883                       # number of demand (read+write) misses
system.l23.demand_misses::total                   896                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          883                       # number of overall misses
system.l23.overall_misses::total                  896                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2017638                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    130850462                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      132868100                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2017638                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    130850462                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       132868100                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2017638                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    130850462                       # number of overall miss cycles
system.l23.overall_miss_latency::total      132868100                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         4909                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               4922                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2387                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2387                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         4909                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                4922                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         4909                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               4922                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.179874                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.182040                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.179874                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.182040                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.179874                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.182040                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 148188.518686                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 148290.290179                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 148188.518686                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 148290.290179                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 155202.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 148188.518686                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 148290.290179                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 601                       # number of writebacks
system.l23.writebacks::total                      601                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          883                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             896                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          883                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              896                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          883                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             896                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    120766946                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    122634628                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    120766946                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    122634628                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1867682                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    120766946                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    122634628                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.179874                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.182040                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.179874                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.182040                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.179874                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.182040                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 136768.908267                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136869.004464                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 136768.908267                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136869.004464                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 143667.846154                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 136768.908267                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136869.004464                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.368386                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001698082                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1844747.848987                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.368386                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024629                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.869180                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1665968                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1665968                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1665968                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1665968                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1665968                       # number of overall hits
system.cpu0.icache.overall_hits::total        1665968                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4206225                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4206225                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4206225                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4206225                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4206225                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4206225                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1665989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1665989                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1665989                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1665989                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1665989                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1665989                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000013                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200296.428571                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200296.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200296.428571                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200296.428571                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2938821                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2938821                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2938821                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2938821                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 183676.312500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 183676.312500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5042                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223934358                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5298                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42267.715742                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   199.079263                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    56.920737                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.777653                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.222347                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2066000                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2066000                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1002                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2502940                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2502940                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2502940                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2502940                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16098                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16098                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16098                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16098                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16098                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16098                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1534063596                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1534063596                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1534063596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1534063596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1534063596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1534063596                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2082098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2082098                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2519038                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2519038                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2519038                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2519038                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007732                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007732                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006391                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006391                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006391                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006391                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95295.291092                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95295.291092                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95295.291092                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95295.291092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95295.291092                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95295.291092                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          971                       # number of writebacks
system.cpu0.dcache.writebacks::total              971                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11056                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11056                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        11056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        11056                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        11056                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        11056                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5042                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5042                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    264254689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    264254689                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    264254689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    264254689                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    264254689                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    264254689                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002422                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002002                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002002                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 52410.688021                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 52410.688021                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 52410.688021                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52410.688021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 52410.688021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52410.688021                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.957236                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086117242                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2345825.576674                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.957236                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022367                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741919                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1477558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1477558                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1477558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1477558                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1477558                       # number of overall hits
system.cpu1.icache.overall_hits::total        1477558                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3665701                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3665701                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3665701                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3665701                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3665701                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3665701                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1477574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1477574                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1477574                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1477574                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1477574                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1477574                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 229106.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 229106.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 229106.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 229106.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3122054                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3122054                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3122054                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3122054                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 223003.857143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 223003.857143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3802                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166238357                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4058                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40965.588221                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.297116                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.702884                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856629                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143371                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1002698                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1002698                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       675977                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        675977                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1620                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1620                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1678675                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1678675                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1678675                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1678675                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9890                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9890                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         9890                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          9890                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         9890                       # number of overall misses
system.cpu1.dcache.overall_misses::total         9890                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    554393494                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    554393494                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    554393494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    554393494                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    554393494                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    554393494                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1012588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1012588                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       675977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       675977                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1620                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1688565                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1688565                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1688565                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1688565                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009767                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009767                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005857                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005857                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005857                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005857                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56055.965015                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56055.965015                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 56055.965015                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56055.965015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 56055.965015                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56055.965015                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1004                       # number of writebacks
system.cpu1.dcache.writebacks::total             1004                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6088                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6088                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6088                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6088                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6088                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6088                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3802                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3802                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3802                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3802                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    109747972                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    109747972                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    109747972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    109747972                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    109747972                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    109747972                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003755                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002252                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002252                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002252                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002252                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28865.852709                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28865.852709                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28865.852709                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28865.852709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28865.852709                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28865.852709                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.730122                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089484070                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2358190.627706                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.730122                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025209                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.739952                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1542783                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1542783                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1542783                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1542783                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1542783                       # number of overall hits
system.cpu2.icache.overall_hits::total        1542783                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           21                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           21                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           21                       # number of overall misses
system.cpu2.icache.overall_misses::total           21                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3213261                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3213261                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3213261                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3213261                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3213261                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3213261                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1542804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1542804                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1542804                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1542804                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1542804                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1542804                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000014                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000014                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000014                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000014                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 153012.428571                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 153012.428571                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 153012.428571                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 153012.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 153012.428571                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 153012.428571                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2419795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2419795                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2419795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2419795                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2419795                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2419795                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 151237.187500                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 151237.187500                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 151237.187500                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 151237.187500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 151237.187500                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 151237.187500                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3206                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161275944                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3462                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              46584.616984                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   213.221880                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    42.778120                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.832898                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.167102                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1003621                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1003621                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       683349                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        683349                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1655                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1655                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1686970                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1686970                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1686970                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1686970                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         6468                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         6468                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         6468                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6468                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         6468                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6468                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    261916948                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    261916948                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    261916948                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    261916948                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    261916948                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    261916948                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1010089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1010089                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       683349                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       683349                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1650                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1693438                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1693438                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1693438                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1693438                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006403                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006403                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003819                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003819                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003819                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003819                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 40494.271490                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40494.271490                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 40494.271490                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 40494.271490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 40494.271490                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40494.271490                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          933                       # number of writebacks
system.cpu2.dcache.writebacks::total              933                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3262                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3262                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3262                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3262                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3262                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3206                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3206                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3206                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3206                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3206                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3206                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     92725232                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     92725232                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     92725232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     92725232                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     92725232                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     92725232                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 28922.405490                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 28922.405490                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 28922.405490                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 28922.405490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 28922.405490                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 28922.405490                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970174                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086637125                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2190800.655242                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970174                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020786                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794824                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1583930                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1583930                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1583930                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1583930                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1583930                       # number of overall hits
system.cpu3.icache.overall_hits::total        1583930                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3235833                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3235833                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3235833                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3235833                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3235833                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3235833                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1583950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1583950                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1583950                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1583950                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1583950                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1583950                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000013                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 161791.650000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 161791.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 161791.650000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 161791.650000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            7                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            7                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2030638                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2030638                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2030638                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2030638                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 156202.923077                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 156202.923077                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4909                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170742403                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5165                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              33057.580445                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.415083                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.584917                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       982132                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         982132                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       675859                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        675859                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1663                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1663                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1570                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1570                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1657991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1657991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1657991                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1657991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        12457                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        12457                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          320                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12777                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12777                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12777                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12777                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    693526647                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    693526647                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     42348482                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     42348482                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    735875129                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    735875129                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    735875129                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    735875129                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       994589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       994589                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       676179                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       676179                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1663                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1570                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1670768                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1670768                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1670768                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1670768                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012525                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012525                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000473                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000473                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007647                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007647                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007647                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007647                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 55673.649113                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 55673.649113                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 132339.006250                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 132339.006250                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 57593.733192                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 57593.733192                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 57593.733192                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 57593.733192                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       261844                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 87281.333333                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2387                       # number of writebacks
system.cpu3.dcache.writebacks::total             2387                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7548                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7548                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7868                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7868                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7868                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4909                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4909                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4909                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4909                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4909                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4909                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    164353127                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    164353127                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    164353127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    164353127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    164353127                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    164353127                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004936                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 33479.960684                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 33479.960684                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 33479.960684                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 33479.960684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 33479.960684                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 33479.960684                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
