

================================================================
== Vitis HLS Report for 'dct'
================================================================
* Date:           Mon Mar  6 13:53:06 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution5 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      577|      577|  5.770 us|  5.770 us|  443|  443|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |               |            |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |    Instance   |   Module   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+
        |read_data_U0   |read_data   |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
        |dct_2d_U0      |dct_2d      |      442|      442|  4.420 us|  4.420 us|  442|  442|       no|
        |write_data_U0  |write_data  |       67|       67|  0.670 us|  0.670 us|   67|   67|       no|
        +---------------+------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    8|    1072|   1486|    0|
|Memory           |        1|    -|     128|     32|    0|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        3|    8|    1208|   1628|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|    3|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------+------------+---------+----+------+------+-----+
    |    Instance   |   Module   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------+------------+---------+----+------+------+-----+
    |dct_2d_U0      |dct_2d      |        2|   8|  1011|  1180|    0|
    |read_data_U0   |read_data   |        0|   0|    25|   146|    0|
    |write_data_U0  |write_data  |        0|   0|    36|   160|    0|
    +---------------+------------+---------+----+------+------+-----+
    |Total          |            |        2|   8|  1072|  1486|    0|
    +---------------+------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory    |          Module          | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |buf_2d_in_U    |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_1_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_2_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_3_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_4_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_5_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_6_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_in_7_U  |buf_2d_in_RAM_AUTO_1R1W   |        0|  16|   4|    0|     8|   16|     1|          128|
    |buf_2d_out_U   |buf_2d_out_RAM_AUTO_1R1W  |        1|   0|   0|    0|    64|   16|     1|         1024|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total          |                          |        1| 128|  32|    0|   128|  144|     9|         2048|
    +---------------+--------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_buf_2d_in          |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_2        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_3        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_4        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_5        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_6        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_buf_2d_in_7        |       and|   0|  0|   2|           1|           1|
    |ap_idle                            |       and|   0|  0|   2|           1|           1|
    |dct_2d_U0_ap_start                 |       and|   0|  0|   2|           1|           1|
    |read_data_U0_ap_continue           |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in    |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_2  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_3  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_4  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_5  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_6  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_buf_2d_in_7  |        or|   0|  0|   2|           1|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  38|          19|          19|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_2  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_3  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_4  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_5  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_6  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_buf_2d_in_7  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|    8|         16|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_buf_2d_in    |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_2  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_3  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_4  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_5  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_6  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_buf_2d_in_7  |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  |  8|   0|    8|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|           dct|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|           dct|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|           dct|  return value|
|input_r_address0   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d0         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q0         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we0        |  out|    1|   ap_memory|       input_r|         array|
|input_r_address1   |  out|    6|   ap_memory|       input_r|         array|
|input_r_ce1        |  out|    1|   ap_memory|       input_r|         array|
|input_r_d1         |  out|   16|   ap_memory|       input_r|         array|
|input_r_q1         |   in|   16|   ap_memory|       input_r|         array|
|input_r_we1        |  out|    1|   ap_memory|       input_r|         array|
|output_r_address0  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q0        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_address1  |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce1       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d1        |  out|   16|   ap_memory|      output_r|         array|
|output_r_q1        |   in|   16|   ap_memory|      output_r|         array|
|output_r_we1       |  out|    1|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

