#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a57c963ea0 .scope module, "async_fifo_tb" "async_fifo_tb" 2 3;
 .timescale -9 -12;
P_000002a57c919760 .param/l "ADDR_WIDTH" 0 2 5, +C4<00000000000000000000000000000100>;
P_000002a57c919798 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000000001000>;
v000002a57c9e4720_0 .net "empty", 0 0, v000002a57c9e2cb0_0;  1 drivers
v000002a57c9e4220_0 .net "full", 0 0, v000002a57c9e2850_0;  1 drivers
v000002a57c9e4a40_0 .var "r_clk", 0 0;
v000002a57c9e3820_0 .net "r_data", 7 0, L_000002a57c98e490;  1 drivers
v000002a57c9e3c80_0 .var "r_en", 0 0;
v000002a57c9e3e60_0 .var "r_rst_n", 0 0;
v000002a57c9e38c0_0 .var "w_clk", 0 0;
v000002a57c9e4860_0 .var "w_data", 7 0;
v000002a57c9e4e00_0 .var "w_en", 0 0;
v000002a57c9e4ae0_0 .var "w_rst_n", 0 0;
E_000002a57c9891c0 .event posedge, v000002a57c9e2170_0;
S_000002a57c98d9b0 .scope module, "uut" "async_fifo" 2 16, 3 1 0, S_000002a57c963ea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "w_rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 8 "w_data";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "r_clk";
    .port_info 6 /INPUT 1 "r_rst_n";
    .port_info 7 /INPUT 1 "r_en";
    .port_info 8 /OUTPUT 8 "r_data";
    .port_info 9 /OUTPUT 1 "empty";
P_000002a57c919460 .param/l "ADDR_WIDTH" 0 3 3, +C4<00000000000000000000000000000100>;
P_000002a57c919498 .param/l "DATA_WIDTH" 0 3 2, +C4<00000000000000000000000000001000>;
L_000002a57c98e1f0 .functor AND 1, v000002a57c9e4e00_0, L_000002a57c9e42c0, C4<1>, C4<1>;
v000002a57c9e1db0_0 .net *"_ivl_1", 0 0, L_000002a57c9e42c0;  1 drivers
v000002a57c9e1b30_0 .net "empty", 0 0, v000002a57c9e2cb0_0;  alias, 1 drivers
v000002a57c9e1e50_0 .net "full", 0 0, v000002a57c9e2850_0;  alias, 1 drivers
v000002a57c9e23f0_0 .net "r_addr", 3 0, L_000002a57c9e3640;  1 drivers
v000002a57c9e2350_0 .net "r_clk", 0 0, v000002a57c9e4a40_0;  1 drivers
v000002a57c9e3960_0 .net "r_data", 7 0, L_000002a57c98e490;  alias, 1 drivers
v000002a57c9e4400_0 .net "r_en", 0 0, v000002a57c9e3c80_0;  1 drivers
v000002a57c9e3f00_0 .net "r_ptr", 4 0, v000002a57c9e2990_0;  1 drivers
v000002a57c9e4fe0_0 .net "r_q2_wptr", 4 0, v000002a57c9e2a30_0;  1 drivers
v000002a57c9e4d60_0 .net "r_rst_n", 0 0, v000002a57c9e3e60_0;  1 drivers
v000002a57c9e4180_0 .net "w_addr", 3 0, L_000002a57c9e3780;  1 drivers
v000002a57c9e51c0_0 .net "w_clk", 0 0, v000002a57c9e38c0_0;  1 drivers
v000002a57c9e3500_0 .net "w_data", 7 0, v000002a57c9e4860_0;  1 drivers
v000002a57c9e5080_0 .net "w_en", 0 0, v000002a57c9e4e00_0;  1 drivers
v000002a57c9e4680_0 .net "w_ptr", 4 0, v000002a57c9e22b0_0;  1 drivers
v000002a57c9e5260_0 .net "w_q2_rptr", 4 0, v000002a57c9e1770_0;  1 drivers
v000002a57c9e5300_0 .net "w_rst_n", 0 0, v000002a57c9e4ae0_0;  1 drivers
L_000002a57c9e42c0 .reduce/nor v000002a57c9e2850_0;
S_000002a57c96ee60 .scope module, "mem" "fifo_mem" 3 29, 4 1 0, S_000002a57c98d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "w_en";
    .port_info 2 /INPUT 4 "w_addr";
    .port_info 3 /INPUT 8 "w_data";
    .port_info 4 /INPUT 4 "r_addr";
    .port_info 5 /OUTPUT 8 "r_data";
P_000002a57c98db40 .param/l "ADDR_WIDTH" 0 4 3, +C4<00000000000000000000000000000100>;
P_000002a57c98db78 .param/l "DATA_WIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
P_000002a57c98dbb0 .param/l "DEPTH" 1 4 14, +C4<000000000000000000000000000000010000>;
L_000002a57c98e490 .functor BUFZ 8, L_000002a57c9e36e0, C4<00000000>, C4<00000000>, C4<00000000>;
v000002a57c9626d0_0 .net *"_ivl_0", 7 0, L_000002a57c9e36e0;  1 drivers
v000002a57c961cd0_0 .net *"_ivl_2", 5 0, L_000002a57c9e53a0;  1 drivers
L_000002a57ca20088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002a57c961f50_0 .net *"_ivl_5", 1 0, L_000002a57ca20088;  1 drivers
v000002a57c9624f0 .array "mem", 15 0, 7 0;
v000002a57c962810_0 .net "r_addr", 3 0, L_000002a57c9e3640;  alias, 1 drivers
v000002a57c962770_0 .net "r_data", 7 0, L_000002a57c98e490;  alias, 1 drivers
v000002a57c962590_0 .net "w_addr", 3 0, L_000002a57c9e3780;  alias, 1 drivers
v000002a57c962310_0 .net "w_clk", 0 0, v000002a57c9e38c0_0;  alias, 1 drivers
v000002a57c961a50_0 .net "w_data", 7 0, v000002a57c9e4860_0;  alias, 1 drivers
v000002a57c961c30_0 .net "w_en", 0 0, L_000002a57c98e1f0;  1 drivers
E_000002a57c989fc0 .event posedge, v000002a57c962310_0;
L_000002a57c9e36e0 .array/port v000002a57c9624f0, L_000002a57c9e53a0;
L_000002a57c9e53a0 .concat [ 4 2 0 0], L_000002a57c9e3640, L_000002a57ca20088;
S_000002a57c96eff0 .scope module, "r_logic" "r_ptr_empty" 3 41, 5 1 0, S_000002a57c98d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "r_rst_n";
    .port_info 2 /INPUT 1 "r_en";
    .port_info 3 /INPUT 5 "r_q2_wptr";
    .port_info 4 /OUTPUT 5 "r_ptr";
    .port_info 5 /OUTPUT 4 "r_addr";
    .port_info 6 /OUTPUT 1 "empty";
P_000002a57c989e00 .param/l "ADDR_WIDTH" 0 5 1, +C4<00000000000000000000000000000100>;
L_000002a57c98e260 .functor AND 1, v000002a57c9e3c80_0, L_000002a57c9e3d20, C4<1>, C4<1>;
L_000002a57c98e8f0 .functor XOR 5, L_000002a57c9e49a0, L_000002a57c9e4f40, C4<00000>, C4<00000>;
v000002a57c961e10_0 .net *"_ivl_1", 0 0, L_000002a57c9e3d20;  1 drivers
v000002a57c961d70_0 .net *"_ivl_10", 4 0, L_000002a57c9e49a0;  1 drivers
v000002a57c961eb0_0 .net *"_ivl_12", 3 0, L_000002a57c9e3dc0;  1 drivers
L_000002a57ca201a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a57c961ff0_0 .net *"_ivl_14", 0 0, L_000002a57ca201a8;  1 drivers
v000002a57c962090_0 .net *"_ivl_3", 0 0, L_000002a57c98e260;  1 drivers
v000002a57c9e25d0_0 .net *"_ivl_4", 4 0, L_000002a57c9e35a0;  1 drivers
L_000002a57ca20160 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002a57c9e32f0_0 .net *"_ivl_7", 3 0, L_000002a57ca20160;  1 drivers
v000002a57c9e2490_0 .net "binary_next", 4 0, L_000002a57c9e4f40;  1 drivers
v000002a57c9e1d10_0 .var "binary_ptr", 4 0;
v000002a57c9e2cb0_0 .var "empty", 0 0;
v000002a57c9e1950_0 .net "empty_val", 0 0, L_000002a57c9e40e0;  1 drivers
v000002a57c9e2e90_0 .net "gray_next", 4 0, L_000002a57c98e8f0;  1 drivers
v000002a57c9e3390_0 .net "r_addr", 3 0, L_000002a57c9e3640;  alias, 1 drivers
v000002a57c9e2170_0 .net "r_clk", 0 0, v000002a57c9e4a40_0;  alias, 1 drivers
v000002a57c9e2b70_0 .net "r_en", 0 0, v000002a57c9e3c80_0;  alias, 1 drivers
v000002a57c9e2990_0 .var "r_ptr", 4 0;
v000002a57c9e14f0_0 .net "r_q2_wptr", 4 0, v000002a57c9e2a30_0;  alias, 1 drivers
v000002a57c9e1bd0_0 .net "r_rst_n", 0 0, v000002a57c9e3e60_0;  alias, 1 drivers
E_000002a57c989b40/0 .event negedge, v000002a57c9e1bd0_0;
E_000002a57c989b40/1 .event posedge, v000002a57c9e2170_0;
E_000002a57c989b40 .event/or E_000002a57c989b40/0, E_000002a57c989b40/1;
L_000002a57c9e3d20 .reduce/nor v000002a57c9e2cb0_0;
L_000002a57c9e35a0 .concat [ 1 4 0 0], L_000002a57c98e260, L_000002a57ca20160;
L_000002a57c9e4f40 .arith/sum 5, v000002a57c9e1d10_0, L_000002a57c9e35a0;
L_000002a57c9e3dc0 .part L_000002a57c9e4f40, 1, 4;
L_000002a57c9e49a0 .concat [ 4 1 0 0], L_000002a57c9e3dc0, L_000002a57ca201a8;
L_000002a57c9e3640 .part v000002a57c9e1d10_0, 0, 4;
L_000002a57c9e40e0 .cmp/eq 5, L_000002a57c98e8f0, v000002a57c9e2a30_0;
S_000002a57c91e450 .scope module, "sync_r2w" "cdc_sync" 3 19, 6 1 0, S_000002a57c98d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "d_in";
    .port_info 3 /OUTPUT 5 "d_out";
P_000002a57c989a40 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000000100>;
v000002a57c9e2fd0_0 .net "clk", 0 0, v000002a57c9e38c0_0;  alias, 1 drivers
v000002a57c9e20d0_0 .net "d_in", 4 0, v000002a57c9e2990_0;  alias, 1 drivers
v000002a57c9e1770_0 .var "d_out", 4 0;
v000002a57c9e2df0_0 .net "rst_n", 0 0, v000002a57c9e4ae0_0;  alias, 1 drivers
v000002a57c9e3250_0 .var "sync_reg", 4 0;
E_000002a57c989b80/0 .event negedge, v000002a57c9e2df0_0;
E_000002a57c989b80/1 .event posedge, v000002a57c962310_0;
E_000002a57c989b80 .event/or E_000002a57c989b80/0, E_000002a57c989b80/1;
S_000002a57c91e5e0 .scope module, "sync_w2r" "cdc_sync" 3 24, 6 1 0, S_000002a57c98d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 5 "d_in";
    .port_info 3 /OUTPUT 5 "d_out";
P_000002a57c989c80 .param/l "ADDR_WIDTH" 0 6 2, +C4<00000000000000000000000000000100>;
v000002a57c9e1f90_0 .net "clk", 0 0, v000002a57c9e4a40_0;  alias, 1 drivers
v000002a57c9e1590_0 .net "d_in", 4 0, v000002a57c9e22b0_0;  alias, 1 drivers
v000002a57c9e2a30_0 .var "d_out", 4 0;
v000002a57c9e2c10_0 .net "rst_n", 0 0, v000002a57c9e3e60_0;  alias, 1 drivers
v000002a57c9e2d50_0 .var "sync_reg", 4 0;
S_000002a57c96c4d0 .scope module, "w_logic" "w_ptr_full" 3 35, 7 1 0, S_000002a57c98d9b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "w_clk";
    .port_info 1 /INPUT 1 "w_rst_n";
    .port_info 2 /INPUT 1 "w_en";
    .port_info 3 /INPUT 5 "w_q2_rptr";
    .port_info 4 /OUTPUT 5 "w_ptr";
    .port_info 5 /OUTPUT 4 "w_addr";
    .port_info 6 /OUTPUT 1 "full";
P_000002a57c989000 .param/l "ADDR_WIDTH" 0 7 1, +C4<00000000000000000000000000000100>;
L_000002a57c98ec70 .functor AND 1, v000002a57c9e4e00_0, L_000002a57c9e44a0, C4<1>, C4<1>;
L_000002a57c98eb20 .functor XOR 5, L_000002a57c9e5120, L_000002a57c9e4540, C4<00000>, C4<00000>;
L_000002a57c98e880 .functor NOT 2, L_000002a57c9e47c0, C4<00>, C4<00>, C4<00>;
v000002a57c9e2670_0 .net *"_ivl_1", 0 0, L_000002a57c9e44a0;  1 drivers
v000002a57c9e2210_0 .net *"_ivl_10", 4 0, L_000002a57c9e5120;  1 drivers
v000002a57c9e2f30_0 .net *"_ivl_12", 3 0, L_000002a57c9e45e0;  1 drivers
L_000002a57ca20118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000002a57c9e1ef0_0 .net *"_ivl_14", 0 0, L_000002a57ca20118;  1 drivers
v000002a57c9e3070_0 .net *"_ivl_21", 1 0, L_000002a57c9e47c0;  1 drivers
v000002a57c9e1c70_0 .net *"_ivl_22", 1 0, L_000002a57c98e880;  1 drivers
v000002a57c9e2030_0 .net *"_ivl_25", 2 0, L_000002a57c9e4900;  1 drivers
v000002a57c9e2710_0 .net *"_ivl_26", 4 0, L_000002a57c9e4cc0;  1 drivers
v000002a57c9e27b0_0 .net *"_ivl_3", 0 0, L_000002a57c98ec70;  1 drivers
v000002a57c9e2ad0_0 .net *"_ivl_4", 4 0, L_000002a57c9e4360;  1 drivers
L_000002a57ca200d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000002a57c9e1630_0 .net *"_ivl_7", 3 0, L_000002a57ca200d0;  1 drivers
v000002a57c9e3110_0 .net "binary_next", 4 0, L_000002a57c9e4540;  1 drivers
v000002a57c9e31b0_0 .var "binary_ptr", 4 0;
v000002a57c9e2850_0 .var "full", 0 0;
v000002a57c9e16d0_0 .net "full_val", 0 0, L_000002a57c9e3fa0;  1 drivers
v000002a57c9e28f0_0 .net "gray_next", 4 0, L_000002a57c98eb20;  1 drivers
v000002a57c9e18b0_0 .net "w_addr", 3 0, L_000002a57c9e3780;  alias, 1 drivers
v000002a57c9e2530_0 .net "w_clk", 0 0, v000002a57c9e38c0_0;  alias, 1 drivers
v000002a57c9e1810_0 .net "w_en", 0 0, v000002a57c9e4e00_0;  alias, 1 drivers
v000002a57c9e22b0_0 .var "w_ptr", 4 0;
v000002a57c9e19f0_0 .net "w_q2_rptr", 4 0, v000002a57c9e1770_0;  alias, 1 drivers
v000002a57c9e1a90_0 .net "w_rst_n", 0 0, v000002a57c9e4ae0_0;  alias, 1 drivers
L_000002a57c9e44a0 .reduce/nor v000002a57c9e2850_0;
L_000002a57c9e4360 .concat [ 1 4 0 0], L_000002a57c98ec70, L_000002a57ca200d0;
L_000002a57c9e4540 .arith/sum 5, v000002a57c9e31b0_0, L_000002a57c9e4360;
L_000002a57c9e45e0 .part L_000002a57c9e4540, 1, 4;
L_000002a57c9e5120 .concat [ 4 1 0 0], L_000002a57c9e45e0, L_000002a57ca20118;
L_000002a57c9e3780 .part v000002a57c9e31b0_0, 0, 4;
L_000002a57c9e47c0 .part v000002a57c9e1770_0, 3, 2;
L_000002a57c9e4900 .part v000002a57c9e1770_0, 0, 3;
L_000002a57c9e4cc0 .concat [ 3 2 0 0], L_000002a57c9e4900, L_000002a57c98e880;
L_000002a57c9e3fa0 .cmp/eq 5, L_000002a57c98eb20, L_000002a57c9e4cc0;
    .scope S_000002a57c91e450;
T_0 ;
    %wait E_000002a57c989b80;
    %load/vec4 v000002a57c9e2df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e3250_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e1770_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002a57c9e20d0_0;
    %assign/vec4 v000002a57c9e3250_0, 0;
    %load/vec4 v000002a57c9e3250_0;
    %assign/vec4 v000002a57c9e1770_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002a57c91e5e0;
T_1 ;
    %wait E_000002a57c989b40;
    %load/vec4 v000002a57c9e2c10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e2d50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e2a30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002a57c9e1590_0;
    %assign/vec4 v000002a57c9e2d50_0, 0;
    %load/vec4 v000002a57c9e2d50_0;
    %assign/vec4 v000002a57c9e2a30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002a57c96ee60;
T_2 ;
    %wait E_000002a57c989fc0;
    %load/vec4 v000002a57c961c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002a57c961a50_0;
    %load/vec4 v000002a57c962590_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002a57c9624f0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002a57c96c4d0;
T_3 ;
    %wait E_000002a57c989b80;
    %load/vec4 v000002a57c9e1a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e31b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e22b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002a57c9e3110_0;
    %assign/vec4 v000002a57c9e31b0_0, 0;
    %load/vec4 v000002a57c9e28f0_0;
    %assign/vec4 v000002a57c9e22b0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000002a57c96c4d0;
T_4 ;
    %wait E_000002a57c989b80;
    %load/vec4 v000002a57c9e1a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002a57c9e2850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002a57c9e16d0_0;
    %assign/vec4 v000002a57c9e2850_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002a57c96eff0;
T_5 ;
    %wait E_000002a57c989b40;
    %load/vec4 v000002a57c9e1bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e1d10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000002a57c9e2990_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002a57c9e2490_0;
    %assign/vec4 v000002a57c9e1d10_0, 0;
    %load/vec4 v000002a57c9e2e90_0;
    %assign/vec4 v000002a57c9e2990_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002a57c96eff0;
T_6 ;
    %wait E_000002a57c989b40;
    %load/vec4 v000002a57c9e1bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002a57c9e2cb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002a57c9e1950_0;
    %assign/vec4 v000002a57c9e2cb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002a57c963ea0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000002a57c9e38c0_0;
    %inv;
    %store/vec4 v000002a57c9e38c0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000002a57c963ea0;
T_8 ;
    %delay 12500, 0;
    %load/vec4 v000002a57c9e4a40_0;
    %inv;
    %store/vec4 v000002a57c9e4a40_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_000002a57c963ea0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e38c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e4a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e4ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e3e60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e4e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e3c80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002a57c9e4860_0, 0, 8;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a57c9e4ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a57c9e3e60_0, 0, 1;
    %vpi_call 2 35 "$display", "--- Starting FIFO Test ---" {0 0 0};
    %wait E_000002a57c989fc0;
T_9.0 ;
    %load/vec4 v000002a57c9e4220_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.1, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a57c9e4e00_0, 0, 1;
    %load/vec4 v000002a57c9e4860_0;
    %addi 1, 0, 8;
    %store/vec4 v000002a57c9e4860_0, 0, 8;
    %wait E_000002a57c989fc0;
    %jmp T_9.0;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e4e00_0, 0, 1;
    %vpi_call 2 45 "$display", "FIFO is FULL. Last data written: %d", v000002a57c9e4860_0 {0 0 0};
    %wait E_000002a57c9891c0;
T_9.2 ;
    %load/vec4 v000002a57c9e4720_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_9.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a57c9e3c80_0, 0, 1;
    %wait E_000002a57c9891c0;
    %vpi_call 2 52 "$display", "Read Data: %d", v000002a57c9e3820_0 {0 0 0};
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a57c9e3c80_0, 0, 1;
    %vpi_call 2 55 "$display", "FIFO is EMPTY." {0 0 0};
    %delay 100000, 0;
    %vpi_call 2 58 "$display", "--- Test Complete ---" {0 0 0};
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002a57c963ea0;
T_10 ;
    %vpi_call 2 64 "$dumpfile", "fifo_waves.vcd" {0 0 0};
    %vpi_call 2 65 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a57c963ea0 {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "async_fifo_tb.v";
    "async_fifo.v";
    "fifo_mem.v";
    "r_ptr_empty.v";
    "cdc_sync.v";
    "w_ptr_full.v";
