[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/martins/Documents/VexRiscv/target/scala-2.12/vexriscv_2.12-2.0.0.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormStdTargets$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormStdTargets$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	spinal/lib/eda/icestorm/IcestormFlow$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/spinal/lib/eda/icestorm/IcestormFlow$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBusParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBusParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionCause.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionCause.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$DEBUG_BYPASS_CACHE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/CacheReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/CacheReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IWake.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IWake.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DivPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DivPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$VFU_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PcManagerSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PcManagerSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_DO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuring.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuring.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortPc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortPc$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/UserInterruptPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/UserInterruptPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusDBusCachedTightlyCoupledRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/EmbeddedRiscvJtag$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_REM$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SingleInstructionLimiterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SingleInstructionLimiterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$IS_CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$IS_CSR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Delegator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Delegator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Pmp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Pmp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LH$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$CacheLine$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$CacheLine$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HaltOnExceptionPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HaltOnExceptionPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FORCE_CONSTISTENCY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/STATIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/STATIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionIo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$CacheLine$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$CacheLine$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusEncodingService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusEncodingService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$INJECTOR_M2S$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$INJECTOR_M2S$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortPc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortPc.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Xtvec$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Xtvec$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_ARG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ARG$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Symplify.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpSetter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpSetter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ExceptionSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Delegator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Delegator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CsrAccessPimper$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CsrAccessPimper$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_MUL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuringWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$IS_AES$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$IS_AES$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DAxiCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DAxiCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$JumpInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPluginConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPluginConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_FORMAT$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORMAT$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE_WR$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin$implicitsStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ATOMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$$anonfun$$lessinit$greater$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/YamlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/YamlPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrReadToWriteOverride$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrReadToWriteOverride$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuDecoder$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$RESCHEDULE_NEXT$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ASYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ASYNC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuAcessPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuAcessPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPluginParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_FORMAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORMAT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortMem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortMem$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ASYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ASYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/STATIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/STATIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataPortParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$READ_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$READ_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$NONE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_WR$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPB$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPluginEncoding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginEncoding.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuring$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuring$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SymplifyBit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IContextSwitching.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IContextSwitching.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LOW$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LOW$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$IBUS_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$IBUS_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/EmbeddedRiscvJtag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/UserInterruptPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/UserInterruptPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin$implicitsPipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$AluBitwiseCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$AluBitwiseCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Masked.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$JumpInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$JumpInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$VFU_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/EmbeddedRiscvJtag$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$SHIFT_CTRL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$PTE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuTest$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$IS_SFENCE_VMA2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FormalPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin$SRC2_FORCE_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PredictionInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PredictionInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$InterruptSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$InterruptSpec.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuringRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_RIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PcManagerSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PcManagerSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$IS_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ProtectedMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ProtectedMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_DIV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBb$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PredictionResult$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ADDRESS_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ILLEGAL_ACCESS$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$NEXT_PC$1$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$1$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$DynamicContext.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortMem.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$IS_MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$SHIFT_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$InterruptSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$InterruptSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_DO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_DO$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$IS_FENCEI$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_WRITE_OPCODE$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$IS_EBREAK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$IS_EBREAK$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$NEXT_PC$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$NEXT_PC$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$WRITE_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$WRITE_ONLY$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExceptionPortInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExceptionPortInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BRANCH_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BRANCH_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_REM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_REM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodingBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodingBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC_TARGET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC_TARGET$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$AluCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$IS_CSR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$IS_CSR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LRSC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPluginParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_LOAD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$ShiftCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_CTRL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_CTRL$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_FAULT$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ATOMIC_HIT$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_STORE_DATA_RF$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoPipeliningPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NoPipeliningPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$IS_MUL$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$IS_MUL$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$CacheLine$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Masked$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Masked$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpSetter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpSetter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$ASSERT_ERROR$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledDataBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledDataBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamForkVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExternalInterruptArrayPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Symplify$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Symplify$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_VIRTUAL_ADDRESS$$anonfun$$lessinit$greater$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$FAST_DIV_VALUE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPrediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPrediction.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DYNAMIC_TARGET.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DYNAMIC_TARGET.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrReadToWriteOverride.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrReadToWriteOverride.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_HH$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_ARG$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ARG$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledPortParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$DECOMPRESSOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$DECOMPRESSOR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_DIV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_DIV$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$FetchRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$TARGET_MISSMATCH$1$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS1_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPA$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_COND_RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$IS_MUL$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ExceptionSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ExceptionSpec$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecoderSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecoderSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$33$$anon$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$33$$anon$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$Xtvec$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$Xtvec$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuDecoder$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/LightShifterPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/LightShifterPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuDecoder$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_OPCODE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_OPCODE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardPessimisticPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardPessimisticPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_FORKED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORKED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvfiPortRsRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvfiPortRsRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrMapping$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrMapping$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnWrite$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StaticMemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StaticMemoryTranslatorPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBusParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBusParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_RSP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/TightlyCoupledBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/TightlyCoupledBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPortConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$PREDICTION_HAD_BRANCHED$1$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$DO_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$BranchPredictorLine.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_RSP$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_RSP$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$IS_FENCEI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$IS_FENCEI$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpRegister$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LOW$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT_SYNC$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RvcDecompressor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RvcDecompressor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_FORKED$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_FORKED$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NONE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NONE.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$IS_DBUS_SHARING$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPluginEncoding$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPluginEncoding$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrOnRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrOnRead$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFileReadKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFileReadKind.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$FLUSH_ALL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrInterface.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ProtectedMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ProtectedMemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SymplifyBit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SymplifyBit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$CSR_READ_OPCODE$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBusParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBusParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuDecoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuDecoder$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ENV_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimpleCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SrcPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SrcPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin$$anon$4$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPlugin$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPlugin$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL_OPB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL_OPB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$EnvCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$EnvCtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_LOAD_DATA$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$IS_AES$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$IS_AES$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$1$$anon$10$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_FENCE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$ALIGNEMENT_FAULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Plugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$PREDICTION_CONTEXT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$VFU_IN_FLIGHT$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpPluginNapot$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DAxiCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DAxiCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$PIPELINED_CSR_READ$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulSimplePlugin$MUL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulSimplePlugin$MUL$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$$anon$1$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_MANAGMENT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuPlugin$Input2Kind$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuPlugin$Input2Kind$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_AMO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_ACCESS_ERROR$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$CALC$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuPlugin$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_STORE$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_COMMIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_COMMIT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_CALC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$7$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DummyFencePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DummyFencePlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulDivIterativePlugin$IS_RS2_SIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$1$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_HH$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrAccess$READ_WRITE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrAccess$READ_WRITE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$18$Xcounteren.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$18$Xcounteren.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MMU_RSP$1$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusAccessCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$$anon$1$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/ExceptionPortInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/ExceptionPortInfo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MmuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MmuPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MulPlugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MulPlugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY$$anonfun$$lessinit$greater$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/NoHazardPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/NoHazardPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FpuPlugin$FPU_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FpuPlugin$FPU_ENABLE$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuringRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringRead.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPortConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamVexPimper$StreamFlushPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamVexPimper$StreamFlushPimper.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusCachedPlugin$MEMORY_TIGHTLY_DATA$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrMapping.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrMapping.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimpleBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IntAluPlugin$ALU_BITWISE_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DecodePredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DecodePredictionBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/EmbeddedRiscvJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FullBarrelShifterPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FullBarrelShifterPlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$$anon$26$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$$anon$26$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPluginConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPluginConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusCachedPlugin$IBUS_MMU_MISS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusFetcherImpl$FetchArea$$anon$14$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DBusSimplePlugin$MEMORY_READ_DATA$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$IS_TLB$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchPlugin$BRANCH_SRC2$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugExtensionIo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugExtensionIo$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/HazardSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/HazardSimplePlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/RegFilePlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/RegFilePlugin$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/StreamForkVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/StreamForkVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/BranchCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/BranchCtrlEnum.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/SYNC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusDBusCachedTightlyCoupledRam$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/IBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/IBusSimplePlugin$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/PmpRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/PmpRegister$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CfuBb$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CfuBb$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/Mul16Plugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/Mul16Plugin$MUL_LL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$DO_EBREAK$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$DO_EBREAK$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrDuringWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrDuringWrite.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/MemoryTranslatorPlugin$$anon$1$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/CsrPlugin$ENV_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/CsrPlugin$ENV_CTRL$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FormalPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FormalPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/EmbeddedRiscvJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/EmbeddedRiscvJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/FetchPredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/FetchPredictionRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/DebugPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/DebugPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/AesPlugin$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/AesPlugin$$anon$3$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/plugin/VfuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/plugin/VfuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ReportService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ReportService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Pipeline$KeyInfo$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/RegFileService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/RegFileService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WDATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JLedArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JLedArray.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JLedArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JLedArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/test/JSwitchArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/test/JSwitchArray$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeServiceDefault$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeServiceDefault$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionCause$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionCause$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RESULT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_USE_SUB_LESS$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRspWay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRspWay$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeServiceDefault.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeServiceDefault.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvBmbGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$Src2CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvRegressionArg.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2_USE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$IMM.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRspWay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRspWay.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/IBusFetcher.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/IBusFetcher.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stage$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCachedWishboneForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithOfficialRiscvDebug$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInitWithNativeJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInitWithNativeJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcm$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithOfficialRiscvDebug.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxCfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxCfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveCfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAhbLite3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAhbLite3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/OpenRoad.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFourStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFourStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyWithMemoryInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReady$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReady$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSecure$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReady.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReady.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenTwoThreeStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$8$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomInterrupt$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonForSim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcm$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveVfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSecure$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveCfu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxAsicBlackBox$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3Timer.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenMicroNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenMicroNoCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveVfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/OpenRoad$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3Timer$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3Timer$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuMaxPerf$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenTwoThreeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySim$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenThreeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenThreeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/AllSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/AllSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_arty$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_arty$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenTwoStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFourStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFourStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomInterrupt.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4LinuxPlicClint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcmIntegrated.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4LinuxPlicClint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxCfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxCfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$Murax_iCE40_hx8k_breakout_board_xip$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenThreeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenThreeStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcm.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyWithMemoryInit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenTwoThreeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoThreeStage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxAsicBlackBox.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCustomSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomSimdAdd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomSimdAdd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoGpioPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/OpenRoad$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/OpenRoad$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxAsicBlackBox$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxAsicBlackBox$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4LinuxPlicClint$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4LinuxPlicClint$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/AllSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/AllSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/LinuxSyntesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/LinuxSyntesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveCfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveCfu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAxi4WithIntegratedJtag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/WhiteboxPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/WhiteboxPlugin.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/CustomCsrDemoGpioPlugin$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$Ref$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Ref$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToWishboneGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToWishboneGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDramGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDramTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$Cmd$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Cmd$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$Cmd$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Cmd$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$WData$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$WData$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpCluster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeRData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeRData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToWishboneGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToWishboneGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDramTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeWData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeWData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpCluster$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeRData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeRData$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$Ref$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$Ref$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative$WData$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative$WData$2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$7$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDramTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterOpenSbi.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDram$Context$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$Context$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterWithPeripherals$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeWData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeWData.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvLitexSmpClusterCmdGen$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDramGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDramGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNative.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNative.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/LiteDramNativeParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/LiteDramNativeParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/BmbToLiteDram$Context.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/BmbToLiteDram$Context.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/smp/VexRiscvSmpClusterBase$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallestNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallestNoCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenNoCacheNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenNoCacheNoMmuMaxPerf$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveVfu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveVfu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_arty.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_arty.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_SCLK$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithOfficialRiscvDebug$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithOfficialRiscvDebug$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductiveICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductiveICache$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSecure.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSecure.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusRam.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_IO_DATA$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAvalonWithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAvalonWithIntegratedJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxApb3TimerGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxApb3TimerGen.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxDhrystoneReadyMulDivStatic.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxDhrystoneReadyMulDivStatic.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCustomSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxPipelinedMemoryBusDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxPipelinedMemoryBusDecoder.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcmIntegrated$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvAhbLite3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvAhbLite3$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySynthesisBench$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySynthesisBench$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomCsr$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenTwoStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenTwoStage$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullWithTcmIntegrated$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullWithTcmIntegrated$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieySim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieySim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Briey$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Briey$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenCustomInterrupt$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenCustomInterrupt$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxMasterArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxMasterArbiter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCacheSimpleMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCacheSimpleMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/FormalSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/FormalSimple$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmu$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCachedWishboneForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCachedWishboneForSim.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFull$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFull$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/SimdAddPlugin$IS_SIMD_ADD$$anonfun$$lessinit$greater$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenSmallAndProductive$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenSmallAndProductive$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvCustomSynthesisBench$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvCustomSynthesisBench$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Apb3Rom.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Apb3Rom.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenDeterministicVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenDeterministicVex.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/MuraxWithRamInitWithNativeJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/MuraxWithRamInitWithNativeJtag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/Murax_iCE40_hx8k_breakout_board_xip$SB_GB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/VexRiscvSynthesisBench$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/VexRiscvSynthesisBench$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/GenFullNoMmuNoCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/GenFullNoMmuNoCache$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/demo/BrieyDe0Nano$IS42x160G$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/demo/BrieyDe0Nano$IS42x160G$1$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Pipeline.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/TestsWorkspace$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorBusParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorBusParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stage.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ExceptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ExceptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/JumpService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/JumpService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$MPP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvBmbGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$INSTRUCTION_ANTICIPATED$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/BusReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/BusReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC$$anonfun$$lessinit$greater$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_ADDR$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvBmbGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC_CALC_WITHOUT_JUMP$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$RS2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_PC_NEXT$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PipelineThing.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/PrivilegeService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/PrivilegeService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MODE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$PC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/TestsWorkspace.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/TestsWorkspace.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/DecoderService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/DecoderService.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/InterruptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/InterruptionInhibitor.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Stageable.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/DebugReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/DebugReport.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$SRC_ADD_SUB$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/Riscv$IMM$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheSync$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheSync$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$45.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$LoadInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$LoadInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFloatDecoded$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloatDecoded$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Add$$anon$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Add$$anon$53.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RfReadOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$ShortPipInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$ShortPipInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$33$$anon$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$36.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$AddInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$AddInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$42.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$38.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFlags.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFlags.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$44.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRoundMode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundMode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRoundModeInstr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundModeInstr$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrt.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$ShortPipInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$ShortPipInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$46.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Add.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Add.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RfReadOutput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadOutput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrt$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$47.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$33$$anon$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$35.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFlags$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFlags$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDiv$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Div.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$DivSqrtRtl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$DivSqrtRtl.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuPort.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$DivSqrtInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivSqrtInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFormat.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFormat.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$41.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuPort$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRoundMode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundMode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/Fpu$Function$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu$Function$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$DivInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$33$$anon$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33$$anon$34.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCommit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCommit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RoundOutput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundOutput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RfReadInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFormat$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFormat$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$Sum2Output.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$Sum2Output.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuOpcode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuOpcode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$NormOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$NormOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$MergeInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$MergeInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$2$Entry$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$Entry$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$SqrtInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$SqrtInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$2$Entry.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$Entry.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate2$$anon$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate2$$anon$51.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$17$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$17$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuParameter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Fpu$$anon$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Fpu$$anon$48.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuOpcode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuOpcode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtTester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/Fpu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$Sum1Output.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$Sum1Output.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Shifter$$anon$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Shifter$$anon$49.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RoundFront.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundFront.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivSqrtIterationState.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivSqrtIterationState.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$MathWithMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MathWithMul.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFloat$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloat$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$OhOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$OhOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFloat.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloat.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuFloatDecoded.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuFloatDecoded.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$33.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$PreShifterOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$PreShifterOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MulSplit.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$43.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RfReadInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RfReadInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuParameter$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/Fpu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/Fpu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDiv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Shifter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Shifter.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$AddInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$AddInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Fpu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Fpu.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$29$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate$$anon$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate$$anon$50.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrt$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrt$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$MulInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$MulInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCompletion.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCompletion.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate3$$anon$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate3$$anon$52.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivTester2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivTester2$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$S0$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$S0$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCommit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCommit$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$40.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$MathWithExp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$MathWithExp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$DivInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivInput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$Rotate2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$Rotate2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$23$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$23$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$MathOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$MathOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$$anon$12$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$ShifterOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$ShifterOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivSqrtIterationState$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivSqrtIterationState$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$LoadInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$LoadInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$SqrtInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$SqrtInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$RoundOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$RoundOutput.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSqrtCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSqrtCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$CommitArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$CommitArea.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuRoundModeInstr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuRoundModeInstr.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$Tracker.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$Tracker.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuSynthesisBench$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$10$S0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$10$S0.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$DivSqrtInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$DivSqrtInput$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCore$$anon$37$$anon$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCore$$anon$37$$anon$39.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuDivRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuDivRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/fpu/FpuCompletion$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/fpu/FpuCompletion$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$13$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$14.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuMemory$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuMemory$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheInv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheInv$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$LineInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$LineInfo.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$29$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$31.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$Context.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$Context.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$26.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuWriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuWriteBack.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecute.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$17.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheInv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheInv.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuPrefetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuPrefetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$3$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$18$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$19.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$24.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheAck.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheAck.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheFlush.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheFlush.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$13$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$15.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$29$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$30.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$11$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$LineTag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$LineTag$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuMemory.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheFlushBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheFlushBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$1.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$LineTag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$LineTag.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuDecode$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$8.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuFetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4$$anon$6.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuWriteBack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuWriteBack$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$10.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$5$$anon$6$$anon$7.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$4.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$23.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCommons.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCommons.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheExternalAmoStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheExternalAmoStates.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$13$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13$$anon$16.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuBus.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuDecode.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$28.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$13.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$Context$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$Context$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/FenceFlags$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/FenceFlags$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheConfig$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$9.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$18$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$21.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/FenceFlags.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/FenceFlags.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemRsp.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemCmd.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$29$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$29$$anon$32.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$$anon$2$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecuteArgs.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecuteArgs.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheMemBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22$$anon$25$$anon$27.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$3.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheExternalAmoStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheExternalAmoStates$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheConfig.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$2.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuFetch$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheSync.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheSync.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheFlush$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheFlush$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$11.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheCpuExecute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheCpuExecute$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheFlushBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheFlushBus$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$22.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCacheAck$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCacheAck$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheCpuPrefetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheCpuPrefetch.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCache$$anon$11$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCache$$anon$11$$anon$12.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/DataCache$$anon$18$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/DataCache$$anon$18$$anon$20.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/ip/InstructionCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/ip/InstructionCacheMemRsp$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$Src1CtrlEnum$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvBmbGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvBmbGenerator$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/VexRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/VexRiscvConfig$IS_RVC$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	vexriscv/MemoryTranslatorCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/martins/Documents/VexRiscv/target/scala-2.12/classes/vexriscv/MemoryTranslatorCmd$.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
