{
  "design": {
    "design_info": {
      "boundary_crc": "0x3748C5402A42513F",
      "device": "xc7s100fgga676-2",
      "gen_directory": "../../../../darkriscv.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "ila_0": "",
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "xlslice_7": "",
      "soc_0": ""
    },
    "interface_ports": {
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "FREQ_HZ": {
            "value": "200000000"
          }
        }
      }
    },
    "ports": {
      "LED3_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED2_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED1_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED0_0": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "locked_0": {
        "direction": "O"
      },
      "XRES": {
        "direction": "I"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip\\design_1_clk_wiz_0_0\\design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "xci_path": "ip\\design_1_ila_0_0\\design_1_ila_0_0.xci",
        "inst_hier_path": "ila_0"
      },
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_0",
        "xci_path": "ip\\design_1_xlslice_0_0\\design_1_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "31"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_1",
        "xci_path": "ip\\design_1_xlslice_0_1\\design_1_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "63"
          },
          "DIN_TO": {
            "value": "32"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_2",
        "xci_path": "ip\\design_1_xlslice_0_2\\design_1_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "95"
          },
          "DIN_TO": {
            "value": "64"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_3",
        "xci_path": "ip\\design_1_xlslice_0_3\\design_1_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "127"
          },
          "DIN_TO": {
            "value": "96"
          },
          "DIN_WIDTH": {
            "value": "128"
          },
          "DOUT_WIDTH": {
            "value": "32"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_0_4",
        "xci_path": "ip\\design_1_xlslice_0_4\\design_1_xlslice_0_4.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_1_0",
        "xci_path": "ip\\design_1_xlslice_1_0\\design_1_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_5",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_2_0",
        "xci_path": "ip\\design_1_xlslice_2_0\\design_1_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_6",
        "parameters": {
          "DIN_FROM": {
            "value": "2"
          },
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "xlslice_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_xlslice_3_0",
        "xci_path": "ip\\design_1_xlslice_3_0\\design_1_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_7",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          },
          "DOUT_WIDTH": {
            "value": "1"
          }
        }
      },
      "soc_0": {
        "vlnv": "xilinx.com:module_ref:soc:1.0",
        "xci_name": "design_1_soc_0_0",
        "xci_path": "ip\\design_1_soc_0_0\\design_1_soc_0_0.xci",
        "inst_hier_path": "soc_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "soc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "XCLK": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_0_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "XRES": {
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "LED": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "DEBUG": {
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "ila_0/clk",
          "soc_0/XCLK"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "ila_0/probe5"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "ila_0/probe1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "ila_0/probe10"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "ila_0/probe14"
        ]
      },
      "soc_0_DEBUG": {
        "ports": [
          "soc_0/DEBUG",
          "xlslice_3/Din",
          "xlslice_2/Din",
          "xlslice_1/Din",
          "xlslice_0/Din"
        ]
      },
      "soc_0_LED": {
        "ports": [
          "soc_0/LED",
          "xlslice_4/Din",
          "xlslice_6/Din",
          "xlslice_5/Din",
          "xlslice_7/Din"
        ]
      },
      "xlslice_7_Dout": {
        "ports": [
          "xlslice_7/Dout",
          "LED3_0"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "xlslice_6/Dout",
          "LED2_0"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "LED1_0"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "LED0_0"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked_0"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_0/reset"
        ]
      },
      "XRES_0_1": {
        "ports": [
          "XRES",
          "soc_0/XRES",
          "ila_0/probe7"
        ]
      }
    }
  }
}