
---------- Begin Simulation Statistics ----------
final_tick                               926047457761500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  48089                       # Simulator instruction rate (inst/s)
host_mem_usage                                 830692                       # Number of bytes of host memory used
host_op_rate                                    80909                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   207.95                       # Real time elapsed on the host
host_tick_rate                               37771248                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16825012                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007854                       # Number of seconds simulated
sim_ticks                                  7854479000                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                           9                       # Number of instructions committed
system.cpu.committedOps                            18                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           2                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  29                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 15                       # number of times the integer registers were written
system.cpu.num_load_insts                           2                       # Number of load instructions
system.cpu.num_mem_refs                             2                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        16     88.89%     88.89% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     88.89% # Class of executed instruction
system.cpu.op_class::MemRead                        2     11.11%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         18                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        57137                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        122517                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4800672                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       556485                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      5815470                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2707281                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4800672                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      2093391                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         5838724                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       265726                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          15683030                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11662663                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       556485                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2315914                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events        954036                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     18258356                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16824994                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     12958377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.298387                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.387546                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0      8487234     65.50%     65.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1253380      9.67%     75.17% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       829394      6.40%     81.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       535202      4.13%     85.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       266082      2.05%     87.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       329897      2.55%     90.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       160945      1.24%     91.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       142207      1.10%     92.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       954036      7.36%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     12958377                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              36688                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          16806537                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               1871375                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        18457      0.11%      0.11% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     14350129     85.29%     85.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        10952      0.07%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     85.47% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      1853031     11.01%     96.48% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       555737      3.30%     99.78% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        18344      0.11%     99.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        18344      0.11%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16824994                       # Class of committed instruction
system.switch_cpus.commit.refs                2445456                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16824994                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.570894                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.570894                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles       4387673                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       42216492                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3885224                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6328964                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         557344                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        547019                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3148330                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                370463                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1011965                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3239                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             5838724                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           4456338                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              10407783                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        172876                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               28126540                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         1114688                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.371682                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      4741102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2707281                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                1.790480                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     15706229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.905913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.384342                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0          7657795     48.76%     48.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           647190      4.12%     52.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           794015      5.06%     57.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           900821      5.74%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           443599      2.82%     66.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           403914      2.57%     69.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           928445      5.91%     74.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           104984      0.67%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          3825466     24.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     15706229                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             18365                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            18587                       # number of floating regfile writes
system.switch_cpus.idleCycles                    2709                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       630982                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3507632                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.912745                       # Inst execution rate
system.switch_cpus.iew.exec_refs              4501750                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1010830                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2290426                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3877279                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        60011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1486143                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35083463                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3490920                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1313739                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      30047198                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           4221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         557344                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          5061                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        85463                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       110250                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         1257                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1302                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      2005891                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       912062                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1302                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       438226                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       192756                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          28890048                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              29166567                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.724244                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20923439                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.856686                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29306669                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         39302611                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24623832                       # number of integer regfile writes
system.switch_cpus.ipc                       0.636580                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.636580                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       125125      0.40%      0.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      26476466     84.42%     84.82% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        13886      0.04%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3672990     11.71%     96.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1034690      3.30%     99.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        19375      0.06%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        18405      0.06%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       31360937                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           38397                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        76193                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        36754                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        49440                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              492797                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015714                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          440240     89.33%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     89.33% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          51828     10.52%     99.85% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           112      0.02%     99.87% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          592      0.12%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           25      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31690212                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     78947008                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     29129813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     53293543                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35083463                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          31360937                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     18258355                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       102301                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     18865125                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     15706229                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.996720                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.328924                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      7459715     47.50%     47.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       926918      5.90%     53.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1461931      9.31%     62.70% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1474388      9.39%     72.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1502992      9.57%     81.66% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1172249      7.46%     89.13% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       926444      5.90%     95.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       597620      3.80%     98.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       183972      1.17%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     15706229                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.996375                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             4456338                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     4                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       459585                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       560382                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3877279                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1486143                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        12377464                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 15708938                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles         4177397                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      20843696                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents          99272                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4285042                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents        117873                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      97285610                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       39717696                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     48989311                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           6367062                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents            245                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         557344                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles        319379                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         28145448                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        22951                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     55970718                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           1212740                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             47087691                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            72935253                       # The number of ROB writes
system.switch_cpus.timesIdled                      27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       296614                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           51                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       594307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             51                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              65378                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4263                       # Transaction distribution
system.membus.trans_dist::CleanEvict            52874                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 2                       # Transaction distribution
system.membus.trans_dist::ReadExResp                2                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         65378                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       187897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       187897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 187897                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4457152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             65380                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   65380    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               65380                       # Request fanout histogram
system.membus.reqLayer2.occupancy           152501500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          344838250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.4                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   7854479000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            297133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21923                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          331879                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              556                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             556                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            51                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       297086                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       891894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                891996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20179072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               20182336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57188                       # Total snoops (count)
system.tol2bus.snoopTraffic                    272832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           354881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000144                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.011987                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 354830     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     51      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             354881                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          314811500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         446454000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             73500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       232309                       # number of demand (read+write) hits
system.l2.demand_hits::total                   232309                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       232309                       # number of overall hits
system.l2.overall_hits::total                  232309                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           49                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        65331                       # number of demand (read+write) misses
system.l2.demand_misses::total                  65384                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 2                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           49                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        65331                       # number of overall misses
system.l2.overall_misses::total                 65384                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      3833000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   5476125500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5479958500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      3833000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   5476125500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5479958500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       297640                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               297693                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       297640                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              297693                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.219497                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.219636                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.219497                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.219636                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78224.489796                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 83821.241065                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83811.918818                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78224.489796                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 83821.241065                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83811.918818                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                4263                       # number of writebacks
system.l2.writebacks::total                      4263                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        65331                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             65380                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        65331                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            65380                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      3343000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   4822855500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4826198500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      3343000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   4822855500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4826198500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.219497                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.219622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.219497                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.219622                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68224.489796                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73821.853331                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73817.658305                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68224.489796                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73821.853331                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73817.658305                       # average overall mshr miss latency
system.l2.replacements                          57188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        17660                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            17660                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        17660                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        17660                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   554                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   2                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data       167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        167000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               556                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.003597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003597                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        83500                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data       147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       147000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.003597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003597                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data        73500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        73500                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           49                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      3833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      3833000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           49                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             51                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78224.489796                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75156.862745                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           49                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      3343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      3343000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68224.489796                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68224.489796                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       231755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            231755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        65329                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           65331                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   5475958500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5475958500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       297084                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        297086                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.219901                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.219906                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 83821.250899                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83818.684851                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        65329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        65329                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4822708500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4822708500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.219901                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.219899                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73821.863185                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73821.863185                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7830.346513                       # Cycle average of tags in use
system.l2.tags.total_refs                      523741                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.158232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              926039603283000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         0.186988                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.261295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.047364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  7824.850866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000023                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000032                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.955182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.955853                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          602                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5610                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1633                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4819836                       # Number of tag accesses
system.l2.tags.data_accesses                  4819836                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data      4180928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4184320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       272832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          272832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data        65327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               65380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         4263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               4263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             16296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             16296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       399263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    532298578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             532730433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        16296                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       399263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           415559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       34735849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             34735849                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       34735849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            16296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            16296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       399263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    532298578                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            567466283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      4263.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        49.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     65324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000806592750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              131955                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3975                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       65376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4263                       # Number of write requests accepted
system.mem_ctrls.readBursts                     65376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4263                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              3870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              4079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              4189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4165                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              4357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              256                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.59                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    906004500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  326865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2131748250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13859.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32609.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    51321                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3435                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                80.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 65376                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4263                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   13116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    4796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        14838                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    299.947702                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.359657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   205.340843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3355     22.61%     22.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2920     19.68%     42.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2954     19.91%     62.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2676     18.03%     80.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1678     11.31%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          817      5.51%     97.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          316      2.13%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           84      0.57%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           38      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        14838                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     247.931559                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    211.134945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    492.164834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           199     75.67%     75.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           60     22.81%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            3      1.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7936-8191            1      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.110266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.103966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.469701                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              248     94.30%     94.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.14%     95.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               10      3.80%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           263                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                4183872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  271168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 4184064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               272832                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       532.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.52                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    532.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.16                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7854319000                       # Total gap between requests
system.mem_ctrls.avgGap                     112786.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data      4180736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       271168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 399262.637279952003                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 532274133.013787448406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 34523995.799084834754                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           49                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data        65327                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4263                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1328000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   2130420250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 173486310250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     27102.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     32611.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  40695826.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             54006960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             28675020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           233156700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           11468340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     619557120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1427673300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1813841760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         4188379200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.247234                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4702266250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    262080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2890122750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             52050600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             27635190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           233606520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           10648800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     619557120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1254925680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1959314400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         4157738310                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        529.346162                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5082285000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    262080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2510104000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     7854469000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      4456254                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4456263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      4456254                       # number of overall hits
system.cpu.icache.overall_hits::total         4456263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           84                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             86                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           84                       # number of overall misses
system.cpu.icache.overall_misses::total            86                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6099500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6099500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6099500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6099500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      4456338                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4456349                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      4456338                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4456349                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 72613.095238                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70924.418605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 72613.095238                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70924.418605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           49                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      3907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      3907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      3907000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      3907000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 79734.693878                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79734.693878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 79734.693878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79734.693878                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      4456254                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4456263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           84                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6099500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6099500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      4456338                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4456349                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 72613.095238                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70924.418605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      3907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      3907000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 79734.693878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79734.693878                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.000427                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000017                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.000410                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           8912749                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          8912749                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data      3204630                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3204630                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3204630                       # number of overall hits
system.cpu.dcache.overall_hits::total         3204630                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       360737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         360739                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       360737                       # number of overall misses
system.cpu.dcache.overall_misses::total        360739                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10373233999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10373233999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10373233999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10373233999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3565367                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3565369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3565367                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3565369                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.101178                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.101179                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.101178                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.101179                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 28755.669640                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 28755.510214                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 28755.669640                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28755.510214                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2213072                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          243                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             94567                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.402159                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.600000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        17660                       # number of writebacks
system.cpu.dcache.writebacks::total             17660                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        63097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63097                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        63097                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63097                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       297640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       297640                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       297640                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       297640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8410539499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8410539499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   8410539499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8410539499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.083481                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.083481                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.083481                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.083481                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 28257.423394                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 28257.423394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 28257.423394                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 28257.423394                       # average overall mshr miss latency
system.cpu.dcache.replacements                 296614                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2630544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2630544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       360179                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        360181                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  10365808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10365808000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      2990723                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2990725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.120432                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.120433                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 28779.601254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28779.441447                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        63095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        63095                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       297084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       297084                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   8403686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8403686500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.099335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.099335                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 28287.240309                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 28287.240309                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         574086                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          558                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      7425999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7425999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       574644                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13308.241935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13308.241935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          556                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6852999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6852999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 12325.537770                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12325.537770                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926047457761500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.008641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3494294                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            296614                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             11.780610                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.008641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7428376                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7428376                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               926108620191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  55828                       # Simulator instruction rate (inst/s)
host_mem_usage                                 831092                       # Number of bytes of host memory used
host_op_rate                                    90629                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   716.49                       # Real time elapsed on the host
host_tick_rate                               85363611                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000009                       # Number of instructions simulated
sim_ops                                      64935286                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.061162                       # Number of seconds simulated
sim_ticks                                 61162429500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       610254                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1220513                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13760360                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1556715                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     15278805                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      6707035                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13760360                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      7053325                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        15348085                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       907794                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          45555603                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         32823077                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1556715                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            5701002                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       2410278                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     49749050                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps       48110274                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    114577425                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.419893                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.427722                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    100378861     87.61%     87.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      4278618      3.73%     91.34% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      3095710      2.70%     94.04% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      1720925      1.50%     95.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1230891      1.07%     96.62% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       765470      0.67%     97.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       432381      0.38%     97.67% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       264291      0.23%     97.90% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      2410278      2.10%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    114577425                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts              45712                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          47982685                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               5539103                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       127589      0.27%      0.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     40505966     84.19%     84.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        27174      0.06%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     84.52% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      5516247     11.47%     95.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1887586      3.92%     99.90% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead        22856      0.05%     99.95% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        22856      0.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     48110274                       # Class of committed instruction
system.switch_cpus.commit.refs                7449545                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps              48110274                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       4.077495                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 4.077495                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      94636510                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      119218321                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          8427435                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          15415132                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1560555                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2284565                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             8653898                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                518558                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             3285631                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                469529                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            15348085                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines          10157029                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             109702476                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        390615                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               83359506                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3121110                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.125470                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     11061166                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      6707035                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.681460                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    122324197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.073792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.534633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        100446388     82.11%     82.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1712608      1.40%     83.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1570916      1.28%     84.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1829690      1.50%     86.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1309045      1.07%     87.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1032569      0.84%     88.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          2119520      1.73%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           536549      0.44%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         11766912      9.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    122324197                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads             23009                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            23071                       # number of floating regfile writes
system.switch_cpus.idleCycles                     662                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      1900159                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          8589040                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.661182                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12454144                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3283938                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         6499887                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      11093942                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       200566                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4777722                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     97859171                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9170206                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3659322                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      80879022                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           7723                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       9451055                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1560555                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       9517405                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       146673                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       412872                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses        11472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         6012                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      5554850                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2867280                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         6012                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1373143                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       527016                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          84410330                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              78970494                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.676178                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          57076385                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.645580                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               79453486                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        111400230                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        66816355                       # number of integer regfile writes
system.switch_cpus.ipc                       0.245249                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.245249                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       820419      0.97%      0.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      70494969     83.39%     84.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        47260      0.06%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     84.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      9719611     11.50%     95.91% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3408957      4.03%     99.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead        24072      0.03%     99.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        23057      0.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       84538345                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses           47949                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads        95125                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45921                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes        59944                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1103441                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.013053                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1032561     93.58%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     93.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          69664      6.31%     99.89% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite           396      0.04%     99.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead          717      0.06%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          103      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       84773418                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    292738221                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     78924573                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    147553657                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           97859171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          84538345                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     49748998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       329019                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     57961817                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    122324197                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.691101                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.668941                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     99128104     81.04%     81.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3903428      3.19%     84.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      4406294      3.60%     87.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      3406833      2.79%     90.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      3366386      2.75%     93.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3403743      2.78%     96.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      2479805      2.03%     98.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1598091      1.31%     99.48% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       631513      0.52%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    122324197                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.691097                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses            10157029                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1093201                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1050958                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     11093942                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4777722                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        31863404                       # number of misc regfile reads
system.switch_cpus.numCycles                122324859                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        24251097                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      62106114                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         186008                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9757005                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents            195                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        290866                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     278922646                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      111751459                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    140233549                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16011464                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents       69769053                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1560555                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      70744076                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         78127550                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups        28469                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    165033325                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7391577                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            210026471                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           203560546                       # The number of ROB writes
system.switch_cpus.timesIdled                       5                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1001552                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           38                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2003105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             38                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             229030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       398341                       # Transaction distribution
system.membus.trans_dist::CleanEvict           211909                       # Transaction distribution
system.membus.trans_dist::ReadExReq            381233                       # Transaction distribution
system.membus.trans_dist::ReadExResp           381233                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        229030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1830776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1830776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1830776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     64550656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     64550656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                64550656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            610263                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  610263    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              610263                       # Request fanout histogram
system.membus.reqLayer2.occupancy          3013195500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3391206000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  61162429500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            516981                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       914438                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          697390                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           484577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          484577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             7                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       516970                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3004649                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3004663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     97129472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               97129920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          610277                       # Total snoops (count)
system.tol2bus.snoopTraffic                  25493824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1611831                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005105                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1611789    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     42      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1611831                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1517649500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1502326500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       391295                       # number of demand (read+write) hits
system.l2.demand_hits::total                   391295                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       391295                       # number of overall hits
system.l2.overall_hits::total                  391295                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            7                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       610252                       # number of demand (read+write) misses
system.l2.demand_misses::total                 610259                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            7                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       610252                       # number of overall misses
system.l2.overall_misses::total                610259                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst       650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  60559308000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      60559958500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst       650500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  60559308000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     60559958500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            7                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      1001547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1001554                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            7                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1001547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1001554                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.609309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.609312                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.609309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.609312                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 92928.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99236.558012                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99236.485656                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 92928.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99236.558012                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99236.485656                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              398341                       # number of writebacks
system.l2.writebacks::total                    398341                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       610252                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            610259                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       610252                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           610259                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst       580500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  54456748000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  54457328500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst       580500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  54456748000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  54457328500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.609309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.609312                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.609309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.609312                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 82928.571429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89236.492465                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89236.420110                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 82928.571429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89236.492465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89236.420110                       # average overall mshr miss latency
system.l2.replacements                         610277                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       516097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           516097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       516097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       516097                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data       103344                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103344                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       381233                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              381233                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  38187085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   38187085000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       484577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            484577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.786734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786734                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 100167.312379                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100167.312379                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       381233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         381233                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  34374755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  34374755000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.786734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.786734                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 90167.312379                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90167.312379                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                7                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst       650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              7                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 92928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92928.571429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst       580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       580500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 82928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82928.571429                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       287951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287951                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       229019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          229019                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  22372223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22372223000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       516970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        516970                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.443002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.443002                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 97687.191892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97687.191892                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       229019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       229019                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  20081993000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  20081993000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.443002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.443002                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 87687.017234                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87687.017234                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l2.tags.total_refs                     2073657                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    618469                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.352888                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.153010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.060651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  8191.786339                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000019                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.999974                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6460                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          618                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16635093                       # Number of tag accesses
system.l2.tags.data_accesses                 16635093                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  61162429500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst          448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     39056384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39056832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     25493824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        25493824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       610256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              610263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       398341                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             398341                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         7325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    638568224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638575549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         7325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             7325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      416821637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            416821637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      416821637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         7325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    638568224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1055397186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    398338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    609827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000501053750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        24770                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        24770                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1549957                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             373893                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      610263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     398341                       # Number of write requests accepted
system.mem_ctrls.readBursts                    610263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   398341                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    429                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             40171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             40128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            37327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            37824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            38131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             24525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             26322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             26300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            24691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24955                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.74                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  17735594250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3049170000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             29169981750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29082.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47832.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    83804                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   76622                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 13.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                19.24                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                610263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               398341                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  457209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   94468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   40088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18068                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  24898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  24916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  24885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  24806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  24780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       847754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     76.114760                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    70.734344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    51.178832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       748673     88.31%     88.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        88278     10.41%     98.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4365      0.51%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2930      0.35%     99.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1784      0.21%     99.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          908      0.11%     99.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          399      0.05%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          166      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       847754                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        24770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.626040                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.143647                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.521721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            608      2.45%      2.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         23101     93.26%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            87      0.35%     96.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            43      0.17%     96.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            23      0.09%     96.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.06%     96.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           24      0.10%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           28      0.11%     96.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           49      0.20%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           63      0.25%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           92      0.37%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           94      0.38%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          119      0.48%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           99      0.40%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           72      0.29%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255           64      0.26%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           62      0.25%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           40      0.16%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           33      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319           21      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335           15      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            8      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-399            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         24770                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        24770                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.081752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.076315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.439733                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23824     96.18%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              175      0.71%     96.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              519      2.10%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              211      0.85%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      0.13%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                7      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         24770                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               39029376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   27456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                25494080                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39056832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             25493824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       416.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    416.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   61162218500                       # Total gap between requests
system.mem_ctrls.avgGap                      60640.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst          448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     39028928                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     25494080                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 7324.758085353689                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 638119321.273854970932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 416825822.787173628807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst            7                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       610256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       398341                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst       293000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  29169688750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1511302328500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     41857.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     47799.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3793991.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    15.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2982477960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1585224630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2145855600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1023401880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4827997200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25213727700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2253759840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40032444810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.526727                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5645550750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2042300000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  53474578750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3070478460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1632001800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2208359160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1055959020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4827997200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25284182550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2194429440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40273407630                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        658.466447                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5489500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2042300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53630629500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 926039603282500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    69016898500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst            9                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     14613273                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14613282                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst            9                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     14613273                       # number of overall hits
system.cpu.icache.overall_hits::total        14613282                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           94                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           94                       # number of overall misses
system.cpu.icache.overall_misses::total            96                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      6987000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      6987000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      6987000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      6987000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     14613367                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14613378                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     14613367                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14613378                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.181818                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.181818                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 74329.787234                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72781.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 74329.787234                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72781.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           38                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           38                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           38                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           56                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      4568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4568000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      4568000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4568000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81571.428571                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81571.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81571.428571                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81571.428571                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst            9                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     14613273                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14613282                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           94                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            96                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      6987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      6987000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     14613367                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14613378                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.181818                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 74329.787234                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72781.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           38                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      4568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4568000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 81571.428571                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81571.428571                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.004103                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14613340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                58                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          251954.137931                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000149                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.003954                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.113281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          29226814                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         29226814                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     12078852                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12078852                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     12078852                       # number of overall hits
system.cpu.dcache.overall_hits::total        12078852                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            2                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1559424                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1559426                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            2                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1559424                       # number of overall misses
system.cpu.dcache.overall_misses::total       1559426                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  86268166499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  86268166499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  86268166499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  86268166499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            2                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13638276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13638278                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            2                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13638276                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13638278                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.114342                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.114342                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.114342                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.114342                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 55320.532773                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55320.461823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 55320.532773                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55320.461823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7781083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            258468                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    30.104628                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    47.625000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       533757                       # number of writebacks
system.cpu.dcache.writebacks::total            533757                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       260237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       260237                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       260237                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       260237                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1299187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1299187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1299187                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1299187                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  74863906999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  74863906999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  74863906999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  74863906999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.095260                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.095260                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.095260                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.095260                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 57623.657717                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57623.657717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 57623.657717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57623.657717                       # average overall mshr miss latency
system.cpu.dcache.replacements                1298165                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     10078264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10078264                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1074284                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1074286                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  45557419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  45557419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     11152548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     11152550                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.096326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.096326                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 42407.239613                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42407.160663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       260229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       260229                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       814055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       814055                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  34638393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  34638393500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.072993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072993                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 42550.433939                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42550.433939                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2000588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2000588                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       485140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       485140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  40710747499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  40710747499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2485728                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.195170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.195170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 83915.462545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83915.462545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       485132                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  40225513499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  40225513499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.195167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 82916.636089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82916.636089                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 926108620191000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.076268                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13378041                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1299189                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.297225                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      926039603283000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.076267                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000074                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          717                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28575745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28575745                       # Number of data accesses

---------- End Simulation Statistics   ----------
