module module_0 (
    input logic [id_1 : id_1] id_2,
    input [id_2 : id_1] id_3,
    output [id_2 : id_1] id_4
);
  id_5 id_6 (
      .id_4(id_3),
      .id_1(id_4),
      .id_3(id_3),
      .id_1(id_2)
  );
endmodule
