INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/practices/clk/clk.srcs/sources_1/new/clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mclk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/digitalI/practices/clk/clk.srcs/sim_1/new/simClk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simClk
INFO: [VRFC 10-2458] undeclared symbol a, assumed default net type wire [/home/esteban/digitalI/practices/clk/clk.srcs/sim_1/new/simClk.v:6]
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [/home/esteban/digitalI/practices/clk/clk.srcs/sim_1/new/simClk.v:7]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 7 [/home/esteban/digitalI/practices/clk/clk.srcs/sim_1/new/simClk.v:10]
WARNING: [VRFC 10-2938] 'a' is already implicitly declared on line 6 [/home/esteban/digitalI/practices/clk/clk.srcs/sim_1/new/simClk.v:11]
