
Measurement_System:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .text         0002e210  00000470  60000470  00008470  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  6002e680  00038000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         0000061c  20000008  6002e688  00038008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000c684  20000624  6002eca4  00038624  2**2
                  ALLOC
  5 .comment      00000662  00000000  00000000  00038624  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000013d8  00000000  00000000  00038c86  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 000030df  00000000  00000000  0003a05e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   0001c22d  00000000  00000000  0003d13d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000395a  00000000  00000000  0005936a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   0000df3b  00000000  00000000  0005ccc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00004dfc  00000000  00000000  0006ac00  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000089bd  00000000  00000000  0006f9fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006d2b  00000000  00000000  000783b9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 000f8261  00000000  00000000  0007f0e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00177345  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00001320  00000000  00000000  0017736a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .init:

00000000 <__vector_table_vma_base_address>:
   0:	20010000 	.word	0x20010000
   4:	00000299 	.word	0x00000299
   8:	00000309 	.word	0x00000309
   c:	0000030b 	.word	0x0000030b
  10:	0000030d 	.word	0x0000030d
  14:	0000030f 	.word	0x0000030f
  18:	00000311 	.word	0x00000311
	...
  2c:	00014211 	.word	0x00014211
  30:	00000315 	.word	0x00000315
  34:	00000000 	.word	0x00000000
  38:	000144a1 	.word	0x000144a1
  3c:	000144f1 	.word	0x000144f1
  40:	0000031b 	.word	0x0000031b
  44:	00009fd9 	.word	0x00009fd9
  48:	0000031f 	.word	0x0000031f
  4c:	00000321 	.word	0x00000321
  50:	00000323 	.word	0x00000323
  54:	000057a5 	.word	0x000057a5
  58:	00000327 	.word	0x00000327
  5c:	00000329 	.word	0x00000329
  60:	0000032b 	.word	0x0000032b
  64:	0000032d 	.word	0x0000032d
  68:	000028a5 	.word	0x000028a5
  6c:	000028d1 	.word	0x000028d1
  70:	00000333 	.word	0x00000333
  74:	00000335 	.word	0x00000335
  78:	00004105 	.word	0x00004105
  7c:	00000339 	.word	0x00000339
  80:	0000033b 	.word	0x0000033b
  84:	00004131 	.word	0x00004131
  88:	0000033f 	.word	0x0000033f
  8c:	00000341 	.word	0x00000341
  90:	00000343 	.word	0x00000343
  94:	00000345 	.word	0x00000345
  98:	00000347 	.word	0x00000347
  9c:	00000349 	.word	0x00000349
  a0:	0000034b 	.word	0x0000034b
	...
  bc:	0000034d 	.word	0x0000034d
  c0:	0000034f 	.word	0x0000034f
  c4:	00000351 	.word	0x00000351
  c8:	00000353 	.word	0x00000353
  cc:	00000355 	.word	0x00000355
  d0:	00000357 	.word	0x00000357
  d4:	00000359 	.word	0x00000359
  d8:	0000035b 	.word	0x0000035b
  dc:	0000035d 	.word	0x0000035d
  e0:	00000a51 	.word	0x00000a51
  e4:	00000361 	.word	0x00000361
  e8:	00000363 	.word	0x00000363
  ec:	00000365 	.word	0x00000365
  f0:	00000367 	.word	0x00000367
  f4:	00000369 	.word	0x00000369
  f8:	0000036b 	.word	0x0000036b
  fc:	0000036d 	.word	0x0000036d
 100:	0000036f 	.word	0x0000036f
 104:	00000371 	.word	0x00000371
 108:	00000373 	.word	0x00000373
 10c:	00000375 	.word	0x00000375
 110:	00000377 	.word	0x00000377
 114:	00000379 	.word	0x00000379
 118:	0000037b 	.word	0x0000037b
 11c:	0000037d 	.word	0x0000037d
 120:	0000037f 	.word	0x0000037f
 124:	00000381 	.word	0x00000381
 128:	00000383 	.word	0x00000383
 12c:	00000385 	.word	0x00000385
 130:	00000387 	.word	0x00000387
 134:	00000389 	.word	0x00000389
 138:	0000038b 	.word	0x0000038b
 13c:	0000038d 	.word	0x0000038d
 140:	0000038f 	.word	0x0000038f
 144:	00000391 	.word	0x00000391
 148:	00000393 	.word	0x00000393
 14c:	00000395 	.word	0x00000395
 150:	00000397 	.word	0x00000397
 154:	00000399 	.word	0x00000399
 158:	0000039b 	.word	0x0000039b
 15c:	0000039d 	.word	0x0000039d
 160:	0000039f 	.word	0x0000039f
 164:	000003a1 	.word	0x000003a1
 168:	000003a3 	.word	0x000003a3
 16c:	000003a5 	.word	0x000003a5
 170:	000003a7 	.word	0x000003a7
 174:	000003a9 	.word	0x000003a9
 178:	000003ab 	.word	0x000003ab
 17c:	000003ad 	.word	0x000003ad
 180:	000003af 	.word	0x000003af
 184:	000003b1 	.word	0x000003b1
 188:	000003b3 	.word	0x000003b3
 18c:	000003b5 	.word	0x000003b5
 190:	000003b7 	.word	0x000003b7
 194:	000003b9 	.word	0x000003b9
 198:	000003bb 	.word	0x000003bb
 19c:	000003bd 	.word	0x000003bd
 1a0:	000003bf 	.word	0x000003bf
 1a4:	000003c1 	.word	0x000003c1
 1a8:	000003c3 	.word	0x000003c3
 1ac:	000003c5 	.word	0x000003c5
 1b0:	000003c7 	.word	0x000003c7
 1b4:	000003c9 	.word	0x000003c9
 1b8:	000003cb 	.word	0x000003cb
 1bc:	000003cd 	.word	0x000003cd
 1c0:	000003cf 	.word	0x000003cf
 1c4:	000003d1 	.word	0x000003d1
 1c8:	000003d3 	.word	0x000003d3
 1cc:	000003d5 	.word	0x000003d5
 1d0:	000003d7 	.word	0x000003d7
 1d4:	000003d9 	.word	0x000003d9
 1d8:	000003db 	.word	0x000003db
 1dc:	000003dd 	.word	0x000003dd
 1e0:	000003df 	.word	0x000003df
 1e4:	000003e1 	.word	0x000003e1
 1e8:	000003e3 	.word	0x000003e3
 1ec:	000003e5 	.word	0x000003e5
 1f0:	000003e7 	.word	0x000003e7
 1f4:	000003e9 	.word	0x000003e9
 1f8:	000003eb 	.word	0x000003eb
 1fc:	000003ed 	.word	0x000003ed
 200:	000003ef 	.word	0x000003ef
 204:	000003f1 	.word	0x000003f1
 208:	000003f3 	.word	0x000003f3
 20c:	000003f5 	.word	0x000003f5
 210:	000003f7 	.word	0x000003f7
 214:	000003f9 	.word	0x000003f9
 218:	00007fa5 	.word	0x00007fa5
 21c:	00007fcd 	.word	0x00007fcd
 220:	00007ff5 	.word	0x00007ff5
 224:	0000801d 	.word	0x0000801d
 228:	00008045 	.word	0x00008045
 22c:	0000806d 	.word	0x0000806d
 230:	00008095 	.word	0x00008095
 234:	000080bd 	.word	0x000080bd
 238:	000080e5 	.word	0x000080e5
 23c:	0000810d 	.word	0x0000810d
 240:	00008135 	.word	0x00008135
 244:	0000815d 	.word	0x0000815d
 248:	00008185 	.word	0x00008185
 24c:	000081ad 	.word	0x000081ad
 250:	000081d5 	.word	0x000081d5
 254:	000081fd 	.word	0x000081fd
 258:	00008225 	.word	0x00008225
 25c:	0000824d 	.word	0x0000824d
 260:	00008275 	.word	0x00008275
 264:	0000829d 	.word	0x0000829d
 268:	000082c5 	.word	0x000082c5
 26c:	000082ed 	.word	0x000082ed
 270:	00008315 	.word	0x00008315
 274:	0000833d 	.word	0x0000833d
 278:	00008365 	.word	0x00008365
 27c:	0000838d 	.word	0x0000838d
 280:	000083b5 	.word	0x000083b5
 284:	000083dd 	.word	0x000083dd
 288:	00008405 	.word	0x00008405
 28c:	0000842d 	.word	0x0000842d
 290:	00008455 	.word	0x00008455
 294:	0000847d 	.word	0x0000847d

00000298 <Reset_Handler>:
 298:	4868      	ldr	r0, [pc, #416]	; (43c <ACE_ADC2_FifoEmpty_IRQHandler+0x44>)
 29a:	4780      	blx	r0
 29c:	4868      	ldr	r0, [pc, #416]	; (440 <ACE_ADC2_FifoEmpty_IRQHandler+0x48>)
 29e:	2800      	cmp	r0, #0
 2a0:	d10b      	bne.n	2ba <copy_data>
 2a2:	4868      	ldr	r0, [pc, #416]	; (444 <ACE_ADC2_FifoEmpty_IRQHandler+0x4c>)
 2a4:	4968      	ldr	r1, [pc, #416]	; (448 <ACE_ADC2_FifoEmpty_IRQHandler+0x50>)
 2a6:	4a69      	ldr	r2, [pc, #420]	; (44c <ACE_ADC2_FifoEmpty_IRQHandler+0x54>)
 2a8:	4288      	cmp	r0, r1
 2aa:	d006      	beq.n	2ba <copy_data>

000002ac <copy_code_loop>:
 2ac:	4291      	cmp	r1, r2
 2ae:	bf1c      	itt	ne
 2b0:	f850 3b04 	ldrne.w	r3, [r0], #4
 2b4:	f841 3b04 	strne.w	r3, [r1], #4
 2b8:	d1f8      	bne.n	2ac <copy_code_loop>

000002ba <copy_data>:
 2ba:	4865      	ldr	r0, [pc, #404]	; (450 <ACE_ADC2_FifoEmpty_IRQHandler+0x58>)
 2bc:	4965      	ldr	r1, [pc, #404]	; (454 <ACE_ADC2_FifoEmpty_IRQHandler+0x5c>)
 2be:	4a66      	ldr	r2, [pc, #408]	; (458 <ACE_ADC2_FifoEmpty_IRQHandler+0x60>)
 2c0:	4288      	cmp	r0, r1
 2c2:	d006      	beq.n	2d2 <clear_bss>

000002c4 <copy_data_loop>:
 2c4:	4291      	cmp	r1, r2
 2c6:	bf1c      	itt	ne
 2c8:	f850 3b04 	ldrne.w	r3, [r0], #4
 2cc:	f841 3b04 	strne.w	r3, [r1], #4
 2d0:	d1f8      	bne.n	2c4 <copy_data_loop>

000002d2 <clear_bss>:
 2d2:	4862      	ldr	r0, [pc, #392]	; (45c <ACE_ADC2_FifoEmpty_IRQHandler+0x64>)
 2d4:	4962      	ldr	r1, [pc, #392]	; (460 <ACE_ADC2_FifoEmpty_IRQHandler+0x68>)
 2d6:	4a63      	ldr	r2, [pc, #396]	; (464 <ACE_ADC2_FifoEmpty_IRQHandler+0x6c>)

000002d8 <clear_bss_loop>:
 2d8:	4291      	cmp	r1, r2
 2da:	bf18      	it	ne
 2dc:	f841 0b04 	strne.w	r0, [r1], #4
 2e0:	d1fa      	bne.n	2d8 <clear_bss_loop>
	...

000002f0 <call_glob_ctor>:
 2f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 468 <ACE_ADC2_FifoEmpty_IRQHandler+0x70>
 2f4:	f20f 0e03 	addw	lr, pc, #3
 2f8:	4700      	bx	r0

000002fa <branch_to_main>:
 2fa:	f04f 0000 	mov.w	r0, #0
 2fe:	f04f 0100 	mov.w	r1, #0
 302:	f8df f168 	ldr.w	pc, [pc, #360]	; 46c <ACE_ADC2_FifoEmpty_IRQHandler+0x74>

00000306 <ExitLoop>:
 306:	e7fe      	b.n	306 <ExitLoop>

00000308 <NMI_Handler>:
 308:	e7fe      	b.n	308 <NMI_Handler>

0000030a <HardFault_Handler>:
 30a:	e7fe      	b.n	30a <HardFault_Handler>

0000030c <MemManage_Handler>:
 30c:	e7fe      	b.n	30c <MemManage_Handler>

0000030e <BusFault_Handler>:
 30e:	e7fe      	b.n	30e <BusFault_Handler>

00000310 <UsageFault_Handler>:
 310:	e7fe      	b.n	310 <UsageFault_Handler>
 312:	e7fe      	b.n	312 <UsageFault_Handler+0x2>

00000314 <DebugMon_Handler>:
 314:	e7fe      	b.n	314 <DebugMon_Handler>
 316:	e7fe      	b.n	316 <DebugMon_Handler+0x2>
 318:	e7fe      	b.n	318 <DebugMon_Handler+0x4>

0000031a <WdogWakeup_IRQHandler>:
 31a:	e7fe      	b.n	31a <WdogWakeup_IRQHandler>
 31c:	e7fe      	b.n	31c <WdogWakeup_IRQHandler+0x2>

0000031e <BrownOut_3_3V_IRQHandler>:
 31e:	e7fe      	b.n	31e <BrownOut_3_3V_IRQHandler>

00000320 <RTC_Match_IRQHandler>:
 320:	e7fe      	b.n	320 <RTC_Match_IRQHandler>

00000322 <RTCIF_Pub_IRQHandler>:
 322:	e7fe      	b.n	322 <RTCIF_Pub_IRQHandler>
 324:	e7fe      	b.n	324 <RTCIF_Pub_IRQHandler+0x2>

00000326 <IAP_IRQHandler>:
 326:	e7fe      	b.n	326 <IAP_IRQHandler>

00000328 <ENVM0_IRQHandler>:
 328:	e7fe      	b.n	328 <ENVM0_IRQHandler>

0000032a <ENVM1_IRQHandler>:
 32a:	e7fe      	b.n	32a <ENVM1_IRQHandler>

0000032c <DMA_IRQHandler>:
 32c:	e7fe      	b.n	32c <DMA_IRQHandler>
 32e:	e7fe      	b.n	32e <DMA_IRQHandler+0x2>
 330:	e7fe      	b.n	330 <DMA_IRQHandler+0x4>

00000332 <SPI0_IRQHandler>:
 332:	e7fe      	b.n	332 <SPI0_IRQHandler>

00000334 <SPI1_IRQHandler>:
 334:	e7fe      	b.n	334 <SPI1_IRQHandler>
 336:	e7fe      	b.n	336 <SPI1_IRQHandler+0x2>

00000338 <I2C0_SMBAlert_IRQHandler>:
 338:	e7fe      	b.n	338 <I2C0_SMBAlert_IRQHandler>

0000033a <I2C0_SMBus_IRQHandler>:
 33a:	e7fe      	b.n	33a <I2C0_SMBus_IRQHandler>
 33c:	e7fe      	b.n	33c <I2C0_SMBus_IRQHandler+0x2>

0000033e <I2C1_SMBAlert_IRQHandler>:
 33e:	e7fe      	b.n	33e <I2C1_SMBAlert_IRQHandler>

00000340 <I2C1_SMBus_IRQHandler>:
 340:	e7fe      	b.n	340 <I2C1_SMBus_IRQHandler>

00000342 <Timer1_IRQHandler>:
 342:	e7fe      	b.n	342 <Timer1_IRQHandler>

00000344 <Timer2_IRQHandler>:
 344:	e7fe      	b.n	344 <Timer2_IRQHandler>

00000346 <PLL_Lock_IRQHandler>:
 346:	e7fe      	b.n	346 <PLL_Lock_IRQHandler>

00000348 <PLL_LockLost_IRQHandler>:
 348:	e7fe      	b.n	348 <PLL_LockLost_IRQHandler>

0000034a <CommError_IRQHandler>:
 34a:	e7fe      	b.n	34a <CommError_IRQHandler>

0000034c <Fabric_IRQHandler>:
 34c:	e7fe      	b.n	34c <Fabric_IRQHandler>

0000034e <GPIO0_IRQHandler>:
 34e:	e7fe      	b.n	34e <GPIO0_IRQHandler>

00000350 <GPIO1_IRQHandler>:
 350:	e7fe      	b.n	350 <GPIO1_IRQHandler>

00000352 <GPIO2_IRQHandler>:
 352:	e7fe      	b.n	352 <GPIO2_IRQHandler>

00000354 <GPIO3_IRQHandler>:
 354:	e7fe      	b.n	354 <GPIO3_IRQHandler>

00000356 <GPIO4_IRQHandler>:
 356:	e7fe      	b.n	356 <GPIO4_IRQHandler>

00000358 <GPIO5_IRQHandler>:
 358:	e7fe      	b.n	358 <GPIO5_IRQHandler>

0000035a <GPIO6_IRQHandler>:
 35a:	e7fe      	b.n	35a <GPIO6_IRQHandler>

0000035c <GPIO7_IRQHandler>:
 35c:	e7fe      	b.n	35c <GPIO7_IRQHandler>
 35e:	e7fe      	b.n	35e <GPIO7_IRQHandler+0x2>

00000360 <GPIO9_IRQHandler>:
 360:	e7fe      	b.n	360 <GPIO9_IRQHandler>

00000362 <GPIO10_IRQHandler>:
 362:	e7fe      	b.n	362 <GPIO10_IRQHandler>

00000364 <GPIO11_IRQHandler>:
 364:	e7fe      	b.n	364 <GPIO11_IRQHandler>

00000366 <GPIO12_IRQHandler>:
 366:	e7fe      	b.n	366 <GPIO12_IRQHandler>

00000368 <GPIO13_IRQHandler>:
 368:	e7fe      	b.n	368 <GPIO13_IRQHandler>

0000036a <GPIO14_IRQHandler>:
 36a:	e7fe      	b.n	36a <GPIO14_IRQHandler>

0000036c <GPIO15_IRQHandler>:
 36c:	e7fe      	b.n	36c <GPIO15_IRQHandler>

0000036e <GPIO16_IRQHandler>:
 36e:	e7fe      	b.n	36e <GPIO16_IRQHandler>

00000370 <GPIO17_IRQHandler>:
 370:	e7fe      	b.n	370 <GPIO17_IRQHandler>

00000372 <GPIO18_IRQHandler>:
 372:	e7fe      	b.n	372 <GPIO18_IRQHandler>

00000374 <GPIO19_IRQHandler>:
 374:	e7fe      	b.n	374 <GPIO19_IRQHandler>

00000376 <GPIO20_IRQHandler>:
 376:	e7fe      	b.n	376 <GPIO20_IRQHandler>

00000378 <GPIO21_IRQHandler>:
 378:	e7fe      	b.n	378 <GPIO21_IRQHandler>

0000037a <GPIO22_IRQHandler>:
 37a:	e7fe      	b.n	37a <GPIO22_IRQHandler>

0000037c <GPIO23_IRQHandler>:
 37c:	e7fe      	b.n	37c <GPIO23_IRQHandler>

0000037e <GPIO24_IRQHandler>:
 37e:	e7fe      	b.n	37e <GPIO24_IRQHandler>

00000380 <GPIO25_IRQHandler>:
 380:	e7fe      	b.n	380 <GPIO25_IRQHandler>

00000382 <GPIO26_IRQHandler>:
 382:	e7fe      	b.n	382 <GPIO26_IRQHandler>

00000384 <GPIO27_IRQHandler>:
 384:	e7fe      	b.n	384 <GPIO27_IRQHandler>

00000386 <GPIO28_IRQHandler>:
 386:	e7fe      	b.n	386 <GPIO28_IRQHandler>

00000388 <GPIO29_IRQHandler>:
 388:	e7fe      	b.n	388 <GPIO29_IRQHandler>

0000038a <GPIO30_IRQHandler>:
 38a:	e7fe      	b.n	38a <GPIO30_IRQHandler>

0000038c <GPIO31_IRQHandler>:
 38c:	e7fe      	b.n	38c <GPIO31_IRQHandler>

0000038e <ACE_PC0_Flag0_IRQHandler>:
 38e:	e7fe      	b.n	38e <ACE_PC0_Flag0_IRQHandler>

00000390 <ACE_PC0_Flag1_IRQHandler>:
 390:	e7fe      	b.n	390 <ACE_PC0_Flag1_IRQHandler>

00000392 <ACE_PC0_Flag2_IRQHandler>:
 392:	e7fe      	b.n	392 <ACE_PC0_Flag2_IRQHandler>

00000394 <ACE_PC0_Flag3_IRQHandler>:
 394:	e7fe      	b.n	394 <ACE_PC0_Flag3_IRQHandler>

00000396 <ACE_PC1_Flag0_IRQHandler>:
 396:	e7fe      	b.n	396 <ACE_PC1_Flag0_IRQHandler>

00000398 <ACE_PC1_Flag1_IRQHandler>:
 398:	e7fe      	b.n	398 <ACE_PC1_Flag1_IRQHandler>

0000039a <ACE_PC1_Flag2_IRQHandler>:
 39a:	e7fe      	b.n	39a <ACE_PC1_Flag2_IRQHandler>

0000039c <ACE_PC1_Flag3_IRQHandler>:
 39c:	e7fe      	b.n	39c <ACE_PC1_Flag3_IRQHandler>

0000039e <ACE_PC2_Flag0_IRQHandler>:
 39e:	e7fe      	b.n	39e <ACE_PC2_Flag0_IRQHandler>

000003a0 <ACE_PC2_Flag1_IRQHandler>:
 3a0:	e7fe      	b.n	3a0 <ACE_PC2_Flag1_IRQHandler>

000003a2 <ACE_PC2_Flag2_IRQHandler>:
 3a2:	e7fe      	b.n	3a2 <ACE_PC2_Flag2_IRQHandler>

000003a4 <ACE_PC2_Flag3_IRQHandler>:
 3a4:	e7fe      	b.n	3a4 <ACE_PC2_Flag3_IRQHandler>

000003a6 <ACE_ADC0_DataValid_IRQHandler>:
 3a6:	e7fe      	b.n	3a6 <ACE_ADC0_DataValid_IRQHandler>

000003a8 <ACE_ADC1_DataValid_IRQHandler>:
 3a8:	e7fe      	b.n	3a8 <ACE_ADC1_DataValid_IRQHandler>

000003aa <ACE_ADC2_DataValid_IRQHandler>:
 3aa:	e7fe      	b.n	3aa <ACE_ADC2_DataValid_IRQHandler>

000003ac <ACE_ADC0_CalDone_IRQHandler>:
 3ac:	e7fe      	b.n	3ac <ACE_ADC0_CalDone_IRQHandler>

000003ae <ACE_ADC1_CalDone_IRQHandler>:
 3ae:	e7fe      	b.n	3ae <ACE_ADC1_CalDone_IRQHandler>

000003b0 <ACE_ADC2_CalDone_IRQHandler>:
 3b0:	e7fe      	b.n	3b0 <ACE_ADC2_CalDone_IRQHandler>

000003b2 <ACE_ADC0_CalStart_IRQHandler>:
 3b2:	e7fe      	b.n	3b2 <ACE_ADC0_CalStart_IRQHandler>

000003b4 <ACE_ADC1_CalStart_IRQHandler>:
 3b4:	e7fe      	b.n	3b4 <ACE_ADC1_CalStart_IRQHandler>

000003b6 <ACE_ADC2_CalStart_IRQHandler>:
 3b6:	e7fe      	b.n	3b6 <ACE_ADC2_CalStart_IRQHandler>

000003b8 <ACE_Comp0_Fall_IRQHandler>:
 3b8:	e7fe      	b.n	3b8 <ACE_Comp0_Fall_IRQHandler>

000003ba <ACE_Comp1_Fall_IRQHandler>:
 3ba:	e7fe      	b.n	3ba <ACE_Comp1_Fall_IRQHandler>

000003bc <ACE_Comp2_Fall_IRQHandler>:
 3bc:	e7fe      	b.n	3bc <ACE_Comp2_Fall_IRQHandler>

000003be <ACE_Comp3_Fall_IRQHandler>:
 3be:	e7fe      	b.n	3be <ACE_Comp3_Fall_IRQHandler>

000003c0 <ACE_Comp4_Fall_IRQHandler>:
 3c0:	e7fe      	b.n	3c0 <ACE_Comp4_Fall_IRQHandler>

000003c2 <ACE_Comp5_Fall_IRQHandler>:
 3c2:	e7fe      	b.n	3c2 <ACE_Comp5_Fall_IRQHandler>

000003c4 <ACE_Comp6_Fall_IRQHandler>:
 3c4:	e7fe      	b.n	3c4 <ACE_Comp6_Fall_IRQHandler>

000003c6 <ACE_Comp7_Fall_IRQHandler>:
 3c6:	e7fe      	b.n	3c6 <ACE_Comp7_Fall_IRQHandler>

000003c8 <ACE_Comp8_Fall_IRQHandler>:
 3c8:	e7fe      	b.n	3c8 <ACE_Comp8_Fall_IRQHandler>

000003ca <ACE_Comp9_Fall_IRQHandler>:
 3ca:	e7fe      	b.n	3ca <ACE_Comp9_Fall_IRQHandler>

000003cc <ACE_Comp10_Fall_IRQHandler>:
 3cc:	e7fe      	b.n	3cc <ACE_Comp10_Fall_IRQHandler>

000003ce <ACE_Comp11_Fall_IRQHandler>:
 3ce:	e7fe      	b.n	3ce <ACE_Comp11_Fall_IRQHandler>

000003d0 <ACE_Comp0_Rise_IRQHandler>:
 3d0:	e7fe      	b.n	3d0 <ACE_Comp0_Rise_IRQHandler>

000003d2 <ACE_Comp1_Rise_IRQHandler>:
 3d2:	e7fe      	b.n	3d2 <ACE_Comp1_Rise_IRQHandler>

000003d4 <ACE_Comp2_Rise_IRQHandler>:
 3d4:	e7fe      	b.n	3d4 <ACE_Comp2_Rise_IRQHandler>

000003d6 <ACE_Comp3_Rise_IRQHandler>:
 3d6:	e7fe      	b.n	3d6 <ACE_Comp3_Rise_IRQHandler>

000003d8 <ACE_Comp4_Rise_IRQHandler>:
 3d8:	e7fe      	b.n	3d8 <ACE_Comp4_Rise_IRQHandler>

000003da <ACE_Comp5_Rise_IRQHandler>:
 3da:	e7fe      	b.n	3da <ACE_Comp5_Rise_IRQHandler>

000003dc <ACE_Comp6_Rise_IRQHandler>:
 3dc:	e7fe      	b.n	3dc <ACE_Comp6_Rise_IRQHandler>

000003de <ACE_Comp7_Rise_IRQHandler>:
 3de:	e7fe      	b.n	3de <ACE_Comp7_Rise_IRQHandler>

000003e0 <ACE_Comp8_Rise_IRQHandler>:
 3e0:	e7fe      	b.n	3e0 <ACE_Comp8_Rise_IRQHandler>

000003e2 <ACE_Comp9_Rise_IRQHandler>:
 3e2:	e7fe      	b.n	3e2 <ACE_Comp9_Rise_IRQHandler>

000003e4 <ACE_Comp10_Rise_IRQHandler>:
 3e4:	e7fe      	b.n	3e4 <ACE_Comp10_Rise_IRQHandler>

000003e6 <ACE_Comp11_Rise_IRQHandler>:
 3e6:	e7fe      	b.n	3e6 <ACE_Comp11_Rise_IRQHandler>

000003e8 <ACE_ADC0_FifoFull_IRQHandler>:
 3e8:	e7fe      	b.n	3e8 <ACE_ADC0_FifoFull_IRQHandler>

000003ea <ACE_ADC0_FifoAFull_IRQHandler>:
 3ea:	e7fe      	b.n	3ea <ACE_ADC0_FifoAFull_IRQHandler>

000003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
 3ec:	e7fe      	b.n	3ec <ACE_ADC0_FifoEmpty_IRQHandler>

000003ee <ACE_ADC1_FifoFull_IRQHandler>:
 3ee:	e7fe      	b.n	3ee <ACE_ADC1_FifoFull_IRQHandler>

000003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
 3f0:	e7fe      	b.n	3f0 <ACE_ADC1_FifoAFull_IRQHandler>

000003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
 3f2:	e7fe      	b.n	3f2 <ACE_ADC1_FifoEmpty_IRQHandler>

000003f4 <ACE_ADC2_FifoFull_IRQHandler>:
 3f4:	e7fe      	b.n	3f4 <ACE_ADC2_FifoFull_IRQHandler>

000003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
 3f6:	e7fe      	b.n	3f6 <ACE_ADC2_FifoAFull_IRQHandler>

000003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
 3f8:	e7fe      	b.n	3f8 <ACE_ADC2_FifoEmpty_IRQHandler>
 3fa:	e7fe      	b.n	3fa <ACE_ADC2_FifoEmpty_IRQHandler+0x2>
 3fc:	e7fe      	b.n	3fc <ACE_ADC2_FifoEmpty_IRQHandler+0x4>
 3fe:	e7fe      	b.n	3fe <ACE_ADC2_FifoEmpty_IRQHandler+0x6>
 400:	e7fe      	b.n	400 <ACE_ADC2_FifoEmpty_IRQHandler+0x8>
 402:	e7fe      	b.n	402 <ACE_ADC2_FifoEmpty_IRQHandler+0xa>
 404:	e7fe      	b.n	404 <ACE_ADC2_FifoEmpty_IRQHandler+0xc>
 406:	e7fe      	b.n	406 <ACE_ADC2_FifoEmpty_IRQHandler+0xe>
 408:	e7fe      	b.n	408 <ACE_ADC2_FifoEmpty_IRQHandler+0x10>
 40a:	e7fe      	b.n	40a <ACE_ADC2_FifoEmpty_IRQHandler+0x12>
 40c:	e7fe      	b.n	40c <ACE_ADC2_FifoEmpty_IRQHandler+0x14>
 40e:	e7fe      	b.n	40e <ACE_ADC2_FifoEmpty_IRQHandler+0x16>
 410:	e7fe      	b.n	410 <ACE_ADC2_FifoEmpty_IRQHandler+0x18>
 412:	e7fe      	b.n	412 <ACE_ADC2_FifoEmpty_IRQHandler+0x1a>
 414:	e7fe      	b.n	414 <ACE_ADC2_FifoEmpty_IRQHandler+0x1c>
 416:	e7fe      	b.n	416 <ACE_ADC2_FifoEmpty_IRQHandler+0x1e>
 418:	e7fe      	b.n	418 <ACE_ADC2_FifoEmpty_IRQHandler+0x20>
 41a:	e7fe      	b.n	41a <ACE_ADC2_FifoEmpty_IRQHandler+0x22>
 41c:	e7fe      	b.n	41c <ACE_ADC2_FifoEmpty_IRQHandler+0x24>
 41e:	e7fe      	b.n	41e <ACE_ADC2_FifoEmpty_IRQHandler+0x26>
 420:	e7fe      	b.n	420 <ACE_ADC2_FifoEmpty_IRQHandler+0x28>
 422:	e7fe      	b.n	422 <ACE_ADC2_FifoEmpty_IRQHandler+0x2a>
 424:	e7fe      	b.n	424 <ACE_ADC2_FifoEmpty_IRQHandler+0x2c>
 426:	e7fe      	b.n	426 <ACE_ADC2_FifoEmpty_IRQHandler+0x2e>
 428:	e7fe      	b.n	428 <ACE_ADC2_FifoEmpty_IRQHandler+0x30>
 42a:	e7fe      	b.n	42a <ACE_ADC2_FifoEmpty_IRQHandler+0x32>
 42c:	e7fe      	b.n	42c <ACE_ADC2_FifoEmpty_IRQHandler+0x34>
 42e:	e7fe      	b.n	42e <ACE_ADC2_FifoEmpty_IRQHandler+0x36>
 430:	e7fe      	b.n	430 <ACE_ADC2_FifoEmpty_IRQHandler+0x38>
 432:	e7fe      	b.n	432 <ACE_ADC2_FifoEmpty_IRQHandler+0x3a>
 434:	e7fe      	b.n	434 <ACE_ADC2_FifoEmpty_IRQHandler+0x3c>
 436:	e7fe      	b.n	436 <ACE_ADC2_FifoEmpty_IRQHandler+0x3e>
 438:	e7fe      	b.n	438 <ACE_ADC2_FifoEmpty_IRQHandler+0x40>
 43a:	0000      	.short	0x0000
 43c:	0000a315 	.word	0x0000a315
 440:	00000001 	.word	0x00000001
 444:	60000470 	.word	0x60000470
 448:	00000470 	.word	0x00000470
 44c:	20000008 	.word	0x20000008
 450:	6002e688 	.word	0x6002e688
 454:	20000008 	.word	0x20000008
 458:	20000624 	.word	0x20000624
 45c:	00000000 	.word	0x00000000
 460:	20000624 	.word	0x20000624
 464:	2000cca8 	.word	0x2000cca8
 468:	000153d5 	.word	0x000153d5
 46c:	00000909 	.word	0x00000909

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 6324 	movw	r3, #1572	; 0x624
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <MSS_GPIO_set_outputs>:
static __INLINE void
MSS_GPIO_set_outputs
(
   uint32_t value
)
{
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
    GPIO->GPIO_OUT = value;
     4a8:	f243 0300 	movw	r3, #12288	; 0x3000
     4ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
     4b0:	687a      	ldr	r2, [r7, #4]
     4b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <vParTestInitialise>:
static volatile unsigned long ulGPIOState = 0UL;

/*-----------------------------------------------------------*/

void vParTestInitialise( void )
{
     4c0:	b580      	push	{r7, lr}
     4c2:	b082      	sub	sp, #8
     4c4:	af00      	add	r7, sp, #0
long x;

	/* Initialise the GPIO */
	MSS_GPIO_init();
     4c6:	f003 fe83 	bl	41d0 <MSS_GPIO_init>

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4ca:	f04f 0300 	mov.w	r3, #0
     4ce:	607b      	str	r3, [r7, #4]
     4d0:	e00a      	b.n	4e8 <vParTestInitialise+0x28>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
     4d2:	687b      	ldr	r3, [r7, #4]
     4d4:	b2db      	uxtb	r3, r3
     4d6:	4618      	mov	r0, r3
     4d8:	f04f 0105 	mov.w	r1, #5
     4dc:	f003 feae 	bl	423c <MSS_GPIO_config>

	/* Initialise the GPIO */
	MSS_GPIO_init();

	/* Set up GPIO for the LEDs. */
	for( x = 0; x < partstMAX_LEDS; x++ )
     4e0:	687b      	ldr	r3, [r7, #4]
     4e2:	f103 0301 	add.w	r3, r3, #1
     4e6:	607b      	str	r3, [r7, #4]
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	2b07      	cmp	r3, #7
     4ec:	ddf1      	ble.n	4d2 <vParTestInitialise+0x12>
	{
		MSS_GPIO_config( ( mss_gpio_id_t ) x , MSS_GPIO_OUTPUT_MODE );
	}

	/* All LEDs start off. */
	ulGPIOState = 0xffffffffUL;
     4ee:	f240 6328 	movw	r3, #1576	; 0x628
     4f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     4f6:	f04f 32ff 	mov.w	r2, #4294967295
     4fa:	601a      	str	r2, [r3, #0]
	MSS_GPIO_set_outputs( ulGPIOState );
     4fc:	f240 6328 	movw	r3, #1576	; 0x628
     500:	f2c2 0300 	movt	r3, #8192	; 0x2000
     504:	681b      	ldr	r3, [r3, #0]
     506:	4618      	mov	r0, r3
     508:	f7ff ffca 	bl	4a0 <MSS_GPIO_set_outputs>
}
     50c:	f107 0708 	add.w	r7, r7, #8
     510:	46bd      	mov	sp, r7
     512:	bd80      	pop	{r7, pc}

00000514 <vParTestSetLED>:
/*-----------------------------------------------------------*/

void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     514:	b580      	push	{r7, lr}
     516:	b082      	sub	sp, #8
     518:	af00      	add	r7, sp, #0
     51a:	6078      	str	r0, [r7, #4]
     51c:	6039      	str	r1, [r7, #0]
	if( uxLED < partstMAX_LEDS )
     51e:	687b      	ldr	r3, [r7, #4]
     520:	2b07      	cmp	r3, #7
     522:	d833      	bhi.n	58c <vParTestSetLED+0x78>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     524:	f013 ff50 	bl	143c8 <vPortEnterCritical>
		{
			if( xValue == pdTRUE )
     528:	683b      	ldr	r3, [r7, #0]
     52a:	2b01      	cmp	r3, #1
     52c:	d113      	bne.n	556 <vParTestSetLED+0x42>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     52e:	687b      	ldr	r3, [r7, #4]
     530:	f04f 0201 	mov.w	r2, #1
     534:	fa02 f303 	lsl.w	r3, r2, r3
     538:	ea6f 0203 	mvn.w	r2, r3
     53c:	f240 6328 	movw	r3, #1576	; 0x628
     540:	f2c2 0300 	movt	r3, #8192	; 0x2000
     544:	681b      	ldr	r3, [r3, #0]
     546:	ea02 0203 	and.w	r2, r2, r3
     54a:	f240 6328 	movw	r3, #1576	; 0x628
     54e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     552:	601a      	str	r2, [r3, #0]
     554:	e010      	b.n	578 <vParTestSetLED+0x64>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     556:	687b      	ldr	r3, [r7, #4]
     558:	f04f 0201 	mov.w	r2, #1
     55c:	fa02 f203 	lsl.w	r2, r2, r3
     560:	f240 6328 	movw	r3, #1576	; 0x628
     564:	f2c2 0300 	movt	r3, #8192	; 0x2000
     568:	681b      	ldr	r3, [r3, #0]
     56a:	ea42 0203 	orr.w	r2, r2, r3
     56e:	f240 6328 	movw	r3, #1576	; 0x628
     572:	f2c2 0300 	movt	r3, #8192	; 0x2000
     576:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     578:	f240 6328 	movw	r3, #1576	; 0x628
     57c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     580:	681b      	ldr	r3, [r3, #0]
     582:	4618      	mov	r0, r3
     584:	f7ff ff8c 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     588:	f013 ff56 	bl	14438 <vPortExitCritical>
	}
}
     58c:	f107 0708 	add.w	r7, r7, #8
     590:	46bd      	mov	sp, r7
     592:	bd80      	pop	{r7, pc}

00000594 <vParTestSetLEDFromISR>:
/*-----------------------------------------------------------*/

void vParTestSetLEDFromISR( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
     594:	b580      	push	{r7, lr}
     596:	b086      	sub	sp, #24
     598:	af00      	add	r7, sp, #0
     59a:	6078      	str	r0, [r7, #4]
     59c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
     59e:	f3ef 8211 	mrs	r2, BASEPRI
     5a2:	f04f 0328 	mov.w	r3, #40	; 0x28
     5a6:	f383 8811 	msr	BASEPRI, r3
     5aa:	f3bf 8f6f 	isb	sy
     5ae:	f3bf 8f4f 	dsb	sy
     5b2:	613a      	str	r2, [r7, #16]
     5b4:	60fb      	str	r3, [r7, #12]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
     5b6:	693b      	ldr	r3, [r7, #16]
unsigned portBASE_TYPE uxInterruptFlags;

	uxInterruptFlags = portSET_INTERRUPT_MASK_FROM_ISR();
     5b8:	60bb      	str	r3, [r7, #8]
	{
		if( uxLED < partstMAX_LEDS )
     5ba:	687b      	ldr	r3, [r7, #4]
     5bc:	2b07      	cmp	r3, #7
     5be:	d82f      	bhi.n	620 <vParTestSetLEDFromISR+0x8c>
		{
			if( xValue == pdTRUE )
     5c0:	683b      	ldr	r3, [r7, #0]
     5c2:	2b01      	cmp	r3, #1
     5c4:	d113      	bne.n	5ee <vParTestSetLEDFromISR+0x5a>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     5c6:	687b      	ldr	r3, [r7, #4]
     5c8:	f04f 0201 	mov.w	r2, #1
     5cc:	fa02 f303 	lsl.w	r3, r2, r3
     5d0:	ea6f 0203 	mvn.w	r2, r3
     5d4:	f240 6328 	movw	r3, #1576	; 0x628
     5d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5dc:	681b      	ldr	r3, [r3, #0]
     5de:	ea02 0203 	and.w	r2, r2, r3
     5e2:	f240 6328 	movw	r3, #1576	; 0x628
     5e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     5ea:	601a      	str	r2, [r3, #0]
     5ec:	e010      	b.n	610 <vParTestSetLEDFromISR+0x7c>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     5ee:	687b      	ldr	r3, [r7, #4]
     5f0:	f04f 0201 	mov.w	r2, #1
     5f4:	fa02 f203 	lsl.w	r2, r2, r3
     5f8:	f240 6328 	movw	r3, #1576	; 0x628
     5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     600:	681b      	ldr	r3, [r3, #0]
     602:	ea42 0203 	orr.w	r2, r2, r3
     606:	f240 6328 	movw	r3, #1576	; 0x628
     60a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     60e:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_outputs( ulGPIOState );
     610:	f240 6328 	movw	r3, #1576	; 0x628
     614:	f2c2 0300 	movt	r3, #8192	; 0x2000
     618:	681b      	ldr	r3, [r3, #0]
     61a:	4618      	mov	r0, r3
     61c:	f7ff ff40 	bl	4a0 <MSS_GPIO_set_outputs>
     620:	68bb      	ldr	r3, [r7, #8]
     622:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
     624:	697b      	ldr	r3, [r7, #20]
     626:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxInterruptFlags );
}
     62a:	f107 0718 	add.w	r7, r7, #24
     62e:	46bd      	mov	sp, r7
     630:	bd80      	pop	{r7, pc}
     632:	bf00      	nop

00000634 <vParTestToggleLED>:
/*-----------------------------------------------------------*/

void vParTestToggleLED( unsigned portBASE_TYPE uxLED )
{
     634:	b580      	push	{r7, lr}
     636:	b082      	sub	sp, #8
     638:	af00      	add	r7, sp, #0
     63a:	6078      	str	r0, [r7, #4]
	if( uxLED < partstMAX_LEDS )
     63c:	687b      	ldr	r3, [r7, #4]
     63e:	2b07      	cmp	r3, #7
     640:	d83d      	bhi.n	6be <vParTestToggleLED+0x8a>
	{
		/* A critical section is used as the LEDs are also accessed from an
		interrupt. */
		taskENTER_CRITICAL();
     642:	f013 fec1 	bl	143c8 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << uxLED ) ) != 0UL )
     646:	f240 6328 	movw	r3, #1576	; 0x628
     64a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     64e:	681a      	ldr	r2, [r3, #0]
     650:	687b      	ldr	r3, [r7, #4]
     652:	fa22 f303 	lsr.w	r3, r2, r3
     656:	f003 0301 	and.w	r3, r3, #1
     65a:	b2db      	uxtb	r3, r3
     65c:	2b00      	cmp	r3, #0
     65e:	d013      	beq.n	688 <vParTestToggleLED+0x54>
			{
				ulGPIOState &= ~( 1UL << uxLED );
     660:	687b      	ldr	r3, [r7, #4]
     662:	f04f 0201 	mov.w	r2, #1
     666:	fa02 f303 	lsl.w	r3, r2, r3
     66a:	ea6f 0203 	mvn.w	r2, r3
     66e:	f240 6328 	movw	r3, #1576	; 0x628
     672:	f2c2 0300 	movt	r3, #8192	; 0x2000
     676:	681b      	ldr	r3, [r3, #0]
     678:	ea02 0203 	and.w	r2, r2, r3
     67c:	f240 6328 	movw	r3, #1576	; 0x628
     680:	f2c2 0300 	movt	r3, #8192	; 0x2000
     684:	601a      	str	r2, [r3, #0]
     686:	e010      	b.n	6aa <vParTestToggleLED+0x76>
			}
			else
			{
				ulGPIOState |= ( 1UL << uxLED );
     688:	687b      	ldr	r3, [r7, #4]
     68a:	f04f 0201 	mov.w	r2, #1
     68e:	fa02 f203 	lsl.w	r2, r2, r3
     692:	f240 6328 	movw	r3, #1576	; 0x628
     696:	f2c2 0300 	movt	r3, #8192	; 0x2000
     69a:	681b      	ldr	r3, [r3, #0]
     69c:	ea42 0203 	orr.w	r2, r2, r3
     6a0:	f240 6328 	movw	r3, #1576	; 0x628
     6a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6a8:	601a      	str	r2, [r3, #0]
			}
			
			MSS_GPIO_set_outputs( ulGPIOState );
     6aa:	f240 6328 	movw	r3, #1576	; 0x628
     6ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6b2:	681b      	ldr	r3, [r3, #0]
     6b4:	4618      	mov	r0, r3
     6b6:	f7ff fef3 	bl	4a0 <MSS_GPIO_set_outputs>
		}
		taskEXIT_CRITICAL();
     6ba:	f013 febd 	bl	14438 <vPortExitCritical>
	}
}
     6be:	f107 0708 	add.w	r7, r7, #8
     6c2:	46bd      	mov	sp, r7
     6c4:	bd80      	pop	{r7, pc}
     6c6:	bf00      	nop

000006c8 <lParTestGetLEDState>:
/*-----------------------------------------------------------*/

long lParTestGetLEDState( unsigned long ulLED )
{
     6c8:	b580      	push	{r7, lr}
     6ca:	b084      	sub	sp, #16
     6cc:	af00      	add	r7, sp, #0
     6ce:	6078      	str	r0, [r7, #4]
long lReturn = pdFALSE;
     6d0:	f04f 0300 	mov.w	r3, #0
     6d4:	60fb      	str	r3, [r7, #12]

	if( ulLED < partstMAX_LEDS )
     6d6:	687b      	ldr	r3, [r7, #4]
     6d8:	2b07      	cmp	r3, #7
     6da:	d812      	bhi.n	702 <lParTestGetLEDState+0x3a>
	{
		taskENTER_CRITICAL();
     6dc:	f013 fe74 	bl	143c8 <vPortEnterCritical>
		{
			if( ( ulGPIOState & ( 1UL << ulLED ) ) == 0UL )
     6e0:	f240 6328 	movw	r3, #1576	; 0x628
     6e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     6e8:	681a      	ldr	r2, [r3, #0]
     6ea:	687b      	ldr	r3, [r7, #4]
     6ec:	fa22 f303 	lsr.w	r3, r2, r3
     6f0:	f003 0301 	and.w	r3, r3, #1
     6f4:	2b00      	cmp	r3, #0
     6f6:	d102      	bne.n	6fe <lParTestGetLEDState+0x36>
			{
				lReturn = pdTRUE;
     6f8:	f04f 0301 	mov.w	r3, #1
     6fc:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
     6fe:	f013 fe9b 	bl	14438 <vPortExitCritical>
	}

	return lReturn;
     702:	68fb      	ldr	r3, [r7, #12]
}
     704:	4618      	mov	r0, r3
     706:	f107 0710 	add.w	r7, r7, #16
     70a:	46bd      	mov	sp, r7
     70c:	bd80      	pop	{r7, pc}
     70e:	bf00      	nop

00000710 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     710:	b480      	push	{r7}
     712:	b083      	sub	sp, #12
     714:	af00      	add	r7, sp, #0
     716:	4603      	mov	r3, r0
     718:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     71a:	f24e 1300 	movw	r3, #57600	; 0xe100
     71e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     722:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     726:	ea4f 1252 	mov.w	r2, r2, lsr #5
     72a:	88f9      	ldrh	r1, [r7, #6]
     72c:	f001 011f 	and.w	r1, r1, #31
     730:	f04f 0001 	mov.w	r0, #1
     734:	fa00 f101 	lsl.w	r1, r0, r1
     738:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     73c:	f107 070c 	add.w	r7, r7, #12
     740:	46bd      	mov	sp, r7
     742:	bc80      	pop	{r7}
     744:	4770      	bx	lr
     746:	bf00      	nop

00000748 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     748:	b480      	push	{r7}
     74a:	b083      	sub	sp, #12
     74c:	af00      	add	r7, sp, #0
     74e:	4603      	mov	r3, r0
     750:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     752:	f24e 1300 	movw	r3, #57600	; 0xe100
     756:	f2ce 0300 	movt	r3, #57344	; 0xe000
     75a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     75e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     762:	88f9      	ldrh	r1, [r7, #6]
     764:	f001 011f 	and.w	r1, r1, #31
     768:	f04f 0001 	mov.w	r0, #1
     76c:	fa00 f101 	lsl.w	r1, r0, r1
     770:	f102 0220 	add.w	r2, r2, #32
     774:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     778:	f107 070c 	add.w	r7, r7, #12
     77c:	46bd      	mov	sp, r7
     77e:	bc80      	pop	{r7}
     780:	4770      	bx	lr
     782:	bf00      	nop

00000784 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     784:	b480      	push	{r7}
     786:	b083      	sub	sp, #12
     788:	af00      	add	r7, sp, #0
     78a:	4603      	mov	r3, r0
     78c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     78e:	f24e 1300 	movw	r3, #57600	; 0xe100
     792:	f2ce 0300 	movt	r3, #57344	; 0xe000
     796:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     79a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     79e:	88f9      	ldrh	r1, [r7, #6]
     7a0:	f001 011f 	and.w	r1, r1, #31
     7a4:	f04f 0001 	mov.w	r0, #1
     7a8:	fa00 f101 	lsl.w	r1, r0, r1
     7ac:	f102 0260 	add.w	r2, r2, #96	; 0x60
     7b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     7b4:	f107 070c 	add.w	r7, r7, #12
     7b8:	46bd      	mov	sp, r7
     7ba:	bc80      	pop	{r7}
     7bc:	4770      	bx	lr
     7be:	bf00      	nop

000007c0 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
     7c0:	b480      	push	{r7}
     7c2:	b083      	sub	sp, #12
     7c4:	af00      	add	r7, sp, #0
     7c6:	4603      	mov	r3, r0
     7c8:	6039      	str	r1, [r7, #0]
     7ca:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
     7cc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
     7d0:	2b00      	cmp	r3, #0
     7d2:	da10      	bge.n	7f6 <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
     7d4:	f64e 5300 	movw	r3, #60672	; 0xed00
     7d8:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7dc:	88fa      	ldrh	r2, [r7, #6]
     7de:	f002 020f 	and.w	r2, r2, #15
     7e2:	f1a2 0104 	sub.w	r1, r2, #4
     7e6:	683a      	ldr	r2, [r7, #0]
     7e8:	b2d2      	uxtb	r2, r2
     7ea:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     7ee:	b2d2      	uxtb	r2, r2
     7f0:	440b      	add	r3, r1
     7f2:	761a      	strb	r2, [r3, #24]
     7f4:	e00d      	b.n	812 <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
     7f6:	f24e 1300 	movw	r3, #57600	; 0xe100
     7fa:	f2ce 0300 	movt	r3, #57344	; 0xe000
     7fe:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
     802:	683a      	ldr	r2, [r7, #0]
     804:	b2d2      	uxtb	r2, r2
     806:	ea4f 02c2 	mov.w	r2, r2, lsl #3
     80a:	b2d2      	uxtb	r2, r2
     80c:	440b      	add	r3, r1
     80e:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
     812:	f107 070c 	add.w	r7, r7, #12
     816:	46bd      	mov	sp, r7
     818:	bc80      	pop	{r7}
     81a:	4770      	bx	lr

0000081c <MSS_TIM64_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM64_init( mss_timer_mode_t mode )
{
     81c:	b580      	push	{r7, lr}
     81e:	b082      	sub	sp, #8
     820:	af00      	add	r7, sp, #0
     822:	4603      	mov	r3, r0
     824:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );         /* disable timer 1 interrupt within NVIC */
     826:	f04f 0014 	mov.w	r0, #20
     82a:	f7ff ff8d 	bl	748 <NVIC_DisableIRQ>
    NVIC_DisableIRQ( Timer2_IRQn );         /* disable timer 2 interrupt within NVIC */
     82e:	f04f 0015 	mov.w	r0, #21
     832:	f7ff ff89 	bl	748 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     836:	f242 0300 	movw	r3, #8192	; 0x2000
     83a:	f2ce 0304 	movt	r3, #57348	; 0xe004
     83e:	f242 0200 	movw	r2, #8192	; 0x2000
     842:	f2ce 0204 	movt	r2, #57348	; 0xe004
     846:	6b12      	ldr	r2, [r2, #48]	; 0x30
     848:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     84c:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 1U;                     /* switch to 64 bits mode */
     84e:	f245 0300 	movw	r3, #20480	; 0x5000
     852:	f2c4 0300 	movt	r3, #16384	; 0x4000
     856:	f04f 0201 	mov.w	r2, #1
     85a:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM64ENABLE = 0U;            /* disable timer */
     85c:	f240 0300 	movw	r3, #0
     860:	f2c4 230a 	movt	r3, #16906	; 0x420a
     864:	f04f 0200 	mov.w	r2, #0
     868:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
    TIMER_BITBAND->TIM64INTEN = 0U;             /* disable interrupt */
     86c:	f240 0300 	movw	r3, #0
     870:	f2c4 230a 	movt	r3, #16906	; 0x420a
     874:	f04f 0200 	mov.w	r2, #0
     878:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
    TIMER_BITBAND->TIM64MODE = (uint32_t)mode;  /* set mode (continuous/one-shot) */
     87c:	f240 0300 	movw	r3, #0
     880:	f2c4 230a 	movt	r3, #16906	; 0x420a
     884:	79fa      	ldrb	r2, [r7, #7]
     886:	f8c3 2904 	str.w	r2, [r3, #2308]	; 0x904
    
    TIMER->TIM1_RIS = 1U;                   /* clear timer 1 interrupt */
     88a:	f245 0300 	movw	r3, #20480	; 0x5000
     88e:	f2c4 0300 	movt	r3, #16384	; 0x4000
     892:	f04f 0201 	mov.w	r2, #1
     896:	611a      	str	r2, [r3, #16]
    TIMER->TIM2_RIS = 1U;                   /* clear timer 2 interrupt */
     898:	f245 0300 	movw	r3, #20480	; 0x5000
     89c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8a0:	f04f 0201 	mov.w	r2, #1
     8a4:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer1_IRQn );    /* clear timer 1 interrupt within NVIC */
     8a6:	f04f 0014 	mov.w	r0, #20
     8aa:	f7ff ff6b 	bl	784 <NVIC_ClearPendingIRQ>
    NVIC_ClearPendingIRQ( Timer2_IRQn );    /* clear timer 2 interrupt within NVIC */
     8ae:	f04f 0015 	mov.w	r0, #21
     8b2:	f7ff ff67 	bl	784 <NVIC_ClearPendingIRQ>
}
     8b6:	f107 0708 	add.w	r7, r7, #8
     8ba:	46bd      	mov	sp, r7
     8bc:	bd80      	pop	{r7, pc}
     8be:	bf00      	nop

000008c0 <MSS_TIM64_start>:
  The MSS_TIM64_start() function enables the 64-bit timer and starts its
  down-counter decrementing from the load_value specified in previous calls to
  the MSS_TIM64_load_immediate() or MSS_TIM64_load_background() functions.
 */
static __INLINE void MSS_TIM64_start( void )
{
     8c0:	b480      	push	{r7}
     8c2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM64ENABLE = 1U;    /* enable timer */
     8c4:	f240 0300 	movw	r3, #0
     8c8:	f2c4 230a 	movt	r3, #16906	; 0x420a
     8cc:	f04f 0201 	mov.w	r2, #1
     8d0:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
}
     8d4:	46bd      	mov	sp, r7
     8d6:	bc80      	pop	{r7}
     8d8:	4770      	bx	lr
     8da:	bf00      	nop

000008dc <MSS_TIM64_load_immediate>:
static __INLINE void MSS_TIM64_load_immediate
(
    uint32_t load_value_u,
    uint32_t load_value_l
)
{
     8dc:	b480      	push	{r7}
     8de:	b083      	sub	sp, #12
     8e0:	af00      	add	r7, sp, #0
     8e2:	6078      	str	r0, [r7, #4]
     8e4:	6039      	str	r1, [r7, #0]
    TIMER->TIM64_LOADVAL_U = load_value_u;
     8e6:	f245 0300 	movw	r3, #20480	; 0x5000
     8ea:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8ee:	687a      	ldr	r2, [r7, #4]
     8f0:	639a      	str	r2, [r3, #56]	; 0x38
    TIMER->TIM64_LOADVAL_L = load_value_l;
     8f2:	f245 0300 	movw	r3, #20480	; 0x5000
     8f6:	f2c4 0300 	movt	r3, #16384	; 0x4000
     8fa:	683a      	ldr	r2, [r7, #0]
     8fc:	63da      	str	r2, [r3, #60]	; 0x3c
}
     8fe:	f107 070c 	add.w	r7, r7, #12
     902:	46bd      	mov	sp, r7
     904:	bc80      	pop	{r7}
     906:	4770      	bx	lr

00000908 <main>:
|   (O)            (+)              (O)   |\n\r \
\_______________________________________/"


int main(void)
{
     908:	b580      	push	{r7, lr}
     90a:	b082      	sub	sp, #8
     90c:	af02      	add	r7, sp, #8
	/* Configure the NVIC, LED outputs and button inputs. */
	prvSetupHardware();
     90e:	f000 f90d 	bl	b2c <prvSetupHardware>

	/* Create the queue. */
	xQueue = xQueueCreate( mainQUEUE_LENGTH, sizeof( unsigned long ) );
     912:	f04f 0001 	mov.w	r0, #1
     916:	f04f 0104 	mov.w	r1, #4
     91a:	f04f 0200 	mov.w	r2, #0
     91e:	f00e fdb3 	bl	f488 <xQueueGenericCreate>
     922:	4602      	mov	r2, r0
     924:	f240 632c 	movw	r3, #1580	; 0x62c
     928:	f2c2 0300 	movt	r3, #8192	; 0x2000
     92c:	601a      	str	r2, [r3, #0]

	if( xQueue != NULL )
     92e:	f240 632c 	movw	r3, #1580	; 0x62c
     932:	f2c2 0300 	movt	r3, #8192	; 0x2000
     936:	681b      	ldr	r3, [r3, #0]
     938:	2b00      	cmp	r3, #0
     93a:	d068      	beq.n	a0e <main+0x106>
	{

		xTaskCreate( prvQueueReceiveTask, "Rx", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_RECEIVE_TASK_PRIORITY, NULL );
     93c:	f04f 0302 	mov.w	r3, #2
     940:	9300      	str	r3, [sp, #0]
     942:	f04f 0300 	mov.w	r3, #0
     946:	9301      	str	r3, [sp, #4]
     948:	f640 20f5 	movw	r0, #2805	; 0xaf5
     94c:	f2c0 0000 	movt	r0, #0
     950:	f24c 5128 	movw	r1, #50472	; 0xc528
     954:	f2c0 0101 	movt	r1, #1
     958:	f04f 025a 	mov.w	r2, #90	; 0x5a
     95c:	f04f 0300 	mov.w	r3, #0
     960:	f00f ff6a 	bl	10838 <xTaskCreate>
		xTaskCreate( prvQueueSendTask, "TX", configMINIMAL_STACK_SIZE, NULL, mainQUEUE_SEND_TASK_PRIORITY, NULL );
     964:	f04f 0301 	mov.w	r3, #1
     968:	9300      	str	r3, [sp, #0]
     96a:	f04f 0300 	mov.w	r3, #0
     96e:	9301      	str	r3, [sp, #4]
     970:	f640 2089 	movw	r0, #2697	; 0xa89
     974:	f2c0 0000 	movt	r0, #0
     978:	f24c 512c 	movw	r1, #50476	; 0xc52c
     97c:	f2c0 0101 	movt	r1, #1
     980:	f04f 025a 	mov.w	r2, #90	; 0x5a
     984:	f04f 0300 	mov.w	r3, #0
     988:	f00f ff56 	bl	10838 <xTaskCreate>
		//printf( "\n\r********* Welcome to the Measurement System  *********\n\r" );


		/* Create the software timer that performs the 'check' functionality,
		as described at the top of this file. */
		xCheckTimer = xTimerCreate( "CheckTimer",					/* A text name, purely to help debugging. */
     98c:	f640 2311 	movw	r3, #2577	; 0xa11
     990:	f2c0 0300 	movt	r3, #0
     994:	9300      	str	r3, [sp, #0]
     996:	f24c 5030 	movw	r0, #50480	; 0xc530
     99a:	f2c0 0001 	movt	r0, #1
     99e:	f640 31b8 	movw	r1, #3000	; 0xbb8
     9a2:	f04f 0201 	mov.w	r2, #1
     9a6:	f04f 0300 	mov.w	r3, #0
     9aa:	f012 fe35 	bl	13618 <xTimerCreate>
     9ae:	4602      	mov	r2, r0
     9b0:	f240 6330 	movw	r3, #1584	; 0x630
     9b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     9b8:	601a      	str	r2, [r3, #0]
									( void * ) 0,					/* The ID is not used, so can be set to anything. */
									prvCheckTimerCallback			/* The callback function that inspects the status of all the other tasks. */
								  );

		/* Create the web server task. */
		xTaskCreate( vuIP_Task, "uIP", mainuIP_STACK_SIZE, NULL, mainuIP_TASK_PRIORITY, NULL );
     9ba:	f04f 0302 	mov.w	r3, #2
     9be:	9300      	str	r3, [sp, #0]
     9c0:	f04f 0300 	mov.w	r3, #0
     9c4:	9301      	str	r3, [sp, #4]
     9c6:	f241 10f5 	movw	r0, #4597	; 0x11f5
     9ca:	f2c0 0000 	movt	r0, #0
     9ce:	f24c 513c 	movw	r1, #50492	; 0xc53c
     9d2:	f2c0 0101 	movt	r1, #1
     9d6:	f44f 7287 	mov.w	r2, #270	; 0x10e
     9da:	f04f 0300 	mov.w	r3, #0
     9de:	f00f ff2b 	bl	10838 <xTaskCreate>

		xTaskCreate( uart_task, "uart_task" ,configMINIMAL_STACK_SIZE, NULL, tskIDLE_PRIORITY+1, NULL);
     9e2:	f04f 0301 	mov.w	r3, #1
     9e6:	9300      	str	r3, [sp, #0]
     9e8:	f04f 0300 	mov.w	r3, #0
     9ec:	9301      	str	r3, [sp, #4]
     9ee:	f640 4029 	movw	r0, #3113	; 0xc29
     9f2:	f2c0 0000 	movt	r0, #0
     9f6:	f24c 5140 	movw	r1, #50496	; 0xc540
     9fa:	f2c0 0101 	movt	r1, #1
     9fe:	f04f 025a 	mov.w	r2, #90	; 0x5a
     a02:	f04f 0300 	mov.w	r3, #0
     a06:	f00f ff17 	bl	10838 <xTaskCreate>


		/* Start the tasks and timer running. */
		vTaskStartScheduler();
     a0a:	f010 fd85 	bl	11518 <vTaskStartScheduler>
	/* If all is well, the scheduler will now be running, and the following line
	will never be reached.  If the following line does execute, then there was
	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
	to be created.  See the memory management section on the FreeRTOS web site
	for more details. */
	for( ;; );
     a0e:	e7fe      	b.n	a0e <main+0x106>

00000a10 <prvCheckTimerCallback>:




static void prvCheckTimerCallback( TimerHandle_t xTimer )
{
     a10:	b580      	push	{r7, lr}
     a12:	b084      	sub	sp, #16
     a14:	af02      	add	r7, sp, #8
     a16:	6078      	str	r0, [r7, #4]

	/* Have any errors been latch in pcStatusMessage?  If so, shorten the
	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
	This will result in an increase in the rate at which mainCHECK_LED
	toggles. */
	if( pcStatusMessage != NULL )
     a18:	f240 6334 	movw	r3, #1588	; 0x634
     a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a20:	681b      	ldr	r3, [r3, #0]
     a22:	2b00      	cmp	r3, #0
     a24:	d010      	beq.n	a48 <prvCheckTimerCallback+0x38>
	{
		/* This call to xTimerChangePeriod() uses a zero block time.  Functions
		called from inside of a timer callback function must *never* attempt
		to block. */
		xTimerChangePeriod( xCheckTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
     a26:	f240 6330 	movw	r3, #1584	; 0x630
     a2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a2e:	681b      	ldr	r3, [r3, #0]
     a30:	f04f 0200 	mov.w	r2, #0
     a34:	9200      	str	r2, [sp, #0]
     a36:	4618      	mov	r0, r3
     a38:	f04f 0104 	mov.w	r1, #4
     a3c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
     a40:	f04f 0300 	mov.w	r3, #0
     a44:	f012 fe3a 	bl	136bc <xTimerGenericCommand>
	}
}
     a48:	f107 0708 	add.w	r7, r7, #8
     a4c:	46bd      	mov	sp, r7
     a4e:	bd80      	pop	{r7, pc}

00000a50 <GPIO8_IRQHandler>:

/*-----------------------------------------------------------*/

/* The ISR executed when the user button is pushed. */
void GPIO8_IRQHandler( void )
{
     a50:	b580      	push	{r7, lr}
     a52:	b082      	sub	sp, #8
     a54:	af00      	add	r7, sp, #0
portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
     a56:	f04f 0300 	mov.w	r3, #0
     a5a:	607b      	str	r3, [r7, #4]

//DO SOMETHING IF INTERUPTED BY BUTTON ON GPIO8 (SW1)


	/* Clear the interrupt before leaving. */
    MSS_GPIO_clear_irq( MSS_GPIO_8 );
     a5c:	f04f 0008 	mov.w	r0, #8
     a60:	f003 fd18 	bl	4494 <MSS_GPIO_clear_irq>
	/* If calling xTimerResetFromISR() caused a task (in this case the timer
	service/daemon task) to unblock, and the unblocked task has a priority
	higher than or equal to the task that was interrupted, then
	xHigherPriorityTaskWoken will now be set to pdTRUE, and calling
	portEND_SWITCHING_ISR() will ensure the unblocked task runs next. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
     a64:	687b      	ldr	r3, [r7, #4]
     a66:	2b00      	cmp	r3, #0
     a68:	d00a      	beq.n	a80 <GPIO8_IRQHandler+0x30>
     a6a:	f64e 5304 	movw	r3, #60676	; 0xed04
     a6e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     a72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
     a76:	601a      	str	r2, [r3, #0]
     a78:	f3bf 8f4f 	dsb	sy
     a7c:	f3bf 8f6f 	isb	sy
}
     a80:	f107 0708 	add.w	r7, r7, #8
     a84:	46bd      	mov	sp, r7
     a86:	bd80      	pop	{r7, pc}

00000a88 <prvQueueSendTask>:
/*-----------------------------------------------------------*/

static void prvQueueSendTask( void *pvParameters )
{
     a88:	b590      	push	{r4, r7, lr}
     a8a:	b087      	sub	sp, #28
     a8c:	af02      	add	r7, sp, #8
     a8e:	6078      	str	r0, [r7, #4]
TickType_t xNextWakeTime;
const unsigned long ulValueToSend = 100UL;
     a90:	f04f 0364 	mov.w	r3, #100	; 0x64
     a94:	60bb      	str	r3, [r7, #8]
	/* The timer command queue will have been filled when the timer test tasks
	were created in main() (this is part of the test they perform).  Therefore,
	while the check timer can be created in main(), it cannot be started from
	main().  Once the scheduler has started, the timer service task will drain
	the command queue, and now the check timer can be started successfully. */
	xTimerStart( xCheckTimer, portMAX_DELAY );
     a96:	f240 6330 	movw	r3, #1584	; 0x630
     a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     a9e:	681c      	ldr	r4, [r3, #0]
     aa0:	f010 fe90 	bl	117c4 <xTaskGetTickCount>
     aa4:	4603      	mov	r3, r0
     aa6:	f04f 32ff 	mov.w	r2, #4294967295
     aaa:	9200      	str	r2, [sp, #0]
     aac:	4620      	mov	r0, r4
     aae:	f04f 0101 	mov.w	r1, #1
     ab2:	461a      	mov	r2, r3
     ab4:	f04f 0300 	mov.w	r3, #0
     ab8:	f012 fe00 	bl	136bc <xTimerGenericCommand>

	/* Initialise xNextWakeTime - this only needs to be done once. */
	xNextWakeTime = xTaskGetTickCount();
     abc:	f010 fe82 	bl	117c4 <xTaskGetTickCount>
     ac0:	4603      	mov	r3, r0
     ac2:	60fb      	str	r3, [r7, #12]
	{
		/* Place this task in the blocked state until it is time to run again.
		The block time is specified in ticks, the constant used converts ticks
		to ms.  While in the Blocked state this task will not consume any CPU
		time. */
		vTaskDelayUntil( &xNextWakeTime, mainQUEUE_SEND_FREQUENCY_MS );
     ac4:	f107 030c 	add.w	r3, r7, #12
     ac8:	4618      	mov	r0, r3
     aca:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
     ace:	f010 f8f5 	bl	10cbc <vTaskDelayUntil>

		/* Send to the queue - causing the queue receive task to unblock and
		toggle an LED.  0 is used as the block time so the sending operation
		will not block - it shouldn't need to block as the queue should always
		be empty at this point in the code. */
		xQueueSend( xQueue, &ulValueToSend, mainDONT_BLOCK );
     ad2:	f240 632c 	movw	r3, #1580	; 0x62c
     ad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ada:	681a      	ldr	r2, [r3, #0]
     adc:	f107 0308 	add.w	r3, r7, #8
     ae0:	4610      	mov	r0, r2
     ae2:	4619      	mov	r1, r3
     ae4:	f04f 0200 	mov.w	r2, #0
     ae8:	f04f 0300 	mov.w	r3, #0
     aec:	f00e fde0 	bl	f6b0 <xQueueGenericSend>
	}
     af0:	e7e8      	b.n	ac4 <prvQueueSendTask+0x3c>
     af2:	bf00      	nop

00000af4 <prvQueueReceiveTask>:
}
/*-----------------------------------------------------------*/

static void prvQueueReceiveTask( void *pvParameters )
{
     af4:	b580      	push	{r7, lr}
     af6:	b084      	sub	sp, #16
     af8:	af00      	add	r7, sp, #0
     afa:	6078      	str	r0, [r7, #4]
     afc:	e000      	b.n	b00 <prvQueueReceiveTask+0xc>
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
		}
	}
     afe:	bf00      	nop
	for( ;; )
	{
		/* Wait until something arrives in the queue - this task will block
		indefinitely provided INCLUDE_vTaskSuspend is set to 1 in
		FreeRTOSConfig.h. */
		xQueueReceive( xQueue, &ulReceivedValue, portMAX_DELAY );
     b00:	f240 632c 	movw	r3, #1580	; 0x62c
     b04:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b08:	681a      	ldr	r2, [r3, #0]
     b0a:	f107 030c 	add.w	r3, r7, #12
     b0e:	4610      	mov	r0, r2
     b10:	4619      	mov	r1, r3
     b12:	f04f 32ff 	mov.w	r2, #4294967295
     b16:	f00f f81b 	bl	fb50 <xQueueReceive>

		/*  To get here something must have been received from the queue, but
		is it the expected value?  If it is, toggle the LED. */
		if( ulReceivedValue == 100UL )
     b1a:	68fb      	ldr	r3, [r7, #12]
     b1c:	2b64      	cmp	r3, #100	; 0x64
     b1e:	d1ee      	bne.n	afe <prvQueueReceiveTask+0xa>
		{
			vParTestToggleLED( mainTASK_CONTROLLED_LED );
     b20:	f04f 0005 	mov.w	r0, #5
     b24:	f7ff fd86 	bl	634 <vParTestToggleLED>
		}
	}
     b28:	e7ea      	b.n	b00 <prvQueueReceiveTask+0xc>
     b2a:	bf00      	nop

00000b2c <prvSetupHardware>:
}
/*-----------------------------------------------------------*/


static void prvSetupHardware( void )
{
     b2c:	b580      	push	{r7, lr}
     b2e:	af00      	add	r7, sp, #0
	SystemCoreClockUpdate();
     b30:	f009 fbf6 	bl	a320 <SystemCoreClockUpdate>


	/* Configure the GPIO for the LEDs. */
	vParTestInitialise();
     b34:	f7ff fcc4 	bl	4c0 <vParTestInitialise>

    MSS_UART_init
     b38:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
     b3c:	f2c2 0000 	movt	r0, #8192	; 0x2000
     b40:	f44f 4161 	mov.w	r1, #57600	; 0xe100
     b44:	f04f 0203 	mov.w	r2, #3
     b48:	f001 f9a2 	bl	1e90 <MSS_UART_init>
        MSS_UART_57600_BAUD,
        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT
    );

	/* ACE Initialization */
	ACE_init();
     b4c:	f008 fbf0 	bl	9330 <ACE_init>

	/* Setup the GPIO and the NVIC for the switch used in this simple demo. */
	NVIC_SetPriority( GPIO8_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
     b50:	f04f 0028 	mov.w	r0, #40	; 0x28
     b54:	f04f 0105 	mov.w	r1, #5
     b58:	f7ff fe32 	bl	7c0 <NVIC_SetPriority>
    NVIC_EnableIRQ( GPIO8_IRQn );
     b5c:	f04f 0028 	mov.w	r0, #40	; 0x28
     b60:	f7ff fdd6 	bl	710 <NVIC_EnableIRQ>
    MSS_GPIO_config( MSS_GPIO_8, MSS_GPIO_INPUT_MODE | MSS_GPIO_IRQ_EDGE_NEGATIVE );
     b64:	f04f 0008 	mov.w	r0, #8
     b68:	f04f 0162 	mov.w	r1, #98	; 0x62
     b6c:	f003 fb66 	bl	423c <MSS_GPIO_config>
    MSS_GPIO_enable_irq( MSS_GPIO_8 );
     b70:	f04f 0008 	mov.w	r0, #8
     b74:	f003 fc34 	bl	43e0 <MSS_GPIO_enable_irq>
}
     b78:	bd80      	pop	{r7, pc}
     b7a:	bf00      	nop

00000b7c <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

void vApplicationMallocFailedHook( void )
{
     b7c:	b480      	push	{r7}
     b7e:	af00      	add	r7, sp, #0
	/* Called if a call to pvPortMalloc() fails because there is insufficient
	free memory available in the FreeRTOS heap.  pvPortMalloc() is called
	internally by FreeRTOS API functions that create tasks, queues, software
	timers, and semaphores.  The size of the FreeRTOS heap is set by the
	configTOTAL_HEAP_SIZE configuration constant in FreeRTOSConfig.h. */
	for( ;; );
     b80:	e7fe      	b.n	b80 <vApplicationMallocFailedHook+0x4>
     b82:	bf00      	nop

00000b84 <vApplicationStackOverflowHook>:
}
/*-----------------------------------------------------------*/

void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
     b84:	b480      	push	{r7}
     b86:	b085      	sub	sp, #20
     b88:	af00      	add	r7, sp, #0
     b8a:	6078      	str	r0, [r7, #4]
     b8c:	6039      	str	r1, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
     b8e:	f04f 0328 	mov.w	r3, #40	; 0x28
     b92:	f383 8811 	msr	BASEPRI, r3
     b96:	f3bf 8f6f 	isb	sy
     b9a:	f3bf 8f4f 	dsb	sy
     b9e:	60fb      	str	r3, [r7, #12]

	/* Run time stack overflow checking is performed if
	configconfigCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
	for( ;; );
     ba0:	e7fe      	b.n	ba0 <vApplicationStackOverflowHook+0x1c>
     ba2:	bf00      	nop

00000ba4 <vApplicationIdleHook>:
}
/*-----------------------------------------------------------*/

void vApplicationIdleHook( void )
{
     ba4:	b580      	push	{r7, lr}
     ba6:	b082      	sub	sp, #8
     ba8:	af00      	add	r7, sp, #0
volatile size_t xFreeStackSpace;

	/* This function is called on each cycle of the idle task.  In this case it
	does nothing useful, other than report the amount of FreeRTOS heap that
	remains unallocated. */
	xFreeStackSpace = xPortGetFreeHeapSize();
     baa:	f013 fa87 	bl	140bc <xPortGetFreeHeapSize>
     bae:	4603      	mov	r3, r0
     bb0:	607b      	str	r3, [r7, #4]

	if( xFreeStackSpace > 100 )
     bb2:	687b      	ldr	r3, [r7, #4]
		/* By now, the kernel has allocated everything it is going to, so
		if there is a lot of heap remaining unallocated then
		the value of configTOTAL_HEAP_SIZE in FreeRTOSConfig.h can be
		reduced accordingly. */
	}
}
     bb4:	f107 0708 	add.w	r7, r7, #8
     bb8:	46bd      	mov	sp, r7
     bba:	bd80      	pop	{r7, pc}

00000bbc <pcGetTaskStatusMessage>:
/*-----------------------------------------------------------*/

char *pcGetTaskStatusMessage( void )
{
     bbc:	b480      	push	{r7}
     bbe:	af00      	add	r7, sp, #0
	/* Not bothered about a critical section here although technically because
	of the task priorities the pointer could change it will be atomic if not
	near atomic and its not critical. */
	if( pcStatusMessage == NULL )
     bc0:	f240 6334 	movw	r3, #1588	; 0x634
     bc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc8:	681b      	ldr	r3, [r3, #0]
     bca:	2b00      	cmp	r3, #0
     bcc:	d104      	bne.n	bd8 <pcGetTaskStatusMessage+0x1c>
	{
		return "All tasks running without error";
     bce:	f24c 534c 	movw	r3, #50508	; 0xc54c
     bd2:	f2c0 0301 	movt	r3, #1
     bd6:	e004      	b.n	be2 <pcGetTaskStatusMessage+0x26>
	}
	else
	{
		return ( char * ) pcStatusMessage;
     bd8:	f240 6334 	movw	r3, #1588	; 0x634
     bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be0:	681b      	ldr	r3, [r3, #0]
	}
}
     be2:	4618      	mov	r0, r3
     be4:	46bd      	mov	sp, r7
     be6:	bc80      	pop	{r7}
     be8:	4770      	bx	lr
     bea:	bf00      	nop

00000bec <vMainConfigureTimerForRunTimeStats>:
/*-----------------------------------------------------------*/

void vMainConfigureTimerForRunTimeStats( void )
{
     bec:	b580      	push	{r7, lr}
     bee:	b082      	sub	sp, #8
     bf0:	af00      	add	r7, sp, #0
const unsigned long ulMax32BitValue = 0xffffffffUL;
     bf2:	f04f 33ff 	mov.w	r3, #4294967295
     bf6:	607b      	str	r3, [r7, #4]

	MSS_TIM64_init( MSS_TIMER_PERIODIC_MODE );
     bf8:	f04f 0000 	mov.w	r0, #0
     bfc:	f7ff fe0e 	bl	81c <MSS_TIM64_init>
	MSS_TIM64_load_immediate( ulMax32BitValue, ulMax32BitValue );
     c00:	6878      	ldr	r0, [r7, #4]
     c02:	6879      	ldr	r1, [r7, #4]
     c04:	f7ff fe6a 	bl	8dc <MSS_TIM64_load_immediate>
	MSS_TIM64_start();
     c08:	f7ff fe5a 	bl	8c0 <MSS_TIM64_start>
}
     c0c:	f107 0708 	add.w	r7, r7, #8
     c10:	46bd      	mov	sp, r7
     c12:	bd80      	pop	{r7, pc}

00000c14 <ulGetRunTimeCounterValue>:
/*-----------------------------------------------------------*/

unsigned long ulGetRunTimeCounterValue( void )
{
     c14:	b480      	push	{r7}
     c16:	af00      	add	r7, sp, #0
	return 0UL;
     c18:	f04f 0300 	mov.w	r3, #0
}
     c1c:	4618      	mov	r0, r3
     c1e:	46bd      	mov	sp, r7
     c20:	bc80      	pop	{r7}
     c22:	4770      	bx	lr
     c24:	0000      	lsls	r0, r0, #0
	...

00000c28 <uart_task>:


void uart_task(void *para)
{
     c28:	b580      	push	{r7, lr}
     c2a:	b088      	sub	sp, #32
     c2c:	af00      	add	r7, sp, #0
     c2e:	6078      	str	r0, [r7, #4]
	uart_string_print((uint8_t *) "\n********* Welcome to the Measurement System  *********\n\r");
     c30:	f24c 506c 	movw	r0, #50540	; 0xc56c
     c34:	f2c0 0001 	movt	r0, #1
     c38:	f009 fdee 	bl	a818 <uart_string_print>

	for( ;; )
		{
			uart_string_print((uint8_t *)"\n\r");
     c3c:	f24c 50a8 	movw	r0, #50600	; 0xc5a8
     c40:	f2c0 0001 	movt	r0, #1
     c44:	f009 fde8 	bl	a818 <uart_string_print>
			uart_string_print((uint8_t *) "********* SmartFusion Play Menu **************\n\r" );
     c48:	f24c 50ac 	movw	r0, #50604	; 0xc5ac
     c4c:	f2c0 0001 	movt	r0, #1
     c50:	f009 fde2 	bl	a818 <uart_string_print>
			uart_string_print((uint8_t *) "********* 0.  Multimeter *********************\n\r" );
     c54:	f24c 50e0 	movw	r0, #50656	; 0xc5e0
     c58:	f2c0 0001 	movt	r0, #1
     c5c:	f009 fddc 	bl	a818 <uart_string_print>
			uart_string_print((uint8_t *) "\n");
     c60:	f24c 6014 	movw	r0, #50708	; 0xc614
     c64:	f2c0 0001 	movt	r0, #1
     c68:	f009 fdd6 	bl	a818 <uart_string_print>

	        do
	        {
	            rx_size = MSS_UART_get_rx(&g_mss_uart0, &key, 1);
     c6c:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
     c70:	f2c2 0000 	movt	r0, #8192	; 0x2000
     c74:	f240 6138 	movw	r1, #1592	; 0x638
     c78:	f2c2 0100 	movt	r1, #8192	; 0x2000
     c7c:	f04f 0201 	mov.w	r2, #1
     c80:	f001 fb82 	bl	2388 <MSS_UART_get_rx>
     c84:	4603      	mov	r3, r0
     c86:	b2da      	uxtb	r2, r3
     c88:	f240 6339 	movw	r3, #1593	; 0x639
     c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c90:	701a      	strb	r2, [r3, #0]
	        }while(rx_size == 0);
     c92:	f240 6339 	movw	r3, #1593	; 0x639
     c96:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c9a:	781b      	ldrb	r3, [r3, #0]
     c9c:	2b00      	cmp	r3, #0
     c9e:	d0e5      	beq.n	c6c <uart_task+0x44>

	        rx_size = 0;
     ca0:	f240 6339 	movw	r3, #1593	; 0x639
     ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ca8:	f04f 0200 	mov.w	r2, #0
     cac:	701a      	strb	r2, [r3, #0]
	        inMultimeter = 0;
     cae:	f64a 1395 	movw	r3, #43413	; 0xa995
     cb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cb6:	f04f 0200 	mov.w	r2, #0
     cba:	701a      	strb	r2, [r3, #0]
	        switch(key)
     cbc:	f240 6338 	movw	r3, #1592	; 0x638
     cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cc4:	781b      	ldrb	r3, [r3, #0]
     cc6:	2b30      	cmp	r3, #48	; 0x30
     cc8:	d116      	bne.n	cf8 <uart_task+0xd0>
	            case MULTIMETER:
	            {
	                //inWebTask = 0;
	                //inLedTask = 0;

	                std_menu = 0;
     cca:	f64a 1394 	movw	r3, #43412	; 0xa994
     cce:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd2:	f04f 0200 	mov.w	r2, #0
     cd6:	701a      	strb	r2, [r3, #0]
	                char voltage_str[20];
//	                char voltage_val_str[5];
//	                strcpy(voltage_str, "Voltage: ");
//	                fprintf(voltage_val_str, "%5.2f", 42.6);
//	                strcat(voltage_str,voltage_val_str);
	                gcvt(55.3, 6, voltage_str);
     cd8:	f107 030c 	add.w	r3, r7, #12
     cdc:	a10e      	add	r1, pc, #56	; (adr r1, d18 <uart_task+0xf0>)
     cde:	e9d1 0100 	ldrd	r0, r1, [r1]
     ce2:	f04f 0206 	mov.w	r2, #6
     ce6:	f014 fb0d 	bl	15304 <gcvt>
	                //strcat(voltage_str, " mV");

	                uart_string_print((uint8_t *)voltage_str);
     cea:	f107 030c 	add.w	r3, r7, #12
     cee:	4618      	mov	r0, r3
     cf0:	f009 fd92 	bl	a818 <uart_string_print>

	                break;
     cf4:	bf00      	nop
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
	                break;
	            }

	        }
		}
     cf6:	e7a1      	b.n	c3c <uart_task+0x14>
	                break;
	            }

	            default:  /* If selected key is out of range */
	            {
	            	uart_string_print((uint8_t *)"Invalid Key \n\r");
     cf8:	f24c 6018 	movw	r0, #50712	; 0xc618
     cfc:	f2c0 0001 	movt	r0, #1
     d00:	f009 fd8a 	bl	a818 <uart_string_print>
	            	uart_string_print((uint8_t *)"**** Please Enter Your Choice      ****** \n\r");
     d04:	f24c 6028 	movw	r0, #50728	; 0xc628
     d08:	f2c0 0001 	movt	r0, #1
     d0c:	f009 fd84 	bl	a818 <uart_string_print>
	                break;
	            }

	        }
		}
     d10:	e794      	b.n	c3c <uart_task+0x14>
     d12:	bf00      	nop
     d14:	f3af 8000 	nop.w
     d18:	66666666 	.word	0x66666666
     d1c:	404ba666 	.word	0x404ba666

00000d20 <convert_lm35_result_to_temp>:
/* Driver Includes */
/**************************************************************************/

#include "../drivers/mss_ace/mss_ace.h"

float convert_lm35_result_to_temp(ace_channel_handle_t ext_temp_channel ,uint16_t adc_result){
     d20:	b580      	push	{r7, lr}
     d22:	b084      	sub	sp, #16
     d24:	af00      	add	r7, sp, #0
     d26:	4602      	mov	r2, r0
     d28:	460b      	mov	r3, r1
     d2a:	71fa      	strb	r2, [r7, #7]
     d2c:	80bb      	strh	r3, [r7, #4]
	 float real_temp;
	 real_temp = ((float)ACE_convert_to_mV( ext_temp_channel,adc_result )/(float)10)-1;
     d2e:	79fa      	ldrb	r2, [r7, #7]
     d30:	88bb      	ldrh	r3, [r7, #4]
     d32:	4610      	mov	r0, r2
     d34:	4619      	mov	r1, r3
     d36:	f006 fba9 	bl	748c <ACE_convert_to_mV>
     d3a:	4603      	mov	r3, r0
     d3c:	4618      	mov	r0, r3
     d3e:	f014 f93d 	bl	14fbc <__aeabi_i2f>
     d42:	4603      	mov	r3, r0
     d44:	4618      	mov	r0, r3
     d46:	4908      	ldr	r1, [pc, #32]	; (d68 <convert_lm35_result_to_temp+0x48>)
     d48:	f014 fa40 	bl	151cc <__aeabi_fdiv>
     d4c:	4603      	mov	r3, r0
     d4e:	4618      	mov	r0, r3
     d50:	4906      	ldr	r1, [pc, #24]	; (d6c <convert_lm35_result_to_temp+0x4c>)
     d52:	f014 f87d 	bl	14e50 <__aeabi_fsub>
     d56:	4603      	mov	r3, r0
     d58:	60fb      	str	r3, [r7, #12]
	 return real_temp;
     d5a:	68fb      	ldr	r3, [r7, #12]
}
     d5c:	4618      	mov	r0, r3
     d5e:	f107 0710 	add.w	r7, r7, #16
     d62:	46bd      	mov	sp, r7
     d64:	bd80      	pop	{r7, pc}
     d66:	bf00      	nop
     d68:	41200000 	.word	0x41200000
     d6c:	3f800000 	.word	0x3f800000

00000d70 <get_internal_temp>:

float get_internal_temp(void)
{
     d70:	b580      	push	{r7, lr}
     d72:	b082      	sub	sp, #8
     d74:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t internal_temp_channel;
		 internal_temp_channel = (ace_channel_handle_t)2;
     d76:	f04f 0302 	mov.w	r3, #2
     d7a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( internal_temp_channel );
     d7c:	78fb      	ldrb	r3, [r7, #3]
     d7e:	4618      	mov	r0, r3
     d80:	f009 f900 	bl	9f84 <ACE_get_ppe_sample>
     d84:	4603      	mov	r3, r0
     d86:	803b      	strh	r3, [r7, #0]
		 float real_temperature_value_tc;
		 real_temperature_value_tc = (float)ACE_convert_to_Celsius( internal_temp_channel,adc_result )/(float)10;
     d88:	78fa      	ldrb	r2, [r7, #3]
     d8a:	883b      	ldrh	r3, [r7, #0]
     d8c:	4610      	mov	r0, r2
     d8e:	4619      	mov	r1, r3
     d90:	f006 fcd4 	bl	773c <ACE_convert_to_Celsius>
     d94:	4603      	mov	r3, r0
     d96:	4618      	mov	r0, r3
     d98:	f014 f910 	bl	14fbc <__aeabi_i2f>
     d9c:	4603      	mov	r3, r0
     d9e:	4618      	mov	r0, r3
     da0:	4905      	ldr	r1, [pc, #20]	; (db8 <get_internal_temp+0x48>)
     da2:	f014 fa13 	bl	151cc <__aeabi_fdiv>
     da6:	4603      	mov	r3, r0
     da8:	607b      	str	r3, [r7, #4]

		 return real_temperature_value_tc;
     daa:	687b      	ldr	r3, [r7, #4]
}
     dac:	4618      	mov	r0, r3
     dae:	f107 0708 	add.w	r7, r7, #8
     db2:	46bd      	mov	sp, r7
     db4:	bd80      	pop	{r7, pc}
     db6:	bf00      	nop
     db8:	41200000 	.word	0x41200000

00000dbc <get_pot_voltage>:

float get_pot_voltage(void)
{
     dbc:	b580      	push	{r7, lr}
     dbe:	b082      	sub	sp, #8
     dc0:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t pot_voltage_channel;
		 pot_voltage_channel = (ace_channel_handle_t) 1;
     dc2:	f04f 0301 	mov.w	r3, #1
     dc6:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( pot_voltage_channel );
     dc8:	78fb      	ldrb	r3, [r7, #3]
     dca:	4618      	mov	r0, r3
     dcc:	f009 f8da 	bl	9f84 <ACE_get_ppe_sample>
     dd0:	4603      	mov	r3, r0
     dd2:	803b      	strh	r3, [r7, #0]
		 float real_voltage_uv;
		 real_voltage_uv = (float)ACE_convert_to_mV( pot_voltage_channel,adc_result )/(float)1000;
     dd4:	78fa      	ldrb	r2, [r7, #3]
     dd6:	883b      	ldrh	r3, [r7, #0]
     dd8:	4610      	mov	r0, r2
     dda:	4619      	mov	r1, r3
     ddc:	f006 fb56 	bl	748c <ACE_convert_to_mV>
     de0:	4603      	mov	r3, r0
     de2:	4618      	mov	r0, r3
     de4:	f014 f8ea 	bl	14fbc <__aeabi_i2f>
     de8:	4603      	mov	r3, r0
     dea:	4618      	mov	r0, r3
     dec:	4905      	ldr	r1, [pc, #20]	; (e04 <get_pot_voltage+0x48>)
     dee:	f014 f9ed 	bl	151cc <__aeabi_fdiv>
     df2:	4603      	mov	r3, r0
     df4:	607b      	str	r3, [r7, #4]

		 return real_voltage_uv;
     df6:	687b      	ldr	r3, [r7, #4]
}
     df8:	4618      	mov	r0, r3
     dfa:	f107 0708 	add.w	r7, r7, #8
     dfe:	46bd      	mov	sp, r7
     e00:	bd80      	pop	{r7, pc}
     e02:	bf00      	nop
     e04:	447a0000 	.word	0x447a0000

00000e08 <get_external_temp>:

float get_external_temp(void)
{
     e08:	b580      	push	{r7, lr}
     e0a:	b082      	sub	sp, #8
     e0c:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_temp_channel;
		 ext_temp_channel = (ace_channel_handle_t) 2;
     e0e:	f04f 0302 	mov.w	r3, #2
     e12:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_temp_channel );
     e14:	78fb      	ldrb	r3, [r7, #3]
     e16:	4618      	mov	r0, r3
     e18:	f009 f8b4 	bl	9f84 <ACE_get_ppe_sample>
     e1c:	4603      	mov	r3, r0
     e1e:	803b      	strh	r3, [r7, #0]
		 float real_temp;
		 real_temp = convert_lm35_result_to_temp(ext_temp_channel,adc_result);
     e20:	78fa      	ldrb	r2, [r7, #3]
     e22:	883b      	ldrh	r3, [r7, #0]
     e24:	4610      	mov	r0, r2
     e26:	4619      	mov	r1, r3
     e28:	f7ff ff7a 	bl	d20 <convert_lm35_result_to_temp>
     e2c:	4603      	mov	r3, r0
     e2e:	607b      	str	r3, [r7, #4]

		 return real_temp;
     e30:	687b      	ldr	r3, [r7, #4]
}
     e32:	4618      	mov	r0, r3
     e34:	f107 0708 	add.w	r7, r7, #8
     e38:	46bd      	mov	sp, r7
     e3a:	bd80      	pop	{r7, pc}

00000e3c <get_avg_external_temp>:

float get_avg_external_temp(void)
{
     e3c:	b580      	push	{r7, lr}
     e3e:	b082      	sub	sp, #8
     e40:	af00      	add	r7, sp, #0
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
     e42:	f04f 0300 	mov.w	r3, #0
     e46:	607b      	str	r3, [r7, #4]
     e48:	e00c      	b.n	e64 <get_avg_external_temp+0x28>
		   short_avg_temp = short_avg_temp + get_external_temp();
     e4a:	f7ff ffdd 	bl	e08 <get_external_temp>
     e4e:	4603      	mov	r3, r0
     e50:	6838      	ldr	r0, [r7, #0]
     e52:	4619      	mov	r1, r3
     e54:	f013 fffe 	bl	14e54 <__addsf3>
     e58:	4603      	mov	r3, r0
     e5a:	603b      	str	r3, [r7, #0]
float get_avg_external_temp(void)
{
	float short_avg_temp;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
     e5c:	687b      	ldr	r3, [r7, #4]
     e5e:	f103 0301 	add.w	r3, r3, #1
     e62:	607b      	str	r3, [r7, #4]
     e64:	687a      	ldr	r2, [r7, #4]
     e66:	f240 33e7 	movw	r3, #999	; 0x3e7
     e6a:	429a      	cmp	r2, r3
     e6c:	dded      	ble.n	e4a <get_avg_external_temp+0xe>
		   short_avg_temp = short_avg_temp + get_external_temp();
		   //vTaskDelay(50); //configTICK_RATE_HZ	=1000 (5ms delay)
	   }
	   short_avg_temp=short_avg_temp/1000;
     e6e:	6838      	ldr	r0, [r7, #0]
     e70:	4905      	ldr	r1, [pc, #20]	; (e88 <get_avg_external_temp+0x4c>)
     e72:	f014 f9ab 	bl	151cc <__aeabi_fdiv>
     e76:	4603      	mov	r3, r0
     e78:	603b      	str	r3, [r7, #0]

	return short_avg_temp;
     e7a:	683b      	ldr	r3, [r7, #0]
}
     e7c:	4618      	mov	r0, r3
     e7e:	f107 0708 	add.w	r7, r7, #8
     e82:	46bd      	mov	sp, r7
     e84:	bd80      	pop	{r7, pc}
     e86:	bf00      	nop
     e88:	447a0000 	.word	0x447a0000
     e8c:	00000000 	.word	0x00000000

00000e90 <get_humidity>:

float get_humidity(void)
{
     e90:	b5b0      	push	{r4, r5, r7, lr}
     e92:	b082      	sub	sp, #8
     e94:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_humid_channel;
		 ext_humid_channel = (ace_channel_handle_t)3;
     e96:	f04f 0303 	mov.w	r3, #3
     e9a:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_humid_channel );
     e9c:	78fb      	ldrb	r3, [r7, #3]
     e9e:	4618      	mov	r0, r3
     ea0:	f009 f870 	bl	9f84 <ACE_get_ppe_sample>
     ea4:	4603      	mov	r3, r0
     ea6:	803b      	strh	r3, [r7, #0]
		 float real_humid_val;
		 real_humid_val = (float)ACE_convert_to_mV( ext_humid_channel,adc_result )/(float)1000;
     ea8:	78fa      	ldrb	r2, [r7, #3]
     eaa:	883b      	ldrh	r3, [r7, #0]
     eac:	4610      	mov	r0, r2
     eae:	4619      	mov	r1, r3
     eb0:	f006 faec 	bl	748c <ACE_convert_to_mV>
     eb4:	4603      	mov	r3, r0
     eb6:	4618      	mov	r0, r3
     eb8:	f014 f880 	bl	14fbc <__aeabi_i2f>
     ebc:	4603      	mov	r3, r0
     ebe:	4618      	mov	r0, r3
     ec0:	4917      	ldr	r1, [pc, #92]	; (f20 <get_humidity+0x90>)
     ec2:	f014 f983 	bl	151cc <__aeabi_fdiv>
     ec6:	4603      	mov	r3, r0
     ec8:	607b      	str	r3, [r7, #4]

		 return 30*real_humid_val*pow(1.015,real_humid_val);
     eca:	6878      	ldr	r0, [r7, #4]
     ecc:	4915      	ldr	r1, [pc, #84]	; (f24 <get_humidity+0x94>)
     ece:	f014 f8c9 	bl	15064 <__aeabi_fmul>
     ed2:	4603      	mov	r3, r0
     ed4:	4618      	mov	r0, r3
     ed6:	f013 fd01 	bl	148dc <__aeabi_f2d>
     eda:	4604      	mov	r4, r0
     edc:	460d      	mov	r5, r1
     ede:	6878      	ldr	r0, [r7, #4]
     ee0:	f013 fcfc 	bl	148dc <__aeabi_f2d>
     ee4:	4602      	mov	r2, r0
     ee6:	460b      	mov	r3, r1
     ee8:	a10b      	add	r1, pc, #44	; (adr r1, f18 <get_humidity+0x88>)
     eea:	e9d1 0100 	ldrd	r0, r1, [r1]
     eee:	f01a f989 	bl	1b204 <pow>
     ef2:	4602      	mov	r2, r0
     ef4:	460b      	mov	r3, r1
     ef6:	4620      	mov	r0, r4
     ef8:	4629      	mov	r1, r5
     efa:	f013 fd43 	bl	14984 <__aeabi_dmul>
     efe:	4602      	mov	r2, r0
     f00:	460b      	mov	r3, r1
     f02:	4610      	mov	r0, r2
     f04:	4619      	mov	r1, r3
     f06:	f013 ff4f 	bl	14da8 <__aeabi_d2f>
     f0a:	4603      	mov	r3, r0
}
     f0c:	4618      	mov	r0, r3
     f0e:	f107 0708 	add.w	r7, r7, #8
     f12:	46bd      	mov	sp, r7
     f14:	bdb0      	pop	{r4, r5, r7, pc}
     f16:	bf00      	nop
     f18:	a3d70a3d 	.word	0xa3d70a3d
     f1c:	3ff03d70 	.word	0x3ff03d70
     f20:	447a0000 	.word	0x447a0000
     f24:	41f00000 	.word	0x41f00000

00000f28 <get_uv_index>:

float get_uv_index(void)
{
     f28:	b580      	push	{r7, lr}
     f2a:	b082      	sub	sp, #8
     f2c:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_uv_channel;
		 ext_uv_channel = (ace_channel_handle_t)5;
     f2e:	f04f 0305 	mov.w	r3, #5
     f32:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_uv_channel );
     f34:	78fb      	ldrb	r3, [r7, #3]
     f36:	4618      	mov	r0, r3
     f38:	f009 f824 	bl	9f84 <ACE_get_ppe_sample>
     f3c:	4603      	mov	r3, r0
     f3e:	803b      	strh	r3, [r7, #0]
		 float real_uv_val;
		 real_uv_val = (float)ACE_convert_to_mV( ext_uv_channel,adc_result )/(float)1000;
     f40:	78fa      	ldrb	r2, [r7, #3]
     f42:	883b      	ldrh	r3, [r7, #0]
     f44:	4610      	mov	r0, r2
     f46:	4619      	mov	r1, r3
     f48:	f006 faa0 	bl	748c <ACE_convert_to_mV>
     f4c:	4603      	mov	r3, r0
     f4e:	4618      	mov	r0, r3
     f50:	f014 f834 	bl	14fbc <__aeabi_i2f>
     f54:	4603      	mov	r3, r0
     f56:	4618      	mov	r0, r3
     f58:	4917      	ldr	r1, [pc, #92]	; (fb8 <get_uv_index+0x90>)
     f5a:	f014 f937 	bl	151cc <__aeabi_fdiv>
     f5e:	4603      	mov	r3, r0
     f60:	607b      	str	r3, [r7, #4]

		 return ((7.2*real_uv_val)-7);
     f62:	6878      	ldr	r0, [r7, #4]
     f64:	f013 fcba 	bl	148dc <__aeabi_f2d>
     f68:	4602      	mov	r2, r0
     f6a:	460b      	mov	r3, r1
     f6c:	4610      	mov	r0, r2
     f6e:	4619      	mov	r1, r3
     f70:	a30f      	add	r3, pc, #60	; (adr r3, fb0 <get_uv_index+0x88>)
     f72:	e9d3 2300 	ldrd	r2, r3, [r3]
     f76:	f013 fd05 	bl	14984 <__aeabi_dmul>
     f7a:	4602      	mov	r2, r0
     f7c:	460b      	mov	r3, r1
     f7e:	4610      	mov	r0, r2
     f80:	4619      	mov	r1, r3
     f82:	f04f 0200 	mov.w	r2, #0
     f86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     f8a:	f503 13e0 	add.w	r3, r3, #1835008	; 0x1c0000
     f8e:	f013 fb45 	bl	1461c <__aeabi_dsub>
     f92:	4602      	mov	r2, r0
     f94:	460b      	mov	r3, r1
     f96:	4610      	mov	r0, r2
     f98:	4619      	mov	r1, r3
     f9a:	f013 ff05 	bl	14da8 <__aeabi_d2f>
     f9e:	4603      	mov	r3, r0
}
     fa0:	4618      	mov	r0, r3
     fa2:	f107 0708 	add.w	r7, r7, #8
     fa6:	46bd      	mov	sp, r7
     fa8:	bd80      	pop	{r7, pc}
     faa:	bf00      	nop
     fac:	f3af 8000 	nop.w
     fb0:	cccccccd 	.word	0xcccccccd
     fb4:	401ccccc 	.word	0x401ccccc
     fb8:	447a0000 	.word	0x447a0000
     fbc:	f3af 8000 	nop.w

00000fc0 <calc_lux_from_voltage>:

float calc_lux_from_voltage(float voltage){
     fc0:	b580      	push	{r7, lr}
     fc2:	b084      	sub	sp, #16
     fc4:	af00      	add	r7, sp, #0
     fc6:	6078      	str	r0, [r7, #4]
	float ldrVoltage = 4.6 - voltage;
     fc8:	6878      	ldr	r0, [r7, #4]
     fca:	f013 fc87 	bl	148dc <__aeabi_f2d>
     fce:	4602      	mov	r2, r0
     fd0:	460b      	mov	r3, r1
     fd2:	a11d      	add	r1, pc, #116	; (adr r1, 1048 <PROCESS_STACK_SIZE+0x48>)
     fd4:	e9d1 0100 	ldrd	r0, r1, [r1]
     fd8:	f013 fb20 	bl	1461c <__aeabi_dsub>
     fdc:	4602      	mov	r2, r0
     fde:	460b      	mov	r3, r1
     fe0:	4610      	mov	r0, r2
     fe2:	4619      	mov	r1, r3
     fe4:	f013 fee0 	bl	14da8 <__aeabi_d2f>
     fe8:	4603      	mov	r3, r0
     fea:	60bb      	str	r3, [r7, #8]
	float ldrResistance = ldrVoltage/voltage * 47000;  // 5600 is the ref resistance
     fec:	68b8      	ldr	r0, [r7, #8]
     fee:	6879      	ldr	r1, [r7, #4]
     ff0:	f014 f8ec 	bl	151cc <__aeabi_fdiv>
     ff4:	4603      	mov	r3, r0
     ff6:	4618      	mov	r0, r3
     ff8:	4919      	ldr	r1, [pc, #100]	; (1060 <PROCESS_STACK_SIZE+0x60>)
     ffa:	f014 f833 	bl	15064 <__aeabi_fmul>
     ffe:	4603      	mov	r3, r0
    1000:	60fb      	str	r3, [r7, #12]
	return 12518931*pow(ldrResistance, -1.405);
    1002:	68f8      	ldr	r0, [r7, #12]
    1004:	f013 fc6a 	bl	148dc <__aeabi_f2d>
    1008:	4602      	mov	r2, r0
    100a:	460b      	mov	r3, r1
    100c:	4610      	mov	r0, r2
    100e:	4619      	mov	r1, r3
    1010:	a30f      	add	r3, pc, #60	; (adr r3, 1050 <PROCESS_STACK_SIZE+0x50>)
    1012:	e9d3 2300 	ldrd	r2, r3, [r3]
    1016:	f01a f8f5 	bl	1b204 <pow>
    101a:	4602      	mov	r2, r0
    101c:	460b      	mov	r3, r1
    101e:	4610      	mov	r0, r2
    1020:	4619      	mov	r1, r3
    1022:	a30d      	add	r3, pc, #52	; (adr r3, 1058 <PROCESS_STACK_SIZE+0x58>)
    1024:	e9d3 2300 	ldrd	r2, r3, [r3]
    1028:	f013 fcac 	bl	14984 <__aeabi_dmul>
    102c:	4602      	mov	r2, r0
    102e:	460b      	mov	r3, r1
    1030:	4610      	mov	r0, r2
    1032:	4619      	mov	r1, r3
    1034:	f013 feb8 	bl	14da8 <__aeabi_d2f>
    1038:	4603      	mov	r3, r0
}
    103a:	4618      	mov	r0, r3
    103c:	f107 0710 	add.w	r7, r7, #16
    1040:	46bd      	mov	sp, r7
    1042:	bd80      	pop	{r7, pc}
    1044:	f3af 8000 	nop.w
    1048:	66666666 	.word	0x66666666
    104c:	40126666 	.word	0x40126666
    1050:	47ae147b 	.word	0x47ae147b
    1054:	bff67ae1 	.word	0xbff67ae1
    1058:	60000000 	.word	0x60000000
    105c:	4167e0c2 	.word	0x4167e0c2
    1060:	47379800 	.word	0x47379800
    1064:	f3af 8000 	nop.w

00001068 <get_avg_external_lux_volts>:

float get_avg_external_lux_volts(void)
{
    1068:	b580      	push	{r7, lr}
    106a:	b082      	sub	sp, #8
    106c:	af00      	add	r7, sp, #0
	float short_avg_lux;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
    106e:	f04f 0300 	mov.w	r3, #0
    1072:	607b      	str	r3, [r7, #4]
    1074:	e00c      	b.n	1090 <get_avg_external_lux_volts+0x28>
		   short_avg_lux = short_avg_lux + get_lux_voltage();
    1076:	f000 f82b 	bl	10d0 <get_lux_voltage>
    107a:	4603      	mov	r3, r0
    107c:	6838      	ldr	r0, [r7, #0]
    107e:	4619      	mov	r1, r3
    1080:	f013 fee8 	bl	14e54 <__addsf3>
    1084:	4603      	mov	r3, r0
    1086:	603b      	str	r3, [r7, #0]
float get_avg_external_lux_volts(void)
{
	float short_avg_lux;
	 int a;
	   /* for loop execution */
	   for( a = 0; a < 1000; a = a + 1 ){
    1088:	687b      	ldr	r3, [r7, #4]
    108a:	f103 0301 	add.w	r3, r3, #1
    108e:	607b      	str	r3, [r7, #4]
    1090:	687a      	ldr	r2, [r7, #4]
    1092:	f240 33e7 	movw	r3, #999	; 0x3e7
    1096:	429a      	cmp	r2, r3
    1098:	dded      	ble.n	1076 <get_avg_external_lux_volts+0xe>
		   short_avg_lux = short_avg_lux + get_lux_voltage();
		   //vTaskDelay(50); //configTICK_RATE_HZ	=1000 (5ms delay)
	   }
	   short_avg_lux=short_avg_lux/1000;
    109a:	6838      	ldr	r0, [r7, #0]
    109c:	4905      	ldr	r1, [pc, #20]	; (10b4 <get_avg_external_lux_volts+0x4c>)
    109e:	f014 f895 	bl	151cc <__aeabi_fdiv>
    10a2:	4603      	mov	r3, r0
    10a4:	603b      	str	r3, [r7, #0]

	return short_avg_lux;
    10a6:	683b      	ldr	r3, [r7, #0]
}
    10a8:	4618      	mov	r0, r3
    10aa:	f107 0708 	add.w	r7, r7, #8
    10ae:	46bd      	mov	sp, r7
    10b0:	bd80      	pop	{r7, pc}
    10b2:	bf00      	nop
    10b4:	447a0000 	.word	0x447a0000

000010b8 <get_avg_lux>:

float get_avg_lux(void)
{
    10b8:	b580      	push	{r7, lr}
    10ba:	af00      	add	r7, sp, #0
		 return calc_lux_from_voltage(get_avg_external_lux_volts());
    10bc:	f7ff ffd4 	bl	1068 <get_avg_external_lux_volts>
    10c0:	4603      	mov	r3, r0
    10c2:	4618      	mov	r0, r3
    10c4:	f7ff ff7c 	bl	fc0 <calc_lux_from_voltage>
    10c8:	4603      	mov	r3, r0
}
    10ca:	4618      	mov	r0, r3
    10cc:	bd80      	pop	{r7, pc}
    10ce:	bf00      	nop

000010d0 <get_lux_voltage>:

float get_lux_voltage(void)
{
    10d0:	b580      	push	{r7, lr}
    10d2:	b082      	sub	sp, #8
    10d4:	af00      	add	r7, sp, #0
		 uint16_t adc_result;
		 ace_channel_handle_t ext_lux_channel;
		 ext_lux_channel = (ace_channel_handle_t)6;
    10d6:	f04f 0306 	mov.w	r3, #6
    10da:	70fb      	strb	r3, [r7, #3]
		 adc_result = ACE_get_ppe_sample( ext_lux_channel );
    10dc:	78fb      	ldrb	r3, [r7, #3]
    10de:	4618      	mov	r0, r3
    10e0:	f008 ff50 	bl	9f84 <ACE_get_ppe_sample>
    10e4:	4603      	mov	r3, r0
    10e6:	803b      	strh	r3, [r7, #0]
		 float real_lux_val;
		 real_lux_val = ((float)ACE_convert_to_mV( ext_lux_channel,adc_result )/(float)1000)+0.1;// scale voltage to 5v range
    10e8:	78fa      	ldrb	r2, [r7, #3]
    10ea:	883b      	ldrh	r3, [r7, #0]
    10ec:	4610      	mov	r0, r2
    10ee:	4619      	mov	r1, r3
    10f0:	f006 f9cc 	bl	748c <ACE_convert_to_mV>
    10f4:	4603      	mov	r3, r0
    10f6:	4618      	mov	r0, r3
    10f8:	f013 ff60 	bl	14fbc <__aeabi_i2f>
    10fc:	4603      	mov	r3, r0
    10fe:	4618      	mov	r0, r3
    1100:	4911      	ldr	r1, [pc, #68]	; (1148 <get_lux_voltage+0x78>)
    1102:	f014 f863 	bl	151cc <__aeabi_fdiv>
    1106:	4603      	mov	r3, r0
    1108:	4618      	mov	r0, r3
    110a:	f013 fbe7 	bl	148dc <__aeabi_f2d>
    110e:	4602      	mov	r2, r0
    1110:	460b      	mov	r3, r1
    1112:	4610      	mov	r0, r2
    1114:	4619      	mov	r1, r3
    1116:	a30a      	add	r3, pc, #40	; (adr r3, 1140 <get_lux_voltage+0x70>)
    1118:	e9d3 2300 	ldrd	r2, r3, [r3]
    111c:	f013 fa80 	bl	14620 <__adddf3>
    1120:	4602      	mov	r2, r0
    1122:	460b      	mov	r3, r1
    1124:	4610      	mov	r0, r2
    1126:	4619      	mov	r1, r3
    1128:	f013 fe3e 	bl	14da8 <__aeabi_d2f>
    112c:	4603      	mov	r3, r0
    112e:	607b      	str	r3, [r7, #4]

		 return real_lux_val;
    1130:	687b      	ldr	r3, [r7, #4]
}
    1132:	4618      	mov	r0, r3
    1134:	f107 0708 	add.w	r7, r7, #8
    1138:	46bd      	mov	sp, r7
    113a:	bd80      	pop	{r7, pc}
    113c:	f3af 8000 	nop.w
    1140:	9999999a 	.word	0x9999999a
    1144:	3fb99999 	.word	0x3fb99999
    1148:	447a0000 	.word	0x447a0000
    114c:	f3af 8000 	nop.w

00001150 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1150:	b480      	push	{r7}
    1152:	b083      	sub	sp, #12
    1154:	af00      	add	r7, sp, #0
    1156:	4603      	mov	r3, r0
    1158:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    115a:	f24e 1300 	movw	r3, #57600	; 0xe100
    115e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1162:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1166:	ea4f 1252 	mov.w	r2, r2, lsr #5
    116a:	88f9      	ldrh	r1, [r7, #6]
    116c:	f001 011f 	and.w	r1, r1, #31
    1170:	f04f 0001 	mov.w	r0, #1
    1174:	fa00 f101 	lsl.w	r1, r0, r1
    1178:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    117c:	f107 070c 	add.w	r7, r7, #12
    1180:	46bd      	mov	sp, r7
    1182:	bc80      	pop	{r7}
    1184:	4770      	bx	lr
    1186:	bf00      	nop

00001188 <NVIC_SetPriority>:
 * interrupt, or negative to specify an internal (core) interrupt.
 *
 * Note: The priority cannot be set for every core interrupt.
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
    1188:	b480      	push	{r7}
    118a:	b083      	sub	sp, #12
    118c:	af00      	add	r7, sp, #0
    118e:	4603      	mov	r3, r0
    1190:	6039      	str	r1, [r7, #0]
    1192:	80fb      	strh	r3, [r7, #6]
  if(IRQn < 0) {
    1194:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
    1198:	2b00      	cmp	r3, #0
    119a:	da10      	bge.n	11be <NVIC_SetPriority+0x36>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M3 System Interrupts */
    119c:	f64e 5300 	movw	r3, #60672	; 0xed00
    11a0:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11a4:	88fa      	ldrh	r2, [r7, #6]
    11a6:	f002 020f 	and.w	r2, r2, #15
    11aa:	f1a2 0104 	sub.w	r1, r2, #4
    11ae:	683a      	ldr	r2, [r7, #0]
    11b0:	b2d2      	uxtb	r2, r2
    11b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    11b6:	b2d2      	uxtb	r2, r2
    11b8:	440b      	add	r3, r1
    11ba:	761a      	strb	r2, [r3, #24]
    11bc:	e00d      	b.n	11da <NVIC_SetPriority+0x52>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
    11be:	f24e 1300 	movw	r3, #57600	; 0xe100
    11c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    11c6:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
    11ca:	683a      	ldr	r2, [r7, #0]
    11cc:	b2d2      	uxtb	r2, r2
    11ce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    11d2:	b2d2      	uxtb	r2, r2
    11d4:	440b      	add	r3, r1
    11d6:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
    11da:	f107 070c 	add.w	r7, r7, #12
    11de:	46bd      	mov	sp, r7
    11e0:	bc80      	pop	{r7}
    11e2:	4770      	bx	lr

000011e4 <clock_time>:
QueueHandle_t xEMACEventQueue = NULL;

/*-----------------------------------------------------------*/

clock_time_t clock_time( void )
{
    11e4:	b580      	push	{r7, lr}
    11e6:	af00      	add	r7, sp, #0
	return xTaskGetTickCount();
    11e8:	f010 faec 	bl	117c4 <xTaskGetTickCount>
    11ec:	4603      	mov	r3, r0
}
    11ee:	4618      	mov	r0, r3
    11f0:	bd80      	pop	{r7, pc}
    11f2:	bf00      	nop

000011f4 <vuIP_Task>:
/*-----------------------------------------------------------*/

void vuIP_Task( void *pvParameters )
{
    11f4:	b590      	push	{r4, r7, lr}
    11f6:	b087      	sub	sp, #28
    11f8:	af00      	add	r7, sp, #0
    11fa:	6078      	str	r0, [r7, #4]
portBASE_TYPE i;
unsigned long ulNewEvent = 0UL, ulUIP_Events = 0UL;
    11fc:	f04f 0300 	mov.w	r3, #0
    1200:	60bb      	str	r3, [r7, #8]
    1202:	f04f 0300 	mov.w	r3, #0
    1206:	613b      	str	r3, [r7, #16]

	/* Just to prevent compiler warnings about the unused parameter. */
	( void ) pvParameters;

	/* Initialise the uIP stack, configuring for web server usage. */
	prvInitialise_uIP();
    1208:	f000 f8fe 	bl	1408 <prvInitialise_uIP>

	/* Initialise the MAC and PHY. */
	prvInitEmac();
    120c:	f000 fa06 	bl	161c <prvInitEmac>
    1210:	e000      	b.n	1214 <vuIP_Task+0x20>
		if( ulUIP_Events == pdFALSE )
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
			ulUIP_Events |= ulNewEvent;
		}
	}
    1212:	bf00      	nop
	prvInitEmac();

	for( ;; )
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();
    1214:	f003 fff6 	bl	5204 <MSS_MAC_rx_packet>
    1218:	4603      	mov	r3, r0
    121a:	617b      	str	r3, [r7, #20]

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    121c:	697b      	ldr	r3, [r7, #20]
    121e:	2b00      	cmp	r3, #0
    1220:	dd4f      	ble.n	12c2 <vuIP_Task+0xce>
    1222:	f240 636c 	movw	r3, #1644	; 0x66c
    1226:	f2c2 0300 	movt	r3, #8192	; 0x2000
    122a:	681b      	ldr	r3, [r3, #0]
    122c:	2b00      	cmp	r3, #0
    122e:	d048      	beq.n	12c2 <vuIP_Task+0xce>
		{
			uip_len = ( u16_t ) lPacketLength;
    1230:	697b      	ldr	r3, [r7, #20]
    1232:	b29a      	uxth	r2, r3
    1234:	f64a 4310 	movw	r3, #44048	; 0xac10
    1238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123c:	801a      	strh	r2, [r3, #0]

			/* Standard uIP loop taken from the uIP manual. */
			if( xHeader->type == htons( UIP_ETHTYPE_IP ) )
    123e:	f240 636c 	movw	r3, #1644	; 0x66c
    1242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1246:	681b      	ldr	r3, [r3, #0]
    1248:	7b1a      	ldrb	r2, [r3, #12]
    124a:	7b5b      	ldrb	r3, [r3, #13]
    124c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1250:	ea43 0302 	orr.w	r3, r3, r2
    1254:	b29c      	uxth	r4, r3
    1256:	f44f 6000 	mov.w	r0, #2048	; 0x800
    125a:	f00c fb21 	bl	d8a0 <htons>
    125e:	4603      	mov	r3, r0
    1260:	429c      	cmp	r4, r3
    1262:	d10f      	bne.n	1284 <vuIP_Task+0x90>
			{
				uip_arp_ipin();
				uip_input();
    1264:	f04f 0001 	mov.w	r0, #1
    1268:	f00a fa42 	bl	b6f0 <uip_process>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    126c:	f64a 4310 	movw	r3, #44048	; 0xac10
    1270:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1274:	881b      	ldrh	r3, [r3, #0]
    1276:	2b00      	cmp	r3, #0
    1278:	d028      	beq.n	12cc <vuIP_Task+0xd8>
				{
					uip_arp_out();
    127a:	f00c ff07 	bl	e08c <uip_arp_out>
					vEMACWrite();
    127e:	f000 f9eb 	bl	1658 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    1282:	e028      	b.n	12d6 <vuIP_Task+0xe2>
				{
					uip_arp_out();
					vEMACWrite();
				}
			}
			else if( xHeader->type == htons( UIP_ETHTYPE_ARP ) )
    1284:	f240 636c 	movw	r3, #1644	; 0x66c
    1288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    128c:	681b      	ldr	r3, [r3, #0]
    128e:	7b1a      	ldrb	r2, [r3, #12]
    1290:	7b5b      	ldrb	r3, [r3, #13]
    1292:	ea4f 2303 	mov.w	r3, r3, lsl #8
    1296:	ea43 0302 	orr.w	r3, r3, r2
    129a:	b29c      	uxth	r4, r3
    129c:	f640 0006 	movw	r0, #2054	; 0x806
    12a0:	f00c fafe 	bl	d8a0 <htons>
    12a4:	4603      	mov	r3, r0
    12a6:	429c      	cmp	r4, r3
    12a8:	d112      	bne.n	12d0 <vuIP_Task+0xdc>
			{
				uip_arp_arpin();
    12aa:	f00c fd6b 	bl	dd84 <uip_arp_arpin>

				/* If the above function invocation resulted in data that
				should be sent out on the network, the global variable
				uip_len is set to a value > 0. */
				if( uip_len > 0 )
    12ae:	f64a 4310 	movw	r3, #44048	; 0xac10
    12b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12b6:	881b      	ldrh	r3, [r3, #0]
    12b8:	2b00      	cmp	r3, #0
    12ba:	d00b      	beq.n	12d4 <vuIP_Task+0xe0>
				{
					vEMACWrite();
    12bc:	f000 f9cc 	bl	1658 <vEMACWrite>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    12c0:	e009      	b.n	12d6 <vuIP_Task+0xe2>
			}
		}
		else
		{
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
    12c2:	693b      	ldr	r3, [r7, #16]
    12c4:	f023 0301 	bic.w	r3, r3, #1
    12c8:	613b      	str	r3, [r7, #16]
    12ca:	e004      	b.n	12d6 <vuIP_Task+0xe2>
	{
		/* Is there received data ready to be processed? */
		lPacketLength = MSS_MAC_rx_packet();

		/* Statements to be executed if data has been received on the Ethernet. */
		if( ( lPacketLength > 0 ) && ( uip_buf != NULL ) )
    12cc:	bf00      	nop
    12ce:	e002      	b.n	12d6 <vuIP_Task+0xe2>
    12d0:	bf00      	nop
    12d2:	e000      	b.n	12d6 <vuIP_Task+0xe2>
    12d4:	bf00      	nop
			/* Clear the RX event latched in ulUIP_Events - if one was latched. */
			ulUIP_Events &= ~uipETHERNET_RX_EVENT;
		}

		/* Statements to be executed if the TCP/IP period timer has expired. */
		if( ( ulUIP_Events & uipPERIODIC_TIMER_EVENT ) != 0UL )
    12d6:	693b      	ldr	r3, [r7, #16]
    12d8:	f003 0308 	and.w	r3, r3, #8
    12dc:	2b00      	cmp	r3, #0
    12de:	d033      	beq.n	1348 <vuIP_Task+0x154>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;
    12e0:	693b      	ldr	r3, [r7, #16]
    12e2:	f023 0308 	bic.w	r3, r3, #8
    12e6:	613b      	str	r3, [r7, #16]

			if( uip_buf != NULL )
    12e8:	f240 636c 	movw	r3, #1644	; 0x66c
    12ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12f0:	681b      	ldr	r3, [r3, #0]
    12f2:	2b00      	cmp	r3, #0
    12f4:	d028      	beq.n	1348 <vuIP_Task+0x154>
			{
				for( i = 0; i < UIP_CONNS; i++ )
    12f6:	f04f 0300 	mov.w	r3, #0
    12fa:	60fb      	str	r3, [r7, #12]
    12fc:	e021      	b.n	1342 <vuIP_Task+0x14e>
				{
					uip_periodic( i );
    12fe:	68fb      	ldr	r3, [r7, #12]
    1300:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1304:	fb02 f203 	mul.w	r2, r2, r3
    1308:	f64a 4328 	movw	r3, #44072	; 0xac28
    130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1310:	441a      	add	r2, r3
    1312:	f64a 4324 	movw	r3, #44068	; 0xac24
    1316:	f2c2 0300 	movt	r3, #8192	; 0x2000
    131a:	601a      	str	r2, [r3, #0]
    131c:	f04f 0002 	mov.w	r0, #2
    1320:	f00a f9e6 	bl	b6f0 <uip_process>

					/* If the above function invocation resulted in data that
					should be sent out on the network, the global variable
					uip_len is set to a value > 0. */
					if( uip_len > 0 )
    1324:	f64a 4310 	movw	r3, #44048	; 0xac10
    1328:	f2c2 0300 	movt	r3, #8192	; 0x2000
    132c:	881b      	ldrh	r3, [r3, #0]
    132e:	2b00      	cmp	r3, #0
    1330:	d003      	beq.n	133a <vuIP_Task+0x146>
					{
						uip_arp_out();
    1332:	f00c feab 	bl	e08c <uip_arp_out>
						vEMACWrite();
    1336:	f000 f98f 	bl	1658 <vEMACWrite>
		{
			ulUIP_Events &= ~uipPERIODIC_TIMER_EVENT;

			if( uip_buf != NULL )
			{
				for( i = 0; i < UIP_CONNS; i++ )
    133a:	68fb      	ldr	r3, [r7, #12]
    133c:	f103 0301 	add.w	r3, r3, #1
    1340:	60fb      	str	r3, [r7, #12]
    1342:	68fb      	ldr	r3, [r7, #12]
    1344:	2b27      	cmp	r3, #39	; 0x27
    1346:	ddda      	ble.n	12fe <vuIP_Task+0x10a>
				}
			}
		}

		/* Statements to be executed if the ARP timer has expired. */
		if( ( ulUIP_Events & uipARP_TIMER_EVENT ) != 0 )
    1348:	693b      	ldr	r3, [r7, #16]
    134a:	f003 0304 	and.w	r3, r3, #4
    134e:	2b00      	cmp	r3, #0
    1350:	d005      	beq.n	135e <vuIP_Task+0x16a>
		{
			ulUIP_Events &= ~uipARP_TIMER_EVENT;
    1352:	693b      	ldr	r3, [r7, #16]
    1354:	f023 0304 	bic.w	r3, r3, #4
    1358:	613b      	str	r3, [r7, #16]
			uip_arp_timer();
    135a:	f00c fb61 	bl	da20 <uip_arp_timer>
		}

		/* If all latched events have been cleared - block until another event
		occurs. */
		if( ulUIP_Events == pdFALSE )
    135e:	693b      	ldr	r3, [r7, #16]
    1360:	2b00      	cmp	r3, #0
    1362:	f47f af56 	bne.w	1212 <vuIP_Task+0x1e>
		{
			xQueueReceive( xEMACEventQueue, &ulNewEvent, portMAX_DELAY );
    1366:	f240 6340 	movw	r3, #1600	; 0x640
    136a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136e:	681a      	ldr	r2, [r3, #0]
    1370:	f107 0308 	add.w	r3, r7, #8
    1374:	4610      	mov	r0, r2
    1376:	4619      	mov	r1, r3
    1378:	f04f 32ff 	mov.w	r2, #4294967295
    137c:	f00e fbe8 	bl	fb50 <xQueueReceive>
			ulUIP_Events |= ulNewEvent;
    1380:	68bb      	ldr	r3, [r7, #8]
    1382:	693a      	ldr	r2, [r7, #16]
    1384:	ea42 0303 	orr.w	r3, r2, r3
    1388:	613b      	str	r3, [r7, #16]
		}
	}
    138a:	e743      	b.n	1214 <vuIP_Task+0x20>

0000138c <prvSetMACAddress>:
}
/*-----------------------------------------------------------*/

static void prvSetMACAddress( void )
{
    138c:	b480      	push	{r7}
    138e:	b083      	sub	sp, #12
    1390:	af00      	add	r7, sp, #0
struct uip_eth_addr xAddr;

	/* Configure the MAC address in the uIP stack. */
	xAddr.addr[ 0 ] = configMAC_ADDR0;
    1392:	f04f 0300 	mov.w	r3, #0
    1396:	703b      	strb	r3, [r7, #0]
	xAddr.addr[ 1 ] = configMAC_ADDR1;
    1398:	f04f 0312 	mov.w	r3, #18
    139c:	707b      	strb	r3, [r7, #1]
	xAddr.addr[ 2 ] = configMAC_ADDR2;
    139e:	f04f 0313 	mov.w	r3, #19
    13a2:	70bb      	strb	r3, [r7, #2]
	xAddr.addr[ 3 ] = configMAC_ADDR3;
    13a4:	f04f 0310 	mov.w	r3, #16
    13a8:	70fb      	strb	r3, [r7, #3]
	xAddr.addr[ 4 ] = configMAC_ADDR4;
    13aa:	f04f 0315 	mov.w	r3, #21
    13ae:	713b      	strb	r3, [r7, #4]
	xAddr.addr[ 5 ] = configMAC_ADDR5;
    13b0:	f04f 0311 	mov.w	r3, #17
    13b4:	717b      	strb	r3, [r7, #5]
	uip_setethaddr( xAddr );
    13b6:	783a      	ldrb	r2, [r7, #0]
    13b8:	f642 7348 	movw	r3, #12104	; 0x2f48
    13bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13c0:	701a      	strb	r2, [r3, #0]
    13c2:	787a      	ldrb	r2, [r7, #1]
    13c4:	f642 7348 	movw	r3, #12104	; 0x2f48
    13c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13cc:	705a      	strb	r2, [r3, #1]
    13ce:	78ba      	ldrb	r2, [r7, #2]
    13d0:	f642 7348 	movw	r3, #12104	; 0x2f48
    13d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13d8:	709a      	strb	r2, [r3, #2]
    13da:	78fa      	ldrb	r2, [r7, #3]
    13dc:	f642 7348 	movw	r3, #12104	; 0x2f48
    13e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13e4:	70da      	strb	r2, [r3, #3]
    13e6:	793a      	ldrb	r2, [r7, #4]
    13e8:	f642 7348 	movw	r3, #12104	; 0x2f48
    13ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13f0:	711a      	strb	r2, [r3, #4]
    13f2:	797a      	ldrb	r2, [r7, #5]
    13f4:	f642 7348 	movw	r3, #12104	; 0x2f48
    13f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13fc:	715a      	strb	r2, [r3, #5]
}
    13fe:	f107 070c 	add.w	r7, r7, #12
    1402:	46bd      	mov	sp, r7
    1404:	bc80      	pop	{r7}
    1406:	4770      	bx	lr

00001408 <prvInitialise_uIP>:
/*-----------------------------------------------------------*/

static void prvInitialise_uIP( void )
{
    1408:	b580      	push	{r7, lr}
    140a:	b088      	sub	sp, #32
    140c:	af02      	add	r7, sp, #8
uip_ipaddr_t xIPAddr;
TimerHandle_t xARPTimer, xPeriodicTimer;

	uip_init();
    140e:	f009 ff51 	bl	b2b4 <uip_init>
	uip_ipaddr( &xIPAddr, configIP_ADDR0, configIP_ADDR1, configIP_ADDR2, configIP_ADDR3 );
    1412:	f06f 033f 	mvn.w	r3, #63	; 0x3f
    1416:	713b      	strb	r3, [r7, #4]
    1418:	f06f 0357 	mvn.w	r3, #87	; 0x57
    141c:	717b      	strb	r3, [r7, #5]
    141e:	f04f 0300 	mov.w	r3, #0
    1422:	71bb      	strb	r3, [r7, #6]
    1424:	f06f 0337 	mvn.w	r3, #55	; 0x37
    1428:	71fb      	strb	r3, [r7, #7]
	uip_sethostaddr( &xIPAddr );
    142a:	793a      	ldrb	r2, [r7, #4]
    142c:	f64c 4398 	movw	r3, #52376	; 0xcc98
    1430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1434:	701a      	strb	r2, [r3, #0]
    1436:	797a      	ldrb	r2, [r7, #5]
    1438:	f64c 4398 	movw	r3, #52376	; 0xcc98
    143c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1440:	705a      	strb	r2, [r3, #1]
    1442:	79ba      	ldrb	r2, [r7, #6]
    1444:	f64c 4398 	movw	r3, #52376	; 0xcc98
    1448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    144c:	709a      	strb	r2, [r3, #2]
    144e:	79fa      	ldrb	r2, [r7, #7]
    1450:	f64c 4398 	movw	r3, #52376	; 0xcc98
    1454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1458:	70da      	strb	r2, [r3, #3]
	uip_ipaddr( &xIPAddr, configNET_MASK0, configNET_MASK1, configNET_MASK2, configNET_MASK3 );
    145a:	f04f 33ff 	mov.w	r3, #4294967295
    145e:	713b      	strb	r3, [r7, #4]
    1460:	f04f 33ff 	mov.w	r3, #4294967295
    1464:	717b      	strb	r3, [r7, #5]
    1466:	f04f 33ff 	mov.w	r3, #4294967295
    146a:	71bb      	strb	r3, [r7, #6]
    146c:	f04f 0300 	mov.w	r3, #0
    1470:	71fb      	strb	r3, [r7, #7]
	uip_setnetmask( &xIPAddr );
    1472:	793a      	ldrb	r2, [r7, #4]
    1474:	f64c 4394 	movw	r3, #52372	; 0xcc94
    1478:	f2c2 0300 	movt	r3, #8192	; 0x2000
    147c:	701a      	strb	r2, [r3, #0]
    147e:	797a      	ldrb	r2, [r7, #5]
    1480:	f64c 4394 	movw	r3, #52372	; 0xcc94
    1484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1488:	705a      	strb	r2, [r3, #1]
    148a:	79ba      	ldrb	r2, [r7, #6]
    148c:	f64c 4394 	movw	r3, #52372	; 0xcc94
    1490:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1494:	709a      	strb	r2, [r3, #2]
    1496:	79fa      	ldrb	r2, [r7, #7]
    1498:	f64c 4394 	movw	r3, #52372	; 0xcc94
    149c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14a0:	70da      	strb	r2, [r3, #3]
	prvSetMACAddress();
    14a2:	f7ff ff73 	bl	138c <prvSetMACAddress>
	httpd_init();
    14a6:	f00d feb5 	bl	f214 <httpd_init>

	/* Create the queue used to sent TCP/IP events to the uIP stack. */
	xEMACEventQueue = xQueueCreate( uipEVENT_QUEUE_LENGTH, sizeof( unsigned long ) );
    14aa:	f04f 000a 	mov.w	r0, #10
    14ae:	f04f 0104 	mov.w	r1, #4
    14b2:	f04f 0200 	mov.w	r2, #0
    14b6:	f00d ffe7 	bl	f488 <xQueueGenericCreate>
    14ba:	4602      	mov	r2, r0
    14bc:	f240 6340 	movw	r3, #1600	; 0x640
    14c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14c4:	601a      	str	r2, [r3, #0]

	/* Create and start the uIP timers. */
	xARPTimer = xTimerCreate( 	"ARPTimer", /* Just a name that is helpful for debugging, not used by the kernel. */
    14c6:	f241 63ad 	movw	r3, #5805	; 0x16ad
    14ca:	f2c0 0300 	movt	r3, #0
    14ce:	9300      	str	r3, [sp, #0]
    14d0:	f24c 6058 	movw	r0, #50776	; 0xc658
    14d4:	f2c0 0001 	movt	r0, #1
    14d8:	f242 7110 	movw	r1, #10000	; 0x2710
    14dc:	f04f 0201 	mov.w	r2, #1
    14e0:	f04f 0300 	mov.w	r3, #0
    14e4:	f012 f898 	bl	13618 <xTimerCreate>
    14e8:	4603      	mov	r3, r0
    14ea:	60bb      	str	r3, [r7, #8]
								pdTRUE, /* Autor-reload. */
								( void * ) uipARP_TIMER,
								prvUIPTimerCallback
							);

	xPeriodicTimer = xTimerCreate( 	"PeriodicTimer",
    14ec:	f241 63ad 	movw	r3, #5805	; 0x16ad
    14f0:	f2c0 0300 	movt	r3, #0
    14f4:	9300      	str	r3, [sp, #0]
    14f6:	f24c 6064 	movw	r0, #50788	; 0xc664
    14fa:	f2c0 0001 	movt	r0, #1
    14fe:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
    1502:	f04f 0201 	mov.w	r2, #1
    1506:	f04f 0301 	mov.w	r3, #1
    150a:	f012 f885 	bl	13618 <xTimerCreate>
    150e:	4603      	mov	r3, r0
    1510:	60fb      	str	r3, [r7, #12]
									( void * ) uipPERIODIC_TIMER,
									prvUIPTimerCallback
								);

	/* Sanity check that the timers were indeed created. */
	configASSERT( xARPTimer );
    1512:	68bb      	ldr	r3, [r7, #8]
    1514:	2b00      	cmp	r3, #0
    1516:	d109      	bne.n	152c <prvInitialise_uIP+0x124>
    1518:	f04f 0328 	mov.w	r3, #40	; 0x28
    151c:	f383 8811 	msr	BASEPRI, r3
    1520:	f3bf 8f6f 	isb	sy
    1524:	f3bf 8f4f 	dsb	sy
    1528:	613b      	str	r3, [r7, #16]
    152a:	e7fe      	b.n	152a <prvInitialise_uIP+0x122>
	configASSERT( xPeriodicTimer );
    152c:	68fb      	ldr	r3, [r7, #12]
    152e:	2b00      	cmp	r3, #0
    1530:	d109      	bne.n	1546 <prvInitialise_uIP+0x13e>
    1532:	f04f 0328 	mov.w	r3, #40	; 0x28
    1536:	f383 8811 	msr	BASEPRI, r3
    153a:	f3bf 8f6f 	isb	sy
    153e:	f3bf 8f4f 	dsb	sy
    1542:	617b      	str	r3, [r7, #20]
    1544:	e7fe      	b.n	1544 <prvInitialise_uIP+0x13c>

	/* These commands will block indefinitely until they succeed, so there is
	no point in checking their return values. */
	xTimerStart( xARPTimer, portMAX_DELAY );
    1546:	f010 f93d 	bl	117c4 <xTaskGetTickCount>
    154a:	4603      	mov	r3, r0
    154c:	f04f 32ff 	mov.w	r2, #4294967295
    1550:	9200      	str	r2, [sp, #0]
    1552:	68b8      	ldr	r0, [r7, #8]
    1554:	f04f 0101 	mov.w	r1, #1
    1558:	461a      	mov	r2, r3
    155a:	f04f 0300 	mov.w	r3, #0
    155e:	f012 f8ad 	bl	136bc <xTimerGenericCommand>
	xTimerStart( xPeriodicTimer, portMAX_DELAY );
    1562:	f010 f92f 	bl	117c4 <xTaskGetTickCount>
    1566:	4603      	mov	r3, r0
    1568:	f04f 32ff 	mov.w	r2, #4294967295
    156c:	9200      	str	r2, [sp, #0]
    156e:	68f8      	ldr	r0, [r7, #12]
    1570:	f04f 0101 	mov.w	r1, #1
    1574:	461a      	mov	r2, r3
    1576:	f04f 0300 	mov.w	r3, #0
    157a:	f012 f89f 	bl	136bc <xTimerGenericCommand>
}
    157e:	f107 0718 	add.w	r7, r7, #24
    1582:	46bd      	mov	sp, r7
    1584:	bd80      	pop	{r7, pc}
    1586:	bf00      	nop

00001588 <prvEMACEventListener>:
/*-----------------------------------------------------------*/

static void prvEMACEventListener( unsigned long ulISREvents )
{
    1588:	b580      	push	{r7, lr}
    158a:	b086      	sub	sp, #24
    158c:	af00      	add	r7, sp, #0
    158e:	6078      	str	r0, [r7, #4]
long lHigherPriorityTaskWoken = pdFALSE;
    1590:	f04f 0300 	mov.w	r3, #0
    1594:	613b      	str	r3, [r7, #16]
const unsigned long ulRxEvent = uipETHERNET_RX_EVENT;
    1596:	f04f 0301 	mov.w	r3, #1
    159a:	60fb      	str	r3, [r7, #12]

	/* Sanity check that the event queue was indeed created. */
	configASSERT( xEMACEventQueue );
    159c:	f240 6340 	movw	r3, #1600	; 0x640
    15a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15a4:	681b      	ldr	r3, [r3, #0]
    15a6:	2b00      	cmp	r3, #0
    15a8:	d109      	bne.n	15be <prvEMACEventListener+0x36>
    15aa:	f04f 0328 	mov.w	r3, #40	; 0x28
    15ae:	f383 8811 	msr	BASEPRI, r3
    15b2:	f3bf 8f6f 	isb	sy
    15b6:	f3bf 8f4f 	dsb	sy
    15ba:	617b      	str	r3, [r7, #20]
    15bc:	e7fe      	b.n	15bc <prvEMACEventListener+0x34>

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_SEND ) != 0UL )
    15be:	687b      	ldr	r3, [r7, #4]
    15c0:	f003 0301 	and.w	r3, r3, #1
    15c4:	b2db      	uxtb	r3, r3
    15c6:	2b00      	cmp	r3, #0
    15c8:	d001      	beq.n	15ce <prvEMACEventListener+0x46>
	{
		/* An Ethernet Tx event has occurred. */
		MSS_MAC_FreeTxBuffers();
    15ca:	f005 fadd 	bl	6b88 <MSS_MAC_FreeTxBuffers>
	}

	if( ( ulISREvents & MSS_MAC_EVENT_PACKET_RECEIVED ) != 0UL )
    15ce:	687b      	ldr	r3, [r7, #4]
    15d0:	f003 0302 	and.w	r3, r3, #2
    15d4:	2b00      	cmp	r3, #0
    15d6:	d00f      	beq.n	15f8 <prvEMACEventListener+0x70>
	{
		/* An Ethernet Rx event has occurred. */
		xQueueSendFromISR( xEMACEventQueue, &ulRxEvent, &lHigherPriorityTaskWoken );
    15d8:	f240 6340 	movw	r3, #1600	; 0x640
    15dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    15e0:	6819      	ldr	r1, [r3, #0]
    15e2:	f107 020c 	add.w	r2, r7, #12
    15e6:	f107 0310 	add.w	r3, r7, #16
    15ea:	4608      	mov	r0, r1
    15ec:	4611      	mov	r1, r2
    15ee:	461a      	mov	r2, r3
    15f0:	f04f 0300 	mov.w	r3, #0
    15f4:	f00e f974 	bl	f8e0 <xQueueGenericSendFromISR>
	}

	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
    15f8:	693b      	ldr	r3, [r7, #16]
    15fa:	2b00      	cmp	r3, #0
    15fc:	d00a      	beq.n	1614 <prvEMACEventListener+0x8c>
    15fe:	f64e 5304 	movw	r3, #60676	; 0xed04
    1602:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    160a:	601a      	str	r2, [r3, #0]
    160c:	f3bf 8f4f 	dsb	sy
    1610:	f3bf 8f6f 	isb	sy
}
    1614:	f107 0718 	add.w	r7, r7, #24
    1618:	46bd      	mov	sp, r7
    161a:	bd80      	pop	{r7, pc}

0000161c <prvInitEmac>:
/*-----------------------------------------------------------*/

static void prvInitEmac( void )
{
    161c:	b580      	push	{r7, lr}
    161e:	b082      	sub	sp, #8
    1620:	af00      	add	r7, sp, #0
const unsigned char ucPHYAddress = 1;
    1622:	f04f 0301 	mov.w	r3, #1
    1626:	71fb      	strb	r3, [r7, #7]

	/* Initialise the MAC and PHY hardware. */
	MSS_MAC_init( ucPHYAddress );
    1628:	79fb      	ldrb	r3, [r7, #7]
    162a:	4618      	mov	r0, r3
    162c:	f002 ff9c 	bl	4568 <MSS_MAC_init>

	/* Register the event listener.  The Ethernet interrupt handler will call
	this listener whenever an Rx or a Tx interrupt occurs. */
	MSS_MAC_set_callback( ( MSS_MAC_callback_t ) prvEMACEventListener );
    1630:	f241 5089 	movw	r0, #5513	; 0x1589
    1634:	f2c0 0000 	movt	r0, #0
    1638:	f004 f952 	bl	58e0 <MSS_MAC_set_callback>

    /* Setup the EMAC and the NVIC for MAC interrupts. */
    NVIC_SetPriority( EthernetMAC_IRQn, configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY );
    163c:	f04f 0005 	mov.w	r0, #5
    1640:	f04f 0105 	mov.w	r1, #5
    1644:	f7ff fda0 	bl	1188 <NVIC_SetPriority>
    NVIC_EnableIRQ( EthernetMAC_IRQn );
    1648:	f04f 0005 	mov.w	r0, #5
    164c:	f7ff fd80 	bl	1150 <NVIC_EnableIRQ>
}
    1650:	f107 0708 	add.w	r7, r7, #8
    1654:	46bd      	mov	sp, r7
    1656:	bd80      	pop	{r7, pc}

00001658 <vEMACWrite>:
/*-----------------------------------------------------------*/

void vEMACWrite( void )
{
    1658:	b580      	push	{r7, lr}
    165a:	b084      	sub	sp, #16
    165c:	af00      	add	r7, sp, #0
const long lMaxAttempts = 10;
    165e:	f04f 030a 	mov.w	r3, #10
    1662:	607b      	str	r3, [r7, #4]
long lAttempt;
const TickType_t xShortDelay = ( 5 / portTICK_PERIOD_MS );
    1664:	f04f 0305 	mov.w	r3, #5
    1668:	60fb      	str	r3, [r7, #12]

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    166a:	f04f 0300 	mov.w	r3, #0
    166e:	60bb      	str	r3, [r7, #8]
    1670:	e011      	b.n	1696 <vEMACWrite+0x3e>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
    1672:	f64a 4310 	movw	r3, #44048	; 0xac10
    1676:	f2c2 0300 	movt	r3, #8192	; 0x2000
    167a:	881b      	ldrh	r3, [r3, #0]
    167c:	4618      	mov	r0, r3
    167e:	f003 fae5 	bl	4c4c <MSS_MAC_tx_packet>
    1682:	4603      	mov	r3, r0
    1684:	2b00      	cmp	r3, #0
    1686:	d10b      	bne.n	16a0 <vEMACWrite+0x48>
		{
			break;
		}
		else
		{
			vTaskDelay( xShortDelay );
    1688:	68f8      	ldr	r0, [r7, #12]
    168a:	f00f fb9f 	bl	10dcc <vTaskDelay>

	/* Try to send data to the Ethernet.  Keep trying for a while if data cannot
	be sent immediately.  Note that this will actually cause the data to be sent
	twice to get around delayed ACK problems when communicating with non real-
	time TCP/IP stacks (such as a Windows machine). */
	for( lAttempt = 0; lAttempt < lMaxAttempts; lAttempt++ )
    168e:	68bb      	ldr	r3, [r7, #8]
    1690:	f103 0301 	add.w	r3, r3, #1
    1694:	60bb      	str	r3, [r7, #8]
    1696:	68ba      	ldr	r2, [r7, #8]
    1698:	687b      	ldr	r3, [r7, #4]
    169a:	429a      	cmp	r2, r3
    169c:	dbe9      	blt.n	1672 <vEMACWrite+0x1a>
    169e:	e000      	b.n	16a2 <vEMACWrite+0x4a>
	{
		if( MSS_MAC_tx_packet( uip_len ) != 0 )
		{
			break;
    16a0:	bf00      	nop
		else
		{
			vTaskDelay( xShortDelay );
		}
	}
}
    16a2:	f107 0710 	add.w	r7, r7, #16
    16a6:	46bd      	mov	sp, r7
    16a8:	bd80      	pop	{r7, pc}
    16aa:	bf00      	nop

000016ac <prvUIPTimerCallback>:
/*-----------------------------------------------------------*/

static void prvUIPTimerCallback( TimerHandle_t xTimer )
{
    16ac:	b580      	push	{r7, lr}
    16ae:	b082      	sub	sp, #8
    16b0:	af00      	add	r7, sp, #0
    16b2:	6078      	str	r0, [r7, #4]
static const unsigned long ulPeriodicTimerExpired = uipPERIODIC_TIMER_EVENT;

	/* This is a time callback, so calls to xQueueSend() must not attempt to
	block.  As this callback is assigned to both the ARP and Periodic timers, the
	first thing to do is ascertain which timer it was that actually expired. */
	switch( ( int ) pvTimerGetTimerID( xTimer ) )
    16b4:	6878      	ldr	r0, [r7, #4]
    16b6:	f012 fbad 	bl	13e14 <pvTimerGetTimerID>
    16ba:	4603      	mov	r3, r0
    16bc:	2b00      	cmp	r3, #0
    16be:	d002      	beq.n	16c6 <prvUIPTimerCallback+0x1a>
    16c0:	2b01      	cmp	r3, #1
    16c2:	d011      	beq.n	16e8 <prvUIPTimerCallback+0x3c>
    16c4:	e020      	b.n	1708 <prvUIPTimerCallback+0x5c>
	{
		case uipARP_TIMER		:	xQueueSend( xEMACEventQueue, &ulARPTimerExpired, uipDONT_BLOCK );
    16c6:	f240 6340 	movw	r3, #1600	; 0x640
    16ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ce:	681b      	ldr	r3, [r3, #0]
    16d0:	4618      	mov	r0, r3
    16d2:	f24c 618c 	movw	r1, #50828	; 0xc68c
    16d6:	f2c0 0101 	movt	r1, #1
    16da:	f04f 0200 	mov.w	r2, #0
    16de:	f04f 0300 	mov.w	r3, #0
    16e2:	f00d ffe5 	bl	f6b0 <xQueueGenericSend>
									break;
    16e6:	e00f      	b.n	1708 <prvUIPTimerCallback+0x5c>

		case uipPERIODIC_TIMER	:	xQueueSend( xEMACEventQueue, &ulPeriodicTimerExpired, uipDONT_BLOCK );
    16e8:	f240 6340 	movw	r3, #1600	; 0x640
    16ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16f0:	681b      	ldr	r3, [r3, #0]
    16f2:	4618      	mov	r0, r3
    16f4:	f24c 6190 	movw	r1, #50832	; 0xc690
    16f8:	f2c0 0101 	movt	r1, #1
    16fc:	f04f 0200 	mov.w	r2, #0
    1700:	f04f 0300 	mov.w	r3, #0
    1704:	f00d ffd4 	bl	f6b0 <xQueueGenericSend>
									break;

		default					:  	/* Should not get here. */
									break;
	}
}
    1708:	f107 0708 	add.w	r7, r7, #8
    170c:	46bd      	mov	sp, r7
    170e:	bd80      	pop	{r7, pc}

00001710 <vApplicationProcessFormInput>:
/*-----------------------------------------------------------*/

void vApplicationProcessFormInput( char *pcInputString )
{
    1710:	b580      	push	{r7, lr}
    1712:	b084      	sub	sp, #16
    1714:	af00      	add	r7, sp, #0
    1716:	6078      	str	r0, [r7, #4]
char *c;

	/* Only interested in processing form input if this is the IO page. */
	c = strstr( pcInputString, "control.shtml" );
    1718:	6878      	ldr	r0, [r7, #4]
    171a:	f24c 6174 	movw	r1, #50804	; 0xc674
    171e:	f2c0 0101 	movt	r1, #1
    1722:	f014 fb8b 	bl	15e3c <strstr>
    1726:	4603      	mov	r3, r0
    1728:	60fb      	str	r3, [r7, #12]

	if( c )
    172a:	68fb      	ldr	r3, [r7, #12]
    172c:	2b00      	cmp	r3, #0
    172e:	d039      	beq.n	17a4 <vApplicationProcessFormInput+0x94>
	{
		/* Is there a command in the string? */
		c = strstr( pcInputString, "?" );
    1730:	6878      	ldr	r0, [r7, #4]
    1732:	f04f 013f 	mov.w	r1, #63	; 0x3f
    1736:	f014 f85f 	bl	157f8 <strchr>
    173a:	4603      	mov	r3, r0
    173c:	60fb      	str	r3, [r7, #12]
	    if( c )
    173e:	68fb      	ldr	r3, [r7, #12]
    1740:	2b00      	cmp	r3, #0
    1742:	d023      	beq.n	178c <vApplicationProcessFormInput+0x7c>
	    {
			/* Turn the LED's on or off in accordance with the check box status. */
			if( strstr( c, "LED0=1" ) != NULL )
    1744:	68f8      	ldr	r0, [r7, #12]
    1746:	f24c 6184 	movw	r1, #50820	; 0xc684
    174a:	f2c0 0101 	movt	r1, #1
    174e:	f014 fb75 	bl	15e3c <strstr>
    1752:	4603      	mov	r3, r0
    1754:	2b00      	cmp	r3, #0
    1756:	d00c      	beq.n	1772 <vApplicationProcessFormInput+0x62>
			{
				/* Turn the LEDs on. */
				vParTestSetLED( 3, 1 );
    1758:	f04f 0003 	mov.w	r0, #3
    175c:	f04f 0101 	mov.w	r1, #1
    1760:	f7fe fed8 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 1 );
    1764:	f04f 0004 	mov.w	r0, #4
    1768:	f04f 0101 	mov.w	r1, #1
    176c:	f7fe fed2 	bl	514 <vParTestSetLED>
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
				vParTestSetLED( 4, 0 );
    1770:	e018      	b.n	17a4 <vApplicationProcessFormInput+0x94>
				vParTestSetLED( 4, 1 );
			}
			else
			{
				/* Turn the LEDs off. */
				vParTestSetLED( 3, 0 );
    1772:	f04f 0003 	mov.w	r0, #3
    1776:	f04f 0100 	mov.w	r1, #0
    177a:	f7fe fecb 	bl	514 <vParTestSetLED>
				vParTestSetLED( 4, 0 );
    177e:	f04f 0004 	mov.w	r0, #4
    1782:	f04f 0100 	mov.w	r1, #0
    1786:	f7fe fec5 	bl	514 <vParTestSetLED>
    178a:	e00b      	b.n	17a4 <vApplicationProcessFormInput+0x94>
			}
	    }
		else
		{
			/* Commands to turn LEDs off are not always explicit. */
			vParTestSetLED( 3, 0 );
    178c:	f04f 0003 	mov.w	r0, #3
    1790:	f04f 0100 	mov.w	r1, #0
    1794:	f7fe febe 	bl	514 <vParTestSetLED>
			vParTestSetLED( 4, 0 );
    1798:	f04f 0004 	mov.w	r0, #4
    179c:	f04f 0100 	mov.w	r1, #0
    17a0:	f7fe feb8 	bl	514 <vParTestSetLED>
		}
	}
}
    17a4:	f107 0710 	add.w	r7, r7, #16
    17a8:	46bd      	mov	sp, r7
    17aa:	bd80      	pop	{r7, pc}

000017ac <nullfunction>:

float                            real_temperature_value_tc;

/*---------------------------------------------------------------------------*/
static PT_THREAD( nullfunction ( struct httpd_state *s, char *ptr ) )
{
    17ac:	b480      	push	{r7}
    17ae:	b085      	sub	sp, #20
    17b0:	af00      	add	r7, sp, #0
    17b2:	6078      	str	r0, [r7, #4]
    17b4:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    17b6:	f04f 0301 	mov.w	r3, #1
    17ba:	73fb      	strb	r3, [r7, #15]
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_END( &s->sout );
    17bc:	f04f 0300 	mov.w	r3, #0
    17c0:	73fb      	strb	r3, [r7, #15]
    17c2:	687b      	ldr	r3, [r7, #4]
    17c4:	f04f 0200 	mov.w	r2, #0
    17c8:	851a      	strh	r2, [r3, #40]	; 0x28
    17ca:	f04f 0302 	mov.w	r3, #2
}
    17ce:	4618      	mov	r0, r3
    17d0:	f107 0714 	add.w	r7, r7, #20
    17d4:	46bd      	mov	sp, r7
    17d6:	bc80      	pop	{r7}
    17d8:	4770      	bx	lr
    17da:	bf00      	nop

000017dc <httpd_cgi>:

/*---------------------------------------------------------------------------*/
httpd_cgifunction httpd_cgi( char *name )
{
    17dc:	b590      	push	{r4, r7, lr}
    17de:	b085      	sub	sp, #20
    17e0:	af00      	add	r7, sp, #0
    17e2:	6078      	str	r0, [r7, #4]
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    17e4:	f240 0310 	movw	r3, #16
    17e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ec:	60fb      	str	r3, [r7, #12]
    17ee:	e019      	b.n	1824 <httpd_cgi+0x48>
	{
		if( strncmp((*f)->name, name, strlen((*f)->name)) == 0 )
    17f0:	68fb      	ldr	r3, [r7, #12]
    17f2:	681b      	ldr	r3, [r3, #0]
    17f4:	681c      	ldr	r4, [r3, #0]
    17f6:	68fb      	ldr	r3, [r7, #12]
    17f8:	681b      	ldr	r3, [r3, #0]
    17fa:	681b      	ldr	r3, [r3, #0]
    17fc:	4618      	mov	r0, r3
    17fe:	f014 f8b9 	bl	15974 <strlen>
    1802:	4603      	mov	r3, r0
    1804:	4620      	mov	r0, r4
    1806:	6879      	ldr	r1, [r7, #4]
    1808:	461a      	mov	r2, r3
    180a:	f014 f8e3 	bl	159d4 <strncmp>
    180e:	4603      	mov	r3, r0
    1810:	2b00      	cmp	r3, #0
    1812:	d103      	bne.n	181c <httpd_cgi+0x40>
		{
			return( *f )->function;
    1814:	68fb      	ldr	r3, [r7, #12]
    1816:	681b      	ldr	r3, [r3, #0]
    1818:	685b      	ldr	r3, [r3, #4]
    181a:	e00b      	b.n	1834 <httpd_cgi+0x58>
httpd_cgifunction httpd_cgi( char *name )
{
	const struct httpd_cgi_call **f;

	/* Find the matching name in the table, return the function. */
	for( f = calls; *f != NULL; ++f )
    181c:	68fb      	ldr	r3, [r7, #12]
    181e:	f103 0304 	add.w	r3, r3, #4
    1822:	60fb      	str	r3, [r7, #12]
    1824:	68fb      	ldr	r3, [r7, #12]
    1826:	681b      	ldr	r3, [r3, #0]
    1828:	2b00      	cmp	r3, #0
    182a:	d1e1      	bne.n	17f0 <httpd_cgi+0x14>
		{
			return( *f )->function;
		}
	}

	return nullfunction;
    182c:	f241 73ad 	movw	r3, #6061	; 0x17ad
    1830:	f2c0 0300 	movt	r3, #0
}
    1834:	4618      	mov	r0, r3
    1836:	f107 0714 	add.w	r7, r7, #20
    183a:	46bd      	mov	sp, r7
    183c:	bd90      	pop	{r4, r7, pc}
    183e:	bf00      	nop

00001840 <generate_tcp_stats>:
static const char	last_ack[] = /*  "LAST-ACK"*/ { 0x4c, 0x41, 0x53, 0x54, 0x2d, 0x41, 0x43, 0x4b, 0 };

static const char	*states[] = { closed, syn_rcvd, syn_sent, established, fin_wait_1, fin_wait_2, closing, time_wait, last_ack };

static unsigned short generate_tcp_stats( void *arg )
{
    1840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1844:	b08e      	sub	sp, #56	; 0x38
    1846:	af0a      	add	r7, sp, #40	; 0x28
    1848:	6078      	str	r0, [r7, #4]
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    184a:	687b      	ldr	r3, [r7, #4]
    184c:	60fb      	str	r3, [r7, #12]

	conn = &uip_conns[s->count];
    184e:	68fb      	ldr	r3, [r7, #12]
    1850:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1854:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    1858:	fb02 f203 	mul.w	r2, r2, r3
    185c:	f64a 4328 	movw	r3, #44072	; 0xac28
    1860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1864:	4413      	add	r3, r2
    1866:	60bb      	str	r3, [r7, #8]
	return sprintf( ( char * ) uip_appdata,
    1868:	f64a 4320 	movw	r3, #44064	; 0xac20
    186c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1870:	681b      	ldr	r3, [r3, #0]
    1872:	461e      	mov	r6, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
    1874:	68bb      	ldr	r3, [r7, #8]
    1876:	889b      	ldrh	r3, [r3, #4]
    1878:	4618      	mov	r0, r3
    187a:	f00c f811 	bl	d8a0 <htons>
    187e:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1880:	461d      	mov	r5, r3
    1882:	68bb      	ldr	r3, [r7, #8]
    1884:	881b      	ldrh	r3, [r3, #0]
    1886:	4618      	mov	r0, r3
    1888:	f00c f80a 	bl	d8a0 <htons>
    188c:	4603      	mov	r3, r0
    188e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    1892:	b29b      	uxth	r3, r3
    1894:	461c      	mov	r4, r3
    1896:	68bb      	ldr	r3, [r7, #8]
    1898:	881b      	ldrh	r3, [r3, #0]
    189a:	4618      	mov	r0, r3
    189c:	f00c f800 	bl	d8a0 <htons>
    18a0:	4603      	mov	r3, r0
    18a2:	f003 09ff 	and.w	r9, r3, #255	; 0xff
    18a6:	68bb      	ldr	r3, [r7, #8]
    18a8:	885b      	ldrh	r3, [r3, #2]
    18aa:	4618      	mov	r0, r3
    18ac:	f00b fff8 	bl	d8a0 <htons>
    18b0:	4603      	mov	r3, r0
    18b2:	ea4f 2313 	mov.w	r3, r3, lsr #8
    18b6:	b29b      	uxth	r3, r3
    18b8:	469a      	mov	sl, r3
    18ba:	68bb      	ldr	r3, [r7, #8]
    18bc:	885b      	ldrh	r3, [r3, #2]
    18be:	4618      	mov	r0, r3
    18c0:	f00b ffee 	bl	d8a0 <htons>
    18c4:	4603      	mov	r3, r0
    18c6:	f003 08ff 	and.w	r8, r3, #255	; 0xff
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    18ca:	68bb      	ldr	r3, [r7, #8]
    18cc:	88db      	ldrh	r3, [r3, #6]
    18ce:	4618      	mov	r0, r3
    18d0:	f00b ffe6 	bl	d8a0 <htons>
    18d4:	4603      	mov	r3, r0
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18d6:	469e      	mov	lr, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    18d8:	68bb      	ldr	r3, [r7, #8]
    18da:	7e5b      	ldrb	r3, [r3, #25]
    18dc:	f003 020f 	and.w	r2, r3, #15
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18e0:	f240 0324 	movw	r3, #36	; 0x24
    18e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e8:	f853 c022 	ldr.w	ip, [r3, r2, lsl #2]
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    18ec:	68bb      	ldr	r3, [r7, #8]
    18ee:	7edb      	ldrb	r3, [r3, #27]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18f0:	4618      	mov	r0, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
    18f2:	68bb      	ldr	r3, [r7, #8]
    18f4:	7e9b      	ldrb	r3, [r3, #26]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18f6:	4619      	mov	r1, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    18f8:	68bb      	ldr	r3, [r7, #8]
    18fa:	8a1b      	ldrh	r3, [r3, #16]
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    18fc:	2b00      	cmp	r3, #0
    18fe:	d002      	beq.n	1906 <generate_tcp_stats+0xc6>
    1900:	f04f 022a 	mov.w	r2, #42	; 0x2a
    1904:	e001      	b.n	190a <generate_tcp_stats+0xca>
    1906:	f04f 0220 	mov.w	r2, #32
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
    190a:	68bb      	ldr	r3, [r7, #8]
    190c:	7e5b      	ldrb	r3, [r3, #25]
    190e:	f003 0310 	and.w	r3, r3, #16
{
	struct uip_conn		*conn;
	struct httpd_state	*s = ( struct httpd_state * ) arg;

	conn = &uip_conns[s->count];
	return sprintf( ( char * ) uip_appdata,
    1912:	2b00      	cmp	r3, #0
    1914:	d002      	beq.n	191c <generate_tcp_stats+0xdc>
    1916:	f04f 0321 	mov.w	r3, #33	; 0x21
    191a:	e001      	b.n	1920 <generate_tcp_stats+0xe0>
    191c:	f04f 0320 	mov.w	r3, #32
    1920:	f8cd 9000 	str.w	r9, [sp]
    1924:	f8cd a004 	str.w	sl, [sp, #4]
    1928:	f8cd 8008 	str.w	r8, [sp, #8]
    192c:	f8cd e00c 	str.w	lr, [sp, #12]
    1930:	f8cd c010 	str.w	ip, [sp, #16]
    1934:	9005      	str	r0, [sp, #20]
    1936:	9106      	str	r1, [sp, #24]
    1938:	9207      	str	r2, [sp, #28]
    193a:	9308      	str	r3, [sp, #32]
    193c:	4630      	mov	r0, r6
    193e:	f24c 61c8 	movw	r1, #50888	; 0xc6c8
    1942:	f2c0 0101 	movt	r1, #1
    1946:	462a      	mov	r2, r5
    1948:	4623      	mov	r3, r4
    194a:	f013 ff0b 	bl	15764 <sprintf>
    194e:	4603      	mov	r3, r0
    1950:	b29b      	uxth	r3, r3
					 "<tr><td>%d</td><td>%u.%u.%u.%u:%u</td><td>%s</td><td>%u</td><td>%u</td><td>%c %c</td></tr>\r\n", htons(conn->lport),
					 htons(conn->ripaddr.u16[0]) >> 8, htons(conn->ripaddr.u16[0]) & 0xff, htons(conn->ripaddr.u16[1]) >> 8,
					 htons(conn->ripaddr.u16[1]) & 0xff, htons(conn->rport), states[conn->tcpstateflags & UIP_TS_MASK], conn->nrtx, conn->timer,
					 (uip_outstanding(conn)) ? '*' : ' ', (uip_stopped(conn)) ? '!' : ' ' );
}
    1952:	4618      	mov	r0, r3
    1954:	f107 0710 	add.w	r7, r7, #16
    1958:	46bd      	mov	sp, r7
    195a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    195e:	bf00      	nop

00001960 <tcp_stats>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
    1960:	b580      	push	{r7, lr}
    1962:	b084      	sub	sp, #16
    1964:	af00      	add	r7, sp, #0
    1966:	6078      	str	r0, [r7, #4]
    1968:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    196a:	f04f 0301 	mov.w	r3, #1
    196e:	73fb      	strb	r3, [r7, #15]
    1970:	687b      	ldr	r3, [r7, #4]
    1972:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1974:	2b00      	cmp	r3, #0
    1976:	d002      	beq.n	197e <tcp_stats+0x1e>
    1978:	2b8b      	cmp	r3, #139	; 0x8b
    197a:	d01e      	beq.n	19ba <tcp_stats+0x5a>
    197c:	e03c      	b.n	19f8 <tcp_stats+0x98>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    197e:	687b      	ldr	r3, [r7, #4]
    1980:	f04f 0200 	mov.w	r2, #0
    1984:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1988:	e031      	b.n	19ee <tcp_stats+0x8e>
	{
		if( (uip_conns[s->count].tcpstateflags & UIP_TS_MASK) != UIP_CLOSED )
    198a:	687b      	ldr	r3, [r7, #4]
    198c:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1990:	461a      	mov	r2, r3
    1992:	f64a 4328 	movw	r3, #44072	; 0xac28
    1996:	f2c2 0300 	movt	r3, #8192	; 0x2000
    199a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    199e:	fb01 f202 	mul.w	r2, r1, r2
    19a2:	4413      	add	r3, r2
    19a4:	f103 0318 	add.w	r3, r3, #24
    19a8:	785b      	ldrb	r3, [r3, #1]
    19aa:	f003 030f 	and.w	r3, r3, #15
    19ae:	2b00      	cmp	r3, #0
    19b0:	d014      	beq.n	19dc <tcp_stats+0x7c>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
    19b2:	687b      	ldr	r3, [r7, #4]
    19b4:	f04f 028b 	mov.w	r2, #139	; 0x8b
    19b8:	851a      	strh	r2, [r3, #40]	; 0x28
    19ba:	687b      	ldr	r3, [r7, #4]
    19bc:	f103 0328 	add.w	r3, r3, #40	; 0x28
    19c0:	4618      	mov	r0, r3
    19c2:	f641 0141 	movw	r1, #6209	; 0x1841
    19c6:	f2c0 0100 	movt	r1, #0
    19ca:	687a      	ldr	r2, [r7, #4]
    19cc:	f009 f8ee 	bl	abac <psock_generator_send>
    19d0:	4603      	mov	r3, r0
    19d2:	2b00      	cmp	r3, #0
    19d4:	d102      	bne.n	19dc <tcp_stats+0x7c>
    19d6:	f04f 0300 	mov.w	r3, #0
    19da:	e016      	b.n	1a0a <tcp_stats+0xaa>
static PT_THREAD( tcp_stats ( struct httpd_state *s, char *ptr ) )
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	for( s->count = 0; s->count < UIP_CONNS; ++s->count )
    19dc:	687b      	ldr	r3, [r7, #4]
    19de:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    19e2:	f103 0301 	add.w	r3, r3, #1
    19e6:	b29a      	uxth	r2, r3
    19e8:	687b      	ldr	r3, [r7, #4]
    19ea:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    19ee:	687b      	ldr	r3, [r7, #4]
    19f0:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    19f4:	2b27      	cmp	r3, #39	; 0x27
    19f6:	d9c8      	bls.n	198a <tcp_stats+0x2a>
		{
			PSOCK_GENERATOR_SEND( &s->sout, generate_tcp_stats, s );
		}
	}

	PSOCK_END( &s->sout );
    19f8:	f04f 0300 	mov.w	r3, #0
    19fc:	73fb      	strb	r3, [r7, #15]
    19fe:	687b      	ldr	r3, [r7, #4]
    1a00:	f04f 0200 	mov.w	r2, #0
    1a04:	851a      	strh	r2, [r3, #40]	; 0x28
    1a06:	f04f 0302 	mov.w	r3, #2
}
    1a0a:	4618      	mov	r0, r3
    1a0c:	f107 0710 	add.w	r7, r7, #16
    1a10:	46bd      	mov	sp, r7
    1a12:	bd80      	pop	{r7, pc}

00001a14 <generate_net_stats>:

/*---------------------------------------------------------------------------*/
static unsigned short generate_net_stats( void *arg )
{
    1a14:	b580      	push	{r7, lr}
    1a16:	b084      	sub	sp, #16
    1a18:	af00      	add	r7, sp, #0
    1a1a:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) arg;
    1a1c:	687b      	ldr	r3, [r7, #4]
    1a1e:	60fb      	str	r3, [r7, #12]
	return sprintf( ( char * ) uip_appdata, "%5u\n", (( uip_stats_t * ) &uip_stat)[s->count] );
    1a20:	f64a 4320 	movw	r3, #44064	; 0xac20
    1a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a28:	681b      	ldr	r3, [r3, #0]
    1a2a:	461a      	mov	r2, r3
    1a2c:	68fb      	ldr	r3, [r7, #12]
    1a2e:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1a32:	ea4f 0143 	mov.w	r1, r3, lsl #1
    1a36:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    1a3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a3e:	440b      	add	r3, r1
    1a40:	881b      	ldrh	r3, [r3, #0]
    1a42:	4610      	mov	r0, r2
    1a44:	f24c 7128 	movw	r1, #50984	; 0xc728
    1a48:	f2c0 0101 	movt	r1, #1
    1a4c:	461a      	mov	r2, r3
    1a4e:	f013 fe89 	bl	15764 <sprintf>
    1a52:	4603      	mov	r3, r0
    1a54:	b29b      	uxth	r3, r3
}
    1a56:	4618      	mov	r0, r3
    1a58:	f107 0710 	add.w	r7, r7, #16
    1a5c:	46bd      	mov	sp, r7
    1a5e:	bd80      	pop	{r7, pc}

00001a60 <net_stats>:

static PT_THREAD( net_stats ( struct httpd_state *s, char *ptr ) )
{
    1a60:	b580      	push	{r7, lr}
    1a62:	b084      	sub	sp, #16
    1a64:	af00      	add	r7, sp, #0
    1a66:	6078      	str	r0, [r7, #4]
    1a68:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1a6a:	f04f 0301 	mov.w	r3, #1
    1a6e:	73fb      	strb	r3, [r7, #15]
    1a70:	687b      	ldr	r3, [r7, #4]
    1a72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1a74:	2b00      	cmp	r3, #0
    1a76:	d002      	beq.n	1a7e <net_stats+0x1e>
    1a78:	2ba1      	cmp	r3, #161	; 0xa1
    1a7a:	d00a      	beq.n	1a92 <net_stats+0x32>
    1a7c:	e028      	b.n	1ad0 <net_stats+0x70>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1a7e:	687b      	ldr	r3, [r7, #4]
    1a80:	f04f 0200 	mov.w	r2, #0
    1a84:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1a88:	e01d      	b.n	1ac6 <net_stats+0x66>
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
    1a8a:	687b      	ldr	r3, [r7, #4]
    1a8c:	f04f 02a1 	mov.w	r2, #161	; 0xa1
    1a90:	851a      	strh	r2, [r3, #40]	; 0x28
    1a92:	687b      	ldr	r3, [r7, #4]
    1a94:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1a98:	4618      	mov	r0, r3
    1a9a:	f641 2115 	movw	r1, #6677	; 0x1a15
    1a9e:	f2c0 0100 	movt	r1, #0
    1aa2:	687a      	ldr	r2, [r7, #4]
    1aa4:	f009 f882 	bl	abac <psock_generator_send>
    1aa8:	4603      	mov	r3, r0
    1aaa:	2b00      	cmp	r3, #0
    1aac:	d102      	bne.n	1ab4 <net_stats+0x54>
    1aae:	f04f 0300 	mov.w	r3, #0
    1ab2:	e016      	b.n	1ae2 <net_stats+0x82>
{
	PSOCK_BEGIN( &s->sout );
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
#if UIP_STATISTICS
	for( s->count = 0; s->count < sizeof(uip_stat) / sizeof(uip_stats_t); ++s->count )
    1ab4:	687b      	ldr	r3, [r7, #4]
    1ab6:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1aba:	f103 0301 	add.w	r3, r3, #1
    1abe:	b29a      	uxth	r2, r3
    1ac0:	687b      	ldr	r3, [r7, #4]
    1ac2:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
    1ac6:	687b      	ldr	r3, [r7, #4]
    1ac8:	f8b3 30ac 	ldrh.w	r3, [r3, #172]	; 0xac
    1acc:	2b1b      	cmp	r3, #27
    1ace:	d9dc      	bls.n	1a8a <net_stats+0x2a>
		PSOCK_GENERATOR_SEND( &s->sout, generate_net_stats, s );
	}

#endif /* UIP_STATISTICS */

	PSOCK_END( &s->sout );
    1ad0:	f04f 0300 	mov.w	r3, #0
    1ad4:	73fb      	strb	r3, [r7, #15]
    1ad6:	687b      	ldr	r3, [r7, #4]
    1ad8:	f04f 0200 	mov.w	r2, #0
    1adc:	851a      	strh	r2, [r3, #40]	; 0x28
    1ade:	f04f 0302 	mov.w	r3, #2
}
    1ae2:	4618      	mov	r0, r3
    1ae4:	f107 0710 	add.w	r7, r7, #16
    1ae8:	46bd      	mov	sp, r7
    1aea:	bd80      	pop	{r7, pc}

00001aec <generate_io_state>:
/*---------------------------------------------------------------------------*/
char			*pcStatus;
unsigned long	ulString;

static unsigned short generate_io_state( void *arg )
{
    1aec:	b580      	push	{r7, lr}
    1aee:	b082      	sub	sp, #8
    1af0:	af00      	add	r7, sp, #0
    1af2:	6078      	str	r0, [r7, #4]
	extern long lParTestGetLEDState( unsigned long ulLED );
	( void ) arg;

	/* Are the dynamically setable LEDs currently on or off? */
	if( lParTestGetLEDState( 3 ) )
    1af4:	f04f 0003 	mov.w	r0, #3
    1af8:	f7fe fde6 	bl	6c8 <lParTestGetLEDState>
    1afc:	4603      	mov	r3, r0
    1afe:	2b00      	cmp	r3, #0
    1b00:	d009      	beq.n	1b16 <generate_io_state+0x2a>
	{
		pcStatus = "checked";
    1b02:	f64a 139c 	movw	r3, #43420	; 0xa99c
    1b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b0a:	f24c 7230 	movw	r2, #50992	; 0xc730
    1b0e:	f2c0 0201 	movt	r2, #1
    1b12:	601a      	str	r2, [r3, #0]
    1b14:	e008      	b.n	1b28 <generate_io_state+0x3c>
	}
	else
	{
		pcStatus = "";
    1b16:	f64a 139c 	movw	r3, #43420	; 0xa99c
    1b1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b1e:	f24c 7238 	movw	r2, #51000	; 0xc738
    1b22:	f2c0 0201 	movt	r2, #1
    1b26:	601a      	str	r2, [r3, #0]
	}

	sprintf( uip_appdata, "<input type=\"checkbox\" name=\"LED0\" value=\"1\" %s>LED<p>", pcStatus );
    1b28:	f64a 4320 	movw	r3, #44064	; 0xac20
    1b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b30:	681b      	ldr	r3, [r3, #0]
    1b32:	461a      	mov	r2, r3
    1b34:	f64a 139c 	movw	r3, #43420	; 0xa99c
    1b38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b3c:	681b      	ldr	r3, [r3, #0]
    1b3e:	4610      	mov	r0, r2
    1b40:	f24c 713c 	movw	r1, #51004	; 0xc73c
    1b44:	f2c0 0101 	movt	r1, #1
    1b48:	461a      	mov	r2, r3
    1b4a:	f013 fe0b 	bl	15764 <sprintf>

	return strlen( uip_appdata );
    1b4e:	f64a 4320 	movw	r3, #44064	; 0xac20
    1b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b56:	681b      	ldr	r3, [r3, #0]
    1b58:	4618      	mov	r0, r3
    1b5a:	f013 ff0b 	bl	15974 <strlen>
    1b5e:	4603      	mov	r3, r0
    1b60:	b29b      	uxth	r3, r3
}
    1b62:	4618      	mov	r0, r3
    1b64:	f107 0708 	add.w	r7, r7, #8
    1b68:	46bd      	mov	sp, r7
    1b6a:	bd80      	pop	{r7, pc}

00001b6c <led_io>:


/*---------------------------------------------------------------------------*/
static PT_THREAD( led_io ( struct httpd_state *s, char *ptr ) )
{
    1b6c:	b580      	push	{r7, lr}
    1b6e:	b084      	sub	sp, #16
    1b70:	af00      	add	r7, sp, #0
    1b72:	6078      	str	r0, [r7, #4]
    1b74:	6039      	str	r1, [r7, #0]
	PSOCK_BEGIN( &s->sout );
    1b76:	f04f 0301 	mov.w	r3, #1
    1b7a:	73fb      	strb	r3, [r7, #15]
    1b7c:	687b      	ldr	r3, [r7, #4]
    1b7e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1b80:	2b00      	cmp	r3, #0
    1b82:	d002      	beq.n	1b8a <led_io+0x1e>
    1b84:	2bc8      	cmp	r3, #200	; 0xc8
    1b86:	d004      	beq.n	1b92 <led_io+0x26>
    1b88:	e015      	b.n	1bb6 <led_io+0x4a>
	( void ) ptr;
	( void ) PT_YIELD_FLAG;
	PSOCK_GENERATOR_SEND( &s->sout, generate_io_state, NULL );
    1b8a:	687b      	ldr	r3, [r7, #4]
    1b8c:	f04f 02c8 	mov.w	r2, #200	; 0xc8
    1b90:	851a      	strh	r2, [r3, #40]	; 0x28
    1b92:	687b      	ldr	r3, [r7, #4]
    1b94:	f103 0328 	add.w	r3, r3, #40	; 0x28
    1b98:	4618      	mov	r0, r3
    1b9a:	f641 21ed 	movw	r1, #6893	; 0x1aed
    1b9e:	f2c0 0100 	movt	r1, #0
    1ba2:	f04f 0200 	mov.w	r2, #0
    1ba6:	f009 f801 	bl	abac <psock_generator_send>
    1baa:	4603      	mov	r3, r0
    1bac:	2b00      	cmp	r3, #0
    1bae:	d102      	bne.n	1bb6 <led_io+0x4a>
    1bb0:	f04f 0300 	mov.w	r3, #0
    1bb4:	e008      	b.n	1bc8 <led_io+0x5c>
	PSOCK_END( &s->sout );
    1bb6:	f04f 0300 	mov.w	r3, #0
    1bba:	73fb      	strb	r3, [r7, #15]
    1bbc:	687b      	ldr	r3, [r7, #4]
    1bbe:	f04f 0200 	mov.w	r2, #0
    1bc2:	851a      	strh	r2, [r3, #40]	; 0x28
    1bc4:	f04f 0302 	mov.w	r3, #2
}
    1bc8:	4618      	mov	r0, r3
    1bca:	f107 0710 	add.w	r7, r7, #16
    1bce:	46bd      	mov	sp, r7
    1bd0:	bd80      	pop	{r7, pc}
    1bd2:	bf00      	nop

00001bd4 <sensor_readings>:


static PT_THREAD( sensor_readings ( struct httpd_state *s, char *ptr ) )
{
    1bd4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
    1bd8:	b08a      	sub	sp, #40	; 0x28
    1bda:	af06      	add	r7, sp, #24
    1bdc:	6078      	str	r0, [r7, #4]
    1bde:	6039      	str	r1, [r7, #0]
		static char buf[30];

		PSOCK_BEGIN( &s->sout );
    1be0:	f04f 0301 	mov.w	r3, #1
    1be4:	73fb      	strb	r3, [r7, #15]
    1be6:	687b      	ldr	r3, [r7, #4]
    1be8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    1bea:	2b00      	cmp	r3, #0
    1bec:	d002      	beq.n	1bf4 <sensor_readings+0x20>
    1bee:	2bd3      	cmp	r3, #211	; 0xd3
    1bf0:	d02e      	beq.n	1c50 <sensor_readings+0x7c>
    1bf2:	e045      	b.n	1c80 <sensor_readings+0xac>
		snprintf( buf, sizeof(buf), "%.4f,%.4f,%.4f", get_avg_external_temp() ,get_humidity(), get_avg_lux());
    1bf4:	f7ff f922 	bl	e3c <get_avg_external_temp>
    1bf8:	4603      	mov	r3, r0
    1bfa:	4618      	mov	r0, r3
    1bfc:	f012 fe6e 	bl	148dc <__aeabi_f2d>
    1c00:	4680      	mov	r8, r0
    1c02:	4689      	mov	r9, r1
    1c04:	f7ff f944 	bl	e90 <get_humidity>
    1c08:	4603      	mov	r3, r0
    1c0a:	4618      	mov	r0, r3
    1c0c:	f012 fe66 	bl	148dc <__aeabi_f2d>
    1c10:	4604      	mov	r4, r0
    1c12:	460d      	mov	r5, r1
    1c14:	f7ff fa50 	bl	10b8 <get_avg_lux>
    1c18:	4603      	mov	r3, r0
    1c1a:	4618      	mov	r0, r3
    1c1c:	f012 fe5e 	bl	148dc <__aeabi_f2d>
    1c20:	4602      	mov	r2, r0
    1c22:	460b      	mov	r3, r1
    1c24:	e9cd 8900 	strd	r8, r9, [sp]
    1c28:	e9cd 4502 	strd	r4, r5, [sp, #8]
    1c2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    1c30:	f240 6044 	movw	r0, #1604	; 0x644
    1c34:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c38:	f04f 011e 	mov.w	r1, #30
    1c3c:	f24c 7274 	movw	r2, #51060	; 0xc774
    1c40:	f2c0 0201 	movt	r2, #1
    1c44:	f013 fd20 	bl	15688 <snprintf>
		PSOCK_SEND_STR( &s->sout, buf);
    1c48:	687b      	ldr	r3, [r7, #4]
    1c4a:	f04f 02d3 	mov.w	r2, #211	; 0xd3
    1c4e:	851a      	strh	r2, [r3, #40]	; 0x28
    1c50:	687b      	ldr	r3, [r7, #4]
    1c52:	f103 0428 	add.w	r4, r3, #40	; 0x28
    1c56:	f240 6044 	movw	r0, #1604	; 0x644
    1c5a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1c5e:	f013 fe89 	bl	15974 <strlen>
    1c62:	4603      	mov	r3, r0
    1c64:	4620      	mov	r0, r4
    1c66:	f240 6144 	movw	r1, #1604	; 0x644
    1c6a:	f2c2 0100 	movt	r1, #8192	; 0x2000
    1c6e:	461a      	mov	r2, r3
    1c70:	f008 ff52 	bl	ab18 <psock_send>
    1c74:	4603      	mov	r3, r0
    1c76:	2b00      	cmp	r3, #0
    1c78:	d102      	bne.n	1c80 <sensor_readings+0xac>
    1c7a:	f04f 0300 	mov.w	r3, #0
    1c7e:	e008      	b.n	1c92 <sensor_readings+0xbe>
		PSOCK_END( &s->sout );
    1c80:	f04f 0300 	mov.w	r3, #0
    1c84:	73fb      	strb	r3, [r7, #15]
    1c86:	687b      	ldr	r3, [r7, #4]
    1c88:	f04f 0200 	mov.w	r2, #0
    1c8c:	851a      	strh	r2, [r3, #40]	; 0x28
    1c8e:	f04f 0302 	mov.w	r3, #2
}
    1c92:	4618      	mov	r0, r3
    1c94:	f107 0710 	add.w	r7, r7, #16
    1c98:	46bd      	mov	sp, r7
    1c9a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
    1c9e:	bf00      	nop

00001ca0 <NVIC_init>:

/***************************************************************************//**
 * 
 */
void NVIC_init( void )
{
    1ca0:	b480      	push	{r7}
    1ca2:	af00      	add	r7, sp, #0
     * Please use SmartFusion CMSIS-PAL provided NVIC control functions.
     * The use of the Actel HAL NVIC control functions is obsolete on SmartFusion
     * devices.
     * Simply remove the call to NVIC_init() from your application code.
     */
    ASSERT(0);
    1ca4:	be00      	bkpt	0x0000
}
    1ca6:	46bd      	mov	sp, r7
    1ca8:	bc80      	pop	{r7}
    1caa:	4770      	bx	lr

00001cac <NVIC_set_handler>:
void NVIC_set_handler
(
    uint32_t interrupt_number,
    interrupt_handler_t handler
)
{
    1cac:	b480      	push	{r7}
    1cae:	b083      	sub	sp, #12
    1cb0:	af00      	add	r7, sp, #0
    1cb2:	6078      	str	r0, [r7, #4]
    1cb4:	6039      	str	r1, [r7, #0]
     * devices.
     * Please provide a function using the folowing prototype to handle interrupts
     * from peripherals implemeted in the SmartFusion FPGA fabric:
     *      void Fabric_IRQHandler( void )
     */
    ASSERT(0);
    1cb6:	be00      	bkpt	0x0000
}
    1cb8:	f107 070c 	add.w	r7, r7, #12
    1cbc:	46bd      	mov	sp, r7
    1cbe:	bc80      	pop	{r7}
    1cc0:	4770      	bx	lr
    1cc2:	bf00      	nop

00001cc4 <NVIC_set_priority>:
void NVIC_set_priority
(
    uint32_t interrupt_number,
    uint8_t priority_level
)
{
    1cc4:	b480      	push	{r7}
    1cc6:	b083      	sub	sp, #12
    1cc8:	af00      	add	r7, sp, #0
    1cca:	6078      	str	r0, [r7, #4]
    1ccc:	460b      	mov	r3, r1
    1cce:	70fb      	strb	r3, [r7, #3]
     * Please replace calls to NVIC_set_priority() with a call to the CMSIS-PAL
     * void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) function where
     * IRQn is set to Fabric_IRQn in order to set the priority of interrupts
     * generated from peripheral implemented in the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1cd0:	be00      	bkpt	0x0000
}
    1cd2:	f107 070c 	add.w	r7, r7, #12
    1cd6:	46bd      	mov	sp, r7
    1cd8:	bc80      	pop	{r7}
    1cda:	4770      	bx	lr

00001cdc <NVIC_enable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_enable_interrupt( uint32_t interrupt_number )
{
    1cdc:	b480      	push	{r7}
    1cde:	b083      	sub	sp, #12
    1ce0:	af00      	add	r7, sp, #0
    1ce2:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_enable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_EnableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to enable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1ce4:	be00      	bkpt	0x0000
}
    1ce6:	f107 070c 	add.w	r7, r7, #12
    1cea:	46bd      	mov	sp, r7
    1cec:	bc80      	pop	{r7}
    1cee:	4770      	bx	lr

00001cf0 <NVIC_disable_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_disable_interrupt( uint32_t interrupt_number )
{
    1cf0:	b480      	push	{r7}
    1cf2:	b083      	sub	sp, #12
    1cf4:	af00      	add	r7, sp, #0
    1cf6:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_disable_interrupt() with a call to the CMSIS-PAL
     * void NVIC_DisableIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to disable interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1cf8:	be00      	bkpt	0x0000
}
    1cfa:	f107 070c 	add.w	r7, r7, #12
    1cfe:	46bd      	mov	sp, r7
    1d00:	bc80      	pop	{r7}
    1d02:	4770      	bx	lr

00001d04 <NVIC_clear_interrupt>:

/***************************************************************************//**
 * 
 */
void NVIC_clear_interrupt( uint32_t interrupt_number )
{
    1d04:	b480      	push	{r7}
    1d06:	b083      	sub	sp, #12
    1d08:	af00      	add	r7, sp, #0
    1d0a:	6078      	str	r0, [r7, #4]
     * Please replace calls to NVIC_clear_interrupt() with a call to the CMSIS-PAL
     * void NVIC_ClearPendingIRQ(IRQn_Type IRQn) function where IRQn is set to
     * Fabric_IRQn in order to clear interrupts from peripheral implemented in
     * the SmartFusion FPGA fabric.
     */
    ASSERT(0);
    1d0c:	be00      	bkpt	0x0000
}
    1d0e:	f107 070c 	add.w	r7, r7, #12
    1d12:	46bd      	mov	sp, r7
    1d14:	bc80      	pop	{r7}
    1d16:	4770      	bx	lr

00001d18 <HAL_disable_interrupts>:
    1d18:	f3ef 8010 	mrs	r0, PRIMASK
    1d1c:	b672      	cpsid	i
    1d1e:	4770      	bx	lr

00001d20 <HAL_restore_interrupts>:
    1d20:	f380 8810 	msr	PRIMASK, r0
    1d24:	4770      	bx	lr
	...

00001d28 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
    1d28:	b480      	push	{r7}
    1d2a:	b087      	sub	sp, #28
    1d2c:	af00      	add	r7, sp, #0
    1d2e:	6078      	str	r0, [r7, #4]
    1d30:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
    1d32:	687b      	ldr	r3, [r7, #4]
    1d34:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
    1d36:	683b      	ldr	r3, [r7, #0]
    1d38:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
    1d3a:	697b      	ldr	r3, [r7, #20]
    1d3c:	781b      	ldrb	r3, [r3, #0]
    1d3e:	b2db      	uxtb	r3, r3
    1d40:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
    1d42:	693b      	ldr	r3, [r7, #16]
    1d44:	60bb      	str	r3, [r7, #8]
		i_dummy++;
    1d46:	68bb      	ldr	r3, [r7, #8]
    1d48:	f103 0301 	add.w	r3, r3, #1
    1d4c:	60bb      	str	r3, [r7, #8]
    }
    1d4e:	e7f0      	b.n	1d32 <HAL_assert_fail+0xa>

00001d50 <HW_set_32bit_reg>:
    1d50:	6001      	str	r1, [r0, #0]
    1d52:	4770      	bx	lr

00001d54 <HW_get_32bit_reg>:
    1d54:	6800      	ldr	r0, [r0, #0]
    1d56:	4770      	bx	lr

00001d58 <HW_set_32bit_reg_field>:
    1d58:	b50e      	push	{r1, r2, r3, lr}
    1d5a:	fa03 f301 	lsl.w	r3, r3, r1
    1d5e:	ea03 0302 	and.w	r3, r3, r2
    1d62:	6801      	ldr	r1, [r0, #0]
    1d64:	ea6f 0202 	mvn.w	r2, r2
    1d68:	ea01 0102 	and.w	r1, r1, r2
    1d6c:	ea41 0103 	orr.w	r1, r1, r3
    1d70:	6001      	str	r1, [r0, #0]
    1d72:	bd0e      	pop	{r1, r2, r3, pc}

00001d74 <HW_get_32bit_reg_field>:
    1d74:	6800      	ldr	r0, [r0, #0]
    1d76:	ea00 0002 	and.w	r0, r0, r2
    1d7a:	fa20 f001 	lsr.w	r0, r0, r1
    1d7e:	4770      	bx	lr

00001d80 <HW_set_16bit_reg>:
    1d80:	8001      	strh	r1, [r0, #0]
    1d82:	4770      	bx	lr

00001d84 <HW_get_16bit_reg>:
    1d84:	8800      	ldrh	r0, [r0, #0]
    1d86:	4770      	bx	lr

00001d88 <HW_set_16bit_reg_field>:
    1d88:	b50e      	push	{r1, r2, r3, lr}
    1d8a:	fa03 f301 	lsl.w	r3, r3, r1
    1d8e:	ea03 0302 	and.w	r3, r3, r2
    1d92:	8801      	ldrh	r1, [r0, #0]
    1d94:	ea6f 0202 	mvn.w	r2, r2
    1d98:	ea01 0102 	and.w	r1, r1, r2
    1d9c:	ea41 0103 	orr.w	r1, r1, r3
    1da0:	8001      	strh	r1, [r0, #0]
    1da2:	bd0e      	pop	{r1, r2, r3, pc}

00001da4 <HW_get_16bit_reg_field>:
    1da4:	8800      	ldrh	r0, [r0, #0]
    1da6:	ea00 0002 	and.w	r0, r0, r2
    1daa:	fa20 f001 	lsr.w	r0, r0, r1
    1dae:	4770      	bx	lr

00001db0 <HW_set_8bit_reg>:
    1db0:	7001      	strb	r1, [r0, #0]
    1db2:	4770      	bx	lr

00001db4 <HW_get_8bit_reg>:
    1db4:	7800      	ldrb	r0, [r0, #0]
    1db6:	4770      	bx	lr

00001db8 <HW_set_8bit_reg_field>:
    1db8:	b50e      	push	{r1, r2, r3, lr}
    1dba:	fa03 f301 	lsl.w	r3, r3, r1
    1dbe:	ea03 0302 	and.w	r3, r3, r2
    1dc2:	7801      	ldrb	r1, [r0, #0]
    1dc4:	ea6f 0202 	mvn.w	r2, r2
    1dc8:	ea01 0102 	and.w	r1, r1, r2
    1dcc:	ea41 0103 	orr.w	r1, r1, r3
    1dd0:	7001      	strb	r1, [r0, #0]
    1dd2:	bd0e      	pop	{r1, r2, r3, pc}

00001dd4 <HW_get_8bit_reg_field>:
    1dd4:	7800      	ldrb	r0, [r0, #0]
    1dd6:	ea00 0002 	and.w	r0, r0, r2
    1dda:	fa20 f001 	lsr.w	r0, r0, r1
    1dde:	4770      	bx	lr

00001de0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    1de0:	b480      	push	{r7}
    1de2:	b083      	sub	sp, #12
    1de4:	af00      	add	r7, sp, #0
    1de6:	4603      	mov	r3, r0
    1de8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1dea:	f24e 1300 	movw	r3, #57600	; 0xe100
    1dee:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1df2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1df6:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1dfa:	88f9      	ldrh	r1, [r7, #6]
    1dfc:	f001 011f 	and.w	r1, r1, #31
    1e00:	f04f 0001 	mov.w	r0, #1
    1e04:	fa00 f101 	lsl.w	r1, r0, r1
    1e08:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1e0c:	f107 070c 	add.w	r7, r7, #12
    1e10:	46bd      	mov	sp, r7
    1e12:	bc80      	pop	{r7}
    1e14:	4770      	bx	lr
    1e16:	bf00      	nop

00001e18 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    1e18:	b480      	push	{r7}
    1e1a:	b083      	sub	sp, #12
    1e1c:	af00      	add	r7, sp, #0
    1e1e:	4603      	mov	r3, r0
    1e20:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1e22:	f24e 1300 	movw	r3, #57600	; 0xe100
    1e26:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1e2a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1e2e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e32:	88f9      	ldrh	r1, [r7, #6]
    1e34:	f001 011f 	and.w	r1, r1, #31
    1e38:	f04f 0001 	mov.w	r0, #1
    1e3c:	fa00 f101 	lsl.w	r1, r0, r1
    1e40:	f102 0220 	add.w	r2, r2, #32
    1e44:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1e48:	f107 070c 	add.w	r7, r7, #12
    1e4c:	46bd      	mov	sp, r7
    1e4e:	bc80      	pop	{r7}
    1e50:	4770      	bx	lr
    1e52:	bf00      	nop

00001e54 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    1e54:	b480      	push	{r7}
    1e56:	b083      	sub	sp, #12
    1e58:	af00      	add	r7, sp, #0
    1e5a:	4603      	mov	r3, r0
    1e5c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1e5e:	f24e 1300 	movw	r3, #57600	; 0xe100
    1e62:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1e66:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    1e6a:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e6e:	88f9      	ldrh	r1, [r7, #6]
    1e70:	f001 011f 	and.w	r1, r1, #31
    1e74:	f04f 0001 	mov.w	r0, #1
    1e78:	fa00 f101 	lsl.w	r1, r0, r1
    1e7c:	f102 0260 	add.w	r2, r2, #96	; 0x60
    1e80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    1e84:	f107 070c 	add.w	r7, r7, #12
    1e88:	46bd      	mov	sp, r7
    1e8a:	bc80      	pop	{r7}
    1e8c:	4770      	bx	lr
    1e8e:	bf00      	nop

00001e90 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    1e90:	b580      	push	{r7, lr}
    1e92:	b088      	sub	sp, #32
    1e94:	af00      	add	r7, sp, #0
    1e96:	60f8      	str	r0, [r7, #12]
    1e98:	60b9      	str	r1, [r7, #8]
    1e9a:	4613      	mov	r3, r2
    1e9c:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
    1e9e:	f04f 0301 	mov.w	r3, #1
    1ea2:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
    1ea4:	f04f 0300 	mov.w	r3, #0
    1ea8:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1eaa:	68fa      	ldr	r2, [r7, #12]
    1eac:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    1eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1eb4:	429a      	cmp	r2, r3
    1eb6:	d007      	beq.n	1ec8 <MSS_UART_init+0x38>
    1eb8:	68fa      	ldr	r2, [r7, #12]
    1eba:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    1ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ec2:	429a      	cmp	r2, r3
    1ec4:	d000      	beq.n	1ec8 <MSS_UART_init+0x38>
    1ec6:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    1ec8:	68bb      	ldr	r3, [r7, #8]
    1eca:	2b00      	cmp	r3, #0
    1ecc:	d100      	bne.n	1ed0 <MSS_UART_init+0x40>
    1ece:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    1ed0:	f008 fa26 	bl	a320 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    1ed4:	68fa      	ldr	r2, [r7, #12]
    1ed6:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    1eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1ede:	429a      	cmp	r2, r3
    1ee0:	d12e      	bne.n	1f40 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
    1ee2:	68fb      	ldr	r3, [r7, #12]
    1ee4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1ee8:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1eea:	68fb      	ldr	r3, [r7, #12]
    1eec:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1ef0:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1ef2:	68fb      	ldr	r3, [r7, #12]
    1ef4:	f04f 020a 	mov.w	r2, #10
    1ef8:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1efa:	f240 03f0 	movw	r3, #240	; 0xf0
    1efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f02:	681b      	ldr	r3, [r3, #0]
    1f04:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1f06:	f242 0300 	movw	r3, #8192	; 0x2000
    1f0a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f0e:	f242 0200 	movw	r2, #8192	; 0x2000
    1f12:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f16:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1f1c:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
    1f1e:	f04f 000a 	mov.w	r0, #10
    1f22:	f7ff ff97 	bl	1e54 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1f26:	f242 0300 	movw	r3, #8192	; 0x2000
    1f2a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f2e:	f242 0200 	movw	r2, #8192	; 0x2000
    1f32:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f36:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f38:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1f3c:	631a      	str	r2, [r3, #48]	; 0x30
    1f3e:	e031      	b.n	1fa4 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1f40:	68fa      	ldr	r2, [r7, #12]
    1f42:	f240 0300 	movw	r3, #0
    1f46:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1f4a:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1f4c:	68fa      	ldr	r2, [r7, #12]
    1f4e:	f240 0300 	movw	r3, #0
    1f52:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1f56:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
    1f58:	68fb      	ldr	r3, [r7, #12]
    1f5a:	f04f 020b 	mov.w	r2, #11
    1f5e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
    1f60:	f240 03f4 	movw	r3, #244	; 0xf4
    1f64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1f68:	681b      	ldr	r3, [r3, #0]
    1f6a:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1f6c:	f242 0300 	movw	r3, #8192	; 0x2000
    1f70:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f74:	f242 0200 	movw	r2, #8192	; 0x2000
    1f78:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f7c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f7e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1f82:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
    1f84:	f04f 000b 	mov.w	r0, #11
    1f88:	f7ff ff64 	bl	1e54 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1f8c:	f242 0300 	movw	r3, #8192	; 0x2000
    1f90:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1f94:	f242 0200 	movw	r2, #8192	; 0x2000
    1f98:	f2ce 0204 	movt	r2, #57348	; 0xe004
    1f9c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    1f9e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1fa2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1fa4:	68fb      	ldr	r3, [r7, #12]
    1fa6:	681b      	ldr	r3, [r3, #0]
    1fa8:	f04f 0200 	mov.w	r2, #0
    1fac:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1fae:	68bb      	ldr	r3, [r7, #8]
    1fb0:	2b00      	cmp	r3, #0
    1fb2:	d021      	beq.n	1ff8 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1fb4:	69ba      	ldr	r2, [r7, #24]
    1fb6:	68bb      	ldr	r3, [r7, #8]
    1fb8:	fbb2 f3f3 	udiv	r3, r2, r3
    1fbc:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
    1fbe:	69fb      	ldr	r3, [r7, #28]
    1fc0:	f003 0308 	and.w	r3, r3, #8
    1fc4:	2b00      	cmp	r3, #0
    1fc6:	d006      	beq.n	1fd6 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1fc8:	69fb      	ldr	r3, [r7, #28]
    1fca:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1fce:	f103 0301 	add.w	r3, r3, #1
    1fd2:	61fb      	str	r3, [r7, #28]
    1fd4:	e003      	b.n	1fde <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
    1fd6:	69fb      	ldr	r3, [r7, #28]
    1fd8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    1fdc:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1fde:	69fa      	ldr	r2, [r7, #28]
    1fe0:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1fe4:	429a      	cmp	r2, r3
    1fe6:	d900      	bls.n	1fea <MSS_UART_init+0x15a>
    1fe8:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
    1fea:	69fa      	ldr	r2, [r7, #28]
    1fec:	f64f 73ff 	movw	r3, #65535	; 0xffff
    1ff0:	429a      	cmp	r2, r3
    1ff2:	d801      	bhi.n	1ff8 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
    1ff4:	69fb      	ldr	r3, [r7, #28]
    1ff6:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1ff8:	68fb      	ldr	r3, [r7, #12]
    1ffa:	685b      	ldr	r3, [r3, #4]
    1ffc:	f04f 0201 	mov.w	r2, #1
    2000:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    2004:	68fb      	ldr	r3, [r7, #12]
    2006:	681b      	ldr	r3, [r3, #0]
    2008:	8afa      	ldrh	r2, [r7, #22]
    200a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    200e:	b292      	uxth	r2, r2
    2010:	b2d2      	uxtb	r2, r2
    2012:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    2014:	68fb      	ldr	r3, [r7, #12]
    2016:	681b      	ldr	r3, [r3, #0]
    2018:	8afa      	ldrh	r2, [r7, #22]
    201a:	b2d2      	uxtb	r2, r2
    201c:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    201e:	68fb      	ldr	r3, [r7, #12]
    2020:	685b      	ldr	r3, [r3, #4]
    2022:	f04f 0200 	mov.w	r2, #0
    2026:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    202a:	68fb      	ldr	r3, [r7, #12]
    202c:	681b      	ldr	r3, [r3, #0]
    202e:	79fa      	ldrb	r2, [r7, #7]
    2030:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    2032:	68fb      	ldr	r3, [r7, #12]
    2034:	681b      	ldr	r3, [r3, #0]
    2036:	f04f 020e 	mov.w	r2, #14
    203a:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    203c:	68fb      	ldr	r3, [r7, #12]
    203e:	685b      	ldr	r3, [r3, #4]
    2040:	f04f 0200 	mov.w	r2, #0
    2044:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    2048:	68fb      	ldr	r3, [r7, #12]
    204a:	f04f 0200 	mov.w	r2, #0
    204e:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    2050:	68fb      	ldr	r3, [r7, #12]
    2052:	f04f 0200 	mov.w	r2, #0
    2056:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
    2058:	68fb      	ldr	r3, [r7, #12]
    205a:	f04f 0200 	mov.w	r2, #0
    205e:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    2060:	68fb      	ldr	r3, [r7, #12]
    2062:	f04f 0200 	mov.w	r2, #0
    2066:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
    2068:	68fa      	ldr	r2, [r7, #12]
    206a:	f242 6385 	movw	r3, #9861	; 0x2685
    206e:	f2c0 0300 	movt	r3, #0
    2072:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    2074:	68fb      	ldr	r3, [r7, #12]
    2076:	f04f 0200 	mov.w	r2, #0
    207a:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    207c:	68fb      	ldr	r3, [r7, #12]
    207e:	f04f 0200 	mov.w	r2, #0
    2082:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    2084:	68fb      	ldr	r3, [r7, #12]
    2086:	f04f 0200 	mov.w	r2, #0
    208a:	729a      	strb	r2, [r3, #10]
}
    208c:	f107 0720 	add.w	r7, r7, #32
    2090:	46bd      	mov	sp, r7
    2092:	bd80      	pop	{r7, pc}

00002094 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2094:	b480      	push	{r7}
    2096:	b089      	sub	sp, #36	; 0x24
    2098:	af00      	add	r7, sp, #0
    209a:	60f8      	str	r0, [r7, #12]
    209c:	60b9      	str	r1, [r7, #8]
    209e:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
    20a0:	f04f 0300 	mov.w	r3, #0
    20a4:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    20a6:	68fa      	ldr	r2, [r7, #12]
    20a8:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    20ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20b0:	429a      	cmp	r2, r3
    20b2:	d007      	beq.n	20c4 <MSS_UART_polled_tx+0x30>
    20b4:	68fa      	ldr	r2, [r7, #12]
    20b6:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    20ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20be:	429a      	cmp	r2, r3
    20c0:	d000      	beq.n	20c4 <MSS_UART_polled_tx+0x30>
    20c2:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    20c4:	68bb      	ldr	r3, [r7, #8]
    20c6:	2b00      	cmp	r3, #0
    20c8:	d100      	bne.n	20cc <MSS_UART_polled_tx+0x38>
    20ca:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    20cc:	687b      	ldr	r3, [r7, #4]
    20ce:	2b00      	cmp	r3, #0
    20d0:	d100      	bne.n	20d4 <MSS_UART_polled_tx+0x40>
    20d2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    20d4:	68fa      	ldr	r2, [r7, #12]
    20d6:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    20da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20de:	429a      	cmp	r2, r3
    20e0:	d006      	beq.n	20f0 <MSS_UART_polled_tx+0x5c>
    20e2:	68fa      	ldr	r2, [r7, #12]
    20e4:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    20e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ec:	429a      	cmp	r2, r3
    20ee:	d13d      	bne.n	216c <MSS_UART_polled_tx+0xd8>
    20f0:	68bb      	ldr	r3, [r7, #8]
    20f2:	2b00      	cmp	r3, #0
    20f4:	d03a      	beq.n	216c <MSS_UART_polled_tx+0xd8>
    20f6:	687b      	ldr	r3, [r7, #4]
    20f8:	2b00      	cmp	r3, #0
    20fa:	d037      	beq.n	216c <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    20fc:	68fb      	ldr	r3, [r7, #12]
    20fe:	681b      	ldr	r3, [r3, #0]
    2100:	7d1b      	ldrb	r3, [r3, #20]
    2102:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
    2104:	68fb      	ldr	r3, [r7, #12]
    2106:	7a9a      	ldrb	r2, [r3, #10]
    2108:	7efb      	ldrb	r3, [r7, #27]
    210a:	ea42 0303 	orr.w	r3, r2, r3
    210e:	b2da      	uxtb	r2, r3
    2110:	68fb      	ldr	r3, [r7, #12]
    2112:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    2114:	7efb      	ldrb	r3, [r7, #27]
    2116:	f003 0320 	and.w	r3, r3, #32
    211a:	2b00      	cmp	r3, #0
    211c:	d023      	beq.n	2166 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
    211e:	f04f 0310 	mov.w	r3, #16
    2122:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    2124:	687b      	ldr	r3, [r7, #4]
    2126:	2b0f      	cmp	r3, #15
    2128:	d801      	bhi.n	212e <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
    212a:	687b      	ldr	r3, [r7, #4]
    212c:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    212e:	f04f 0300 	mov.w	r3, #0
    2132:	617b      	str	r3, [r7, #20]
    2134:	e00e      	b.n	2154 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    2136:	68fb      	ldr	r3, [r7, #12]
    2138:	681b      	ldr	r3, [r3, #0]
    213a:	68b9      	ldr	r1, [r7, #8]
    213c:	693a      	ldr	r2, [r7, #16]
    213e:	440a      	add	r2, r1
    2140:	7812      	ldrb	r2, [r2, #0]
    2142:	701a      	strb	r2, [r3, #0]
    2144:	693b      	ldr	r3, [r7, #16]
    2146:	f103 0301 	add.w	r3, r3, #1
    214a:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    214c:	697b      	ldr	r3, [r7, #20]
    214e:	f103 0301 	add.w	r3, r3, #1
    2152:	617b      	str	r3, [r7, #20]
    2154:	697a      	ldr	r2, [r7, #20]
    2156:	69fb      	ldr	r3, [r7, #28]
    2158:	429a      	cmp	r2, r3
    215a:	d3ec      	bcc.n	2136 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    215c:	687a      	ldr	r2, [r7, #4]
    215e:	697b      	ldr	r3, [r7, #20]
    2160:	ebc3 0302 	rsb	r3, r3, r2
    2164:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
    2166:	687b      	ldr	r3, [r7, #4]
    2168:	2b00      	cmp	r3, #0
    216a:	d1c7      	bne.n	20fc <MSS_UART_polled_tx+0x68>
    }
}
    216c:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2170:	46bd      	mov	sp, r7
    2172:	bc80      	pop	{r7}
    2174:	4770      	bx	lr
    2176:	bf00      	nop

00002178 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
    2178:	b480      	push	{r7}
    217a:	b087      	sub	sp, #28
    217c:	af00      	add	r7, sp, #0
    217e:	6078      	str	r0, [r7, #4]
    2180:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
    2182:	f04f 0300 	mov.w	r3, #0
    2186:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2188:	687a      	ldr	r2, [r7, #4]
    218a:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    218e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2192:	429a      	cmp	r2, r3
    2194:	d007      	beq.n	21a6 <MSS_UART_polled_tx_string+0x2e>
    2196:	687a      	ldr	r2, [r7, #4]
    2198:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    219c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a0:	429a      	cmp	r2, r3
    21a2:	d000      	beq.n	21a6 <MSS_UART_polled_tx_string+0x2e>
    21a4:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
    21a6:	683b      	ldr	r3, [r7, #0]
    21a8:	2b00      	cmp	r3, #0
    21aa:	d100      	bne.n	21ae <MSS_UART_polled_tx_string+0x36>
    21ac:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    21ae:	687a      	ldr	r2, [r7, #4]
    21b0:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    21b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b8:	429a      	cmp	r2, r3
    21ba:	d006      	beq.n	21ca <MSS_UART_polled_tx_string+0x52>
    21bc:	687a      	ldr	r2, [r7, #4]
    21be:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    21c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21c6:	429a      	cmp	r2, r3
    21c8:	d138      	bne.n	223c <MSS_UART_polled_tx_string+0xc4>
    21ca:	683b      	ldr	r3, [r7, #0]
    21cc:	2b00      	cmp	r3, #0
    21ce:	d035      	beq.n	223c <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
    21d0:	683a      	ldr	r2, [r7, #0]
    21d2:	68bb      	ldr	r3, [r7, #8]
    21d4:	4413      	add	r3, r2
    21d6:	781b      	ldrb	r3, [r3, #0]
    21d8:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    21da:	e02c      	b.n	2236 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
    21dc:	687b      	ldr	r3, [r7, #4]
    21de:	681b      	ldr	r3, [r3, #0]
    21e0:	7d1b      	ldrb	r3, [r3, #20]
    21e2:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
    21e4:	687b      	ldr	r3, [r7, #4]
    21e6:	7a9a      	ldrb	r2, [r3, #10]
    21e8:	7dfb      	ldrb	r3, [r7, #23]
    21ea:	ea42 0303 	orr.w	r3, r2, r3
    21ee:	b2da      	uxtb	r2, r3
    21f0:	687b      	ldr	r3, [r7, #4]
    21f2:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
    21f4:	7dfb      	ldrb	r3, [r7, #23]
    21f6:	f003 0320 	and.w	r3, r3, #32
    21fa:	2b00      	cmp	r3, #0
    21fc:	d0ee      	beq.n	21dc <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
    21fe:	f04f 0300 	mov.w	r3, #0
    2202:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    2204:	e011      	b.n	222a <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
    2206:	687b      	ldr	r3, [r7, #4]
    2208:	681b      	ldr	r3, [r3, #0]
    220a:	693a      	ldr	r2, [r7, #16]
    220c:	b2d2      	uxtb	r2, r2
    220e:	701a      	strb	r2, [r3, #0]
                ++fill_size;
    2210:	68fb      	ldr	r3, [r7, #12]
    2212:	f103 0301 	add.w	r3, r3, #1
    2216:	60fb      	str	r3, [r7, #12]
                char_idx++;
    2218:	68bb      	ldr	r3, [r7, #8]
    221a:	f103 0301 	add.w	r3, r3, #1
    221e:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
    2220:	683a      	ldr	r2, [r7, #0]
    2222:	68bb      	ldr	r3, [r7, #8]
    2224:	4413      	add	r3, r2
    2226:	781b      	ldrb	r3, [r3, #0]
    2228:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
    222a:	693b      	ldr	r3, [r7, #16]
    222c:	2b00      	cmp	r3, #0
    222e:	d002      	beq.n	2236 <MSS_UART_polled_tx_string+0xbe>
    2230:	68fb      	ldr	r3, [r7, #12]
    2232:	2b0f      	cmp	r3, #15
    2234:	d9e7      	bls.n	2206 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
    2236:	693b      	ldr	r3, [r7, #16]
    2238:	2b00      	cmp	r3, #0
    223a:	d1cf      	bne.n	21dc <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
    223c:	f107 071c 	add.w	r7, r7, #28
    2240:	46bd      	mov	sp, r7
    2242:	bc80      	pop	{r7}
    2244:	4770      	bx	lr
    2246:	bf00      	nop

00002248 <MSS_UART_irq_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    2248:	b580      	push	{r7, lr}
    224a:	b084      	sub	sp, #16
    224c:	af00      	add	r7, sp, #0
    224e:	60f8      	str	r0, [r7, #12]
    2250:	60b9      	str	r1, [r7, #8]
    2252:	607a      	str	r2, [r7, #4]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2254:	68fa      	ldr	r2, [r7, #12]
    2256:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    225a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    225e:	429a      	cmp	r2, r3
    2260:	d007      	beq.n	2272 <MSS_UART_irq_tx+0x2a>
    2262:	68fa      	ldr	r2, [r7, #12]
    2264:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    226c:	429a      	cmp	r2, r3
    226e:	d000      	beq.n	2272 <MSS_UART_irq_tx+0x2a>
    2270:	be00      	bkpt	0x0000
    ASSERT( pbuff != ((uint8_t *)0) );
    2272:	68bb      	ldr	r3, [r7, #8]
    2274:	2b00      	cmp	r3, #0
    2276:	d100      	bne.n	227a <MSS_UART_irq_tx+0x32>
    2278:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    227a:	687b      	ldr	r3, [r7, #4]
    227c:	2b00      	cmp	r3, #0
    227e:	d100      	bne.n	2282 <MSS_UART_irq_tx+0x3a>
    2280:	be00      	bkpt	0x0000

    if ( ( tx_size > 0U ) && ( pbuff != ((uint8_t *)0) ) &&
    2282:	687b      	ldr	r3, [r7, #4]
    2284:	2b00      	cmp	r3, #0
    2286:	d032      	beq.n	22ee <MSS_UART_irq_tx+0xa6>
    2288:	68bb      	ldr	r3, [r7, #8]
    228a:	2b00      	cmp	r3, #0
    228c:	d02f      	beq.n	22ee <MSS_UART_irq_tx+0xa6>
       ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) )
    228e:	68fa      	ldr	r2, [r7, #12]
    2290:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2298:	429a      	cmp	r2, r3
    229a:	d006      	beq.n	22aa <MSS_UART_irq_tx+0x62>
    229c:	68fa      	ldr	r2, [r7, #12]
    229e:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    22a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    22a6:	429a      	cmp	r2, r3
    22a8:	d121      	bne.n	22ee <MSS_UART_irq_tx+0xa6>
    {
        /*Initialise the transmit info for the UART instance with the arguments.*/
        this_uart->tx_buffer = pbuff;
    22aa:	68fb      	ldr	r3, [r7, #12]
    22ac:	68ba      	ldr	r2, [r7, #8]
    22ae:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = tx_size;
    22b0:	68fb      	ldr	r3, [r7, #12]
    22b2:	687a      	ldr	r2, [r7, #4]
    22b4:	611a      	str	r2, [r3, #16]
        this_uart->tx_idx = (uint16_t)0;
    22b6:	68fb      	ldr	r3, [r7, #12]
    22b8:	f04f 0200 	mov.w	r2, #0
    22bc:	615a      	str	r2, [r3, #20]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    22be:	68fb      	ldr	r3, [r7, #12]
    22c0:	891b      	ldrh	r3, [r3, #8]
    22c2:	b21b      	sxth	r3, r3
    22c4:	4618      	mov	r0, r3
    22c6:	f7ff fdc5 	bl	1e54 <NVIC_ClearPendingIRQ>

        /* assign default handler for data transfer */
        this_uart->tx_handler = default_tx_handler;
    22ca:	68fa      	ldr	r2, [r7, #12]
    22cc:	f242 6385 	movw	r3, #9861	; 0x2685
    22d0:	f2c0 0300 	movt	r3, #0
    22d4:	6213      	str	r3, [r2, #32]

        /* enables TX interrupt */
        this_uart->hw_reg_bit->IER_ETBEI = (uint32_t)1;
    22d6:	68fb      	ldr	r3, [r7, #12]
    22d8:	685b      	ldr	r3, [r3, #4]
    22da:	f04f 0201 	mov.w	r2, #1
    22de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    22e2:	68fb      	ldr	r3, [r7, #12]
    22e4:	891b      	ldrh	r3, [r3, #8]
    22e6:	b21b      	sxth	r3, r3
    22e8:	4618      	mov	r0, r3
    22ea:	f7ff fd79 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    22ee:	f107 0710 	add.w	r7, r7, #16
    22f2:	46bd      	mov	sp, r7
    22f4:	bd80      	pop	{r7, pc}
    22f6:	bf00      	nop

000022f8 <MSS_UART_tx_complete>:
int8_t
MSS_UART_tx_complete
(
    mss_uart_instance_t * this_uart
)
{
    22f8:	b480      	push	{r7}
    22fa:	b085      	sub	sp, #20
    22fc:	af00      	add	r7, sp, #0
    22fe:	6078      	str	r0, [r7, #4]
    int8_t ret_value = 0;
    2300:	f04f 0300 	mov.w	r3, #0
    2304:	73bb      	strb	r3, [r7, #14]
    uint8_t status = 0U;
    2306:	f04f 0300 	mov.w	r3, #0
    230a:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    230c:	687a      	ldr	r2, [r7, #4]
    230e:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2312:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2316:	429a      	cmp	r2, r3
    2318:	d007      	beq.n	232a <MSS_UART_tx_complete+0x32>
    231a:	687a      	ldr	r2, [r7, #4]
    231c:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2324:	429a      	cmp	r2, r3
    2326:	d000      	beq.n	232a <MSS_UART_tx_complete+0x32>
    2328:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    232a:	687a      	ldr	r2, [r7, #4]
    232c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2334:	429a      	cmp	r2, r3
    2336:	d006      	beq.n	2346 <MSS_UART_tx_complete+0x4e>
    2338:	687a      	ldr	r2, [r7, #4]
    233a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    233e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2342:	429a      	cmp	r2, r3
    2344:	d117      	bne.n	2376 <MSS_UART_tx_complete+0x7e>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2346:	687b      	ldr	r3, [r7, #4]
    2348:	681b      	ldr	r3, [r3, #0]
    234a:	7d1b      	ldrb	r3, [r3, #20]
    234c:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    234e:	687b      	ldr	r3, [r7, #4]
    2350:	7a9a      	ldrb	r2, [r3, #10]
    2352:	7bfb      	ldrb	r3, [r7, #15]
    2354:	ea42 0303 	orr.w	r3, r2, r3
    2358:	b2da      	uxtb	r2, r3
    235a:	687b      	ldr	r3, [r7, #4]
    235c:	729a      	strb	r2, [r3, #10]

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    235e:	687b      	ldr	r3, [r7, #4]
    2360:	691b      	ldr	r3, [r3, #16]
    2362:	2b00      	cmp	r3, #0
    2364:	d107      	bne.n	2376 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
    2366:	7bfb      	ldrb	r3, [r7, #15]
    2368:	f003 0340 	and.w	r3, r3, #64	; 0x40
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        if ( ( TX_COMPLETE == this_uart->tx_buff_size ) &&
    236c:	2b00      	cmp	r3, #0
    236e:	d002      	beq.n	2376 <MSS_UART_tx_complete+0x7e>
             ( status & MSS_UART_TEMT ) )
        {
            ret_value = (int8_t)1;
    2370:	f04f 0301 	mov.w	r3, #1
    2374:	73bb      	strb	r3, [r7, #14]
        }
    }
    return ret_value;
    2376:	7bbb      	ldrb	r3, [r7, #14]
    2378:	b25b      	sxtb	r3, r3
}
    237a:	4618      	mov	r0, r3
    237c:	f107 0714 	add.w	r7, r7, #20
    2380:	46bd      	mov	sp, r7
    2382:	bc80      	pop	{r7}
    2384:	4770      	bx	lr
    2386:	bf00      	nop

00002388 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    2388:	b480      	push	{r7}
    238a:	b087      	sub	sp, #28
    238c:	af00      	add	r7, sp, #0
    238e:	60f8      	str	r0, [r7, #12]
    2390:	60b9      	str	r1, [r7, #8]
    2392:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
    2394:	f04f 0300 	mov.w	r3, #0
    2398:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
    239a:	f04f 0300 	mov.w	r3, #0
    239e:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    23a0:	68fa      	ldr	r2, [r7, #12]
    23a2:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    23a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23aa:	429a      	cmp	r2, r3
    23ac:	d007      	beq.n	23be <MSS_UART_get_rx+0x36>
    23ae:	68fa      	ldr	r2, [r7, #12]
    23b0:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    23b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23b8:	429a      	cmp	r2, r3
    23ba:	d000      	beq.n	23be <MSS_UART_get_rx+0x36>
    23bc:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    23be:	68bb      	ldr	r3, [r7, #8]
    23c0:	2b00      	cmp	r3, #0
    23c2:	d100      	bne.n	23c6 <MSS_UART_get_rx+0x3e>
    23c4:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    23c6:	687b      	ldr	r3, [r7, #4]
    23c8:	2b00      	cmp	r3, #0
    23ca:	d100      	bne.n	23ce <MSS_UART_get_rx+0x46>
    23cc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    23ce:	68fa      	ldr	r2, [r7, #12]
    23d0:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    23d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23d8:	429a      	cmp	r2, r3
    23da:	d006      	beq.n	23ea <MSS_UART_get_rx+0x62>
    23dc:	68fa      	ldr	r2, [r7, #12]
    23de:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    23e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    23e6:	429a      	cmp	r2, r3
    23e8:	d134      	bne.n	2454 <MSS_UART_get_rx+0xcc>
    23ea:	68bb      	ldr	r3, [r7, #8]
    23ec:	2b00      	cmp	r3, #0
    23ee:	d031      	beq.n	2454 <MSS_UART_get_rx+0xcc>
    23f0:	687b      	ldr	r3, [r7, #4]
    23f2:	2b00      	cmp	r3, #0
    23f4:	d02e      	beq.n	2454 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    23f6:	68fb      	ldr	r3, [r7, #12]
    23f8:	681b      	ldr	r3, [r3, #0]
    23fa:	7d1b      	ldrb	r3, [r3, #20]
    23fc:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    23fe:	68fb      	ldr	r3, [r7, #12]
    2400:	7a9a      	ldrb	r2, [r3, #10]
    2402:	7dfb      	ldrb	r3, [r7, #23]
    2404:	ea42 0303 	orr.w	r3, r2, r3
    2408:	b2da      	uxtb	r2, r3
    240a:	68fb      	ldr	r3, [r7, #12]
    240c:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    240e:	e017      	b.n	2440 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    2410:	68ba      	ldr	r2, [r7, #8]
    2412:	693b      	ldr	r3, [r7, #16]
    2414:	4413      	add	r3, r2
    2416:	68fa      	ldr	r2, [r7, #12]
    2418:	6812      	ldr	r2, [r2, #0]
    241a:	7812      	ldrb	r2, [r2, #0]
    241c:	b2d2      	uxtb	r2, r2
    241e:	701a      	strb	r2, [r3, #0]
            ++rx_size;
    2420:	693b      	ldr	r3, [r7, #16]
    2422:	f103 0301 	add.w	r3, r3, #1
    2426:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
    2428:	68fb      	ldr	r3, [r7, #12]
    242a:	681b      	ldr	r3, [r3, #0]
    242c:	7d1b      	ldrb	r3, [r3, #20]
    242e:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
    2430:	68fb      	ldr	r3, [r7, #12]
    2432:	7a9a      	ldrb	r2, [r3, #10]
    2434:	7dfb      	ldrb	r3, [r7, #23]
    2436:	ea42 0303 	orr.w	r3, r2, r3
    243a:	b2da      	uxtb	r2, r3
    243c:	68fb      	ldr	r3, [r7, #12]
    243e:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    2440:	7dfb      	ldrb	r3, [r7, #23]
    2442:	f003 0301 	and.w	r3, r3, #1
    2446:	b2db      	uxtb	r3, r3
    2448:	2b00      	cmp	r3, #0
    244a:	d003      	beq.n	2454 <MSS_UART_get_rx+0xcc>
    244c:	693a      	ldr	r2, [r7, #16]
    244e:	687b      	ldr	r3, [r7, #4]
    2450:	429a      	cmp	r2, r3
    2452:	d3dd      	bcc.n	2410 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
    2454:	693b      	ldr	r3, [r7, #16]
}
    2456:	4618      	mov	r0, r3
    2458:	f107 071c 	add.w	r7, r7, #28
    245c:	46bd      	mov	sp, r7
    245e:	bc80      	pop	{r7}
    2460:	4770      	bx	lr
    2462:	bf00      	nop

00002464 <MSS_UART_enable_irq>:
MSS_UART_enable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    2464:	b580      	push	{r7, lr}
    2466:	b082      	sub	sp, #8
    2468:	af00      	add	r7, sp, #0
    246a:	6078      	str	r0, [r7, #4]
    246c:	460b      	mov	r3, r1
    246e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2470:	687a      	ldr	r2, [r7, #4]
    2472:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    247a:	429a      	cmp	r2, r3
    247c:	d007      	beq.n	248e <MSS_UART_enable_irq+0x2a>
    247e:	687a      	ldr	r2, [r7, #4]
    2480:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2488:	429a      	cmp	r2, r3
    248a:	d000      	beq.n	248e <MSS_UART_enable_irq+0x2a>
    248c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    248e:	687a      	ldr	r2, [r7, #4]
    2490:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2498:	429a      	cmp	r2, r3
    249a:	d006      	beq.n	24aa <MSS_UART_enable_irq+0x46>
    249c:	687a      	ldr	r2, [r7, #4]
    249e:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    24a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24a6:	429a      	cmp	r2, r3
    24a8:	d116      	bne.n	24d8 <MSS_UART_enable_irq+0x74>
    {
        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    24aa:	687b      	ldr	r3, [r7, #4]
    24ac:	891b      	ldrh	r3, [r3, #8]
    24ae:	b21b      	sxth	r3, r3
    24b0:	4618      	mov	r0, r3
    24b2:	f7ff fccf 	bl	1e54 <NVIC_ClearPendingIRQ>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER |= irq_mask;
    24b6:	687b      	ldr	r3, [r7, #4]
    24b8:	681b      	ldr	r3, [r3, #0]
    24ba:	687a      	ldr	r2, [r7, #4]
    24bc:	6812      	ldr	r2, [r2, #0]
    24be:	7912      	ldrb	r2, [r2, #4]
    24c0:	b2d1      	uxtb	r1, r2
    24c2:	78fa      	ldrb	r2, [r7, #3]
    24c4:	ea41 0202 	orr.w	r2, r1, r2
    24c8:	b2d2      	uxtb	r2, r2
    24ca:	711a      	strb	r2, [r3, #4]

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    24cc:	687b      	ldr	r3, [r7, #4]
    24ce:	891b      	ldrh	r3, [r3, #8]
    24d0:	b21b      	sxth	r3, r3
    24d2:	4618      	mov	r0, r3
    24d4:	f7ff fc84 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    24d8:	f107 0708 	add.w	r7, r7, #8
    24dc:	46bd      	mov	sp, r7
    24de:	bd80      	pop	{r7, pc}

000024e0 <MSS_UART_disable_irq>:
MSS_UART_disable_irq
(
    mss_uart_instance_t * this_uart,
    uint8_t irq_mask
)
{
    24e0:	b580      	push	{r7, lr}
    24e2:	b082      	sub	sp, #8
    24e4:	af00      	add	r7, sp, #0
    24e6:	6078      	str	r0, [r7, #4]
    24e8:	460b      	mov	r3, r1
    24ea:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    24ec:	687a      	ldr	r2, [r7, #4]
    24ee:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    24f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    24f6:	429a      	cmp	r2, r3
    24f8:	d007      	beq.n	250a <MSS_UART_disable_irq+0x2a>
    24fa:	687a      	ldr	r2, [r7, #4]
    24fc:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2500:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2504:	429a      	cmp	r2, r3
    2506:	d000      	beq.n	250a <MSS_UART_disable_irq+0x2a>
    2508:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    250a:	687a      	ldr	r2, [r7, #4]
    250c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2514:	429a      	cmp	r2, r3
    2516:	d006      	beq.n	2526 <MSS_UART_disable_irq+0x46>
    2518:	687a      	ldr	r2, [r7, #4]
    251a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    251e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2522:	429a      	cmp	r2, r3
    2524:	d11c      	bne.n	2560 <MSS_UART_disable_irq+0x80>
         * bit 0 - Receive Data Available Interrupt
         * bit 1 - Transmitter Holding  Register Empty Interrupt
         * bit 2 - Receiver Line Status Interrupt
         * bit 3 - Modem Status Interrupt
         */
        this_uart->hw_reg->IER &= ( (uint8_t)~irq_mask );
    2526:	687b      	ldr	r3, [r7, #4]
    2528:	681b      	ldr	r3, [r3, #0]
    252a:	687a      	ldr	r2, [r7, #4]
    252c:	6812      	ldr	r2, [r2, #0]
    252e:	7912      	ldrb	r2, [r2, #4]
    2530:	b2d1      	uxtb	r1, r2
    2532:	78fa      	ldrb	r2, [r7, #3]
    2534:	ea6f 0202 	mvn.w	r2, r2
    2538:	b2d2      	uxtb	r2, r2
    253a:	ea01 0202 	and.w	r2, r1, r2
    253e:	b2d2      	uxtb	r2, r2
    2540:	711a      	strb	r2, [r3, #4]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2542:	687b      	ldr	r3, [r7, #4]
    2544:	891b      	ldrh	r3, [r3, #8]
    2546:	b21b      	sxth	r3, r3
    2548:	4618      	mov	r0, r3
    254a:	f7ff fc83 	bl	1e54 <NVIC_ClearPendingIRQ>

        if( irq_mask == IIRF_MASK )
    254e:	78fb      	ldrb	r3, [r7, #3]
    2550:	2b0f      	cmp	r3, #15
    2552:	d105      	bne.n	2560 <MSS_UART_disable_irq+0x80>
        {
            /* Disable UART instance interrupt in Cortex-M3 NVIC. */
            NVIC_DisableIRQ( this_uart->irqn );
    2554:	687b      	ldr	r3, [r7, #4]
    2556:	891b      	ldrh	r3, [r3, #8]
    2558:	b21b      	sxth	r3, r3
    255a:	4618      	mov	r0, r3
    255c:	f7ff fc5c 	bl	1e18 <NVIC_DisableIRQ>

        }
    }
}
    2560:	f107 0708 	add.w	r7, r7, #8
    2564:	46bd      	mov	sp, r7
    2566:	bd80      	pop	{r7, pc}

00002568 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    2568:	b580      	push	{r7, lr}
    256a:	b084      	sub	sp, #16
    256c:	af00      	add	r7, sp, #0
    256e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2570:	687a      	ldr	r2, [r7, #4]
    2572:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2576:	f2c2 0300 	movt	r3, #8192	; 0x2000
    257a:	429a      	cmp	r2, r3
    257c:	d007      	beq.n	258e <MSS_UART_isr+0x26>
    257e:	687a      	ldr	r2, [r7, #4]
    2580:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2584:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2588:	429a      	cmp	r2, r3
    258a:	d000      	beq.n	258e <MSS_UART_isr+0x26>
    258c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    258e:	687a      	ldr	r2, [r7, #4]
    2590:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2598:	429a      	cmp	r2, r3
    259a:	d006      	beq.n	25aa <MSS_UART_isr+0x42>
    259c:	687a      	ldr	r2, [r7, #4]
    259e:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    25a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    25a6:	429a      	cmp	r2, r3
    25a8:	d167      	bne.n	267a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    25aa:	687b      	ldr	r3, [r7, #4]
    25ac:	681b      	ldr	r3, [r3, #0]
    25ae:	7a1b      	ldrb	r3, [r3, #8]
    25b0:	b2db      	uxtb	r3, r3
    25b2:	f003 030f 	and.w	r3, r3, #15
    25b6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
    25b8:	7bfb      	ldrb	r3, [r7, #15]
    25ba:	2b0c      	cmp	r3, #12
    25bc:	d854      	bhi.n	2668 <MSS_UART_isr+0x100>
    25be:	a201      	add	r2, pc, #4	; (adr r2, 25c4 <MSS_UART_isr+0x5c>)
    25c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    25c4:	000025f9 	.word	0x000025f9
    25c8:	00002669 	.word	0x00002669
    25cc:	00002615 	.word	0x00002615
    25d0:	00002669 	.word	0x00002669
    25d4:	00002631 	.word	0x00002631
    25d8:	00002669 	.word	0x00002669
    25dc:	0000264d 	.word	0x0000264d
    25e0:	00002669 	.word	0x00002669
    25e4:	00002669 	.word	0x00002669
    25e8:	00002669 	.word	0x00002669
    25ec:	00002669 	.word	0x00002669
    25f0:	00002669 	.word	0x00002669
    25f4:	00002631 	.word	0x00002631
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    25f8:	687b      	ldr	r3, [r7, #4]
    25fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    25fc:	2b00      	cmp	r3, #0
    25fe:	d100      	bne.n	2602 <MSS_UART_isr+0x9a>
    2600:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
    2602:	687b      	ldr	r3, [r7, #4]
    2604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    2606:	2b00      	cmp	r3, #0
    2608:	d030      	beq.n	266c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    260a:	687b      	ldr	r3, [r7, #4]
    260c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    260e:	6878      	ldr	r0, [r7, #4]
    2610:	4798      	blx	r3
                }
            }
            break;
    2612:	e032      	b.n	267a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    2614:	687b      	ldr	r3, [r7, #4]
    2616:	6a1b      	ldr	r3, [r3, #32]
    2618:	2b00      	cmp	r3, #0
    261a:	d100      	bne.n	261e <MSS_UART_isr+0xb6>
    261c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
    261e:	687b      	ldr	r3, [r7, #4]
    2620:	6a1b      	ldr	r3, [r3, #32]
    2622:	2b00      	cmp	r3, #0
    2624:	d024      	beq.n	2670 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
    2626:	687b      	ldr	r3, [r7, #4]
    2628:	6a1b      	ldr	r3, [r3, #32]
    262a:	6878      	ldr	r0, [r7, #4]
    262c:	4798      	blx	r3
                }
            }
            break;
    262e:	e024      	b.n	267a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    2630:	687b      	ldr	r3, [r7, #4]
    2632:	69db      	ldr	r3, [r3, #28]
    2634:	2b00      	cmp	r3, #0
    2636:	d100      	bne.n	263a <MSS_UART_isr+0xd2>
    2638:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
    263a:	687b      	ldr	r3, [r7, #4]
    263c:	69db      	ldr	r3, [r3, #28]
    263e:	2b00      	cmp	r3, #0
    2640:	d018      	beq.n	2674 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
    2642:	687b      	ldr	r3, [r7, #4]
    2644:	69db      	ldr	r3, [r3, #28]
    2646:	6878      	ldr	r0, [r7, #4]
    2648:	4798      	blx	r3
                }
            }
            break;
    264a:	e016      	b.n	267a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    264c:	687b      	ldr	r3, [r7, #4]
    264e:	699b      	ldr	r3, [r3, #24]
    2650:	2b00      	cmp	r3, #0
    2652:	d100      	bne.n	2656 <MSS_UART_isr+0xee>
    2654:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
    2656:	687b      	ldr	r3, [r7, #4]
    2658:	699b      	ldr	r3, [r3, #24]
    265a:	2b00      	cmp	r3, #0
    265c:	d00c      	beq.n	2678 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
    265e:	687b      	ldr	r3, [r7, #4]
    2660:	699b      	ldr	r3, [r3, #24]
    2662:	6878      	ldr	r0, [r7, #4]
    2664:	4798      	blx	r3
                }
            }
            break;
    2666:	e008      	b.n	267a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    2668:	be00      	bkpt	0x0000
    266a:	e006      	b.n	267a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
    266c:	bf00      	nop
    266e:	e004      	b.n	267a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
    2670:	bf00      	nop
    2672:	e002      	b.n	267a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
    2674:	bf00      	nop
    2676:	e000      	b.n	267a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
    2678:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
    267a:	f107 0710 	add.w	r7, r7, #16
    267e:	46bd      	mov	sp, r7
    2680:	bd80      	pop	{r7, pc}
    2682:	bf00      	nop

00002684 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    2684:	b480      	push	{r7}
    2686:	b087      	sub	sp, #28
    2688:	af00      	add	r7, sp, #0
    268a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    268c:	687a      	ldr	r2, [r7, #4]
    268e:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2696:	429a      	cmp	r2, r3
    2698:	d007      	beq.n	26aa <default_tx_handler+0x26>
    269a:	687a      	ldr	r2, [r7, #4]
    269c:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    26a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26a4:	429a      	cmp	r2, r3
    26a6:	d000      	beq.n	26aa <default_tx_handler+0x26>
    26a8:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    26aa:	687b      	ldr	r3, [r7, #4]
    26ac:	68db      	ldr	r3, [r3, #12]
    26ae:	2b00      	cmp	r3, #0
    26b0:	d100      	bne.n	26b4 <default_tx_handler+0x30>
    26b2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    26b4:	687b      	ldr	r3, [r7, #4]
    26b6:	691b      	ldr	r3, [r3, #16]
    26b8:	2b00      	cmp	r3, #0
    26ba:	d100      	bne.n	26be <default_tx_handler+0x3a>
    26bc:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    26be:	687a      	ldr	r2, [r7, #4]
    26c0:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    26c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26c8:	429a      	cmp	r2, r3
    26ca:	d006      	beq.n	26da <default_tx_handler+0x56>
    26cc:	687a      	ldr	r2, [r7, #4]
    26ce:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    26d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    26d6:	429a      	cmp	r2, r3
    26d8:	d152      	bne.n	2780 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
    26da:	687b      	ldr	r3, [r7, #4]
    26dc:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    26de:	2b00      	cmp	r3, #0
    26e0:	d04e      	beq.n	2780 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    26e2:	687b      	ldr	r3, [r7, #4]
    26e4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    26e6:	2b00      	cmp	r3, #0
    26e8:	d04a      	beq.n	2780 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    26ea:	687b      	ldr	r3, [r7, #4]
    26ec:	681b      	ldr	r3, [r3, #0]
    26ee:	7d1b      	ldrb	r3, [r3, #20]
    26f0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
    26f2:	687b      	ldr	r3, [r7, #4]
    26f4:	7a9a      	ldrb	r2, [r3, #10]
    26f6:	7afb      	ldrb	r3, [r7, #11]
    26f8:	ea42 0303 	orr.w	r3, r2, r3
    26fc:	b2da      	uxtb	r2, r3
    26fe:	687b      	ldr	r3, [r7, #4]
    2700:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    2702:	7afb      	ldrb	r3, [r7, #11]
    2704:	f003 0320 	and.w	r3, r3, #32
    2708:	2b00      	cmp	r3, #0
    270a:	d029      	beq.n	2760 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
    270c:	f04f 0310 	mov.w	r3, #16
    2710:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    2712:	687b      	ldr	r3, [r7, #4]
    2714:	691a      	ldr	r2, [r3, #16]
    2716:	687b      	ldr	r3, [r7, #4]
    2718:	695b      	ldr	r3, [r3, #20]
    271a:	ebc3 0302 	rsb	r3, r3, r2
    271e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    2720:	697b      	ldr	r3, [r7, #20]
    2722:	2b0f      	cmp	r3, #15
    2724:	d801      	bhi.n	272a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
    2726:	697b      	ldr	r3, [r7, #20]
    2728:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    272a:	f04f 0300 	mov.w	r3, #0
    272e:	60fb      	str	r3, [r7, #12]
    2730:	e012      	b.n	2758 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    2732:	687b      	ldr	r3, [r7, #4]
    2734:	681b      	ldr	r3, [r3, #0]
    2736:	687a      	ldr	r2, [r7, #4]
    2738:	68d1      	ldr	r1, [r2, #12]
    273a:	687a      	ldr	r2, [r7, #4]
    273c:	6952      	ldr	r2, [r2, #20]
    273e:	440a      	add	r2, r1
    2740:	7812      	ldrb	r2, [r2, #0]
    2742:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
    2744:	687b      	ldr	r3, [r7, #4]
    2746:	695b      	ldr	r3, [r3, #20]
    2748:	f103 0201 	add.w	r2, r3, #1
    274c:	687b      	ldr	r3, [r7, #4]
    274e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    2750:	68fb      	ldr	r3, [r7, #12]
    2752:	f103 0301 	add.w	r3, r3, #1
    2756:	60fb      	str	r3, [r7, #12]
    2758:	68fa      	ldr	r2, [r7, #12]
    275a:	693b      	ldr	r3, [r7, #16]
    275c:	429a      	cmp	r2, r3
    275e:	d3e8      	bcc.n	2732 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    2760:	687b      	ldr	r3, [r7, #4]
    2762:	695a      	ldr	r2, [r3, #20]
    2764:	687b      	ldr	r3, [r7, #4]
    2766:	691b      	ldr	r3, [r3, #16]
    2768:	429a      	cmp	r2, r3
    276a:	d109      	bne.n	2780 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    276c:	687b      	ldr	r3, [r7, #4]
    276e:	f04f 0200 	mov.w	r2, #0
    2772:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    2774:	687b      	ldr	r3, [r7, #4]
    2776:	685b      	ldr	r3, [r3, #4]
    2778:	f04f 0200 	mov.w	r2, #0
    277c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
    2780:	f107 071c 	add.w	r7, r7, #28
    2784:	46bd      	mov	sp, r7
    2786:	bc80      	pop	{r7}
    2788:	4770      	bx	lr
    278a:	bf00      	nop

0000278c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    278c:	b580      	push	{r7, lr}
    278e:	b084      	sub	sp, #16
    2790:	af00      	add	r7, sp, #0
    2792:	60f8      	str	r0, [r7, #12]
    2794:	60b9      	str	r1, [r7, #8]
    2796:	4613      	mov	r3, r2
    2798:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    279a:	68fa      	ldr	r2, [r7, #12]
    279c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    27a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27a4:	429a      	cmp	r2, r3
    27a6:	d007      	beq.n	27b8 <MSS_UART_set_rx_handler+0x2c>
    27a8:	68fa      	ldr	r2, [r7, #12]
    27aa:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    27ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27b2:	429a      	cmp	r2, r3
    27b4:	d000      	beq.n	27b8 <MSS_UART_set_rx_handler+0x2c>
    27b6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    27b8:	68bb      	ldr	r3, [r7, #8]
    27ba:	2b00      	cmp	r3, #0
    27bc:	d100      	bne.n	27c0 <MSS_UART_set_rx_handler+0x34>
    27be:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    27c0:	79fb      	ldrb	r3, [r7, #7]
    27c2:	2bc0      	cmp	r3, #192	; 0xc0
    27c4:	d900      	bls.n	27c8 <MSS_UART_set_rx_handler+0x3c>
    27c6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    27c8:	68fa      	ldr	r2, [r7, #12]
    27ca:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    27ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27d2:	429a      	cmp	r2, r3
    27d4:	d006      	beq.n	27e4 <MSS_UART_set_rx_handler+0x58>
    27d6:	68fa      	ldr	r2, [r7, #12]
    27d8:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    27dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    27e0:	429a      	cmp	r2, r3
    27e2:	d123      	bne.n	282c <MSS_UART_set_rx_handler+0xa0>
    27e4:	68bb      	ldr	r3, [r7, #8]
    27e6:	2b00      	cmp	r3, #0
    27e8:	d020      	beq.n	282c <MSS_UART_set_rx_handler+0xa0>
    27ea:	79fb      	ldrb	r3, [r7, #7]
    27ec:	2bc0      	cmp	r3, #192	; 0xc0
    27ee:	d81d      	bhi.n	282c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    27f0:	68fb      	ldr	r3, [r7, #12]
    27f2:	68ba      	ldr	r2, [r7, #8]
    27f4:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    27f6:	68fb      	ldr	r3, [r7, #12]
    27f8:	681a      	ldr	r2, [r3, #0]
    27fa:	79fb      	ldrb	r3, [r7, #7]
    27fc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
    2800:	f043 030a 	orr.w	r3, r3, #10
    2804:	b2db      	uxtb	r3, r3
    2806:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2808:	68fb      	ldr	r3, [r7, #12]
    280a:	891b      	ldrh	r3, [r3, #8]
    280c:	b21b      	sxth	r3, r3
    280e:	4618      	mov	r0, r3
    2810:	f7ff fb20 	bl	1e54 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    2814:	68fb      	ldr	r3, [r7, #12]
    2816:	685b      	ldr	r3, [r3, #4]
    2818:	f04f 0201 	mov.w	r2, #1
    281c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2820:	68fb      	ldr	r3, [r7, #12]
    2822:	891b      	ldrh	r3, [r3, #8]
    2824:	b21b      	sxth	r3, r3
    2826:	4618      	mov	r0, r3
    2828:	f7ff fada 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    282c:	f107 0710 	add.w	r7, r7, #16
    2830:	46bd      	mov	sp, r7
    2832:	bd80      	pop	{r7, pc}

00002834 <MSS_UART_set_loopback>:
MSS_UART_set_loopback
(
    mss_uart_instance_t *   this_uart,
    mss_uart_loopback_t     loopback
)
{
    2834:	b480      	push	{r7}
    2836:	b083      	sub	sp, #12
    2838:	af00      	add	r7, sp, #0
    283a:	6078      	str	r0, [r7, #4]
    283c:	460b      	mov	r3, r1
    283e:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2840:	687a      	ldr	r2, [r7, #4]
    2842:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2846:	f2c2 0300 	movt	r3, #8192	; 0x2000
    284a:	429a      	cmp	r2, r3
    284c:	d007      	beq.n	285e <MSS_UART_set_loopback+0x2a>
    284e:	687a      	ldr	r2, [r7, #4]
    2850:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2854:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2858:	429a      	cmp	r2, r3
    285a:	d000      	beq.n	285e <MSS_UART_set_loopback+0x2a>
    285c:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    285e:	687a      	ldr	r2, [r7, #4]
    2860:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2864:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2868:	429a      	cmp	r2, r3
    286a:	d006      	beq.n	287a <MSS_UART_set_loopback+0x46>
    286c:	687a      	ldr	r2, [r7, #4]
    286e:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2872:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2876:	429a      	cmp	r2, r3
    2878:	d10f      	bne.n	289a <MSS_UART_set_loopback+0x66>
    {
        if ( loopback == MSS_UART_LOOPBACK_OFF )
    287a:	78fb      	ldrb	r3, [r7, #3]
    287c:	2b00      	cmp	r3, #0
    287e:	d106      	bne.n	288e <MSS_UART_set_loopback+0x5a>
        {
            this_uart->hw_reg_bit->MCR_LOOP = 0U;
    2880:	687b      	ldr	r3, [r7, #4]
    2882:	685b      	ldr	r3, [r3, #4]
    2884:	f04f 0200 	mov.w	r2, #0
    2888:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
    288c:	e005      	b.n	289a <MSS_UART_set_loopback+0x66>
        }
        else
        {
            this_uart->hw_reg_bit->MCR_LOOP = 1U;
    288e:	687b      	ldr	r3, [r7, #4]
    2890:	685b      	ldr	r3, [r3, #4]
    2892:	f04f 0201 	mov.w	r2, #1
    2896:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
        }
    }
}
    289a:	f107 070c 	add.w	r7, r7, #12
    289e:	46bd      	mov	sp, r7
    28a0:	bc80      	pop	{r7}
    28a2:	4770      	bx	lr

000028a4 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    28a4:	4668      	mov	r0, sp
    28a6:	f020 0107 	bic.w	r1, r0, #7
    28aa:	468d      	mov	sp, r1
    28ac:	b589      	push	{r0, r3, r7, lr}
    28ae:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
    28b0:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
    28b4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28b8:	f7ff fe56 	bl	2568 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
    28bc:	f04f 000a 	mov.w	r0, #10
    28c0:	f7ff fac8 	bl	1e54 <NVIC_ClearPendingIRQ>
}
    28c4:	46bd      	mov	sp, r7
    28c6:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    28ca:	4685      	mov	sp, r0
    28cc:	4770      	bx	lr
    28ce:	bf00      	nop

000028d0 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    28d0:	4668      	mov	r0, sp
    28d2:	f020 0107 	bic.w	r1, r0, #7
    28d6:	468d      	mov	sp, r1
    28d8:	b589      	push	{r0, r3, r7, lr}
    28da:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
    28dc:	f64a 10a4 	movw	r0, #43428	; 0xa9a4
    28e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
    28e4:	f7ff fe40 	bl	2568 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
    28e8:	f04f 000b 	mov.w	r0, #11
    28ec:	f7ff fab2 	bl	1e54 <NVIC_ClearPendingIRQ>
}
    28f0:	46bd      	mov	sp, r7
    28f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    28f6:	4685      	mov	sp, r0
    28f8:	4770      	bx	lr
    28fa:	bf00      	nop

000028fc <MSS_UART_set_rxstatus_handler>:
MSS_UART_set_rxstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    28fc:	b580      	push	{r7, lr}
    28fe:	b082      	sub	sp, #8
    2900:	af00      	add	r7, sp, #0
    2902:	6078      	str	r0, [r7, #4]
    2904:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2906:	687a      	ldr	r2, [r7, #4]
    2908:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    290c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2910:	429a      	cmp	r2, r3
    2912:	d007      	beq.n	2924 <MSS_UART_set_rxstatus_handler+0x28>
    2914:	687a      	ldr	r2, [r7, #4]
    2916:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    291a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    291e:	429a      	cmp	r2, r3
    2920:	d000      	beq.n	2924 <MSS_UART_set_rxstatus_handler+0x28>
    2922:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    2924:	683b      	ldr	r3, [r7, #0]
    2926:	2b00      	cmp	r3, #0
    2928:	d100      	bne.n	292c <MSS_UART_set_rxstatus_handler+0x30>
    292a:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    292c:	687a      	ldr	r2, [r7, #4]
    292e:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2932:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2936:	429a      	cmp	r2, r3
    2938:	d006      	beq.n	2948 <MSS_UART_set_rxstatus_handler+0x4c>
    293a:	687a      	ldr	r2, [r7, #4]
    293c:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2940:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2944:	429a      	cmp	r2, r3
    2946:	d117      	bne.n	2978 <MSS_UART_set_rxstatus_handler+0x7c>
    2948:	683b      	ldr	r3, [r7, #0]
    294a:	2b00      	cmp	r3, #0
    294c:	d014      	beq.n	2978 <MSS_UART_set_rxstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->linests_handler = handler;
    294e:	687b      	ldr	r3, [r7, #4]
    2950:	683a      	ldr	r2, [r7, #0]
    2952:	619a      	str	r2, [r3, #24]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2954:	687b      	ldr	r3, [r7, #4]
    2956:	891b      	ldrh	r3, [r3, #8]
    2958:	b21b      	sxth	r3, r3
    295a:	4618      	mov	r0, r3
    295c:	f7ff fa7a 	bl	1e54 <NVIC_ClearPendingIRQ>

        /* Enable receiver line status interrupt. */
        this_uart->hw_reg_bit->IER_ELSI = 1U;
    2960:	687b      	ldr	r3, [r7, #4]
    2962:	685b      	ldr	r3, [r3, #4]
    2964:	f04f 0201 	mov.w	r2, #1
    2968:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    296c:	687b      	ldr	r3, [r7, #4]
    296e:	891b      	ldrh	r3, [r3, #8]
    2970:	b21b      	sxth	r3, r3
    2972:	4618      	mov	r0, r3
    2974:	f7ff fa34 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    2978:	f107 0708 	add.w	r7, r7, #8
    297c:	46bd      	mov	sp, r7
    297e:	bd80      	pop	{r7, pc}

00002980 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2980:	b580      	push	{r7, lr}
    2982:	b082      	sub	sp, #8
    2984:	af00      	add	r7, sp, #0
    2986:	6078      	str	r0, [r7, #4]
    2988:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    298a:	687a      	ldr	r2, [r7, #4]
    298c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2990:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2994:	429a      	cmp	r2, r3
    2996:	d007      	beq.n	29a8 <MSS_UART_set_tx_handler+0x28>
    2998:	687a      	ldr	r2, [r7, #4]
    299a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    299e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29a2:	429a      	cmp	r2, r3
    29a4:	d000      	beq.n	29a8 <MSS_UART_set_tx_handler+0x28>
    29a6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    29a8:	683b      	ldr	r3, [r7, #0]
    29aa:	2b00      	cmp	r3, #0
    29ac:	d100      	bne.n	29b0 <MSS_UART_set_tx_handler+0x30>
    29ae:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    29b0:	687a      	ldr	r2, [r7, #4]
    29b2:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    29b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29ba:	429a      	cmp	r2, r3
    29bc:	d006      	beq.n	29cc <MSS_UART_set_tx_handler+0x4c>
    29be:	687a      	ldr	r2, [r7, #4]
    29c0:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    29c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    29c8:	429a      	cmp	r2, r3
    29ca:	d11f      	bne.n	2a0c <MSS_UART_set_tx_handler+0x8c>
    29cc:	683b      	ldr	r3, [r7, #0]
    29ce:	2b00      	cmp	r3, #0
    29d0:	d01c      	beq.n	2a0c <MSS_UART_set_tx_handler+0x8c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    29d2:	687b      	ldr	r3, [r7, #4]
    29d4:	683a      	ldr	r2, [r7, #0]
    29d6:	621a      	str	r2, [r3, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    29d8:	687b      	ldr	r3, [r7, #4]
    29da:	f04f 0200 	mov.w	r2, #0
    29de:	60da      	str	r2, [r3, #12]
        this_uart->tx_buff_size = 0U;
    29e0:	687b      	ldr	r3, [r7, #4]
    29e2:	f04f 0200 	mov.w	r2, #0
    29e6:	611a      	str	r2, [r3, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    29e8:	687b      	ldr	r3, [r7, #4]
    29ea:	891b      	ldrh	r3, [r3, #8]
    29ec:	b21b      	sxth	r3, r3
    29ee:	4618      	mov	r0, r3
    29f0:	f7ff fa30 	bl	1e54 <NVIC_ClearPendingIRQ>

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    29f4:	687b      	ldr	r3, [r7, #4]
    29f6:	685b      	ldr	r3, [r3, #4]
    29f8:	f04f 0201 	mov.w	r2, #1
    29fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2a00:	687b      	ldr	r3, [r7, #4]
    2a02:	891b      	ldrh	r3, [r3, #8]
    2a04:	b21b      	sxth	r3, r3
    2a06:	4618      	mov	r0, r3
    2a08:	f7ff f9ea 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    2a0c:	f107 0708 	add.w	r7, r7, #8
    2a10:	46bd      	mov	sp, r7
    2a12:	bd80      	pop	{r7, pc}

00002a14 <MSS_UART_set_modemstatus_handler>:
MSS_UART_set_modemstatus_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    2a14:	b580      	push	{r7, lr}
    2a16:	b082      	sub	sp, #8
    2a18:	af00      	add	r7, sp, #0
    2a1a:	6078      	str	r0, [r7, #4]
    2a1c:	6039      	str	r1, [r7, #0]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2a1e:	687a      	ldr	r2, [r7, #4]
    2a20:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a28:	429a      	cmp	r2, r3
    2a2a:	d007      	beq.n	2a3c <MSS_UART_set_modemstatus_handler+0x28>
    2a2c:	687a      	ldr	r2, [r7, #4]
    2a2e:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a36:	429a      	cmp	r2, r3
    2a38:	d000      	beq.n	2a3c <MSS_UART_set_modemstatus_handler+0x28>
    2a3a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    2a3c:	683b      	ldr	r3, [r7, #0]
    2a3e:	2b00      	cmp	r3, #0
    2a40:	d100      	bne.n	2a44 <MSS_UART_set_modemstatus_handler+0x30>
    2a42:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    2a44:	687a      	ldr	r2, [r7, #4]
    2a46:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a4e:	429a      	cmp	r2, r3
    2a50:	d006      	beq.n	2a60 <MSS_UART_set_modemstatus_handler+0x4c>
    2a52:	687a      	ldr	r2, [r7, #4]
    2a54:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2a5c:	429a      	cmp	r2, r3
    2a5e:	d117      	bne.n	2a90 <MSS_UART_set_modemstatus_handler+0x7c>
    2a60:	683b      	ldr	r3, [r7, #0]
    2a62:	2b00      	cmp	r3, #0
    2a64:	d014      	beq.n	2a90 <MSS_UART_set_modemstatus_handler+0x7c>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->modemsts_handler = handler;
    2a66:	687b      	ldr	r3, [r7, #4]
    2a68:	683a      	ldr	r2, [r7, #0]
    2a6a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    2a6c:	687b      	ldr	r3, [r7, #4]
    2a6e:	891b      	ldrh	r3, [r3, #8]
    2a70:	b21b      	sxth	r3, r3
    2a72:	4618      	mov	r0, r3
    2a74:	f7ff f9ee 	bl	1e54 <NVIC_ClearPendingIRQ>

        /* Enable modem status interrupt. */
        this_uart->hw_reg_bit->IER_EDSSI = 1U;
    2a78:	687b      	ldr	r3, [r7, #4]
    2a7a:	685b      	ldr	r3, [r3, #4]
    2a7c:	f04f 0201 	mov.w	r2, #1
    2a80:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    2a84:	687b      	ldr	r3, [r7, #4]
    2a86:	891b      	ldrh	r3, [r3, #8]
    2a88:	b21b      	sxth	r3, r3
    2a8a:	4618      	mov	r0, r3
    2a8c:	f7ff f9a8 	bl	1de0 <NVIC_EnableIRQ>
    }
}
    2a90:	f107 0708 	add.w	r7, r7, #8
    2a94:	46bd      	mov	sp, r7
    2a96:	bd80      	pop	{r7, pc}

00002a98 <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    2a98:	b480      	push	{r7}
    2a9a:	b089      	sub	sp, #36	; 0x24
    2a9c:	af00      	add	r7, sp, #0
    2a9e:	60f8      	str	r0, [r7, #12]
    2aa0:	60b9      	str	r1, [r7, #8]
    2aa2:	607a      	str	r2, [r7, #4]
    uint8_t status = 0U;
    2aa4:	f04f 0300 	mov.w	r3, #0
    2aa8:	75fb      	strb	r3, [r7, #23]
    size_t size_sent = 0U;
    2aaa:	f04f 0300 	mov.w	r3, #0
    2aae:	61bb      	str	r3, [r7, #24]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2ab0:	68fa      	ldr	r2, [r7, #12]
    2ab2:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2ab6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2aba:	429a      	cmp	r2, r3
    2abc:	d007      	beq.n	2ace <MSS_UART_fill_tx_fifo+0x36>
    2abe:	68fa      	ldr	r2, [r7, #12]
    2ac0:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2ac4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ac8:	429a      	cmp	r2, r3
    2aca:	d000      	beq.n	2ace <MSS_UART_fill_tx_fifo+0x36>
    2acc:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    2ace:	68bb      	ldr	r3, [r7, #8]
    2ad0:	2b00      	cmp	r3, #0
    2ad2:	d100      	bne.n	2ad6 <MSS_UART_fill_tx_fifo+0x3e>
    2ad4:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    2ad6:	687b      	ldr	r3, [r7, #4]
    2ad8:	2b00      	cmp	r3, #0
    2ada:	d100      	bne.n	2ade <MSS_UART_fill_tx_fifo+0x46>
    2adc:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    2ade:	68fa      	ldr	r2, [r7, #12]
    2ae0:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ae8:	429a      	cmp	r2, r3
    2aea:	d006      	beq.n	2afa <MSS_UART_fill_tx_fifo+0x62>
    2aec:	68fa      	ldr	r2, [r7, #12]
    2aee:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2af6:	429a      	cmp	r2, r3
    2af8:	d131      	bne.n	2b5e <MSS_UART_fill_tx_fifo+0xc6>
    2afa:	68bb      	ldr	r3, [r7, #8]
    2afc:	2b00      	cmp	r3, #0
    2afe:	d02e      	beq.n	2b5e <MSS_UART_fill_tx_fifo+0xc6>
    2b00:	687b      	ldr	r3, [r7, #4]
    2b02:	2b00      	cmp	r3, #0
    2b04:	d02b      	beq.n	2b5e <MSS_UART_fill_tx_fifo+0xc6>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    2b06:	68fb      	ldr	r3, [r7, #12]
    2b08:	681b      	ldr	r3, [r3, #0]
    2b0a:	7d1b      	ldrb	r3, [r3, #20]
    2b0c:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
    2b0e:	68fb      	ldr	r3, [r7, #12]
    2b10:	7a9a      	ldrb	r2, [r3, #10]
    2b12:	7dfb      	ldrb	r3, [r7, #23]
    2b14:	ea42 0303 	orr.w	r3, r2, r3
    2b18:	b2da      	uxtb	r2, r3
    2b1a:	68fb      	ldr	r3, [r7, #12]
    2b1c:	729a      	strb	r2, [r3, #10]

        if( status & MSS_UART_THRE )
    2b1e:	7dfb      	ldrb	r3, [r7, #23]
    2b20:	f003 0320 	and.w	r3, r3, #32
    2b24:	2b00      	cmp	r3, #0
    2b26:	d01a      	beq.n	2b5e <MSS_UART_fill_tx_fifo+0xc6>
        {
            uint32_t fill_size = TX_FIFO_SIZE;
    2b28:	f04f 0310 	mov.w	r3, #16
    2b2c:	61fb      	str	r3, [r7, #28]

            if ( tx_size < TX_FIFO_SIZE )
    2b2e:	687b      	ldr	r3, [r7, #4]
    2b30:	2b0f      	cmp	r3, #15
    2b32:	d801      	bhi.n	2b38 <MSS_UART_fill_tx_fifo+0xa0>
            {
                fill_size = tx_size;
    2b34:	687b      	ldr	r3, [r7, #4]
    2b36:	61fb      	str	r3, [r7, #28]
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2b38:	f04f 0300 	mov.w	r3, #0
    2b3c:	61bb      	str	r3, [r7, #24]
    2b3e:	e00a      	b.n	2b56 <MSS_UART_fill_tx_fifo+0xbe>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    2b40:	68fb      	ldr	r3, [r7, #12]
    2b42:	681b      	ldr	r3, [r3, #0]
    2b44:	68b9      	ldr	r1, [r7, #8]
    2b46:	69ba      	ldr	r2, [r7, #24]
    2b48:	440a      	add	r2, r1
    2b4a:	7812      	ldrb	r2, [r2, #0]
    2b4c:	701a      	strb	r2, [r3, #0]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    2b4e:	69bb      	ldr	r3, [r7, #24]
    2b50:	f103 0301 	add.w	r3, r3, #1
    2b54:	61bb      	str	r3, [r7, #24]
    2b56:	69ba      	ldr	r2, [r7, #24]
    2b58:	69fb      	ldr	r3, [r7, #28]
    2b5a:	429a      	cmp	r2, r3
    2b5c:	d3f0      	bcc.n	2b40 <MSS_UART_fill_tx_fifo+0xa8>
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
    2b5e:	69bb      	ldr	r3, [r7, #24]
}
    2b60:	4618      	mov	r0, r3
    2b62:	f107 0724 	add.w	r7, r7, #36	; 0x24
    2b66:	46bd      	mov	sp, r7
    2b68:	bc80      	pop	{r7}
    2b6a:	4770      	bx	lr

00002b6c <MSS_UART_get_rx_status>:
uint8_t
MSS_UART_get_rx_status
(
    mss_uart_instance_t * this_uart
)
{
    2b6c:	b480      	push	{r7}
    2b6e:	b085      	sub	sp, #20
    2b70:	af00      	add	r7, sp, #0
    2b72:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2b74:	f04f 33ff 	mov.w	r3, #4294967295
    2b78:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2b7a:	687a      	ldr	r2, [r7, #4]
    2b7c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2b80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b84:	429a      	cmp	r2, r3
    2b86:	d007      	beq.n	2b98 <MSS_UART_get_rx_status+0x2c>
    2b88:	687a      	ldr	r2, [r7, #4]
    2b8a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2b92:	429a      	cmp	r2, r3
    2b94:	d000      	beq.n	2b98 <MSS_UART_get_rx_status+0x2c>
    2b96:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2b98:	687a      	ldr	r2, [r7, #4]
    2b9a:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2b9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ba2:	429a      	cmp	r2, r3
    2ba4:	d006      	beq.n	2bb4 <MSS_UART_get_rx_status+0x48>
    2ba6:	687a      	ldr	r2, [r7, #4]
    2ba8:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2bb0:	429a      	cmp	r2, r3
    2bb2:	d113      	bne.n	2bdc <MSS_UART_get_rx_status+0x70>
         * Bit 2 - Parity error status
         * Bit 3 - Frame error status
         * Bit 4 - Break interrupt indicator
         * Bit 7 - FIFO data error status
         */
        this_uart->status |= (this_uart->hw_reg->LSR);
    2bb4:	687b      	ldr	r3, [r7, #4]
    2bb6:	7a9a      	ldrb	r2, [r3, #10]
    2bb8:	687b      	ldr	r3, [r7, #4]
    2bba:	681b      	ldr	r3, [r3, #0]
    2bbc:	7d1b      	ldrb	r3, [r3, #20]
    2bbe:	b2db      	uxtb	r3, r3
    2bc0:	ea42 0303 	orr.w	r3, r2, r3
    2bc4:	b2da      	uxtb	r2, r3
    2bc6:	687b      	ldr	r3, [r7, #4]
    2bc8:	729a      	strb	r2, [r3, #10]
        status = (this_uart->status & STATUS_ERROR_MASK );
    2bca:	687b      	ldr	r3, [r7, #4]
    2bcc:	7a9b      	ldrb	r3, [r3, #10]
    2bce:	f023 0361 	bic.w	r3, r3, #97	; 0x61
    2bd2:	73fb      	strb	r3, [r7, #15]
        /* Clear the sticky status after reading */
        this_uart->status = 0U;
    2bd4:	687b      	ldr	r3, [r7, #4]
    2bd6:	f04f 0200 	mov.w	r2, #0
    2bda:	729a      	strb	r2, [r3, #10]
    }
    return status;
    2bdc:	7bfb      	ldrb	r3, [r7, #15]
}
    2bde:	4618      	mov	r0, r3
    2be0:	f107 0714 	add.w	r7, r7, #20
    2be4:	46bd      	mov	sp, r7
    2be6:	bc80      	pop	{r7}
    2be8:	4770      	bx	lr
    2bea:	bf00      	nop

00002bec <MSS_UART_get_modem_status>:
uint8_t
MSS_UART_get_modem_status
(
    mss_uart_instance_t * this_uart
)
{
    2bec:	b480      	push	{r7}
    2bee:	b085      	sub	sp, #20
    2bf0:	af00      	add	r7, sp, #0
    2bf2:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_INVALID_PARAM;
    2bf4:	f04f 33ff 	mov.w	r3, #4294967295
    2bf8:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2bfa:	687a      	ldr	r2, [r7, #4]
    2bfc:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c04:	429a      	cmp	r2, r3
    2c06:	d007      	beq.n	2c18 <MSS_UART_get_modem_status+0x2c>
    2c08:	687a      	ldr	r2, [r7, #4]
    2c0a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c12:	429a      	cmp	r2, r3
    2c14:	d000      	beq.n	2c18 <MSS_UART_get_modem_status+0x2c>
    2c16:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2c18:	687a      	ldr	r2, [r7, #4]
    2c1a:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2c1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c22:	429a      	cmp	r2, r3
    2c24:	d006      	beq.n	2c34 <MSS_UART_get_modem_status+0x48>
    2c26:	687a      	ldr	r2, [r7, #4]
    2c28:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2c2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c30:	429a      	cmp	r2, r3
    2c32:	d103      	bne.n	2c3c <MSS_UART_get_modem_status+0x50>
         * Bit 4 - Clear To Send
         * Bit 5 - Data Set Ready
         * Bit 6 - Ring Indicator
         * Bit 7 - Data Carrier Detect
         */
        status = this_uart->hw_reg->MSR;
    2c34:	687b      	ldr	r3, [r7, #4]
    2c36:	681b      	ldr	r3, [r3, #0]
    2c38:	7e1b      	ldrb	r3, [r3, #24]
    2c3a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2c3c:	7bfb      	ldrb	r3, [r7, #15]
}
    2c3e:	4618      	mov	r0, r3
    2c40:	f107 0714 	add.w	r7, r7, #20
    2c44:	46bd      	mov	sp, r7
    2c46:	bc80      	pop	{r7}
    2c48:	4770      	bx	lr
    2c4a:	bf00      	nop

00002c4c <MSS_UART_get_tx_status>:
uint8_t
MSS_UART_get_tx_status
(
    mss_uart_instance_t * this_uart
)
{
    2c4c:	b480      	push	{r7}
    2c4e:	b085      	sub	sp, #20
    2c50:	af00      	add	r7, sp, #0
    2c52:	6078      	str	r0, [r7, #4]
    uint8_t status = MSS_UART_TX_BUSY;
    2c54:	f04f 0300 	mov.w	r3, #0
    2c58:	73fb      	strb	r3, [r7, #15]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    2c5a:	687a      	ldr	r2, [r7, #4]
    2c5c:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c64:	429a      	cmp	r2, r3
    2c66:	d007      	beq.n	2c78 <MSS_UART_get_tx_status+0x2c>
    2c68:	687a      	ldr	r2, [r7, #4]
    2c6a:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c72:	429a      	cmp	r2, r3
    2c74:	d000      	beq.n	2c78 <MSS_UART_get_tx_status+0x2c>
    2c76:	be00      	bkpt	0x0000

    if( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    2c78:	687a      	ldr	r2, [r7, #4]
    2c7a:	f64a 13cc 	movw	r3, #43468	; 0xa9cc
    2c7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c82:	429a      	cmp	r2, r3
    2c84:	d006      	beq.n	2c94 <MSS_UART_get_tx_status+0x48>
    2c86:	687a      	ldr	r2, [r7, #4]
    2c88:	f64a 13a4 	movw	r3, #43428	; 0xa9a4
    2c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2c90:	429a      	cmp	r2, r3
    2c92:	d10f      	bne.n	2cb4 <MSS_UART_get_tx_status+0x68>
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    2c94:	687b      	ldr	r3, [r7, #4]
    2c96:	681b      	ldr	r3, [r3, #0]
    2c98:	7d1b      	ldrb	r3, [r3, #20]
    2c9a:	73fb      	strb	r3, [r7, #15]
        this_uart->status |= status;
    2c9c:	687b      	ldr	r3, [r7, #4]
    2c9e:	7a9a      	ldrb	r2, [r3, #10]
    2ca0:	7bfb      	ldrb	r3, [r7, #15]
    2ca2:	ea42 0303 	orr.w	r3, r2, r3
    2ca6:	b2da      	uxtb	r2, r3
    2ca8:	687b      	ldr	r3, [r7, #4]
    2caa:	729a      	strb	r2, [r3, #10]
        /*
         * Extract the transmit status bits from the UART's Line Status Register.
         * Bit 5 - Transmitter Holding Register/FIFO Empty (THRE) status. (If = 1, TX FIFO is empty)
         * Bit 6 - Transmitter Empty (TEMT) status. (If = 1, both TX FIFO and shift register are empty)
         */
        status &= ( MSS_UART_THRE | MSS_UART_TEMT );
    2cac:	7bfb      	ldrb	r3, [r7, #15]
    2cae:	f003 0360 	and.w	r3, r3, #96	; 0x60
    2cb2:	73fb      	strb	r3, [r7, #15]
    }
    return status;
    2cb4:	7bfb      	ldrb	r3, [r7, #15]
}
    2cb6:	4618      	mov	r0, r3
    2cb8:	f107 0714 	add.w	r7, r7, #20
    2cbc:	46bd      	mov	sp, r7
    2cbe:	bc80      	pop	{r7}
    2cc0:	4770      	bx	lr
    2cc2:	bf00      	nop

00002cc4 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    2cc4:	b480      	push	{r7}
    2cc6:	b083      	sub	sp, #12
    2cc8:	af00      	add	r7, sp, #0
    2cca:	4603      	mov	r3, r0
    2ccc:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2cce:	f24e 1300 	movw	r3, #57600	; 0xe100
    2cd2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2cd6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2cda:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2cde:	88f9      	ldrh	r1, [r7, #6]
    2ce0:	f001 011f 	and.w	r1, r1, #31
    2ce4:	f04f 0001 	mov.w	r0, #1
    2ce8:	fa00 f101 	lsl.w	r1, r0, r1
    2cec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2cf0:	f107 070c 	add.w	r7, r7, #12
    2cf4:	46bd      	mov	sp, r7
    2cf6:	bc80      	pop	{r7}
    2cf8:	4770      	bx	lr
    2cfa:	bf00      	nop

00002cfc <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
    2cfc:	b480      	push	{r7}
    2cfe:	b083      	sub	sp, #12
    2d00:	af00      	add	r7, sp, #0
    2d02:	4603      	mov	r3, r0
    2d04:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    2d06:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d0a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d0e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d12:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d16:	88f9      	ldrh	r1, [r7, #6]
    2d18:	f001 011f 	and.w	r1, r1, #31
    2d1c:	f04f 0001 	mov.w	r0, #1
    2d20:	fa00 f101 	lsl.w	r1, r0, r1
    2d24:	f102 0220 	add.w	r2, r2, #32
    2d28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d2c:	f107 070c 	add.w	r7, r7, #12
    2d30:	46bd      	mov	sp, r7
    2d32:	bc80      	pop	{r7}
    2d34:	4770      	bx	lr
    2d36:	bf00      	nop

00002d38 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    2d38:	b480      	push	{r7}
    2d3a:	b083      	sub	sp, #12
    2d3c:	af00      	add	r7, sp, #0
    2d3e:	4603      	mov	r3, r0
    2d40:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2d42:	f24e 1300 	movw	r3, #57600	; 0xe100
    2d46:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2d4a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    2d4e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2d52:	88f9      	ldrh	r1, [r7, #6]
    2d54:	f001 011f 	and.w	r1, r1, #31
    2d58:	f04f 0001 	mov.w	r0, #1
    2d5c:	fa00 f101 	lsl.w	r1, r0, r1
    2d60:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2d64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    2d68:	f107 070c 	add.w	r7, r7, #12
    2d6c:	46bd      	mov	sp, r7
    2d6e:	bc80      	pop	{r7}
    2d70:	4770      	bx	lr
    2d72:	bf00      	nop

00002d74 <MSS_I2C_init>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t ser_address,
    mss_i2c_clock_divider_t ser_clock_speed
)
{
    2d74:	b580      	push	{r7, lr}
    2d76:	b084      	sub	sp, #16
    2d78:	af00      	add	r7, sp, #0
    2d7a:	6078      	str	r0, [r7, #4]
    2d7c:	4613      	mov	r3, r2
    2d7e:	460a      	mov	r2, r1
    2d80:	70fa      	strb	r2, [r7, #3]
    2d82:	70bb      	strb	r3, [r7, #2]
    uint32_t primask;
    uint_fast16_t clock_speed = (uint_fast16_t)ser_clock_speed;
    2d84:	78bb      	ldrb	r3, [r7, #2]
    2d86:	60fb      	str	r3, [r7, #12]
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    2d88:	687a      	ldr	r2, [r7, #4]
    2d8a:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    2d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2d92:	429a      	cmp	r2, r3
    2d94:	d007      	beq.n	2da6 <MSS_I2C_init+0x32>
    2d96:	687a      	ldr	r2, [r7, #4]
    2d98:	f64a 2368 	movw	r3, #43624	; 0xaa68
    2d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2da0:	429a      	cmp	r2, r3
    2da2:	d000      	beq.n	2da6 <MSS_I2C_init+0x32>
    2da4:	be00      	bkpt	0x0000
     * Initialize all items of the this_i2c data structure to zero. This
     * initializes all state variables to their init value. It relies on
     * the fact that NO_TRANSACTION, I2C_SUCCESS and I2C_RELEASE_BUS all
     * have an actual value of zero.
     */
    primask = disable_interrupts();
    2da6:	f001 f98f 	bl	40c8 <disable_interrupts>
    2daa:	4603      	mov	r3, r0
    2dac:	60bb      	str	r3, [r7, #8]
    memset(this_i2c, 0, sizeof(mss_i2c_instance_t));
    2dae:	6878      	ldr	r0, [r7, #4]
    2db0:	f04f 0100 	mov.w	r1, #0
    2db4:	f04f 0274 	mov.w	r2, #116	; 0x74
    2db8:	f012 fbfc 	bl	155b4 <memset>
    
    if ( this_i2c == &g_mss_i2c0 )
    2dbc:	687a      	ldr	r2, [r7, #4]
    2dbe:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    2dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2dc6:	429a      	cmp	r2, r3
    2dc8:	d12c      	bne.n	2e24 <MSS_I2C_init+0xb0>
    {
        this_i2c->irqn = I2C0_IRQn;
    2dca:	687b      	ldr	r3, [r7, #4]
    2dcc:	f04f 020e 	mov.w	r2, #14
    2dd0:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C0;
    2dd2:	687a      	ldr	r2, [r7, #4]
    2dd4:	f242 0300 	movw	r3, #8192	; 0x2000
    2dd8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    2ddc:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    2dde:	687a      	ldr	r2, [r7, #4]
    2de0:	f240 0300 	movw	r3, #0
    2de4:	f2c4 2304 	movt	r3, #16900	; 0x4204
    2de8:	6193      	str	r3, [r2, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    2dea:	f242 0300 	movw	r3, #8192	; 0x2000
    2dee:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2df2:	f242 0200 	movw	r2, #8192	; 0x2000
    2df6:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2dfa:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2dfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    2e00:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
    2e02:	f04f 000e 	mov.w	r0, #14
    2e06:	f7ff ff97 	bl	2d38 <NVIC_ClearPendingIRQ>
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    2e0a:	f242 0300 	movw	r3, #8192	; 0x2000
    2e0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e12:	f242 0200 	movw	r2, #8192	; 0x2000
    2e16:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e1c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    2e20:	631a      	str	r2, [r3, #48]	; 0x30
    2e22:	e02b      	b.n	2e7c <MSS_I2C_init+0x108>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    2e24:	687b      	ldr	r3, [r7, #4]
    2e26:	f04f 0211 	mov.w	r2, #17
    2e2a:	825a      	strh	r2, [r3, #18]
        this_i2c->hw_reg = I2C1;
    2e2c:	687a      	ldr	r2, [r7, #4]
    2e2e:	f242 0300 	movw	r3, #8192	; 0x2000
    2e32:	f2c4 0301 	movt	r3, #16385	; 0x4001
    2e36:	6153      	str	r3, [r2, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    2e38:	687a      	ldr	r2, [r7, #4]
    2e3a:	f240 0300 	movw	r3, #0
    2e3e:	f2c4 2324 	movt	r3, #16932	; 0x4224
    2e42:	6193      	str	r3, [r2, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    2e44:	f242 0300 	movw	r3, #8192	; 0x2000
    2e48:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e4c:	f242 0200 	movw	r2, #8192	; 0x2000
    2e50:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e54:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e56:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    2e5a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
    2e5c:	f04f 0011 	mov.w	r0, #17
    2e60:	f7ff ff6a 	bl	2d38 <NVIC_ClearPendingIRQ>
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    2e64:	f242 0300 	movw	r3, #8192	; 0x2000
    2e68:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2e6c:	f242 0200 	movw	r2, #8192	; 0x2000
    2e70:	f2ce 0204 	movt	r2, #57348	; 0xe004
    2e74:	6b12      	ldr	r2, [r2, #48]	; 0x30
    2e76:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
    2e7a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Use same base address for SMBus bitband access */
    this_i2c->hw_smb_reg_bit = (I2C_SMBus_BitBand_TypeDef *)this_i2c->hw_reg_bit;
    2e7c:	687b      	ldr	r3, [r7, #4]
    2e7e:	699b      	ldr	r3, [r3, #24]
    2e80:	461a      	mov	r2, r3
    2e82:	687b      	ldr	r3, [r7, #4]
    2e84:	61da      	str	r2, [r3, #28]

    /* Update Serial address of the device */
    this_i2c->ser_address = (uint_fast8_t)ser_address << 1u;
    2e86:	78fb      	ldrb	r3, [r7, #3]
    2e88:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2e8c:	687b      	ldr	r3, [r7, #4]
    2e8e:	601a      	str	r2, [r3, #0]

    this_i2c->hw_reg_bit->CTRL_CR2 = (uint32_t)((clock_speed >> 2u) & 0x01u);
    2e90:	687b      	ldr	r3, [r7, #4]
    2e92:	699b      	ldr	r3, [r3, #24]
    2e94:	68fa      	ldr	r2, [r7, #12]
    2e96:	ea4f 0292 	mov.w	r2, r2, lsr #2
    2e9a:	f002 0201 	and.w	r2, r2, #1
    2e9e:	61da      	str	r2, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (uint32_t)((clock_speed >> 1u) & 0x01u);
    2ea0:	687b      	ldr	r3, [r7, #4]
    2ea2:	699b      	ldr	r3, [r3, #24]
    2ea4:	68fa      	ldr	r2, [r7, #12]
    2ea6:	ea4f 0252 	mov.w	r2, r2, lsr #1
    2eaa:	f002 0201 	and.w	r2, r2, #1
    2eae:	605a      	str	r2, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = (uint32_t)(clock_speed & 0x01u);
    2eb0:	687b      	ldr	r3, [r7, #4]
    2eb2:	699b      	ldr	r3, [r3, #24]
    2eb4:	68fa      	ldr	r2, [r7, #12]
    2eb6:	f002 0201 	and.w	r2, r2, #1
    2eba:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = (uint8_t)this_i2c->ser_address;
    2ebc:	687b      	ldr	r3, [r7, #4]
    2ebe:	695b      	ldr	r3, [r3, #20]
    2ec0:	687a      	ldr	r2, [r7, #4]
    2ec2:	6812      	ldr	r2, [r2, #0]
    2ec4:	b2d2      	uxtb	r2, r2
    2ec6:	731a      	strb	r2, [r3, #12]
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01u; /* set enable bit */
    2ec8:	687b      	ldr	r3, [r7, #4]
    2eca:	699b      	ldr	r3, [r3, #24]
    2ecc:	f04f 0201 	mov.w	r2, #1
    2ed0:	619a      	str	r2, [r3, #24]
    restore_interrupts( primask );
    2ed2:	68b8      	ldr	r0, [r7, #8]
    2ed4:	f001 f90a 	bl	40ec <restore_interrupts>
}
    2ed8:	f107 0710 	add.w	r7, r7, #16
    2edc:	46bd      	mov	sp, r7
    2ede:	bd80      	pop	{r7, pc}

00002ee0 <MSS_I2C_write>:
    uint8_t serial_addr,
    const uint8_t * write_buffer,
    uint16_t write_size,
    uint8_t options
)
{
    2ee0:	b580      	push	{r7, lr}
    2ee2:	b086      	sub	sp, #24
    2ee4:	af00      	add	r7, sp, #0
    2ee6:	60f8      	str	r0, [r7, #12]
    2ee8:	607a      	str	r2, [r7, #4]
    2eea:	460a      	mov	r2, r1
    2eec:	72fa      	strb	r2, [r7, #11]
    2eee:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2ef0:	68fa      	ldr	r2, [r7, #12]
    2ef2:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    2ef6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2efa:	429a      	cmp	r2, r3
    2efc:	d007      	beq.n	2f0e <MSS_I2C_write+0x2e>
    2efe:	68fa      	ldr	r2, [r7, #12]
    2f00:	f64a 2368 	movw	r3, #43624	; 0xaa68
    2f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2f08:	429a      	cmp	r2, r3
    2f0a:	d000      	beq.n	2f0e <MSS_I2C_write+0x2e>
    2f0c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    2f0e:	f001 f8db 	bl	40c8 <disable_interrupts>
    2f12:	4603      	mov	r3, r0
    2f14:	617b      	str	r3, [r7, #20]

    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    2f16:	68fb      	ldr	r3, [r7, #12]
    2f18:	7a1b      	ldrb	r3, [r3, #8]
    2f1a:	2b00      	cmp	r3, #0
    2f1c:	d103      	bne.n	2f26 <MSS_I2C_write+0x46>
    {
      this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    2f1e:	68fb      	ldr	r3, [r7, #12]
    2f20:	f04f 0201 	mov.w	r2, #1
    2f24:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_WRITE_TRANSACTION ;
    2f26:	68fb      	ldr	r3, [r7, #12]
    2f28:	f04f 0201 	mov.w	r2, #1
    2f2c:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    2f30:	7afb      	ldrb	r3, [r7, #11]
    2f32:	ea4f 0243 	mov.w	r2, r3, lsl #1
    2f36:	68fb      	ldr	r3, [r7, #12]
    2f38:	605a      	str	r2, [r3, #4]

    this_i2c->dir = WRITE_DIR;
    2f3a:	68fb      	ldr	r3, [r7, #12]
    2f3c:	f04f 0200 	mov.w	r2, #0
    2f40:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_tx_buffer = write_buffer;
    2f42:	68fb      	ldr	r3, [r7, #12]
    2f44:	687a      	ldr	r2, [r7, #4]
    2f46:	621a      	str	r2, [r3, #32]
    this_i2c->master_tx_size = write_size;
    2f48:	887a      	ldrh	r2, [r7, #2]
    2f4a:	68fb      	ldr	r3, [r7, #12]
    2f4c:	625a      	str	r2, [r3, #36]	; 0x24
    this_i2c->master_tx_idx = 0u;
    2f4e:	68fb      	ldr	r3, [r7, #12]
    2f50:	f04f 0200 	mov.w	r2, #0
    2f54:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    2f56:	68fb      	ldr	r3, [r7, #12]
    2f58:	f04f 0201 	mov.w	r2, #1
    2f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    2f60:	68fb      	ldr	r3, [r7, #12]
    2f62:	f897 2020 	ldrb.w	r2, [r7, #32]
    2f66:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    2f68:	68fb      	ldr	r3, [r7, #12]
    2f6a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    2f6e:	b2db      	uxtb	r3, r3
    2f70:	2b01      	cmp	r3, #1
    2f72:	d105      	bne.n	2f80 <MSS_I2C_write+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    2f74:	68fb      	ldr	r3, [r7, #12]
    2f76:	f04f 0201 	mov.w	r2, #1
    2f7a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    2f7e:	e004      	b.n	2f8a <MSS_I2C_write+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    2f80:	68fb      	ldr	r3, [r7, #12]
    2f82:	699b      	ldr	r3, [r3, #24]
    2f84:	f04f 0201 	mov.w	r2, #1
    2f88:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    2f8a:	68fb      	ldr	r3, [r7, #12]
    2f8c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    2f90:	2b01      	cmp	r3, #1
    2f92:	d111      	bne.n	2fb8 <MSS_I2C_write+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    2f94:	68fb      	ldr	r3, [r7, #12]
    2f96:	699b      	ldr	r3, [r3, #24]
    2f98:	f04f 0200 	mov.w	r2, #0
    2f9c:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2f9e:	68fb      	ldr	r3, [r7, #12]
    2fa0:	695b      	ldr	r3, [r3, #20]
    2fa2:	791b      	ldrb	r3, [r3, #4]
    2fa4:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    2fa6:	7cfb      	ldrb	r3, [r7, #19]
    2fa8:	b2db      	uxtb	r3, r3
    2faa:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    2fac:	68fb      	ldr	r3, [r7, #12]
    2fae:	8a5b      	ldrh	r3, [r3, #18]
    2fb0:	b21b      	sxth	r3, r3
    2fb2:	4618      	mov	r0, r3
    2fb4:	f7ff fec0 	bl	2d38 <NVIC_ClearPendingIRQ>
    }

    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    2fb8:	68fb      	ldr	r3, [r7, #12]
    2fba:	8a5b      	ldrh	r3, [r3, #18]
    2fbc:	b21b      	sxth	r3, r3
    2fbe:	4618      	mov	r0, r3
    2fc0:	f7ff fe80 	bl	2cc4 <NVIC_EnableIRQ>

    restore_interrupts( primask );
    2fc4:	6978      	ldr	r0, [r7, #20]
    2fc6:	f001 f891 	bl	40ec <restore_interrupts>
}
    2fca:	f107 0718 	add.w	r7, r7, #24
    2fce:	46bd      	mov	sp, r7
    2fd0:	bd80      	pop	{r7, pc}
    2fd2:	bf00      	nop

00002fd4 <MSS_I2C_read>:
    uint8_t serial_addr,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    2fd4:	b580      	push	{r7, lr}
    2fd6:	b086      	sub	sp, #24
    2fd8:	af00      	add	r7, sp, #0
    2fda:	60f8      	str	r0, [r7, #12]
    2fdc:	607a      	str	r2, [r7, #4]
    2fde:	460a      	mov	r2, r1
    2fe0:	72fa      	strb	r2, [r7, #11]
    2fe2:	807b      	strh	r3, [r7, #2]
    uint32_t primask;
    volatile uint8_t stat_ctrl;

    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    2fe4:	68fa      	ldr	r2, [r7, #12]
    2fe6:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    2fea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2fee:	429a      	cmp	r2, r3
    2ff0:	d007      	beq.n	3002 <MSS_I2C_read+0x2e>
    2ff2:	68fa      	ldr	r2, [r7, #12]
    2ff4:	f64a 2368 	movw	r3, #43624	; 0xaa68
    2ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    2ffc:	429a      	cmp	r2, r3
    2ffe:	d000      	beq.n	3002 <MSS_I2C_read+0x2e>
    3000:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3002:	f001 f861 	bl	40c8 <disable_interrupts>
    3006:	4603      	mov	r3, r0
    3008:	617b      	str	r3, [r7, #20]
    
    /* Update the transaction only when there is no transaction going on I2C */
    if( this_i2c->transaction == NO_TRANSACTION)
    300a:	68fb      	ldr	r3, [r7, #12]
    300c:	7a1b      	ldrb	r3, [r3, #8]
    300e:	2b00      	cmp	r3, #0
    3010:	d103      	bne.n	301a <MSS_I2C_read+0x46>
    {
      this_i2c->transaction = MASTER_READ_TRANSACTION;
    3012:	68fb      	ldr	r3, [r7, #12]
    3014:	f04f 0202 	mov.w	r2, #2
    3018:	721a      	strb	r2, [r3, #8]
    }

    /* Update the Pending transaction information so that transaction can restarted */
    this_i2c->pending_transaction = MASTER_READ_TRANSACTION ;
    301a:	68fb      	ldr	r3, [r7, #12]
    301c:	f04f 0202 	mov.w	r2, #2
    3020:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

    /* Update target address */
    this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    3024:	7afb      	ldrb	r3, [r7, #11]
    3026:	ea4f 0243 	mov.w	r2, r3, lsl #1
    302a:	68fb      	ldr	r3, [r7, #12]
    302c:	605a      	str	r2, [r3, #4]

    this_i2c->dir = READ_DIR;
    302e:	68fb      	ldr	r3, [r7, #12]
    3030:	f04f 0201 	mov.w	r2, #1
    3034:	62da      	str	r2, [r3, #44]	; 0x2c

    this_i2c->master_rx_buffer = read_buffer;
    3036:	68fb      	ldr	r3, [r7, #12]
    3038:	687a      	ldr	r2, [r7, #4]
    303a:	631a      	str	r2, [r3, #48]	; 0x30
    this_i2c->master_rx_size = read_size;
    303c:	887a      	ldrh	r2, [r7, #2]
    303e:	68fb      	ldr	r3, [r7, #12]
    3040:	635a      	str	r2, [r3, #52]	; 0x34
    this_i2c->master_rx_idx = 0u;
    3042:	68fb      	ldr	r3, [r7, #12]
    3044:	f04f 0200 	mov.w	r2, #0
    3048:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Set I2C status in progress */
    this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    304a:	68fb      	ldr	r3, [r7, #12]
    304c:	f04f 0201 	mov.w	r2, #1
    3050:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    this_i2c->options = options;
    3054:	68fb      	ldr	r3, [r7, #12]
    3056:	f897 2020 	ldrb.w	r2, [r7, #32]
    305a:	741a      	strb	r2, [r3, #16]

    if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    305c:	68fb      	ldr	r3, [r7, #12]
    305e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3062:	b2db      	uxtb	r3, r3
    3064:	2b01      	cmp	r3, #1
    3066:	d105      	bne.n	3074 <MSS_I2C_read+0xa0>
    {
        this_i2c->is_transaction_pending = 1u;
    3068:	68fb      	ldr	r3, [r7, #12]
    306a:	f04f 0201 	mov.w	r2, #1
    306e:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    3072:	e004      	b.n	307e <MSS_I2C_read+0xaa>
    }
    else
    {
        this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3074:	68fb      	ldr	r3, [r7, #12]
    3076:	699b      	ldr	r3, [r3, #24]
    3078:	f04f 0201 	mov.w	r2, #1
    307c:	615a      	str	r2, [r3, #20]
    /*
     * Clear interrupts if required (depends on repeated starts).
     * Since the Bus is on hold, only then prior status needs to
     * be cleared.
     */
    if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    307e:	68fb      	ldr	r3, [r7, #12]
    3080:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    3084:	2b01      	cmp	r3, #1
    3086:	d111      	bne.n	30ac <MSS_I2C_read+0xd8>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3088:	68fb      	ldr	r3, [r7, #12]
    308a:	699b      	ldr	r3, [r3, #24]
    308c:	f04f 0200 	mov.w	r2, #0
    3090:	60da      	str	r2, [r3, #12]
        stat_ctrl = this_i2c->hw_reg->STATUS;
    3092:	68fb      	ldr	r3, [r7, #12]
    3094:	695b      	ldr	r3, [r3, #20]
    3096:	791b      	ldrb	r3, [r3, #4]
    3098:	74fb      	strb	r3, [r7, #19]
        stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    309a:	7cfb      	ldrb	r3, [r7, #19]
    309c:	b2db      	uxtb	r3, r3
    309e:	74fb      	strb	r3, [r7, #19]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    30a0:	68fb      	ldr	r3, [r7, #12]
    30a2:	8a5b      	ldrh	r3, [r3, #18]
    30a4:	b21b      	sxth	r3, r3
    30a6:	4618      	mov	r0, r3
    30a8:	f7ff fe46 	bl	2d38 <NVIC_ClearPendingIRQ>
    }
    
    /* Enable the interrupt. ( Re-enable) */
    NVIC_EnableIRQ( this_i2c->irqn );
    30ac:	68fb      	ldr	r3, [r7, #12]
    30ae:	8a5b      	ldrh	r3, [r3, #18]
    30b0:	b21b      	sxth	r3, r3
    30b2:	4618      	mov	r0, r3
    30b4:	f7ff fe06 	bl	2cc4 <NVIC_EnableIRQ>
    restore_interrupts( primask );
    30b8:	6978      	ldr	r0, [r7, #20]
    30ba:	f001 f817 	bl	40ec <restore_interrupts>
}
    30be:	f107 0718 	add.w	r7, r7, #24
    30c2:	46bd      	mov	sp, r7
    30c4:	bd80      	pop	{r7, pc}
    30c6:	bf00      	nop

000030c8 <MSS_I2C_write_read>:
    uint16_t offset_size,
    uint8_t * read_buffer,
    uint16_t read_size,
    uint8_t options
)
{
    30c8:	b580      	push	{r7, lr}
    30ca:	b086      	sub	sp, #24
    30cc:	af00      	add	r7, sp, #0
    30ce:	60f8      	str	r0, [r7, #12]
    30d0:	607a      	str	r2, [r7, #4]
    30d2:	460a      	mov	r2, r1
    30d4:	72fa      	strb	r2, [r7, #11]
    30d6:	807b      	strh	r3, [r7, #2]
    ASSERT((this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1));
    30d8:	68fa      	ldr	r2, [r7, #12]
    30da:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    30de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30e2:	429a      	cmp	r2, r3
    30e4:	d007      	beq.n	30f6 <MSS_I2C_write_read+0x2e>
    30e6:	68fa      	ldr	r2, [r7, #12]
    30e8:	f64a 2368 	movw	r3, #43624	; 0xaa68
    30ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    30f0:	429a      	cmp	r2, r3
    30f2:	d000      	beq.n	30f6 <MSS_I2C_write_read+0x2e>
    30f4:	be00      	bkpt	0x0000
    ASSERT(offset_size > 0u);
    30f6:	887b      	ldrh	r3, [r7, #2]
    30f8:	2b00      	cmp	r3, #0
    30fa:	d100      	bne.n	30fe <MSS_I2C_write_read+0x36>
    30fc:	be00      	bkpt	0x0000
    ASSERT(addr_offset != (const uint8_t *)0);
    30fe:	687b      	ldr	r3, [r7, #4]
    3100:	2b00      	cmp	r3, #0
    3102:	d100      	bne.n	3106 <MSS_I2C_write_read+0x3e>
    3104:	be00      	bkpt	0x0000
    ASSERT(read_size > 0u);
    3106:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    3108:	2b00      	cmp	r3, #0
    310a:	d100      	bne.n	310e <MSS_I2C_write_read+0x46>
    310c:	be00      	bkpt	0x0000
    ASSERT(read_buffer != (uint8_t *)0);
    310e:	6a3b      	ldr	r3, [r7, #32]
    3110:	2b00      	cmp	r3, #0
    3112:	d100      	bne.n	3116 <MSS_I2C_write_read+0x4e>
    3114:	be00      	bkpt	0x0000

    if((read_size > 0u) && (offset_size > 0u))
    3116:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
    3118:	2b00      	cmp	r3, #0
    311a:	d06a      	beq.n	31f2 <MSS_I2C_write_read+0x12a>
    311c:	887b      	ldrh	r3, [r7, #2]
    311e:	2b00      	cmp	r3, #0
    3120:	d067      	beq.n	31f2 <MSS_I2C_write_read+0x12a>
    {
        uint32_t primask;
        volatile uint8_t stat_ctrl;

        primask = disable_interrupts();
    3122:	f000 ffd1 	bl	40c8 <disable_interrupts>
    3126:	4603      	mov	r3, r0
    3128:	617b      	str	r3, [r7, #20]

        /* Update the transaction only when there is no transaction going on I2C */
        if( this_i2c->transaction == NO_TRANSACTION)
    312a:	68fb      	ldr	r3, [r7, #12]
    312c:	7a1b      	ldrb	r3, [r3, #8]
    312e:	2b00      	cmp	r3, #0
    3130:	d103      	bne.n	313a <MSS_I2C_write_read+0x72>
        {
            this_i2c->transaction = MASTER_RANDOM_READ_TRANSACTION;
    3132:	68fb      	ldr	r3, [r7, #12]
    3134:	f04f 0203 	mov.w	r2, #3
    3138:	721a      	strb	r2, [r3, #8]
        }

        /* Update the Pending transaction information so that transaction can restarted */
        this_i2c->pending_transaction = MASTER_RANDOM_READ_TRANSACTION ;
    313a:	68fb      	ldr	r3, [r7, #12]
    313c:	f04f 0203 	mov.w	r2, #3
    3140:	f883 2072 	strb.w	r2, [r3, #114]	; 0x72

        /* Update target address */
        this_i2c->target_addr = (uint_fast8_t)serial_addr << 1u;
    3144:	7afb      	ldrb	r3, [r7, #11]
    3146:	ea4f 0243 	mov.w	r2, r3, lsl #1
    314a:	68fb      	ldr	r3, [r7, #12]
    314c:	605a      	str	r2, [r3, #4]

        this_i2c->dir = WRITE_DIR;
    314e:	68fb      	ldr	r3, [r7, #12]
    3150:	f04f 0200 	mov.w	r2, #0
    3154:	62da      	str	r2, [r3, #44]	; 0x2c
        this_i2c->master_tx_buffer = addr_offset;
    3156:	68fb      	ldr	r3, [r7, #12]
    3158:	687a      	ldr	r2, [r7, #4]
    315a:	621a      	str	r2, [r3, #32]
        this_i2c->master_tx_size = offset_size;
    315c:	887a      	ldrh	r2, [r7, #2]
    315e:	68fb      	ldr	r3, [r7, #12]
    3160:	625a      	str	r2, [r3, #36]	; 0x24
        this_i2c->master_tx_idx = 0u;
    3162:	68fb      	ldr	r3, [r7, #12]
    3164:	f04f 0200 	mov.w	r2, #0
    3168:	629a      	str	r2, [r3, #40]	; 0x28

        this_i2c->master_rx_buffer = read_buffer;
    316a:	68fb      	ldr	r3, [r7, #12]
    316c:	6a3a      	ldr	r2, [r7, #32]
    316e:	631a      	str	r2, [r3, #48]	; 0x30
        this_i2c->master_rx_size = read_size;
    3170:	8cba      	ldrh	r2, [r7, #36]	; 0x24
    3172:	68fb      	ldr	r3, [r7, #12]
    3174:	635a      	str	r2, [r3, #52]	; 0x34
        this_i2c->master_rx_idx = 0u;
    3176:	68fb      	ldr	r3, [r7, #12]
    3178:	f04f 0200 	mov.w	r2, #0
    317c:	639a      	str	r2, [r3, #56]	; 0x38

        /* Set I2C status in progress */
        this_i2c->master_status = MSS_I2C_IN_PROGRESS;
    317e:	68fb      	ldr	r3, [r7, #12]
    3180:	f04f 0201 	mov.w	r2, #1
    3184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        this_i2c->options = options;
    3188:	68fb      	ldr	r3, [r7, #12]
    318a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
    318e:	741a      	strb	r2, [r3, #16]

        if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3190:	68fb      	ldr	r3, [r7, #12]
    3192:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3196:	b2db      	uxtb	r3, r3
    3198:	2b01      	cmp	r3, #1
    319a:	d105      	bne.n	31a8 <MSS_I2C_write_read+0xe0>
        {
            this_i2c->is_transaction_pending = 1u;
    319c:	68fb      	ldr	r3, [r7, #12]
    319e:	f04f 0201 	mov.w	r2, #1
    31a2:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
    31a6:	e004      	b.n	31b2 <MSS_I2C_write_read+0xea>
        }
        else
        {
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    31a8:	68fb      	ldr	r3, [r7, #12]
    31aa:	699b      	ldr	r3, [r3, #24]
    31ac:	f04f 0201 	mov.w	r2, #1
    31b0:	615a      	str	r2, [r3, #20]
        /*
         * Clear interrupts if required (depends on repeated starts).
         * Since the Bus is on hold, only then prior status needs to
         * be cleared.
         */
        if ( MSS_I2C_HOLD_BUS == this_i2c->bus_status )
    31b2:	68fb      	ldr	r3, [r7, #12]
    31b4:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    31b8:	2b01      	cmp	r3, #1
    31ba:	d111      	bne.n	31e0 <MSS_I2C_write_read+0x118>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0u;
    31bc:	68fb      	ldr	r3, [r7, #12]
    31be:	699b      	ldr	r3, [r3, #24]
    31c0:	f04f 0200 	mov.w	r2, #0
    31c4:	60da      	str	r2, [r3, #12]
            stat_ctrl = this_i2c->hw_reg->STATUS;
    31c6:	68fb      	ldr	r3, [r7, #12]
    31c8:	695b      	ldr	r3, [r3, #20]
    31ca:	791b      	ldrb	r3, [r3, #4]
    31cc:	74fb      	strb	r3, [r7, #19]
            stat_ctrl = stat_ctrl;  /* Avoids Lint warning */
    31ce:	7cfb      	ldrb	r3, [r7, #19]
    31d0:	b2db      	uxtb	r3, r3
    31d2:	74fb      	strb	r3, [r7, #19]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    31d4:	68fb      	ldr	r3, [r7, #12]
    31d6:	8a5b      	ldrh	r3, [r3, #18]
    31d8:	b21b      	sxth	r3, r3
    31da:	4618      	mov	r0, r3
    31dc:	f7ff fdac 	bl	2d38 <NVIC_ClearPendingIRQ>
        }

        /* Enable the interrupt. ( Re-enable) */
        NVIC_EnableIRQ( this_i2c->irqn );
    31e0:	68fb      	ldr	r3, [r7, #12]
    31e2:	8a5b      	ldrh	r3, [r3, #18]
    31e4:	b21b      	sxth	r3, r3
    31e6:	4618      	mov	r0, r3
    31e8:	f7ff fd6c 	bl	2cc4 <NVIC_EnableIRQ>

        restore_interrupts( primask );
    31ec:	6978      	ldr	r0, [r7, #20]
    31ee:	f000 ff7d 	bl	40ec <restore_interrupts>
    }
}
    31f2:	f107 0718 	add.w	r7, r7, #24
    31f6:	46bd      	mov	sp, r7
    31f8:	bd80      	pop	{r7, pc}
    31fa:	bf00      	nop

000031fc <MSS_I2C_get_status>:
 */
mss_i2c_status_t MSS_I2C_get_status
(
    mss_i2c_instance_t * this_i2c
)
{
    31fc:	b480      	push	{r7}
    31fe:	b085      	sub	sp, #20
    3200:	af00      	add	r7, sp, #0
    3202:	6078      	str	r0, [r7, #4]
    mss_i2c_status_t i2c_status ;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3204:	687a      	ldr	r2, [r7, #4]
    3206:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    320a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    320e:	429a      	cmp	r2, r3
    3210:	d007      	beq.n	3222 <MSS_I2C_get_status+0x26>
    3212:	687a      	ldr	r2, [r7, #4]
    3214:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    321c:	429a      	cmp	r2, r3
    321e:	d000      	beq.n	3222 <MSS_I2C_get_status+0x26>
    3220:	be00      	bkpt	0x0000

    i2c_status = this_i2c->master_status ;
    3222:	687b      	ldr	r3, [r7, #4]
    3224:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3228:	73fb      	strb	r3, [r7, #15]
    return i2c_status;
    322a:	7bfb      	ldrb	r3, [r7, #15]
}
    322c:	4618      	mov	r0, r3
    322e:	f107 0714 	add.w	r7, r7, #20
    3232:	46bd      	mov	sp, r7
    3234:	bc80      	pop	{r7}
    3236:	4770      	bx	lr

00003238 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c,
    uint32_t timeout_ms
)
{
    3238:	b480      	push	{r7}
    323a:	b085      	sub	sp, #20
    323c:	af00      	add	r7, sp, #0
    323e:	6078      	str	r0, [r7, #4]
    3240:	6039      	str	r1, [r7, #0]
	mss_i2c_status_t i2c_status;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3242:	687a      	ldr	r2, [r7, #4]
    3244:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    324c:	429a      	cmp	r2, r3
    324e:	d007      	beq.n	3260 <MSS_I2C_wait_complete+0x28>
    3250:	687a      	ldr	r2, [r7, #4]
    3252:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    325a:	429a      	cmp	r2, r3
    325c:	d000      	beq.n	3260 <MSS_I2C_wait_complete+0x28>
    325e:	be00      	bkpt	0x0000
    
    this_i2c->master_timeout_ms = timeout_ms;
    3260:	687b      	ldr	r3, [r7, #4]
    3262:	683a      	ldr	r2, [r7, #0]
    3264:	641a      	str	r2, [r3, #64]	; 0x40

    /* Run the loop until state returns I2C_FAILED  or I2C_SUCESS*/
    do {
        i2c_status = this_i2c->master_status;
    3266:	687b      	ldr	r3, [r7, #4]
    3268:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    326c:	73fb      	strb	r3, [r7, #15]
    } while(MSS_I2C_IN_PROGRESS == i2c_status);
    326e:	7bfb      	ldrb	r3, [r7, #15]
    3270:	2b01      	cmp	r3, #1
    3272:	d0f8      	beq.n	3266 <MSS_I2C_wait_complete+0x2e>

    return i2c_status;
    3274:	7bfb      	ldrb	r3, [r7, #15]
}
    3276:	4618      	mov	r0, r3
    3278:	f107 0714 	add.w	r7, r7, #20
    327c:	46bd      	mov	sp, r7
    327e:	bc80      	pop	{r7}
    3280:	4770      	bx	lr
    3282:	bf00      	nop

00003284 <MSS_I2C_system_tick>:
void MSS_I2C_system_tick
(
    mss_i2c_instance_t * this_i2c,
    uint32_t ms_since_last_tick
)
{
    3284:	b480      	push	{r7}
    3286:	b083      	sub	sp, #12
    3288:	af00      	add	r7, sp, #0
    328a:	6078      	str	r0, [r7, #4]
    328c:	6039      	str	r1, [r7, #0]
    if(this_i2c->master_timeout_ms != MSS_I2C_NO_TIMEOUT)
    328e:	687b      	ldr	r3, [r7, #4]
    3290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3292:	2b00      	cmp	r3, #0
    3294:	d01e      	beq.n	32d4 <MSS_I2C_system_tick+0x50>
    {
        if(this_i2c->master_timeout_ms > ms_since_last_tick)
    3296:	687b      	ldr	r3, [r7, #4]
    3298:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    329a:	683b      	ldr	r3, [r7, #0]
    329c:	429a      	cmp	r2, r3
    329e:	d907      	bls.n	32b0 <MSS_I2C_system_tick+0x2c>
        {
            this_i2c->master_timeout_ms -= ms_since_last_tick;
    32a0:	687b      	ldr	r3, [r7, #4]
    32a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    32a4:	683b      	ldr	r3, [r7, #0]
    32a6:	ebc3 0202 	rsb	r2, r3, r2
    32aa:	687b      	ldr	r3, [r7, #4]
    32ac:	641a      	str	r2, [r3, #64]	; 0x40
    32ae:	e011      	b.n	32d4 <MSS_I2C_system_tick+0x50>
        else
        {
            /*
             * Mark current transaction as having timed out.
             */
            this_i2c->master_status = MSS_I2C_TIMED_OUT;
    32b0:	687b      	ldr	r3, [r7, #4]
    32b2:	f04f 0203 	mov.w	r2, #3
    32b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    32ba:	687b      	ldr	r3, [r7, #4]
    32bc:	f04f 0200 	mov.w	r2, #0
    32c0:	721a      	strb	r2, [r3, #8]
            this_i2c->is_transaction_pending = 0;
    32c2:	687b      	ldr	r3, [r7, #4]
    32c4:	f04f 0200 	mov.w	r2, #0
    32c8:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            
            /*
             * Make sure we do not incorrectly signal a timeout for subsequent
             * transactions.
             */
            this_i2c->master_timeout_ms = MSS_I2C_NO_TIMEOUT;
    32cc:	687b      	ldr	r3, [r7, #4]
    32ce:	f04f 0200 	mov.w	r2, #0
    32d2:	641a      	str	r2, [r3, #64]	; 0x40
        }
    }
}
    32d4:	f107 070c 	add.w	r7, r7, #12
    32d8:	46bd      	mov	sp, r7
    32da:	bc80      	pop	{r7}
    32dc:	4770      	bx	lr
    32de:	bf00      	nop

000032e0 <MSS_I2C_set_slave_tx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    const uint8_t * tx_buffer,
    uint16_t tx_size
)
{
    32e0:	b580      	push	{r7, lr}
    32e2:	b086      	sub	sp, #24
    32e4:	af00      	add	r7, sp, #0
    32e6:	60f8      	str	r0, [r7, #12]
    32e8:	60b9      	str	r1, [r7, #8]
    32ea:	4613      	mov	r3, r2
    32ec:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    32ee:	68fa      	ldr	r2, [r7, #12]
    32f0:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    32f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32f8:	429a      	cmp	r2, r3
    32fa:	d007      	beq.n	330c <MSS_I2C_set_slave_tx_buffer+0x2c>
    32fc:	68fa      	ldr	r2, [r7, #12]
    32fe:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3306:	429a      	cmp	r2, r3
    3308:	d000      	beq.n	330c <MSS_I2C_set_slave_tx_buffer+0x2c>
    330a:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    330c:	f000 fedc 	bl	40c8 <disable_interrupts>
    3310:	4603      	mov	r3, r0
    3312:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_tx_buffer = tx_buffer;
    3314:	68fb      	ldr	r3, [r7, #12]
    3316:	68ba      	ldr	r2, [r7, #8]
    3318:	645a      	str	r2, [r3, #68]	; 0x44
    this_i2c->slave_tx_size = tx_size;
    331a:	88fa      	ldrh	r2, [r7, #6]
    331c:	68fb      	ldr	r3, [r7, #12]
    331e:	649a      	str	r2, [r3, #72]	; 0x48
    this_i2c->slave_tx_idx = 0u;
    3320:	68fb      	ldr	r3, [r7, #12]
    3322:	f04f 0200 	mov.w	r2, #0
    3326:	64da      	str	r2, [r3, #76]	; 0x4c
    
    restore_interrupts( primask );
    3328:	6978      	ldr	r0, [r7, #20]
    332a:	f000 fedf 	bl	40ec <restore_interrupts>
}
    332e:	f107 0718 	add.w	r7, r7, #24
    3332:	46bd      	mov	sp, r7
    3334:	bd80      	pop	{r7, pc}
    3336:	bf00      	nop

00003338 <MSS_I2C_set_slave_rx_buffer>:
(
    mss_i2c_instance_t * this_i2c,
    uint8_t * rx_buffer,
    uint16_t rx_size
)
{
    3338:	b580      	push	{r7, lr}
    333a:	b086      	sub	sp, #24
    333c:	af00      	add	r7, sp, #0
    333e:	60f8      	str	r0, [r7, #12]
    3340:	60b9      	str	r1, [r7, #8]
    3342:	4613      	mov	r3, r2
    3344:	80fb      	strh	r3, [r7, #6]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3346:	68fa      	ldr	r2, [r7, #12]
    3348:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    334c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3350:	429a      	cmp	r2, r3
    3352:	d007      	beq.n	3364 <MSS_I2C_set_slave_rx_buffer+0x2c>
    3354:	68fa      	ldr	r2, [r7, #12]
    3356:	f64a 2368 	movw	r3, #43624	; 0xaa68
    335a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    335e:	429a      	cmp	r2, r3
    3360:	d000      	beq.n	3364 <MSS_I2C_set_slave_rx_buffer+0x2c>
    3362:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3364:	f000 feb0 	bl	40c8 <disable_interrupts>
    3368:	4603      	mov	r3, r0
    336a:	617b      	str	r3, [r7, #20]
    
    this_i2c->slave_rx_buffer = rx_buffer;
    336c:	68fb      	ldr	r3, [r7, #12]
    336e:	68ba      	ldr	r2, [r7, #8]
    3370:	651a      	str	r2, [r3, #80]	; 0x50
    this_i2c->slave_rx_size = rx_size;
    3372:	88fa      	ldrh	r2, [r7, #6]
    3374:	68fb      	ldr	r3, [r7, #12]
    3376:	655a      	str	r2, [r3, #84]	; 0x54
    this_i2c->slave_rx_idx = 0u;
    3378:	68fb      	ldr	r3, [r7, #12]
    337a:	f04f 0200 	mov.w	r2, #0
    337e:	659a      	str	r2, [r3, #88]	; 0x58

    restore_interrupts( primask );
    3380:	6978      	ldr	r0, [r7, #20]
    3382:	f000 feb3 	bl	40ec <restore_interrupts>
}
    3386:	f107 0718 	add.w	r7, r7, #24
    338a:	46bd      	mov	sp, r7
    338c:	bd80      	pop	{r7, pc}
    338e:	bf00      	nop

00003390 <MSS_I2C_set_slave_mem_offset_length>:
void MSS_I2C_set_slave_mem_offset_length
(
    mss_i2c_instance_t * this_i2c,
    uint8_t offset_length
)
{
    3390:	b480      	push	{r7}
    3392:	b083      	sub	sp, #12
    3394:	af00      	add	r7, sp, #0
    3396:	6078      	str	r0, [r7, #4]
    3398:	460b      	mov	r3, r1
    339a:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    339c:	687a      	ldr	r2, [r7, #4]
    339e:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    33a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33a6:	429a      	cmp	r2, r3
    33a8:	d007      	beq.n	33ba <MSS_I2C_set_slave_mem_offset_length+0x2a>
    33aa:	687a      	ldr	r2, [r7, #4]
    33ac:	f64a 2368 	movw	r3, #43624	; 0xaa68
    33b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33b4:	429a      	cmp	r2, r3
    33b6:	d000      	beq.n	33ba <MSS_I2C_set_slave_mem_offset_length+0x2a>
    33b8:	be00      	bkpt	0x0000
    ASSERT(offset_length <= MAX_OFFSET_LENGTH);
    33ba:	78fb      	ldrb	r3, [r7, #3]
    33bc:	2b02      	cmp	r3, #2
    33be:	d900      	bls.n	33c2 <MSS_I2C_set_slave_mem_offset_length+0x32>
    33c0:	be00      	bkpt	0x0000
    
    if(offset_length > MAX_OFFSET_LENGTH)
    33c2:	78fb      	ldrb	r3, [r7, #3]
    33c4:	2b02      	cmp	r3, #2
    33c6:	d904      	bls.n	33d2 <MSS_I2C_set_slave_mem_offset_length+0x42>
    {
        this_i2c->slave_mem_offset_length = MAX_OFFSET_LENGTH;
    33c8:	687b      	ldr	r3, [r7, #4]
    33ca:	f04f 0202 	mov.w	r2, #2
    33ce:	661a      	str	r2, [r3, #96]	; 0x60
    33d0:	e002      	b.n	33d8 <MSS_I2C_set_slave_mem_offset_length+0x48>
    }
    else
    {
        this_i2c->slave_mem_offset_length = offset_length;
    33d2:	78fa      	ldrb	r2, [r7, #3]
    33d4:	687b      	ldr	r3, [r7, #4]
    33d6:	661a      	str	r2, [r3, #96]	; 0x60
    }
}
    33d8:	f107 070c 	add.w	r7, r7, #12
    33dc:	46bd      	mov	sp, r7
    33de:	bc80      	pop	{r7}
    33e0:	4770      	bx	lr
    33e2:	bf00      	nop

000033e4 <MSS_I2C_register_write_handler>:
void MSS_I2C_register_write_handler
(
    mss_i2c_instance_t * this_i2c,
    mss_i2c_slave_wr_handler_t handler
)
{
    33e4:	b480      	push	{r7}
    33e6:	b083      	sub	sp, #12
    33e8:	af00      	add	r7, sp, #0
    33ea:	6078      	str	r0, [r7, #4]
    33ec:	6039      	str	r1, [r7, #0]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    33ee:	687a      	ldr	r2, [r7, #4]
    33f0:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    33f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    33f8:	429a      	cmp	r2, r3
    33fa:	d007      	beq.n	340c <MSS_I2C_register_write_handler+0x28>
    33fc:	687a      	ldr	r2, [r7, #4]
    33fe:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3406:	429a      	cmp	r2, r3
    3408:	d000      	beq.n	340c <MSS_I2C_register_write_handler+0x28>
    340a:	be00      	bkpt	0x0000

    this_i2c->slave_write_handler = handler;
    340c:	687b      	ldr	r3, [r7, #4]
    340e:	683a      	ldr	r2, [r7, #0]
    3410:	665a      	str	r2, [r3, #100]	; 0x64
}
    3412:	f107 070c 	add.w	r7, r7, #12
    3416:	46bd      	mov	sp, r7
    3418:	bc80      	pop	{r7}
    341a:	4770      	bx	lr

0000341c <MSS_I2C_enable_slave>:
 */
void MSS_I2C_enable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    341c:	b580      	push	{r7, lr}
    341e:	b084      	sub	sp, #16
    3420:	af00      	add	r7, sp, #0
    3422:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3424:	687a      	ldr	r2, [r7, #4]
    3426:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    342a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    342e:	429a      	cmp	r2, r3
    3430:	d007      	beq.n	3442 <MSS_I2C_enable_slave+0x26>
    3432:	687a      	ldr	r2, [r7, #4]
    3434:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    343c:	429a      	cmp	r2, r3
    343e:	d000      	beq.n	3442 <MSS_I2C_enable_slave+0x26>
    3440:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    3442:	f000 fe41 	bl	40c8 <disable_interrupts>
    3446:	4603      	mov	r3, r0
    3448:	60fb      	str	r3, [r7, #12]

    /* Set the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    344a:	687b      	ldr	r3, [r7, #4]
    344c:	699b      	ldr	r3, [r3, #24]
    344e:	f04f 0201 	mov.w	r2, #1
    3452:	609a      	str	r2, [r3, #8]
    
    /* Enable slave */
    this_i2c->is_slave_enabled = 1u;
    3454:	687b      	ldr	r3, [r7, #4]
    3456:	f04f 0201 	mov.w	r2, #1
    345a:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    345e:	68f8      	ldr	r0, [r7, #12]
    3460:	f000 fe44 	bl	40ec <restore_interrupts>

    /* Enable Interrupt */
    NVIC_EnableIRQ( this_i2c->irqn );
    3464:	687b      	ldr	r3, [r7, #4]
    3466:	8a5b      	ldrh	r3, [r3, #18]
    3468:	b21b      	sxth	r3, r3
    346a:	4618      	mov	r0, r3
    346c:	f7ff fc2a 	bl	2cc4 <NVIC_EnableIRQ>
}
    3470:	f107 0710 	add.w	r7, r7, #16
    3474:	46bd      	mov	sp, r7
    3476:	bd80      	pop	{r7, pc}

00003478 <MSS_I2C_disable_slave>:
 */
void MSS_I2C_disable_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3478:	b580      	push	{r7, lr}
    347a:	b084      	sub	sp, #16
    347c:	af00      	add	r7, sp, #0
    347e:	6078      	str	r0, [r7, #4]
    uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3480:	687a      	ldr	r2, [r7, #4]
    3482:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3486:	f2c2 0300 	movt	r3, #8192	; 0x2000
    348a:	429a      	cmp	r2, r3
    348c:	d007      	beq.n	349e <MSS_I2C_disable_slave+0x26>
    348e:	687a      	ldr	r2, [r7, #4]
    3490:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3498:	429a      	cmp	r2, r3
    349a:	d000      	beq.n	349e <MSS_I2C_disable_slave+0x26>
    349c:	be00      	bkpt	0x0000

    primask = disable_interrupts();
    349e:	f000 fe13 	bl	40c8 <disable_interrupts>
    34a2:	4603      	mov	r3, r0
    34a4:	60fb      	str	r3, [r7, #12]

    /* Reset the assert acknowledge bit. */
    this_i2c->hw_reg_bit->CTRL_AA = 0x00u;
    34a6:	687b      	ldr	r3, [r7, #4]
    34a8:	699b      	ldr	r3, [r3, #24]
    34aa:	f04f 0200 	mov.w	r2, #0
    34ae:	609a      	str	r2, [r3, #8]

    /* Disable slave */
    this_i2c->is_slave_enabled = 0u;
    34b0:	687b      	ldr	r3, [r7, #4]
    34b2:	f04f 0200 	mov.w	r2, #0
    34b6:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68

    restore_interrupts( primask );
    34ba:	68f8      	ldr	r0, [r7, #12]
    34bc:	f000 fe16 	bl	40ec <restore_interrupts>
}
    34c0:	f107 0710 	add.w	r7, r7, #16
    34c4:	46bd      	mov	sp, r7
    34c6:	bd80      	pop	{r7, pc}

000034c8 <enable_slave_if_required>:
 */
static void enable_slave_if_required
(
    mss_i2c_instance_t * this_i2c
)
{
    34c8:	b480      	push	{r7}
    34ca:	b083      	sub	sp, #12
    34cc:	af00      	add	r7, sp, #0
    34ce:	6078      	str	r0, [r7, #4]
    if( this_i2c->is_slave_enabled )
    34d0:	687b      	ldr	r3, [r7, #4]
    34d2:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
    34d6:	2b00      	cmp	r3, #0
    34d8:	d004      	beq.n	34e4 <enable_slave_if_required+0x1c>
    {
        this_i2c->hw_reg_bit->CTRL_AA = 1u;
    34da:	687b      	ldr	r3, [r7, #4]
    34dc:	699b      	ldr	r3, [r3, #24]
    34de:	f04f 0201 	mov.w	r2, #1
    34e2:	609a      	str	r2, [r3, #8]
    }
}
    34e4:	f107 070c 	add.w	r7, r7, #12
    34e8:	46bd      	mov	sp, r7
    34ea:	bc80      	pop	{r7}
    34ec:	4770      	bx	lr
    34ee:	bf00      	nop

000034f0 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
    mss_i2c_instance_t * this_i2c
)
{
    34f0:	b580      	push	{r7, lr}
    34f2:	b084      	sub	sp, #16
    34f4:	af00      	add	r7, sp, #0
    34f6:	6078      	str	r0, [r7, #4]
    volatile uint8_t status;
    uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1u;
    34f8:	f04f 0301 	mov.w	r3, #1
    34fc:	73bb      	strb	r3, [r7, #14]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    34fe:	687a      	ldr	r2, [r7, #4]
    3500:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3504:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3508:	429a      	cmp	r2, r3
    350a:	d007      	beq.n	351c <mss_i2c_isr+0x2c>
    350c:	687a      	ldr	r2, [r7, #4]
    350e:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3512:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3516:	429a      	cmp	r2, r3
    3518:	d000      	beq.n	351c <mss_i2c_isr+0x2c>
    351a:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    351c:	687b      	ldr	r3, [r7, #4]
    351e:	695b      	ldr	r3, [r3, #20]
    3520:	791b      	ldrb	r3, [r3, #4]
    3522:	72fb      	strb	r3, [r7, #11]

    switch( status )
    3524:	7afb      	ldrb	r3, [r7, #11]
    3526:	b2db      	uxtb	r3, r3
    3528:	f1a3 0308 	sub.w	r3, r3, #8
    352c:	2bd0      	cmp	r3, #208	; 0xd0
    352e:	f200 841c 	bhi.w	3d6a <mss_i2c_isr+0x87a>
    3532:	a201      	add	r2, pc, #4	; (adr r2, 3538 <mss_i2c_isr+0x48>)
    3534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    3538:	0000387d 	.word	0x0000387d
    353c:	00003d6b 	.word	0x00003d6b
    3540:	00003d6b 	.word	0x00003d6b
    3544:	00003d6b 	.word	0x00003d6b
    3548:	00003d6b 	.word	0x00003d6b
    354c:	00003d6b 	.word	0x00003d6b
    3550:	00003d6b 	.word	0x00003d6b
    3554:	00003d6b 	.word	0x00003d6b
    3558:	0000387d 	.word	0x0000387d
    355c:	00003d6b 	.word	0x00003d6b
    3560:	00003d6b 	.word	0x00003d6b
    3564:	00003d6b 	.word	0x00003d6b
    3568:	00003d6b 	.word	0x00003d6b
    356c:	00003d6b 	.word	0x00003d6b
    3570:	00003d6b 	.word	0x00003d6b
    3574:	00003d6b 	.word	0x00003d6b
    3578:	00003921 	.word	0x00003921
    357c:	00003d6b 	.word	0x00003d6b
    3580:	00003d6b 	.word	0x00003d6b
    3584:	00003d6b 	.word	0x00003d6b
    3588:	00003d6b 	.word	0x00003d6b
    358c:	00003d6b 	.word	0x00003d6b
    3590:	00003d6b 	.word	0x00003d6b
    3594:	00003d6b 	.word	0x00003d6b
    3598:	000038fd 	.word	0x000038fd
    359c:	00003d6b 	.word	0x00003d6b
    35a0:	00003d6b 	.word	0x00003d6b
    35a4:	00003d6b 	.word	0x00003d6b
    35a8:	00003d6b 	.word	0x00003d6b
    35ac:	00003d6b 	.word	0x00003d6b
    35b0:	00003d6b 	.word	0x00003d6b
    35b4:	00003d6b 	.word	0x00003d6b
    35b8:	00003921 	.word	0x00003921
    35bc:	00003d6b 	.word	0x00003d6b
    35c0:	00003d6b 	.word	0x00003d6b
    35c4:	00003d6b 	.word	0x00003d6b
    35c8:	00003d6b 	.word	0x00003d6b
    35cc:	00003d6b 	.word	0x00003d6b
    35d0:	00003d6b 	.word	0x00003d6b
    35d4:	00003d6b 	.word	0x00003d6b
    35d8:	000039b5 	.word	0x000039b5
    35dc:	00003d6b 	.word	0x00003d6b
    35e0:	00003d6b 	.word	0x00003d6b
    35e4:	00003d6b 	.word	0x00003d6b
    35e8:	00003d6b 	.word	0x00003d6b
    35ec:	00003d6b 	.word	0x00003d6b
    35f0:	00003d6b 	.word	0x00003d6b
    35f4:	00003d6b 	.word	0x00003d6b
    35f8:	000038f1 	.word	0x000038f1
    35fc:	00003d6b 	.word	0x00003d6b
    3600:	00003d6b 	.word	0x00003d6b
    3604:	00003d6b 	.word	0x00003d6b
    3608:	00003d6b 	.word	0x00003d6b
    360c:	00003d6b 	.word	0x00003d6b
    3610:	00003d6b 	.word	0x00003d6b
    3614:	00003d6b 	.word	0x00003d6b
    3618:	000039d9 	.word	0x000039d9
    361c:	00003d6b 	.word	0x00003d6b
    3620:	00003d6b 	.word	0x00003d6b
    3624:	00003d6b 	.word	0x00003d6b
    3628:	00003d6b 	.word	0x00003d6b
    362c:	00003d6b 	.word	0x00003d6b
    3630:	00003d6b 	.word	0x00003d6b
    3634:	00003d6b 	.word	0x00003d6b
    3638:	00003a29 	.word	0x00003a29
    363c:	00003d6b 	.word	0x00003d6b
    3640:	00003d6b 	.word	0x00003d6b
    3644:	00003d6b 	.word	0x00003d6b
    3648:	00003d6b 	.word	0x00003d6b
    364c:	00003d6b 	.word	0x00003d6b
    3650:	00003d6b 	.word	0x00003d6b
    3654:	00003d6b 	.word	0x00003d6b
    3658:	00003a4d 	.word	0x00003a4d
    365c:	00003d6b 	.word	0x00003d6b
    3660:	00003d6b 	.word	0x00003d6b
    3664:	00003d6b 	.word	0x00003d6b
    3668:	00003d6b 	.word	0x00003d6b
    366c:	00003d6b 	.word	0x00003d6b
    3670:	00003d6b 	.word	0x00003d6b
    3674:	00003d6b 	.word	0x00003d6b
    3678:	00003a87 	.word	0x00003a87
    367c:	00003d6b 	.word	0x00003d6b
    3680:	00003d6b 	.word	0x00003d6b
    3684:	00003d6b 	.word	0x00003d6b
    3688:	00003d6b 	.word	0x00003d6b
    368c:	00003d6b 	.word	0x00003d6b
    3690:	00003d6b 	.word	0x00003d6b
    3694:	00003d6b 	.word	0x00003d6b
    3698:	00003b29 	.word	0x00003b29
    369c:	00003d6b 	.word	0x00003d6b
    36a0:	00003d6b 	.word	0x00003d6b
    36a4:	00003d6b 	.word	0x00003d6b
    36a8:	00003d6b 	.word	0x00003d6b
    36ac:	00003d6b 	.word	0x00003d6b
    36b0:	00003d6b 	.word	0x00003d6b
    36b4:	00003d6b 	.word	0x00003d6b
    36b8:	00003b1f 	.word	0x00003b1f
    36bc:	00003d6b 	.word	0x00003d6b
    36c0:	00003d6b 	.word	0x00003d6b
    36c4:	00003d6b 	.word	0x00003d6b
    36c8:	00003d6b 	.word	0x00003d6b
    36cc:	00003d6b 	.word	0x00003d6b
    36d0:	00003d6b 	.word	0x00003d6b
    36d4:	00003d6b 	.word	0x00003d6b
    36d8:	00003b29 	.word	0x00003b29
    36dc:	00003d6b 	.word	0x00003d6b
    36e0:	00003d6b 	.word	0x00003d6b
    36e4:	00003d6b 	.word	0x00003d6b
    36e8:	00003d6b 	.word	0x00003d6b
    36ec:	00003d6b 	.word	0x00003d6b
    36f0:	00003d6b 	.word	0x00003d6b
    36f4:	00003d6b 	.word	0x00003d6b
    36f8:	00003b1f 	.word	0x00003b1f
    36fc:	00003d6b 	.word	0x00003d6b
    3700:	00003d6b 	.word	0x00003d6b
    3704:	00003d6b 	.word	0x00003d6b
    3708:	00003d6b 	.word	0x00003d6b
    370c:	00003d6b 	.word	0x00003d6b
    3710:	00003d6b 	.word	0x00003d6b
    3714:	00003d6b 	.word	0x00003d6b
    3718:	00003b6b 	.word	0x00003b6b
    371c:	00003d6b 	.word	0x00003d6b
    3720:	00003d6b 	.word	0x00003d6b
    3724:	00003d6b 	.word	0x00003d6b
    3728:	00003d6b 	.word	0x00003d6b
    372c:	00003d6b 	.word	0x00003d6b
    3730:	00003d6b 	.word	0x00003d6b
    3734:	00003d6b 	.word	0x00003d6b
    3738:	00003aeb 	.word	0x00003aeb
    373c:	00003d6b 	.word	0x00003d6b
    3740:	00003d6b 	.word	0x00003d6b
    3744:	00003d6b 	.word	0x00003d6b
    3748:	00003d6b 	.word	0x00003d6b
    374c:	00003d6b 	.word	0x00003d6b
    3750:	00003d6b 	.word	0x00003d6b
    3754:	00003d6b 	.word	0x00003d6b
    3758:	00003b6b 	.word	0x00003b6b
    375c:	00003d6b 	.word	0x00003d6b
    3760:	00003d6b 	.word	0x00003d6b
    3764:	00003d6b 	.word	0x00003d6b
    3768:	00003d6b 	.word	0x00003d6b
    376c:	00003d6b 	.word	0x00003d6b
    3770:	00003d6b 	.word	0x00003d6b
    3774:	00003d6b 	.word	0x00003d6b
    3778:	00003aeb 	.word	0x00003aeb
    377c:	00003d6b 	.word	0x00003d6b
    3780:	00003d6b 	.word	0x00003d6b
    3784:	00003d6b 	.word	0x00003d6b
    3788:	00003d6b 	.word	0x00003d6b
    378c:	00003d6b 	.word	0x00003d6b
    3790:	00003d6b 	.word	0x00003d6b
    3794:	00003d6b 	.word	0x00003d6b
    3798:	00003bc7 	.word	0x00003bc7
    379c:	00003d6b 	.word	0x00003d6b
    37a0:	00003d6b 	.word	0x00003d6b
    37a4:	00003d6b 	.word	0x00003d6b
    37a8:	00003d6b 	.word	0x00003d6b
    37ac:	00003d6b 	.word	0x00003d6b
    37b0:	00003d6b 	.word	0x00003d6b
    37b4:	00003d6b 	.word	0x00003d6b
    37b8:	00003c9f 	.word	0x00003c9f
    37bc:	00003d6b 	.word	0x00003d6b
    37c0:	00003d6b 	.word	0x00003d6b
    37c4:	00003d6b 	.word	0x00003d6b
    37c8:	00003d6b 	.word	0x00003d6b
    37cc:	00003d6b 	.word	0x00003d6b
    37d0:	00003d6b 	.word	0x00003d6b
    37d4:	00003d6b 	.word	0x00003d6b
    37d8:	00003c9f 	.word	0x00003c9f
    37dc:	00003d6b 	.word	0x00003d6b
    37e0:	00003d6b 	.word	0x00003d6b
    37e4:	00003d6b 	.word	0x00003d6b
    37e8:	00003d6b 	.word	0x00003d6b
    37ec:	00003d6b 	.word	0x00003d6b
    37f0:	00003d6b 	.word	0x00003d6b
    37f4:	00003d6b 	.word	0x00003d6b
    37f8:	00003c9f 	.word	0x00003c9f
    37fc:	00003d6b 	.word	0x00003d6b
    3800:	00003d6b 	.word	0x00003d6b
    3804:	00003d6b 	.word	0x00003d6b
    3808:	00003d6b 	.word	0x00003d6b
    380c:	00003d6b 	.word	0x00003d6b
    3810:	00003d6b 	.word	0x00003d6b
    3814:	00003d6b 	.word	0x00003d6b
    3818:	00003d31 	.word	0x00003d31
    381c:	00003d6b 	.word	0x00003d6b
    3820:	00003d6b 	.word	0x00003d6b
    3824:	00003d6b 	.word	0x00003d6b
    3828:	00003d6b 	.word	0x00003d6b
    382c:	00003d6b 	.word	0x00003d6b
    3830:	00003d6b 	.word	0x00003d6b
    3834:	00003d6b 	.word	0x00003d6b
    3838:	00003d31 	.word	0x00003d31
    383c:	00003d6b 	.word	0x00003d6b
    3840:	00003d6b 	.word	0x00003d6b
    3844:	00003d6b 	.word	0x00003d6b
    3848:	00003d6b 	.word	0x00003d6b
    384c:	00003d6b 	.word	0x00003d6b
    3850:	00003d6b 	.word	0x00003d6b
    3854:	00003d6b 	.word	0x00003d6b
    3858:	00003d6b 	.word	0x00003d6b
    385c:	00003d6b 	.word	0x00003d6b
    3860:	00003d6b 	.word	0x00003d6b
    3864:	00003d6b 	.word	0x00003d6b
    3868:	00003d6b 	.word	0x00003d6b
    386c:	00003d6b 	.word	0x00003d6b
    3870:	00003d6b 	.word	0x00003d6b
    3874:	00003d6b 	.word	0x00003d6b
    3878:	00003c71 	.word	0x00003c71
    {
        /************** MASTER TRANSMITTER / RECEIVER *******************/
      
        case ST_START: /* start has been xmt'd */
        case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0u;
    387c:	687b      	ldr	r3, [r7, #4]
    387e:	699b      	ldr	r3, [r3, #24]
    3880:	f04f 0200 	mov.w	r2, #0
    3884:	615a      	str	r2, [r3, #20]
            this_i2c->hw_reg->DATA = (uint8_t)this_i2c->target_addr;
    3886:	687b      	ldr	r3, [r7, #4]
    3888:	695b      	ldr	r3, [r3, #20]
    388a:	687a      	ldr	r2, [r7, #4]
    388c:	6852      	ldr	r2, [r2, #4]
    388e:	b2d2      	uxtb	r2, r2
    3890:	721a      	strb	r2, [r3, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    3892:	687b      	ldr	r3, [r7, #4]
    3894:	699b      	ldr	r3, [r3, #24]
    3896:	687a      	ldr	r2, [r7, #4]
    3898:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    389a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
            if ( this_i2c->dir == WRITE_DIR )
    389e:	687b      	ldr	r3, [r7, #4]
    38a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    38a2:	2b00      	cmp	r3, #0
    38a4:	d104      	bne.n	38b0 <mss_i2c_isr+0x3c0>
            {
                this_i2c->master_tx_idx = 0u;
    38a6:	687b      	ldr	r3, [r7, #4]
    38a8:	f04f 0200 	mov.w	r2, #0
    38ac:	629a      	str	r2, [r3, #40]	; 0x28
    38ae:	e007      	b.n	38c0 <mss_i2c_isr+0x3d0>
            }
            else if ( this_i2c->dir == READ_DIR)
    38b0:	687b      	ldr	r3, [r7, #4]
    38b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    38b4:	2b01      	cmp	r3, #1
    38b6:	d103      	bne.n	38c0 <mss_i2c_isr+0x3d0>
            {
                this_i2c->master_rx_idx = 0u;
    38b8:	687b      	ldr	r3, [r7, #4]
    38ba:	f04f 0200 	mov.w	r2, #0
    38be:	639a      	str	r2, [r3, #56]	; 0x38
            /*
             * Clear the pending transaction. This condition will be true if the slave 
             * has acquired the bus to carry out pending master transaction which 
             * it had received during its slave transmission or reception mode. 
             */
            if(this_i2c->is_transaction_pending)
    38c0:	687b      	ldr	r3, [r7, #4]
    38c2:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    38c6:	2b00      	cmp	r3, #0
    38c8:	d004      	beq.n	38d4 <mss_i2c_isr+0x3e4>
            {
                this_i2c->is_transaction_pending = 0u;
    38ca:	687b      	ldr	r3, [r7, #4]
    38cc:	f04f 0200 	mov.w	r2, #0
    38d0:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71

            /*
             * Make sure to update proper transaction after master START
             * or RESTART
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
    38d4:	687b      	ldr	r3, [r7, #4]
    38d6:	7a1a      	ldrb	r2, [r3, #8]
    38d8:	687b      	ldr	r3, [r7, #4]
    38da:	f893 3072 	ldrb.w	r3, [r3, #114]	; 0x72
    38de:	429a      	cmp	r2, r3
    38e0:	f000 8267 	beq.w	3db2 <mss_i2c_isr+0x8c2>
            {
                this_i2c->transaction = this_i2c->pending_transaction;
    38e4:	687b      	ldr	r3, [r7, #4]
    38e6:	f893 2072 	ldrb.w	r2, [r3, #114]	; 0x72
    38ea:	687b      	ldr	r3, [r7, #4]
    38ec:	721a      	strb	r2, [r3, #8]
            }
            break;
    38ee:	e269      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        case ST_LOST_ARB:
            /* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    38f0:	687b      	ldr	r3, [r7, #4]
    38f2:	699b      	ldr	r3, [r3, #24]
    38f4:	f04f 0201 	mov.w	r2, #1
    38f8:	615a      	str	r2, [r3, #20]
            break;
    38fa:	e263      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        /******************* MASTER TRANSMITTER *************************/
        case ST_SLAW_NACK:
            /* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    38fc:	687b      	ldr	r3, [r7, #4]
    38fe:	699b      	ldr	r3, [r3, #24]
    3900:	f04f 0201 	mov.w	r2, #1
    3904:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3906:	687b      	ldr	r3, [r7, #4]
    3908:	f04f 0202 	mov.w	r2, #2
    390c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            this_i2c->transaction = NO_TRANSACTION;
    3910:	687b      	ldr	r3, [r7, #4]
    3912:	f04f 0200 	mov.w	r2, #0
    3916:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3918:	6878      	ldr	r0, [r7, #4]
    391a:	f7ff fdd5 	bl	34c8 <enable_slave_if_required>
            break;
    391e:	e251      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        case ST_SLAW_ACK:
        case ST_TX_DATA_ACK:
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
    3920:	687b      	ldr	r3, [r7, #4]
    3922:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3924:	687b      	ldr	r3, [r7, #4]
    3926:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    3928:	429a      	cmp	r2, r3
    392a:	d20d      	bcs.n	3948 <mss_i2c_isr+0x458>
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
    392c:	687b      	ldr	r3, [r7, #4]
    392e:	695a      	ldr	r2, [r3, #20]
    3930:	687b      	ldr	r3, [r7, #4]
    3932:	6a19      	ldr	r1, [r3, #32]
    3934:	687b      	ldr	r3, [r7, #4]
    3936:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    3938:	4419      	add	r1, r3
    393a:	7809      	ldrb	r1, [r1, #0]
    393c:	7211      	strb	r1, [r2, #8]
    393e:	f103 0201 	add.w	r2, r3, #1
    3942:	687b      	ldr	r3, [r7, #4]
    3944:	629a      	str	r2, [r3, #40]	; 0x28
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3946:	e23d      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            /* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
            if (this_i2c->master_tx_idx < this_i2c->master_tx_size)
            {    
                this_i2c->hw_reg->DATA = this_i2c->master_tx_buffer[this_i2c->master_tx_idx++];
            }
            else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    3948:	687b      	ldr	r3, [r7, #4]
    394a:	7a1b      	ldrb	r3, [r3, #8]
    394c:	2b03      	cmp	r3, #3
    394e:	d109      	bne.n	3964 <mss_i2c_isr+0x474>
            {
                /* We are finished sending the address offset part of a random read transaction.
                 * It is is time to send a restart in order to change direction. */
                 this_i2c->dir = READ_DIR;
    3950:	687b      	ldr	r3, [r7, #4]
    3952:	f04f 0201 	mov.w	r2, #1
    3956:	62da      	str	r2, [r3, #44]	; 0x2c
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01u;
    3958:	687b      	ldr	r3, [r7, #4]
    395a:	699b      	ldr	r3, [r3, #24]
    395c:	f04f 0201 	mov.w	r2, #1
    3960:	615a      	str	r2, [r3, #20]
                    NVIC_DisableIRQ( this_i2c->irqn );
                    clear_irq = 0u;
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
            }
            break;
    3962:	e22f      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            {
                /*
                 * Set the transaction back to NO_TRANSACTION to allow user to do further
                 * transaction
                 */
                this_i2c->transaction = NO_TRANSACTION;
    3964:	687b      	ldr	r3, [r7, #4]
    3966:	f04f 0200 	mov.w	r2, #0
    396a:	721a      	strb	r2, [r3, #8]
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS;
    396c:	687b      	ldr	r3, [r7, #4]
    396e:	7c1b      	ldrb	r3, [r3, #16]
    3970:	f003 0301 	and.w	r3, r3, #1
    3974:	737b      	strb	r3, [r7, #13]

                /* Store the information of current I2C bus status in the bus_status*/
                this_i2c->bus_status  = hold_bus;
    3976:	687b      	ldr	r3, [r7, #4]
    3978:	7b7a      	ldrb	r2, [r7, #13]
    397a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                if ( hold_bus == 0u )
    397e:	7b7b      	ldrb	r3, [r7, #13]
    3980:	2b00      	cmp	r3, #0
    3982:	d108      	bne.n	3996 <mss_i2c_isr+0x4a6>
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01u; /*xmt stop condition */
    3984:	687b      	ldr	r3, [r7, #4]
    3986:	699b      	ldr	r3, [r3, #24]
    3988:	f04f 0201 	mov.w	r2, #1
    398c:	611a      	str	r2, [r3, #16]
                    enable_slave_if_required(this_i2c);
    398e:	6878      	ldr	r0, [r7, #4]
    3990:	f7ff fd9a 	bl	34c8 <enable_slave_if_required>
    3994:	e008      	b.n	39a8 <mss_i2c_isr+0x4b8>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    3996:	687b      	ldr	r3, [r7, #4]
    3998:	8a5b      	ldrh	r3, [r3, #18]
    399a:	b21b      	sxth	r3, r3
    399c:	4618      	mov	r0, r3
    399e:	f7ff f9ad 	bl	2cfc <NVIC_DisableIRQ>
                    clear_irq = 0u;
    39a2:	f04f 0300 	mov.w	r3, #0
    39a6:	73bb      	strb	r3, [r7, #14]
                }
                this_i2c->master_status = MSS_I2C_SUCCESS;
    39a8:	687b      	ldr	r3, [r7, #4]
    39aa:	f04f 0200 	mov.w	r2, #0
    39ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }
            break;
    39b2:	e207      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            /* data byte SENT, ACK to be received
             * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    39b4:	687b      	ldr	r3, [r7, #4]
    39b6:	699b      	ldr	r3, [r3, #24]
    39b8:	f04f 0201 	mov.w	r2, #1
    39bc:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    39be:	687b      	ldr	r3, [r7, #4]
    39c0:	f04f 0202 	mov.w	r2, #2
    39c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    39c8:	687b      	ldr	r3, [r7, #4]
    39ca:	f04f 0200 	mov.w	r2, #0
    39ce:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    39d0:	6878      	ldr	r0, [r7, #4]
    39d2:	f7ff fd79 	bl	34c8 <enable_slave_if_required>

            break;
    39d6:	e1f5      	b.n	3dc4 <mss_i2c_isr+0x8d4>
      /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
        case ST_SLAR_ACK: /* SLA+R tx'ed. */
            /* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
             * the next byte is the last byte of the read transaction.
             */
            if(this_i2c->master_rx_size > 1u)
    39d8:	687b      	ldr	r3, [r7, #4]
    39da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    39dc:	2b01      	cmp	r3, #1
    39de:	d905      	bls.n	39ec <mss_i2c_isr+0x4fc>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    39e0:	687b      	ldr	r3, [r7, #4]
    39e2:	699b      	ldr	r3, [r3, #24]
    39e4:	f04f 0201 	mov.w	r2, #1
    39e8:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    39ea:	e1eb      	b.n	3dc4 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->master_rx_size > 1u)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
            }
            else if(1u == this_i2c->master_rx_size)
    39ec:	687b      	ldr	r3, [r7, #4]
    39ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    39f0:	2b01      	cmp	r3, #1
    39f2:	d105      	bne.n	3a00 <mss_i2c_isr+0x510>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    39f4:	687b      	ldr	r3, [r7, #4]
    39f6:	699b      	ldr	r3, [r3, #24]
    39f8:	f04f 0200 	mov.w	r2, #0
    39fc:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
                this_i2c->master_status = MSS_I2C_SUCCESS;
                this_i2c->transaction = NO_TRANSACTION;
            }
            break;
    39fe:	e1e1      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            else /* this_i2c->master_rx_size == 0u */
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3a00:	687b      	ldr	r3, [r7, #4]
    3a02:	699b      	ldr	r3, [r3, #24]
    3a04:	f04f 0201 	mov.w	r2, #1
    3a08:	609a      	str	r2, [r3, #8]
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3a0a:	687b      	ldr	r3, [r7, #4]
    3a0c:	699b      	ldr	r3, [r3, #24]
    3a0e:	f04f 0201 	mov.w	r2, #1
    3a12:	611a      	str	r2, [r3, #16]
                this_i2c->master_status = MSS_I2C_SUCCESS;
    3a14:	687b      	ldr	r3, [r7, #4]
    3a16:	f04f 0200 	mov.w	r2, #0
    3a1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
                this_i2c->transaction = NO_TRANSACTION;
    3a1e:	687b      	ldr	r3, [r7, #4]
    3a20:	f04f 0200 	mov.w	r2, #0
    3a24:	721a      	strb	r2, [r3, #8]
            }
            break;
    3a26:	e1cd      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01u;
    3a28:	687b      	ldr	r3, [r7, #4]
    3a2a:	699b      	ldr	r3, [r3, #24]
    3a2c:	f04f 0201 	mov.w	r2, #1
    3a30:	611a      	str	r2, [r3, #16]
            this_i2c->master_status = MSS_I2C_FAILED;
    3a32:	687b      	ldr	r3, [r7, #4]
    3a34:	f04f 0202 	mov.w	r2, #2
    3a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3a3c:	687b      	ldr	r3, [r7, #4]
    3a3e:	f04f 0200 	mov.w	r2, #0
    3a42:	721a      	strb	r2, [r3, #8]
            enable_slave_if_required(this_i2c);
    3a44:	6878      	ldr	r0, [r7, #4]
    3a46:	f7ff fd3f 	bl	34c8 <enable_slave_if_required>
            break;
    3a4a:	e1bb      	b.n	3dc4 <mss_i2c_isr+0x8d4>
          
        case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
            /* First, get the data */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx++] = this_i2c->hw_reg->DATA;
    3a4c:	687b      	ldr	r3, [r7, #4]
    3a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3a50:	687b      	ldr	r3, [r7, #4]
    3a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3a54:	441a      	add	r2, r3
    3a56:	6879      	ldr	r1, [r7, #4]
    3a58:	6949      	ldr	r1, [r1, #20]
    3a5a:	7a09      	ldrb	r1, [r1, #8]
    3a5c:	b2c9      	uxtb	r1, r1
    3a5e:	7011      	strb	r1, [r2, #0]
    3a60:	f103 0201 	add.w	r2, r3, #1
    3a64:	687b      	ldr	r3, [r7, #4]
    3a66:	639a      	str	r2, [r3, #56]	; 0x38

            if( this_i2c->master_rx_idx >= (this_i2c->master_rx_size - 1u))
    3a68:	687b      	ldr	r3, [r7, #4]
    3a6a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    3a6c:	687b      	ldr	r3, [r7, #4]
    3a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    3a70:	f103 33ff 	add.w	r3, r3, #4294967295
    3a74:	429a      	cmp	r2, r3
    3a76:	f0c0 819e 	bcc.w	3db6 <mss_i2c_isr+0x8c6>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3a7a:	687b      	ldr	r3, [r7, #4]
    3a7c:	699b      	ldr	r3, [r3, #24]
    3a7e:	f04f 0200 	mov.w	r2, #0
    3a82:	609a      	str	r2, [r3, #8]
            }
            break;
    3a84:	e19e      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->master_rx_buffer[this_i2c->master_rx_idx] = this_i2c->hw_reg->DATA;
    3a86:	687b      	ldr	r3, [r7, #4]
    3a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    3a8a:	687b      	ldr	r3, [r7, #4]
    3a8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    3a8e:	4413      	add	r3, r2
    3a90:	687a      	ldr	r2, [r7, #4]
    3a92:	6952      	ldr	r2, [r2, #20]
    3a94:	7a12      	ldrb	r2, [r2, #8]
    3a96:	b2d2      	uxtb	r2, r2
    3a98:	701a      	strb	r2, [r3, #0]
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    3a9a:	687b      	ldr	r3, [r7, #4]
    3a9c:	7c1b      	ldrb	r3, [r3, #16]
    3a9e:	f003 0301 	and.w	r3, r3, #1
    3aa2:	737b      	strb	r3, [r7, #13]

            /* Store the information of current I2C bus status in the bus_status*/
            this_i2c->bus_status  = hold_bus;
    3aa4:	687b      	ldr	r3, [r7, #4]
    3aa6:	7b7a      	ldrb	r2, [r7, #13]
    3aa8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
            if ( hold_bus == 0u )
    3aac:	7b7b      	ldrb	r3, [r7, #13]
    3aae:	2b00      	cmp	r3, #0
    3ab0:	d108      	bne.n	3ac4 <mss_i2c_isr+0x5d4>
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01u;  /*xmt stop condition */
    3ab2:	687b      	ldr	r3, [r7, #4]
    3ab4:	699b      	ldr	r3, [r3, #24]
    3ab6:	f04f 0201 	mov.w	r2, #1
    3aba:	611a      	str	r2, [r3, #16]

                /* Bus is released, now we can start listening to bus, if it is slave */
                   enable_slave_if_required(this_i2c);
    3abc:	6878      	ldr	r0, [r7, #4]
    3abe:	f7ff fd03 	bl	34c8 <enable_slave_if_required>
    3ac2:	e008      	b.n	3ad6 <mss_i2c_isr+0x5e6>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    3ac4:	687b      	ldr	r3, [r7, #4]
    3ac6:	8a5b      	ldrh	r3, [r3, #18]
    3ac8:	b21b      	sxth	r3, r3
    3aca:	4618      	mov	r0, r3
    3acc:	f7ff f916 	bl	2cfc <NVIC_DisableIRQ>
                clear_irq = 0u;
    3ad0:	f04f 0300 	mov.w	r3, #0
    3ad4:	73bb      	strb	r3, [r7, #14]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3ad6:	687b      	ldr	r3, [r7, #4]
    3ad8:	f04f 0200 	mov.w	r2, #0
    3adc:	721a      	strb	r2, [r3, #8]
            this_i2c->master_status = MSS_I2C_SUCCESS;
    3ade:	687b      	ldr	r3, [r7, #4]
    3ae0:	f04f 0200 	mov.w	r2, #0
    3ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            break;
    3ae8:	e16c      	b.n	3dc4 <mss_i2c_isr+0x8d4>
        
        /******************** SLAVE RECEIVER **************************/
        case ST_GCA_NACK: /* NACK after, GCA addressing */
        case ST_SLA_NACK: /* Re-enable AA (assert ack) bit for future transmissions */
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3aea:	687b      	ldr	r3, [r7, #4]
    3aec:	699b      	ldr	r3, [r3, #24]
    3aee:	f04f 0201 	mov.w	r2, #1
    3af2:	609a      	str	r2, [r3, #8]
            
            this_i2c->transaction = NO_TRANSACTION;
    3af4:	687b      	ldr	r3, [r7, #4]
    3af6:	f04f 0200 	mov.w	r2, #0
    3afa:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3afc:	687b      	ldr	r3, [r7, #4]
    3afe:	f04f 0200 	mov.w	r2, #0
    3b02:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3b06:	687b      	ldr	r3, [r7, #4]
    3b08:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3b0c:	2b00      	cmp	r3, #0
    3b0e:	f000 8154 	beq.w	3dba <mss_i2c_isr+0x8ca>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3b12:	687b      	ldr	r3, [r7, #4]
    3b14:	699b      	ldr	r3, [r3, #24]
    3b16:	f04f 0201 	mov.w	r2, #1
    3b1a:	615a      	str	r2, [r3, #20]
            }
            break;
    3b1c:	e152      	b.n	3dc4 <mss_i2c_isr+0x8d4>
        case ST_SLV_LA: /* Arbitr. lost (SLA rec'd) */
            /*
             *  We lost arbitration and either the GCE or our address was the
             *  one received so pend the master operation we were starting.
             */
            this_i2c->is_transaction_pending = 1u;
    3b1e:	687b      	ldr	r3, [r7, #4]
    3b20:	f04f 0201 	mov.w	r2, #1
    3b24:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            /* Fall through to normal ST processing as we are now in slave mode */

        case ST_GCA: /* General call address received, ACK returned */
        case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */

            this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    3b28:	687b      	ldr	r3, [r7, #4]
    3b2a:	f04f 0204 	mov.w	r2, #4
    3b2e:	721a      	strb	r2, [r3, #8]
            this_i2c->slave_rx_idx = 0u;
    3b30:	687b      	ldr	r3, [r7, #4]
    3b32:	f04f 0200 	mov.w	r2, #0
    3b36:	659a      	str	r2, [r3, #88]	; 0x58
            this_i2c->random_read_addr = 0u;
    3b38:	687b      	ldr	r3, [r7, #4]
    3b3a:	f04f 0200 	mov.w	r2, #0
    3b3e:	60da      	str	r2, [r3, #12]

             /* If Start Bit is set, clear it, but store that information since it is because of
              * pending transaction
              */
            if(this_i2c->hw_reg_bit->CTRL_STA)
    3b40:	687b      	ldr	r3, [r7, #4]
    3b42:	699b      	ldr	r3, [r3, #24]
    3b44:	695b      	ldr	r3, [r3, #20]
    3b46:	2b00      	cmp	r3, #0
    3b48:	d009      	beq.n	3b5e <mss_i2c_isr+0x66e>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3b4a:	687b      	ldr	r3, [r7, #4]
    3b4c:	699b      	ldr	r3, [r3, #24]
    3b4e:	f04f 0200 	mov.w	r2, #0
    3b52:	615a      	str	r2, [r3, #20]
                this_i2c->is_transaction_pending = 1u;
    3b54:	687b      	ldr	r3, [r7, #4]
    3b56:	f04f 0201 	mov.w	r2, #1
    3b5a:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
            }
            this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3b5e:	687b      	ldr	r3, [r7, #4]
    3b60:	f04f 0201 	mov.w	r2, #1
    3b64:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
            /* Fall through to put address as first byte in payload buffer */
#else
            /* Only break from this case if the slave address must NOT be included at the
             * beginning of the received write data. */
            break;
    3b68:	e12c      	b.n	3dc4 <mss_i2c_isr+0x8d4>
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3b6a:	687b      	ldr	r3, [r7, #4]
    3b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
    3b6e:	2b00      	cmp	r3, #0
    3b70:	d01c      	beq.n	3bac <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
    3b72:	687b      	ldr	r3, [r7, #4]
    3b74:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3b76:	687b      	ldr	r3, [r7, #4]
    3b78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
             * beginning of the received write data. */
            break;
#endif            
        case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
        case ST_RDATA: /* DATA received; must clear DATA register */
            if((this_i2c->slave_rx_buffer != (uint8_t *)0)
    3b7a:	429a      	cmp	r2, r3
    3b7c:	d216      	bcs.n	3bac <mss_i2c_isr+0x6bc>
               && (this_i2c->slave_rx_idx < this_i2c->slave_rx_size))
            {
                data = this_i2c->hw_reg->DATA;
    3b7e:	687b      	ldr	r3, [r7, #4]
    3b80:	695b      	ldr	r3, [r3, #20]
    3b82:	7a1b      	ldrb	r3, [r3, #8]
    3b84:	733b      	strb	r3, [r7, #12]
                this_i2c->slave_rx_buffer[this_i2c->slave_rx_idx++] = data;
    3b86:	687b      	ldr	r3, [r7, #4]
    3b88:	6d1a      	ldr	r2, [r3, #80]	; 0x50
    3b8a:	687b      	ldr	r3, [r7, #4]
    3b8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    3b8e:	441a      	add	r2, r3
    3b90:	7b39      	ldrb	r1, [r7, #12]
    3b92:	7011      	strb	r1, [r2, #0]
    3b94:	f103 0201 	add.w	r2, r3, #1
    3b98:	687b      	ldr	r3, [r7, #4]
    3b9a:	659a      	str	r2, [r3, #88]	; 0x58
                {
                    /* Ignore the slave address byte in the random read address
                       computation in the case where INCLUDE_SLA_IN_RX_PAYLOAD
                       is defined. */
#endif
                    this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    3b9c:	687b      	ldr	r3, [r7, #4]
    3b9e:	68db      	ldr	r3, [r3, #12]
    3ba0:	ea4f 2203 	mov.w	r2, r3, lsl #8
    3ba4:	7b3b      	ldrb	r3, [r7, #12]
    3ba6:	441a      	add	r2, r3
    3ba8:	687b      	ldr	r3, [r7, #4]
    3baa:	60da      	str	r2, [r3, #12]
#ifdef MSS_I2C_INCLUDE_SLA_IN_RX_PAYLOAD
                }
#endif
            }
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
    3bac:	687b      	ldr	r3, [r7, #4]
    3bae:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3bb0:	687b      	ldr	r3, [r7, #4]
    3bb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    3bb4:	429a      	cmp	r2, r3
    3bb6:	f0c0 8102 	bcc.w	3dbe <mss_i2c_isr+0x8ce>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
    3bba:	687b      	ldr	r3, [r7, #4]
    3bbc:	699b      	ldr	r3, [r3, #24]
    3bbe:	f04f 0200 	mov.w	r2, #0
    3bc2:	609a      	str	r2, [r3, #8]
            }
            break;
    3bc4:	e0fe      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            /* STOP or repeated START occurred. */
            /* We cannot be sure if the transaction has actually completed as
             * this hardware state reports that either a STOP or repeated START
             * condition has occurred. We assume that this is a repeated START
             * if the transaction was a write from the master to this point.*/
            if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    3bc6:	687b      	ldr	r3, [r7, #4]
    3bc8:	7a1b      	ldrb	r3, [r3, #8]
    3bca:	2b04      	cmp	r3, #4
    3bcc:	d135      	bne.n	3c3a <mss_i2c_isr+0x74a>
            {
                if ( this_i2c->slave_rx_idx == this_i2c->slave_mem_offset_length )
    3bce:	687b      	ldr	r3, [r7, #4]
    3bd0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    3bd2:	687b      	ldr	r3, [r7, #4]
    3bd4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    3bd6:	429a      	cmp	r2, r3
    3bd8:	d103      	bne.n	3be2 <mss_i2c_isr+0x6f2>
                {
                    this_i2c->slave_tx_idx = this_i2c->random_read_addr;
    3bda:	687b      	ldr	r3, [r7, #4]
    3bdc:	68da      	ldr	r2, [r3, #12]
    3bde:	687b      	ldr	r3, [r7, #4]
    3be0:	64da      	str	r2, [r3, #76]	; 0x4c
                }
                {
                    /* Call the slave's write transaction handler if it exists. */
                    if ( this_i2c->slave_write_handler != 0u )
    3be2:	687b      	ldr	r3, [r7, #4]
    3be4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3be6:	2b00      	cmp	r3, #0
    3be8:	d021      	beq.n	3c2e <mss_i2c_isr+0x73e>
                    {
                        mss_i2c_slave_handler_ret_t h_ret;
                        h_ret = this_i2c->slave_write_handler( this_i2c, this_i2c->slave_rx_buffer, (uint16_t)this_i2c->slave_rx_idx );
    3bea:	687b      	ldr	r3, [r7, #4]
    3bec:	6e5b      	ldr	r3, [r3, #100]	; 0x64
    3bee:	687a      	ldr	r2, [r7, #4]
    3bf0:	6d11      	ldr	r1, [r2, #80]	; 0x50
    3bf2:	687a      	ldr	r2, [r7, #4]
    3bf4:	6d92      	ldr	r2, [r2, #88]	; 0x58
    3bf6:	b292      	uxth	r2, r2
    3bf8:	6878      	ldr	r0, [r7, #4]
    3bfa:	4798      	blx	r3
    3bfc:	4603      	mov	r3, r0
    3bfe:	73fb      	strb	r3, [r7, #15]
                        if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    3c00:	7bfb      	ldrb	r3, [r7, #15]
    3c02:	2b00      	cmp	r3, #0
    3c04:	d108      	bne.n	3c18 <mss_i2c_isr+0x728>
                        {
                            /* There is a small risk that the write handler could
                             * call MSS_I2C_disable_slave() but return
                             * MSS_I2C_REENABLE_SLAVE_RX in error so we only
                             * enable ACKs if still in slave mode. */
                             enable_slave_if_required(this_i2c);
    3c06:	6878      	ldr	r0, [r7, #4]
    3c08:	f7ff fc5e 	bl	34c8 <enable_slave_if_required>
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c0c:	687b      	ldr	r3, [r7, #4]
    3c0e:	699b      	ldr	r3, [r3, #24]
    3c10:	f04f 0201 	mov.w	r2, #1
    3c14:	609a      	str	r2, [r3, #8]
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c16:	e017      	b.n	3c48 <mss_i2c_isr+0x758>
                             enable_slave_if_required(this_i2c);
                             this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
                        }
                        else
                        {
                            this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3c18:	687b      	ldr	r3, [r7, #4]
    3c1a:	699b      	ldr	r3, [r3, #24]
    3c1c:	f04f 0200 	mov.w	r2, #0
    3c20:	609a      	str	r2, [r3, #8]
                            /* Clear slave mode flag as well otherwise in mixed
                             * master/slave applications, the AA bit will get set by
                             * subsequent master operations. */
                            this_i2c->is_slave_enabled = 0u;
    3c22:	687b      	ldr	r3, [r7, #4]
    3c24:	f04f 0200 	mov.w	r2, #0
    3c28:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }
                    }
                    else
                    {
                        /* Re-enable address acknowledge in case we were ready to nack the next received byte. */
                        this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3c2c:	e00c      	b.n	3c48 <mss_i2c_isr+0x758>
    3c2e:	687b      	ldr	r3, [r7, #4]
    3c30:	699b      	ldr	r3, [r3, #24]
    3c32:	f04f 0201 	mov.w	r2, #1
    3c36:	609a      	str	r2, [r3, #8]
    3c38:	e006      	b.n	3c48 <mss_i2c_isr+0x758>
            {
                /*
                 * Reset slave_tx_idx so that a subsequent read will result in the slave's
                 * transmit buffer being sent from the first byte.
                 */
                this_i2c->slave_tx_idx = 0u;
    3c3a:	687b      	ldr	r3, [r7, #4]
    3c3c:	f04f 0200 	mov.w	r2, #0
    3c40:	64da      	str	r2, [r3, #76]	; 0x4c
                /*
                 * See if we need to re-enable acknowledgement as some error conditions, such
                 * as a master prematurely ending a transfer, can see us get here with AA set
                 * to 0 which will disable slave operation if we are not careful.
                 */
                enable_slave_if_required(this_i2c);
    3c42:	6878      	ldr	r0, [r7, #4]
    3c44:	f7ff fc40 	bl	34c8 <enable_slave_if_required>
            }

            /* Mark any previous master write transaction as complete. */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3c48:	687b      	ldr	r3, [r7, #4]
    3c4a:	f04f 0200 	mov.w	r2, #0
    3c4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3c52:	687b      	ldr	r3, [r7, #4]
    3c54:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3c58:	2b00      	cmp	r3, #0
    3c5a:	d004      	beq.n	3c66 <mss_i2c_isr+0x776>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3c5c:	687b      	ldr	r3, [r7, #4]
    3c5e:	699b      	ldr	r3, [r3, #24]
    3c60:	f04f 0201 	mov.w	r2, #1
    3c64:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3c66:	687b      	ldr	r3, [r7, #4]
    3c68:	f04f 0200 	mov.w	r2, #0
    3c6c:	721a      	strb	r2, [r3, #8]
            break;
    3c6e:	e0a9      	b.n	3dc4 <mss_i2c_isr+0x8d4>
        case ST_SLV_RST: /* SMBUS ONLY: timeout state. must clear interrupt */
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction.
             */
            this_i2c->transaction = NO_TRANSACTION;
    3c70:	687b      	ldr	r3, [r7, #4]
    3c72:	f04f 0200 	mov.w	r2, #0
    3c76:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3c78:	687b      	ldr	r3, [r7, #4]
    3c7a:	f04f 0200 	mov.w	r2, #0
    3c7e:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear status to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3c80:	687b      	ldr	r3, [r7, #4]
    3c82:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3c86:	b2db      	uxtb	r3, r3
    3c88:	2b01      	cmp	r3, #1
    3c8a:	d104      	bne.n	3c96 <mss_i2c_isr+0x7a6>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3c8c:	687b      	ldr	r3, [r7, #4]
    3c8e:	f04f 0202 	mov.w	r2, #2
    3c92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
            }

            enable_slave_if_required(this_i2c); /* Make sure AA is set correctly */
    3c96:	6878      	ldr	r0, [r7, #4]
    3c98:	f7ff fc16 	bl	34c8 <enable_slave_if_required>

            break;
    3c9c:	e092      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
        /****************** SLAVE TRANSMITTER **************************/
        case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
        case ST_SLARW_LA:   /* Arbitration lost, SLA+R received, ACK returned */
        case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    3c9e:	7afb      	ldrb	r3, [r7, #11]
    3ca0:	b2db      	uxtb	r3, r3
    3ca2:	2ba8      	cmp	r3, #168	; 0xa8
    3ca4:	d11b      	bne.n	3cde <mss_i2c_isr+0x7ee>
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    3ca6:	687b      	ldr	r3, [r7, #4]
    3ca8:	f04f 0205 	mov.w	r2, #5
    3cac:	721a      	strb	r2, [r3, #8]
                this_i2c->random_read_addr = 0u;
    3cae:	687b      	ldr	r3, [r7, #4]
    3cb0:	f04f 0200 	mov.w	r2, #0
    3cb4:	60da      	str	r2, [r3, #12]

                this_i2c->slave_status = MSS_I2C_IN_PROGRESS;
    3cb6:	687b      	ldr	r3, [r7, #4]
    3cb8:	f04f 0201 	mov.w	r2, #1
    3cbc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

                /* If Start Bit is set, clear it, but store that information since it is because of
                 * pending transaction
                 */
                if(this_i2c->hw_reg_bit->CTRL_STA)
    3cc0:	687b      	ldr	r3, [r7, #4]
    3cc2:	699b      	ldr	r3, [r3, #24]
    3cc4:	695b      	ldr	r3, [r3, #20]
    3cc6:	2b00      	cmp	r3, #0
    3cc8:	d009      	beq.n	3cde <mss_i2c_isr+0x7ee>
                {
                    this_i2c->hw_reg_bit->CTRL_STA = 0u ;
    3cca:	687b      	ldr	r3, [r7, #4]
    3ccc:	699b      	ldr	r3, [r3, #24]
    3cce:	f04f 0200 	mov.w	r2, #0
    3cd2:	615a      	str	r2, [r3, #20]
                    this_i2c->is_transaction_pending = 1u;
    3cd4:	687b      	ldr	r3, [r7, #4]
    3cd6:	f04f 0201 	mov.w	r2, #1
    3cda:	f883 2071 	strb.w	r2, [r3, #113]	; 0x71
                }
            }
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size)
    3cde:	687b      	ldr	r3, [r7, #4]
    3ce0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3ce2:	687b      	ldr	r3, [r7, #4]
    3ce4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3ce6:	429a      	cmp	r2, r3
    3ce8:	d305      	bcc.n	3cf6 <mss_i2c_isr+0x806>
            {
                /* Ensure 0xFF is returned to the master when the slave specifies
                 * an empty transmit buffer. */
                this_i2c->hw_reg->DATA = 0xFFu;
    3cea:	687b      	ldr	r3, [r7, #4]
    3cec:	695b      	ldr	r3, [r3, #20]
    3cee:	f04f 32ff 	mov.w	r2, #4294967295
    3cf2:	721a      	strb	r2, [r3, #8]
    3cf4:	e00c      	b.n	3d10 <mss_i2c_isr+0x820>
            }
            else
            {
                /* Load the data the data byte to be sent to the master. */
                this_i2c->hw_reg->DATA = this_i2c->slave_tx_buffer[this_i2c->slave_tx_idx++];
    3cf6:	687b      	ldr	r3, [r7, #4]
    3cf8:	695a      	ldr	r2, [r3, #20]
    3cfa:	687b      	ldr	r3, [r7, #4]
    3cfc:	6c59      	ldr	r1, [r3, #68]	; 0x44
    3cfe:	687b      	ldr	r3, [r7, #4]
    3d00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    3d02:	4419      	add	r1, r3
    3d04:	7809      	ldrb	r1, [r1, #0]
    3d06:	7211      	strb	r1, [r2, #8]
    3d08:	f103 0201 	add.w	r2, r3, #1
    3d0c:	687b      	ldr	r3, [r7, #4]
    3d0e:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            /* Determine if this is the last data byte to send to the master. */
            if (this_i2c->slave_tx_idx >= this_i2c->slave_tx_size) /* last byte? */
    3d10:	687b      	ldr	r3, [r7, #4]
    3d12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    3d14:	687b      	ldr	r3, [r7, #4]
    3d16:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    3d18:	429a      	cmp	r2, r3
    3d1a:	d352      	bcc.n	3dc2 <mss_i2c_isr+0x8d2>
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
    3d1c:	687b      	ldr	r3, [r7, #4]
    3d1e:	699b      	ldr	r3, [r3, #24]
    3d20:	f04f 0200 	mov.w	r2, #0
    3d24:	609a      	str	r2, [r3, #8]
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
    3d26:	687b      	ldr	r3, [r7, #4]
    3d28:	f04f 0200 	mov.w	r2, #0
    3d2c:	64da      	str	r2, [r3, #76]	; 0x4c
            }
            break;
    3d2e:	e049      	b.n	3dc4 <mss_i2c_isr+0x8d4>
        case ST_SLAVE_RNACK:    /* Data byte has been transmitted; not-ACK has been received. */
        case ST_FINAL: /* Last Data byte tx'ed, ACK received */
            /* We assume that the transaction will be stopped by the master.
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte. */
            this_i2c->slave_tx_idx = 0u;
    3d30:	687b      	ldr	r3, [r7, #4]
    3d32:	f04f 0200 	mov.w	r2, #0
    3d36:	64da      	str	r2, [r3, #76]	; 0x4c
            this_i2c->hw_reg_bit->CTRL_AA = 0x01u;
    3d38:	687b      	ldr	r3, [r7, #4]
    3d3a:	699b      	ldr	r3, [r3, #24]
    3d3c:	f04f 0201 	mov.w	r2, #1
    3d40:	609a      	str	r2, [r3, #8]

            /*  Mark previous state as complete */
            this_i2c->slave_status = MSS_I2C_SUCCESS;
    3d42:	687b      	ldr	r3, [r7, #4]
    3d44:	f04f 0200 	mov.w	r2, #0
    3d48:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
    3d4c:	687b      	ldr	r3, [r7, #4]
    3d4e:	f893 3071 	ldrb.w	r3, [r3, #113]	; 0x71
    3d52:	2b00      	cmp	r3, #0
    3d54:	d004      	beq.n	3d60 <mss_i2c_isr+0x870>
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
    3d56:	687b      	ldr	r3, [r7, #4]
    3d58:	699b      	ldr	r3, [r3, #24]
    3d5a:	f04f 0201 	mov.w	r2, #1
    3d5e:	615a      	str	r2, [r3, #20]

            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3d60:	687b      	ldr	r3, [r7, #4]
    3d62:	f04f 0200 	mov.w	r2, #0
    3d66:	721a      	strb	r2, [r3, #8]
            break;
    3d68:	e02c      	b.n	3dc4 <mss_i2c_isr+0x8d4>
        case ST_RESET_ACTIVATED:
        case ST_BUS_ERROR: /* Bus error during MST or selected slave modes */
        default:
            /* Some undefined state has encountered. Clear Start bit to make
             * sure, next good transaction happen */
            this_i2c->hw_reg_bit->CTRL_STA = 0x00u;
    3d6a:	687b      	ldr	r3, [r7, #4]
    3d6c:	699b      	ldr	r3, [r3, #24]
    3d6e:	f04f 0200 	mov.w	r2, #0
    3d72:	615a      	str	r2, [r3, #20]
            /*
             * Set the transaction back to NO_TRANSACTION to allow user to do further
             * transaction
             */
            this_i2c->transaction = NO_TRANSACTION;
    3d74:	687b      	ldr	r3, [r7, #4]
    3d76:	f04f 0200 	mov.w	r2, #0
    3d7a:	721a      	strb	r2, [r3, #8]
            /*
             * Reset slave_tx_idx so that a subsequent read will result in the slave's
             * transmit buffer being sent from the first byte.
             */
            this_i2c->slave_tx_idx = 0u;
    3d7c:	687b      	ldr	r3, [r7, #4]
    3d7e:	f04f 0200 	mov.w	r2, #0
    3d82:	64da      	str	r2, [r3, #76]	; 0x4c
            /*
             * Clear statuses to I2C_FAILED only if there was an operation in progress.
             */
            if(MSS_I2C_IN_PROGRESS == this_i2c->master_status)
    3d84:	687b      	ldr	r3, [r7, #4]
    3d86:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
    3d8a:	b2db      	uxtb	r3, r3
    3d8c:	2b01      	cmp	r3, #1
    3d8e:	d104      	bne.n	3d9a <mss_i2c_isr+0x8aa>
            {
                this_i2c->master_status = MSS_I2C_FAILED;
    3d90:	687b      	ldr	r3, [r7, #4]
    3d92:	f04f 0202 	mov.w	r2, #2
    3d96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
            }

            if(MSS_I2C_IN_PROGRESS == this_i2c->slave_status)
    3d9a:	687b      	ldr	r3, [r7, #4]
    3d9c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    3da0:	b2db      	uxtb	r3, r3
    3da2:	2b01      	cmp	r3, #1
    3da4:	d10e      	bne.n	3dc4 <mss_i2c_isr+0x8d4>
            {
                this_i2c->slave_status = MSS_I2C_FAILED;
    3da6:	687b      	ldr	r3, [r7, #4]
    3da8:	f04f 0202 	mov.w	r2, #2
    3dac:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
    3db0:	e008      	b.n	3dc4 <mss_i2c_isr+0x8d4>
             */
            if(this_i2c->transaction != this_i2c->pending_transaction)
            {
                this_i2c->transaction = this_i2c->pending_transaction;
            }
            break;
    3db2:	bf00      	nop
    3db4:	e006      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            {
                /* If we're at the second last byte, let's set AA to 0 so
                 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
            }
            break;
    3db6:	bf00      	nop
    3db8:	e004      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            /* Check if transaction was pending. If yes, set the START bit */
            if(this_i2c->is_transaction_pending)
            {
                this_i2c->hw_reg_bit->CTRL_STA = 1u ;
            }
            break;
    3dba:	bf00      	nop
    3dbc:	e002      	b.n	3dc4 <mss_i2c_isr+0x8d4>
            
            if (this_i2c->slave_rx_idx >= this_i2c->slave_rx_size)
            {
                this_i2c->hw_reg_bit->CTRL_AA = 0u;   /* send a NACK when done (next reception) */
            }
            break;
    3dbe:	bf00      	nop
    3dc0:	e000      	b.n	3dc4 <mss_i2c_isr+0x8d4>
                this_i2c->hw_reg_bit->CTRL_AA = 0u;
                /* Next read transaction will result in slave's transmit buffer
                 * being sent from the first byte. */
                this_i2c->slave_tx_idx = 0u;
            }
            break;
    3dc2:	bf00      	nop


            break;
    }
    
    if ( clear_irq )
    3dc4:	7bbb      	ldrb	r3, [r7, #14]
    3dc6:	2b00      	cmp	r3, #0
    3dc8:	d004      	beq.n	3dd4 <mss_i2c_isr+0x8e4>
    {
        /* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0u;
    3dca:	687b      	ldr	r3, [r7, #4]
    3dcc:	699b      	ldr	r3, [r3, #24]
    3dce:	f04f 0200 	mov.w	r2, #0
    3dd2:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    3dd4:	687b      	ldr	r3, [r7, #4]
    3dd6:	695b      	ldr	r3, [r3, #20]
    3dd8:	791b      	ldrb	r3, [r3, #4]
    3dda:	72fb      	strb	r3, [r7, #11]
}
    3ddc:	f107 0710 	add.w	r7, r7, #16
    3de0:	46bd      	mov	sp, r7
    3de2:	bd80      	pop	{r7, pc}

00003de4 <MSS_I2C_smbus_init>:
void MSS_I2C_smbus_init
(
    mss_i2c_instance_t * this_i2c,
    uint8_t frequency
)
{
    3de4:	b480      	push	{r7}
    3de6:	b083      	sub	sp, #12
    3de8:	af00      	add	r7, sp, #0
    3dea:	6078      	str	r0, [r7, #4]
    3dec:	460b      	mov	r3, r1
    3dee:	70fb      	strb	r3, [r7, #3]
    /* Set the frequency before enabling time out logic */
    this_i2c->hw_reg->FREQ = frequency;
    3df0:	687b      	ldr	r3, [r7, #4]
    3df2:	695b      	ldr	r3, [r3, #20]
    3df4:	78fa      	ldrb	r2, [r7, #3]
    3df6:	751a      	strb	r2, [r3, #20]

    /* Enable SMBUS */
    this_i2c->hw_reg->SMBUS = MSS_INIT_AND_ENABLE_SMBUS;
    3df8:	687b      	ldr	r3, [r7, #4]
    3dfa:	695b      	ldr	r3, [r3, #20]
    3dfc:	f04f 0254 	mov.w	r2, #84	; 0x54
    3e00:	741a      	strb	r2, [r3, #16]
}
    3e02:	f107 070c 	add.w	r7, r7, #12
    3e06:	46bd      	mov	sp, r7
    3e08:	bc80      	pop	{r7}
    3e0a:	4770      	bx	lr

00003e0c <MSS_I2C_enable_smbus_irq>:
void MSS_I2C_enable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3e0c:	b580      	push	{r7, lr}
    3e0e:	b082      	sub	sp, #8
    3e10:	af00      	add	r7, sp, #0
    3e12:	6078      	str	r0, [r7, #4]
    3e14:	460b      	mov	r3, r1
    3e16:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3e18:	687a      	ldr	r2, [r7, #4]
    3e1a:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3e1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e22:	429a      	cmp	r2, r3
    3e24:	d007      	beq.n	3e36 <MSS_I2C_enable_smbus_irq+0x2a>
    3e26:	687a      	ldr	r2, [r7, #4]
    3e28:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3e2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e30:	429a      	cmp	r2, r3
    3e32:	d000      	beq.n	3e36 <MSS_I2C_enable_smbus_irq+0x2a>
    3e34:	be00      	bkpt	0x0000

	/* Enable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3e36:	687a      	ldr	r2, [r7, #4]
    3e38:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3e3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3e40:	429a      	cmp	r2, r3
    3e42:	d127      	bne.n	3e94 <MSS_I2C_enable_smbus_irq+0x88>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3e44:	78fb      	ldrb	r3, [r7, #3]
    3e46:	f003 0301 	and.w	r3, r3, #1
    3e4a:	b2db      	uxtb	r3, r3
    3e4c:	2b00      	cmp	r3, #0
    3e4e:	d00d      	beq.n	3e6c <MSS_I2C_enable_smbus_irq+0x60>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
        	NVIC_ClearPendingIRQ( I2C0_SMBAlert_IRQn );
    3e50:	f04f 000f 	mov.w	r0, #15
    3e54:	f7fe ff70 	bl	2d38 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3e58:	687b      	ldr	r3, [r7, #4]
    3e5a:	69db      	ldr	r3, [r3, #28]
    3e5c:	f04f 0201 	mov.w	r2, #1
    3e60:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBAlert_IRQn );
    3e64:	f04f 000f 	mov.w	r0, #15
    3e68:	f7fe ff2c 	bl	2cc4 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3e6c:	78fb      	ldrb	r3, [r7, #3]
    3e6e:	f003 0302 	and.w	r3, r3, #2
    3e72:	2b00      	cmp	r3, #0
    3e74:	d036      	beq.n	3ee4 <MSS_I2C_enable_smbus_irq+0xd8>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
    3e76:	f04f 0010 	mov.w	r0, #16
    3e7a:	f7fe ff5d 	bl	2d38 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3e7e:	687b      	ldr	r3, [r7, #4]
    3e80:	69db      	ldr	r3, [r3, #28]
    3e82:	f04f 0201 	mov.w	r2, #1
    3e86:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3e8a:	f04f 0010 	mov.w	r0, #16
    3e8e:	f7fe ff19 	bl	2cc4 <NVIC_EnableIRQ>
    3e92:	e028      	b.n	3ee6 <MSS_I2C_enable_smbus_irq+0xda>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3e94:	78fb      	ldrb	r3, [r7, #3]
    3e96:	f003 0301 	and.w	r3, r3, #1
    3e9a:	b2db      	uxtb	r3, r3
    3e9c:	2b00      	cmp	r3, #0
    3e9e:	d00d      	beq.n	3ebc <MSS_I2C_enable_smbus_irq+0xb0>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBAlert_IRQn );
    3ea0:	f04f 0012 	mov.w	r0, #18
    3ea4:	f7fe ff48 	bl	2d38 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x01u;
    3ea8:	687b      	ldr	r3, [r7, #4]
    3eaa:	69db      	ldr	r3, [r3, #28]
    3eac:	f04f 0201 	mov.w	r2, #1
    3eb0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBAlert_IRQn );
    3eb4:	f04f 0012 	mov.w	r0, #18
    3eb8:	f7fe ff04 	bl	2cc4 <NVIC_EnableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3ebc:	78fb      	ldrb	r3, [r7, #3]
    3ebe:	f003 0302 	and.w	r3, r3, #2
    3ec2:	2b00      	cmp	r3, #0
    3ec4:	d00f      	beq.n	3ee6 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C1_SMBus_IRQn );
    3ec6:	f04f 0013 	mov.w	r0, #19
    3eca:	f7fe ff35 	bl	2d38 <NVIC_ClearPendingIRQ>
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
    3ece:	687b      	ldr	r3, [r7, #4]
    3ed0:	69db      	ldr	r3, [r3, #28]
    3ed2:	f04f 0201 	mov.w	r2, #1
    3ed6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
    3eda:	f04f 0013 	mov.w	r0, #19
    3ede:	f7fe fef1 	bl	2cc4 <NVIC_EnableIRQ>
    3ee2:	e000      	b.n	3ee6 <MSS_I2C_enable_smbus_irq+0xda>
        {
            /* Clear interrupt at the NVIC and enable in MSS I2C */
            NVIC_ClearPendingIRQ( I2C0_SMBus_IRQn );
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C0_SMBus_IRQn );
    3ee4:	bf00      	nop
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x01u;
            /* Enable the interrupt at the NVIC */
            NVIC_EnableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3ee6:	f107 0708 	add.w	r7, r7, #8
    3eea:	46bd      	mov	sp, r7
    3eec:	bd80      	pop	{r7, pc}
    3eee:	bf00      	nop

00003ef0 <MSS_I2C_disable_smbus_irq>:
void MSS_I2C_disable_smbus_irq
(
    mss_i2c_instance_t * this_i2c,
    uint8_t  irq_type
)
{
    3ef0:	b580      	push	{r7, lr}
    3ef2:	b082      	sub	sp, #8
    3ef4:	af00      	add	r7, sp, #0
    3ef6:	6078      	str	r0, [r7, #4]
    3ef8:	460b      	mov	r3, r1
    3efa:	70fb      	strb	r3, [r7, #3]
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    3efc:	687a      	ldr	r2, [r7, #4]
    3efe:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3f02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f06:	429a      	cmp	r2, r3
    3f08:	d007      	beq.n	3f1a <MSS_I2C_disable_smbus_irq+0x2a>
    3f0a:	687a      	ldr	r2, [r7, #4]
    3f0c:	f64a 2368 	movw	r3, #43624	; 0xaa68
    3f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f14:	429a      	cmp	r2, r3
    3f16:	d000      	beq.n	3f1a <MSS_I2C_disable_smbus_irq+0x2a>
    3f18:	be00      	bkpt	0x0000

	/* Disable any interrupts selected by the user */
    if ( this_i2c == &g_mss_i2c0 )
    3f1a:	687a      	ldr	r2, [r7, #4]
    3f1c:	f64a 13f4 	movw	r3, #43508	; 0xa9f4
    3f20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    3f24:	429a      	cmp	r2, r3
    3f26:	d11f      	bne.n	3f68 <MSS_I2C_disable_smbus_irq+0x78>
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3f28:	78fb      	ldrb	r3, [r7, #3]
    3f2a:	f003 0301 	and.w	r3, r3, #1
    3f2e:	b2db      	uxtb	r3, r3
    3f30:	2b00      	cmp	r3, #0
    3f32:	d009      	beq.n	3f48 <MSS_I2C_disable_smbus_irq+0x58>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3f34:	687b      	ldr	r3, [r7, #4]
    3f36:	69db      	ldr	r3, [r3, #28]
    3f38:	f04f 0200 	mov.w	r2, #0
    3f3c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C0_SMBAlert_IRQn );
    3f40:	f04f 000f 	mov.w	r0, #15
    3f44:	f7fe feda 	bl	2cfc <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3f48:	78fb      	ldrb	r3, [r7, #3]
    3f4a:	f003 0302 	and.w	r3, r3, #2
    3f4e:	2b00      	cmp	r3, #0
    3f50:	d02a      	beq.n	3fa8 <MSS_I2C_disable_smbus_irq+0xb8>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3f52:	687b      	ldr	r3, [r7, #4]
    3f54:	69db      	ldr	r3, [r3, #28]
    3f56:	f04f 0200 	mov.w	r2, #0
    3f5a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3f5e:	f04f 0010 	mov.w	r0, #16
    3f62:	f7fe fecb 	bl	2cfc <NVIC_DisableIRQ>
    3f66:	e020      	b.n	3faa <MSS_I2C_disable_smbus_irq+0xba>
        }
    }
    else
    {
        if ( irq_type & MSS_I2C_SMBALERT_IRQ )
    3f68:	78fb      	ldrb	r3, [r7, #3]
    3f6a:	f003 0301 	and.w	r3, r3, #1
    3f6e:	b2db      	uxtb	r3, r3
    3f70:	2b00      	cmp	r3, #0
    3f72:	d009      	beq.n	3f88 <MSS_I2C_disable_smbus_irq+0x98>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBALERT_IE = 0x00u;
    3f74:	687b      	ldr	r3, [r7, #4]
    3f76:	69db      	ldr	r3, [r3, #28]
    3f78:	f04f 0200 	mov.w	r2, #0
    3f7c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
            NVIC_DisableIRQ( I2C1_SMBAlert_IRQn );
    3f80:	f04f 0012 	mov.w	r0, #18
    3f84:	f7fe feba 	bl	2cfc <NVIC_DisableIRQ>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
    3f88:	78fb      	ldrb	r3, [r7, #3]
    3f8a:	f003 0302 	and.w	r3, r3, #2
    3f8e:	2b00      	cmp	r3, #0
    3f90:	d00b      	beq.n	3faa <MSS_I2C_disable_smbus_irq+0xba>
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
    3f92:	687b      	ldr	r3, [r7, #4]
    3f94:	69db      	ldr	r3, [r3, #28]
    3f96:	f04f 0200 	mov.w	r2, #0
    3f9a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
    3f9e:	f04f 0013 	mov.w	r0, #19
    3fa2:	f7fe feab 	bl	2cfc <NVIC_DisableIRQ>
    3fa6:	e000      	b.n	3faa <MSS_I2C_disable_smbus_irq+0xba>
        }
        if (irq_type & MSS_I2C_SMBSUS_IRQ )
        {
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C0_SMBus_IRQn );
    3fa8:	bf00      	nop
            /* Disable interrupt at the NVIC and the MSS I2C */
            this_i2c->hw_smb_reg_bit->SMB_SMBSUS_IE = 0x00u;
            NVIC_DisableIRQ( I2C1_SMBus_IRQn );
        }
    }
}
    3faa:	f107 0708 	add.w	r7, r7, #8
    3fae:	46bd      	mov	sp, r7
    3fb0:	bd80      	pop	{r7, pc}
    3fb2:	bf00      	nop

00003fb4 <MSS_I2C_suspend_smbus_slave>:
 */
void MSS_I2C_suspend_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3fb4:	b480      	push	{r7}
    3fb6:	b083      	sub	sp, #12
    3fb8:	af00      	add	r7, sp, #0
    3fba:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x00u;
    3fbc:	687b      	ldr	r3, [r7, #4]
    3fbe:	69db      	ldr	r3, [r3, #28]
    3fc0:	f04f 0200 	mov.w	r2, #0
    3fc4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3fc8:	f107 070c 	add.w	r7, r7, #12
    3fcc:	46bd      	mov	sp, r7
    3fce:	bc80      	pop	{r7}
    3fd0:	4770      	bx	lr
    3fd2:	bf00      	nop

00003fd4 <MSS_I2C_resume_smbus_slave>:
 */
void MSS_I2C_resume_smbus_slave
(
    mss_i2c_instance_t * this_i2c
)
{
    3fd4:	b480      	push	{r7}
    3fd6:	b083      	sub	sp, #12
    3fd8:	af00      	add	r7, sp, #0
    3fda:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBSUS_NO = 0x01u;
    3fdc:	687b      	ldr	r3, [r7, #4]
    3fde:	69db      	ldr	r3, [r3, #28]
    3fe0:	f04f 0201 	mov.w	r2, #1
    3fe4:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
}
    3fe8:	f107 070c 	add.w	r7, r7, #12
    3fec:	46bd      	mov	sp, r7
    3fee:	bc80      	pop	{r7}
    3ff0:	4770      	bx	lr
    3ff2:	bf00      	nop

00003ff4 <MSS_I2C_reset_smbus>:
 */
void MSS_I2C_reset_smbus
(
    mss_i2c_instance_t * this_i2c
)
{
    3ff4:	b480      	push	{r7}
    3ff6:	b083      	sub	sp, #12
    3ff8:	af00      	add	r7, sp, #0
    3ffa:	6078      	str	r0, [r7, #4]
    this_i2c->hw_smb_reg_bit->SMB_SMBus_Reset = 0x01u;
    3ffc:	687b      	ldr	r3, [r7, #4]
    3ffe:	69db      	ldr	r3, [r3, #28]
    4000:	f04f 0201 	mov.w	r2, #1
    4004:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
}
    4008:	f107 070c 	add.w	r7, r7, #12
    400c:	46bd      	mov	sp, r7
    400e:	bc80      	pop	{r7}
    4010:	4770      	bx	lr
    4012:	bf00      	nop

00004014 <MSS_I2C_set_smbus_alert>:
 */
void MSS_I2C_set_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    4014:	b480      	push	{r7}
    4016:	b083      	sub	sp, #12
    4018:	af00      	add	r7, sp, #0
    401a:	6078      	str	r0, [r7, #4]
    /* Active low output so 0 asserts condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x00u;
    401c:	687b      	ldr	r3, [r7, #4]
    401e:	69db      	ldr	r3, [r3, #28]
    4020:	f04f 0200 	mov.w	r2, #0
    4024:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    4028:	f107 070c 	add.w	r7, r7, #12
    402c:	46bd      	mov	sp, r7
    402e:	bc80      	pop	{r7}
    4030:	4770      	bx	lr
    4032:	bf00      	nop

00004034 <MSS_I2C_clear_smbus_alert>:
 */
void MSS_I2C_clear_smbus_alert
(
    mss_i2c_instance_t * this_i2c
)
{
    4034:	b480      	push	{r7}
    4036:	b083      	sub	sp, #12
    4038:	af00      	add	r7, sp, #0
    403a:	6078      	str	r0, [r7, #4]
    /* Active low output so 1 clears condition */
    this_i2c->hw_smb_reg_bit->SMB_SMBALERT_NO = 0x01u;
    403c:	687b      	ldr	r3, [r7, #4]
    403e:	69db      	ldr	r3, [r3, #28]
    4040:	f04f 0201 	mov.w	r2, #1
    4044:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
}
    4048:	f107 070c 	add.w	r7, r7, #12
    404c:	46bd      	mov	sp, r7
    404e:	bc80      	pop	{r7}
    4050:	4770      	bx	lr
    4052:	bf00      	nop

00004054 <MSS_I2C_set_gca>:

void MSS_I2C_set_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    4054:	b480      	push	{r7}
    4056:	b083      	sub	sp, #12
    4058:	af00      	add	r7, sp, #0
    405a:	6078      	str	r0, [r7, #4]
    /* accept GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0x01u;
    405c:	687b      	ldr	r3, [r7, #4]
    405e:	699b      	ldr	r3, [r3, #24]
    4060:	f04f 0201 	mov.w	r2, #1
    4064:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4068:	f107 070c 	add.w	r7, r7, #12
    406c:	46bd      	mov	sp, r7
    406e:	bc80      	pop	{r7}
    4070:	4770      	bx	lr
    4072:	bf00      	nop

00004074 <MSS_I2C_clear_gca>:
 */
void MSS_I2C_clear_gca
(
    mss_i2c_instance_t * this_i2c
)
{
    4074:	b480      	push	{r7}
    4076:	b083      	sub	sp, #12
    4078:	af00      	add	r7, sp, #0
    407a:	6078      	str	r0, [r7, #4]
    /* Disable GC addressing. */
    this_i2c->hw_reg_bit->ADDR_GC = 0u;
    407c:	687b      	ldr	r3, [r7, #4]
    407e:	699b      	ldr	r3, [r3, #24]
    4080:	f04f 0200 	mov.w	r2, #0
    4084:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
    4088:	f107 070c 	add.w	r7, r7, #12
    408c:	46bd      	mov	sp, r7
    408e:	bc80      	pop	{r7}
    4090:	4770      	bx	lr
    4092:	bf00      	nop

00004094 <MSS_I2C_set_user_data>:
void MSS_I2C_set_user_data
(
    mss_i2c_instance_t * this_i2c,
    void * p_user_data
)
{
    4094:	b480      	push	{r7}
    4096:	b083      	sub	sp, #12
    4098:	af00      	add	r7, sp, #0
    409a:	6078      	str	r0, [r7, #4]
    409c:	6039      	str	r1, [r7, #0]
    this_i2c->p_user_data = p_user_data ;
    409e:	687b      	ldr	r3, [r7, #4]
    40a0:	683a      	ldr	r2, [r7, #0]
    40a2:	66da      	str	r2, [r3, #108]	; 0x6c
}
    40a4:	f107 070c 	add.w	r7, r7, #12
    40a8:	46bd      	mov	sp, r7
    40aa:	bc80      	pop	{r7}
    40ac:	4770      	bx	lr
    40ae:	bf00      	nop

000040b0 <MSS_I2C_get_user_data>:
 */
void * MSS_I2C_get_user_data
(
    mss_i2c_instance_t * this_i2c
)
{
    40b0:	b480      	push	{r7}
    40b2:	b083      	sub	sp, #12
    40b4:	af00      	add	r7, sp, #0
    40b6:	6078      	str	r0, [r7, #4]
    return( this_i2c->p_user_data);
    40b8:	687b      	ldr	r3, [r7, #4]
    40ba:	6edb      	ldr	r3, [r3, #108]	; 0x6c
}
    40bc:	4618      	mov	r0, r3
    40be:	f107 070c 	add.w	r7, r7, #12
    40c2:	46bd      	mov	sp, r7
    40c4:	bc80      	pop	{r7}
    40c6:	4770      	bx	lr

000040c8 <disable_interrupts>:
/*------------------------------------------------------------------------------
 *
 */
static uint32_t disable_interrupts( void )
{
    40c8:	b580      	push	{r7, lr}
    40ca:	b082      	sub	sp, #8
    40cc:	af00      	add	r7, sp, #0
    uint32_t primask;
    primask = __get_PRIMASK();
    40ce:	f006 f80f 	bl	a0f0 <__get_PRIMASK>
    40d2:	4603      	mov	r3, r0
    40d4:	607b      	str	r3, [r7, #4]
    __set_PRIMASK(1u);
    40d6:	f04f 0001 	mov.w	r0, #1
    40da:	f006 f819 	bl	a110 <__set_PRIMASK>
    return primask;
    40de:	687b      	ldr	r3, [r7, #4]
}
    40e0:	4618      	mov	r0, r3
    40e2:	f107 0708 	add.w	r7, r7, #8
    40e6:	46bd      	mov	sp, r7
    40e8:	bd80      	pop	{r7, pc}
    40ea:	bf00      	nop

000040ec <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
static void restore_interrupts( uint32_t primask )
{
    40ec:	b580      	push	{r7, lr}
    40ee:	b082      	sub	sp, #8
    40f0:	af00      	add	r7, sp, #0
    40f2:	6078      	str	r0, [r7, #4]
    __set_PRIMASK( primask );
    40f4:	6878      	ldr	r0, [r7, #4]
    40f6:	f006 f80b 	bl	a110 <__set_PRIMASK>
}
    40fa:	f107 0708 	add.w	r7, r7, #8
    40fe:	46bd      	mov	sp, r7
    4100:	bd80      	pop	{r7, pc}
    4102:	bf00      	nop

00004104 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    4104:	4668      	mov	r0, sp
    4106:	f020 0107 	bic.w	r1, r0, #7
    410a:	468d      	mov	sp, r1
    410c:	b589      	push	{r0, r3, r7, lr}
    410e:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c0 );
    4110:	f64a 10f4 	movw	r0, #43508	; 0xa9f4
    4114:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4118:	f7ff f9ea 	bl	34f0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C0_IRQn );
    411c:	f04f 000e 	mov.w	r0, #14
    4120:	f7fe fe0a 	bl	2d38 <NVIC_ClearPendingIRQ>
}
    4124:	46bd      	mov	sp, r7
    4126:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    412a:	4685      	mov	sp, r0
    412c:	4770      	bx	lr
    412e:	bf00      	nop

00004130 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    4130:	4668      	mov	r0, sp
    4132:	f020 0107 	bic.w	r1, r0, #7
    4136:	468d      	mov	sp, r1
    4138:	b589      	push	{r0, r3, r7, lr}
    413a:	af00      	add	r7, sp, #0
    mss_i2c_isr( &g_mss_i2c1 );
    413c:	f64a 2068 	movw	r0, #43624	; 0xaa68
    4140:	f2c2 0000 	movt	r0, #8192	; 0x2000
    4144:	f7ff f9d4 	bl	34f0 <mss_i2c_isr>
    NVIC_ClearPendingIRQ( I2C1_IRQn );
    4148:	f04f 0011 	mov.w	r0, #17
    414c:	f7fe fdf4 	bl	2d38 <NVIC_ClearPendingIRQ>
}
    4150:	46bd      	mov	sp, r7
    4152:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    4156:	4685      	mov	sp, r0
    4158:	4770      	bx	lr
    415a:	bf00      	nop

0000415c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
    415c:	b480      	push	{r7}
    415e:	b083      	sub	sp, #12
    4160:	af00      	add	r7, sp, #0
    4162:	4603      	mov	r3, r0
    4164:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    4166:	f24e 1300 	movw	r3, #57600	; 0xe100
    416a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    416e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    4172:	ea4f 1252 	mov.w	r2, r2, lsr #5
    4176:	88f9      	ldrh	r1, [r7, #6]
    4178:	f001 011f 	and.w	r1, r1, #31
    417c:	f04f 0001 	mov.w	r0, #1
    4180:	fa00 f101 	lsl.w	r1, r0, r1
    4184:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    4188:	f107 070c 	add.w	r7, r7, #12
    418c:	46bd      	mov	sp, r7
    418e:	bc80      	pop	{r7}
    4190:	4770      	bx	lr
    4192:	bf00      	nop

00004194 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    4194:	b480      	push	{r7}
    4196:	b083      	sub	sp, #12
    4198:	af00      	add	r7, sp, #0
    419a:	4603      	mov	r3, r0
    419c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    419e:	f24e 1300 	movw	r3, #57600	; 0xe100
    41a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    41a6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    41aa:	ea4f 1252 	mov.w	r2, r2, lsr #5
    41ae:	88f9      	ldrh	r1, [r7, #6]
    41b0:	f001 011f 	and.w	r1, r1, #31
    41b4:	f04f 0001 	mov.w	r0, #1
    41b8:	fa00 f101 	lsl.w	r1, r0, r1
    41bc:	f102 0260 	add.w	r2, r2, #96	; 0x60
    41c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    41c4:	f107 070c 	add.w	r7, r7, #12
    41c8:	46bd      	mov	sp, r7
    41ca:	bc80      	pop	{r7}
    41cc:	4770      	bx	lr
    41ce:	bf00      	nop

000041d0 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    41d0:	b580      	push	{r7, lr}
    41d2:	b082      	sub	sp, #8
    41d4:	af00      	add	r7, sp, #0
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    41d6:	f242 0300 	movw	r3, #8192	; 0x2000
    41da:	f2ce 0304 	movt	r3, #57348	; 0xe004
    41de:	f242 0200 	movw	r2, #8192	; 0x2000
    41e2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    41e6:	6b12      	ldr	r2, [r2, #48]	; 0x30
    41e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    41ec:	631a      	str	r2, [r3, #48]	; 0x30
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    41ee:	f04f 0300 	mov.w	r3, #0
    41f2:	607b      	str	r3, [r7, #4]
    41f4:	e00e      	b.n	4214 <MSS_GPIO_init+0x44>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    41f6:	687a      	ldr	r2, [r7, #4]
    41f8:	f64c 13a8 	movw	r3, #51624	; 0xc9a8
    41fc:	f2c0 0301 	movt	r3, #1
    4200:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4204:	b21b      	sxth	r3, r3
    4206:	4618      	mov	r0, r3
    4208:	f7ff ffc4 	bl	4194 <NVIC_ClearPendingIRQ>
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    420c:	687b      	ldr	r3, [r7, #4]
    420e:	f103 0301 	add.w	r3, r3, #1
    4212:	607b      	str	r3, [r7, #4]
    4214:	687b      	ldr	r3, [r7, #4]
    4216:	2b1f      	cmp	r3, #31
    4218:	d9ed      	bls.n	41f6 <MSS_GPIO_init+0x26>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    421a:	f242 0300 	movw	r3, #8192	; 0x2000
    421e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    4222:	f242 0200 	movw	r2, #8192	; 0x2000
    4226:	f2ce 0204 	movt	r2, #57348	; 0xe004
    422a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    422c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    4230:	631a      	str	r2, [r3, #48]	; 0x30
}
    4232:	f107 0708 	add.w	r7, r7, #8
    4236:	46bd      	mov	sp, r7
    4238:	bd80      	pop	{r7, pc}
    423a:	bf00      	nop

0000423c <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
    423c:	b480      	push	{r7}
    423e:	b085      	sub	sp, #20
    4240:	af00      	add	r7, sp, #0
    4242:	4603      	mov	r3, r0
    4244:	6039      	str	r1, [r7, #0]
    4246:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    4248:	79fb      	ldrb	r3, [r7, #7]
    424a:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    424c:	68fb      	ldr	r3, [r7, #12]
    424e:	2b1f      	cmp	r3, #31
    4250:	d900      	bls.n	4254 <MSS_GPIO_config+0x18>
    4252:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    4254:	68fb      	ldr	r3, [r7, #12]
    4256:	2b1f      	cmp	r3, #31
    4258:	d808      	bhi.n	426c <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    425a:	68fa      	ldr	r2, [r7, #12]
    425c:	f64c 1328 	movw	r3, #51496	; 0xc928
    4260:	f2c0 0301 	movt	r3, #1
    4264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4268:	683a      	ldr	r2, [r7, #0]
    426a:	601a      	str	r2, [r3, #0]
    }
}
    426c:	f107 0714 	add.w	r7, r7, #20
    4270:	46bd      	mov	sp, r7
    4272:	bc80      	pop	{r7}
    4274:	4770      	bx	lr
    4276:	bf00      	nop

00004278 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
    4278:	b480      	push	{r7}
    427a:	b085      	sub	sp, #20
    427c:	af00      	add	r7, sp, #0
    427e:	4602      	mov	r2, r0
    4280:	460b      	mov	r3, r1
    4282:	71fa      	strb	r2, [r7, #7]
    4284:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
    4286:	79fb      	ldrb	r3, [r7, #7]
    4288:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    428a:	68fb      	ldr	r3, [r7, #12]
    428c:	2b1f      	cmp	r3, #31
    428e:	d900      	bls.n	4292 <MSS_GPIO_set_output+0x1a>
    4290:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    4292:	68fb      	ldr	r3, [r7, #12]
    4294:	2b1f      	cmp	r3, #31
    4296:	d809      	bhi.n	42ac <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    4298:	f240 0300 	movw	r3, #0
    429c:	f2c4 2326 	movt	r3, #16934	; 0x4226
    42a0:	68fa      	ldr	r2, [r7, #12]
    42a2:	79b9      	ldrb	r1, [r7, #6]
    42a4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
    42a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
    42ac:	f107 0714 	add.w	r7, r7, #20
    42b0:	46bd      	mov	sp, r7
    42b2:	bc80      	pop	{r7}
    42b4:	4770      	bx	lr
    42b6:	bf00      	nop

000042b8 <MSS_GPIO_drive_inout>:
void MSS_GPIO_drive_inout
(
    mss_gpio_id_t port_id,
    mss_gpio_inout_state_t inout_state
)
{
    42b8:	b480      	push	{r7}
    42ba:	b087      	sub	sp, #28
    42bc:	af00      	add	r7, sp, #0
    42be:	4602      	mov	r2, r0
    42c0:	460b      	mov	r3, r1
    42c2:	71fa      	strb	r2, [r7, #7]
    42c4:	71bb      	strb	r3, [r7, #6]
    uint32_t outputs_state;
    uint32_t config;
    uint32_t gpio_idx = (uint32_t)port_id;
    42c6:	79fb      	ldrb	r3, [r7, #7]
    42c8:	617b      	str	r3, [r7, #20]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    42ca:	697b      	ldr	r3, [r7, #20]
    42cc:	2b1f      	cmp	r3, #31
    42ce:	d900      	bls.n	42d2 <MSS_GPIO_drive_inout+0x1a>
    42d0:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    42d2:	697b      	ldr	r3, [r7, #20]
    42d4:	2b1f      	cmp	r3, #31
    42d6:	d87d      	bhi.n	43d4 <MSS_GPIO_drive_inout+0x11c>
    {
        switch( inout_state )
    42d8:	79bb      	ldrb	r3, [r7, #6]
    42da:	2b01      	cmp	r3, #1
    42dc:	d004      	beq.n	42e8 <MSS_GPIO_drive_inout+0x30>
    42de:	2b02      	cmp	r3, #2
    42e0:	d060      	beq.n	43a4 <MSS_GPIO_drive_inout+0xec>
    42e2:	2b00      	cmp	r3, #0
    42e4:	d02e      	beq.n	4344 <MSS_GPIO_drive_inout+0x8c>
    42e6:	e074      	b.n	43d2 <MSS_GPIO_drive_inout+0x11a>
        {
        case MSS_GPIO_DRIVE_HIGH:
            /* Set output high */
            outputs_state = GPIO->GPIO_OUT;
    42e8:	f243 0300 	movw	r3, #12288	; 0x3000
    42ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
    42f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    42f4:	60fb      	str	r3, [r7, #12]
            outputs_state |= (uint32_t)1 << gpio_idx;
    42f6:	697b      	ldr	r3, [r7, #20]
    42f8:	f04f 0201 	mov.w	r2, #1
    42fc:	fa02 f303 	lsl.w	r3, r2, r3
    4300:	68fa      	ldr	r2, [r7, #12]
    4302:	ea42 0303 	orr.w	r3, r2, r3
    4306:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4308:	f243 0300 	movw	r3, #12288	; 0x3000
    430c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4310:	68fa      	ldr	r2, [r7, #12]
    4312:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4316:	697a      	ldr	r2, [r7, #20]
    4318:	f64c 1328 	movw	r3, #51496	; 0xc928
    431c:	f2c0 0301 	movt	r3, #1
    4320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4324:	681b      	ldr	r3, [r3, #0]
    4326:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4328:	693b      	ldr	r3, [r7, #16]
    432a:	f043 0304 	orr.w	r3, r3, #4
    432e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4330:	697a      	ldr	r2, [r7, #20]
    4332:	f64c 1328 	movw	r3, #51496	; 0xc928
    4336:	f2c0 0301 	movt	r3, #1
    433a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    433e:	693a      	ldr	r2, [r7, #16]
    4340:	601a      	str	r2, [r3, #0]
            break;
    4342:	e047      	b.n	43d4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_DRIVE_LOW:
            /* Set output low */
            outputs_state = GPIO->GPIO_OUT;
    4344:	f243 0300 	movw	r3, #12288	; 0x3000
    4348:	f2c4 0301 	movt	r3, #16385	; 0x4001
    434c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4350:	60fb      	str	r3, [r7, #12]
            outputs_state &= ~((uint32_t)((uint32_t)1 << gpio_idx));
    4352:	697b      	ldr	r3, [r7, #20]
    4354:	f04f 0201 	mov.w	r2, #1
    4358:	fa02 f303 	lsl.w	r3, r2, r3
    435c:	ea6f 0303 	mvn.w	r3, r3
    4360:	68fa      	ldr	r2, [r7, #12]
    4362:	ea02 0303 	and.w	r3, r2, r3
    4366:	60fb      	str	r3, [r7, #12]
            GPIO->GPIO_OUT = outputs_state;
    4368:	f243 0300 	movw	r3, #12288	; 0x3000
    436c:	f2c4 0301 	movt	r3, #16385	; 0x4001
    4370:	68fa      	ldr	r2, [r7, #12]
    4372:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
            /* Enable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    4376:	697a      	ldr	r2, [r7, #20]
    4378:	f64c 1328 	movw	r3, #51496	; 0xc928
    437c:	f2c0 0301 	movt	r3, #1
    4380:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4384:	681b      	ldr	r3, [r3, #0]
    4386:	613b      	str	r3, [r7, #16]
            config |= OUTPUT_BUFFER_ENABLE_MASK;
    4388:	693b      	ldr	r3, [r7, #16]
    438a:	f043 0304 	orr.w	r3, r3, #4
    438e:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    4390:	697a      	ldr	r2, [r7, #20]
    4392:	f64c 1328 	movw	r3, #51496	; 0xc928
    4396:	f2c0 0301 	movt	r3, #1
    439a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    439e:	693a      	ldr	r2, [r7, #16]
    43a0:	601a      	str	r2, [r3, #0]
            break;
    43a2:	e017      	b.n	43d4 <MSS_GPIO_drive_inout+0x11c>
            
        case MSS_GPIO_HIGH_Z:
            /* Disable output buffer */
            config = *(g_config_reg_lut[gpio_idx]);
    43a4:	697a      	ldr	r2, [r7, #20]
    43a6:	f64c 1328 	movw	r3, #51496	; 0xc928
    43aa:	f2c0 0301 	movt	r3, #1
    43ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    43b2:	681b      	ldr	r3, [r3, #0]
    43b4:	613b      	str	r3, [r7, #16]
            config &= ~OUTPUT_BUFFER_ENABLE_MASK;
    43b6:	693b      	ldr	r3, [r7, #16]
    43b8:	f023 0304 	bic.w	r3, r3, #4
    43bc:	613b      	str	r3, [r7, #16]
            *(g_config_reg_lut[gpio_idx]) = config;
    43be:	697a      	ldr	r2, [r7, #20]
    43c0:	f64c 1328 	movw	r3, #51496	; 0xc928
    43c4:	f2c0 0301 	movt	r3, #1
    43c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    43cc:	693a      	ldr	r2, [r7, #16]
    43ce:	601a      	str	r2, [r3, #0]
            break;
    43d0:	e000      	b.n	43d4 <MSS_GPIO_drive_inout+0x11c>
            
        default:
            ASSERT(0);
    43d2:	be00      	bkpt	0x0000
            break;
        }
    }
}
    43d4:	f107 071c 	add.w	r7, r7, #28
    43d8:	46bd      	mov	sp, r7
    43da:	bc80      	pop	{r7}
    43dc:	4770      	bx	lr
    43de:	bf00      	nop

000043e0 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
    43e0:	b580      	push	{r7, lr}
    43e2:	b084      	sub	sp, #16
    43e4:	af00      	add	r7, sp, #0
    43e6:	4603      	mov	r3, r0
    43e8:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    43ea:	79fb      	ldrb	r3, [r7, #7]
    43ec:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    43ee:	68fb      	ldr	r3, [r7, #12]
    43f0:	2b1f      	cmp	r3, #31
    43f2:	d900      	bls.n	43f6 <MSS_GPIO_enable_irq+0x16>
    43f4:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    43f6:	68fb      	ldr	r3, [r7, #12]
    43f8:	2b1f      	cmp	r3, #31
    43fa:	d81e      	bhi.n	443a <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    43fc:	68fa      	ldr	r2, [r7, #12]
    43fe:	f64c 1328 	movw	r3, #51496	; 0xc928
    4402:	f2c0 0301 	movt	r3, #1
    4406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    440a:	681b      	ldr	r3, [r3, #0]
    440c:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
    440e:	68fa      	ldr	r2, [r7, #12]
    4410:	f64c 1328 	movw	r3, #51496	; 0xc928
    4414:	f2c0 0301 	movt	r3, #1
    4418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    441c:	68ba      	ldr	r2, [r7, #8]
    441e:	f042 0208 	orr.w	r2, r2, #8
    4422:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
    4424:	68fa      	ldr	r2, [r7, #12]
    4426:	f64c 13a8 	movw	r3, #51624	; 0xc9a8
    442a:	f2c0 0301 	movt	r3, #1
    442e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    4432:	b21b      	sxth	r3, r3
    4434:	4618      	mov	r0, r3
    4436:	f7ff fe91 	bl	415c <NVIC_EnableIRQ>
    }
}
    443a:	f107 0710 	add.w	r7, r7, #16
    443e:	46bd      	mov	sp, r7
    4440:	bd80      	pop	{r7, pc}
    4442:	bf00      	nop

00004444 <MSS_GPIO_disable_irq>:
 */
void MSS_GPIO_disable_irq
(
    mss_gpio_id_t port_id
)
{
    4444:	b480      	push	{r7}
    4446:	b085      	sub	sp, #20
    4448:	af00      	add	r7, sp, #0
    444a:	4603      	mov	r3, r0
    444c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
    444e:	79fb      	ldrb	r3, [r7, #7]
    4450:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    4452:	68fb      	ldr	r3, [r7, #12]
    4454:	2b1f      	cmp	r3, #31
    4456:	d900      	bls.n	445a <MSS_GPIO_disable_irq+0x16>
    4458:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
    445a:	68fb      	ldr	r3, [r7, #12]
    445c:	2b1f      	cmp	r3, #31
    445e:	d813      	bhi.n	4488 <MSS_GPIO_disable_irq+0x44>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
    4460:	68fa      	ldr	r2, [r7, #12]
    4462:	f64c 1328 	movw	r3, #51496	; 0xc928
    4466:	f2c0 0301 	movt	r3, #1
    446a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    446e:	681b      	ldr	r3, [r3, #0]
    4470:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value & ~GPIO_INT_ENABLE_MASK);
    4472:	68fa      	ldr	r2, [r7, #12]
    4474:	f64c 1328 	movw	r3, #51496	; 0xc928
    4478:	f2c0 0301 	movt	r3, #1
    447c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    4480:	68ba      	ldr	r2, [r7, #8]
    4482:	f022 0208 	bic.w	r2, r2, #8
    4486:	601a      	str	r2, [r3, #0]
    }
}
    4488:	f107 0714 	add.w	r7, r7, #20
    448c:	46bd      	mov	sp, r7
    448e:	bc80      	pop	{r7}
    4490:	4770      	bx	lr
    4492:	bf00      	nop

00004494 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
    4494:	b580      	push	{r7, lr}
    4496:	b084      	sub	sp, #16
    4498:	af00      	add	r7, sp, #0
    449a:	4603      	mov	r3, r0
    449c:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
    449e:	79fb      	ldrb	r3, [r7, #7]
    44a0:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    44a2:	68fb      	ldr	r3, [r7, #12]
    44a4:	2b1f      	cmp	r3, #31
    44a6:	d900      	bls.n	44aa <MSS_GPIO_clear_irq+0x16>
    44a8:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
    44aa:	68fb      	ldr	r3, [r7, #12]
    44ac:	2b1f      	cmp	r3, #31
    44ae:	d815      	bhi.n	44dc <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
    44b0:	f243 0300 	movw	r3, #12288	; 0x3000
    44b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
    44b8:	68fa      	ldr	r2, [r7, #12]
    44ba:	f04f 0101 	mov.w	r1, #1
    44be:	fa01 f202 	lsl.w	r2, r1, r2
    44c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
    44c6:	68fa      	ldr	r2, [r7, #12]
    44c8:	f64c 13a8 	movw	r3, #51624	; 0xc9a8
    44cc:	f2c0 0301 	movt	r3, #1
    44d0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    44d4:	b21b      	sxth	r3, r3
    44d6:	4618      	mov	r0, r3
    44d8:	f7ff fe5c 	bl	4194 <NVIC_ClearPendingIRQ>
    }
}
    44dc:	f107 0710 	add.w	r7, r7, #16
    44e0:	46bd      	mov	sp, r7
    44e2:	bd80      	pop	{r7, pc}

000044e4 <mss_mac_crc32>:
(
    uint32_t value,
    const uint8_t *data,
    uint32_t data_length
)
{
    44e4:	b480      	push	{r7}
    44e6:	b087      	sub	sp, #28
    44e8:	af00      	add	r7, sp, #0
    44ea:	60f8      	str	r0, [r7, #12]
    44ec:	60b9      	str	r1, [r7, #8]
    44ee:	607a      	str	r2, [r7, #4]
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    44f0:	f04f 0300 	mov.w	r3, #0
    44f4:	617b      	str	r3, [r7, #20]
    44f6:	e019      	b.n	452c <mss_mac_crc32+0x48>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
    44f8:	68ba      	ldr	r2, [r7, #8]
    44fa:	697b      	ldr	r3, [r7, #20]
    44fc:	4413      	add	r3, r2
    44fe:	781b      	ldrb	r3, [r3, #0]
    4500:	461a      	mov	r2, r3
    4502:	68fb      	ldr	r3, [r7, #12]
    4504:	ea82 0303 	eor.w	r3, r2, r3
    4508:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    450c:	f64c 13e8 	movw	r3, #51688	; 0xc9e8
    4510:	f2c0 0301 	movt	r3, #1
    4514:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    4518:	68fb      	ldr	r3, [r7, #12]
    451a:	ea4f 2313 	mov.w	r3, r3, lsr #8
    451e:	ea82 0303 	eor.w	r3, r2, r3
    4522:	60fb      	str	r3, [r7, #12]
    uint32_t data_length
)
{
  uint32_t a;
  
  for(a=0; a<data_length; a++) {
    4524:	697b      	ldr	r3, [r7, #20]
    4526:	f103 0301 	add.w	r3, r3, #1
    452a:	617b      	str	r3, [r7, #20]
    452c:	697a      	ldr	r2, [r7, #20]
    452e:	687b      	ldr	r3, [r7, #4]
    4530:	429a      	cmp	r2, r3
    4532:	d3e1      	bcc.n	44f8 <mss_mac_crc32+0x14>
	value = crc32_table[(value ^ data[a]) & 0xff] ^ (value >> 8);
  }
  
  return value;
    4534:	68fb      	ldr	r3, [r7, #12]
}
    4536:	4618      	mov	r0, r3
    4538:	f107 071c 	add.w	r7, r7, #28
    453c:	46bd      	mov	sp, r7
    453e:	bc80      	pop	{r7}
    4540:	4770      	bx	lr
    4542:	bf00      	nop

00004544 <mss_ethernet_crc>:
mss_ethernet_crc
(
    const uint8_t *data,
    uint32_t data_length
)
{
    4544:	b580      	push	{r7, lr}
    4546:	b082      	sub	sp, #8
    4548:	af00      	add	r7, sp, #0
    454a:	6078      	str	r0, [r7, #4]
    454c:	6039      	str	r1, [r7, #0]
	return mss_mac_crc32( 0xffffffffUL, data, data_length );
    454e:	f04f 30ff 	mov.w	r0, #4294967295
    4552:	6879      	ldr	r1, [r7, #4]
    4554:	683a      	ldr	r2, [r7, #0]
    4556:	f7ff ffc5 	bl	44e4 <mss_mac_crc32>
    455a:	4603      	mov	r3, r0
}
    455c:	4618      	mov	r0, r3
    455e:	f107 0708 	add.w	r7, r7, #8
    4562:	46bd      	mov	sp, r7
    4564:	bd80      	pop	{r7, pc}
    4566:	bf00      	nop

00004568 <MSS_MAC_init>:
void
MSS_MAC_init
(
	uint8_t phy_address
)
{
    4568:	b580      	push	{r7, lr}
    456a:	b08a      	sub	sp, #40	; 0x28
    456c:	af00      	add	r7, sp, #0
    456e:	4603      	mov	r3, r0
    4570:	71fb      	strb	r3, [r7, #7]
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    4572:	f64c 7238 	movw	r2, #53048	; 0xcf38
    4576:	f2c0 0201 	movt	r2, #1
    457a:	f107 030c 	add.w	r3, r7, #12
    457e:	e892 0003 	ldmia.w	r2, {r0, r1}
    4582:	6018      	str	r0, [r3, #0]
    4584:	f103 0304 	add.w	r3, r3, #4
    4588:	8019      	strh	r1, [r3, #0]
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    458a:	f04f 0300 	mov.w	r3, #0
    458e:	617b      	str	r3, [r7, #20]
    4590:	e00b      	b.n	45aa <MSS_MAC_init+0x42>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
    4592:	697a      	ldr	r2, [r7, #20]
    4594:	f642 7320 	movw	r3, #12064	; 0x2f20
    4598:	f2c2 0300 	movt	r3, #8192	; 0x2000
    459c:	f04f 0100 	mov.w	r1, #0
    45a0:	5499      	strb	r1, [r3, r2]
{
    const uint8_t mac_address[6] = { DEFAULT_MAC_ADDRESS };
    int32_t a;

	/* To start with all buffers are free. */
	for( a = 0; a < macNUM_BUFFERS; a++ )
    45a2:	697b      	ldr	r3, [r7, #20]
    45a4:	f103 0301 	add.w	r3, r3, #1
    45a8:	617b      	str	r3, [r7, #20]
    45aa:	697b      	ldr	r3, [r7, #20]
    45ac:	2b06      	cmp	r3, #6
    45ae:	ddf0      	ble.n	4592 <MSS_MAC_init+0x2a>
	{
		ucMACBufferInUse[ a ] = pdFALSE;
	}
	
    /* Try to reset chip */
    MAC_BITBAND->CSR0_SWR = 1u;
    45b0:	f240 0300 	movw	r3, #0
    45b4:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45b8:	f04f 0201 	mov.w	r2, #1
    45bc:	601a      	str	r2, [r3, #0]

    do
    {
    	vTaskDelay( 10 );
    45be:	f04f 000a 	mov.w	r0, #10
    45c2:	f00c fc03 	bl	10dcc <vTaskDelay>
    } while ( 1u == MAC_BITBAND->CSR0_SWR );
    45c6:	f240 0300 	movw	r3, #0
    45ca:	f2c4 2306 	movt	r3, #16902	; 0x4206
    45ce:	681b      	ldr	r3, [r3, #0]
    45d0:	2b01      	cmp	r3, #1
    45d2:	d0f4      	beq.n	45be <MSS_MAC_init+0x56>

    /* Check reset values of some registers to constrol
     * base address validity */
    configASSERT( MAC->CSR0 == 0xFE000000uL );
    45d4:	f243 0300 	movw	r3, #12288	; 0x3000
    45d8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    45dc:	681b      	ldr	r3, [r3, #0]
    45de:	f1b3 4f7e 	cmp.w	r3, #4261412864	; 0xfe000000
    45e2:	d009      	beq.n	45f8 <MSS_MAC_init+0x90>
    45e4:	f04f 0328 	mov.w	r3, #40	; 0x28
    45e8:	f383 8811 	msr	BASEPRI, r3
    45ec:	f3bf 8f6f 	isb	sy
    45f0:	f3bf 8f4f 	dsb	sy
    45f4:	61bb      	str	r3, [r7, #24]
    45f6:	e7fe      	b.n	45f6 <MSS_MAC_init+0x8e>
    configASSERT( MAC->CSR5 == 0xF0000000uL );
    45f8:	f243 0300 	movw	r3, #12288	; 0x3000
    45fc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    4602:	f1b3 4f70 	cmp.w	r3, #4026531840	; 0xf0000000
    4606:	d009      	beq.n	461c <MSS_MAC_init+0xb4>
    4608:	f04f 0328 	mov.w	r3, #40	; 0x28
    460c:	f383 8811 	msr	BASEPRI, r3
    4610:	f3bf 8f6f 	isb	sy
    4614:	f3bf 8f4f 	dsb	sy
    4618:	61fb      	str	r3, [r7, #28]
    461a:	e7fe      	b.n	461a <MSS_MAC_init+0xb2>
    configASSERT( MAC->CSR6 == 0x32000040uL );
    461c:	f243 0300 	movw	r3, #12288	; 0x3000
    4620:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4624:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    4626:	f240 0340 	movw	r3, #64	; 0x40
    462a:	f2c3 2300 	movt	r3, #12800	; 0x3200
    462e:	429a      	cmp	r2, r3
    4630:	d009      	beq.n	4646 <MSS_MAC_init+0xde>
    4632:	f04f 0328 	mov.w	r3, #40	; 0x28
    4636:	f383 8811 	msr	BASEPRI, r3
    463a:	f3bf 8f6f 	isb	sy
    463e:	f3bf 8f4f 	dsb	sy
    4642:	623b      	str	r3, [r7, #32]
    4644:	e7fe      	b.n	4644 <MSS_MAC_init+0xdc>

    /* Instance setup */
    MAC_memset_All( &g_mss_mac, 0u );
    4646:	f64a 20dc 	movw	r0, #43740	; 0xaadc
    464a:	f2c2 0000 	movt	r0, #8192	; 0x2000
    464e:	f04f 0100 	mov.w	r1, #0
    4652:	f002 f857 	bl	6704 <MAC_memset_All>

    g_mss_mac.base_address = MAC_BASE;
    4656:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    465a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    465e:	f243 0200 	movw	r2, #12288	; 0x3000
    4662:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4666:	601a      	str	r2, [r3, #0]
    g_mss_mac.phy_address = phy_address;
    4668:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    466c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4670:	79fa      	ldrb	r2, [r7, #7]
    4672:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

    for( a=0; a<RX_RING_SIZE; a++ )
    4676:	f04f 0300 	mov.w	r3, #0
    467a:	617b      	str	r3, [r7, #20]
    467c:	e03b      	b.n	46f6 <MSS_MAC_init+0x18e>
    {
        /* Give the ownership to the MAC */
        g_mss_mac.rx_descriptors[a].descriptor_0 = RDES0_OWN;
    467e:	697a      	ldr	r2, [r7, #20]
    4680:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4688:	ea4f 1202 	mov.w	r2, r2, lsl #4
    468c:	4413      	add	r3, r2
    468e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    4692:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    4696:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].descriptor_1 = (MSS_RX_BUFF_SIZE << RDES1_RBS1_OFFSET);
    4698:	697a      	ldr	r2, [r7, #20]
    469a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    469e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46a2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    46a6:	4413      	add	r3, r2
    46a8:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    46ac:	f44f 62be 	mov.w	r2, #1520	; 0x5f0
    46b0:	601a      	str	r2, [r3, #0]
		
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
    46b2:	6979      	ldr	r1, [r7, #20]
    46b4:	f240 6370 	movw	r3, #1648	; 0x670
    46b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46bc:	697a      	ldr	r2, [r7, #20]
    46be:	f44f 60ba 	mov.w	r0, #1488	; 0x5d0
    46c2:	fb00 f202 	mul.w	r2, r0, r2
    46c6:	4413      	add	r3, r2
    46c8:	461a      	mov	r2, r3
    46ca:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    46ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46d2:	f101 010a 	add.w	r1, r1, #10
    46d6:	ea4f 1101 	mov.w	r1, r1, lsl #4
    46da:	440b      	add	r3, r1
    46dc:	601a      	str	r2, [r3, #0]
		ucMACBufferInUse[ a ] = pdTRUE;
    46de:	697a      	ldr	r2, [r7, #20]
    46e0:	f642 7320 	movw	r3, #12064	; 0x2f20
    46e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    46e8:	f04f 0101 	mov.w	r1, #1
    46ec:	5499      	strb	r1, [r3, r2]
    MAC_memset_All( &g_mss_mac, 0u );

    g_mss_mac.base_address = MAC_BASE;
    g_mss_mac.phy_address = phy_address;

    for( a=0; a<RX_RING_SIZE; a++ )
    46ee:	697b      	ldr	r3, [r7, #20]
    46f0:	f103 0301 	add.w	r3, r3, #1
    46f4:	617b      	str	r3, [r7, #20]
    46f6:	697b      	ldr	r3, [r7, #20]
    46f8:	2b04      	cmp	r3, #4
    46fa:	ddc0      	ble.n	467e <MSS_MAC_init+0x116>
		/* Allocate a buffer to the descriptor, then mark the buffer as in use
		(not free). */
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;
    46fc:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4700:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4704:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    4708:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    470c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4710:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4714:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

    for( a = 0; a < TX_RING_SIZE; a++ )
    4718:	f04f 0300 	mov.w	r3, #0
    471c:	617b      	str	r3, [r7, #20]
    471e:	e010      	b.n	4742 <MSS_MAC_init+0x1da>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    4720:	697a      	ldr	r2, [r7, #20]
    4722:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4726:	f2c2 0300 	movt	r3, #8192	; 0x2000
    472a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    472e:	4413      	add	r3, r2
    4730:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4734:	f04f 0200 	mov.w	r2, #0
    4738:	601a      	str	r2, [r3, #0]
        g_mss_mac.rx_descriptors[a].buffer_1 = ( unsigned long ) &( xMACBuffers.ucBuffer[ a ][ 0 ] );
		ucMACBufferInUse[ a ] = pdTRUE;
    }
    g_mss_mac.rx_descriptors[RX_RING_SIZE-1].descriptor_1 |= RDES1_RER;

    for( a = 0; a < TX_RING_SIZE; a++ )
    473a:	697b      	ldr	r3, [r7, #20]
    473c:	f103 0301 	add.w	r3, r3, #1
    4740:	617b      	str	r3, [r7, #20]
    4742:	697b      	ldr	r3, [r7, #20]
    4744:	2b01      	cmp	r3, #1
    4746:	ddeb      	ble.n	4720 <MSS_MAC_init+0x1b8>
    {
		/* Buffers only get allocated to the Tx buffers when something is
		actually tranmitted. */
        g_mss_mac.tx_descriptors[a].buffer_1 = ( unsigned long ) NULL;
    }
    g_mss_mac.tx_descriptors[TX_RING_SIZE - 1].descriptor_1 |= TDES1_TER;
    4748:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    474c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4750:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4754:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4758:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    475c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4760:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Configurable settings */
    MAC_BITBAND->CSR0_DBO = DESCRIPTOR_BYTE_ORDERING_MODE;
    4764:	f240 0300 	movw	r3, #0
    4768:	f2c4 2306 	movt	r3, #16902	; 0x4206
    476c:	f04f 0200 	mov.w	r2, #0
    4770:	651a      	str	r2, [r3, #80]	; 0x50
    MAC->CSR0 = (MAC->CSR0 & ~CSR0_PBL_MASK) | ((uint32_t)PROGRAMMABLE_BURST_LENGTH << CSR0_PBL_SHIFT);
    4772:	f243 0300 	movw	r3, #12288	; 0x3000
    4776:	f2c4 0300 	movt	r3, #16384	; 0x4000
    477a:	f243 0200 	movw	r2, #12288	; 0x3000
    477e:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4782:	6812      	ldr	r2, [r2, #0]
    4784:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
    4788:	601a      	str	r2, [r3, #0]
    MAC_BITBAND->CSR0_BLE = BUFFER_BYTE_ORDERING_MODE;
    478a:	f240 0300 	movw	r3, #0
    478e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4792:	f04f 0200 	mov.w	r2, #0
    4796:	61da      	str	r2, [r3, #28]
    MAC_BITBAND->CSR0_BAR = (uint32_t)BUS_ARBITRATION_SCHEME;
    4798:	f240 0300 	movw	r3, #0
    479c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47a0:	f04f 0200 	mov.w	r2, #0
    47a4:	605a      	str	r2, [r3, #4]

    /* Fixed settings */
    /* No space between descriptors */
    MAC->CSR0 = MAC->CSR0 &~ CSR0_DSL_MASK;
    47a6:	f243 0300 	movw	r3, #12288	; 0x3000
    47aa:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47ae:	f243 0200 	movw	r2, #12288	; 0x3000
    47b2:	f2c4 0200 	movt	r2, #16384	; 0x4000
    47b6:	6812      	ldr	r2, [r2, #0]
    47b8:	f022 027c 	bic.w	r2, r2, #124	; 0x7c
    47bc:	601a      	str	r2, [r3, #0]
    /* General-purpose timer works in continuous mode */
    MAC_BITBAND->CSR11_CON = 1u;
    47be:	f240 0300 	movw	r3, #0
    47c2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47c6:	f04f 0201 	mov.w	r2, #1
    47ca:	f8c3 2b40 	str.w	r2, [r3, #2880]	; 0xb40
    /* Start general-purpose */
    MAC->CSR11 =  (MAC->CSR11 & ~CSR11_TIM_MASK) | (0x0000FFFFuL << CSR11_TIM_SHIFT);
    47ce:	f243 0300 	movw	r3, #12288	; 0x3000
    47d2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    47d6:	f243 0200 	movw	r2, #12288	; 0x3000
    47da:	f2c4 0200 	movt	r2, #16384	; 0x4000
    47de:	6d92      	ldr	r2, [r2, #88]	; 0x58
    47e0:	ea6f 4212 	mvn.w	r2, r2, lsr #16
    47e4:	ea6f 4202 	mvn.w	r2, r2, lsl #16
    47e8:	659a      	str	r2, [r3, #88]	; 0x58

	/* Ensure promiscous mode is off (it should be by default anyway). */
	MAC_BITBAND->CSR6_PR = 0;
    47ea:	f240 0300 	movw	r3, #0
    47ee:	f2c4 2306 	movt	r3, #16902	; 0x4206
    47f2:	f04f 0200 	mov.w	r2, #0
    47f6:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
	
	/* Perfect filter. */
	MAC_BITBAND->CSR6_HP = 1;
    47fa:	f240 0300 	movw	r3, #0
    47fe:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4802:	f04f 0201 	mov.w	r2, #1
    4806:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
	
	/* Pass multcast. */
	MAC_BITBAND->CSR6_PM = 1;
    480a:	f240 0300 	movw	r3, #0
    480e:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4812:	f04f 0201 	mov.w	r2, #1
    4816:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
	
    /* Set descriptors */
    MAC->CSR3 = (uint32_t)&(g_mss_mac.rx_descriptors[0].descriptor_0);
    481a:	f243 0300 	movw	r3, #12288	; 0x3000
    481e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4822:	4a24      	ldr	r2, [pc, #144]	; (48b4 <MSS_MAC_init+0x34c>)
    4824:	619a      	str	r2, [r3, #24]
    MAC->CSR4 = (uint32_t)&(g_mss_mac.tx_descriptors[0].descriptor_0);
    4826:	f243 0300 	movw	r3, #12288	; 0x3000
    482a:	f2c4 0300 	movt	r3, #16384	; 0x4000
    482e:	4a22      	ldr	r2, [pc, #136]	; (48b8 <MSS_MAC_init+0x350>)
    4830:	621a      	str	r2, [r3, #32]

	/* enable normal interrupts */
    MAC_BITBAND->CSR7_NIE = 1u;
    4832:	f240 0300 	movw	r3, #0
    4836:	f2c4 2306 	movt	r3, #16902	; 0x4206
    483a:	f04f 0201 	mov.w	r2, #1
    483e:	f8c3 2740 	str.w	r2, [r3, #1856]	; 0x740

    /* Set default MAC address and reset mac filters */
   	MAC_memcpy( g_mss_mac.mac_address, mac_address, 6u );
    4842:	f107 030c 	add.w	r3, r7, #12
    4846:	481d      	ldr	r0, [pc, #116]	; (48bc <MSS_MAC_init+0x354>)
    4848:	4619      	mov	r1, r3
    484a:	f04f 0206 	mov.w	r2, #6
    484e:	f002 f97d 	bl	6b4c <MAC_memcpy>
 	MSS_MAC_set_mac_address((uint8_t *)mac_address);
    4852:	f107 030c 	add.w	r3, r7, #12
    4856:	4618      	mov	r0, r3
    4858:	f000 fe66 	bl	5528 <MSS_MAC_set_mac_address>
	
    /* Detect PHY */
    if( g_mss_mac.phy_address > MSS_PHY_ADDRESS_MAX )
    485c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4864:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    4868:	2b1f      	cmp	r3, #31
    486a:	d913      	bls.n	4894 <MSS_MAC_init+0x32c>
    {
    	PHY_probe();
    486c:	f002 fbd2 	bl	7014 <PHY_probe>
    	configASSERT( g_mss_mac.phy_address <= MSS_PHY_ADDRESS_MAX );
    4870:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4874:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4878:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    487c:	2b1f      	cmp	r3, #31
    487e:	d909      	bls.n	4894 <MSS_MAC_init+0x32c>
    4880:	f04f 0328 	mov.w	r3, #40	; 0x28
    4884:	f383 8811 	msr	BASEPRI, r3
    4888:	f3bf 8f6f 	isb	sy
    488c:	f3bf 8f4f 	dsb	sy
    4890:	627b      	str	r3, [r7, #36]	; 0x24
    4892:	e7fe      	b.n	4892 <MSS_MAC_init+0x32a>
    }

    /* Reset PHY */
    PHY_reset();
    4894:	f002 fc00 	bl	7098 <PHY_reset>

	/* Configure chip according to PHY status */
    MSS_MAC_auto_setup_link();
    4898:	f000 fdde 	bl	5458 <MSS_MAC_auto_setup_link>
	
	/* Ensure uip_buf starts by pointing somewhere. */
	uip_buf = MAC_obtain_buffer();	
    489c:	f002 f9b8 	bl	6c10 <MAC_obtain_buffer>
    48a0:	4602      	mov	r2, r0
    48a2:	f240 636c 	movw	r3, #1644	; 0x66c
    48a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    48aa:	601a      	str	r2, [r3, #0]
}
    48ac:	f107 0728 	add.w	r7, r7, #40	; 0x28
    48b0:	46bd      	mov	sp, r7
    48b2:	bd80      	pop	{r7, pc}
    48b4:	2000ab74 	.word	0x2000ab74
    48b8:	2000ab50 	.word	0x2000ab50
    48bc:	2000aae2 	.word	0x2000aae2

000048c0 <MSS_MAC_configure>:
void
MSS_MAC_configure
(
    uint32_t configuration
)
{
    48c0:	b580      	push	{r7, lr}
    48c2:	b086      	sub	sp, #24
    48c4:	af00      	add	r7, sp, #0
    48c6:	6078      	str	r0, [r7, #4]
    int32_t ret;

    ret = MAC_stop_transmission();
    48c8:	f001 fd90 	bl	63ec <MAC_stop_transmission>
    48cc:	4603      	mov	r3, r0
    48ce:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    48d0:	68fb      	ldr	r3, [r7, #12]
    48d2:	2b00      	cmp	r3, #0
    48d4:	d009      	beq.n	48ea <MSS_MAC_configure+0x2a>
    48d6:	f04f 0328 	mov.w	r3, #40	; 0x28
    48da:	f383 8811 	msr	BASEPRI, r3
    48de:	f3bf 8f6f 	isb	sy
    48e2:	f3bf 8f4f 	dsb	sy
    48e6:	613b      	str	r3, [r7, #16]
    48e8:	e7fe      	b.n	48e8 <MSS_MAC_configure+0x28>

    ret = MAC_stop_receiving();
    48ea:	f001 fdbd 	bl	6468 <MAC_stop_receiving>
    48ee:	4603      	mov	r3, r0
    48f0:	60fb      	str	r3, [r7, #12]
    configASSERT( ret == MAC_OK );
    48f2:	68fb      	ldr	r3, [r7, #12]
    48f4:	2b00      	cmp	r3, #0
    48f6:	d009      	beq.n	490c <MSS_MAC_configure+0x4c>
    48f8:	f04f 0328 	mov.w	r3, #40	; 0x28
    48fc:	f383 8811 	msr	BASEPRI, r3
    4900:	f3bf 8f6f 	isb	sy
    4904:	f3bf 8f4f 	dsb	sy
    4908:	617b      	str	r3, [r7, #20]
    490a:	e7fe      	b.n	490a <MSS_MAC_configure+0x4a>

    MAC_BITBAND->CSR6_RA = (uint32_t)(((configuration & MSS_MAC_CFG_RECEIVE_ALL) != 0u) ? 1u : 0u );
    490c:	f240 0300 	movw	r3, #0
    4910:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4914:	687a      	ldr	r2, [r7, #4]
    4916:	f002 0201 	and.w	r2, r2, #1
    491a:	b2d2      	uxtb	r2, r2
    491c:	2a00      	cmp	r2, #0
    491e:	d002      	beq.n	4926 <MSS_MAC_configure+0x66>
    4920:	f04f 0201 	mov.w	r2, #1
    4924:	e001      	b.n	492a <MSS_MAC_configure+0x6a>
    4926:	f04f 0200 	mov.w	r2, #0
    492a:	f8c3 2678 	str.w	r2, [r3, #1656]	; 0x678
    MAC_BITBAND->CSR6_TTM = (((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? 1u : 0u );
    492e:	f240 0300 	movw	r3, #0
    4932:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4936:	687a      	ldr	r2, [r7, #4]
    4938:	f002 0202 	and.w	r2, r2, #2
    493c:	2a00      	cmp	r2, #0
    493e:	d002      	beq.n	4946 <MSS_MAC_configure+0x86>
    4940:	f04f 0201 	mov.w	r2, #1
    4944:	e001      	b.n	494a <MSS_MAC_configure+0x8a>
    4946:	f04f 0200 	mov.w	r2, #0
    494a:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
    MAC_BITBAND->CSR6_SF = (uint32_t)(((configuration & MSS_MAC_CFG_STORE_AND_FORWARD) != 0u) ? 1u : 0u );
    494e:	f240 0300 	movw	r3, #0
    4952:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4956:	687a      	ldr	r2, [r7, #4]
    4958:	f002 0204 	and.w	r2, r2, #4
    495c:	2a00      	cmp	r2, #0
    495e:	d002      	beq.n	4966 <MSS_MAC_configure+0xa6>
    4960:	f04f 0201 	mov.w	r2, #1
    4964:	e001      	b.n	496a <MSS_MAC_configure+0xaa>
    4966:	f04f 0200 	mov.w	r2, #0
    496a:	f8c3 2654 	str.w	r2, [r3, #1620]	; 0x654

    switch( configuration & MSS_MAC_CFG_THRESHOLD_CONTROL_11 ) {
    496e:	687b      	ldr	r3, [r7, #4]
    4970:	f003 0318 	and.w	r3, r3, #24
    4974:	2b18      	cmp	r3, #24
    4976:	d86c      	bhi.n	4a52 <MSS_MAC_configure+0x192>
    4978:	a201      	add	r2, pc, #4	; (adr r2, 4980 <MSS_MAC_configure+0xc0>)
    497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    497e:	bf00      	nop
    4980:	000049e5 	.word	0x000049e5
    4984:	00004a53 	.word	0x00004a53
    4988:	00004a53 	.word	0x00004a53
    498c:	00004a53 	.word	0x00004a53
    4990:	00004a53 	.word	0x00004a53
    4994:	00004a53 	.word	0x00004a53
    4998:	00004a53 	.word	0x00004a53
    499c:	00004a53 	.word	0x00004a53
    49a0:	000049ff 	.word	0x000049ff
    49a4:	00004a53 	.word	0x00004a53
    49a8:	00004a53 	.word	0x00004a53
    49ac:	00004a53 	.word	0x00004a53
    49b0:	00004a53 	.word	0x00004a53
    49b4:	00004a53 	.word	0x00004a53
    49b8:	00004a53 	.word	0x00004a53
    49bc:	00004a53 	.word	0x00004a53
    49c0:	00004a1d 	.word	0x00004a1d
    49c4:	00004a53 	.word	0x00004a53
    49c8:	00004a53 	.word	0x00004a53
    49cc:	00004a53 	.word	0x00004a53
    49d0:	00004a53 	.word	0x00004a53
    49d4:	00004a53 	.word	0x00004a53
    49d8:	00004a53 	.word	0x00004a53
    49dc:	00004a53 	.word	0x00004a53
    49e0:	00004a3b 	.word	0x00004a3b
    case MSS_MAC_CFG_THRESHOLD_CONTROL_00:
        MAC->CSR6 = MAC->CSR6 & ~CSR6_TR_MASK;
    49e4:	f243 0300 	movw	r3, #12288	; 0x3000
    49e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    49ec:	f243 0200 	movw	r2, #12288	; 0x3000
    49f0:	f2c4 0200 	movt	r2, #16384	; 0x4000
    49f4:	6b12      	ldr	r2, [r2, #48]	; 0x30
    49f6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    49fa:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    49fc:	e029      	b.n	4a52 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_01:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)1 << CSR6_TR_SHIFT );
    49fe:	f243 0300 	movw	r3, #12288	; 0x3000
    4a02:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4a06:	f243 0200 	movw	r2, #12288	; 0x3000
    4a0a:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4a0e:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4a10:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4a14:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    4a18:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4a1a:	e01a      	b.n	4a52 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_10:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)2 << CSR6_TR_SHIFT );
    4a1c:	f243 0300 	movw	r3, #12288	; 0x3000
    4a20:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4a24:	f243 0200 	movw	r2, #12288	; 0x3000
    4a28:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4a2c:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4a2e:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
    4a32:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
    4a36:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    4a38:	e00b      	b.n	4a52 <MSS_MAC_configure+0x192>
    case MSS_MAC_CFG_THRESHOLD_CONTROL_11:
        MAC->CSR6 = (MAC->CSR6 & ~CSR6_TR_MASK) | ((uint32_t)3 << CSR6_TR_SHIFT );
    4a3a:	f243 0300 	movw	r3, #12288	; 0x3000
    4a3e:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4a42:	f243 0200 	movw	r2, #12288	; 0x3000
    4a46:	f2c4 0200 	movt	r2, #16384	; 0x4000
    4a4a:	6b12      	ldr	r2, [r2, #48]	; 0x30
    4a4c:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
    4a50:	631a      	str	r2, [r3, #48]	; 0x30
        break;
    default:
        break;
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    4a52:	f240 0300 	movw	r3, #0
    4a56:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a5a:	687a      	ldr	r2, [r7, #4]
    4a5c:	f002 0220 	and.w	r2, r2, #32
    4a60:	2a00      	cmp	r2, #0
    4a62:	d002      	beq.n	4a6a <MSS_MAC_configure+0x1aa>
    4a64:	f04f 0201 	mov.w	r2, #1
    4a68:	e001      	b.n	4a6e <MSS_MAC_configure+0x1ae>
    4a6a:	f04f 0200 	mov.w	r2, #0
    4a6e:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    4a72:	f240 0300 	movw	r3, #0
    4a76:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a7a:	687a      	ldr	r2, [r7, #4]
    4a7c:	f002 0240 	and.w	r2, r2, #64	; 0x40
    4a80:	2a00      	cmp	r2, #0
    4a82:	d002      	beq.n	4a8a <MSS_MAC_configure+0x1ca>
    4a84:	f04f 0201 	mov.w	r2, #1
    4a88:	e001      	b.n	4a8e <MSS_MAC_configure+0x1ce>
    4a8a:	f04f 0200 	mov.w	r2, #0
    4a8e:	f8c3 261c 	str.w	r2, [r3, #1564]	; 0x61c
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    4a92:	f240 0300 	movw	r3, #0
    4a96:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4a9a:	687a      	ldr	r2, [r7, #4]
    4a9c:	f002 0280 	and.w	r2, r2, #128	; 0x80
    4aa0:	2a00      	cmp	r2, #0
    4aa2:	d002      	beq.n	4aaa <MSS_MAC_configure+0x1ea>
    4aa4:	f04f 0201 	mov.w	r2, #1
    4aa8:	e001      	b.n	4aae <MSS_MAC_configure+0x1ee>
    4aaa:	f04f 0200 	mov.w	r2, #0
    4aae:	f8c3 2618 	str.w	r2, [r3, #1560]	; 0x618
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    4ab2:	f240 0300 	movw	r3, #0
    4ab6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4aba:	687a      	ldr	r2, [r7, #4]
    4abc:	f402 7200 	and.w	r2, r2, #512	; 0x200
    4ac0:	2a00      	cmp	r2, #0
    4ac2:	d002      	beq.n	4aca <MSS_MAC_configure+0x20a>
    4ac4:	f04f 0201 	mov.w	r2, #1
    4ac8:	e001      	b.n	4ace <MSS_MAC_configure+0x20e>
    4aca:	f04f 0200 	mov.w	r2, #0
    4ace:	f8c3 260c 	str.w	r2, [r3, #1548]	; 0x60c
    PHY_set_link_type( (uint8_t)
    4ad2:	687b      	ldr	r3, [r7, #4]
    4ad4:	b2db      	uxtb	r3, r3
    4ad6:	f003 0302 	and.w	r3, r3, #2
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );
    4ada:	687a      	ldr	r2, [r7, #4]
    4adc:	f002 0220 	and.w	r2, r2, #32
    }
    MAC_BITBAND->CSR6_FD = (uint32_t)(((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PM = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_ALL_MULTICAST) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PR = (uint32_t)(((configuration & MSS_MAC_CFG_PROMISCUOUS_MODE) != 0u) ? 1u : 0u );
    MAC_BITBAND->CSR6_PB = (uint32_t)(((configuration & MSS_MAC_CFG_PASS_BAD_FRAMES) != 0u) ? 1u : 0u );
    PHY_set_link_type( (uint8_t)
    4ae0:	2a00      	cmp	r2, #0
    4ae2:	d002      	beq.n	4aea <MSS_MAC_configure+0x22a>
    4ae4:	f04f 0204 	mov.w	r2, #4
    4ae8:	e001      	b.n	4aee <MSS_MAC_configure+0x22e>
    4aea:	f04f 0200 	mov.w	r2, #0
    4aee:	ea43 0302 	orr.w	r3, r3, r2
    4af2:	b2db      	uxtb	r3, r3
    4af4:	4618      	mov	r0, r3
    4af6:	f002 fb43 	bl	7180 <PHY_set_link_type>
        ((((configuration & MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE) != 0u) ? MSS_MAC_LINK_STATUS_100MB : 0u ) |
        (((configuration & MSS_MAC_CFG_FULL_DUPLEX_MODE) != 0u) ? MSS_MAC_LINK_STATUS_FDX : 0u )) );

    MSS_MAC_auto_setup_link();
    4afa:	f000 fcad 	bl	5458 <MSS_MAC_auto_setup_link>
}
    4afe:	f107 0718 	add.w	r7, r7, #24
    4b02:	46bd      	mov	sp, r7
    4b04:	bd80      	pop	{r7, pc}
    4b06:	bf00      	nop

00004b08 <MSS_MAC_get_configuration>:
 *    - #MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE
 * @see   MAC_configure()
 */
int32_t
MSS_MAC_get_configuration( void )
{
    4b08:	b480      	push	{r7}
    4b0a:	b083      	sub	sp, #12
    4b0c:	af00      	add	r7, sp, #0
    uint32_t configuration;

    configuration = 0u;
    4b0e:	f04f 0300 	mov.w	r3, #0
    4b12:	607b      	str	r3, [r7, #4]
    if( MAC_BITBAND->CSR6_RA != 0u ) {
    4b14:	f240 0300 	movw	r3, #0
    4b18:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b1c:	f8d3 3678 	ldr.w	r3, [r3, #1656]	; 0x678
    4b20:	2b00      	cmp	r3, #0
    4b22:	d003      	beq.n	4b2c <MSS_MAC_get_configuration+0x24>
        configuration |= MSS_MAC_CFG_RECEIVE_ALL;
    4b24:	687b      	ldr	r3, [r7, #4]
    4b26:	f043 0301 	orr.w	r3, r3, #1
    4b2a:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_TTM != 0u ) {
    4b2c:	f240 0300 	movw	r3, #0
    4b30:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b34:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    4b38:	2b00      	cmp	r3, #0
    4b3a:	d003      	beq.n	4b44 <MSS_MAC_get_configuration+0x3c>
        configuration |= MSS_MAC_CFG_TRANSMIT_THRESHOLD_MODE;
    4b3c:	687b      	ldr	r3, [r7, #4]
    4b3e:	f043 0302 	orr.w	r3, r3, #2
    4b42:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_SF != 0u ) {
    4b44:	f240 0300 	movw	r3, #0
    4b48:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b4c:	f8d3 3654 	ldr.w	r3, [r3, #1620]	; 0x654
    4b50:	2b00      	cmp	r3, #0
    4b52:	d003      	beq.n	4b5c <MSS_MAC_get_configuration+0x54>
        configuration |= MSS_MAC_CFG_STORE_AND_FORWARD;
    4b54:	687b      	ldr	r3, [r7, #4]
    4b56:	f043 0304 	orr.w	r3, r3, #4
    4b5a:	607b      	str	r3, [r7, #4]
    }

    switch( (MAC->CSR6 & CSR6_TR_MASK) >> CSR6_TR_SHIFT ) {
    4b5c:	f243 0300 	movw	r3, #12288	; 0x3000
    4b60:	f2c4 0300 	movt	r3, #16384	; 0x4000
    4b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    4b66:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
    4b6a:	ea4f 3393 	mov.w	r3, r3, lsr #14
    4b6e:	2b02      	cmp	r3, #2
    4b70:	d008      	beq.n	4b84 <MSS_MAC_get_configuration+0x7c>
    4b72:	2b03      	cmp	r3, #3
    4b74:	d00b      	beq.n	4b8e <MSS_MAC_get_configuration+0x86>
    4b76:	2b01      	cmp	r3, #1
    4b78:	d10d      	bne.n	4b96 <MSS_MAC_get_configuration+0x8e>
    case 1: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_01; break;
    4b7a:	687b      	ldr	r3, [r7, #4]
    4b7c:	f043 0308 	orr.w	r3, r3, #8
    4b80:	607b      	str	r3, [r7, #4]
    4b82:	e008      	b.n	4b96 <MSS_MAC_get_configuration+0x8e>
    case 2: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_10; break;
    4b84:	687b      	ldr	r3, [r7, #4]
    4b86:	f043 0310 	orr.w	r3, r3, #16
    4b8a:	607b      	str	r3, [r7, #4]
    4b8c:	e003      	b.n	4b96 <MSS_MAC_get_configuration+0x8e>
    case 3: configuration |= MSS_MAC_CFG_THRESHOLD_CONTROL_11; break;
    4b8e:	687b      	ldr	r3, [r7, #4]
    4b90:	f043 0318 	orr.w	r3, r3, #24
    4b94:	607b      	str	r3, [r7, #4]
    default: break;
    }
    if( MAC_BITBAND->CSR6_FD != 0u ) {
    4b96:	f240 0300 	movw	r3, #0
    4b9a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4b9e:	f8d3 3624 	ldr.w	r3, [r3, #1572]	; 0x624
    4ba2:	2b00      	cmp	r3, #0
    4ba4:	d003      	beq.n	4bae <MSS_MAC_get_configuration+0xa6>
        configuration |= MSS_MAC_CFG_FULL_DUPLEX_MODE;
    4ba6:	687b      	ldr	r3, [r7, #4]
    4ba8:	f043 0320 	orr.w	r3, r3, #32
    4bac:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PM != 0u ) {
    4bae:	f240 0300 	movw	r3, #0
    4bb2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4bb6:	f8d3 361c 	ldr.w	r3, [r3, #1564]	; 0x61c
    4bba:	2b00      	cmp	r3, #0
    4bbc:	d003      	beq.n	4bc6 <MSS_MAC_get_configuration+0xbe>
        configuration |= MSS_MAC_CFG_PASS_ALL_MULTICAST;
    4bbe:	687b      	ldr	r3, [r7, #4]
    4bc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    4bc4:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PR != 0u ) {
    4bc6:	f240 0300 	movw	r3, #0
    4bca:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4bce:	f8d3 3618 	ldr.w	r3, [r3, #1560]	; 0x618
    4bd2:	2b00      	cmp	r3, #0
    4bd4:	d003      	beq.n	4bde <MSS_MAC_get_configuration+0xd6>
        configuration |= MSS_MAC_CFG_PROMISCUOUS_MODE;
    4bd6:	687b      	ldr	r3, [r7, #4]
    4bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    4bdc:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_IF != 0u ) {
    4bde:	f240 0300 	movw	r3, #0
    4be2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4be6:	f8d3 3610 	ldr.w	r3, [r3, #1552]	; 0x610
    4bea:	2b00      	cmp	r3, #0
    4bec:	d003      	beq.n	4bf6 <MSS_MAC_get_configuration+0xee>
        configuration |= MSS_MAC_CFG_INVERSE_FILTERING;
    4bee:	687b      	ldr	r3, [r7, #4]
    4bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    4bf4:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_PB != 0u ) {
    4bf6:	f240 0300 	movw	r3, #0
    4bfa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4bfe:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    4c02:	2b00      	cmp	r3, #0
    4c04:	d003      	beq.n	4c0e <MSS_MAC_get_configuration+0x106>
        configuration |= MSS_MAC_CFG_PASS_BAD_FRAMES;
    4c06:	687b      	ldr	r3, [r7, #4]
    4c08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    4c0c:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HO != 0u ) {
    4c0e:	f240 0300 	movw	r3, #0
    4c12:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c16:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4c1a:	2b00      	cmp	r3, #0
    4c1c:	d003      	beq.n	4c26 <MSS_MAC_get_configuration+0x11e>
        configuration |= MSS_MAC_CFG_HASH_ONLY_FILTERING_MODE;
    4c1e:	687b      	ldr	r3, [r7, #4]
    4c20:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
    4c24:	607b      	str	r3, [r7, #4]
    }

    if( MAC_BITBAND->CSR6_HP != 0u ) {
    4c26:	f240 0300 	movw	r3, #0
    4c2a:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4c2e:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    4c32:	2b00      	cmp	r3, #0
    4c34:	d003      	beq.n	4c3e <MSS_MAC_get_configuration+0x136>
        configuration |= MSS_MAC_CFG_HASH_PERFECT_RECEIVE_FILTERING_MODE;
    4c36:	687b      	ldr	r3, [r7, #4]
    4c38:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    4c3c:	607b      	str	r3, [r7, #4]
    }

    return (int32_t)configuration;
    4c3e:	687b      	ldr	r3, [r7, #4]
}
    4c40:	4618      	mov	r0, r3
    4c42:	f107 070c 	add.w	r7, r7, #12
    4c46:	46bd      	mov	sp, r7
    4c48:	bc80      	pop	{r7}
    4c4a:	4770      	bx	lr

00004c4c <MSS_MAC_tx_packet>:
int32_t
MSS_MAC_tx_packet
(
    unsigned short usLength
)
{
    4c4c:	b580      	push	{r7, lr}
    4c4e:	b08a      	sub	sp, #40	; 0x28
    4c50:	af00      	add	r7, sp, #0
    4c52:	4603      	mov	r3, r0
    4c54:	80fb      	strh	r3, [r7, #6]
	uint32_t desc;
	unsigned long ulDescriptor;
    int32_t error = MAC_OK;
    4c56:	f04f 0300 	mov.w	r3, #0
    4c5a:	617b      	str	r3, [r7, #20]

    configASSERT( uip_buf != NULL_buffer );
    4c5c:	f240 636c 	movw	r3, #1644	; 0x66c
    4c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c64:	681a      	ldr	r2, [r3, #0]
    4c66:	f240 6364 	movw	r3, #1636	; 0x664
    4c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4c6e:	681b      	ldr	r3, [r3, #0]
    4c70:	429a      	cmp	r2, r3
    4c72:	d109      	bne.n	4c88 <MSS_MAC_tx_packet+0x3c>
    4c74:	f04f 0328 	mov.w	r3, #40	; 0x28
    4c78:	f383 8811 	msr	BASEPRI, r3
    4c7c:	f3bf 8f6f 	isb	sy
    4c80:	f3bf 8f4f 	dsb	sy
    4c84:	61bb      	str	r3, [r7, #24]
    4c86:	e7fe      	b.n	4c86 <MSS_MAC_tx_packet+0x3a>

	configASSERT( usLength >= 12 );
    4c88:	88fb      	ldrh	r3, [r7, #6]
    4c8a:	2b0b      	cmp	r3, #11
    4c8c:	d809      	bhi.n	4ca2 <MSS_MAC_tx_packet+0x56>
    4c8e:	f04f 0328 	mov.w	r3, #40	; 0x28
    4c92:	f383 8811 	msr	BASEPRI, r3
    4c96:	f3bf 8f6f 	isb	sy
    4c9a:	f3bf 8f4f 	dsb	sy
    4c9e:	61fb      	str	r3, [r7, #28]
    4ca0:	e7fe      	b.n	4ca0 <MSS_MAC_tx_packet+0x54>

    if( (g_mss_mac.flags & FLAG_EXCEED_LIMIT) == 0u )
    4ca2:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4caa:	791b      	ldrb	r3, [r3, #4]
    4cac:	f003 0308 	and.w	r3, r3, #8
    4cb0:	2b00      	cmp	r3, #0
    4cb2:	d10e      	bne.n	4cd2 <MSS_MAC_tx_packet+0x86>
    {
		configASSERT( usLength <= MSS_MAX_PACKET_SIZE );
    4cb4:	88fa      	ldrh	r2, [r7, #6]
    4cb6:	f240 53ea 	movw	r3, #1514	; 0x5ea
    4cba:	429a      	cmp	r2, r3
    4cbc:	d909      	bls.n	4cd2 <MSS_MAC_tx_packet+0x86>
    4cbe:	f04f 0328 	mov.w	r3, #40	; 0x28
    4cc2:	f383 8811 	msr	BASEPRI, r3
    4cc6:	f3bf 8f6f 	isb	sy
    4cca:	f3bf 8f4f 	dsb	sy
    4cce:	623b      	str	r3, [r7, #32]
    4cd0:	e7fe      	b.n	4cd0 <MSS_MAC_tx_packet+0x84>
	}

	taskENTER_CRITICAL();
    4cd2:	f00f fb79 	bl	143c8 <vPortEnterCritical>
	{
		/* Check both Tx descriptors are free, meaning the double send has completed. */
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) || ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == TDES0_OWN ) )
    4cd6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cde:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    4ce0:	2b00      	cmp	r3, #0
    4ce2:	db07      	blt.n	4cf4 <MSS_MAC_tx_packet+0xa8>
    4ce4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4cec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    4cf0:	2b00      	cmp	r3, #0
    4cf2:	da02      	bge.n	4cfa <MSS_MAC_tx_packet+0xae>
		{
			error = MAC_BUFFER_IS_FULL;
    4cf4:	f06f 0303 	mvn.w	r3, #3
    4cf8:	617b      	str	r3, [r7, #20]
		}
	}
	taskEXIT_CRITICAL();
    4cfa:	f00f fb9d 	bl	14438 <vPortExitCritical>

	configASSERT( ( g_mss_mac.tx_desc_index == 0 ) );
    4cfe:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    4d08:	2b00      	cmp	r3, #0
    4d0a:	d009      	beq.n	4d20 <MSS_MAC_tx_packet+0xd4>
    4d0c:	f04f 0328 	mov.w	r3, #40	; 0x28
    4d10:	f383 8811 	msr	BASEPRI, r3
    4d14:	f3bf 8f6f 	isb	sy
    4d18:	f3bf 8f4f 	dsb	sy
    4d1c:	627b      	str	r3, [r7, #36]	; 0x24
    4d1e:	e7fe      	b.n	4d1e <MSS_MAC_tx_packet+0xd2>
	
	if( error == MAC_OK )
    4d20:	697b      	ldr	r3, [r7, #20]
    4d22:	2b00      	cmp	r3, #0
    4d24:	f040 820d 	bne.w	5142 <MSS_MAC_tx_packet+0x4f6>
	{
		/* Ensure nothing is going to get sent until both descriptors are ready.
		This is done to	prevent a Tx end occurring prior to the second descriptor
		being ready. */
		MAC_BITBAND->CSR6_ST = 0u;
    4d28:	f240 0300 	movw	r3, #0
    4d2c:	f2c4 2306 	movt	r3, #16902	; 0x4206
    4d30:	f04f 0200 	mov.w	r2, #0
    4d34:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
    4d38:	f00f fb46 	bl	143c8 <vPortEnterCritical>
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    4d3c:	f04f 0300 	mov.w	r3, #0
    4d40:	613b      	str	r3, [r7, #16]
    4d42:	e1f8      	b.n	5136 <MSS_MAC_tx_packet+0x4ea>
			{
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 = 0u;
    4d44:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d4c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4d4e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d52:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d56:	f102 0207 	add.w	r2, r2, #7
    4d5a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4d5e:	4413      	add	r3, r2
    4d60:	f103 0308 	add.w	r3, r3, #8
    4d64:	f04f 0200 	mov.w	r2, #0
    4d68:	601a      	str	r2, [r3, #0]
	
				if( (g_mss_mac.flags & FLAG_CRC_DISABLE) != 0u ) {
    4d6a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d72:	791b      	ldrb	r3, [r3, #4]
    4d74:	f003 0304 	and.w	r3, r3, #4
    4d78:	2b00      	cmp	r3, #0
    4d7a:	d023      	beq.n	4dc4 <MSS_MAC_tx_packet+0x178>
					g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_AC;
    4d7c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d84:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4d86:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4d90:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4d98:	f102 0207 	add.w	r2, r2, #7
    4d9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4da0:	4413      	add	r3, r2
    4da2:	f103 0308 	add.w	r3, r3, #8
    4da6:	681b      	ldr	r3, [r3, #0]
    4da8:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
    4dac:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4db4:	f101 0107 	add.w	r1, r1, #7
    4db8:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4dbc:	440b      	add	r3, r1
    4dbe:	f103 0308 	add.w	r3, r3, #8
    4dc2:	601a      	str	r2, [r3, #0]
				}
	
				/* Every buffer can hold a full frame so they are always first and last
				   descriptor */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= TDES1_LS | TDES1_FS;
    4dc4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4dc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dcc:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4dce:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4dd2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4dd8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4ddc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4de0:	f102 0207 	add.w	r2, r2, #7
    4de4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4de8:	4413      	add	r3, r2
    4dea:	f103 0308 	add.w	r3, r3, #8
    4dee:	681b      	ldr	r3, [r3, #0]
    4df0:	f043 42c0 	orr.w	r2, r3, #1610612736	; 0x60000000
    4df4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4df8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4dfc:	f101 0107 	add.w	r1, r1, #7
    4e00:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4e04:	440b      	add	r3, r1
    4e06:	f103 0308 	add.w	r3, r3, #8
    4e0a:	601a      	str	r2, [r3, #0]
	
				/* set data size */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_1 |= usLength;
    4e0c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e14:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4e16:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e1e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4e20:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e28:	f102 0207 	add.w	r2, r2, #7
    4e2c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4e30:	4413      	add	r3, r2
    4e32:	f103 0308 	add.w	r3, r3, #8
    4e36:	681a      	ldr	r2, [r3, #0]
    4e38:	88fb      	ldrh	r3, [r7, #6]
    4e3a:	ea42 0203 	orr.w	r2, r2, r3
    4e3e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e46:	f101 0107 	add.w	r1, r1, #7
    4e4a:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4e4e:	440b      	add	r3, r1
    4e50:	f103 0308 	add.w	r3, r3, #8
    4e54:	601a      	str	r2, [r3, #0]
	
				/* reset end of ring */
				g_mss_mac.tx_descriptors[TX_RING_SIZE-1].descriptor_1 |= TDES1_TER;
    4e56:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
    4e62:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
    4e66:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e6e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	
				if( usLength > MSS_TX_BUFF_SIZE ) /* FLAG_EXCEED_LIMIT */
    4e72:	88fa      	ldrh	r2, [r7, #6]
    4e74:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4e78:	429a      	cmp	r2, r3
    4e7a:	d902      	bls.n	4e82 <MSS_MAC_tx_packet+0x236>
				{
					usLength = (uint16_t)MSS_TX_BUFF_SIZE;
    4e7c:	f240 53ec 	movw	r3, #1516	; 0x5ec
    4e80:	80fb      	strh	r3, [r7, #6]
				}
	
				/* The data buffer is assigned to the Tx descriptor. */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].buffer_1 = ( unsigned long ) uip_buf;
    4e82:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e8a:	6f19      	ldr	r1, [r3, #112]	; 0x70
    4e8c:	f240 636c 	movw	r3, #1644	; 0x66c
    4e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4e94:	681b      	ldr	r3, [r3, #0]
    4e96:	461a      	mov	r2, r3
    4e98:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4e9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ea0:	ea4f 1101 	mov.w	r1, r1, lsl #4
    4ea4:	440b      	add	r3, r1
    4ea6:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    4eaa:	601a      	str	r2, [r3, #0]
	
				/* update counters */
				desc = g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0;
    4eac:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4eb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    4eb6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ebe:	f102 0207 	add.w	r2, r2, #7
    4ec2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    4ec6:	4413      	add	r3, r2
    4ec8:	f103 0304 	add.w	r3, r3, #4
    4ecc:	681b      	ldr	r3, [r3, #0]
    4ece:	60fb      	str	r3, [r7, #12]
				if( (desc & TDES0_LO) != 0u ) {
    4ed0:	68fb      	ldr	r3, [r7, #12]
    4ed2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    4ed6:	2b00      	cmp	r3, #0
    4ed8:	d027      	beq.n	4f2a <MSS_MAC_tx_packet+0x2de>
					g_mss_mac.statistics.tx_loss_of_carrier++;
    4eda:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ee2:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    4ee6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4eea:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    4eee:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4ef2:	ea43 0302 	orr.w	r3, r3, r2
    4ef6:	f103 0201 	add.w	r2, r3, #1
    4efa:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f02:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4f06:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4f0a:	f8d3 0118 	ldr.w	r0, [r3, #280]	; 0x118
    4f0e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4f12:	ea40 0101 	orr.w	r1, r0, r1
    4f16:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
    4f1a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4f1e:	f04f 0100 	mov.w	r1, #0
    4f22:	ea41 0202 	orr.w	r2, r1, r2
    4f26:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
				}
				if( (desc & TDES0_NC) != 0u ) {
    4f2a:	68fb      	ldr	r3, [r7, #12]
    4f2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    4f30:	2b00      	cmp	r3, #0
    4f32:	d027      	beq.n	4f84 <MSS_MAC_tx_packet+0x338>
					g_mss_mac.statistics.tx_no_carrier++;
    4f34:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f3c:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    4f40:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4f44:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    4f48:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4f4c:	ea43 0302 	orr.w	r3, r3, r2
    4f50:	f103 0201 	add.w	r2, r3, #1
    4f54:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f5c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4f60:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4f64:	f8d3 011c 	ldr.w	r0, [r3, #284]	; 0x11c
    4f68:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4f6c:	ea40 0101 	orr.w	r1, r0, r1
    4f70:	f8c3 111c 	str.w	r1, [r3, #284]	; 0x11c
    4f74:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4f78:	f04f 0100 	mov.w	r1, #0
    4f7c:	ea41 0202 	orr.w	r2, r1, r2
    4f80:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
				}
				if( (desc & TDES0_LC) != 0u ) {
    4f84:	68fb      	ldr	r3, [r7, #12]
    4f86:	f403 7300 	and.w	r3, r3, #512	; 0x200
    4f8a:	2b00      	cmp	r3, #0
    4f8c:	d027      	beq.n	4fde <MSS_MAC_tx_packet+0x392>
					g_mss_mac.statistics.tx_late_collision++;
    4f8e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4f96:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    4f9a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4f9e:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    4fa2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    4fa6:	ea43 0302 	orr.w	r3, r3, r2
    4faa:	f103 0201 	add.w	r2, r3, #1
    4fae:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4fb6:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    4fba:	ea4f 2101 	mov.w	r1, r1, lsl #8
    4fbe:	f8d3 0120 	ldr.w	r0, [r3, #288]	; 0x120
    4fc2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    4fc6:	ea40 0101 	orr.w	r1, r0, r1
    4fca:	f8c3 1120 	str.w	r1, [r3, #288]	; 0x120
    4fce:	ea4f 6212 	mov.w	r2, r2, lsr #24
    4fd2:	f04f 0100 	mov.w	r1, #0
    4fd6:	ea41 0202 	orr.w	r2, r1, r2
    4fda:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
				}
				if( (desc & TDES0_EC) != 0u ) {
    4fde:	68fb      	ldr	r3, [r7, #12]
    4fe0:	f403 7380 	and.w	r3, r3, #256	; 0x100
    4fe4:	2b00      	cmp	r3, #0
    4fe6:	d027      	beq.n	5038 <MSS_MAC_tx_packet+0x3ec>
					g_mss_mac.statistics.tx_excessive_collision++;
    4fe8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    4fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    4ff0:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    4ff4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    4ff8:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    4ffc:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5000:	ea43 0302 	orr.w	r3, r3, r2
    5004:	f103 0201 	add.w	r2, r3, #1
    5008:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    500c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5010:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5014:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5018:	f8d3 0124 	ldr.w	r0, [r3, #292]	; 0x124
    501c:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5020:	ea40 0101 	orr.w	r1, r0, r1
    5024:	f8c3 1124 	str.w	r1, [r3, #292]	; 0x124
    5028:	ea4f 6212 	mov.w	r2, r2, lsr #24
    502c:	f04f 0100 	mov.w	r1, #0
    5030:	ea41 0202 	orr.w	r2, r1, r2
    5034:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
				}
				if( (desc & TDES0_UF) != 0u ) {
    5038:	68fb      	ldr	r3, [r7, #12]
    503a:	f003 0302 	and.w	r3, r3, #2
    503e:	2b00      	cmp	r3, #0
    5040:	d027      	beq.n	5092 <MSS_MAC_tx_packet+0x446>
					g_mss_mac.statistics.tx_underflow_error++;
    5042:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5046:	f2c2 0300 	movt	r3, #8192	; 0x2000
    504a:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    504e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5052:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5056:	ea4f 6303 	mov.w	r3, r3, lsl #24
    505a:	ea43 0302 	orr.w	r3, r3, r2
    505e:	f103 0201 	add.w	r2, r3, #1
    5062:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5066:	f2c2 0300 	movt	r3, #8192	; 0x2000
    506a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    506e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5072:	f8d3 012c 	ldr.w	r0, [r3, #300]	; 0x12c
    5076:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    507a:	ea40 0101 	orr.w	r1, r0, r1
    507e:	f8c3 112c 	str.w	r1, [r3, #300]	; 0x12c
    5082:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5086:	f04f 0100 	mov.w	r1, #0
    508a:	ea41 0202 	orr.w	r2, r1, r2
    508e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
				}
				g_mss_mac.statistics.tx_collision_count +=
    5092:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    509a:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    509e:	ea4f 2212 	mov.w	r2, r2, lsr #8
    50a2:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    50a6:	ea4f 6303 	mov.w	r3, r3, lsl #24
    50aa:	ea43 0302 	orr.w	r3, r3, r2
    50ae:	461a      	mov	r2, r3
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
    50b0:	68fb      	ldr	r3, [r7, #12]
    50b2:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    50b6:	f003 030f 	and.w	r3, r3, #15
					g_mss_mac.statistics.tx_excessive_collision++;
				}
				if( (desc & TDES0_UF) != 0u ) {
					g_mss_mac.statistics.tx_underflow_error++;
				}
				g_mss_mac.statistics.tx_collision_count +=
    50ba:	441a      	add	r2, r3
    50bc:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    50c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50c4:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    50c8:	ea4f 2101 	mov.w	r1, r1, lsl #8
    50cc:	f8d3 0128 	ldr.w	r0, [r3, #296]	; 0x128
    50d0:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    50d4:	ea40 0101 	orr.w	r1, r0, r1
    50d8:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
    50dc:	ea4f 6212 	mov.w	r2, r2, lsr #24
    50e0:	f04f 0100 	mov.w	r1, #0
    50e4:	ea41 0202 	orr.w	r2, r1, r2
    50e8:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
					(desc >> TDES0_CC_OFFSET) & TDES0_CC_MASK;
	
				/* Give ownership of descriptor to the MAC */
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
    50ec:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    50f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50f4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
    50f6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    50fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    50fe:	f102 0207 	add.w	r2, r2, #7
    5102:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5106:	4413      	add	r3, r2
    5108:	f103 0304 	add.w	r3, r3, #4
    510c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    5110:	601a      	str	r2, [r3, #0]
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
    5112:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    511a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    511c:	f103 0301 	add.w	r3, r3, #1
    5120:	f003 0201 	and.w	r2, r3, #1
    5124:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    512c:	671a      	str	r2, [r3, #112]	; 0x70

		/* Assumed TX_RING_SIZE == 2.  A #error directive checks this is the
		case. */
		taskENTER_CRITICAL();
		{
			for( ulDescriptor = 0; ulDescriptor < TX_RING_SIZE; ulDescriptor++ )
    512e:	693b      	ldr	r3, [r7, #16]
    5130:	f103 0301 	add.w	r3, r3, #1
    5134:	613b      	str	r3, [r7, #16]
    5136:	693b      	ldr	r3, [r7, #16]
    5138:	2b01      	cmp	r3, #1
    513a:	f67f ae03 	bls.w	4d44 <MSS_MAC_tx_packet+0xf8>
				g_mss_mac.tx_descriptors[ g_mss_mac.tx_desc_index ].descriptor_0 = TDES0_OWN;
				
				g_mss_mac.tx_desc_index = (g_mss_mac.tx_desc_index + 1u) % (uint32_t)TX_RING_SIZE;
			}		
		}
		taskEXIT_CRITICAL();
    513e:	f00f f97b 	bl	14438 <vPortExitCritical>
    }
	
    if (error == MAC_OK)
    5142:	697b      	ldr	r3, [r7, #20]
    5144:	2b00      	cmp	r3, #0
    5146:	d119      	bne.n	517c <MSS_MAC_tx_packet+0x530>
    {
        error = (int32_t)usLength;
    5148:	88fb      	ldrh	r3, [r7, #6]
    514a:	617b      	str	r3, [r7, #20]
		
		/* Start sending now both descriptors are set up.  This is done to
		prevent a Tx end occurring prior to the second descriptor being
		ready. */
		MAC_BITBAND->CSR6_ST = 1u;
    514c:	f240 0300 	movw	r3, #0
    5150:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5154:	f04f 0201 	mov.w	r2, #1
    5158:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
		MAC->CSR1 = 1u;
    515c:	f243 0300 	movw	r3, #12288	; 0x3000
    5160:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5164:	f04f 0201 	mov.w	r2, #1
    5168:	609a      	str	r2, [r3, #8]
		
		/* The buffer pointed to by uip_buf is now assigned to a Tx descriptor.
		Find anothere free buffer for uip_buf. */
		uip_buf = MAC_obtain_buffer();
    516a:	f001 fd51 	bl	6c10 <MAC_obtain_buffer>
    516e:	4602      	mov	r2, r0
    5170:	f240 636c 	movw	r3, #1644	; 0x66c
    5174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5178:	601a      	str	r2, [r3, #0]
    517a:	e002      	b.n	5182 <MSS_MAC_tx_packet+0x536>
    }
    else
    {
        error = 0;
    517c:	f04f 0300 	mov.w	r3, #0
    5180:	617b      	str	r3, [r7, #20]
    }
    return ( error );
    5182:	697b      	ldr	r3, [r7, #20]
}
    5184:	4618      	mov	r0, r3
    5186:	f107 0728 	add.w	r7, r7, #40	; 0x28
    518a:	46bd      	mov	sp, r7
    518c:	bd80      	pop	{r7, pc}
    518e:	bf00      	nop

00005190 <MSS_MAC_rx_pckt_size>:
int32_t
MSS_MAC_rx_pckt_size
(
    void
)
{
    5190:	b580      	push	{r7, lr}
    5192:	b082      	sub	sp, #8
    5194:	af00      	add	r7, sp, #0
    int32_t retval;
    MAC_dismiss_bad_frames();
    5196:	f001 f9a5 	bl	64e4 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &	RDES0_OWN) != 0u )
    519a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    519e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51a2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    51a6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    51aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51ae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51b2:	4413      	add	r3, r2
    51b4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    51b8:	681b      	ldr	r3, [r3, #0]
    51ba:	2b00      	cmp	r3, #0
    51bc:	da03      	bge.n	51c6 <MSS_MAC_rx_pckt_size+0x36>
    {
    	/* Current descriptor is empty */
    	retval = 0;
    51be:	f04f 0300 	mov.w	r3, #0
    51c2:	603b      	str	r3, [r7, #0]
    51c4:	e018      	b.n	51f8 <MSS_MAC_rx_pckt_size+0x68>
    }
    else
    {
        uint32_t frame_length;
        frame_length = ( g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >> RDES0_FL_OFFSET ) & RDES0_FL_MASK;
    51c6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    51ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51ce:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    51d2:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    51d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    51da:	ea4f 1202 	mov.w	r2, r2, lsl #4
    51de:	4413      	add	r3, r2
    51e0:	f103 0398 	add.w	r3, r3, #152	; 0x98
    51e4:	681b      	ldr	r3, [r3, #0]
    51e6:	ea4f 4313 	mov.w	r3, r3, lsr #16
    51ea:	ea4f 4383 	mov.w	r3, r3, lsl #18
    51ee:	ea4f 4393 	mov.w	r3, r3, lsr #18
    51f2:	607b      	str	r3, [r7, #4]
        retval = (int32_t)( frame_length );
    51f4:	687b      	ldr	r3, [r7, #4]
    51f6:	603b      	str	r3, [r7, #0]
    }
    return retval;
    51f8:	683b      	ldr	r3, [r7, #0]
}
    51fa:	4618      	mov	r0, r3
    51fc:	f107 0708 	add.w	r7, r7, #8
    5200:	46bd      	mov	sp, r7
    5202:	bd80      	pop	{r7, pc}

00005204 <MSS_MAC_rx_packet>:
int32_t
MSS_MAC_rx_packet
(
	void
)
{
    5204:	b590      	push	{r4, r7, lr}
    5206:	b083      	sub	sp, #12
    5208:	af00      	add	r7, sp, #0
	uint16_t frame_length=0u;
    520a:	f04f 0300 	mov.w	r3, #0
    520e:	80fb      	strh	r3, [r7, #6]

    MAC_dismiss_bad_frames();
    5210:	f001 f968 	bl	64e4 <MAC_dismiss_bad_frames>

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    5214:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5218:	f2c2 0300 	movt	r3, #8192	; 0x2000
    521c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5220:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5224:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5228:	ea4f 1202 	mov.w	r2, r2, lsl #4
    522c:	4413      	add	r3, r2
    522e:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5232:	681b      	ldr	r3, [r3, #0]
    5234:	2b00      	cmp	r3, #0
    5236:	db56      	blt.n	52e6 <MSS_MAC_rx_packet+0xe2>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    5238:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    523c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5240:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5244:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5248:	f2c2 0300 	movt	r3, #8192	; 0x2000
    524c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5250:	4413      	add	r3, r2
    5252:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5256:	681b      	ldr	r3, [r3, #0]
    5258:	ea4f 4313 	mov.w	r3, r3, lsr #16

    MAC_dismiss_bad_frames();

    if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 & RDES0_OWN) == 0u )
    {
        frame_length = ( (
    525c:	b29b      	uxth	r3, r3
    525e:	ea4f 4383 	mov.w	r3, r3, lsl #18
    5262:	ea4f 4393 	mov.w	r3, r3, lsr #18
    5266:	80fb      	strh	r3, [r7, #6]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    5268:	88fb      	ldrh	r3, [r7, #6]
    526a:	f1a3 0304 	sub.w	r3, r3, #4
    526e:	80fb      	strh	r3, [r7, #6]

        if( frame_length > macBUFFER_SIZE ) {
    5270:	88fb      	ldrh	r3, [r7, #6]
    5272:	f5b3 6fba 	cmp.w	r3, #1488	; 0x5d0
    5276:	d902      	bls.n	527e <MSS_MAC_rx_packet+0x7a>
        	return MAC_NOT_ENOUGH_SPACE;
    5278:	f06f 0304 	mvn.w	r3, #4
    527c:	e034      	b.n	52e8 <MSS_MAC_rx_packet+0xe4>
        }

		/* uip_buf is about to point to the buffer that contains the received
		data, mark the buffer that uip_buf is currently pointing to as free
		again. */
		MAC_release_buffer( uip_buf );
    527e:	f240 636c 	movw	r3, #1644	; 0x66c
    5282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5286:	681b      	ldr	r3, [r3, #0]
    5288:	4618      	mov	r0, r3
    528a:	f001 fd7d 	bl	6d88 <MAC_release_buffer>
        uip_buf = ( unsigned char * ) g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1;
    528e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5292:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5296:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    529a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    529e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52a2:	f102 020a 	add.w	r2, r2, #10
    52a6:	ea4f 1202 	mov.w	r2, r2, lsl #4
    52aa:	4413      	add	r3, r2
    52ac:	681b      	ldr	r3, [r3, #0]
    52ae:	461a      	mov	r2, r3
    52b0:	f240 636c 	movw	r3, #1644	; 0x66c
    52b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52b8:	601a      	str	r2, [r3, #0]
		
		/* The buffer the Rx descriptor was pointing to is now in use by the
		uIP stack - allocate a new buffer to the Rx descriptor. */
		g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 = ( unsigned long ) MAC_obtain_buffer();
    52ba:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    52be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52c2:	f8d3 4094 	ldr.w	r4, [r3, #148]	; 0x94
    52c6:	f001 fca3 	bl	6c10 <MAC_obtain_buffer>
    52ca:	4603      	mov	r3, r0
    52cc:	461a      	mov	r2, r3
    52ce:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    52d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    52d6:	f104 010a 	add.w	r1, r4, #10
    52da:	ea4f 1101 	mov.w	r1, r1, lsl #4
    52de:	440b      	add	r3, r1
    52e0:	601a      	str	r2, [r3, #0]

        MSS_MAC_prepare_rx_descriptor();
    52e2:	f000 fcb9 	bl	5c58 <MSS_MAC_prepare_rx_descriptor>
    }
    return ((int32_t)frame_length);
    52e6:	88fb      	ldrh	r3, [r7, #6]
}
    52e8:	4618      	mov	r0, r3
    52ea:	f107 070c 	add.w	r7, r7, #12
    52ee:	46bd      	mov	sp, r7
    52f0:	bd90      	pop	{r4, r7, pc}
    52f2:	bf00      	nop

000052f4 <MSS_MAC_rx_packet_ptrset>:
MSS_MAC_rx_packet_ptrset
(
    uint8_t **pacData,
    uint32_t time_out
)
{
    52f4:	b580      	push	{r7, lr}
    52f6:	b084      	sub	sp, #16
    52f8:	af00      	add	r7, sp, #0
    52fa:	6078      	str	r0, [r7, #4]
    52fc:	6039      	str	r1, [r7, #0]
	uint16_t frame_length = 0u;
    52fe:	f04f 0300 	mov.w	r3, #0
    5302:	813b      	strh	r3, [r7, #8]
    int8_t exit = 0;
    5304:	f04f 0300 	mov.w	r3, #0
    5308:	72fb      	strb	r3, [r7, #11]

    configASSERT(  (time_out == MSS_MAC_BLOCKING) ||
    530a:	683b      	ldr	r3, [r7, #0]
    530c:	f1b3 3fff 	cmp.w	r3, #4294967295
    5310:	d009      	beq.n	5326 <MSS_MAC_rx_packet_ptrset+0x32>
    5312:	683b      	ldr	r3, [r7, #0]
    5314:	2b00      	cmp	r3, #0
    5316:	d006      	beq.n	5326 <MSS_MAC_rx_packet_ptrset+0x32>
    5318:	683b      	ldr	r3, [r7, #0]
    531a:	2b00      	cmp	r3, #0
    531c:	d006      	beq.n	532c <MSS_MAC_rx_packet_ptrset+0x38>
    531e:	683b      	ldr	r3, [r7, #0]
    5320:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
    5324:	d802      	bhi.n	532c <MSS_MAC_rx_packet_ptrset+0x38>
    5326:	f04f 0301 	mov.w	r3, #1
    532a:	e001      	b.n	5330 <MSS_MAC_rx_packet_ptrset+0x3c>
    532c:	f04f 0300 	mov.w	r3, #0
    5330:	2b00      	cmp	r3, #0
    5332:	d109      	bne.n	5348 <MSS_MAC_rx_packet_ptrset+0x54>
    5334:	f04f 0328 	mov.w	r3, #40	; 0x28
    5338:	f383 8811 	msr	BASEPRI, r3
    533c:	f3bf 8f6f 	isb	sy
    5340:	f3bf 8f4f 	dsb	sy
    5344:	60fb      	str	r3, [r7, #12]
    5346:	e7fe      	b.n	5346 <MSS_MAC_rx_packet_ptrset+0x52>
    			(time_out == MSS_MAC_NONBLOCKING) ||
    			((time_out >= 1) && (time_out <= 0x01000000UL)) );

    MAC_dismiss_bad_frames();
    5348:	f001 f8cc 	bl	64e4 <MAC_dismiss_bad_frames>

    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
    534c:	683b      	ldr	r3, [r7, #0]
    534e:	f1b3 3fff 	cmp.w	r3, #4294967295
    5352:	d018      	beq.n	5386 <MSS_MAC_rx_packet_ptrset+0x92>
		if( time_out == MSS_MAC_NONBLOCKING ) {
    5354:	683b      	ldr	r3, [r7, #0]
    5356:	2b00      	cmp	r3, #0
    5358:	d104      	bne.n	5364 <MSS_MAC_rx_packet_ptrset+0x70>
    		MAC_set_time_out( 0u );
    535a:	f04f 0000 	mov.w	r0, #0
    535e:	f001 f913 	bl	6588 <MAC_set_time_out>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5362:	e011      	b.n	5388 <MSS_MAC_rx_packet_ptrset+0x94>
    /* wait for a packet */
	if( time_out != MSS_MAC_BLOCKING ) {
		if( time_out == MSS_MAC_NONBLOCKING ) {
    		MAC_set_time_out( 0u );
		} else {
    		MAC_set_time_out( time_out );
    5364:	6838      	ldr	r0, [r7, #0]
    5366:	f001 f90f 	bl	6588 <MAC_set_time_out>
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    536a:	e00d      	b.n	5388 <MSS_MAC_rx_packet_ptrset+0x94>
    	RDES0_OWN) != 0u) && (exit == 0) )
    {
    	if( time_out != MSS_MAC_BLOCKING )
    536c:	683b      	ldr	r3, [r7, #0]
    536e:	f1b3 3fff 	cmp.w	r3, #4294967295
    5372:	d009      	beq.n	5388 <MSS_MAC_rx_packet_ptrset+0x94>
    	{
    		if( MAC_get_time_out() == 0u ) {
    5374:	f001 f930 	bl	65d8 <MAC_get_time_out>
    5378:	4603      	mov	r3, r0
    537a:	2b00      	cmp	r3, #0
    537c:	d104      	bne.n	5388 <MSS_MAC_rx_packet_ptrset+0x94>
    			exit = 1;
    537e:	f04f 0301 	mov.w	r3, #1
    5382:	72fb      	strb	r3, [r7, #11]
    5384:	e000      	b.n	5388 <MSS_MAC_rx_packet_ptrset+0x94>
		} else {
    		MAC_set_time_out( time_out );
		}
	}

    while( ((g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    5386:	bf00      	nop
    5388:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    538c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5390:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5394:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5398:	f2c2 0300 	movt	r3, #8192	; 0x2000
    539c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53a0:	4413      	add	r3, r2
    53a2:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53a6:	681b      	ldr	r3, [r3, #0]
    53a8:	2b00      	cmp	r3, #0
    53aa:	da03      	bge.n	53b4 <MSS_MAC_rx_packet_ptrset+0xc0>
    53ac:	f997 300b 	ldrsb.w	r3, [r7, #11]
    53b0:	2b00      	cmp	r3, #0
    53b2:	d0db      	beq.n	536c <MSS_MAC_rx_packet_ptrset+0x78>
    			exit = 1;
    		}
    	}
    }

    if(exit == 0)
    53b4:	f997 300b 	ldrsb.w	r3, [r7, #11]
    53b8:	2b00      	cmp	r3, #0
    53ba:	d12e      	bne.n	541a <MSS_MAC_rx_packet_ptrset+0x126>
    {
        frame_length = ( (
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    53bc:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    53c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53c4:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    53c8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    53cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53d0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    53d4:	4413      	add	r3, r2
    53d6:	f103 0398 	add.w	r3, r3, #152	; 0x98
    53da:	681b      	ldr	r3, [r3, #0]
    53dc:	ea4f 4313 	mov.w	r3, r3, lsr #16
    	}
    }

    if(exit == 0)
    {
        frame_length = ( (
    53e0:	b29b      	uxth	r3, r3
    53e2:	ea4f 4383 	mov.w	r3, r3, lsl #18
    53e6:	ea4f 4393 	mov.w	r3, r3, lsr #18
    53ea:	813b      	strh	r3, [r7, #8]
    	    g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 >>
    	    RDES0_FL_OFFSET ) & RDES0_FL_MASK );

        /* strip crc */
        frame_length -= 4u;
    53ec:	893b      	ldrh	r3, [r7, #8]
    53ee:	f1a3 0304 	sub.w	r3, r3, #4
    53f2:	813b      	strh	r3, [r7, #8]
       /* Here we are setting the buffer 'pacData' address to the address
          RX descriptor address. After this is called, the following function
          must be called 'MAC_prepare_rx_descriptor'
          to prepare the current rx descriptor for receiving the next packet.
       */
    	*pacData = (uint8_t *)g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].buffer_1 ;
    53f4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    53f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    53fc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5400:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5408:	f102 020a 	add.w	r2, r2, #10
    540c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5410:	4413      	add	r3, r2
    5412:	681b      	ldr	r3, [r3, #0]
    5414:	461a      	mov	r2, r3
    5416:	687b      	ldr	r3, [r7, #4]
    5418:	601a      	str	r2, [r3, #0]

    }
    return ((int32_t)frame_length);
    541a:	893b      	ldrh	r3, [r7, #8]
}
    541c:	4618      	mov	r0, r3
    541e:	f107 0710 	add.w	r7, r7, #16
    5422:	46bd      	mov	sp, r7
    5424:	bd80      	pop	{r7, pc}
    5426:	bf00      	nop

00005428 <MSS_MAC_link_status>:
int32_t
MSS_MAC_link_status
(
    void
)
{
    5428:	b580      	push	{r7, lr}
    542a:	b082      	sub	sp, #8
    542c:	af00      	add	r7, sp, #0
	uint32_t link;

    link = PHY_link_status();
    542e:	f001 fe6b 	bl	7108 <PHY_link_status>
    5432:	4603      	mov	r3, r0
    5434:	607b      	str	r3, [r7, #4]
    if( link == MSS_MAC_LINK_STATUS_LINK ) {
    5436:	687b      	ldr	r3, [r7, #4]
    5438:	2b01      	cmp	r3, #1
    543a:	d106      	bne.n	544a <MSS_MAC_link_status+0x22>
    	link |= PHY_link_type();
    543c:	f001 fe7c 	bl	7138 <PHY_link_type>
    5440:	4603      	mov	r3, r0
    5442:	687a      	ldr	r2, [r7, #4]
    5444:	ea42 0303 	orr.w	r3, r2, r3
    5448:	607b      	str	r3, [r7, #4]
    }

    return ((int32_t)link);
    544a:	687b      	ldr	r3, [r7, #4]
}
    544c:	4618      	mov	r0, r3
    544e:	f107 0708 	add.w	r7, r7, #8
    5452:	46bd      	mov	sp, r7
    5454:	bd80      	pop	{r7, pc}
    5456:	bf00      	nop

00005458 <MSS_MAC_auto_setup_link>:
int32_t
MSS_MAC_auto_setup_link
(
    void
)
{
    5458:	b580      	push	{r7, lr}
    545a:	b084      	sub	sp, #16
    545c:	af00      	add	r7, sp, #0
	int32_t link;

    PHY_auto_negotiate();
    545e:	f001 fe2b 	bl	70b8 <PHY_auto_negotiate>

    link = MSS_MAC_link_status();
    5462:	f7ff ffe1 	bl	5428 <MSS_MAC_link_status>
    5466:	4603      	mov	r3, r0
    5468:	603b      	str	r3, [r7, #0]

    if( (link & MSS_MAC_LINK_STATUS_LINK) != 0u ) {
    546a:	683b      	ldr	r3, [r7, #0]
    546c:	f003 0301 	and.w	r3, r3, #1
    5470:	b2db      	uxtb	r3, r3
    5472:	2b00      	cmp	r3, #0
    5474:	d051      	beq.n	551a <MSS_MAC_auto_setup_link+0xc2>
    	int32_t ret;
	    ret = MAC_stop_transmission();
    5476:	f000 ffb9 	bl	63ec <MAC_stop_transmission>
    547a:	4603      	mov	r3, r0
    547c:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    547e:	687b      	ldr	r3, [r7, #4]
    5480:	2b00      	cmp	r3, #0
    5482:	d013      	beq.n	54ac <MSS_MAC_auto_setup_link+0x54>
    5484:	687b      	ldr	r3, [r7, #4]
    5486:	b2da      	uxtb	r2, r3
    5488:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    548c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5490:	715a      	strb	r2, [r3, #5]
    5492:	687b      	ldr	r3, [r7, #4]
    5494:	2b00      	cmp	r3, #0
    5496:	d009      	beq.n	54ac <MSS_MAC_auto_setup_link+0x54>
    5498:	f04f 0328 	mov.w	r3, #40	; 0x28
    549c:	f383 8811 	msr	BASEPRI, r3
    54a0:	f3bf 8f6f 	isb	sy
    54a4:	f3bf 8f4f 	dsb	sy
    54a8:	60bb      	str	r3, [r7, #8]
    54aa:	e7fe      	b.n	54aa <MSS_MAC_auto_setup_link+0x52>

	    ret = MAC_stop_receiving();
    54ac:	f000 ffdc 	bl	6468 <MAC_stop_receiving>
    54b0:	4603      	mov	r3, r0
    54b2:	607b      	str	r3, [r7, #4]
	    MAC_CHECK( ret == MAC_OK, ret );
    54b4:	687b      	ldr	r3, [r7, #4]
    54b6:	2b00      	cmp	r3, #0
    54b8:	d013      	beq.n	54e2 <MSS_MAC_auto_setup_link+0x8a>
    54ba:	687b      	ldr	r3, [r7, #4]
    54bc:	b2da      	uxtb	r2, r3
    54be:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    54c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    54c6:	715a      	strb	r2, [r3, #5]
    54c8:	687b      	ldr	r3, [r7, #4]
    54ca:	2b00      	cmp	r3, #0
    54cc:	d009      	beq.n	54e2 <MSS_MAC_auto_setup_link+0x8a>
    54ce:	f04f 0328 	mov.w	r3, #40	; 0x28
    54d2:	f383 8811 	msr	BASEPRI, r3
    54d6:	f3bf 8f6f 	isb	sy
    54da:	f3bf 8f4f 	dsb	sy
    54de:	60fb      	str	r3, [r7, #12]
    54e0:	e7fe      	b.n	54e0 <MSS_MAC_auto_setup_link+0x88>
        MAC_BITBAND->CSR6_TTM = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_100MB) != 0u) ? 1u : 0u );
    54e2:	f240 0300 	movw	r3, #0
    54e6:	f2c4 2306 	movt	r3, #16902	; 0x4206
    54ea:	683a      	ldr	r2, [r7, #0]
    54ec:	f002 0202 	and.w	r2, r2, #2
    54f0:	2a00      	cmp	r2, #0
    54f2:	d002      	beq.n	54fa <MSS_MAC_auto_setup_link+0xa2>
    54f4:	f04f 0201 	mov.w	r2, #1
    54f8:	e001      	b.n	54fe <MSS_MAC_auto_setup_link+0xa6>
    54fa:	f04f 0200 	mov.w	r2, #0
    54fe:	f8c3 2658 	str.w	r2, [r3, #1624]	; 0x658
        MAC_BITBAND->CSR6_FD = (uint32_t)((((uint32_t)link & MSS_MAC_LINK_STATUS_FDX) != 0u) ? 1u : 1u );
    5502:	f240 0300 	movw	r3, #0
    5506:	f2c4 2306 	movt	r3, #16902	; 0x4206
    550a:	f04f 0201 	mov.w	r2, #1
    550e:	f8c3 2624 	str.w	r2, [r3, #1572]	; 0x624
	    MAC_start_transmission();
    5512:	f000 ff9b 	bl	644c <MAC_start_transmission>
	    MAC_start_receiving();
    5516:	f000 ffd7 	bl	64c8 <MAC_start_receiving>
    }

    return link;
    551a:	683b      	ldr	r3, [r7, #0]
}
    551c:	4618      	mov	r0, r3
    551e:	f107 0710 	add.w	r7, r7, #16
    5522:	46bd      	mov	sp, r7
    5524:	bd80      	pop	{r7, pc}
    5526:	bf00      	nop

00005528 <MSS_MAC_set_mac_address>:
void
MSS_MAC_set_mac_address
(
    const uint8_t *new_address
)
{
    5528:	b580      	push	{r7, lr}
    552a:	b084      	sub	sp, #16
    552c:	af00      	add	r7, sp, #0
    552e:	6078      	str	r0, [r7, #4]
    /* Check if the new address is unicast */
    configASSERT( (new_address[0]&1) == 0 );
    5530:	687b      	ldr	r3, [r7, #4]
    5532:	781b      	ldrb	r3, [r3, #0]
    5534:	f003 0301 	and.w	r3, r3, #1
    5538:	2b00      	cmp	r3, #0
    553a:	d009      	beq.n	5550 <MSS_MAC_set_mac_address+0x28>
    553c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5540:	f383 8811 	msr	BASEPRI, r3
    5544:	f3bf 8f6f 	isb	sy
    5548:	f3bf 8f4f 	dsb	sy
    554c:	60fb      	str	r3, [r7, #12]
    554e:	e7fe      	b.n	554e <MSS_MAC_set_mac_address+0x26>

   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );
    5550:	481c      	ldr	r0, [pc, #112]	; (55c4 <MSS_MAC_set_mac_address+0x9c>)
    5552:	6879      	ldr	r1, [r7, #4]
    5554:	f04f 0206 	mov.w	r2, #6
    5558:	f001 faf8 	bl	6b4c <MAC_memcpy>

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    555c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5564:	791b      	ldrb	r3, [r3, #4]
    5566:	f003 0302 	and.w	r3, r3, #2
    556a:	2b00      	cmp	r3, #0
    556c:	d023      	beq.n	55b6 <MSS_MAC_set_mac_address+0x8e>
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    556e:	f04f 0354 	mov.w	r3, #84	; 0x54
    5572:	60bb      	str	r3, [r7, #8]
    5574:	e01c      	b.n	55b0 <MSS_MAC_set_mac_address+0x88>
			if( (g_mss_mac.mac_filter_data[a] & 1u) != 0u ) {
    5576:	68ba      	ldr	r2, [r7, #8]
    5578:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    557c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5580:	4413      	add	r3, r2
    5582:	7b1b      	ldrb	r3, [r3, #12]
    5584:	f003 0301 	and.w	r3, r3, #1
    5588:	b2db      	uxtb	r3, r3
    558a:	2b00      	cmp	r3, #0
    558c:	d003      	beq.n	5596 <MSS_MAC_set_mac_address+0x6e>
				/* Filters with multicast addresses are used */
				a = -1;
    558e:	f04f 33ff 	mov.w	r3, #4294967295
    5592:	60bb      	str	r3, [r7, #8]
    5594:	e008      	b.n	55a8 <MSS_MAC_set_mac_address+0x80>
			} else {
				MAC_memcpy( &(g_mss_mac.mac_filter_data[a]),
    5596:	68ba      	ldr	r2, [r7, #8]
    5598:	4b0b      	ldr	r3, [pc, #44]	; (55c8 <MSS_MAC_set_mac_address+0xa0>)
    559a:	4413      	add	r3, r2
    559c:	4618      	mov	r0, r3
    559e:	4909      	ldr	r1, [pc, #36]	; (55c4 <MSS_MAC_set_mac_address+0x9c>)
    55a0:	f04f 0206 	mov.w	r2, #6
    55a4:	f001 fad2 	bl	6b4c <MAC_memcpy>
   	MAC_memcpy( g_mss_mac.mac_address, new_address, 6u );

   	if((g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
		int32_t a;
	   	/* set unused filters to the new mac address */
		for( a=14*6; a>=0; a-=6 ) {
    55a8:	68bb      	ldr	r3, [r7, #8]
    55aa:	f1a3 0306 	sub.w	r3, r3, #6
    55ae:	60bb      	str	r3, [r7, #8]
    55b0:	68bb      	ldr	r3, [r7, #8]
    55b2:	2b00      	cmp	r3, #0
    55b4:	dadf      	bge.n	5576 <MSS_MAC_set_mac_address+0x4e>
					g_mss_mac.mac_address, 6u );
			}
		}
   	}

   	MAC_send_setup_frame();
    55b6:	f000 fd63 	bl	6080 <MAC_send_setup_frame>
}
    55ba:	f107 0710 	add.w	r7, r7, #16
    55be:	46bd      	mov	sp, r7
    55c0:	bd80      	pop	{r7, pc}
    55c2:	bf00      	nop
    55c4:	2000aae2 	.word	0x2000aae2
    55c8:	2000aae8 	.word	0x2000aae8

000055cc <MSS_MAC_get_mac_address>:
void
MSS_MAC_get_mac_address
(
    uint8_t *address
)
{
    55cc:	b580      	push	{r7, lr}
    55ce:	b082      	sub	sp, #8
    55d0:	af00      	add	r7, sp, #0
    55d2:	6078      	str	r0, [r7, #4]
   	MAC_memcpy( address, g_mss_mac.mac_address, 6u );
    55d4:	6878      	ldr	r0, [r7, #4]
    55d6:	4904      	ldr	r1, [pc, #16]	; (55e8 <MSS_MAC_get_mac_address+0x1c>)
    55d8:	f04f 0206 	mov.w	r2, #6
    55dc:	f001 fab6 	bl	6b4c <MAC_memcpy>
}
    55e0:	f107 0708 	add.w	r7, r7, #8
    55e4:	46bd      	mov	sp, r7
    55e6:	bd80      	pop	{r7, pc}
    55e8:	2000aae2 	.word	0x2000aae2

000055ec <MSS_MAC_set_mac_filters>:
MSS_MAC_set_mac_filters
(
	uint16_t filter_count,
	const uint8_t *filters
)
{
    55ec:	b580      	push	{r7, lr}
    55ee:	b08a      	sub	sp, #40	; 0x28
    55f0:	af00      	add	r7, sp, #0
    55f2:	4603      	mov	r3, r0
    55f4:	6039      	str	r1, [r7, #0]
    55f6:	80fb      	strh	r3, [r7, #6]
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    55f8:	88fb      	ldrh	r3, [r7, #6]
    55fa:	2b00      	cmp	r3, #0
    55fc:	d007      	beq.n	560e <MSS_MAC_set_mac_filters+0x22>
    55fe:	f240 6364 	movw	r3, #1636	; 0x664
    5602:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5606:	681b      	ldr	r3, [r3, #0]
    5608:	683a      	ldr	r2, [r7, #0]
    560a:	429a      	cmp	r2, r3
    560c:	d002      	beq.n	5614 <MSS_MAC_set_mac_filters+0x28>
    560e:	f04f 0301 	mov.w	r3, #1
    5612:	e001      	b.n	5618 <MSS_MAC_set_mac_filters+0x2c>
    5614:	f04f 0300 	mov.w	r3, #0
    5618:	2b00      	cmp	r3, #0
    561a:	d109      	bne.n	5630 <MSS_MAC_set_mac_filters+0x44>
    561c:	f04f 0328 	mov.w	r3, #40	; 0x28
    5620:	f383 8811 	msr	BASEPRI, r3
    5624:	f3bf 8f6f 	isb	sy
    5628:	f3bf 8f4f 	dsb	sy
    562c:	623b      	str	r3, [r7, #32]
    562e:	e7fe      	b.n	562e <MSS_MAC_set_mac_filters+0x42>
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    5630:	f04f 0300 	mov.w	r3, #0
    5634:	60fb      	str	r3, [r7, #12]
    5636:	e01c      	b.n	5672 <MSS_MAC_set_mac_filters+0x86>
    		configASSERT( (filters[a*6]&1) == 1 );
    5638:	68fa      	ldr	r2, [r7, #12]
    563a:	4613      	mov	r3, r2
    563c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5640:	4413      	add	r3, r2
    5642:	ea4f 0343 	mov.w	r3, r3, lsl #1
    5646:	461a      	mov	r2, r3
    5648:	683b      	ldr	r3, [r7, #0]
    564a:	4413      	add	r3, r2
    564c:	781b      	ldrb	r3, [r3, #0]
    564e:	f003 0301 	and.w	r3, r3, #1
    5652:	2b00      	cmp	r3, #0
    5654:	d109      	bne.n	566a <MSS_MAC_set_mac_filters+0x7e>
    5656:	f04f 0328 	mov.w	r3, #40	; 0x28
    565a:	f383 8811 	msr	BASEPRI, r3
    565e:	f3bf 8f6f 	isb	sy
    5662:	f3bf 8f4f 	dsb	sy
    5666:	627b      	str	r3, [r7, #36]	; 0x24
    5668:	e7fe      	b.n	5668 <MSS_MAC_set_mac_filters+0x7c>
{
    configASSERT( (filter_count==0) || (filters != NULL_buffer) );
    /* Check if the mac addresses is multicast */
    {
    	int32_t a;
    	for( a = 0u; a < filter_count; a++ ) {
    566a:	68fb      	ldr	r3, [r7, #12]
    566c:	f103 0301 	add.w	r3, r3, #1
    5670:	60fb      	str	r3, [r7, #12]
    5672:	88fa      	ldrh	r2, [r7, #6]
    5674:	68fb      	ldr	r3, [r7, #12]
    5676:	429a      	cmp	r2, r3
    5678:	dcde      	bgt.n	5638 <MSS_MAC_set_mac_filters+0x4c>
    		configASSERT( (filters[a*6]&1) == 1 );
    	}
    }

    if( filter_count <= 15 ){
    567a:	88fb      	ldrh	r3, [r7, #6]
    567c:	2b0f      	cmp	r3, #15
    567e:	d833      	bhi.n	56e8 <MSS_MAC_set_mac_filters+0xfc>
    	int32_t a;
    	g_mss_mac.flags |= FLAG_PERFECT_FILTERING;
    5680:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5688:	791b      	ldrb	r3, [r3, #4]
    568a:	f043 0302 	orr.w	r3, r3, #2
    568e:	b2da      	uxtb	r2, r3
    5690:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5698:	711a      	strb	r2, [r3, #4]

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));
    569a:	88fa      	ldrh	r2, [r7, #6]
    569c:	4613      	mov	r3, r2
    569e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56a2:	4413      	add	r3, r2
    56a4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56a8:	483c      	ldr	r0, [pc, #240]	; (579c <MSS_MAC_set_mac_filters+0x1b0>)
    56aa:	6839      	ldr	r1, [r7, #0]
    56ac:	461a      	mov	r2, r3
    56ae:	f001 fa4d 	bl	6b4c <MAC_memcpy>

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    56b2:	88fb      	ldrh	r3, [r7, #6]
    56b4:	613b      	str	r3, [r7, #16]
    56b6:	e013      	b.n	56e0 <MSS_MAC_set_mac_filters+0xf4>
   			MAC_memcpy( &(g_mss_mac.mac_filter_data[a*6]),
    56b8:	693a      	ldr	r2, [r7, #16]
    56ba:	4613      	mov	r3, r2
    56bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56c0:	4413      	add	r3, r2
    56c2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    56c6:	461a      	mov	r2, r3
    56c8:	4b34      	ldr	r3, [pc, #208]	; (579c <MSS_MAC_set_mac_filters+0x1b0>)
    56ca:	4413      	add	r3, r2
    56cc:	4618      	mov	r0, r3
    56ce:	4934      	ldr	r1, [pc, #208]	; (57a0 <MSS_MAC_set_mac_filters+0x1b4>)
    56d0:	f04f 0206 	mov.w	r2, #6
    56d4:	f001 fa3a 	bl	6b4c <MAC_memcpy>

    	/* copy new filters */
    	MAC_memcpy( g_mss_mac.mac_filter_data, filters, (uint32_t)(filter_count*6));

    	/* set unused filters to our mac address */
    	for( a=filter_count; a<15; a++ ) {
    56d8:	693b      	ldr	r3, [r7, #16]
    56da:	f103 0301 	add.w	r3, r3, #1
    56de:	613b      	str	r3, [r7, #16]
    56e0:	693b      	ldr	r3, [r7, #16]
    56e2:	2b0e      	cmp	r3, #14
    56e4:	dde8      	ble.n	56b8 <MSS_MAC_set_mac_filters+0xcc>
    56e6:	e052      	b.n	578e <MSS_MAC_set_mac_filters+0x1a2>
    	}
    } else {
    	int32_t a,b;
    	uint32_t hash;

    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;
    56e8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    56ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    56f0:	791b      	ldrb	r3, [r3, #4]
    56f2:	461a      	mov	r2, r3
    56f4:	f002 02fd 	and.w	r2, r2, #253	; 0xfd
    56f8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    56fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5700:	711a      	strb	r2, [r3, #4]

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );
    5702:	4826      	ldr	r0, [pc, #152]	; (579c <MSS_MAC_set_mac_filters+0x1b0>)
    5704:	f04f 0100 	mov.w	r1, #0
    5708:	f04f 0240 	mov.w	r2, #64	; 0x40
    570c:	f000 ffde 	bl	66cc <MAC_memset>

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5710:	f04f 0300 	mov.w	r3, #0
    5714:	617b      	str	r3, [r7, #20]
    5716:	f04f 0300 	mov.w	r3, #0
    571a:	61bb      	str	r3, [r7, #24]
    571c:	e033      	b.n	5786 <MSS_MAC_set_mac_filters+0x19a>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    571e:	69ba      	ldr	r2, [r7, #24]
    5720:	683b      	ldr	r3, [r7, #0]
    5722:	4413      	add	r3, r2
    5724:	4618      	mov	r0, r3
    5726:	f04f 0106 	mov.w	r1, #6
    572a:	f7fe ff0b 	bl	4544 <mss_ethernet_crc>
    572e:	4603      	mov	r3, r0
    5730:	ea4f 53c3 	mov.w	r3, r3, lsl #23
    5734:	ea4f 53d3 	mov.w	r3, r3, lsr #23
    5738:	61fb      	str	r3, [r7, #28]
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    573a:	69fb      	ldr	r3, [r7, #28]
    573c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    5740:	4619      	mov	r1, r3
    5742:	461a      	mov	r2, r3
    5744:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5748:	f2c2 0300 	movt	r3, #8192	; 0x2000
    574c:	4413      	add	r3, r2
    574e:	7b1b      	ldrb	r3, [r3, #12]
    5750:	461a      	mov	r2, r3
    5752:	69fb      	ldr	r3, [r7, #28]
    5754:	f003 0307 	and.w	r3, r3, #7
    5758:	f04f 0001 	mov.w	r0, #1
    575c:	fa00 f303 	lsl.w	r3, r0, r3
    5760:	b2db      	uxtb	r3, r3
    5762:	ea42 0303 	orr.w	r3, r2, r3
    5766:	b2db      	uxtb	r3, r3
    5768:	b2da      	uxtb	r2, r3
    576a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    576e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5772:	440b      	add	r3, r1
    5774:	731a      	strb	r2, [r3, #12]
    	g_mss_mac.flags &= ~FLAG_PERFECT_FILTERING;

    	/* reset hash table */
    	MAC_memset( g_mss_mac.mac_filter_data, 0u, 64u );

    	for( a=0, b=0; a<filter_count; a++, b+=6 ) {
    5776:	697b      	ldr	r3, [r7, #20]
    5778:	f103 0301 	add.w	r3, r3, #1
    577c:	617b      	str	r3, [r7, #20]
    577e:	69bb      	ldr	r3, [r7, #24]
    5780:	f103 0306 	add.w	r3, r3, #6
    5784:	61bb      	str	r3, [r7, #24]
    5786:	88fa      	ldrh	r2, [r7, #6]
    5788:	697b      	ldr	r3, [r7, #20]
    578a:	429a      	cmp	r2, r3
    578c:	dcc7      	bgt.n	571e <MSS_MAC_set_mac_filters+0x132>
    		hash = mss_ethernet_crc( &(filters[b]), 6 ) & 0x1FF;
    		g_mss_mac.mac_filter_data[ hash / 8 ] |= 1 << (hash & 0x7);
    	}
    }

    MAC_send_setup_frame();
    578e:	f000 fc77 	bl	6080 <MAC_send_setup_frame>
}
    5792:	f107 0728 	add.w	r7, r7, #40	; 0x28
    5796:	46bd      	mov	sp, r7
    5798:	bd80      	pop	{r7, pc}
    579a:	bf00      	nop
    579c:	2000aae8 	.word	0x2000aae8
    57a0:	2000aae2 	.word	0x2000aae2

000057a4 <EthernetMAC_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void EthernetMAC_IRQHandler( void )
#else
void EthernetMAC_IRQHandler( void )
#endif
{
    57a4:	4668      	mov	r0, sp
    57a6:	f020 0107 	bic.w	r1, r0, #7
    57aa:	468d      	mov	sp, r1
    57ac:	b581      	push	{r0, r7, lr}
    57ae:	b083      	sub	sp, #12
    57b0:	af00      	add	r7, sp, #0
    uint32_t events;
    uint32_t intr_status;

    events = 0u;
    57b2:	f04f 0300 	mov.w	r3, #0
    57b6:	603b      	str	r3, [r7, #0]
    intr_status = MAC->CSR5;
    57b8:	f243 0300 	movw	r3, #12288	; 0x3000
    57bc:	f2c4 0300 	movt	r3, #16384	; 0x4000
    57c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    57c2:	607b      	str	r3, [r7, #4]

    if( (intr_status & CSR5_NIS_MASK) != 0u ) {
    57c4:	687b      	ldr	r3, [r7, #4]
    57c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    57ca:	2b00      	cmp	r3, #0
    57cc:	d062      	beq.n	5894 <EthernetMAC_IRQHandler+0xf0>
    	if( (intr_status & CSR5_TI_MASK) != 0u ) { /* Transmit */
    57ce:	687b      	ldr	r3, [r7, #4]
    57d0:	f003 0301 	and.w	r3, r3, #1
    57d4:	b2db      	uxtb	r3, r3
    57d6:	2b00      	cmp	r3, #0
    57d8:	d02b      	beq.n	5832 <EthernetMAC_IRQHandler+0x8e>
    		g_mss_mac.statistics.tx_interrupts++;
    57da:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    57de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    57e2:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    57e6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    57ea:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    57ee:	ea4f 6303 	mov.w	r3, r3, lsl #24
    57f2:	ea43 0302 	orr.w	r3, r3, r2
    57f6:	f103 0201 	add.w	r2, r3, #1
    57fa:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    57fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5802:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5806:	ea4f 2101 	mov.w	r1, r1, lsl #8
    580a:	f8d3 0114 	ldr.w	r0, [r3, #276]	; 0x114
    580e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5812:	ea40 0101 	orr.w	r1, r0, r1
    5816:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
    581a:	ea4f 6212 	mov.w	r2, r2, lsr #24
    581e:	f04f 0100 	mov.w	r1, #0
    5822:	ea41 0202 	orr.w	r2, r1, r2
    5826:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    		events |= MSS_MAC_EVENT_PACKET_SEND;
    582a:	683b      	ldr	r3, [r7, #0]
    582c:	f043 0301 	orr.w	r3, r3, #1
    5830:	603b      	str	r3, [r7, #0]
    	}

    	if( (intr_status & CSR5_RI_MASK) != 0u ) { /* Receive */
    5832:	687b      	ldr	r3, [r7, #4]
    5834:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5838:	2b00      	cmp	r3, #0
    583a:	d02b      	beq.n	5894 <EthernetMAC_IRQHandler+0xf0>
    		g_mss_mac.statistics.rx_interrupts++;
    583c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5840:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5844:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5848:	ea4f 2212 	mov.w	r2, r2, lsr #8
    584c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5850:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5854:	ea43 0302 	orr.w	r3, r3, r2
    5858:	f103 0201 	add.w	r2, r3, #1
    585c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5860:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5864:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5868:	ea4f 2101 	mov.w	r1, r1, lsl #8
    586c:	f8d3 00e8 	ldr.w	r0, [r3, #232]	; 0xe8
    5870:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5874:	ea40 0101 	orr.w	r1, r0, r1
    5878:	f8c3 10e8 	str.w	r1, [r3, #232]	; 0xe8
    587c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5880:	f04f 0100 	mov.w	r1, #0
    5884:	ea41 0202 	orr.w	r2, r1, r2
    5888:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    		events |= MSS_MAC_EVENT_PACKET_RECEIVED;
    588c:	683b      	ldr	r3, [r7, #0]
    588e:	f043 0302 	orr.w	r3, r3, #2
    5892:	603b      	str	r3, [r7, #0]
    	}
    }

    /* Clear interrupts */
    MAC->CSR5 = CSR5_INT_BITS;
    5894:	f243 0300 	movw	r3, #12288	; 0x3000
    5898:	f2c4 0300 	movt	r3, #16384	; 0x4000
    589c:	f64c 52e7 	movw	r2, #52711	; 0xcde7
    58a0:	f2c0 0201 	movt	r2, #1
    58a4:	629a      	str	r2, [r3, #40]	; 0x28

    if( (events != 0u) && (g_mss_mac.listener != NULL_callback) ) {
    58a6:	683b      	ldr	r3, [r7, #0]
    58a8:	2b00      	cmp	r3, #0
    58aa:	d012      	beq.n	58d2 <EthernetMAC_IRQHandler+0x12e>
    58ac:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    58b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58b4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
    58b6:	f240 6368 	movw	r3, #1640	; 0x668
    58ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58be:	681b      	ldr	r3, [r3, #0]
    58c0:	429a      	cmp	r2, r3
    58c2:	d006      	beq.n	58d2 <EthernetMAC_IRQHandler+0x12e>
        g_mss_mac.listener( events );
    58c4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    58c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    58cc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
    58ce:	6838      	ldr	r0, [r7, #0]
    58d0:	4798      	blx	r3
    }
}
    58d2:	f107 070c 	add.w	r7, r7, #12
    58d6:	46bd      	mov	sp, r7
    58d8:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
    58dc:	4685      	mov	sp, r0
    58de:	4770      	bx	lr

000058e0 <MSS_MAC_set_callback>:
void
MSS_MAC_set_callback
(
    MSS_MAC_callback_t listener
)
{
    58e0:	b480      	push	{r7}
    58e2:	b083      	sub	sp, #12
    58e4:	af00      	add	r7, sp, #0
    58e6:	6078      	str	r0, [r7, #4]
	/* disable tx and rx interrupts */
    MAC_BITBAND->CSR7_RIE = 0u;
    58e8:	f240 0300 	movw	r3, #0
    58ec:	f2c4 2306 	movt	r3, #16902	; 0x4206
    58f0:	f04f 0200 	mov.w	r2, #0
    58f4:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
    MAC_BITBAND->CSR7_TIE = 0u;
    58f8:	f240 0300 	movw	r3, #0
    58fc:	f2c4 2306 	movt	r3, #16902	; 0x4206
    5900:	f04f 0200 	mov.w	r2, #0
    5904:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700

    g_mss_mac.listener = listener;
    5908:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    590c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5910:	687a      	ldr	r2, [r7, #4]
    5912:	66da      	str	r2, [r3, #108]	; 0x6c

	if( listener != NULL_callback ) {
    5914:	f240 6368 	movw	r3, #1640	; 0x668
    5918:	f2c2 0300 	movt	r3, #8192	; 0x2000
    591c:	681b      	ldr	r3, [r3, #0]
    591e:	687a      	ldr	r2, [r7, #4]
    5920:	429a      	cmp	r2, r3
    5922:	d00f      	beq.n	5944 <MSS_MAC_set_callback+0x64>
		/* enable tx and rx interrupts */
        MAC_BITBAND->CSR7_RIE = 1u;
    5924:	f240 0300 	movw	r3, #0
    5928:	f2c4 2306 	movt	r3, #16902	; 0x4206
    592c:	f04f 0201 	mov.w	r2, #1
    5930:	f8c3 2718 	str.w	r2, [r3, #1816]	; 0x718
        MAC_BITBAND->CSR7_TIE = 1u;
    5934:	f240 0300 	movw	r3, #0
    5938:	f2c4 2306 	movt	r3, #16902	; 0x4206
    593c:	f04f 0201 	mov.w	r2, #1
    5940:	f8c3 2700 	str.w	r2, [r3, #1792]	; 0x700
	}
}
    5944:	f107 070c 	add.w	r7, r7, #12
    5948:	46bd      	mov	sp, r7
    594a:	bc80      	pop	{r7}
    594c:	4770      	bx	lr
    594e:	bf00      	nop

00005950 <MSS_MAC_last_error>:
const int8_t*
MSS_MAC_last_error
(
    void
)
{
    5950:	b480      	push	{r7}
    5952:	b083      	sub	sp, #12
    5954:	af00      	add	r7, sp, #0
	int8_t error_msg_nb;
    const int8_t* returnvalue;

	error_msg_nb = -(g_mss_mac.last_error);
    5956:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    595a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    595e:	795b      	ldrb	r3, [r3, #5]
    5960:	f1c3 0300 	rsb	r3, r3, #0
    5964:	70fb      	strb	r3, [r7, #3]
	if( error_msg_nb >= ERROR_MESSAGE_COUNT ) {
    5966:	f997 3003 	ldrsb.w	r3, [r7, #3]
    596a:	2b07      	cmp	r3, #7
    596c:	dd05      	ble.n	597a <MSS_MAC_last_error+0x2a>
		returnvalue = unknown_error;
    596e:	f64c 53e8 	movw	r3, #52712	; 0xcde8
    5972:	f2c0 0301 	movt	r3, #1
    5976:	607b      	str	r3, [r7, #4]
    5978:	e00d      	b.n	5996 <MSS_MAC_last_error+0x46>
	} else {
		returnvalue = ErrorMessages[error_msg_nb];
    597a:	f64c 52f8 	movw	r2, #52728	; 0xcdf8
    597e:	f2c0 0201 	movt	r2, #1
    5982:	f997 1003 	ldrsb.w	r1, [r7, #3]
    5986:	460b      	mov	r3, r1
    5988:	ea4f 0383 	mov.w	r3, r3, lsl #2
    598c:	440b      	add	r3, r1
    598e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    5992:	4413      	add	r3, r2
    5994:	607b      	str	r3, [r7, #4]
	}
	return returnvalue;
    5996:	687b      	ldr	r3, [r7, #4]
}
    5998:	4618      	mov	r0, r3
    599a:	f107 070c 	add.w	r7, r7, #12
    599e:	46bd      	mov	sp, r7
    59a0:	bc80      	pop	{r7}
    59a2:	4770      	bx	lr

000059a4 <MSS_MAC_get_statistics>:
uint32_t
MSS_MAC_get_statistics
(
    mss_mac_statistics_id_t stat_id
)
{
    59a4:	b480      	push	{r7}
    59a6:	b085      	sub	sp, #20
    59a8:	af00      	add	r7, sp, #0
    59aa:	4603      	mov	r3, r0
    59ac:	71fb      	strb	r3, [r7, #7]
    uint32_t returnval = 0u;
    59ae:	f04f 0300 	mov.w	r3, #0
    59b2:	60fb      	str	r3, [r7, #12]

	switch( stat_id ) {
    59b4:	79fb      	ldrb	r3, [r7, #7]
    59b6:	2b11      	cmp	r3, #17
    59b8:	f200 8147 	bhi.w	5c4a <MSS_MAC_get_statistics+0x2a6>
    59bc:	a201      	add	r2, pc, #4	; (adr r2, 59c4 <MSS_MAC_get_statistics+0x20>)
    59be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    59c2:	bf00      	nop
    59c4:	00005a0d 	.word	0x00005a0d
    59c8:	00005a2d 	.word	0x00005a2d
    59cc:	00005a4d 	.word	0x00005a4d
    59d0:	00005a6d 	.word	0x00005a6d
    59d4:	00005a8d 	.word	0x00005a8d
    59d8:	00005aad 	.word	0x00005aad
    59dc:	00005acd 	.word	0x00005acd
    59e0:	00005aed 	.word	0x00005aed
    59e4:	00005b0d 	.word	0x00005b0d
    59e8:	00005b2d 	.word	0x00005b2d
    59ec:	00005b4d 	.word	0x00005b4d
    59f0:	00005b6d 	.word	0x00005b6d
    59f4:	00005b8d 	.word	0x00005b8d
    59f8:	00005bad 	.word	0x00005bad
    59fc:	00005bcd 	.word	0x00005bcd
    5a00:	00005bed 	.word	0x00005bed
    5a04:	00005c0d 	.word	0x00005c0d
    5a08:	00005c2d 	.word	0x00005c2d
	case MSS_MAC_RX_INTERRUPTS:
		returnval = g_mss_mac.statistics.rx_interrupts;
    5a0c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a14:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
    5a18:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a1c:	f893 30ec 	ldrb.w	r3, [r3, #236]	; 0xec
    5a20:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a24:	ea43 0302 	orr.w	r3, r3, r2
    5a28:	60fb      	str	r3, [r7, #12]
        break;
    5a2a:	e10e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FILTERING_FAIL:
		returnval = g_mss_mac.statistics.rx_filtering_fail;
    5a2c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5a30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a34:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5a38:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a3c:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5a40:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a44:	ea43 0302 	orr.w	r3, r3, r2
    5a48:	60fb      	str	r3, [r7, #12]
        break;
    5a4a:	e0fe      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_DESCRIPTOR_ERROR:
		returnval = g_mss_mac.statistics.rx_descriptor_error;
    5a4c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a54:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5a58:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a5c:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5a60:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a64:	ea43 0302 	orr.w	r3, r3, r2
    5a68:	60fb      	str	r3, [r7, #12]
        break;
    5a6a:	e0ee      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_RUNT_FRAME:
		returnval = g_mss_mac.statistics.rx_runt_frame;
    5a6c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a74:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5a78:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a7c:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5a80:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5a84:	ea43 0302 	orr.w	r3, r3, r2
    5a88:	60fb      	str	r3, [r7, #12]
        break;
    5a8a:	e0de      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_FIRST:
		returnval = g_mss_mac.statistics.rx_not_first;
    5a8c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5a94:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5a98:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5a9c:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5aa0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5aa4:	ea43 0302 	orr.w	r3, r3, r2
    5aa8:	60fb      	str	r3, [r7, #12]
        break;
    5aaa:	e0ce      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_NOT_LAST:
		returnval = g_mss_mac.statistics.rx_not_last;
    5aac:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5ab0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ab4:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5ab8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5abc:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5ac0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ac4:	ea43 0302 	orr.w	r3, r3, r2
    5ac8:	60fb      	str	r3, [r7, #12]
        break;
    5aca:	e0be      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FRAME_TOO_LONG:
		returnval = g_mss_mac.statistics.rx_frame_too_long;
    5acc:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ad4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5ad8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5adc:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5ae0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ae4:	ea43 0302 	orr.w	r3, r3, r2
    5ae8:	60fb      	str	r3, [r7, #12]
        break;
    5aea:	e0ae      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_COLLISION_SEEN:
		returnval = g_mss_mac.statistics.rx_collision_seen;
    5aec:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5af4:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5af8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5afc:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5b00:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b04:	ea43 0302 	orr.w	r3, r3, r2
    5b08:	60fb      	str	r3, [r7, #12]
        break;
    5b0a:	e09e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_CRC_ERROR:
		returnval = g_mss_mac.statistics.rx_crc_error;
    5b0c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5b10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b14:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5b18:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b1c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5b20:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b24:	ea43 0302 	orr.w	r3, r3, r2
    5b28:	60fb      	str	r3, [r7, #12]
        break;
    5b2a:	e08e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_FIFO_OVERFLOW:
		returnval = g_mss_mac.statistics.rx_fifo_overflow;
    5b2c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5b30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b34:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5b38:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b3c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5b40:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b44:	ea43 0302 	orr.w	r3, r3, r2
    5b48:	60fb      	str	r3, [r7, #12]
        break;
    5b4a:	e07e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_RX_MISSED_FRAME:
		returnval = g_mss_mac.statistics.rx_missed_frame;
    5b4c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b54:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5b58:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b5c:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5b60:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b64:	ea43 0302 	orr.w	r3, r3, r2
    5b68:	60fb      	str	r3, [r7, #12]
        break;
    5b6a:	e06e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_INTERRUPTS:
		returnval = g_mss_mac.statistics.tx_interrupts;
    5b6c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5b70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b74:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
    5b78:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b7c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    5b80:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5b84:	ea43 0302 	orr.w	r3, r3, r2
    5b88:	60fb      	str	r3, [r7, #12]
        break;
    5b8a:	e05e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LOSS_OF_CARRIER:
		returnval = g_mss_mac.statistics.tx_loss_of_carrier;
    5b8c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5b90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5b94:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
    5b98:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5b9c:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
    5ba0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ba4:	ea43 0302 	orr.w	r3, r3, r2
    5ba8:	60fb      	str	r3, [r7, #12]
        break;
    5baa:	e04e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_NO_CARRIER:
		returnval = g_mss_mac.statistics.tx_no_carrier;
    5bac:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5bb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bb4:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
    5bb8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bbc:	f893 3120 	ldrb.w	r3, [r3, #288]	; 0x120
    5bc0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5bc4:	ea43 0302 	orr.w	r3, r3, r2
    5bc8:	60fb      	str	r3, [r7, #12]
        break;
    5bca:	e03e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_LATE_COLLISION:
		returnval = g_mss_mac.statistics.tx_late_collision;
    5bcc:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5bd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bd4:	f8d3 2120 	ldr.w	r2, [r3, #288]	; 0x120
    5bd8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bdc:	f893 3124 	ldrb.w	r3, [r3, #292]	; 0x124
    5be0:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5be4:	ea43 0302 	orr.w	r3, r3, r2
    5be8:	60fb      	str	r3, [r7, #12]
        break;
    5bea:	e02e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_EXCESSIVE_COLLISION:
		returnval = g_mss_mac.statistics.tx_excessive_collision;
    5bec:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5bf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5bf4:	f8d3 2124 	ldr.w	r2, [r3, #292]	; 0x124
    5bf8:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5bfc:	f893 3128 	ldrb.w	r3, [r3, #296]	; 0x128
    5c00:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c04:	ea43 0302 	orr.w	r3, r3, r2
    5c08:	60fb      	str	r3, [r7, #12]
        break;
    5c0a:	e01e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_COLLISION_COUNT:
		returnval = g_mss_mac.statistics.tx_collision_count;
    5c0c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c14:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
    5c18:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c1c:	f893 312c 	ldrb.w	r3, [r3, #300]	; 0x12c
    5c20:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c24:	ea43 0302 	orr.w	r3, r3, r2
    5c28:	60fb      	str	r3, [r7, #12]
        break;
    5c2a:	e00e      	b.n	5c4a <MSS_MAC_get_statistics+0x2a6>
	case MSS_MAC_TX_UNDERFLOW_ERROR:
		returnval = g_mss_mac.statistics.tx_underflow_error;
    5c2c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c34:	f8d3 212c 	ldr.w	r2, [r3, #300]	; 0x12c
    5c38:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c3c:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
    5c40:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5c44:	ea43 0302 	orr.w	r3, r3, r2
    5c48:	60fb      	str	r3, [r7, #12]
        break;
    default:
        break;
	}

	return returnval;
    5c4a:	68fb      	ldr	r3, [r7, #12]
}
    5c4c:	4618      	mov	r0, r3
    5c4e:	f107 0714 	add.w	r7, r7, #20
    5c52:	46bd      	mov	sp, r7
    5c54:	bc80      	pop	{r7}
    5c56:	4770      	bx	lr

00005c58 <MSS_MAC_prepare_rx_descriptor>:
void
MSS_MAC_prepare_rx_descriptor
(
    void
)
{
    5c58:	b580      	push	{r7, lr}
    5c5a:	b082      	sub	sp, #8
    5c5c:	af00      	add	r7, sp, #0
	uint32_t desc;

	/* update counters */
	desc = g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0;
    5c5e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c66:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    5c6a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c72:	ea4f 1202 	mov.w	r2, r2, lsl #4
    5c76:	4413      	add	r3, r2
    5c78:	f103 0398 	add.w	r3, r3, #152	; 0x98
    5c7c:	681b      	ldr	r3, [r3, #0]
    5c7e:	607b      	str	r3, [r7, #4]
	if( (desc & RDES0_FF) != 0u ) {
    5c80:	687b      	ldr	r3, [r7, #4]
    5c82:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
    5c86:	2b00      	cmp	r3, #0
    5c88:	d027      	beq.n	5cda <MSS_MAC_prepare_rx_descriptor+0x82>
		g_mss_mac.statistics.rx_filtering_fail++;
    5c8a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5c8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5c92:	f8d3 20ec 	ldr.w	r2, [r3, #236]	; 0xec
    5c96:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5c9a:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
    5c9e:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ca2:	ea43 0302 	orr.w	r3, r3, r2
    5ca6:	f103 0201 	add.w	r2, r3, #1
    5caa:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5cae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cb2:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5cb6:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5cba:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
    5cbe:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5cc2:	ea40 0101 	orr.w	r1, r0, r1
    5cc6:	f8c3 10ec 	str.w	r1, [r3, #236]	; 0xec
    5cca:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5cce:	f04f 0100 	mov.w	r1, #0
    5cd2:	ea41 0202 	orr.w	r2, r1, r2
    5cd6:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
	}
	if( (desc & RDES0_DE) != 0u ) {
    5cda:	687b      	ldr	r3, [r7, #4]
    5cdc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
    5ce0:	2b00      	cmp	r3, #0
    5ce2:	d027      	beq.n	5d34 <MSS_MAC_prepare_rx_descriptor+0xdc>
		g_mss_mac.statistics.rx_descriptor_error++;
    5ce4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5ce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5cec:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
    5cf0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5cf4:	f893 30f4 	ldrb.w	r3, [r3, #244]	; 0xf4
    5cf8:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5cfc:	ea43 0302 	orr.w	r3, r3, r2
    5d00:	f103 0201 	add.w	r2, r3, #1
    5d04:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d0c:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d10:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d14:	f8d3 00f0 	ldr.w	r0, [r3, #240]	; 0xf0
    5d18:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d1c:	ea40 0101 	orr.w	r1, r0, r1
    5d20:	f8c3 10f0 	str.w	r1, [r3, #240]	; 0xf0
    5d24:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d28:	f04f 0100 	mov.w	r1, #0
    5d2c:	ea41 0202 	orr.w	r2, r1, r2
    5d30:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
	}
	if( (desc & RDES0_RF) != 0u ) {
    5d34:	687b      	ldr	r3, [r7, #4]
    5d36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    5d3a:	2b00      	cmp	r3, #0
    5d3c:	d027      	beq.n	5d8e <MSS_MAC_prepare_rx_descriptor+0x136>
		g_mss_mac.statistics.rx_runt_frame++;
    5d3e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5d42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d46:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
    5d4a:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5d4e:	f893 30f8 	ldrb.w	r3, [r3, #248]	; 0xf8
    5d52:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5d56:	ea43 0302 	orr.w	r3, r3, r2
    5d5a:	f103 0201 	add.w	r2, r3, #1
    5d5e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5d66:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5d6a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5d6e:	f8d3 00f4 	ldr.w	r0, [r3, #244]	; 0xf4
    5d72:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5d76:	ea40 0101 	orr.w	r1, r0, r1
    5d7a:	f8c3 10f4 	str.w	r1, [r3, #244]	; 0xf4
    5d7e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5d82:	f04f 0100 	mov.w	r1, #0
    5d86:	ea41 0202 	orr.w	r2, r1, r2
    5d8a:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
	}
	if( (desc & RDES0_FS) == 0u ) {
    5d8e:	687b      	ldr	r3, [r7, #4]
    5d90:	f403 7300 	and.w	r3, r3, #512	; 0x200
    5d94:	2b00      	cmp	r3, #0
    5d96:	d127      	bne.n	5de8 <MSS_MAC_prepare_rx_descriptor+0x190>
		g_mss_mac.statistics.rx_not_first++;
    5d98:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5da0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
    5da4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5da8:	f893 30fc 	ldrb.w	r3, [r3, #252]	; 0xfc
    5dac:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5db0:	ea43 0302 	orr.w	r3, r3, r2
    5db4:	f103 0201 	add.w	r2, r3, #1
    5db8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dc0:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5dc4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5dc8:	f8d3 00f8 	ldr.w	r0, [r3, #248]	; 0xf8
    5dcc:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5dd0:	ea40 0101 	orr.w	r1, r0, r1
    5dd4:	f8c3 10f8 	str.w	r1, [r3, #248]	; 0xf8
    5dd8:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5ddc:	f04f 0100 	mov.w	r1, #0
    5de0:	ea41 0202 	orr.w	r2, r1, r2
    5de4:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
	}
	if( (desc & RDES0_LS) == 0u ) {
    5de8:	687b      	ldr	r3, [r7, #4]
    5dea:	f403 7380 	and.w	r3, r3, #256	; 0x100
    5dee:	2b00      	cmp	r3, #0
    5df0:	d127      	bne.n	5e42 <MSS_MAC_prepare_rx_descriptor+0x1ea>
		g_mss_mac.statistics.rx_not_last++;
    5df2:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5df6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5dfa:	f8d3 20fc 	ldr.w	r2, [r3, #252]	; 0xfc
    5dfe:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e02:	f893 3100 	ldrb.w	r3, [r3, #256]	; 0x100
    5e06:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e0a:	ea43 0302 	orr.w	r3, r3, r2
    5e0e:	f103 0201 	add.w	r2, r3, #1
    5e12:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5e16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e1a:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e1e:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e22:	f8d3 00fc 	ldr.w	r0, [r3, #252]	; 0xfc
    5e26:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e2a:	ea40 0101 	orr.w	r1, r0, r1
    5e2e:	f8c3 10fc 	str.w	r1, [r3, #252]	; 0xfc
    5e32:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e36:	f04f 0100 	mov.w	r1, #0
    5e3a:	ea41 0202 	orr.w	r2, r1, r2
    5e3e:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
	}
	if( (desc & RDES0_TL) != 0u ) {
    5e42:	687b      	ldr	r3, [r7, #4]
    5e44:	f003 0380 	and.w	r3, r3, #128	; 0x80
    5e48:	2b00      	cmp	r3, #0
    5e4a:	d027      	beq.n	5e9c <MSS_MAC_prepare_rx_descriptor+0x244>
		g_mss_mac.statistics.rx_frame_too_long++;
    5e4c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e54:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
    5e58:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5e5c:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
    5e60:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5e64:	ea43 0302 	orr.w	r3, r3, r2
    5e68:	f103 0201 	add.w	r2, r3, #1
    5e6c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5e70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e74:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5e78:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5e7c:	f8d3 0100 	ldr.w	r0, [r3, #256]	; 0x100
    5e80:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5e84:	ea40 0101 	orr.w	r1, r0, r1
    5e88:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
    5e8c:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5e90:	f04f 0100 	mov.w	r1, #0
    5e94:	ea41 0202 	orr.w	r2, r1, r2
    5e98:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	}
	if( (desc & RDES0_CS) != 0u ) {
    5e9c:	687b      	ldr	r3, [r7, #4]
    5e9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    5ea2:	2b00      	cmp	r3, #0
    5ea4:	d027      	beq.n	5ef6 <MSS_MAC_prepare_rx_descriptor+0x29e>
		g_mss_mac.statistics.rx_collision_seen++;
    5ea6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5eaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5eae:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
    5eb2:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5eb6:	f893 3108 	ldrb.w	r3, [r3, #264]	; 0x108
    5eba:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5ebe:	ea43 0302 	orr.w	r3, r3, r2
    5ec2:	f103 0201 	add.w	r2, r3, #1
    5ec6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ece:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ed2:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5ed6:	f8d3 0104 	ldr.w	r0, [r3, #260]	; 0x104
    5eda:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5ede:	ea40 0101 	orr.w	r1, r0, r1
    5ee2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
    5ee6:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5eea:	f04f 0100 	mov.w	r1, #0
    5eee:	ea41 0202 	orr.w	r2, r1, r2
    5ef2:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	}
	if( (desc & RDES0_CE) != 0u ) {
    5ef6:	687b      	ldr	r3, [r7, #4]
    5ef8:	f003 0302 	and.w	r3, r3, #2
    5efc:	2b00      	cmp	r3, #0
    5efe:	d027      	beq.n	5f50 <MSS_MAC_prepare_rx_descriptor+0x2f8>
		g_mss_mac.statistics.rx_crc_error++;
    5f00:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f08:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
    5f0c:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f10:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
    5f14:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5f18:	ea43 0302 	orr.w	r3, r3, r2
    5f1c:	f103 0201 	add.w	r2, r3, #1
    5f20:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5f24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f28:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f2c:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f30:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
    5f34:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5f38:	ea40 0101 	orr.w	r1, r0, r1
    5f3c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
    5f40:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5f44:	f04f 0100 	mov.w	r1, #0
    5f48:	ea41 0202 	orr.w	r2, r1, r2
    5f4c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
	}

	desc = MAC->CSR8;
    5f50:	f243 0300 	movw	r3, #12288	; 0x3000
    5f54:	f2c4 0300 	movt	r3, #16384	; 0x4000
    5f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    5f5a:	607b      	str	r3, [r7, #4]
	g_mss_mac.statistics.rx_fifo_overflow +=
    5f5c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f64:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
    5f68:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5f6c:	f893 3110 	ldrb.w	r3, [r3, #272]	; 0x110
    5f70:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5f74:	ea43 0302 	orr.w	r3, r3, r2
    5f78:	461a      	mov	r2, r3
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
    5f7a:	6879      	ldr	r1, [r7, #4]
    5f7c:	f240 0300 	movw	r3, #0
    5f80:	f6c1 73fe 	movt	r3, #8190	; 0x1ffe
    5f84:	ea01 0303 	and.w	r3, r1, r3
    5f88:	ea4f 4353 	mov.w	r3, r3, lsr #17
	if( (desc & RDES0_CE) != 0u ) {
		g_mss_mac.statistics.rx_crc_error++;
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
    5f8c:	441a      	add	r2, r3
    5f8e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5f96:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5f9a:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5f9e:	f8d3 010c 	ldr.w	r0, [r3, #268]	; 0x10c
    5fa2:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    5fa6:	ea40 0101 	orr.w	r1, r0, r1
    5faa:	f8c3 110c 	str.w	r1, [r3, #268]	; 0x10c
    5fae:	ea4f 6212 	mov.w	r2, r2, lsr #24
    5fb2:	f04f 0100 	mov.w	r1, #0
    5fb6:	ea41 0202 	orr.w	r2, r1, r2
    5fba:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5fbe:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5fc6:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
    5fca:	ea4f 2212 	mov.w	r2, r2, lsr #8
    5fce:	f893 3114 	ldrb.w	r3, [r3, #276]	; 0x114
    5fd2:	ea4f 6303 	mov.w	r3, r3, lsl #24
    5fd6:	ea43 0302 	orr.w	r3, r3, r2
    5fda:	461a      	mov	r2, r3
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));
    5fdc:	687b      	ldr	r3, [r7, #4]
    5fde:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    5fe2:	f423 037e 	bic.w	r3, r3, #16646144	; 0xfe0000
	}

	desc = MAC->CSR8;
	g_mss_mac.statistics.rx_fifo_overflow +=
		(desc & (CSR8_OCO_MASK|CSR8_FOC_MASK)) >> CSR8_FOC_SHIFT;
	g_mss_mac.statistics.rx_missed_frame +=
    5fe6:	441a      	add	r2, r3
    5fe8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    5fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ff0:	f022 417f 	bic.w	r1, r2, #4278190080	; 0xff000000
    5ff4:	ea4f 2101 	mov.w	r1, r1, lsl #8
    5ff8:	f8d3 0110 	ldr.w	r0, [r3, #272]	; 0x110
    5ffc:	f000 00ff 	and.w	r0, r0, #255	; 0xff
    6000:	ea40 0101 	orr.w	r1, r0, r1
    6004:	f8c3 1110 	str.w	r1, [r3, #272]	; 0x110
    6008:	ea4f 6212 	mov.w	r2, r2, lsr #24
    600c:	f04f 0100 	mov.w	r1, #0
    6010:	ea41 0202 	orr.w	r2, r1, r2
    6014:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
		(desc & (CSR8_MFO_MASK|CSR8_MFC_MASK));

	/* Give ownership of descriptor to the MAC */
	g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 = RDES0_OWN;
    6018:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    601c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6020:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    6024:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6028:	f2c2 0300 	movt	r3, #8192	; 0x2000
    602c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6030:	4413      	add	r3, r2
    6032:	f103 0398 	add.w	r3, r3, #152	; 0x98
    6036:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    603a:	601a      	str	r2, [r3, #0]
	g_mss_mac.rx_desc_index = (g_mss_mac.rx_desc_index + 1u) % RX_RING_SIZE;
    603c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6044:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    6048:	f103 0101 	add.w	r1, r3, #1
    604c:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    6050:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    6054:	fba3 2301 	umull	r2, r3, r3, r1
    6058:	ea4f 0293 	mov.w	r2, r3, lsr #2
    605c:	4613      	mov	r3, r2
    605e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6062:	4413      	add	r3, r2
    6064:	ebc3 0201 	rsb	r2, r3, r1
    6068:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    606c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6070:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

	/* Start receive */
    MAC_start_receiving();
    6074:	f000 fa28 	bl	64c8 <MAC_start_receiving>
}
    6078:	f107 0708 	add.w	r7, r7, #8
    607c:	46bd      	mov	sp, r7
    607e:	bd80      	pop	{r7, pc}

00006080 <MAC_send_setup_frame>:
static int32_t
MAC_send_setup_frame
(
    void
)
{
    6080:	b580      	push	{r7, lr}
    6082:	b0be      	sub	sp, #248	; 0xf8
    6084:	af00      	add	r7, sp, #0
	uint8_t *data;
	int32_t a,b,c,d;
	int32_t ret;

    /* prepare descriptor */
	descriptor.descriptor_0 = TDES0_OWN;
    6086:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
    608a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
	descriptor.descriptor_1 = TDES1_SET | TDES1_TER |
    608e:	f240 03c0 	movw	r3, #192	; 0xc0
    6092:	f6c0 2300 	movt	r3, #2560	; 0xa00
    6096:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
		(sizeof(frame_data) << TDES1_TBS1_OFFSET);

	if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) == 0u ) {
    609a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    609e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60a2:	791b      	ldrb	r3, [r3, #4]
    60a4:	f003 0302 	and.w	r3, r3, #2
    60a8:	2b00      	cmp	r3, #0
    60aa:	d105      	bne.n	60b8 <MAC_send_setup_frame+0x38>
		descriptor.descriptor_1 |= TDES1_FT0;
    60ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
    60b0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
    60b4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
	}

	descriptor.buffer_1 = (uint32_t)frame_data;
    60b8:	f107 0304 	add.w	r3, r7, #4
    60bc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	descriptor.buffer_2 = 0u;
    60c0:	f04f 0300 	mov.w	r3, #0
    60c4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* prepare frame */
    if( (g_mss_mac.flags & FLAG_PERFECT_FILTERING) != 0u ) {
    60c8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    60cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60d0:	791b      	ldrb	r3, [r3, #4]
    60d2:	f003 0302 	and.w	r3, r3, #2
    60d6:	2b00      	cmp	r3, #0
    60d8:	d00c      	beq.n	60f4 <MAC_send_setup_frame+0x74>
    	b = 0;
    60da:	f04f 0300 	mov.w	r3, #0
    60de:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 12;
    60e2:	f04f 030c 	mov.w	r3, #12
    60e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 90;
    60ea:	f04f 035a 	mov.w	r3, #90	; 0x5a
    60ee:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    60f2:	e00b      	b.n	610c <MAC_send_setup_frame+0x8c>
    } else {
    	b = 156;
    60f4:	f04f 039c 	mov.w	r3, #156	; 0x9c
    60f8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    	d = 0;
    60fc:	f04f 0300 	mov.w	r3, #0
    6100:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    	c = 64;
    6104:	f04f 0340 	mov.w	r3, #64	; 0x40
    6108:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    }

   	data = g_mss_mac.mac_address;
    610c:	4bb4      	ldr	r3, [pc, #720]	; (63e0 <MAC_send_setup_frame+0x360>)
    610e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
   	frame_data[b] = data[0];
    6112:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6116:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    611a:	7812      	ldrb	r2, [r2, #0]
    611c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6120:	440b      	add	r3, r1
    6122:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+1] = data[1];
    6126:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    612a:	f103 0301 	add.w	r3, r3, #1
    612e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6132:	f102 0201 	add.w	r2, r2, #1
    6136:	7812      	ldrb	r2, [r2, #0]
    6138:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    613c:	440b      	add	r3, r1
    613e:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+4] = data[2];
    6142:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6146:	f103 0304 	add.w	r3, r3, #4
    614a:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    614e:	f102 0202 	add.w	r2, r2, #2
    6152:	7812      	ldrb	r2, [r2, #0]
    6154:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6158:	440b      	add	r3, r1
    615a:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+5] = data[3];
    615e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    6162:	f103 0305 	add.w	r3, r3, #5
    6166:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    616a:	f102 0203 	add.w	r2, r2, #3
    616e:	7812      	ldrb	r2, [r2, #0]
    6170:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6174:	440b      	add	r3, r1
    6176:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+8] = data[4];
    617a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    617e:	f103 0308 	add.w	r3, r3, #8
    6182:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6186:	f102 0204 	add.w	r2, r2, #4
    618a:	7812      	ldrb	r2, [r2, #0]
    618c:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6190:	440b      	add	r3, r1
    6192:	f803 2cf4 	strb.w	r2, [r3, #-244]
   	frame_data[b+9] = data[5];
    6196:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
    619a:	f103 0309 	add.w	r3, r3, #9
    619e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    61a2:	f102 0205 	add.w	r2, r2, #5
    61a6:	7812      	ldrb	r2, [r2, #0]
    61a8:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    61ac:	440b      	add	r3, r1
    61ae:	f803 2cf4 	strb.w	r2, [r3, #-244]

   	data = g_mss_mac.mac_filter_data;
    61b2:	4b8c      	ldr	r3, [pc, #560]	; (63e4 <MAC_send_setup_frame+0x364>)
    61b4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    for( a = 0; a < c; ) {
    61b8:	f04f 0300 	mov.w	r3, #0
    61bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    61c0:	e081      	b.n	62c6 <MAC_send_setup_frame+0x246>
		frame_data[d] = data[a++];
    61c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    61c6:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    61ca:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    61ce:	440a      	add	r2, r1
    61d0:	7812      	ldrb	r2, [r2, #0]
    61d2:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    61d6:	440b      	add	r3, r1
    61d8:	f803 2cf4 	strb.w	r2, [r3, #-244]
    61dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    61e0:	f103 0301 	add.w	r3, r3, #1
    61e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+1] = data[a++];
    61e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    61ec:	f103 0301 	add.w	r3, r3, #1
    61f0:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    61f4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    61f8:	440a      	add	r2, r1
    61fa:	7812      	ldrb	r2, [r2, #0]
    61fc:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6200:	440b      	add	r3, r1
    6202:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6206:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    620a:	f103 0301 	add.w	r3, r3, #1
    620e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+4] = data[a++];
    6212:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6216:	f103 0304 	add.w	r3, r3, #4
    621a:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    621e:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6222:	440a      	add	r2, r1
    6224:	7812      	ldrb	r2, [r2, #0]
    6226:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    622a:	440b      	add	r3, r1
    622c:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6230:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6234:	f103 0301 	add.w	r3, r3, #1
    6238:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+5] = data[a++];
    623c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6240:	f103 0305 	add.w	r3, r3, #5
    6244:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6248:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    624c:	440a      	add	r2, r1
    624e:	7812      	ldrb	r2, [r2, #0]
    6250:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    6254:	440b      	add	r3, r1
    6256:	f803 2cf4 	strb.w	r2, [r3, #-244]
    625a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    625e:	f103 0301 	add.w	r3, r3, #1
    6262:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+8] = data[a++];
    6266:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    626a:	f103 0308 	add.w	r3, r3, #8
    626e:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    6272:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    6276:	440a      	add	r2, r1
    6278:	7812      	ldrb	r2, [r2, #0]
    627a:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    627e:	440b      	add	r3, r1
    6280:	f803 2cf4 	strb.w	r2, [r3, #-244]
    6284:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    6288:	f103 0301 	add.w	r3, r3, #1
    628c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	frame_data[d+9] = data[a++];
    6290:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    6294:	f103 0309 	add.w	r3, r3, #9
    6298:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
    629c:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
    62a0:	440a      	add	r2, r1
    62a2:	7812      	ldrb	r2, [r2, #0]
    62a4:	f107 01f8 	add.w	r1, r7, #248	; 0xf8
    62a8:	440b      	add	r3, r1
    62aa:	f803 2cf4 	strb.w	r2, [r3, #-244]
    62ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
    62b2:	f103 0301 	add.w	r3, r3, #1
    62b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
	   	d += 12;
    62ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
    62be:	f103 030c 	add.w	r3, r3, #12
    62c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
   	frame_data[b+5] = data[3];
   	frame_data[b+8] = data[4];
   	frame_data[b+9] = data[5];

   	data = g_mss_mac.mac_filter_data;
    for( a = 0; a < c; ) {
    62c6:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
    62ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
    62ce:	429a      	cmp	r2, r3
    62d0:	f6ff af77 	blt.w	61c2 <MAC_send_setup_frame+0x142>
	   	frame_data[d+9] = data[a++];
	   	d += 12;
	}

	/* Stop transmission */
    ret = MAC_stop_transmission();
    62d4:	f000 f88a 	bl	63ec <MAC_stop_transmission>
    62d8:	4603      	mov	r3, r0
    62da:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    62de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    62e2:	2b00      	cmp	r3, #0
    62e4:	d00a      	beq.n	62fc <MAC_send_setup_frame+0x27c>
    62e6:	f04f 0328 	mov.w	r3, #40	; 0x28
    62ea:	f383 8811 	msr	BASEPRI, r3
    62ee:	f3bf 8f6f 	isb	sy
    62f2:	f3bf 8f4f 	dsb	sy
    62f6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    62fa:	e7fe      	b.n	62fa <MAC_send_setup_frame+0x27a>

    ret = MAC_stop_receiving();
    62fc:	f000 f8b4 	bl	6468 <MAC_stop_receiving>
    6300:	4603      	mov	r3, r0
    6302:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    configASSERT( ret == MAC_OK );
    6306:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    630a:	2b00      	cmp	r3, #0
    630c:	d00a      	beq.n	6324 <MAC_send_setup_frame+0x2a4>
    630e:	f04f 0328 	mov.w	r3, #40	; 0x28
    6312:	f383 8811 	msr	BASEPRI, r3
    6316:	f3bf 8f6f 	isb	sy
    631a:	f3bf 8f4f 	dsb	sy
    631e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
    6322:	e7fe      	b.n	6322 <MAC_send_setup_frame+0x2a2>

    /* Set descriptor */
    MAC->CSR4 = (uint32_t)&descriptor;
    6324:	f243 0300 	movw	r3, #12288	; 0x3000
    6328:	f2c4 0300 	movt	r3, #16384	; 0x4000
    632c:	f107 02c4 	add.w	r2, r7, #196	; 0xc4
    6330:	621a      	str	r2, [r3, #32]

	/* Start transmission */
    MAC_start_transmission();
    6332:	f000 f88b 	bl	644c <MAC_start_transmission>

    /* Wait until transmission over */
    ret = MAC_OK;
    6336:	f04f 0300 	mov.w	r3, #0
    633a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );
    633e:	f242 7010 	movw	r0, #10000	; 0x2710
    6342:	f000 f921 	bl	6588 <MAC_set_time_out>

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6346:	e00f      	b.n	6368 <MAC_send_setup_frame+0x2e8>
    	CSR5_TS_SUSPENDED) && (MAC_OK == ret) )
    {
    	/* transmit poll demand */
    	MAC->CSR1 = 1u;
    6348:	f243 0300 	movw	r3, #12288	; 0x3000
    634c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6350:	f04f 0201 	mov.w	r2, #1
    6354:	609a      	str	r2, [r3, #8]
    	if( MAC_get_time_out() == 0u ) {
    6356:	f000 f93f 	bl	65d8 <MAC_get_time_out>
    635a:	4603      	mov	r3, r0
    635c:	2b00      	cmp	r3, #0
    635e:	d103      	bne.n	6368 <MAC_send_setup_frame+0x2e8>
    		ret = MAC_TIME_OUT;
    6360:	f06f 0305 	mvn.w	r3, #5
    6364:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

    /* Wait until transmission over */
    ret = MAC_OK;
    MAC_set_time_out( (uint32_t)SETUP_FRAME_TIME_OUT );

    while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6368:	f243 0300 	movw	r3, #12288	; 0x3000
    636c:	f2c4 0300 	movt	r3, #16384	; 0x4000
    6370:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    6372:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6376:	ea4f 5313 	mov.w	r3, r3, lsr #20
    637a:	2b06      	cmp	r3, #6
    637c:	d003      	beq.n	6386 <MAC_send_setup_frame+0x306>
    637e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
    6382:	2b00      	cmp	r3, #0
    6384:	d0e0      	beq.n	6348 <MAC_send_setup_frame+0x2c8>
    	if( MAC_get_time_out() == 0u ) {
    		ret = MAC_TIME_OUT;
    	}
    }

	MAC_CHECK( MAC_stop_transmission() == MAC_OK, MAC_FAIL );
    6386:	f000 f831 	bl	63ec <MAC_stop_transmission>
    638a:	4603      	mov	r3, r0
    638c:	2b00      	cmp	r3, #0
    638e:	d016      	beq.n	63be <MAC_send_setup_frame+0x33e>
    6390:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6398:	f04f 32ff 	mov.w	r2, #4294967295
    639c:	715a      	strb	r2, [r3, #5]
    639e:	f000 f825 	bl	63ec <MAC_stop_transmission>
    63a2:	4603      	mov	r3, r0
    63a4:	2b00      	cmp	r3, #0
    63a6:	d00a      	beq.n	63be <MAC_send_setup_frame+0x33e>
    63a8:	f04f 0328 	mov.w	r3, #40	; 0x28
    63ac:	f383 8811 	msr	BASEPRI, r3
    63b0:	f3bf 8f6f 	isb	sy
    63b4:	f3bf 8f4f 	dsb	sy
    63b8:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
    63bc:	e7fe      	b.n	63bc <MAC_send_setup_frame+0x33c>

    /* Set tx descriptor */
    MAC->CSR4 = (uint32_t)g_mss_mac.tx_descriptors;
    63be:	f243 0300 	movw	r3, #12288	; 0x3000
    63c2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    63c6:	4a08      	ldr	r2, [pc, #32]	; (63e8 <MAC_send_setup_frame+0x368>)
    63c8:	621a      	str	r2, [r3, #32]

    /* Start receiving and transmission */
    MAC_start_receiving();
    63ca:	f000 f87d 	bl	64c8 <MAC_start_receiving>
    MAC_start_transmission();
    63ce:	f000 f83d 	bl	644c <MAC_start_transmission>

    return ret;
    63d2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
}
    63d6:	4618      	mov	r0, r3
    63d8:	f107 07f8 	add.w	r7, r7, #248	; 0xf8
    63dc:	46bd      	mov	sp, r7
    63de:	bd80      	pop	{r7, pc}
    63e0:	2000aae2 	.word	0x2000aae2
    63e4:	2000aae8 	.word	0x2000aae8
    63e8:	2000ab50 	.word	0x2000ab50

000063ec <MAC_stop_transmission>:
static int32_t
MAC_stop_transmission
(
    void
)
{
    63ec:	b580      	push	{r7, lr}
    63ee:	b082      	sub	sp, #8
    63f0:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    63f2:	f04f 0300 	mov.w	r3, #0
    63f6:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    63f8:	f242 7010 	movw	r0, #10000	; 0x2710
    63fc:	f000 f8c4 	bl	6588 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6400:	e00f      	b.n	6422 <MAC_stop_transmission+0x36>
		CSR5_TS_STOPPED) && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_ST = 0u;
    6402:	f240 0300 	movw	r3, #0
    6406:	f2c4 2306 	movt	r3, #16902	; 0x4206
    640a:	f04f 0200 	mov.w	r2, #0
    640e:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
    	if( MAC_get_time_out() == 0u ) {
    6412:	f000 f8e1 	bl	65d8 <MAC_get_time_out>
    6416:	4603      	mov	r3, r0
    6418:	2b00      	cmp	r3, #0
    641a:	d102      	bne.n	6422 <MAC_stop_transmission+0x36>
    		retval = MAC_TIME_OUT;
    641c:	f06f 0305 	mvn.w	r3, #5
    6420:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_TS_MASK) >> CSR5_TS_SHIFT) !=
    6422:	f243 0300 	movw	r3, #12288	; 0x3000
    6426:	f2c4 0300 	movt	r3, #16384	; 0x4000
    642a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    642c:	f403 03e0 	and.w	r3, r3, #7340032	; 0x700000
    6430:	ea4f 5313 	mov.w	r3, r3, lsr #20
    6434:	2b00      	cmp	r3, #0
    6436:	d002      	beq.n	643e <MAC_stop_transmission+0x52>
    6438:	687b      	ldr	r3, [r7, #4]
    643a:	2b00      	cmp	r3, #0
    643c:	d0e1      	beq.n	6402 <MAC_stop_transmission+0x16>
    	MAC_BITBAND->CSR6_ST = 0u;
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}
	return retval;
    643e:	687b      	ldr	r3, [r7, #4]
}
    6440:	4618      	mov	r0, r3
    6442:	f107 0708 	add.w	r7, r7, #8
    6446:	46bd      	mov	sp, r7
    6448:	bd80      	pop	{r7, pc}
    644a:	bf00      	nop

0000644c <MAC_start_transmission>:
static void
MAC_start_transmission
(
    void
)
{
    644c:	b480      	push	{r7}
    644e:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_ST = 1u;
    6450:	f240 0300 	movw	r3, #0
    6454:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6458:	f04f 0201 	mov.w	r2, #1
    645c:	f8c3 2634 	str.w	r2, [r3, #1588]	; 0x634
}
    6460:	46bd      	mov	sp, r7
    6462:	bc80      	pop	{r7}
    6464:	4770      	bx	lr
    6466:	bf00      	nop

00006468 <MAC_stop_receiving>:
static int32_t
MAC_stop_receiving
(
    void
)
{
    6468:	b580      	push	{r7, lr}
    646a:	b082      	sub	sp, #8
    646c:	af00      	add	r7, sp, #0
    int32_t retval = MAC_OK;
    646e:	f04f 0300 	mov.w	r3, #0
    6472:	607b      	str	r3, [r7, #4]
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );
    6474:	f242 7010 	movw	r0, #10000	; 0x2710
    6478:	f000 f886 	bl	6588 <MAC_set_time_out>

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    647c:	e00f      	b.n	649e <MAC_stop_receiving+0x36>
            && (retval == MAC_OK) )
	{
    	MAC_BITBAND->CSR6_SR = 0u;
    647e:	f240 0300 	movw	r3, #0
    6482:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6486:	f04f 0200 	mov.w	r2, #0
    648a:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
    	if( MAC_get_time_out() == 0u ) {
    648e:	f000 f8a3 	bl	65d8 <MAC_get_time_out>
    6492:	4603      	mov	r3, r0
    6494:	2b00      	cmp	r3, #0
    6496:	d102      	bne.n	649e <MAC_stop_receiving+0x36>
    		retval = MAC_TIME_OUT;
    6498:	f06f 0305 	mvn.w	r3, #5
    649c:	607b      	str	r3, [r7, #4]
)
{
    int32_t retval = MAC_OK;
    MAC_set_time_out( (uint16_t)STATE_CHANGE_TIME_OUT );

	while( (((MAC->CSR5 & CSR5_RS_MASK) >> CSR5_RS_SHIFT) != CSR5_RS_STOPPED)
    649e:	f243 0300 	movw	r3, #12288	; 0x3000
    64a2:	f2c4 0300 	movt	r3, #16384	; 0x4000
    64a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    64a8:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
    64ac:	ea4f 4353 	mov.w	r3, r3, lsr #17
    64b0:	2b00      	cmp	r3, #0
    64b2:	d002      	beq.n	64ba <MAC_stop_receiving+0x52>
    64b4:	687b      	ldr	r3, [r7, #4]
    64b6:	2b00      	cmp	r3, #0
    64b8:	d0e1      	beq.n	647e <MAC_stop_receiving+0x16>
    	if( MAC_get_time_out() == 0u ) {
    		retval = MAC_TIME_OUT;
    	}
	}

	return retval;
    64ba:	687b      	ldr	r3, [r7, #4]
}
    64bc:	4618      	mov	r0, r3
    64be:	f107 0708 	add.w	r7, r7, #8
    64c2:	46bd      	mov	sp, r7
    64c4:	bd80      	pop	{r7, pc}
    64c6:	bf00      	nop

000064c8 <MAC_start_receiving>:
static void
MAC_start_receiving
(
    void
)
{
    64c8:	b480      	push	{r7}
    64ca:	af00      	add	r7, sp, #0
    MAC_BITBAND->CSR6_SR = 1u;
    64cc:	f240 0300 	movw	r3, #0
    64d0:	f2c4 2306 	movt	r3, #16902	; 0x4206
    64d4:	f04f 0201 	mov.w	r2, #1
    64d8:	f8c3 2604 	str.w	r2, [r3, #1540]	; 0x604
}
    64dc:	46bd      	mov	sp, r7
    64de:	bc80      	pop	{r7}
    64e0:	4770      	bx	lr
    64e2:	bf00      	nop

000064e4 <MAC_dismiss_bad_frames>:
static int32_t
MAC_dismiss_bad_frames
(
    void
)
{
    64e4:	b580      	push	{r7, lr}
    64e6:	b082      	sub	sp, #8
    64e8:	af00      	add	r7, sp, #0
	int32_t dc = 0;
    64ea:	f04f 0300 	mov.w	r3, #0
    64ee:	603b      	str	r3, [r7, #0]
	int8_t cont = 1;
    64f0:	f04f 0301 	mov.w	r3, #1
    64f4:	71fb      	strb	r3, [r7, #7]

	if( MAC_BITBAND->CSR6_PB != 0u ) {
    64f6:	f240 0300 	movw	r3, #0
    64fa:	f2c4 2306 	movt	r3, #16902	; 0x4206
    64fe:	f8d3 360c 	ldr.w	r3, [r3, #1548]	; 0x60c
    6502:	2b00      	cmp	r3, #0
    6504:	d023      	beq.n	654e <MAC_dismiss_bad_frames+0x6a>
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
    6506:	f04f 0300 	mov.w	r3, #0
    650a:	71fb      	strb	r3, [r7, #7]
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    650c:	e020      	b.n	6550 <MAC_dismiss_bad_frames+0x6c>
            RDES0_OWN) == 0u) && (cont == 1) ) /* Host owns this descriptor */
    {
    	/* check error summary */
    	if( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    650e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6512:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6516:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    651a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    651e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6522:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6526:	4413      	add	r3, r2
    6528:	f103 0398 	add.w	r3, r3, #152	; 0x98
    652c:	681b      	ldr	r3, [r3, #0]
    652e:	f403 4303 	and.w	r3, r3, #33536	; 0x8300
    6532:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
    6536:	d006      	beq.n	6546 <MAC_dismiss_bad_frames+0x62>
    		(RDES0_ES | RDES0_LS | RDES0_FS)) != (RDES0_LS | RDES0_FS) )
    	{
    		MSS_MAC_prepare_rx_descriptor();
    6538:	f7ff fb8e 	bl	5c58 <MSS_MAC_prepare_rx_descriptor>
    		dc++;
    653c:	683b      	ldr	r3, [r7, #0]
    653e:	f103 0301 	add.w	r3, r3, #1
    6542:	603b      	str	r3, [r7, #0]
    6544:	e004      	b.n	6550 <MAC_dismiss_bad_frames+0x6c>
    	}
        else
        {
    		cont = 0;
    6546:	f04f 0300 	mov.w	r3, #0
    654a:	71fb      	strb	r3, [r7, #7]
    654c:	e000      	b.n	6550 <MAC_dismiss_bad_frames+0x6c>
	if( MAC_BITBAND->CSR6_PB != 0u ) {
		/* User wants bad frames too, don't dismiss anything */
		cont = 0;
	}

	while( ( (g_mss_mac.rx_descriptors[ g_mss_mac.rx_desc_index ].descriptor_0 &
    654e:	bf00      	nop
    6550:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6554:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6558:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
    655c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6560:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6564:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6568:	4413      	add	r3, r2
    656a:	f103 0398 	add.w	r3, r3, #152	; 0x98
    656e:	681b      	ldr	r3, [r3, #0]
    6570:	2b00      	cmp	r3, #0
    6572:	db03      	blt.n	657c <MAC_dismiss_bad_frames+0x98>
    6574:	f997 3007 	ldrsb.w	r3, [r7, #7]
    6578:	2b01      	cmp	r3, #1
    657a:	d0c8      	beq.n	650e <MAC_dismiss_bad_frames+0x2a>
        {
    		cont = 0;
    	}
    }

	return dc;
    657c:	683b      	ldr	r3, [r7, #0]
}
    657e:	4618      	mov	r0, r3
    6580:	f107 0708 	add.w	r7, r7, #8
    6584:	46bd      	mov	sp, r7
    6586:	bd80      	pop	{r7, pc}

00006588 <MAC_set_time_out>:
static void
MAC_set_time_out
(
    uint32_t time_out
)
{
    6588:	b480      	push	{r7}
    658a:	b083      	sub	sp, #12
    658c:	af00      	add	r7, sp, #0
    658e:	6078      	str	r0, [r7, #4]
	g_mss_mac.time_out_value = (time_out * 122u) / 10u;
    6590:	687b      	ldr	r3, [r7, #4]
    6592:	f04f 027a 	mov.w	r2, #122	; 0x7a
    6596:	fb02 f203 	mul.w	r2, r2, r3
    659a:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    659e:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    65a2:	fba3 1302 	umull	r1, r3, r3, r2
    65a6:	ea4f 02d3 	mov.w	r2, r3, lsr #3
    65aa:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    65ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65b2:	669a      	str	r2, [r3, #104]	; 0x68

	g_mss_mac.last_timer_value = (uint16_t)( MAC->CSR11 & CSR11_TIM_MASK );
    65b4:	f243 0300 	movw	r3, #12288	; 0x3000
    65b8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    65bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    65be:	b29a      	uxth	r2, r3
    65c0:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    65c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    65c8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
}
    65cc:	f107 070c 	add.w	r7, r7, #12
    65d0:	46bd      	mov	sp, r7
    65d2:	bc80      	pop	{r7}
    65d4:	4770      	bx	lr
    65d6:	bf00      	nop

000065d8 <MAC_get_time_out>:
static uint32_t
MAC_get_time_out
(
    void
)
{
    65d8:	b480      	push	{r7}
    65da:	b083      	sub	sp, #12
    65dc:	af00      	add	r7, sp, #0
	uint32_t timer;
	uint32_t time = 0u;
    65de:	f04f 0300 	mov.w	r3, #0
    65e2:	607b      	str	r3, [r7, #4]

	timer = ( MAC->CSR11 & CSR11_TIM_MASK );
    65e4:	f243 0300 	movw	r3, #12288	; 0x3000
    65e8:	f2c4 0300 	movt	r3, #16384	; 0x4000
    65ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    65ee:	ea4f 4303 	mov.w	r3, r3, lsl #16
    65f2:	ea4f 4313 	mov.w	r3, r3, lsr #16
    65f6:	603b      	str	r3, [r7, #0]

	if( timer > g_mss_mac.last_timer_value ) {
    65f8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    65fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6600:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    6604:	461a      	mov	r2, r3
    6606:	683b      	ldr	r3, [r7, #0]
    6608:	429a      	cmp	r2, r3
    660a:	d202      	bcs.n	6612 <MAC_get_time_out+0x3a>
		time = 0x0000ffffUL;
    660c:	f64f 73ff 	movw	r3, #65535	; 0xffff
    6610:	607b      	str	r3, [r7, #4]
	}
	time += g_mss_mac.last_timer_value - timer;
    6612:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6616:	f2c2 0300 	movt	r3, #8192	; 0x2000
    661a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
    661e:	461a      	mov	r2, r3
    6620:	683b      	ldr	r3, [r7, #0]
    6622:	ebc3 0302 	rsb	r3, r3, r2
    6626:	687a      	ldr	r2, [r7, #4]
    6628:	4413      	add	r3, r2
    662a:	607b      	str	r3, [r7, #4]

	if( MAC_BITBAND->CSR6_TTM == 0u ) {
    662c:	f240 0300 	movw	r3, #0
    6630:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6634:	f8d3 3658 	ldr.w	r3, [r3, #1624]	; 0x658
    6638:	2b00      	cmp	r3, #0
    663a:	d107      	bne.n	664c <MAC_get_time_out+0x74>
		time *= 10u;
    663c:	687a      	ldr	r2, [r7, #4]
    663e:	4613      	mov	r3, r2
    6640:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6644:	4413      	add	r3, r2
    6646:	ea4f 0343 	mov.w	r3, r3, lsl #1
    664a:	607b      	str	r3, [r7, #4]
	}
	if( g_mss_mac.time_out_value <= time ){
    664c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6650:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6654:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6656:	687b      	ldr	r3, [r7, #4]
    6658:	429a      	cmp	r2, r3
    665a:	d807      	bhi.n	666c <MAC_get_time_out+0x94>
		g_mss_mac.time_out_value = 0u;
    665c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6664:	f04f 0200 	mov.w	r2, #0
    6668:	669a      	str	r2, [r3, #104]	; 0x68
    666a:	e00c      	b.n	6686 <MAC_get_time_out+0xae>
	} else {
		g_mss_mac.time_out_value -= time;
    666c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6670:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6674:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    6676:	687b      	ldr	r3, [r7, #4]
    6678:	ebc3 0202 	rsb	r2, r3, r2
    667c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6680:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6684:	669a      	str	r2, [r3, #104]	; 0x68
	}

	g_mss_mac.last_timer_value = (uint16_t)timer;
    6686:	683b      	ldr	r3, [r7, #0]
    6688:	b29a      	uxth	r2, r3
    668a:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    668e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6692:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

	return ((g_mss_mac.time_out_value * 10u) / 122u);
    6696:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    669a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    669e:	6e9a      	ldr	r2, [r3, #104]	; 0x68
    66a0:	4613      	mov	r3, r2
    66a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    66a6:	4413      	add	r3, r2
    66a8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    66ac:	461a      	mov	r2, r3
    66ae:	f24c 533f 	movw	r3, #50495	; 0xc53f
    66b2:	f2c4 3325 	movt	r3, #17189	; 0x4325
    66b6:	fba3 1302 	umull	r1, r3, r3, r2
    66ba:	ea4f 1353 	mov.w	r3, r3, lsr #5
}
    66be:	4618      	mov	r0, r3
    66c0:	f107 070c 	add.w	r7, r7, #12
    66c4:	46bd      	mov	sp, r7
    66c6:	bc80      	pop	{r7}
    66c8:	4770      	bx	lr
    66ca:	bf00      	nop

000066cc <MAC_memset>:
/***************************************************************************//**
 * Fills the first n bytes of the memory area pointed to by s with the constant
 * byte c.
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    66cc:	b480      	push	{r7}
    66ce:	b087      	sub	sp, #28
    66d0:	af00      	add	r7, sp, #0
    66d2:	60f8      	str	r0, [r7, #12]
    66d4:	460b      	mov	r3, r1
    66d6:	607a      	str	r2, [r7, #4]
    66d8:	72fb      	strb	r3, [r7, #11]
    uint8_t *sb = s;
    66da:	68fb      	ldr	r3, [r7, #12]
    66dc:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    66de:	e008      	b.n	66f2 <MAC_memset+0x26>
    	n--;
    66e0:	687b      	ldr	r3, [r7, #4]
    66e2:	f103 33ff 	add.w	r3, r3, #4294967295
    66e6:	607b      	str	r3, [r7, #4]
        sb[n] = c;
    66e8:	697a      	ldr	r2, [r7, #20]
    66ea:	687b      	ldr	r3, [r7, #4]
    66ec:	4413      	add	r3, r2
    66ee:	7afa      	ldrb	r2, [r7, #11]
    66f0:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memset(uint8_t *s, uint8_t c, uint32_t n)
{
    uint8_t *sb = s;

    while( n > 0u ) {
    66f2:	687b      	ldr	r3, [r7, #4]
    66f4:	2b00      	cmp	r3, #0
    66f6:	d1f3      	bne.n	66e0 <MAC_memset+0x14>
    	n--;
        sb[n] = c;
    }
}
    66f8:	f107 071c 	add.w	r7, r7, #28
    66fc:	46bd      	mov	sp, r7
    66fe:	bc80      	pop	{r7}
    6700:	4770      	bx	lr
    6702:	bf00      	nop

00006704 <MAC_memset_All>:
 * Fills all fields of MAC_instance_t with c.
 *
 * @return          a pointer to the given MAC_instance_t s.
 */
static void MAC_memset_All(MAC_instance_t *s, uint32_t c)
{
    6704:	b580      	push	{r7, lr}
    6706:	b084      	sub	sp, #16
    6708:	af00      	add	r7, sp, #0
    670a:	6078      	str	r0, [r7, #4]
    670c:	6039      	str	r1, [r7, #0]
    int32_t count;
    s->base_address = (addr_t)c;
    670e:	687b      	ldr	r3, [r7, #4]
    6710:	683a      	ldr	r2, [r7, #0]
    6712:	601a      	str	r2, [r3, #0]
    s->flags = (uint8_t)c;
    6714:	683b      	ldr	r3, [r7, #0]
    6716:	b2da      	uxtb	r2, r3
    6718:	687b      	ldr	r3, [r7, #4]
    671a:	711a      	strb	r2, [r3, #4]
    s->last_error = (int8_t)c;
    671c:	683b      	ldr	r3, [r7, #0]
    671e:	b2da      	uxtb	r2, r3
    6720:	687b      	ldr	r3, [r7, #4]
    6722:	715a      	strb	r2, [r3, #5]
    s->last_timer_value = (uint16_t)c;
    6724:	683b      	ldr	r3, [r7, #0]
    6726:	b29a      	uxth	r2, r3
    6728:	687b      	ldr	r3, [r7, #4]
    672a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    s->listener = NULL_callback;
    672e:	f240 6368 	movw	r3, #1640	; 0x668
    6732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6736:	681a      	ldr	r2, [r3, #0]
    6738:	687b      	ldr	r3, [r7, #4]
    673a:	66da      	str	r2, [r3, #108]	; 0x6c
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
    673c:	687b      	ldr	r3, [r7, #4]
    673e:	f103 0206 	add.w	r2, r3, #6
    6742:	683b      	ldr	r3, [r7, #0]
    6744:	b2db      	uxtb	r3, r3
    6746:	4610      	mov	r0, r2
    6748:	4619      	mov	r1, r3
    674a:	f04f 0206 	mov.w	r2, #6
    674e:	f7ff ffbd 	bl	66cc <MAC_memset>
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    6752:	687b      	ldr	r3, [r7, #4]
    6754:	f103 020c 	add.w	r2, r3, #12
    6758:	683b      	ldr	r3, [r7, #0]
    675a:	b2db      	uxtb	r3, r3
    675c:	4610      	mov	r0, r2
    675e:	4619      	mov	r1, r3
    6760:	f04f 025a 	mov.w	r2, #90	; 0x5a
    6764:	f7ff ffb2 	bl	66cc <MAC_memset>
    s->phy_address = (uint8_t)c;
    6768:	683b      	ldr	r3, [r7, #0]
    676a:	b2da      	uxtb	r2, r3
    676c:	687b      	ldr	r3, [r7, #4]
    676e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    s->rx_desc_index =c;
    6772:	687b      	ldr	r3, [r7, #4]
    6774:	683a      	ldr	r2, [r7, #0]
    6776:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    for(count = 0; count<RX_RING_SIZE ;count++)
    677a:	f04f 0300 	mov.w	r3, #0
    677e:	60fb      	str	r3, [r7, #12]
    6780:	e029      	b.n	67d6 <MAC_memset_All+0xd2>
    {
        s->rx_descriptors[count].buffer_1 = c;
    6782:	68fa      	ldr	r2, [r7, #12]
    6784:	687b      	ldr	r3, [r7, #4]
    6786:	f102 020a 	add.w	r2, r2, #10
    678a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    678e:	4413      	add	r3, r2
    6790:	683a      	ldr	r2, [r7, #0]
    6792:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].buffer_2 = c;
    6794:	68fa      	ldr	r2, [r7, #12]
    6796:	687b      	ldr	r3, [r7, #4]
    6798:	f102 020a 	add.w	r2, r2, #10
    679c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    67a0:	4413      	add	r3, r2
    67a2:	f103 0304 	add.w	r3, r3, #4
    67a6:	683a      	ldr	r2, [r7, #0]
    67a8:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_0 = c;
    67aa:	68fa      	ldr	r2, [r7, #12]
    67ac:	687b      	ldr	r3, [r7, #4]
    67ae:	ea4f 1202 	mov.w	r2, r2, lsl #4
    67b2:	4413      	add	r3, r2
    67b4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    67b8:	683a      	ldr	r2, [r7, #0]
    67ba:	601a      	str	r2, [r3, #0]
        s->rx_descriptors[count].descriptor_1 = c;
    67bc:	68fa      	ldr	r2, [r7, #12]
    67be:	687b      	ldr	r3, [r7, #4]
    67c0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    67c4:	4413      	add	r3, r2
    67c6:	f103 039c 	add.w	r3, r3, #156	; 0x9c
    67ca:	683a      	ldr	r2, [r7, #0]
    67cc:	601a      	str	r2, [r3, #0]
    s->listener = NULL_callback;
   	MAC_memset( s->mac_address, (uint8_t)c, 6u );
   	MAC_memset( s->mac_filter_data, (uint8_t)c, 90u );
    s->phy_address = (uint8_t)c;
    s->rx_desc_index =c;
    for(count = 0; count<RX_RING_SIZE ;count++)
    67ce:	68fb      	ldr	r3, [r7, #12]
    67d0:	f103 0301 	add.w	r3, r3, #1
    67d4:	60fb      	str	r3, [r7, #12]
    67d6:	68fb      	ldr	r3, [r7, #12]
    67d8:	2b04      	cmp	r3, #4
    67da:	ddd2      	ble.n	6782 <MAC_memset_All+0x7e>
        s->rx_descriptors[count].buffer_1 = c;
        s->rx_descriptors[count].buffer_2 = c;
        s->rx_descriptors[count].descriptor_0 = c;
        s->rx_descriptors[count].descriptor_1 = c;
    }
    s->statistics.rx_collision_seen =c;
    67dc:	687b      	ldr	r3, [r7, #4]
    67de:	683a      	ldr	r2, [r7, #0]
    67e0:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    67e4:	ea4f 2202 	mov.w	r2, r2, lsl #8
    67e8:	f8d3 1104 	ldr.w	r1, [r3, #260]	; 0x104
    67ec:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    67f0:	ea41 0202 	orr.w	r2, r1, r2
    67f4:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
    67f8:	78fa      	ldrb	r2, [r7, #3]
    67fa:	f04f 0100 	mov.w	r1, #0
    67fe:	ea41 0202 	orr.w	r2, r1, r2
    6802:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
    s->statistics.rx_crc_error = c;
    6806:	687b      	ldr	r3, [r7, #4]
    6808:	683a      	ldr	r2, [r7, #0]
    680a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    680e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6812:	f8d3 1108 	ldr.w	r1, [r3, #264]	; 0x108
    6816:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    681a:	ea41 0202 	orr.w	r2, r1, r2
    681e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    6822:	78fa      	ldrb	r2, [r7, #3]
    6824:	f04f 0100 	mov.w	r1, #0
    6828:	ea41 0202 	orr.w	r2, r1, r2
    682c:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
    s->statistics.rx_descriptor_error = c;
    6830:	687b      	ldr	r3, [r7, #4]
    6832:	683a      	ldr	r2, [r7, #0]
    6834:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6838:	ea4f 2202 	mov.w	r2, r2, lsl #8
    683c:	f8d3 10f0 	ldr.w	r1, [r3, #240]	; 0xf0
    6840:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6844:	ea41 0202 	orr.w	r2, r1, r2
    6848:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
    684c:	78fa      	ldrb	r2, [r7, #3]
    684e:	f04f 0100 	mov.w	r1, #0
    6852:	ea41 0202 	orr.w	r2, r1, r2
    6856:	f883 20f4 	strb.w	r2, [r3, #244]	; 0xf4
    s->statistics.rx_fifo_overflow = c;
    685a:	687b      	ldr	r3, [r7, #4]
    685c:	683a      	ldr	r2, [r7, #0]
    685e:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6862:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6866:	f8d3 110c 	ldr.w	r1, [r3, #268]	; 0x10c
    686a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    686e:	ea41 0202 	orr.w	r2, r1, r2
    6872:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    6876:	78fa      	ldrb	r2, [r7, #3]
    6878:	f04f 0100 	mov.w	r1, #0
    687c:	ea41 0202 	orr.w	r2, r1, r2
    6880:	f883 2110 	strb.w	r2, [r3, #272]	; 0x110
    s->statistics.rx_filtering_fail = c;
    6884:	687b      	ldr	r3, [r7, #4]
    6886:	683a      	ldr	r2, [r7, #0]
    6888:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    688c:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6890:	f8d3 10ec 	ldr.w	r1, [r3, #236]	; 0xec
    6894:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6898:	ea41 0202 	orr.w	r2, r1, r2
    689c:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
    68a0:	78fa      	ldrb	r2, [r7, #3]
    68a2:	f04f 0100 	mov.w	r1, #0
    68a6:	ea41 0202 	orr.w	r2, r1, r2
    68aa:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    s->statistics.rx_frame_too_long = c;
    68ae:	687b      	ldr	r3, [r7, #4]
    68b0:	683a      	ldr	r2, [r7, #0]
    68b2:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    68b6:	ea4f 2202 	mov.w	r2, r2, lsl #8
    68ba:	f8d3 1100 	ldr.w	r1, [r3, #256]	; 0x100
    68be:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    68c2:	ea41 0202 	orr.w	r2, r1, r2
    68c6:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    68ca:	78fa      	ldrb	r2, [r7, #3]
    68cc:	f04f 0100 	mov.w	r1, #0
    68d0:	ea41 0202 	orr.w	r2, r1, r2
    68d4:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
    s->statistics.rx_interrupts = c;
    68d8:	687b      	ldr	r3, [r7, #4]
    68da:	683a      	ldr	r2, [r7, #0]
    68dc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    68e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
    68e4:	f8d3 10e8 	ldr.w	r1, [r3, #232]	; 0xe8
    68e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    68ec:	ea41 0202 	orr.w	r2, r1, r2
    68f0:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
    68f4:	78fa      	ldrb	r2, [r7, #3]
    68f6:	f04f 0100 	mov.w	r1, #0
    68fa:	ea41 0202 	orr.w	r2, r1, r2
    68fe:	f883 20ec 	strb.w	r2, [r3, #236]	; 0xec
    s->statistics.rx_missed_frame = c;
    6902:	687b      	ldr	r3, [r7, #4]
    6904:	683a      	ldr	r2, [r7, #0]
    6906:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    690a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    690e:	f8d3 1110 	ldr.w	r1, [r3, #272]	; 0x110
    6912:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6916:	ea41 0202 	orr.w	r2, r1, r2
    691a:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    691e:	78fa      	ldrb	r2, [r7, #3]
    6920:	f04f 0100 	mov.w	r1, #0
    6924:	ea41 0202 	orr.w	r2, r1, r2
    6928:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
    s->statistics.rx_not_first = c;
    692c:	687b      	ldr	r3, [r7, #4]
    692e:	683a      	ldr	r2, [r7, #0]
    6930:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6934:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6938:	f8d3 10f8 	ldr.w	r1, [r3, #248]	; 0xf8
    693c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6940:	ea41 0202 	orr.w	r2, r1, r2
    6944:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    6948:	78fa      	ldrb	r2, [r7, #3]
    694a:	f04f 0100 	mov.w	r1, #0
    694e:	ea41 0202 	orr.w	r2, r1, r2
    6952:	f883 20fc 	strb.w	r2, [r3, #252]	; 0xfc
    s->statistics.rx_not_last = c;
    6956:	687b      	ldr	r3, [r7, #4]
    6958:	683a      	ldr	r2, [r7, #0]
    695a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    695e:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6962:	f8d3 10fc 	ldr.w	r1, [r3, #252]	; 0xfc
    6966:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    696a:	ea41 0202 	orr.w	r2, r1, r2
    696e:	f8c3 20fc 	str.w	r2, [r3, #252]	; 0xfc
    6972:	78fa      	ldrb	r2, [r7, #3]
    6974:	f04f 0100 	mov.w	r1, #0
    6978:	ea41 0202 	orr.w	r2, r1, r2
    697c:	f883 2100 	strb.w	r2, [r3, #256]	; 0x100
    s->statistics.rx_runt_frame = c;
    6980:	687b      	ldr	r3, [r7, #4]
    6982:	683a      	ldr	r2, [r7, #0]
    6984:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6988:	ea4f 2202 	mov.w	r2, r2, lsl #8
    698c:	f8d3 10f4 	ldr.w	r1, [r3, #244]	; 0xf4
    6990:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6994:	ea41 0202 	orr.w	r2, r1, r2
    6998:	f8c3 20f4 	str.w	r2, [r3, #244]	; 0xf4
    699c:	78fa      	ldrb	r2, [r7, #3]
    699e:	f04f 0100 	mov.w	r1, #0
    69a2:	ea41 0202 	orr.w	r2, r1, r2
    69a6:	f883 20f8 	strb.w	r2, [r3, #248]	; 0xf8
    s->statistics.tx_collision_count = c;
    69aa:	687b      	ldr	r3, [r7, #4]
    69ac:	683a      	ldr	r2, [r7, #0]
    69ae:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69b2:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69b6:	f8d3 1128 	ldr.w	r1, [r3, #296]	; 0x128
    69ba:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69be:	ea41 0202 	orr.w	r2, r1, r2
    69c2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
    69c6:	78fa      	ldrb	r2, [r7, #3]
    69c8:	f04f 0100 	mov.w	r1, #0
    69cc:	ea41 0202 	orr.w	r2, r1, r2
    69d0:	f883 212c 	strb.w	r2, [r3, #300]	; 0x12c
    s->statistics.tx_excessive_collision = c;
    69d4:	687b      	ldr	r3, [r7, #4]
    69d6:	683a      	ldr	r2, [r7, #0]
    69d8:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    69dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
    69e0:	f8d3 1124 	ldr.w	r1, [r3, #292]	; 0x124
    69e4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    69e8:	ea41 0202 	orr.w	r2, r1, r2
    69ec:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
    69f0:	78fa      	ldrb	r2, [r7, #3]
    69f2:	f04f 0100 	mov.w	r1, #0
    69f6:	ea41 0202 	orr.w	r2, r1, r2
    69fa:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
    s->statistics.tx_interrupts = c;
    69fe:	687b      	ldr	r3, [r7, #4]
    6a00:	683a      	ldr	r2, [r7, #0]
    6a02:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a06:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a0a:	f8d3 1114 	ldr.w	r1, [r3, #276]	; 0x114
    6a0e:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a12:	ea41 0202 	orr.w	r2, r1, r2
    6a16:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    6a1a:	78fa      	ldrb	r2, [r7, #3]
    6a1c:	f04f 0100 	mov.w	r1, #0
    6a20:	ea41 0202 	orr.w	r2, r1, r2
    6a24:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    s->statistics.tx_late_collision = c;
    6a28:	687b      	ldr	r3, [r7, #4]
    6a2a:	683a      	ldr	r2, [r7, #0]
    6a2c:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a30:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a34:	f8d3 1120 	ldr.w	r1, [r3, #288]	; 0x120
    6a38:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a3c:	ea41 0202 	orr.w	r2, r1, r2
    6a40:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
    6a44:	78fa      	ldrb	r2, [r7, #3]
    6a46:	f04f 0100 	mov.w	r1, #0
    6a4a:	ea41 0202 	orr.w	r2, r1, r2
    6a4e:	f883 2124 	strb.w	r2, [r3, #292]	; 0x124
    s->statistics.tx_loss_of_carrier = c;
    6a52:	687b      	ldr	r3, [r7, #4]
    6a54:	683a      	ldr	r2, [r7, #0]
    6a56:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a5a:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a5e:	f8d3 1118 	ldr.w	r1, [r3, #280]	; 0x118
    6a62:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a66:	ea41 0202 	orr.w	r2, r1, r2
    6a6a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
    6a6e:	78fa      	ldrb	r2, [r7, #3]
    6a70:	f04f 0100 	mov.w	r1, #0
    6a74:	ea41 0202 	orr.w	r2, r1, r2
    6a78:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c
    s->statistics.tx_no_carrier = c;
    6a7c:	687b      	ldr	r3, [r7, #4]
    6a7e:	683a      	ldr	r2, [r7, #0]
    6a80:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6a84:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6a88:	f8d3 111c 	ldr.w	r1, [r3, #284]	; 0x11c
    6a8c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6a90:	ea41 0202 	orr.w	r2, r1, r2
    6a94:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c
    6a98:	78fa      	ldrb	r2, [r7, #3]
    6a9a:	f04f 0100 	mov.w	r1, #0
    6a9e:	ea41 0202 	orr.w	r2, r1, r2
    6aa2:	f883 2120 	strb.w	r2, [r3, #288]	; 0x120
    s->statistics.tx_underflow_error = c;
    6aa6:	687b      	ldr	r3, [r7, #4]
    6aa8:	683a      	ldr	r2, [r7, #0]
    6aaa:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
    6aae:	ea4f 2202 	mov.w	r2, r2, lsl #8
    6ab2:	f8d3 112c 	ldr.w	r1, [r3, #300]	; 0x12c
    6ab6:	f001 01ff 	and.w	r1, r1, #255	; 0xff
    6aba:	ea41 0202 	orr.w	r2, r1, r2
    6abe:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
    6ac2:	78fa      	ldrb	r2, [r7, #3]
    6ac4:	f04f 0100 	mov.w	r1, #0
    6ac8:	ea41 0202 	orr.w	r2, r1, r2
    6acc:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    s->time_out_value = c;
    6ad0:	687b      	ldr	r3, [r7, #4]
    6ad2:	683a      	ldr	r2, [r7, #0]
    6ad4:	669a      	str	r2, [r3, #104]	; 0x68
    s->tx_desc_index = c;
    6ad6:	687b      	ldr	r3, [r7, #4]
    6ad8:	683a      	ldr	r2, [r7, #0]
    6ada:	671a      	str	r2, [r3, #112]	; 0x70
    for(count = 0; count < TX_RING_SIZE ;count++)
    6adc:	f04f 0300 	mov.w	r3, #0
    6ae0:	60fb      	str	r3, [r7, #12]
    6ae2:	e02b      	b.n	6b3c <MAC_memset_All+0x438>
    {
        s->tx_descriptors[count].buffer_1 = c;
    6ae4:	68fa      	ldr	r2, [r7, #12]
    6ae6:	687b      	ldr	r3, [r7, #4]
    6ae8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6aec:	4413      	add	r3, r2
    6aee:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6af2:	683a      	ldr	r2, [r7, #0]
    6af4:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].buffer_2 = c;
    6af6:	68fa      	ldr	r2, [r7, #12]
    6af8:	687b      	ldr	r3, [r7, #4]
    6afa:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6afe:	4413      	add	r3, r2
    6b00:	f103 0380 	add.w	r3, r3, #128	; 0x80
    6b04:	683a      	ldr	r2, [r7, #0]
    6b06:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_0 = c;
    6b08:	68fa      	ldr	r2, [r7, #12]
    6b0a:	687b      	ldr	r3, [r7, #4]
    6b0c:	f102 0207 	add.w	r2, r2, #7
    6b10:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6b14:	4413      	add	r3, r2
    6b16:	f103 0304 	add.w	r3, r3, #4
    6b1a:	683a      	ldr	r2, [r7, #0]
    6b1c:	601a      	str	r2, [r3, #0]
        s->tx_descriptors[count].descriptor_1 = c;
    6b1e:	68fa      	ldr	r2, [r7, #12]
    6b20:	687b      	ldr	r3, [r7, #4]
    6b22:	f102 0207 	add.w	r2, r2, #7
    6b26:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6b2a:	4413      	add	r3, r2
    6b2c:	f103 0308 	add.w	r3, r3, #8
    6b30:	683a      	ldr	r2, [r7, #0]
    6b32:	601a      	str	r2, [r3, #0]
    s->statistics.tx_loss_of_carrier = c;
    s->statistics.tx_no_carrier = c;
    s->statistics.tx_underflow_error = c;
    s->time_out_value = c;
    s->tx_desc_index = c;
    for(count = 0; count < TX_RING_SIZE ;count++)
    6b34:	68fb      	ldr	r3, [r7, #12]
    6b36:	f103 0301 	add.w	r3, r3, #1
    6b3a:	60fb      	str	r3, [r7, #12]
    6b3c:	68fb      	ldr	r3, [r7, #12]
    6b3e:	2b01      	cmp	r3, #1
    6b40:	ddd0      	ble.n	6ae4 <MAC_memset_All+0x3e0>
        s->tx_descriptors[count].buffer_1 = c;
        s->tx_descriptors[count].buffer_2 = c;
        s->tx_descriptors[count].descriptor_0 = c;
        s->tx_descriptors[count].descriptor_1 = c;
    }
}
    6b42:	f107 0710 	add.w	r7, r7, #16
    6b46:	46bd      	mov	sp, r7
    6b48:	bd80      	pop	{r7, pc}
    6b4a:	bf00      	nop

00006b4c <MAC_memcpy>:
 * The memory areas should not overlap.
 *
 * @return          a pointer to the memory area dest.
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    6b4c:	b480      	push	{r7}
    6b4e:	b087      	sub	sp, #28
    6b50:	af00      	add	r7, sp, #0
    6b52:	60f8      	str	r0, [r7, #12]
    6b54:	60b9      	str	r1, [r7, #8]
    6b56:	607a      	str	r2, [r7, #4]
    uint8_t *d = dest;
    6b58:	68fb      	ldr	r3, [r7, #12]
    6b5a:	617b      	str	r3, [r7, #20]

    while( n > 0u ) {
    6b5c:	e00b      	b.n	6b76 <MAC_memcpy+0x2a>
    	n--;
    6b5e:	687b      	ldr	r3, [r7, #4]
    6b60:	f103 33ff 	add.w	r3, r3, #4294967295
    6b64:	607b      	str	r3, [r7, #4]
        d[n] = src[n];
    6b66:	697a      	ldr	r2, [r7, #20]
    6b68:	687b      	ldr	r3, [r7, #4]
    6b6a:	4413      	add	r3, r2
    6b6c:	68b9      	ldr	r1, [r7, #8]
    6b6e:	687a      	ldr	r2, [r7, #4]
    6b70:	440a      	add	r2, r1
    6b72:	7812      	ldrb	r2, [r2, #0]
    6b74:	701a      	strb	r2, [r3, #0]
 */
static void MAC_memcpy(uint8_t *dest, const uint8_t *src, uint32_t n)
{
    uint8_t *d = dest;

    while( n > 0u ) {
    6b76:	687b      	ldr	r3, [r7, #4]
    6b78:	2b00      	cmp	r3, #0
    6b7a:	d1f0      	bne.n	6b5e <MAC_memcpy+0x12>
    	n--;
        d[n] = src[n];
    }
}
    6b7c:	f107 071c 	add.w	r7, r7, #28
    6b80:	46bd      	mov	sp, r7
    6b82:	bc80      	pop	{r7}
    6b84:	4770      	bx	lr
    6b86:	bf00      	nop

00006b88 <MSS_MAC_FreeTxBuffers>:
 * Tx has completed, mark the buffers that were assigned to the Tx descriptors
 * as free again.
 *
 */
void MSS_MAC_FreeTxBuffers( void )
{
    6b88:	b580      	push	{r7, lr}
    6b8a:	b082      	sub	sp, #8
    6b8c:	af00      	add	r7, sp, #0
	/* Check the buffers have not already been freed in the first of the
	two Tx interrupts - which could potentially happen if the second Tx completed
	during the interrupt for the first Tx. */
	if( g_mss_mac.tx_descriptors[ 0 ].buffer_1 != ( uint32_t ) NULL )
    6b8e:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b96:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6b98:	2b00      	cmp	r3, #0
    6b9a:	d034      	beq.n	6c06 <MSS_MAC_FreeTxBuffers+0x7e>
	{
		if( ( ( (g_mss_mac.tx_descriptors[ 0 ].descriptor_0) & TDES0_OWN) == 0 ) && ( ( (g_mss_mac.tx_descriptors[ 1 ].descriptor_0) & TDES0_OWN) == 0 ) )
    6b9c:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6ba0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ba4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
    6ba6:	2b00      	cmp	r3, #0
    6ba8:	db2d      	blt.n	6c06 <MSS_MAC_FreeTxBuffers+0x7e>
    6baa:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6bae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
    6bb6:	2b00      	cmp	r3, #0
    6bb8:	db25      	blt.n	6c06 <MSS_MAC_FreeTxBuffers+0x7e>
		{
			configASSERT( g_mss_mac.tx_descriptors[ 0 ].buffer_1 == g_mss_mac.tx_descriptors[ 1 ].buffer_1 );
    6bba:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6bbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bc2:	6fda      	ldr	r2, [r3, #124]	; 0x7c
    6bc4:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bcc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
    6bd0:	429a      	cmp	r2, r3
    6bd2:	d009      	beq.n	6be8 <MSS_MAC_FreeTxBuffers+0x60>
    6bd4:	f04f 0328 	mov.w	r3, #40	; 0x28
    6bd8:	f383 8811 	msr	BASEPRI, r3
    6bdc:	f3bf 8f6f 	isb	sy
    6be0:	f3bf 8f4f 	dsb	sy
    6be4:	607b      	str	r3, [r7, #4]
    6be6:	e7fe      	b.n	6be6 <MSS_MAC_FreeTxBuffers+0x5e>
			MAC_release_buffer( ( unsigned char * ) g_mss_mac.tx_descriptors[ 0 ].buffer_1 );
    6be8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6bf0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
    6bf2:	4618      	mov	r0, r3
    6bf4:	f000 f8c8 	bl	6d88 <MAC_release_buffer>
			
			/* Just to mark the fact that the buffer has already been released. */
			g_mss_mac.tx_descriptors[ 0 ].buffer_1 = ( uint32_t ) NULL;
    6bf8:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c00:	f04f 0200 	mov.w	r2, #0
    6c04:	67da      	str	r2, [r3, #124]	; 0x7c
		}
	}
}
    6c06:	f107 0708 	add.w	r7, r7, #8
    6c0a:	46bd      	mov	sp, r7
    6c0c:	bd80      	pop	{r7, pc}
    6c0e:	bf00      	nop

00006c10 <MAC_obtain_buffer>:
 * as in use, then return its address.
 *
 * @return          a pointer to a free buffer.
 */
unsigned char *MAC_obtain_buffer( void )
{
    6c10:	b480      	push	{r7}
    6c12:	b089      	sub	sp, #36	; 0x24
    6c14:	af00      	add	r7, sp, #0
long lIndex, lAttempt = 0, lDescriptor, lBufferIsInUse;
    6c16:	f04f 0300 	mov.w	r3, #0
    6c1a:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
    6c1c:	f04f 0300 	mov.w	r3, #0
    6c20:	617b      	str	r3, [r7, #20]
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6c22:	e096      	b.n	6d52 <MAC_obtain_buffer+0x142>
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6c24:	f04f 0300 	mov.w	r3, #0
    6c28:	607b      	str	r3, [r7, #4]
    6c2a:	e01f      	b.n	6c6c <MAC_obtain_buffer+0x5c>
		{
			if( ucMACBufferInUse[ lIndex ] == pdFALSE )
    6c2c:	687a      	ldr	r2, [r7, #4]
    6c2e:	f642 7320 	movw	r3, #12064	; 0x2f20
    6c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c36:	5c9b      	ldrb	r3, [r3, r2]
    6c38:	2b00      	cmp	r3, #0
    6c3a:	d113      	bne.n	6c64 <MAC_obtain_buffer+0x54>
			{
				pcReturn = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6c3c:	f240 6370 	movw	r3, #1648	; 0x670
    6c40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c44:	687a      	ldr	r2, [r7, #4]
    6c46:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6c4a:	fb01 f202 	mul.w	r2, r1, r2
    6c4e:	4413      	add	r3, r2
    6c50:	617b      	str	r3, [r7, #20]
				ucMACBufferInUse[ lIndex ] = pdTRUE;
    6c52:	687a      	ldr	r2, [r7, #4]
    6c54:	f642 7320 	movw	r3, #12064	; 0x2f20
    6c58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c5c:	f04f 0101 	mov.w	r1, #1
    6c60:	5499      	strb	r1, [r3, r2]
				break;
    6c62:	e006      	b.n	6c72 <MAC_obtain_buffer+0x62>

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
	{
		for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6c64:	687b      	ldr	r3, [r7, #4]
    6c66:	f103 0301 	add.w	r3, r3, #1
    6c6a:	607b      	str	r3, [r7, #4]
    6c6c:	687b      	ldr	r3, [r7, #4]
    6c6e:	2b06      	cmp	r3, #6
    6c70:	dddc      	ble.n	6c2c <MAC_obtain_buffer+0x1c>
				ucMACBufferInUse[ lIndex ] = pdTRUE;
				break;
			}
		}
		
		if( pcReturn == NULL )
    6c72:	697b      	ldr	r3, [r7, #20]
    6c74:	2b00      	cmp	r3, #0
    6c76:	d168      	bne.n	6d4a <MAC_obtain_buffer+0x13a>
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6c78:	f04f 0300 	mov.w	r3, #0
    6c7c:	607b      	str	r3, [r7, #4]
    6c7e:	e061      	b.n	6d44 <MAC_obtain_buffer+0x134>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
    6c80:	f240 6370 	movw	r3, #1648	; 0x670
    6c84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6c88:	687a      	ldr	r2, [r7, #4]
    6c8a:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6c8e:	fb01 f202 	mul.w	r2, r1, r2
    6c92:	4413      	add	r3, r2
    6c94:	61bb      	str	r3, [r7, #24]
				lBufferIsInUse = pdFALSE;
    6c96:	f04f 0300 	mov.w	r3, #0
    6c9a:	613b      	str	r3, [r7, #16]
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6c9c:	f04f 0300 	mov.w	r3, #0
    6ca0:	60fb      	str	r3, [r7, #12]
    6ca2:	e015      	b.n	6cd0 <MAC_obtain_buffer+0xc0>
				{
					if( g_mss_mac.rx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6ca4:	68fa      	ldr	r2, [r7, #12]
    6ca6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6caa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cae:	f102 020a 	add.w	r2, r2, #10
    6cb2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cb6:	4413      	add	r3, r2
    6cb8:	681a      	ldr	r2, [r3, #0]
    6cba:	69bb      	ldr	r3, [r7, #24]
    6cbc:	429a      	cmp	r2, r3
    6cbe:	d103      	bne.n	6cc8 <MAC_obtain_buffer+0xb8>
					{
						/* The buffer is in use by an Rx descriptor. */
						lBufferIsInUse = pdTRUE;
    6cc0:	f04f 0301 	mov.w	r3, #1
    6cc4:	613b      	str	r3, [r7, #16]
						break;
    6cc6:	e006      	b.n	6cd6 <MAC_obtain_buffer+0xc6>
			{
				pcBufferAddress = &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] );
				lBufferIsInUse = pdFALSE;
				
				/* Is the buffer used by an Rx descriptor? */
				for( lDescriptor = 0; lDescriptor < RX_RING_SIZE; lDescriptor++ )
    6cc8:	68fb      	ldr	r3, [r7, #12]
    6cca:	f103 0301 	add.w	r3, r3, #1
    6cce:	60fb      	str	r3, [r7, #12]
    6cd0:	68fb      	ldr	r3, [r7, #12]
    6cd2:	2b04      	cmp	r3, #4
    6cd4:	dde6      	ble.n	6ca4 <MAC_obtain_buffer+0x94>
						lBufferIsInUse = pdTRUE;
						break;
					}
				}
				
				if( lBufferIsInUse != pdTRUE )
    6cd6:	693b      	ldr	r3, [r7, #16]
    6cd8:	2b01      	cmp	r3, #1
    6cda:	d01c      	beq.n	6d16 <MAC_obtain_buffer+0x106>
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6cdc:	f04f 0300 	mov.w	r3, #0
    6ce0:	60fb      	str	r3, [r7, #12]
    6ce2:	e015      	b.n	6d10 <MAC_obtain_buffer+0x100>
					{
						if( g_mss_mac.tx_descriptors[ lDescriptor ].buffer_1 == ( uint32_t ) pcBufferAddress )
    6ce4:	68fa      	ldr	r2, [r7, #12]
    6ce6:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6cea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6cee:	ea4f 1202 	mov.w	r2, r2, lsl #4
    6cf2:	4413      	add	r3, r2
    6cf4:	f103 037c 	add.w	r3, r3, #124	; 0x7c
    6cf8:	681a      	ldr	r2, [r3, #0]
    6cfa:	69bb      	ldr	r3, [r7, #24]
    6cfc:	429a      	cmp	r2, r3
    6cfe:	d103      	bne.n	6d08 <MAC_obtain_buffer+0xf8>
						{
							/* The buffer is in use by an Tx descriptor. */
							lBufferIsInUse = pdTRUE;
    6d00:	f04f 0301 	mov.w	r3, #1
    6d04:	613b      	str	r3, [r7, #16]
							break;
    6d06:	e006      	b.n	6d16 <MAC_obtain_buffer+0x106>
				}
				
				if( lBufferIsInUse != pdTRUE )
				{
					/* Is the buffer used by an Tx descriptor? */
					for( lDescriptor = 0; lDescriptor < TX_RING_SIZE; lDescriptor++ )
    6d08:	68fb      	ldr	r3, [r7, #12]
    6d0a:	f103 0301 	add.w	r3, r3, #1
    6d0e:	60fb      	str	r3, [r7, #12]
    6d10:	68fb      	ldr	r3, [r7, #12]
    6d12:	2b01      	cmp	r3, #1
    6d14:	dde6      	ble.n	6ce4 <MAC_obtain_buffer+0xd4>
				}
				
				/* If the buffer was not found to be in use by either a Tx or an
				Rx descriptor, but the buffer is marked as in use, then mark the
				buffer to be in it's correct state of "not in use". */
				if( ( lBufferIsInUse == pdFALSE ) && ( ucMACBufferInUse[ lIndex ] == pdTRUE ) )
    6d16:	693b      	ldr	r3, [r7, #16]
    6d18:	2b00      	cmp	r3, #0
    6d1a:	d10f      	bne.n	6d3c <MAC_obtain_buffer+0x12c>
    6d1c:	687a      	ldr	r2, [r7, #4]
    6d1e:	f642 7320 	movw	r3, #12064	; 0x2f20
    6d22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d26:	5c9b      	ldrb	r3, [r3, r2]
    6d28:	2b01      	cmp	r3, #1
    6d2a:	d107      	bne.n	6d3c <MAC_obtain_buffer+0x12c>
				{
					ucMACBufferInUse[ lIndex ] = pdFALSE;
    6d2c:	687a      	ldr	r2, [r7, #4]
    6d2e:	f642 7320 	movw	r3, #12064	; 0x2f20
    6d32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6d36:	f04f 0100 	mov.w	r1, #0
    6d3a:	5499      	strb	r1, [r3, r2]
		if( pcReturn == NULL )
		{
			/* Did not find a buffer.  That should not really happen, but could if
			an interrupt was missed.  See if any buffers are marked as in use, but
			are not actually in use. */
			for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6d3c:	687b      	ldr	r3, [r7, #4]
    6d3e:	f103 0301 	add.w	r3, r3, #1
    6d42:	607b      	str	r3, [r7, #4]
    6d44:	687b      	ldr	r3, [r7, #4]
    6d46:	2b06      	cmp	r3, #6
    6d48:	dd9a      	ble.n	6c80 <MAC_obtain_buffer+0x70>
			}
		}
																	
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
    6d4a:	68bb      	ldr	r3, [r7, #8]
    6d4c:	f103 0301 	add.w	r3, r3, #1
    6d50:	60bb      	str	r3, [r7, #8]
unsigned char *pcReturn = NULL;
unsigned char *pcBufferAddress;

	/* Find and return the address of a buffer that is not being used.  Mark
	the buffer as now in use. */
	while( ( lAttempt <= 1 ) && ( pcReturn == NULL ) )
    6d52:	68bb      	ldr	r3, [r7, #8]
    6d54:	2b01      	cmp	r3, #1
    6d56:	dc03      	bgt.n	6d60 <MAC_obtain_buffer+0x150>
    6d58:	697b      	ldr	r3, [r7, #20]
    6d5a:	2b00      	cmp	r3, #0
    6d5c:	f43f af62 	beq.w	6c24 <MAC_obtain_buffer+0x14>
		/* If any buffer states were changed it might be that a buffer can now
		be obtained.  Try again, but only one more time. */
		lAttempt++;
	}
	
	configASSERT( pcReturn );
    6d60:	697b      	ldr	r3, [r7, #20]
    6d62:	2b00      	cmp	r3, #0
    6d64:	d109      	bne.n	6d7a <MAC_obtain_buffer+0x16a>
    6d66:	f04f 0328 	mov.w	r3, #40	; 0x28
    6d6a:	f383 8811 	msr	BASEPRI, r3
    6d6e:	f3bf 8f6f 	isb	sy
    6d72:	f3bf 8f4f 	dsb	sy
    6d76:	61fb      	str	r3, [r7, #28]
    6d78:	e7fe      	b.n	6d78 <MAC_obtain_buffer+0x168>
	return pcReturn;
    6d7a:	697b      	ldr	r3, [r7, #20]
}
    6d7c:	4618      	mov	r0, r3
    6d7e:	f107 0724 	add.w	r7, r7, #36	; 0x24
    6d82:	46bd      	mov	sp, r7
    6d84:	bc80      	pop	{r7}
    6d86:	4770      	bx	lr

00006d88 <MAC_release_buffer>:
/***************************************************************************//**
 * Return a buffer to the list of free buffers, it was in use, but is not now.
 *
 */
void MAC_release_buffer( unsigned char *pucBufferToRelease )
{
    6d88:	b480      	push	{r7}
    6d8a:	b085      	sub	sp, #20
    6d8c:	af00      	add	r7, sp, #0
    6d8e:	6078      	str	r0, [r7, #4]
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6d90:	f04f 0300 	mov.w	r3, #0
    6d94:	60bb      	str	r3, [r7, #8]
    6d96:	e019      	b.n	6dcc <MAC_release_buffer+0x44>
	{
		if( pucBufferToRelease == &( xMACBuffers.ucBuffer[ lIndex ][ 0 ] ) )
    6d98:	f240 6370 	movw	r3, #1648	; 0x670
    6d9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6da0:	68ba      	ldr	r2, [r7, #8]
    6da2:	f44f 61ba 	mov.w	r1, #1488	; 0x5d0
    6da6:	fb01 f202 	mul.w	r2, r1, r2
    6daa:	441a      	add	r2, r3
    6dac:	687b      	ldr	r3, [r7, #4]
    6dae:	429a      	cmp	r2, r3
    6db0:	d108      	bne.n	6dc4 <MAC_release_buffer+0x3c>
		{
			/* This is the buffer in use, mark it as being free. */
			ucMACBufferInUse[ lIndex ] = pdFALSE;
    6db2:	68ba      	ldr	r2, [r7, #8]
    6db4:	f642 7320 	movw	r3, #12064	; 0x2f20
    6db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6dbc:	f04f 0100 	mov.w	r1, #0
    6dc0:	5499      	strb	r1, [r3, r2]
			break;
    6dc2:	e006      	b.n	6dd2 <MAC_release_buffer+0x4a>
{
long lIndex;

	/* uip_buf is going to point to a different buffer - first ensure the buffer
	it is currently pointing to is marked as being free again. */
	for( lIndex = 0; lIndex < macNUM_BUFFERS; lIndex++ )
    6dc4:	68bb      	ldr	r3, [r7, #8]
    6dc6:	f103 0301 	add.w	r3, r3, #1
    6dca:	60bb      	str	r3, [r7, #8]
    6dcc:	68bb      	ldr	r3, [r7, #8]
    6dce:	2b06      	cmp	r3, #6
    6dd0:	dde2      	ble.n	6d98 <MAC_release_buffer+0x10>
			ucMACBufferInUse[ lIndex ] = pdFALSE;
			break;
		}
	}
	
	configASSERT( lIndex < macNUM_BUFFERS );
    6dd2:	68bb      	ldr	r3, [r7, #8]
    6dd4:	2b06      	cmp	r3, #6
    6dd6:	dd09      	ble.n	6dec <MAC_release_buffer+0x64>
    6dd8:	f04f 0328 	mov.w	r3, #40	; 0x28
    6ddc:	f383 8811 	msr	BASEPRI, r3
    6de0:	f3bf 8f6f 	isb	sy
    6de4:	f3bf 8f4f 	dsb	sy
    6de8:	60fb      	str	r3, [r7, #12]
    6dea:	e7fe      	b.n	6dea <MAC_release_buffer+0x62>
}
    6dec:	f107 0714 	add.w	r7, r7, #20
    6df0:	46bd      	mov	sp, r7
    6df2:	bc80      	pop	{r7}
    6df4:	4770      	bx	lr
    6df6:	bf00      	nop

00006df8 <MDIO_management_clock>:
static void
MDIO_management_clock
(
    int32_t clock
)
{
    6df8:	b480      	push	{r7}
    6dfa:	b085      	sub	sp, #20
    6dfc:	af00      	add	r7, sp, #0
    6dfe:	6078      	str	r0, [r7, #4]
	int32_t volatile a;
    
    MAC_BITBAND->CSR9_MDC = (uint32_t)clock;
    6e00:	f240 0300 	movw	r3, #0
    6e04:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6e08:	687a      	ldr	r2, [r7, #4]
    6e0a:	f8c3 2940 	str.w	r2, [r3, #2368]	; 0x940
    
	/* delay for 1us */
	for( a = 0; a < ONEMICROSECOND; a++ ){}
    6e0e:	f04f 0300 	mov.w	r3, #0
    6e12:	60fb      	str	r3, [r7, #12]
    6e14:	e003      	b.n	6e1e <MDIO_management_clock+0x26>
    6e16:	68fb      	ldr	r3, [r7, #12]
    6e18:	f103 0301 	add.w	r3, r3, #1
    6e1c:	60fb      	str	r3, [r7, #12]
    6e1e:	68fb      	ldr	r3, [r7, #12]
    6e20:	2b13      	cmp	r3, #19
    6e22:	d9f8      	bls.n	6e16 <MDIO_management_clock+0x1e>
}
    6e24:	f107 0714 	add.w	r7, r7, #20
    6e28:	46bd      	mov	sp, r7
    6e2a:	bc80      	pop	{r7}
    6e2c:	4770      	bx	lr
    6e2e:	bf00      	nop

00006e30 <MDIO_send_cmd>:
MDIO_send_cmd
(
    uint8_t regad,
    mdio_cmd_t mdio_cmd
)
{
    6e30:	b580      	push	{r7, lr}
    6e32:	b084      	sub	sp, #16
    6e34:	af00      	add	r7, sp, #0
    6e36:	4602      	mov	r2, r0
    6e38:	460b      	mov	r3, r1
    6e3a:	71fa      	strb	r2, [r7, #7]
    6e3c:	71bb      	strb	r3, [r7, #6]
    int32_t i;
    uint16_t mask, data;

    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;
    6e3e:	f240 0300 	movw	r3, #0
    6e42:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6e46:	f04f 0201 	mov.w	r2, #1
    6e4a:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    6e4e:	f240 0300 	movw	r3, #0
    6e52:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6e56:	f04f 0201 	mov.w	r2, #1
    6e5a:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6e5e:	f04f 0300 	mov.w	r3, #0
    6e62:	60bb      	str	r3, [r7, #8]
    6e64:	e00b      	b.n	6e7e <MDIO_send_cmd+0x4e>
    	MDIO_management_clock( 0 );
    6e66:	f04f 0000 	mov.w	r0, #0
    6e6a:	f7ff ffc5 	bl	6df8 <MDIO_management_clock>
    	MDIO_management_clock( 1 );
    6e6e:	f04f 0001 	mov.w	r0, #1
    6e72:	f7ff ffc1 	bl	6df8 <MDIO_management_clock>
    /* enable MII output */
    MAC_BITBAND->CSR9_MDEN = 1;

    /* send 32 1's preamble */
    MAC_BITBAND->CSR9_MDO = 1;
    for (i = 0; i < PREAMBLECOUNT; i++) {
    6e76:	68bb      	ldr	r3, [r7, #8]
    6e78:	f103 0301 	add.w	r3, r3, #1
    6e7c:	60bb      	str	r3, [r7, #8]
    6e7e:	68bb      	ldr	r3, [r7, #8]
    6e80:	2b1f      	cmp	r3, #31
    6e82:	d9f0      	bls.n	6e66 <MDIO_send_cmd+0x36>
    	MDIO_management_clock( 0 );
    	MDIO_management_clock( 1 );
    }

    /* calculate data bits */
    data = MDIO_START |
    6e84:	79bb      	ldrb	r3, [r7, #6]
    6e86:	2b00      	cmp	r3, #0
    6e88:	d102      	bne.n	6e90 <MDIO_send_cmd+0x60>
    6e8a:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
    6e8e:	e001      	b.n	6e94 <MDIO_send_cmd+0x64>
    6e90:	f245 0202 	movw	r2, #20482	; 0x5002
    6e94:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    6e98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6e9c:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
    6ea0:	ea4f 13c3 	mov.w	r3, r3, lsl #7
    6ea4:	b29b      	uxth	r3, r3
    6ea6:	f403 6378 	and.w	r3, r3, #3968	; 0xf80
    6eaa:	ea42 0303 	orr.w	r3, r2, r3
    6eae:	b29a      	uxth	r2, r3
    6eb0:	79fb      	ldrb	r3, [r7, #7]
    6eb2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    6eb6:	b29b      	uxth	r3, r3
    6eb8:	f003 037c 	and.w	r3, r3, #124	; 0x7c
    6ebc:	ea42 0303 	orr.w	r3, r2, r3
    6ec0:	81fb      	strh	r3, [r7, #14]
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6ec2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6ec6:	81bb      	strh	r3, [r7, #12]
    6ec8:	e02b      	b.n	6f22 <MDIO_send_cmd+0xf2>
    {
        if ((mask == 0x2) && (mdio_cmd == MDIO_CMD_READ)) {
    6eca:	89bb      	ldrh	r3, [r7, #12]
    6ecc:	2b02      	cmp	r3, #2
    6ece:	d10a      	bne.n	6ee6 <MDIO_send_cmd+0xb6>
    6ed0:	79bb      	ldrb	r3, [r7, #6]
    6ed2:	2b00      	cmp	r3, #0
    6ed4:	d107      	bne.n	6ee6 <MDIO_send_cmd+0xb6>
    		/* enable MII input */
            MAC_BITBAND->CSR9_MDEN = 0;
    6ed6:	f240 0300 	movw	r3, #0
    6eda:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6ede:	f04f 0200 	mov.w	r2, #0
    6ee2:	f8c3 2948 	str.w	r2, [r3, #2376]	; 0x948
        }

    	MDIO_management_clock( 0 );
    6ee6:	f04f 0000 	mov.w	r0, #0
    6eea:	f7ff ff85 	bl	6df8 <MDIO_management_clock>

        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6eee:	f240 0300 	movw	r3, #0
    6ef2:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6ef6:	89b9      	ldrh	r1, [r7, #12]
    6ef8:	89fa      	ldrh	r2, [r7, #14]
    6efa:	ea01 0202 	and.w	r2, r1, r2
    6efe:	b292      	uxth	r2, r2
    6f00:	2a00      	cmp	r2, #0
    6f02:	d002      	beq.n	6f0a <MDIO_send_cmd+0xda>
    6f04:	f04f 0201 	mov.w	r2, #1
    6f08:	e001      	b.n	6f0e <MDIO_send_cmd+0xde>
    6f0a:	f04f 0200 	mov.w	r2, #0
    6f0e:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944
        
    	MDIO_management_clock( 1 );
    6f12:	f04f 0001 	mov.w	r0, #1
    6f16:	f7ff ff6f 	bl	6df8 <MDIO_management_clock>
    	(( mdio_cmd == MDIO_CMD_READ ) ? MDIO_READ : MDIO_WRITE ) |
    	((g_mss_mac.phy_address << MDIO_ADDR_OFFSET) & MDIO_ADDR_MASK) |
    	((regad << MDIO_REG_ADDR_OFFSET) & MDIO_REG_ADDR_MASK);

    /* sent out */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6f1a:	89bb      	ldrh	r3, [r7, #12]
    6f1c:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6f20:	81bb      	strh	r3, [r7, #12]
    6f22:	89bb      	ldrh	r3, [r7, #12]
    6f24:	2b00      	cmp	r3, #0
    6f26:	d1d0      	bne.n	6eca <MDIO_send_cmd+0x9a>
        /* prepare MDO */
        MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
        
    	MDIO_management_clock( 1 );
    }
}
    6f28:	f107 0710 	add.w	r7, r7, #16
    6f2c:	46bd      	mov	sp, r7
    6f2e:	bd80      	pop	{r7, pc}

00006f30 <MDIO_read>:
static uint16_t
MDIO_read
(
    uint8_t regad
)
{
    6f30:	b580      	push	{r7, lr}
    6f32:	b084      	sub	sp, #16
    6f34:	af00      	add	r7, sp, #0
    6f36:	4603      	mov	r3, r0
    6f38:	71fb      	strb	r3, [r7, #7]
    uint16_t mask;
    uint16_t data;

    MDIO_send_cmd( regad, MDIO_CMD_READ);
    6f3a:	79fb      	ldrb	r3, [r7, #7]
    6f3c:	4618      	mov	r0, r3
    6f3e:	f04f 0100 	mov.w	r1, #0
    6f42:	f7ff ff75 	bl	6e30 <MDIO_send_cmd>

    /* read data */
    data = 0;
    6f46:	f04f 0300 	mov.w	r3, #0
    6f4a:	81fb      	strh	r3, [r7, #14]
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6f4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6f50:	81bb      	strh	r3, [r7, #12]
    6f52:	e018      	b.n	6f86 <MDIO_read+0x56>
    {
    	MDIO_management_clock( 0 );
    6f54:	f04f 0000 	mov.w	r0, #0
    6f58:	f7ff ff4e 	bl	6df8 <MDIO_management_clock>

        /* read MDI */
        if(MAC_BITBAND-> CSR9_MDI != 0){
    6f5c:	f240 0300 	movw	r3, #0
    6f60:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6f64:	f8d3 394c 	ldr.w	r3, [r3, #2380]	; 0x94c
    6f68:	2b00      	cmp	r3, #0
    6f6a:	d004      	beq.n	6f76 <MDIO_read+0x46>
            data |= mask;
    6f6c:	89fa      	ldrh	r2, [r7, #14]
    6f6e:	89bb      	ldrh	r3, [r7, #12]
    6f70:	ea42 0303 	orr.w	r3, r2, r3
    6f74:	81fb      	strh	r3, [r7, #14]
        }

    	MDIO_management_clock( 1 );
    6f76:	f04f 0001 	mov.w	r0, #1
    6f7a:	f7ff ff3d 	bl	6df8 <MDIO_management_clock>

    MDIO_send_cmd( regad, MDIO_CMD_READ);

    /* read data */
    data = 0;
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6f7e:	89bb      	ldrh	r3, [r7, #12]
    6f80:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6f84:	81bb      	strh	r3, [r7, #12]
    6f86:	89bb      	ldrh	r3, [r7, #12]
    6f88:	2b00      	cmp	r3, #0
    6f8a:	d1e3      	bne.n	6f54 <MDIO_read+0x24>
        }

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    6f8c:	f04f 0000 	mov.w	r0, #0
    6f90:	f7ff ff32 	bl	6df8 <MDIO_management_clock>

    return data;
    6f94:	89fb      	ldrh	r3, [r7, #14]
}
    6f96:	4618      	mov	r0, r3
    6f98:	f107 0710 	add.w	r7, r7, #16
    6f9c:	46bd      	mov	sp, r7
    6f9e:	bd80      	pop	{r7, pc}

00006fa0 <MDIO_write>:
MDIO_write
(
    uint8_t regad,
    uint16_t data
)
{
    6fa0:	b580      	push	{r7, lr}
    6fa2:	b084      	sub	sp, #16
    6fa4:	af00      	add	r7, sp, #0
    6fa6:	4602      	mov	r2, r0
    6fa8:	460b      	mov	r3, r1
    6faa:	71fa      	strb	r2, [r7, #7]
    6fac:	80bb      	strh	r3, [r7, #4]
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);
    6fae:	79fb      	ldrb	r3, [r7, #7]
    6fb0:	4618      	mov	r0, r3
    6fb2:	f04f 0101 	mov.w	r1, #1
    6fb6:	f7ff ff3b 	bl	6e30 <MDIO_send_cmd>

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6fba:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    6fbe:	81fb      	strh	r3, [r7, #14]
    6fc0:	e01d      	b.n	6ffe <MDIO_write+0x5e>
    {
    	MDIO_management_clock( 0 );
    6fc2:	f04f 0000 	mov.w	r0, #0
    6fc6:	f7ff ff17 	bl	6df8 <MDIO_management_clock>

        /* prepare MDO */
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);
    6fca:	f240 0300 	movw	r3, #0
    6fce:	f2c4 2306 	movt	r3, #16902	; 0x4206
    6fd2:	89f9      	ldrh	r1, [r7, #14]
    6fd4:	88ba      	ldrh	r2, [r7, #4]
    6fd6:	ea01 0202 	and.w	r2, r1, r2
    6fda:	b292      	uxth	r2, r2
    6fdc:	2a00      	cmp	r2, #0
    6fde:	d002      	beq.n	6fe6 <MDIO_write+0x46>
    6fe0:	f04f 0201 	mov.w	r2, #1
    6fe4:	e001      	b.n	6fea <MDIO_write+0x4a>
    6fe6:	f04f 0200 	mov.w	r2, #0
    6fea:	f8c3 2944 	str.w	r2, [r3, #2372]	; 0x944

    	MDIO_management_clock( 1 );
    6fee:	f04f 0001 	mov.w	r0, #1
    6ff2:	f7ff ff01 	bl	6df8 <MDIO_management_clock>
    uint16_t mask;

    MDIO_send_cmd(regad, MDIO_CMD_WRITE);

    /* write data */
    for( mask = 0x00008000L; mask>0; mask >>= 1 )
    6ff6:	89fb      	ldrh	r3, [r7, #14]
    6ff8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    6ffc:	81fb      	strh	r3, [r7, #14]
    6ffe:	89fb      	ldrh	r3, [r7, #14]
    7000:	2b00      	cmp	r3, #0
    7002:	d1de      	bne.n	6fc2 <MDIO_write+0x22>
    	MAC_BITBAND->CSR9_MDO = (uint32_t)((mask & data) != 0 ? 1UL : 0UL);

    	MDIO_management_clock( 1 );
    }

    MDIO_management_clock( 0 );
    7004:	f04f 0000 	mov.w	r0, #0
    7008:	f7ff fef6 	bl	6df8 <MDIO_management_clock>
}
    700c:	f107 0710 	add.w	r7, r7, #16
    7010:	46bd      	mov	sp, r7
    7012:	bd80      	pop	{r7, pc}

00007014 <PHY_probe>:
 * Probe used PHY.
 *
 * return	PHY address. If PHY don't fount, returns 255.
 */
uint8_t PHY_probe( void )
{
    7014:	b580      	push	{r7, lr}
    7016:	b082      	sub	sp, #8
    7018:	af00      	add	r7, sp, #0
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
    701a:	f04f 0300 	mov.w	r3, #0
    701e:	717b      	strb	r3, [r7, #5]
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    7020:	f04f 0300 	mov.w	r3, #0
    7024:	713b      	strb	r3, [r7, #4]
    7026:	e01e      	b.n	7066 <PHY_probe+0x52>
		g_mss_mac.phy_address = phy;
    7028:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    702c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7030:	793a      	ldrb	r2, [r7, #4]
    7032:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8

        reg = MDIO_read( PHYREG_PHYID1R );
    7036:	f04f 0002 	mov.w	r0, #2
    703a:	f7ff ff79 	bl	6f30 <MDIO_read>
    703e:	4603      	mov	r3, r0
    7040:	80fb      	strh	r3, [r7, #6]

        if ((reg != 0x0000ffffUL) && (reg != 0x00000000UL)) {
    7042:	88fa      	ldrh	r2, [r7, #6]
    7044:	f64f 73ff 	movw	r3, #65535	; 0xffff
    7048:	429a      	cmp	r2, r3
    704a:	d008      	beq.n	705e <PHY_probe+0x4a>
    704c:	88fb      	ldrh	r3, [r7, #6]
    704e:	2b00      	cmp	r3, #0
    7050:	d005      	beq.n	705e <PHY_probe+0x4a>
        	phy_found = 1;
    7052:	f04f 0301 	mov.w	r3, #1
    7056:	717b      	strb	r3, [r7, #5]
        	phy = MSS_PHY_ADDRESS_MAX + 1;
    7058:	f04f 0320 	mov.w	r3, #32
    705c:	713b      	strb	r3, [r7, #4]
	uint8_t phy;
	uint8_t phy_found;
	uint16_t reg;

	phy_found = 0;
	for (phy = MSS_PHY_ADDRESS_MIN; phy <= MSS_PHY_ADDRESS_MAX; phy++) {
    705e:	793b      	ldrb	r3, [r7, #4]
    7060:	f103 0301 	add.w	r3, r3, #1
    7064:	713b      	strb	r3, [r7, #4]
    7066:	793b      	ldrb	r3, [r7, #4]
    7068:	2b1f      	cmp	r3, #31
    706a:	d9dd      	bls.n	7028 <PHY_probe+0x14>
        	phy_found = 1;
        	phy = MSS_PHY_ADDRESS_MAX + 1;
        }
    }

    if( phy_found == 0 ) {
    706c:	797b      	ldrb	r3, [r7, #5]
    706e:	2b00      	cmp	r3, #0
    7070:	d107      	bne.n	7082 <PHY_probe+0x6e>
    	g_mss_mac.phy_address = MSS_PHY_ADDRESS_AUTO_DETECT;
    7072:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    7076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    707a:	f04f 32ff 	mov.w	r2, #4294967295
    707e:	f883 20e8 	strb.w	r2, [r3, #232]	; 0xe8
    }
    return g_mss_mac.phy_address;
    7082:	f64a 23dc 	movw	r3, #43740	; 0xaadc
    7086:	f2c2 0300 	movt	r3, #8192	; 0x2000
    708a:	f893 30e8 	ldrb.w	r3, [r3, #232]	; 0xe8
}
    708e:	4618      	mov	r0, r3
    7090:	f107 0708 	add.w	r7, r7, #8
    7094:	46bd      	mov	sp, r7
    7096:	bd80      	pop	{r7, pc}

00007098 <PHY_reset>:

/***************************************************************************//**
 * Resets the PHY.
 */
void PHY_reset( void )
{
    7098:	b580      	push	{r7, lr}
    709a:	af00      	add	r7, sp, #0
	MDIO_write( PHYREG_MIIMCR, MIIMCR_RESET );
    709c:	f04f 0000 	mov.w	r0, #0
    70a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    70a4:	f7ff ff7c 	bl	6fa0 <MDIO_write>
	MDIO_write( PHYREG_MIIMCR,
    70a8:	f04f 0000 	mov.w	r0, #0
    70ac:	f44f 5194 	mov.w	r1, #4736	; 0x1280
    70b0:	f7ff ff76 	bl	6fa0 <MDIO_write>
		MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		MIIMCR_COLLISION_TEST );
}
    70b4:	bd80      	pop	{r7, pc}
    70b6:	bf00      	nop

000070b8 <PHY_auto_negotiate>:

/***************************************************************************//**
 * Restarts PHY auto-negotiation and wait until it's over.
 */
void PHY_auto_negotiate( void )
{
    70b8:	b580      	push	{r7, lr}
    70ba:	b082      	sub	sp, #8
    70bc:	af00      	add	r7, sp, #0
	uint16_t reg;

	reg = MDIO_read( PHYREG_MIIMCR );
    70be:	f04f 0000 	mov.w	r0, #0
    70c2:	f7ff ff35 	bl	6f30 <MDIO_read>
    70c6:	4603      	mov	r3, r0
    70c8:	80fb      	strh	r3, [r7, #6]
	MDIO_write( PHYREG_MIIMCR,
    70ca:	88fb      	ldrh	r3, [r7, #6]
    70cc:	f443 5390 	orr.w	r3, r3, #4608	; 0x1200
    70d0:	b29b      	uxth	r3, r3
    70d2:	f04f 0000 	mov.w	r0, #0
    70d6:	4619      	mov	r1, r3
    70d8:	f7ff ff62 	bl	6fa0 <MDIO_write>
		(uint16_t)( MIIMCR_ENABLE_AUTONEGOTIATION |
		MIIMCR_RESTART_AUTONEGOTIATION |
		reg) );

	for( ;; ) {
		reg = MDIO_read( PHYREG_MIIMSR );
    70dc:	f04f 0001 	mov.w	r0, #1
    70e0:	f7ff ff26 	bl	6f30 <MDIO_read>
    70e4:	4603      	mov	r3, r0
    70e6:	80fb      	strh	r3, [r7, #6]
		if( (reg & MIIMSR_ANC) != 0 ) {
    70e8:	88fb      	ldrh	r3, [r7, #6]
    70ea:	f003 0320 	and.w	r3, r3, #32
    70ee:	2b00      	cmp	r3, #0
    70f0:	d104      	bne.n	70fc <PHY_auto_negotiate+0x44>
			break;
		} else {
			vTaskDelay( 200 );
    70f2:	f04f 00c8 	mov.w	r0, #200	; 0xc8
    70f6:	f009 fe69 	bl	10dcc <vTaskDelay>
		}
	}
    70fa:	e7ef      	b.n	70dc <PHY_auto_negotiate+0x24>
}
    70fc:	bf00      	nop
    70fe:	f107 0708 	add.w	r7, r7, #8
    7102:	46bd      	mov	sp, r7
    7104:	bd80      	pop	{r7, pc}
    7106:	bf00      	nop

00007108 <PHY_link_status>:
 * Returns link status.
 *
 * @return          #MAC_LINK_STATUS_LINK if link is up.
 */
uint8_t PHY_link_status( void )
{
    7108:	b580      	push	{r7, lr}
    710a:	b082      	sub	sp, #8
    710c:	af00      	add	r7, sp, #0
	uint8_t retval = 0;
    710e:	f04f 0300 	mov.w	r3, #0
    7112:	71fb      	strb	r3, [r7, #7]
	if(( MDIO_read( PHYREG_MIIMSR ) & MIIMSR_LINK ) != 0 ){
    7114:	f04f 0001 	mov.w	r0, #1
    7118:	f7ff ff0a 	bl	6f30 <MDIO_read>
    711c:	4603      	mov	r3, r0
    711e:	f003 0304 	and.w	r3, r3, #4
    7122:	2b00      	cmp	r3, #0
    7124:	d002      	beq.n	712c <PHY_link_status+0x24>
		retval = MSS_MAC_LINK_STATUS_LINK;
    7126:	f04f 0301 	mov.w	r3, #1
    712a:	71fb      	strb	r3, [r7, #7]
	}
	return retval;
    712c:	79fb      	ldrb	r3, [r7, #7]
}
    712e:	4618      	mov	r0, r3
    7130:	f107 0708 	add.w	r7, r7, #8
    7134:	46bd      	mov	sp, r7
    7136:	bd80      	pop	{r7, pc}

00007138 <PHY_link_type>:
 * @return          the logical OR of the following values:
 *      #MAC_LINK_STATUS_100MB   - Connection is 100Mb
 *      #MAC_LINK_STATUS_FDX     - Connection is full duplex
 */
uint8_t PHY_link_type( void )
{
    7138:	b580      	push	{r7, lr}
    713a:	b082      	sub	sp, #8
    713c:	af00      	add	r7, sp, #0
	uint16_t diagnostic;
	uint8_t type = 0;
    713e:	f04f 0300 	mov.w	r3, #0
    7142:	71fb      	strb	r3, [r7, #7]

	diagnostic = MDIO_read( PHYREG_DR );
    7144:	f04f 0012 	mov.w	r0, #18
    7148:	f7ff fef2 	bl	6f30 <MDIO_read>
    714c:	4603      	mov	r3, r0
    714e:	80bb      	strh	r3, [r7, #4]

    if( (diagnostic & DR_DPLX) != 0 ) {
    7150:	88bb      	ldrh	r3, [r7, #4]
    7152:	f403 6300 	and.w	r3, r3, #2048	; 0x800
    7156:	2b00      	cmp	r3, #0
    7158:	d002      	beq.n	7160 <PHY_link_type+0x28>
    	type = MSS_MAC_LINK_STATUS_FDX;
    715a:	f04f 0304 	mov.w	r3, #4
    715e:	71fb      	strb	r3, [r7, #7]
    }

    if( (diagnostic & DR_DATA_RATE) != 0 ) {
    7160:	88bb      	ldrh	r3, [r7, #4]
    7162:	f403 6380 	and.w	r3, r3, #1024	; 0x400
    7166:	2b00      	cmp	r3, #0
    7168:	d003      	beq.n	7172 <PHY_link_type+0x3a>
    	type |= MSS_MAC_LINK_STATUS_100MB;
    716a:	79fb      	ldrb	r3, [r7, #7]
    716c:	f043 0302 	orr.w	r3, r3, #2
    7170:	71fb      	strb	r3, [r7, #7]
    }

    return type;
    7172:	79fb      	ldrb	r3, [r7, #7]
}
    7174:	4618      	mov	r0, r3
    7176:	f107 0708 	add.w	r7, r7, #8
    717a:	46bd      	mov	sp, r7
    717c:	bd80      	pop	{r7, pc}
    717e:	bf00      	nop

00007180 <PHY_set_link_type>:
void
PHY_set_link_type
(
    uint8_t type
)
{
    7180:	b580      	push	{r7, lr}
    7182:	b084      	sub	sp, #16
    7184:	af00      	add	r7, sp, #0
    7186:	4603      	mov	r3, r0
    7188:	71fb      	strb	r3, [r7, #7]
	uint16_t reg;

	reg = MDIO_read( PHYREG_ANAR );
    718a:	f04f 0004 	mov.w	r0, #4
    718e:	f7ff fecf 	bl	6f30 <MDIO_read>
    7192:	4603      	mov	r3, r0
    7194:	81fb      	strh	r3, [r7, #14]
	reg |= ANAR_100FD | ANAR_100HD | ANAR_10FD | ANAR_10HD;
    7196:	89fb      	ldrh	r3, [r7, #14]
    7198:	f443 73f0 	orr.w	r3, r3, #480	; 0x1e0
    719c:	81fb      	strh	r3, [r7, #14]

	if( (type & MSS_MAC_LINK_STATUS_100MB) == 0 ) {
    719e:	79fb      	ldrb	r3, [r7, #7]
    71a0:	f003 0302 	and.w	r3, r3, #2
    71a4:	2b00      	cmp	r3, #0
    71a6:	d103      	bne.n	71b0 <PHY_set_link_type+0x30>
		reg &= ~(ANAR_100FD | ANAR_100HD);
    71a8:	89fb      	ldrh	r3, [r7, #14]
    71aa:	f423 73c0 	bic.w	r3, r3, #384	; 0x180
    71ae:	81fb      	strh	r3, [r7, #14]
	}

	if( (type & MSS_MAC_LINK_STATUS_FDX) == 0 ) {
    71b0:	79fb      	ldrb	r3, [r7, #7]
    71b2:	f003 0304 	and.w	r3, r3, #4
    71b6:	2b00      	cmp	r3, #0
    71b8:	d103      	bne.n	71c2 <PHY_set_link_type+0x42>
		reg &= ~(ANAR_100FD | ANAR_10FD);
    71ba:	89fb      	ldrh	r3, [r7, #14]
    71bc:	f423 73a0 	bic.w	r3, r3, #320	; 0x140
    71c0:	81fb      	strh	r3, [r7, #14]
	}

	MDIO_write( PHYREG_ANAR, reg );
    71c2:	89fb      	ldrh	r3, [r7, #14]
    71c4:	f04f 0004 	mov.w	r0, #4
    71c8:	4619      	mov	r1, r3
    71ca:	f7ff fee9 	bl	6fa0 <MDIO_write>
}
    71ce:	f107 0710 	add.w	r7, r7, #16
    71d2:	46bd      	mov	sp, r7
    71d4:	bd80      	pop	{r7, pc}
    71d6:	bf00      	nop

000071d8 <PHY_set_loopback>:
uint16_t
PHY_set_loopback
(
   uint8_t enable
)
{
    71d8:	b580      	push	{r7, lr}
    71da:	b084      	sub	sp, #16
    71dc:	af00      	add	r7, sp, #0
    71de:	4603      	mov	r3, r0
    71e0:	71fb      	strb	r3, [r7, #7]

	uint16_t reg = 0;   
    71e2:	f04f 0300 	mov.w	r3, #0
    71e6:	81fb      	strh	r3, [r7, #14]
	

	reg = MDIO_read( PHYREG_MIIMCR );
    71e8:	f04f 0000 	mov.w	r0, #0
    71ec:	f7ff fea0 	bl	6f30 <MDIO_read>
    71f0:	4603      	mov	r3, r0
    71f2:	81fb      	strh	r3, [r7, #14]
	// If set to one we need to set the LOCAL Phy loopback
	if(enable == 1)
    71f4:	79fb      	ldrb	r3, [r7, #7]
    71f6:	2b01      	cmp	r3, #1
    71f8:	d104      	bne.n	7204 <PHY_set_loopback+0x2c>
		reg |= MIIMCR_LOOPBACK;
    71fa:	89fb      	ldrh	r3, [r7, #14]
    71fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    7200:	81fb      	strh	r3, [r7, #14]
    7202:	e003      	b.n	720c <PHY_set_loopback+0x34>
	else // else we want to clear the bit..
		reg ^= MIIMCR_LOOPBACK;
    7204:	89fb      	ldrh	r3, [r7, #14]
    7206:	f483 4380 	eor.w	r3, r3, #16384	; 0x4000
    720a:	81fb      	strh	r3, [r7, #14]
	
	
	MDIO_write( PHYREG_MIIMCR,reg );
    720c:	89fb      	ldrh	r3, [r7, #14]
    720e:	f04f 0000 	mov.w	r0, #0
    7212:	4619      	mov	r1, r3
    7214:	f7ff fec4 	bl	6fa0 <MDIO_write>
	reg = MDIO_read( PHYREG_MIIMCR );
    7218:	f04f 0000 	mov.w	r0, #0
    721c:	f7ff fe88 	bl	6f30 <MDIO_read>
    7220:	4603      	mov	r3, r0
    7222:	81fb      	strh	r3, [r7, #14]
	
	return reg;
    7224:	89fb      	ldrh	r3, [r7, #14]
	
}
    7226:	4618      	mov	r0, r3
    7228:	f107 0710 	add.w	r7, r7, #16
    722c:	46bd      	mov	sp, r7
    722e:	bd80      	pop	{r7, pc}

00007230 <ACE_get_channel_type>:
channel_type_t
ACE_get_channel_type
(
    ace_channel_handle_t    channel_handle
)
{
    7230:	b480      	push	{r7}
    7232:	b085      	sub	sp, #20
    7234:	af00      	add	r7, sp, #0
    7236:	4603      	mov	r3, r0
    7238:	71fb      	strb	r3, [r7, #7]
    channel_type_t channel_type = VOLTAGE;
    723a:	f04f 0300 	mov.w	r3, #0
    723e:	73fb      	strb	r3, [r7, #15]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7240:	79fb      	ldrb	r3, [r7, #7]
    7242:	2b06      	cmp	r3, #6
    7244:	d900      	bls.n	7248 <ACE_get_channel_type+0x18>
    7246:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    7248:	79fb      	ldrb	r3, [r7, #7]
    724a:	2b06      	cmp	r3, #6
    724c:	d807      	bhi.n	725e <ACE_get_channel_type+0x2e>
    {
        channel_type = channel_type_lut_h[channel_handle];
    724e:	79fa      	ldrb	r2, [r7, #7]
    7250:	f642 7334 	movw	r3, #12084	; 0x2f34
    7254:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7258:	5c9b      	ldrb	r3, [r3, r2]
    725a:	73fb      	strb	r3, [r7, #15]
    725c:	e002      	b.n	7264 <ACE_get_channel_type+0x34>
    }
    else
    {
        channel_type = VOLTAGE;
    725e:	f04f 0300 	mov.w	r3, #0
    7262:	73fb      	strb	r3, [r7, #15]
    }
    
    return channel_type;
    7264:	7bfb      	ldrb	r3, [r7, #15]
}
    7266:	4618      	mov	r0, r3
    7268:	f107 0714 	add.w	r7, r7, #20
    726c:	46bd      	mov	sp, r7
    726e:	bc80      	pop	{r7}
    7270:	4770      	bx	lr
    7272:	bf00      	nop

00007274 <ACE_convert_adc_input_to_mV>:
uint32_t ACE_convert_adc_input_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7274:	b480      	push	{r7}
    7276:	b085      	sub	sp, #20
    7278:	af00      	add	r7, sp, #0
    727a:	4602      	mov	r2, r0
    727c:	460b      	mov	r3, r1
    727e:	71fa      	strb	r2, [r7, #7]
    7280:	80bb      	strh	r3, [r7, #4]
    uint32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7282:	79fa      	ldrb	r2, [r7, #7]
    7284:	f240 0350 	movw	r3, #80	; 0x50
    7288:	f2c2 0300 	movt	r3, #8192	; 0x2000
    728c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7290:	4413      	add	r3, r2
    7292:	791b      	ldrb	r3, [r3, #4]
    7294:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7296:	7bbb      	ldrb	r3, [r7, #14]
    7298:	ea4f 1313 	mov.w	r3, r3, lsr #4
    729c:	73fb      	strb	r3, [r7, #15]
    voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / g_ace_adc_config[adc_id].adc_resolution;
    729e:	7bfb      	ldrb	r3, [r7, #15]
    72a0:	f240 0248 	movw	r2, #72	; 0x48
    72a4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    72a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    72ac:	4413      	add	r3, r2
    72ae:	885b      	ldrh	r3, [r3, #2]
    72b0:	88ba      	ldrh	r2, [r7, #4]
    72b2:	fb02 f203 	mul.w	r2, r2, r3
    72b6:	7bf9      	ldrb	r1, [r7, #15]
    72b8:	f240 0348 	movw	r3, #72	; 0x48
    72bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    72c0:	f833 3021 	ldrh.w	r3, [r3, r1, lsl #2]
    72c4:	fbb2 f3f3 	udiv	r3, r2, r3
    72c8:	60bb      	str	r3, [r7, #8]
    
    return voltage;
    72ca:	68bb      	ldr	r3, [r7, #8]
}
    72cc:	4618      	mov	r0, r3
    72ce:	f107 0714 	add.w	r7, r7, #20
    72d2:	46bd      	mov	sp, r7
    72d4:	bc80      	pop	{r7}
    72d6:	4770      	bx	lr

000072d8 <ace_init_convert>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ace_init_convert(void)
{
    72d8:	b480      	push	{r7}
    72da:	b087      	sub	sp, #28
    72dc:	af00      	add	r7, sp, #0
    uint8_t abps_idx;
    int32_t channel;
    uint32_t saved_pc2_ctrl;
    
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    72de:	f240 0300 	movw	r3, #0
    72e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    72e6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    72ea:	60fb      	str	r3, [r7, #12]
    ACE->PC2_CTRL = 0u;
    72ec:	f240 0300 	movw	r3, #0
    72f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    72f4:	f04f 0200 	mov.w	r2, #0
    72f8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    72fc:	f04f 0300 	mov.w	r3, #0
    7300:	71fb      	strb	r3, [r7, #7]
    7302:	e039      	b.n	7378 <ace_init_convert+0xa0>
    {
        uint8_t quad_id;
        uint8_t acb_config_byte;
        uint8_t channel_is_abps2;
        
        quad_id = abps_idx / 2u;
    7304:	79fb      	ldrb	r3, [r7, #7]
    7306:	ea4f 0353 	mov.w	r3, r3, lsr #1
    730a:	747b      	strb	r3, [r7, #17]
        acb_config_byte = ACE->ACB_DATA[quad_id].b8;
    730c:	f240 0200 	movw	r2, #0
    7310:	f2c4 0202 	movt	r2, #16386	; 0x4002
    7314:	7c79      	ldrb	r1, [r7, #17]
    7316:	460b      	mov	r3, r1
    7318:	ea4f 0343 	mov.w	r3, r3, lsl #1
    731c:	440b      	add	r3, r1
    731e:	ea4f 1303 	mov.w	r3, r3, lsl #4
    7322:	4413      	add	r3, r2
    7324:	f503 7308 	add.w	r3, r3, #544	; 0x220
    7328:	791b      	ldrb	r3, [r3, #4]
    732a:	74bb      	strb	r3, [r7, #18]
        channel_is_abps2 = abps_idx & 0x01u;
    732c:	79fb      	ldrb	r3, [r7, #7]
    732e:	f003 0301 	and.w	r3, r3, #1
    7332:	74fb      	strb	r3, [r7, #19]
        if(channel_is_abps2)
    7334:	7cfb      	ldrb	r3, [r7, #19]
    7336:	2b00      	cmp	r3, #0
    7338:	d00d      	beq.n	7356 <ace_init_convert+0x7e>
        {
            /* ABPS2 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 5u) & 0x03u;
    733a:	79f9      	ldrb	r1, [r7, #7]
    733c:	7cbb      	ldrb	r3, [r7, #18]
    733e:	ea4f 1353 	mov.w	r3, r3, lsr #5
    7342:	b2db      	uxtb	r3, r3
    7344:	461a      	mov	r2, r3
    7346:	f002 0203 	and.w	r2, r2, #3
    734a:	f642 7328 	movw	r3, #12072	; 0x2f28
    734e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7352:	545a      	strb	r2, [r3, r1]
    7354:	e00c      	b.n	7370 <ace_init_convert+0x98>
        }
        else
        {
            /* ABPS1 */
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
    7356:	79f9      	ldrb	r1, [r7, #7]
    7358:	7cbb      	ldrb	r3, [r7, #18]
    735a:	ea4f 0353 	mov.w	r3, r3, lsr #1
    735e:	b2db      	uxtb	r3, r3
    7360:	461a      	mov	r2, r3
    7362:	f002 0203 	and.w	r2, r2, #3
    7366:	f642 7328 	movw	r3, #12072	; 0x2f28
    736a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    736e:	545a      	strb	r2, [r3, r1]
    /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
    saved_pc2_ctrl = ACE->PC2_CTRL;
    ACE->PC2_CTRL = 0u;
    
    /* Populate the g_gdec_lut look-up table. */
    for(abps_idx = 0u; abps_idx < MAX_NB_OF_APBS; ++abps_idx)
    7370:	79fb      	ldrb	r3, [r7, #7]
    7372:	f103 0301 	add.w	r3, r3, #1
    7376:	71fb      	strb	r3, [r7, #7]
    7378:	79fb      	ldrb	r3, [r7, #7]
    737a:	2b09      	cmp	r3, #9
    737c:	d9c2      	bls.n	7304 <ace_init_convert+0x2c>
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    737e:	f04f 0300 	mov.w	r3, #0
    7382:	60bb      	str	r3, [r7, #8]
    7384:	e073      	b.n	746e <ace_init_convert+0x196>
        uint8_t quad_id;
        uint8_t acb_config_byte;
        adc_channel_id_t channel_id;
        channel_type_t channel_type;
    
        channel_id = g_ace_channel_desc_table[channel].signal_id;
    7386:	68ba      	ldr	r2, [r7, #8]
    7388:	f240 0350 	movw	r3, #80	; 0x50
    738c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7390:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7394:	4413      	add	r3, r2
    7396:	791b      	ldrb	r3, [r3, #4]
    7398:	75bb      	strb	r3, [r7, #22]
        quad_id = channel_quad_lut[channel_id];
    739a:	7dba      	ldrb	r2, [r7, #22]
    739c:	f64c 7370 	movw	r3, #53104	; 0xcf70
    73a0:	f2c0 0301 	movt	r3, #1
    73a4:	5c9b      	ldrb	r3, [r3, r2]
    73a6:	753b      	strb	r3, [r7, #20]
        
        switch (channel_type_lut[channel_id])
    73a8:	7dba      	ldrb	r2, [r7, #22]
    73aa:	f64c 7340 	movw	r3, #53056	; 0xcf40
    73ae:	f2c0 0301 	movt	r3, #1
    73b2:	5c9b      	ldrb	r3, [r3, r2]
    73b4:	2b01      	cmp	r3, #1
    73b6:	d007      	beq.n	73c8 <ace_init_convert+0xf0>
    73b8:	2b02      	cmp	r3, #2
    73ba:	d027      	beq.n	740c <ace_init_convert+0x134>
    73bc:	2b00      	cmp	r3, #0
    73be:	d147      	bne.n	7450 <ace_init_convert+0x178>
        {
            case VOLTAGE_CHANNEL:
                channel_type = VOLTAGE;
    73c0:	f04f 0300 	mov.w	r3, #0
    73c4:	75fb      	strb	r3, [r7, #23]
                break;
    73c6:	e047      	b.n	7458 <ace_init_convert+0x180>
                
            case CURRENT_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    73c8:	7d3b      	ldrb	r3, [r7, #20]
    73ca:	2bff      	cmp	r3, #255	; 0xff
    73cc:	d100      	bne.n	73d0 <ace_init_convert+0xf8>
    73ce:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b9;
    73d0:	f240 0200 	movw	r2, #0
    73d4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    73d8:	7d39      	ldrb	r1, [r7, #20]
    73da:	460b      	mov	r3, r1
    73dc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    73e0:	440b      	add	r3, r1
    73e2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    73e6:	4413      	add	r3, r2
    73e8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    73ec:	7a1b      	ldrb	r3, [r3, #8]
    73ee:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    73f0:	7d7b      	ldrb	r3, [r7, #21]
    73f2:	f003 0301 	and.w	r3, r3, #1
    73f6:	b2db      	uxtb	r3, r3
    73f8:	2b00      	cmp	r3, #0
    73fa:	d003      	beq.n	7404 <ace_init_convert+0x12c>
                {
                    channel_type = VOLTAGE;
    73fc:	f04f 0300 	mov.w	r3, #0
    7400:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = CURRENT;
                }
                break;
    7402:	e029      	b.n	7458 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = CURRENT;
    7404:	f04f 0301 	mov.w	r3, #1
    7408:	75fb      	strb	r3, [r7, #23]
                }
                break;
    740a:	e025      	b.n	7458 <ace_init_convert+0x180>
            
            case TEMPERATURE_CHANNEL:
                ASSERT( quad_id != INVALID_QUAD_ID );
    740c:	7d3b      	ldrb	r3, [r7, #20]
    740e:	2bff      	cmp	r3, #255	; 0xff
    7410:	d100      	bne.n	7414 <ace_init_convert+0x13c>
    7412:	be00      	bkpt	0x0000
                acb_config_byte = ACE->ACB_DATA[quad_id].b10;
    7414:	f240 0200 	movw	r2, #0
    7418:	f2c4 0202 	movt	r2, #16386	; 0x4002
    741c:	7d39      	ldrb	r1, [r7, #20]
    741e:	460b      	mov	r3, r1
    7420:	ea4f 0343 	mov.w	r3, r3, lsl #1
    7424:	440b      	add	r3, r1
    7426:	ea4f 1303 	mov.w	r3, r3, lsl #4
    742a:	4413      	add	r3, r2
    742c:	f503 730a 	add.w	r3, r3, #552	; 0x228
    7430:	791b      	ldrb	r3, [r3, #4]
    7432:	757b      	strb	r3, [r7, #21]
                if ( acb_config_byte & 0x01u )
    7434:	7d7b      	ldrb	r3, [r7, #21]
    7436:	f003 0301 	and.w	r3, r3, #1
    743a:	b2db      	uxtb	r3, r3
    743c:	2b00      	cmp	r3, #0
    743e:	d003      	beq.n	7448 <ace_init_convert+0x170>
                {
                    channel_type = VOLTAGE;
    7440:	f04f 0300 	mov.w	r3, #0
    7444:	75fb      	strb	r3, [r7, #23]
                }
                else
                {
                    channel_type = TEMPERATURE;
                }
                break;
    7446:	e007      	b.n	7458 <ace_init_convert+0x180>
                {
                    channel_type = VOLTAGE;
                }
                else
                {
                    channel_type = TEMPERATURE;
    7448:	f04f 0302 	mov.w	r3, #2
    744c:	75fb      	strb	r3, [r7, #23]
                }
                break;
    744e:	e003      	b.n	7458 <ace_init_convert+0x180>
                
            default:
                ASSERT(0);
    7450:	be00      	bkpt	0x0000
                channel_type = VOLTAGE;
    7452:	f04f 0300 	mov.w	r3, #0
    7456:	75fb      	strb	r3, [r7, #23]
                break;
        }
        
        channel_type_lut_h[channel] = channel_type;
    7458:	68ba      	ldr	r2, [r7, #8]
    745a:	f642 7334 	movw	r3, #12084	; 0x2f34
    745e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7462:	7df9      	ldrb	r1, [r7, #23]
    7464:	5499      	strb	r1, [r3, r2]
            g_gdec_lut[abps_idx] = (acb_config_byte >> 1u) & 0x03u;
        }
    }
    
    /* Populate the channel_type_lut_h look-up table. */
    for(channel = 0; channel < ACE_NB_OF_INPUT_CHANNELS; ++channel)
    7466:	68bb      	ldr	r3, [r7, #8]
    7468:	f103 0301 	add.w	r3, r3, #1
    746c:	60bb      	str	r3, [r7, #8]
    746e:	68bb      	ldr	r3, [r7, #8]
    7470:	2b06      	cmp	r3, #6
    7472:	dd88      	ble.n	7386 <ace_init_convert+0xae>
        
        channel_type_lut_h[channel] = channel_type;
    }
    
    /* Restore SSE PC2 operations. */
    ACE->PC2_CTRL = saved_pc2_ctrl;
    7474:	f240 0300 	movw	r3, #0
    7478:	f2c4 0302 	movt	r3, #16386	; 0x4002
    747c:	68fa      	ldr	r2, [r7, #12]
    747e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    7482:	f107 071c 	add.w	r7, r7, #28
    7486:	46bd      	mov	sp, r7
    7488:	bc80      	pop	{r7}
    748a:	4770      	bx	lr

0000748c <ACE_convert_to_mV>:
int32_t ACE_convert_to_mV
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    748c:	b480      	push	{r7}
    748e:	b08d      	sub	sp, #52	; 0x34
    7490:	af00      	add	r7, sp, #0
    7492:	4602      	mov	r2, r0
    7494:	460b      	mov	r3, r1
    7496:	71fa      	strb	r2, [r7, #7]
    7498:	80bb      	strh	r3, [r7, #4]
    int32_t voltage;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    749a:	79fa      	ldrb	r2, [r7, #7]
    749c:	f240 0350 	movw	r3, #80	; 0x50
    74a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    74a4:	ea4f 1202 	mov.w	r2, r2, lsl #4
    74a8:	4413      	add	r3, r2
    74aa:	791b      	ldrb	r3, [r3, #4]
    74ac:	74bb      	strb	r3, [r7, #18]
    adc_id = (uint8_t)channel_id >> 4u;
    74ae:	7cbb      	ldrb	r3, [r7, #18]
    74b0:	ea4f 1313 	mov.w	r3, r3, lsr #4
    74b4:	74fb      	strb	r3, [r7, #19]
    
    if (NON_ABPS_CHANNEL == abps_channel_lut[channel_id])
    74b6:	7cba      	ldrb	r2, [r7, #18]
    74b8:	f64c 73a0 	movw	r3, #53152	; 0xcfa0
    74bc:	f2c0 0301 	movt	r3, #1
    74c0:	5c9b      	ldrb	r3, [r3, r2]
    74c2:	2bff      	cmp	r3, #255	; 0xff
    74c4:	d11c      	bne.n	7500 <ACE_convert_to_mV+0x74>
    {
        uint32_t adc_voltage;
        
        adc_voltage = ( g_ace_adc_config[adc_id].va_ref * (uint32_t)sample_value ) / PPE_SAMPLES_RESOLUTION;
    74c6:	7cfb      	ldrb	r3, [r7, #19]
    74c8:	f240 0248 	movw	r2, #72	; 0x48
    74cc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    74d0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    74d4:	4413      	add	r3, r2
    74d6:	885b      	ldrh	r3, [r3, #2]
    74d8:	88ba      	ldrh	r2, [r7, #4]
    74da:	fb02 f203 	mul.w	r2, r2, r3
    74de:	f240 1301 	movw	r3, #257	; 0x101
    74e2:	f2c0 0310 	movt	r3, #16
    74e6:	fba3 1302 	umull	r1, r3, r3, r2
    74ea:	ebc3 0202 	rsb	r2, r3, r2
    74ee:	ea4f 0252 	mov.w	r2, r2, lsr #1
    74f2:	4413      	add	r3, r2
    74f4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    74f8:	617b      	str	r3, [r7, #20]
        voltage = (int32_t)adc_voltage;
    74fa:	697b      	ldr	r3, [r7, #20]
    74fc:	60fb      	str	r3, [r7, #12]
    74fe:	e03d      	b.n	757c <ACE_convert_to_mV+0xf0>
        int32_t gain;
        int32_t va_ref;
        int32_t sample;
        int32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7500:	7cba      	ldrb	r2, [r7, #18]
    7502:	f64c 73d0 	movw	r3, #53200	; 0xcfd0
    7506:	f2c0 0301 	movt	r3, #1
    750a:	5c9b      	ldrb	r3, [r3, r2]
    750c:	76fb      	strb	r3, [r7, #27]
        gdec = g_gdec_lut[apbs_idx];
    750e:	7efa      	ldrb	r2, [r7, #27]
    7510:	f642 7328 	movw	r3, #12072	; 0x2f28
    7514:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7518:	5c9b      	ldrb	r3, [r3, r2]
    751a:	76bb      	strb	r3, [r7, #26]

        sample = (int32_t)sample_value;
    751c:	88bb      	ldrh	r3, [r7, #4]
    751e:	62bb      	str	r3, [r7, #40]	; 0x28
        ppe_resolution = (int32_t)PPE_SAMPLES_RESOLUTION;
    7520:	f640 73ff 	movw	r3, #4095	; 0xfff
    7524:	62fb      	str	r3, [r7, #44]	; 0x2c
        gain = (int32_t)apbs_gain_lut[gdec];
    7526:	7eba      	ldrb	r2, [r7, #26]
    7528:	f24d 0300 	movw	r3, #53248	; 0xd000
    752c:	f2c0 0301 	movt	r3, #1
    7530:	5c9b      	ldrb	r3, [r3, r2]
    7532:	623b      	str	r3, [r7, #32]
        range = (int32_t)apbs_range[gdec];
    7534:	7eba      	ldrb	r2, [r7, #26]
    7536:	f24d 0304 	movw	r3, #53252	; 0xd004
    753a:	f2c0 0301 	movt	r3, #1
    753e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7542:	b21b      	sxth	r3, r3
    7544:	61fb      	str	r3, [r7, #28]
        va_ref = (int32_t)g_ace_adc_config[adc_id].va_ref;
    7546:	7cfb      	ldrb	r3, [r7, #19]
    7548:	f240 0248 	movw	r2, #72	; 0x48
    754c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7550:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7554:	4413      	add	r3, r2
    7556:	885b      	ldrh	r3, [r3, #2]
    7558:	627b      	str	r3, [r7, #36]	; 0x24
        
        voltage = range - (((ppe_resolution - sample) * (va_ref * gain)) / ppe_resolution);
    755a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
    755c:	6abb      	ldr	r3, [r7, #40]	; 0x28
    755e:	ebc3 0302 	rsb	r3, r3, r2
    7562:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    7564:	6a39      	ldr	r1, [r7, #32]
    7566:	fb01 f202 	mul.w	r2, r1, r2
    756a:	fb02 f203 	mul.w	r2, r2, r3
    756e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    7570:	fb92 f3f3 	sdiv	r3, r2, r3
    7574:	69fa      	ldr	r2, [r7, #28]
    7576:	ebc3 0302 	rsb	r3, r3, r2
    757a:	60fb      	str	r3, [r7, #12]
    }
    return voltage;
    757c:	68fb      	ldr	r3, [r7, #12]
}
    757e:	4618      	mov	r0, r3
    7580:	f107 0734 	add.w	r7, r7, #52	; 0x34
    7584:	46bd      	mov	sp, r7
    7586:	bc80      	pop	{r7}
    7588:	4770      	bx	lr
    758a:	bf00      	nop

0000758c <ACE_convert_to_mA>:
uint32_t ACE_convert_to_mA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    758c:	b580      	push	{r7, lr}
    758e:	b086      	sub	sp, #24
    7590:	af00      	add	r7, sp, #0
    7592:	4602      	mov	r2, r0
    7594:	460b      	mov	r3, r1
    7596:	71fa      	strb	r2, [r7, #7]
    7598:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    759a:	f04f 0300 	mov.w	r3, #0
    759e:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    75a0:	79fb      	ldrb	r3, [r7, #7]
    75a2:	2b06      	cmp	r3, #6
    75a4:	d900      	bls.n	75a8 <ACE_convert_to_mA+0x1c>
    75a6:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    75a8:	79fb      	ldrb	r3, [r7, #7]
    75aa:	2b06      	cmp	r3, #6
    75ac:	d842      	bhi.n	7634 <ACE_convert_to_mA+0xa8>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    75ae:	79fa      	ldrb	r2, [r7, #7]
    75b0:	f240 0350 	movw	r3, #80	; 0x50
    75b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    75b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    75bc:	4413      	add	r3, r2
    75be:	791b      	ldrb	r3, [r3, #4]
    75c0:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    75c2:	7bbb      	ldrb	r3, [r7, #14]
    75c4:	2b2f      	cmp	r3, #47	; 0x2f
    75c6:	d900      	bls.n	75ca <ACE_convert_to_mA+0x3e>
    75c8:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    75ca:	7bba      	ldrb	r2, [r7, #14]
    75cc:	f64c 7340 	movw	r3, #53056	; 0xcf40
    75d0:	f2c0 0301 	movt	r3, #1
    75d4:	5c9b      	ldrb	r3, [r3, r2]
    75d6:	2b01      	cmp	r3, #1
    75d8:	d12c      	bne.n	7634 <ACE_convert_to_mA+0xa8>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    75da:	7bbb      	ldrb	r3, [r7, #14]
    75dc:	f003 0304 	and.w	r3, r3, #4
    75e0:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    75e4:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    75e6:	7bbb      	ldrb	r3, [r7, #14]
    75e8:	f003 0330 	and.w	r3, r3, #48	; 0x30
    75ec:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    75f0:	b2db      	uxtb	r3, r3
    75f2:	4413      	add	r3, r2
    75f4:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    75f6:	7bfb      	ldrb	r3, [r7, #15]
    75f8:	2b03      	cmp	r3, #3
    75fa:	d81b      	bhi.n	7634 <ACE_convert_to_mA+0xa8>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    75fc:	7bfa      	ldrb	r2, [r7, #15]
    75fe:	f64c 0308 	movw	r3, #51208	; 0xc808
    7602:	f2c0 0301 	movt	r3, #1
    7606:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    760a:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    760c:	79fa      	ldrb	r2, [r7, #7]
    760e:	88bb      	ldrh	r3, [r7, #4]
    7610:	4610      	mov	r0, r2
    7612:	4619      	mov	r1, r3
    7614:	f7ff ff3a 	bl	748c <ACE_convert_to_mV>
    7618:	4603      	mov	r3, r0
    761a:	617b      	str	r3, [r7, #20]
                current = (voltage * 20u) / resistor;
    761c:	697a      	ldr	r2, [r7, #20]
    761e:	4613      	mov	r3, r2
    7620:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7624:	4413      	add	r3, r2
    7626:	ea4f 0383 	mov.w	r3, r3, lsl #2
    762a:	461a      	mov	r2, r3
    762c:	693b      	ldr	r3, [r7, #16]
    762e:	fbb2 f3f3 	udiv	r3, r2, r3
    7632:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    

    return current;
    7634:	68bb      	ldr	r3, [r7, #8]
}
    7636:	4618      	mov	r0, r3
    7638:	f107 0718 	add.w	r7, r7, #24
    763c:	46bd      	mov	sp, r7
    763e:	bd80      	pop	{r7, pc}

00007640 <ACE_convert_to_uA>:
uint32_t ACE_convert_to_uA
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7640:	b580      	push	{r7, lr}
    7642:	b086      	sub	sp, #24
    7644:	af00      	add	r7, sp, #0
    7646:	4602      	mov	r2, r0
    7648:	460b      	mov	r3, r1
    764a:	71fa      	strb	r2, [r7, #7]
    764c:	80bb      	strh	r3, [r7, #4]
    uint32_t current = 0u;
    764e:	f04f 0300 	mov.w	r3, #0
    7652:	60bb      	str	r3, [r7, #8]
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7654:	79fb      	ldrb	r3, [r7, #7]
    7656:	2b06      	cmp	r3, #6
    7658:	d900      	bls.n	765c <ACE_convert_to_uA+0x1c>
    765a:	be00      	bkpt	0x0000
    
    if((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    765c:	79fb      	ldrb	r3, [r7, #7]
    765e:	2b06      	cmp	r3, #6
    7660:	d83f      	bhi.n	76e2 <ACE_convert_to_uA+0xa2>
    {
        adc_channel_id_t channel_id;
        uint8_t current_monitor_idx;
        
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7662:	79fa      	ldrb	r2, [r7, #7]
    7664:	f240 0350 	movw	r3, #80	; 0x50
    7668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    766c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7670:	4413      	add	r3, r2
    7672:	791b      	ldrb	r3, [r3, #4]
    7674:	73bb      	strb	r3, [r7, #14]
        ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7676:	7bbb      	ldrb	r3, [r7, #14]
    7678:	2b2f      	cmp	r3, #47	; 0x2f
    767a:	d900      	bls.n	767e <ACE_convert_to_uA+0x3e>
    767c:	be00      	bkpt	0x0000
        if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    767e:	7bba      	ldrb	r2, [r7, #14]
    7680:	f64c 7340 	movw	r3, #53056	; 0xcf40
    7684:	f2c0 0301 	movt	r3, #1
    7688:	5c9b      	ldrb	r3, [r3, r2]
    768a:	2b01      	cmp	r3, #1
    768c:	d129      	bne.n	76e2 <ACE_convert_to_uA+0xa2>
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    768e:	7bbb      	ldrb	r3, [r7, #14]
    7690:	f003 0304 	and.w	r3, r3, #4
    7694:	ea4f 0393 	mov.w	r3, r3, lsr #2
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    7698:	b2da      	uxtb	r2, r3
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    769a:	7bbb      	ldrb	r3, [r7, #14]
    769c:	f003 0330 	and.w	r3, r3, #48	; 0x30
    76a0:	ea4f 03d3 	mov.w	r3, r3, lsr #3
             *       CM1     :       0x07     :   1
             *       CM2     :       0x13     :   2
             *       CM3     :       0x17     :   3
             *       CM4     :       0x23     :   4
             */
            current_monitor_idx
    76a4:	b2db      	uxtb	r3, r3
    76a6:	4413      	add	r3, r2
    76a8:	73fb      	strb	r3, [r7, #15]
                = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
            
            if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    76aa:	7bfb      	ldrb	r3, [r7, #15]
    76ac:	2b03      	cmp	r3, #3
    76ae:	d818      	bhi.n	76e2 <ACE_convert_to_uA+0xa2>
            {
                /* Retrieve the current sensing external resistor value from 
                 * the ACE configuration data generated by the ACE configurator. */
                resistor = g_ace_current_resistors[current_monitor_idx];
    76b0:	7bfa      	ldrb	r2, [r7, #15]
    76b2:	f64c 0308 	movw	r3, #51208	; 0xc808
    76b6:	f2c0 0301 	movt	r3, #1
    76ba:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    76be:	613b      	str	r3, [r7, #16]
                
                /* Compute mA current value taking into account the amplication
                 * factor of 50 used within the current monitor hardware. */
                voltage = (uint32_t)ACE_convert_to_mV(channel_handle, sample_value);
    76c0:	79fa      	ldrb	r2, [r7, #7]
    76c2:	88bb      	ldrh	r3, [r7, #4]
    76c4:	4610      	mov	r0, r2
    76c6:	4619      	mov	r1, r3
    76c8:	f7ff fee0 	bl	748c <ACE_convert_to_mV>
    76cc:	4603      	mov	r3, r0
    76ce:	617b      	str	r3, [r7, #20]
                current = (voltage * (1000000u / 50u) ) / resistor;
    76d0:	697b      	ldr	r3, [r7, #20]
    76d2:	f644 6220 	movw	r2, #20000	; 0x4e20
    76d6:	fb02 f203 	mul.w	r2, r2, r3
    76da:	693b      	ldr	r3, [r7, #16]
    76dc:	fbb2 f3f3 	udiv	r3, r2, r3
    76e0:	60bb      	str	r3, [r7, #8]
            }
        }
    }
    
    return current;
    76e2:	68bb      	ldr	r3, [r7, #8]
}
    76e4:	4618      	mov	r0, r3
    76e6:	f107 0718 	add.w	r7, r7, #24
    76ea:	46bd      	mov	sp, r7
    76ec:	bd80      	pop	{r7, pc}
    76ee:	bf00      	nop

000076f0 <ACE_convert_to_Kelvin>:
uint32_t ACE_convert_to_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    76f0:	b580      	push	{r7, lr}
    76f2:	b084      	sub	sp, #16
    76f4:	af00      	add	r7, sp, #0
    76f6:	4602      	mov	r2, r0
    76f8:	460b      	mov	r3, r1
    76fa:	71fa      	strb	r2, [r7, #7]
    76fc:	80bb      	strh	r3, [r7, #4]
    uint32_t temperature;
    uint32_t voltage;
    
    voltage = (uint32_t)ACE_convert_to_mV( channel_handle, sample_value );
    76fe:	79fa      	ldrb	r2, [r7, #7]
    7700:	88bb      	ldrh	r3, [r7, #4]
    7702:	4610      	mov	r0, r2
    7704:	4619      	mov	r1, r3
    7706:	f7ff fec1 	bl	748c <ACE_convert_to_mV>
    770a:	4603      	mov	r3, r0
    770c:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    temperature = (voltage * 10u) / 25u;
    770e:	68fa      	ldr	r2, [r7, #12]
    7710:	4613      	mov	r3, r2
    7712:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7716:	4413      	add	r3, r2
    7718:	ea4f 0343 	mov.w	r3, r3, lsl #1
    771c:	461a      	mov	r2, r3
    771e:	f248 531f 	movw	r3, #34079	; 0x851f
    7722:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
    7726:	fba3 1302 	umull	r1, r3, r3, r2
    772a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    772e:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    7730:	68bb      	ldr	r3, [r7, #8]
}
    7732:	4618      	mov	r0, r3
    7734:	f107 0710 	add.w	r7, r7, #16
    7738:	46bd      	mov	sp, r7
    773a:	bd80      	pop	{r7, pc}

0000773c <ACE_convert_to_Celsius>:
int32_t ACE_convert_to_Celsius
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    773c:	b580      	push	{r7, lr}
    773e:	b084      	sub	sp, #16
    7740:	af00      	add	r7, sp, #0
    7742:	4602      	mov	r2, r0
    7744:	460b      	mov	r3, r1
    7746:	71fa      	strb	r2, [r7, #7]
    7748:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    int32_t voltage;
    
    voltage = (int32_t)ACE_convert_to_mV( channel_handle, sample_value );
    774a:	79fa      	ldrb	r2, [r7, #7]
    774c:	88bb      	ldrh	r3, [r7, #4]
    774e:	4610      	mov	r0, r2
    7750:	4619      	mov	r1, r3
    7752:	f7ff fe9b 	bl	748c <ACE_convert_to_mV>
    7756:	4603      	mov	r3, r0
    7758:	60fb      	str	r3, [r7, #12]
    
    /* Tk = (V * 10^3) / 2.5  */
    /* Tc = Tk - 273.15 */
    temperature = (voltage * 4) - 2731;
    775a:	68fb      	ldr	r3, [r7, #12]
    775c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7760:	f5a3 632a 	sub.w	r3, r3, #2720	; 0xaa0
    7764:	f1a3 030b 	sub.w	r3, r3, #11
    7768:	60bb      	str	r3, [r7, #8]
    
    return temperature;
    776a:	68bb      	ldr	r3, [r7, #8]
}
    776c:	4618      	mov	r0, r3
    776e:	f107 0710 	add.w	r7, r7, #16
    7772:	46bd      	mov	sp, r7
    7774:	bd80      	pop	{r7, pc}
    7776:	bf00      	nop

00007778 <ACE_convert_to_Fahrenheit>:
int32_t ACE_convert_to_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    uint16_t                sample_value
)
{
    7778:	b580      	push	{r7, lr}
    777a:	b084      	sub	sp, #16
    777c:	af00      	add	r7, sp, #0
    777e:	4602      	mov	r2, r0
    7780:	460b      	mov	r3, r1
    7782:	71fa      	strb	r2, [r7, #7]
    7784:	80bb      	strh	r3, [r7, #4]
    int32_t temperature;
    
    temperature = (int32_t)ACE_convert_to_Kelvin( channel_handle, sample_value );
    7786:	79fa      	ldrb	r2, [r7, #7]
    7788:	88bb      	ldrh	r3, [r7, #4]
    778a:	4610      	mov	r0, r2
    778c:	4619      	mov	r1, r3
    778e:	f7ff ffaf 	bl	76f0 <ACE_convert_to_Kelvin>
    7792:	4603      	mov	r3, r0
    7794:	60fb      	str	r3, [r7, #12]
    
    /* F = (K * 9/5) - 459.67 */
    temperature = ((temperature * 9) / 5) - 459;
    7796:	68fa      	ldr	r2, [r7, #12]
    7798:	4613      	mov	r3, r2
    779a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    779e:	441a      	add	r2, r3
    77a0:	f246 6367 	movw	r3, #26215	; 0x6667
    77a4:	f2c6 6366 	movt	r3, #26214	; 0x6666
    77a8:	fb83 1302 	smull	r1, r3, r3, r2
    77ac:	ea4f 0163 	mov.w	r1, r3, asr #1
    77b0:	ea4f 73e2 	mov.w	r3, r2, asr #31
    77b4:	ebc3 0301 	rsb	r3, r3, r1
    77b8:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
    77bc:	f1a3 0303 	sub.w	r3, r3, #3
    77c0:	60fb      	str	r3, [r7, #12]
    
    return temperature;
    77c2:	68fb      	ldr	r3, [r7, #12]
}
    77c4:	4618      	mov	r0, r3
    77c6:	f107 0710 	add.w	r7, r7, #16
    77ca:	46bd      	mov	sp, r7
    77cc:	bd80      	pop	{r7, pc}
    77ce:	bf00      	nop

000077d0 <ACE_get_channel_name>:
 */
const uint8_t * ACE_get_channel_name
(
    ace_channel_handle_t    channel_handle
)
{
    77d0:	b480      	push	{r7}
    77d2:	b085      	sub	sp, #20
    77d4:	af00      	add	r7, sp, #0
    77d6:	4603      	mov	r3, r0
    77d8:	71fb      	strb	r3, [r7, #7]
    const uint8_t * p_channel_name = 0;
    77da:	f04f 0300 	mov.w	r3, #0
    77de:	60fb      	str	r3, [r7, #12]
    
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    77e0:	79fb      	ldrb	r3, [r7, #7]
    77e2:	2b06      	cmp	r3, #6
    77e4:	d809      	bhi.n	77fa <ACE_get_channel_name+0x2a>
    {
        p_channel_name = g_ace_channel_desc_table[channel_handle].p_sz_channel_name;
    77e6:	79fa      	ldrb	r2, [r7, #7]
    77e8:	f240 0350 	movw	r3, #80	; 0x50
    77ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    77f0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    77f4:	4413      	add	r3, r2
    77f6:	681b      	ldr	r3, [r3, #0]
    77f8:	60fb      	str	r3, [r7, #12]
    }
    
    return p_channel_name;
    77fa:	68fb      	ldr	r3, [r7, #12]
}
    77fc:	4618      	mov	r0, r3
    77fe:	f107 0714 	add.w	r7, r7, #20
    7802:	46bd      	mov	sp, r7
    7804:	bc80      	pop	{r7}
    7806:	4770      	bx	lr

00007808 <ACE_convert_mV_to_adc_value>:
uint16_t ACE_convert_mV_to_adc_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    7808:	b480      	push	{r7}
    780a:	b087      	sub	sp, #28
    780c:	af00      	add	r7, sp, #0
    780e:	4603      	mov	r3, r0
    7810:	6039      	str	r1, [r7, #0]
    7812:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7814:	79fa      	ldrb	r2, [r7, #7]
    7816:	f240 0350 	movw	r3, #80	; 0x50
    781a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    781e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7822:	4413      	add	r3, r2
    7824:	791b      	ldrb	r3, [r3, #4]
    7826:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    7828:	7bbb      	ldrb	r3, [r7, #14]
    782a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    782e:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    7830:	7bfb      	ldrb	r3, [r7, #15]
    7832:	f240 0248 	movw	r2, #72	; 0x48
    7836:	f2c2 0200 	movt	r2, #8192	; 0x2000
    783a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    783e:	4413      	add	r3, r2
    7840:	885b      	ldrh	r3, [r3, #2]
    7842:	461a      	mov	r2, r3
    7844:	683b      	ldr	r3, [r7, #0]
    7846:	429a      	cmp	r2, r3
    7848:	d20a      	bcs.n	7860 <ACE_convert_mV_to_adc_value+0x58>
    {
        sample_value = g_ace_adc_config[adc_id].adc_resolution - 1u;
    784a:	7bfa      	ldrb	r2, [r7, #15]
    784c:	f240 0348 	movw	r3, #72	; 0x48
    7850:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7854:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7858:	f103 33ff 	add.w	r3, r3, #4294967295
    785c:	81bb      	strh	r3, [r7, #12]
    785e:	e01b      	b.n	7898 <ACE_convert_mV_to_adc_value+0x90>
    else
    {
        uint32_t va_ref;
        uint32_t adc_resolution;
        
        va_ref = g_ace_adc_config[adc_id].va_ref;
    7860:	7bfb      	ldrb	r3, [r7, #15]
    7862:	f240 0248 	movw	r2, #72	; 0x48
    7866:	f2c2 0200 	movt	r2, #8192	; 0x2000
    786a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    786e:	4413      	add	r3, r2
    7870:	885b      	ldrh	r3, [r3, #2]
    7872:	613b      	str	r3, [r7, #16]
        adc_resolution = g_ace_adc_config[adc_id].adc_resolution;
    7874:	7bfa      	ldrb	r2, [r7, #15]
    7876:	f240 0348 	movw	r3, #72	; 0x48
    787a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    787e:	f833 3022 	ldrh.w	r3, [r3, r2, lsl #2]
    7882:	617b      	str	r3, [r7, #20]
        
        sample_value = (uint16_t)((voltage * (adc_resolution - 1u)) / va_ref);
    7884:	697b      	ldr	r3, [r7, #20]
    7886:	f103 33ff 	add.w	r3, r3, #4294967295
    788a:	683a      	ldr	r2, [r7, #0]
    788c:	fb02 f203 	mul.w	r2, r2, r3
    7890:	693b      	ldr	r3, [r7, #16]
    7892:	fbb2 f3f3 	udiv	r3, r2, r3
    7896:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7898:	89bb      	ldrh	r3, [r7, #12]
}
    789a:	4618      	mov	r0, r3
    789c:	f107 071c 	add.w	r7, r7, #28
    78a0:	46bd      	mov	sp, r7
    78a2:	bc80      	pop	{r7}
    78a4:	4770      	bx	lr
    78a6:	bf00      	nop

000078a8 <convert_mV_to_ppe_value>:
static uint16_t convert_mV_to_ppe_value
(
    ace_channel_handle_t    channel_handle,
    uint32_t                voltage
)
{
    78a8:	b480      	push	{r7}
    78aa:	b085      	sub	sp, #20
    78ac:	af00      	add	r7, sp, #0
    78ae:	4603      	mov	r3, r0
    78b0:	6039      	str	r1, [r7, #0]
    78b2:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    78b4:	79fa      	ldrb	r2, [r7, #7]
    78b6:	f240 0350 	movw	r3, #80	; 0x50
    78ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    78be:	ea4f 1202 	mov.w	r2, r2, lsl #4
    78c2:	4413      	add	r3, r2
    78c4:	791b      	ldrb	r3, [r3, #4]
    78c6:	73bb      	strb	r3, [r7, #14]
    adc_id = (uint8_t)channel_id >> 4u;
    78c8:	7bbb      	ldrb	r3, [r7, #14]
    78ca:	ea4f 1313 	mov.w	r3, r3, lsr #4
    78ce:	73fb      	strb	r3, [r7, #15]
    
    if (voltage > g_ace_adc_config[adc_id].va_ref)
    78d0:	7bfb      	ldrb	r3, [r7, #15]
    78d2:	f240 0248 	movw	r2, #72	; 0x48
    78d6:	f2c2 0200 	movt	r2, #8192	; 0x2000
    78da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    78de:	4413      	add	r3, r2
    78e0:	885b      	ldrh	r3, [r3, #2]
    78e2:	461a      	mov	r2, r3
    78e4:	683b      	ldr	r3, [r7, #0]
    78e6:	429a      	cmp	r2, r3
    78e8:	d203      	bcs.n	78f2 <convert_mV_to_ppe_value+0x4a>
    {
        sample_value = PPE_SAMPLES_RESOLUTION;
    78ea:	f640 73ff 	movw	r3, #4095	; 0xfff
    78ee:	81bb      	strh	r3, [r7, #12]
    78f0:	e011      	b.n	7916 <convert_mV_to_ppe_value+0x6e>
    }
    else
    {
        sample_value = (uint16_t)((voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    78f2:	683a      	ldr	r2, [r7, #0]
    78f4:	4613      	mov	r3, r2
    78f6:	ea4f 3303 	mov.w	r3, r3, lsl #12
    78fa:	ebc2 0103 	rsb	r1, r2, r3
    78fe:	7bfb      	ldrb	r3, [r7, #15]
    7900:	f240 0248 	movw	r2, #72	; 0x48
    7904:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7908:	ea4f 0383 	mov.w	r3, r3, lsl #2
    790c:	4413      	add	r3, r2
    790e:	885b      	ldrh	r3, [r3, #2]
    7910:	fbb1 f3f3 	udiv	r3, r1, r3
    7914:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample_value;
    7916:	89bb      	ldrh	r3, [r7, #12]
}
    7918:	4618      	mov	r0, r3
    791a:	f107 0714 	add.w	r7, r7, #20
    791e:	46bd      	mov	sp, r7
    7920:	bc80      	pop	{r7}
    7922:	4770      	bx	lr

00007924 <ACE_convert_from_mV>:
uint16_t ACE_convert_from_mV
(
    ace_channel_handle_t    channel_handle,
    int32_t                 voltage
)
{
    7924:	b480      	push	{r7}
    7926:	b08b      	sub	sp, #44	; 0x2c
    7928:	af00      	add	r7, sp, #0
    792a:	4603      	mov	r3, r0
    792c:	6039      	str	r1, [r7, #0]
    792e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    adc_channel_id_t channel_id;
    uint8_t adc_id;
    uint32_t adc_voltage;
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7930:	79fa      	ldrb	r2, [r7, #7]
    7932:	f240 0350 	movw	r3, #80	; 0x50
    7936:	f2c2 0300 	movt	r3, #8192	; 0x2000
    793a:	ea4f 1202 	mov.w	r2, r2, lsl #4
    793e:	4413      	add	r3, r2
    7940:	791b      	ldrb	r3, [r3, #4]
    7942:	72bb      	strb	r3, [r7, #10]
    adc_id = (uint8_t)channel_id >> 4u;
    7944:	7abb      	ldrb	r3, [r7, #10]
    7946:	ea4f 1313 	mov.w	r3, r3, lsr #4
    794a:	72fb      	strb	r3, [r7, #11]
    
    if ( abps_channel_lut[channel_id] == NON_ABPS_CHANNEL )
    794c:	7aba      	ldrb	r2, [r7, #10]
    794e:	f64c 73a0 	movw	r3, #53152	; 0xcfa0
    7952:	f2c0 0301 	movt	r3, #1
    7956:	5c9b      	ldrb	r3, [r3, r2]
    7958:	2bff      	cmp	r3, #255	; 0xff
    795a:	d11b      	bne.n	7994 <ACE_convert_from_mV+0x70>
    {
        if (voltage > 0)
    795c:	683b      	ldr	r3, [r7, #0]
    795e:	2b00      	cmp	r3, #0
    7960:	dd02      	ble.n	7968 <ACE_convert_from_mV+0x44>
        {
            adc_voltage = (uint32_t)voltage;
    7962:	683b      	ldr	r3, [r7, #0]
    7964:	60fb      	str	r3, [r7, #12]
    7966:	e002      	b.n	796e <ACE_convert_from_mV+0x4a>
        }
        else
        {
            adc_voltage = 0u;
    7968:	f04f 0300 	mov.w	r3, #0
    796c:	60fb      	str	r3, [r7, #12]
        }
        sample_value = (uint16_t)((adc_voltage * PPE_SAMPLES_RESOLUTION) / g_ace_adc_config[adc_id].va_ref);
    796e:	68fa      	ldr	r2, [r7, #12]
    7970:	4613      	mov	r3, r2
    7972:	ea4f 3303 	mov.w	r3, r3, lsl #12
    7976:	ebc2 0103 	rsb	r1, r2, r3
    797a:	7afb      	ldrb	r3, [r7, #11]
    797c:	f240 0248 	movw	r2, #72	; 0x48
    7980:	f2c2 0200 	movt	r2, #8192	; 0x2000
    7984:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7988:	4413      	add	r3, r2
    798a:	885b      	ldrh	r3, [r3, #2]
    798c:	fbb1 f3f3 	udiv	r3, r1, r3
    7990:	813b      	strh	r3, [r7, #8]
    7992:	e03f      	b.n	7a14 <ACE_convert_from_mV+0xf0>
        int32_t actual_afe_voltage;
        uint32_t gain;
        uint32_t va_ref;
        uint32_t ppe_resolution;
        
        apbs_idx = abps_idx_lut[channel_id];
    7994:	7aba      	ldrb	r2, [r7, #10]
    7996:	f64c 73d0 	movw	r3, #53200	; 0xcfd0
    799a:	f2c0 0301 	movt	r3, #1
    799e:	5c9b      	ldrb	r3, [r3, r2]
    79a0:	74bb      	strb	r3, [r7, #18]
        gdec = g_gdec_lut[apbs_idx];
    79a2:	7cba      	ldrb	r2, [r7, #18]
    79a4:	f642 7328 	movw	r3, #12072	; 0x2f28
    79a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    79ac:	5c9b      	ldrb	r3, [r3, r2]
    79ae:	74fb      	strb	r3, [r7, #19]

        ppe_resolution = (uint32_t)PPE_SAMPLES_RESOLUTION;
    79b0:	f640 73ff 	movw	r3, #4095	; 0xfff
    79b4:	627b      	str	r3, [r7, #36]	; 0x24
        gain = (uint32_t)apbs_gain_lut[gdec];
    79b6:	7cfa      	ldrb	r2, [r7, #19]
    79b8:	f24d 0300 	movw	r3, #53248	; 0xd000
    79bc:	f2c0 0301 	movt	r3, #1
    79c0:	5c9b      	ldrb	r3, [r3, r2]
    79c2:	61fb      	str	r3, [r7, #28]
        range = (int32_t)apbs_range[gdec];
    79c4:	7cfa      	ldrb	r2, [r7, #19]
    79c6:	f24d 0304 	movw	r3, #53252	; 0xd004
    79ca:	f2c0 0301 	movt	r3, #1
    79ce:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    79d2:	b21b      	sxth	r3, r3
    79d4:	617b      	str	r3, [r7, #20]
        va_ref = (uint32_t)g_ace_adc_config[adc_id].va_ref;
    79d6:	7afb      	ldrb	r3, [r7, #11]
    79d8:	f240 0248 	movw	r2, #72	; 0x48
    79dc:	f2c2 0200 	movt	r2, #8192	; 0x2000
    79e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    79e4:	4413      	add	r3, r2
    79e6:	885b      	ldrh	r3, [r3, #2]
    79e8:	623b      	str	r3, [r7, #32]
        
        actual_afe_voltage = range - voltage;
    79ea:	697a      	ldr	r2, [r7, #20]
    79ec:	683b      	ldr	r3, [r7, #0]
    79ee:	ebc3 0302 	rsb	r3, r3, r2
    79f2:	61bb      	str	r3, [r7, #24]
        sample_value = (uint16_t)(ppe_resolution - ((((ppe_resolution * (uint32_t)actual_afe_voltage) / gain) / va_ref)));
    79f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    79f6:	b29a      	uxth	r2, r3
    79f8:	69bb      	ldr	r3, [r7, #24]
    79fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
    79fc:	fb01 f103 	mul.w	r1, r1, r3
    7a00:	69fb      	ldr	r3, [r7, #28]
    7a02:	fbb1 f1f3 	udiv	r1, r1, r3
    7a06:	6a3b      	ldr	r3, [r7, #32]
    7a08:	fbb1 f3f3 	udiv	r3, r1, r3
    7a0c:	b29b      	uxth	r3, r3
    7a0e:	ebc3 0302 	rsb	r3, r3, r2
    7a12:	813b      	strh	r3, [r7, #8]
    }
        
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7a14:	893a      	ldrh	r2, [r7, #8]
    7a16:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a1a:	429a      	cmp	r2, r3
    7a1c:	d902      	bls.n	7a24 <ACE_convert_from_mV+0x100>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7a1e:	f640 73ff 	movw	r3, #4095	; 0xfff
    7a22:	813b      	strh	r3, [r7, #8]
    }
    
    return sample_value;
    7a24:	893b      	ldrh	r3, [r7, #8]
}
    7a26:	4618      	mov	r0, r3
    7a28:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    7a2c:	46bd      	mov	sp, r7
    7a2e:	bc80      	pop	{r7}
    7a30:	4770      	bx	lr
    7a32:	bf00      	nop

00007a34 <ACE_convert_from_mA>:
uint16_t ACE_convert_from_mA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7a34:	b580      	push	{r7, lr}
    7a36:	b086      	sub	sp, #24
    7a38:	af00      	add	r7, sp, #0
    7a3a:	4603      	mov	r3, r0
    7a3c:	6039      	str	r1, [r7, #0]
    7a3e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7a40:	f04f 0300 	mov.w	r3, #0
    7a44:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7a46:	f04f 0301 	mov.w	r3, #1
    7a4a:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7a4c:	79fb      	ldrb	r3, [r7, #7]
    7a4e:	2b06      	cmp	r3, #6
    7a50:	d900      	bls.n	7a54 <ACE_convert_from_mA+0x20>
    7a52:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7a54:	79fa      	ldrb	r2, [r7, #7]
    7a56:	f240 0350 	movw	r3, #80	; 0x50
    7a5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7a5e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7a62:	4413      	add	r3, r2
    7a64:	791b      	ldrb	r3, [r3, #4]
    7a66:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7a68:	7dbb      	ldrb	r3, [r7, #22]
    7a6a:	2b2f      	cmp	r3, #47	; 0x2f
    7a6c:	d900      	bls.n	7a70 <ACE_convert_from_mA+0x3c>
    7a6e:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7a70:	7dba      	ldrb	r2, [r7, #22]
    7a72:	f64c 7340 	movw	r3, #53056	; 0xcf40
    7a76:	f2c0 0301 	movt	r3, #1
    7a7a:	5c9b      	ldrb	r3, [r3, r2]
    7a7c:	2b01      	cmp	r3, #1
    7a7e:	d134      	bne.n	7aea <ACE_convert_from_mA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7a80:	7dbb      	ldrb	r3, [r7, #22]
    7a82:	f003 0304 	and.w	r3, r3, #4
    7a86:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7a8a:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7a8c:	7dbb      	ldrb	r3, [r7, #22]
    7a8e:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7a92:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7a96:	b2db      	uxtb	r3, r3
    7a98:	4413      	add	r3, r2
    7a9a:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7a9c:	7dfb      	ldrb	r3, [r7, #23]
    7a9e:	2b03      	cmp	r3, #3
    7aa0:	d823      	bhi.n	7aea <ACE_convert_from_mA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7aa2:	7dfa      	ldrb	r2, [r7, #23]
    7aa4:	f64c 0308 	movw	r3, #51208	; 0xc808
    7aa8:	f2c0 0301 	movt	r3, #1
    7aac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7ab0:	613b      	str	r3, [r7, #16]
            /* 
             * Keep in mind the multiply by 50 gain within the current monitor.
             * Therefore the voltage seen on the ADC input is:
             *      V = (I * 50 * R) / 1000.
             */
            voltage = (current * resistor) / 20u;
    7ab2:	683b      	ldr	r3, [r7, #0]
    7ab4:	693a      	ldr	r2, [r7, #16]
    7ab6:	fb02 f203 	mul.w	r2, r2, r3
    7aba:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7abe:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7ac2:	fba3 1302 	umull	r1, r3, r3, r2
    7ac6:	ea4f 1313 	mov.w	r3, r3, lsr #4
    7aca:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7acc:	79fb      	ldrb	r3, [r7, #7]
    7ace:	4618      	mov	r0, r3
    7ad0:	68f9      	ldr	r1, [r7, #12]
    7ad2:	f7ff fee9 	bl	78a8 <convert_mV_to_ppe_value>
    7ad6:	4603      	mov	r3, r0
    7ad8:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7ada:	897a      	ldrh	r2, [r7, #10]
    7adc:	f640 73ff 	movw	r3, #4095	; 0xfff
    7ae0:	429a      	cmp	r2, r3
    7ae2:	d902      	bls.n	7aea <ACE_convert_from_mA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7ae4:	f640 73ff 	movw	r3, #4095	; 0xfff
    7ae8:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7aea:	897b      	ldrh	r3, [r7, #10]
}
    7aec:	4618      	mov	r0, r3
    7aee:	f107 0718 	add.w	r7, r7, #24
    7af2:	46bd      	mov	sp, r7
    7af4:	bd80      	pop	{r7, pc}
    7af6:	bf00      	nop

00007af8 <ACE_convert_from_uA>:
uint16_t ACE_convert_from_uA
(
    ace_channel_handle_t    channel_handle,
    uint32_t                current
)
{
    7af8:	b580      	push	{r7, lr}
    7afa:	b086      	sub	sp, #24
    7afc:	af00      	add	r7, sp, #0
    7afe:	4603      	mov	r3, r0
    7b00:	6039      	str	r1, [r7, #0]
    7b02:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value = 0u;
    7b04:	f04f 0300 	mov.w	r3, #0
    7b08:	817b      	strh	r3, [r7, #10]
    uint32_t voltage;
    uint32_t resistor = 1u;
    7b0a:	f04f 0301 	mov.w	r3, #1
    7b0e:	613b      	str	r3, [r7, #16]
    adc_channel_id_t channel_id;
    
    ASSERT((int32_t)channel_handle < ACE_NB_OF_INPUT_CHANNELS);
    7b10:	79fb      	ldrb	r3, [r7, #7]
    7b12:	2b06      	cmp	r3, #6
    7b14:	d900      	bls.n	7b18 <ACE_convert_from_uA+0x20>
    7b16:	be00      	bkpt	0x0000
    
    channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    7b18:	79fa      	ldrb	r2, [r7, #7]
    7b1a:	f240 0350 	movw	r3, #80	; 0x50
    7b1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b22:	ea4f 1202 	mov.w	r2, r2, lsl #4
    7b26:	4413      	add	r3, r2
    7b28:	791b      	ldrb	r3, [r3, #4]
    7b2a:	75bb      	strb	r3, [r7, #22]
    ASSERT((int32_t)channel_id < sizeof(channel_type_lut));
    7b2c:	7dbb      	ldrb	r3, [r7, #22]
    7b2e:	2b2f      	cmp	r3, #47	; 0x2f
    7b30:	d900      	bls.n	7b34 <ACE_convert_from_uA+0x3c>
    7b32:	be00      	bkpt	0x0000
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    7b34:	7dba      	ldrb	r2, [r7, #22]
    7b36:	f64c 7340 	movw	r3, #53056	; 0xcf40
    7b3a:	f2c0 0301 	movt	r3, #1
    7b3e:	5c9b      	ldrb	r3, [r3, r2]
    7b40:	2b01      	cmp	r3, #1
    7b42:	d134      	bne.n	7bae <ACE_convert_from_uA+0xb6>
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7b44:	7dbb      	ldrb	r3, [r7, #22]
    7b46:	f003 0304 	and.w	r3, r3, #4
    7b4a:	ea4f 0393 	mov.w	r3, r3, lsr #2
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7b4e:	b2da      	uxtb	r2, r3
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    7b50:	7dbb      	ldrb	r3, [r7, #22]
    7b52:	f003 0330 	and.w	r3, r3, #48	; 0x30
    7b56:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    
    if(CURRENT_CHANNEL == channel_type_lut[channel_id])
    {
        uint8_t current_monitor_idx;
        
        current_monitor_idx
    7b5a:	b2db      	uxtb	r3, r3
    7b5c:	4413      	add	r3, r2
    7b5e:	75fb      	strb	r3, [r7, #23]
            = (((uint8_t)channel_id & 0x04u) >> 2u) + (((uint8_t)channel_id & 0x30u) >> 3u);
    
        if(current_monitor_idx < (uint8_t)ACE_NB_OF_CURRENT_MONITORS)
    7b60:	7dfb      	ldrb	r3, [r7, #23]
    7b62:	2b03      	cmp	r3, #3
    7b64:	d823      	bhi.n	7bae <ACE_convert_from_uA+0xb6>
        {
            resistor = g_ace_current_resistors[current_monitor_idx];
    7b66:	7dfa      	ldrb	r2, [r7, #23]
    7b68:	f64c 0308 	movw	r3, #51208	; 0xc808
    7b6c:	f2c0 0301 	movt	r3, #1
    7b70:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    7b74:	613b      	str	r3, [r7, #16]
            voltage = (current * resistor) / 20000u;
    7b76:	683b      	ldr	r3, [r7, #0]
    7b78:	693a      	ldr	r2, [r7, #16]
    7b7a:	fb02 f203 	mul.w	r2, r2, r3
    7b7e:	f241 7359 	movw	r3, #5977	; 0x1759
    7b82:	f2cd 13b7 	movt	r3, #53687	; 0xd1b7
    7b86:	fba3 1302 	umull	r1, r3, r3, r2
    7b8a:	ea4f 3393 	mov.w	r3, r3, lsr #14
    7b8e:	60fb      	str	r3, [r7, #12]
            sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7b90:	79fb      	ldrb	r3, [r7, #7]
    7b92:	4618      	mov	r0, r3
    7b94:	68f9      	ldr	r1, [r7, #12]
    7b96:	f7ff fe87 	bl	78a8 <convert_mV_to_ppe_value>
    7b9a:	4603      	mov	r3, r0
    7b9c:	817b      	strh	r3, [r7, #10]
            
            if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7b9e:	897a      	ldrh	r2, [r7, #10]
    7ba0:	f640 73ff 	movw	r3, #4095	; 0xfff
    7ba4:	429a      	cmp	r2, r3
    7ba6:	d902      	bls.n	7bae <ACE_convert_from_uA+0xb6>
            {
                sample_value = MAX_PPE_SAMPLE_VALUE;
    7ba8:	f640 73ff 	movw	r3, #4095	; 0xfff
    7bac:	817b      	strh	r3, [r7, #10]
            }
        }
    }
    return sample_value;
    7bae:	897b      	ldrh	r3, [r7, #10]
}
    7bb0:	4618      	mov	r0, r3
    7bb2:	f107 0718 	add.w	r7, r7, #24
    7bb6:	46bd      	mov	sp, r7
    7bb8:	bd80      	pop	{r7, pc}
    7bba:	bf00      	nop

00007bbc <ACE_convert_from_Kelvin>:
uint16_t ACE_convert_from_Kelvin
(
    ace_channel_handle_t    channel_handle,
    uint32_t                temperature
)
{
    7bbc:	b580      	push	{r7, lr}
    7bbe:	b084      	sub	sp, #16
    7bc0:	af00      	add	r7, sp, #0
    7bc2:	4603      	mov	r3, r0
    7bc4:	6039      	str	r1, [r7, #0]
    7bc6:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    voltage = (temperature * 25u) / 10u;
    7bc8:	683a      	ldr	r2, [r7, #0]
    7bca:	4613      	mov	r3, r2
    7bcc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7bd0:	4413      	add	r3, r2
    7bd2:	ea4f 0283 	mov.w	r2, r3, lsl #2
    7bd6:	441a      	add	r2, r3
    7bd8:	f64c 43cd 	movw	r3, #52429	; 0xcccd
    7bdc:	f6cc 43cc 	movt	r3, #52428	; 0xcccc
    7be0:	fba3 1302 	umull	r1, r3, r3, r2
    7be4:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    7be8:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7bea:	79fb      	ldrb	r3, [r7, #7]
    7bec:	4618      	mov	r0, r3
    7bee:	68f9      	ldr	r1, [r7, #12]
    7bf0:	f7ff fe5a 	bl	78a8 <convert_mV_to_ppe_value>
    7bf4:	4603      	mov	r3, r0
    7bf6:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7bf8:	897a      	ldrh	r2, [r7, #10]
    7bfa:	f640 73ff 	movw	r3, #4095	; 0xfff
    7bfe:	429a      	cmp	r2, r3
    7c00:	d902      	bls.n	7c08 <ACE_convert_from_Kelvin+0x4c>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7c02:	f640 73ff 	movw	r3, #4095	; 0xfff
    7c06:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7c08:	897b      	ldrh	r3, [r7, #10]
}
    7c0a:	4618      	mov	r0, r3
    7c0c:	f107 0710 	add.w	r7, r7, #16
    7c10:	46bd      	mov	sp, r7
    7c12:	bd80      	pop	{r7, pc}

00007c14 <ACE_convert_from_Celsius>:
uint16_t ACE_convert_from_Celsius
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7c14:	b580      	push	{r7, lr}
    7c16:	b084      	sub	sp, #16
    7c18:	af00      	add	r7, sp, #0
    7c1a:	4603      	mov	r3, r0
    7c1c:	6039      	str	r1, [r7, #0]
    7c1e:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t voltage;
    
    temperature = temperature + 2731;
    7c20:	683b      	ldr	r3, [r7, #0]
    7c22:	f503 632a 	add.w	r3, r3, #2720	; 0xaa0
    7c26:	f103 030b 	add.w	r3, r3, #11
    7c2a:	603b      	str	r3, [r7, #0]
    voltage = (uint32_t)temperature / 4u;
    7c2c:	683b      	ldr	r3, [r7, #0]
    7c2e:	ea4f 0393 	mov.w	r3, r3, lsr #2
    7c32:	60fb      	str	r3, [r7, #12]
    sample_value = convert_mV_to_ppe_value( channel_handle, voltage );
    7c34:	79fb      	ldrb	r3, [r7, #7]
    7c36:	4618      	mov	r0, r3
    7c38:	68f9      	ldr	r1, [r7, #12]
    7c3a:	f7ff fe35 	bl	78a8 <convert_mV_to_ppe_value>
    7c3e:	4603      	mov	r3, r0
    7c40:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7c42:	897a      	ldrh	r2, [r7, #10]
    7c44:	f640 73ff 	movw	r3, #4095	; 0xfff
    7c48:	429a      	cmp	r2, r3
    7c4a:	d902      	bls.n	7c52 <ACE_convert_from_Celsius+0x3e>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7c4c:	f640 73ff 	movw	r3, #4095	; 0xfff
    7c50:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7c52:	897b      	ldrh	r3, [r7, #10]
}
    7c54:	4618      	mov	r0, r3
    7c56:	f107 0710 	add.w	r7, r7, #16
    7c5a:	46bd      	mov	sp, r7
    7c5c:	bd80      	pop	{r7, pc}
    7c5e:	bf00      	nop

00007c60 <ACE_convert_from_Fahrenheit>:
uint16_t ACE_convert_from_Fahrenheit
(
    ace_channel_handle_t    channel_handle,
    int32_t                 temperature
)
{
    7c60:	b580      	push	{r7, lr}
    7c62:	b084      	sub	sp, #16
    7c64:	af00      	add	r7, sp, #0
    7c66:	4603      	mov	r3, r0
    7c68:	6039      	str	r1, [r7, #0]
    7c6a:	71fb      	strb	r3, [r7, #7]
    uint16_t sample_value;
    uint32_t kelvin;
    
    temperature = temperature + 459;
    7c6c:	683b      	ldr	r3, [r7, #0]
    7c6e:	f503 73e4 	add.w	r3, r3, #456	; 0x1c8
    7c72:	f103 0303 	add.w	r3, r3, #3
    7c76:	603b      	str	r3, [r7, #0]
    kelvin = (uint32_t)temperature;
    7c78:	683b      	ldr	r3, [r7, #0]
    7c7a:	60fb      	str	r3, [r7, #12]
    kelvin = (kelvin * 5u) / 9u;
    7c7c:	68fa      	ldr	r2, [r7, #12]
    7c7e:	4613      	mov	r3, r2
    7c80:	ea4f 0383 	mov.w	r3, r3, lsl #2
    7c84:	441a      	add	r2, r3
    7c86:	f648 6339 	movw	r3, #36409	; 0x8e39
    7c8a:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7c8e:	fba3 1302 	umull	r1, r3, r3, r2
    7c92:	ea4f 0353 	mov.w	r3, r3, lsr #1
    7c96:	60fb      	str	r3, [r7, #12]
    
    sample_value = ACE_convert_from_Kelvin( channel_handle, kelvin );
    7c98:	79fb      	ldrb	r3, [r7, #7]
    7c9a:	4618      	mov	r0, r3
    7c9c:	68f9      	ldr	r1, [r7, #12]
    7c9e:	f7ff ff8d 	bl	7bbc <ACE_convert_from_Kelvin>
    7ca2:	4603      	mov	r3, r0
    7ca4:	817b      	strh	r3, [r7, #10]
    
    if (sample_value > MAX_PPE_SAMPLE_VALUE)
    7ca6:	897a      	ldrh	r2, [r7, #10]
    7ca8:	f640 73ff 	movw	r3, #4095	; 0xfff
    7cac:	429a      	cmp	r2, r3
    7cae:	d902      	bls.n	7cb6 <ACE_convert_from_Fahrenheit+0x56>
    {
        sample_value = MAX_PPE_SAMPLE_VALUE;
    7cb0:	f640 73ff 	movw	r3, #4095	; 0xfff
    7cb4:	817b      	strh	r3, [r7, #10]
    }
    return sample_value;
    7cb6:	897b      	ldrh	r3, [r7, #10]
}
    7cb8:	4618      	mov	r0, r3
    7cba:	f107 0710 	add.w	r7, r7, #16
    7cbe:	46bd      	mov	sp, r7
    7cc0:	bd80      	pop	{r7, pc}
    7cc2:	bf00      	nop

00007cc4 <ACE_translate_pdma_value>:
uint16_t ACE_translate_pdma_value
(
    uint32_t            pdma_value,
    adc_channel_id_t *  channel_id
)
{
    7cc4:	b480      	push	{r7}
    7cc6:	b085      	sub	sp, #20
    7cc8:	af00      	add	r7, sp, #0
    7cca:	6078      	str	r0, [r7, #4]
    7ccc:	6039      	str	r1, [r7, #0]
    uint16_t ppe_value;
      
    ppe_value = (uint16_t)((pdma_value >> 8u) & 0xFFFFu);
    7cce:	687b      	ldr	r3, [r7, #4]
    7cd0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    7cd4:	81fb      	strh	r3, [r7, #14]
    if ( channel_id != 0 )
    7cd6:	683b      	ldr	r3, [r7, #0]
    7cd8:	2b00      	cmp	r3, #0
    7cda:	d005      	beq.n	7ce8 <ACE_translate_pdma_value+0x24>
    {
        *channel_id = (adc_channel_id_t)((pdma_value >> 24u) & 0xFFu);
    7cdc:	687b      	ldr	r3, [r7, #4]
    7cde:	ea4f 6313 	mov.w	r3, r3, lsr #24
    7ce2:	b2da      	uxtb	r2, r3
    7ce4:	683b      	ldr	r3, [r7, #0]
    7ce6:	701a      	strb	r2, [r3, #0]
    }
    
    return ppe_value;
    7ce8:	89fb      	ldrh	r3, [r7, #14]
}
    7cea:	4618      	mov	r0, r3
    7cec:	f107 0714 	add.w	r7, r7, #20
    7cf0:	46bd      	mov	sp, r7
    7cf2:	bc80      	pop	{r7}
    7cf4:	4770      	bx	lr
    7cf6:	bf00      	nop

00007cf8 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
    7cf8:	b480      	push	{r7}
    7cfa:	b083      	sub	sp, #12
    7cfc:	af00      	add	r7, sp, #0
    7cfe:	4603      	mov	r3, r0
    7d00:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    7d02:	f24e 1300 	movw	r3, #57600	; 0xe100
    7d06:	f2ce 0300 	movt	r3, #57344	; 0xe000
    7d0a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
    7d0e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    7d12:	88f9      	ldrh	r1, [r7, #6]
    7d14:	f001 011f 	and.w	r1, r1, #31
    7d18:	f04f 0001 	mov.w	r0, #1
    7d1c:	fa00 f101 	lsl.w	r1, r0, r1
    7d20:	f102 0260 	add.w	r2, r2, #96	; 0x60
    7d24:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    7d28:	f107 070c 	add.w	r7, r7, #12
    7d2c:	46bd      	mov	sp, r7
    7d2e:	bc80      	pop	{r7}
    7d30:	4770      	bx	lr
    7d32:	bf00      	nop

00007d34 <ace_init_flags>:
/*-------------------------------------------------------------------------*//**
  Intialise the ACE driver's internal data structures used by flag control
  functions.
 */
void ace_init_flags( void )
{
    7d34:	b480      	push	{r7}
    7d36:	af00      	add	r7, sp, #0
        }
        
        g_ppe_global_flags_isr = 0u;
    }
#endif
}
    7d38:	46bd      	mov	sp, r7
    7d3a:	bc80      	pop	{r7}
    7d3c:	4770      	bx	lr
    7d3e:	bf00      	nop

00007d40 <ACE_is_hysteresis_flag>:

/*-------------------------------------------------------------------------*//**
 *
 */
uint32_t ACE_is_hysteresis_flag( ace_flag_handle_t   flag_handle )
{
    7d40:	b480      	push	{r7}
    7d42:	b085      	sub	sp, #20
    7d44:	af00      	add	r7, sp, #0
    7d46:	4603      	mov	r3, r0
    7d48:	71fb      	strb	r3, [r7, #7]
    uint32_t hysteresis = 0u;
    7d4a:	f04f 0300 	mov.w	r3, #0
    7d4e:	60fb      	str	r3, [r7, #12]
    if ( g_ppe_flags_desc_table[flag_handle].flag_type >= DUAL_HYSTERESIS_OVER )
    {
        hysteresis = 1u;
    }
#endif
    return hysteresis;
    7d50:	68fb      	ldr	r3, [r7, #12]
}
    7d52:	4618      	mov	r0, r3
    7d54:	f107 0714 	add.w	r7, r7, #20
    7d58:	46bd      	mov	sp, r7
    7d5a:	bc80      	pop	{r7}
    7d5c:	4770      	bx	lr
    7d5e:	bf00      	nop

00007d60 <ACE_is_under_flag>:
 */
uint32_t ACE_is_under_flag
(
    ace_flag_handle_t   flag_handle
)
{
    7d60:	b480      	push	{r7}
    7d62:	b085      	sub	sp, #20
    7d64:	af00      	add	r7, sp, #0
    7d66:	4603      	mov	r3, r0
    7d68:	71fb      	strb	r3, [r7, #7]
    uint32_t is_under = 0;
    7d6a:	f04f 0300 	mov.w	r3, #0
    7d6e:	60fb      	str	r3, [r7, #12]
        {
            is_under = flag_type_lut[flag_type];
        }
    }
#endif
    return is_under;
    7d70:	68fb      	ldr	r3, [r7, #12]
}
    7d72:	4618      	mov	r0, r3
    7d74:	f107 0714 	add.w	r7, r7, #20
    7d78:	46bd      	mov	sp, r7
    7d7a:	bc80      	pop	{r7}
    7d7c:	4770      	bx	lr
    7d7e:	bf00      	nop

00007d80 <ACE_set_flag_threshold>:
void ACE_set_flag_threshold
(
    ace_flag_handle_t   flag_handle,
    uint16_t            new_threshold
)
{
    7d80:	b480      	push	{r7}
    7d82:	b083      	sub	sp, #12
    7d84:	af00      	add	r7, sp, #0
    7d86:	4602      	mov	r2, r0
    7d88:	460b      	mov	r3, r1
    7d8a:	71fa      	strb	r2, [r7, #7]
    7d8c:	80bb      	strh	r3, [r7, #4]
                ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & (uint32_t)~PPE_RAM_THRESHOLD_MASK) + low_threshold;
            }
        }
    }
#endif
}
    7d8e:	f107 070c 	add.w	r7, r7, #12
    7d92:	46bd      	mov	sp, r7
    7d94:	bc80      	pop	{r7}
    7d96:	4770      	bx	lr

00007d98 <ACE_set_flag_assertion>:
void ACE_set_flag_assertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7d98:	b480      	push	{r7}
    7d9a:	b083      	sub	sp, #12
    7d9c:	af00      	add	r7, sp, #0
    7d9e:	4602      	mov	r2, r0
    7da0:	460b      	mov	r3, r1
    7da2:	71fa      	strb	r2, [r7, #7]
    7da4:	80bb      	strh	r3, [r7, #4]
            ppe_offset = g_ppe_flags_desc_table[flag_handle].threshold_ppe_offset;
        }
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7da6:	f107 070c 	add.w	r7, r7, #12
    7daa:	46bd      	mov	sp, r7
    7dac:	bc80      	pop	{r7}
    7dae:	4770      	bx	lr

00007db0 <ACE_set_flag_deassertion>:
void ACE_set_flag_deassertion
(
    ace_flag_handle_t   flag_handle,
    uint16_t            assertion_value
)
{
    7db0:	b480      	push	{r7}
    7db2:	b083      	sub	sp, #12
    7db4:	af00      	add	r7, sp, #0
    7db6:	4602      	mov	r2, r0
    7db8:	460b      	mov	r3, r1
    7dba:	71fa      	strb	r2, [r7, #7]
    7dbc:	80bb      	strh	r3, [r7, #4]
        }
        
        ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + assertion_value;
    }
#endif
}
    7dbe:	f107 070c 	add.w	r7, r7, #12
    7dc2:	46bd      	mov	sp, r7
    7dc4:	bc80      	pop	{r7}
    7dc6:	4770      	bx	lr

00007dc8 <ACE_set_flag_hysteresis>:
ACE_set_flag_hysteresis
(
    ace_flag_handle_t   flag_handle,
    uint16_t            adc_hysteresis
)
{
    7dc8:	b480      	push	{r7}
    7dca:	b083      	sub	sp, #12
    7dcc:	af00      	add	r7, sp, #0
    7dce:	4602      	mov	r2, r0
    7dd0:	460b      	mov	r3, r1
    7dd2:	71fa      	strb	r2, [r7, #7]
    7dd4:	80bb      	strh	r3, [r7, #4]
            ACE->PPE_RAM_DATA[ppe_offset] = (ACE->PPE_RAM_DATA[ppe_offset] & ~PPE_RAM_THRESHOLD_MASK) + high_threshold;
            ACE->PPE_RAM_DATA[ppe_offset + 1u] = (ACE->PPE_RAM_DATA[ppe_offset + 1u] & ~PPE_RAM_THRESHOLD_MASK) + low_threshold;
        }
    }
#endif
}
    7dd6:	f107 070c 	add.w	r7, r7, #12
    7dda:	46bd      	mov	sp, r7
    7ddc:	bc80      	pop	{r7}
    7dde:	4770      	bx	lr

00007de0 <ACE_set_channel_hysteresis>:
ACE_set_channel_hysteresis
(
    ace_channel_handle_t    channel_handle,
    uint16_t                adc_hysteresis
)
{
    7de0:	b480      	push	{r7}
    7de2:	b083      	sub	sp, #12
    7de4:	af00      	add	r7, sp, #0
    7de6:	4602      	mov	r2, r0
    7de8:	460b      	mov	r3, r1
    7dea:	71fa      	strb	r2, [r7, #7]
    7dec:	80bb      	strh	r3, [r7, #4]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[i];
            ACE_set_flag_hysteresis( flag_handle, adc_hysteresis );
        }
    }
#endif
}
    7dee:	f107 070c 	add.w	r7, r7, #12
    7df2:	46bd      	mov	sp, r7
    7df4:	bc80      	pop	{r7}
    7df6:	4770      	bx	lr

00007df8 <ACE_get_flag_handle>:
ace_flag_handle_t
ACE_get_flag_handle
(
    const uint8_t * p_sz_full_flag_name
)
{
    7df8:	b480      	push	{r7}
    7dfa:	b085      	sub	sp, #20
    7dfc:	af00      	add	r7, sp, #0
    7dfe:	6078      	str	r0, [r7, #4]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7e00:	f04f 0300 	mov.w	r3, #0
    7e04:	73fb      	strb	r3, [r7, #15]
                break;
            }
        }
    }
#endif
    return flag_handle;
    7e06:	7bfb      	ldrb	r3, [r7, #15]
}
    7e08:	4618      	mov	r0, r3
    7e0a:	f107 0714 	add.w	r7, r7, #20
    7e0e:	46bd      	mov	sp, r7
    7e10:	bc80      	pop	{r7}
    7e12:	4770      	bx	lr

00007e14 <ACE_get_flag_status>:
int32_t
ACE_get_flag_status
(
    ace_flag_handle_t   flag_handle
)
{
    7e14:	b480      	push	{r7}
    7e16:	b085      	sub	sp, #20
    7e18:	af00      	add	r7, sp, #0
    7e1a:	4603      	mov	r3, r0
    7e1c:	71fb      	strb	r3, [r7, #7]
    int32_t flag_state = UNKNOWN_FLAG;
    7e1e:	f04f 33ff 	mov.w	r3, #4294967295
    7e22:	60fb      	str	r3, [r7, #12]
            }
        }

    }
#endif
    return flag_state;
    7e24:	68fb      	ldr	r3, [r7, #12]
}
    7e26:	4618      	mov	r0, r3
    7e28:	f107 0714 	add.w	r7, r7, #20
    7e2c:	46bd      	mov	sp, r7
    7e2e:	bc80      	pop	{r7}
    7e30:	4770      	bx	lr
    7e32:	bf00      	nop

00007e34 <ACE_get_flag_name>:
const uint8_t *
ACE_get_flag_name
(
    ace_flag_handle_t flag_handle
)
{
    7e34:	b480      	push	{r7}
    7e36:	b085      	sub	sp, #20
    7e38:	af00      	add	r7, sp, #0
    7e3a:	4603      	mov	r3, r0
    7e3c:	71fb      	strb	r3, [r7, #7]
    const uint8_t * psz_flag_name = 0;
    7e3e:	f04f 0300 	mov.w	r3, #0
    7e42:	60fb      	str	r3, [r7, #12]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        psz_flag_name = g_ppe_flags_desc_table[flag_handle].p_sz_flag_name;
    }
#endif
    return psz_flag_name;
    7e44:	68fb      	ldr	r3, [r7, #12]
}
    7e46:	4618      	mov	r0, r3
    7e48:	f107 0714 	add.w	r7, r7, #20
    7e4c:	46bd      	mov	sp, r7
    7e4e:	bc80      	pop	{r7}
    7e50:	4770      	bx	lr
    7e52:	bf00      	nop

00007e54 <ACE_get_flag_channel>:
ace_channel_handle_t
ACE_get_flag_channel
(
    ace_flag_handle_t flag_handle
)
{
    7e54:	b480      	push	{r7}
    7e56:	b085      	sub	sp, #20
    7e58:	af00      	add	r7, sp, #0
    7e5a:	4603      	mov	r3, r0
    7e5c:	71fb      	strb	r3, [r7, #7]
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    7e5e:	f04f 0307 	mov.w	r3, #7
    7e62:	73fb      	strb	r3, [r7, #15]
    if ( flag_handle < NB_OF_ACE_FLAG_HANDLES )
    {
        channel_handle = g_ppe_flags_desc_table[flag_handle].channel_handle;
    }
#endif
    return channel_handle;
    7e64:	7bfb      	ldrb	r3, [r7, #15]
}
    7e66:	4618      	mov	r0, r3
    7e68:	f107 0714 	add.w	r7, r7, #20
    7e6c:	46bd      	mov	sp, r7
    7e6e:	bc80      	pop	{r7}
    7e70:	4770      	bx	lr
    7e72:	bf00      	nop

00007e74 <ACE_get_channel_flag_count>:
uint32_t
ACE_get_channel_flag_count
(
    ace_channel_handle_t    channel_handle
)
{
    7e74:	b480      	push	{r7}
    7e76:	b085      	sub	sp, #20
    7e78:	af00      	add	r7, sp, #0
    7e7a:	4603      	mov	r3, r0
    7e7c:	71fb      	strb	r3, [r7, #7]
    uint32_t flag_count = 0;
    7e7e:	f04f 0300 	mov.w	r3, #0
    7e82:	60fb      	str	r3, [r7, #12]
    if (channel_handle < ACE_NB_OF_INPUT_CHANNELS)
    {
        flag_count = g_ace_channel_desc_table[channel_handle].nb_of_flags;
    }
#endif
    return flag_count;
    7e84:	68fb      	ldr	r3, [r7, #12]
}
    7e86:	4618      	mov	r0, r3
    7e88:	f107 0714 	add.w	r7, r7, #20
    7e8c:	46bd      	mov	sp, r7
    7e8e:	bc80      	pop	{r7}
    7e90:	4770      	bx	lr
    7e92:	bf00      	nop

00007e94 <ACE_get_channel_first_flag>:
ACE_get_channel_first_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7e94:	b480      	push	{r7}
    7e96:	b085      	sub	sp, #20
    7e98:	af00      	add	r7, sp, #0
    7e9a:	4603      	mov	r3, r0
    7e9c:	6039      	str	r1, [r7, #0]
    7e9e:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7ea0:	f04f 0300 	mov.w	r3, #0
    7ea4:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif    
    return flag_handle;
    7ea6:	7bfb      	ldrb	r3, [r7, #15]
}
    7ea8:	4618      	mov	r0, r3
    7eaa:	f107 0714 	add.w	r7, r7, #20
    7eae:	46bd      	mov	sp, r7
    7eb0:	bc80      	pop	{r7}
    7eb2:	4770      	bx	lr

00007eb4 <ACE_get_channel_next_flag>:
ACE_get_channel_next_flag
(
    ace_channel_handle_t    channel_handle,
    uint16_t *              iterator
)
{
    7eb4:	b480      	push	{r7}
    7eb6:	b085      	sub	sp, #20
    7eb8:	af00      	add	r7, sp, #0
    7eba:	4603      	mov	r3, r0
    7ebc:	6039      	str	r1, [r7, #0]
    7ebe:	71fb      	strb	r3, [r7, #7]
    ace_flag_handle_t flag_handle = INVALID_FLAG_HANDLE;
    7ec0:	f04f 0300 	mov.w	r3, #0
    7ec4:	73fb      	strb	r3, [r7, #15]
        {
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[*iterator];
        }
    }
#endif
    return flag_handle;
    7ec6:	7bfb      	ldrb	r3, [r7, #15]
}
    7ec8:	4618      	mov	r0, r3
    7eca:	f107 0714 	add.w	r7, r7, #20
    7ece:	46bd      	mov	sp, r7
    7ed0:	bc80      	pop	{r7}
    7ed2:	4770      	bx	lr

00007ed4 <ACE_enable_channel_flags_irq>:
 */
void ACE_enable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7ed4:	b480      	push	{r7}
    7ed6:	b083      	sub	sp, #12
    7ed8:	af00      	add	r7, sp, #0
    7eda:	4603      	mov	r3, r0
    7edc:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_enable_flag_irq( flag_handle );
        }
    }
#endif
}
    7ede:	f107 070c 	add.w	r7, r7, #12
    7ee2:	46bd      	mov	sp, r7
    7ee4:	bc80      	pop	{r7}
    7ee6:	4770      	bx	lr

00007ee8 <ACE_disable_channel_flags_irq>:
 */
void ACE_disable_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7ee8:	b480      	push	{r7}
    7eea:	b083      	sub	sp, #12
    7eec:	af00      	add	r7, sp, #0
    7eee:	4603      	mov	r3, r0
    7ef0:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_disable_flag_irq( flag_handle );
        }
    }
#endif
}
    7ef2:	f107 070c 	add.w	r7, r7, #12
    7ef6:	46bd      	mov	sp, r7
    7ef8:	bc80      	pop	{r7}
    7efa:	4770      	bx	lr

00007efc <ACE_clear_channel_flags_irq>:
 */
void ACE_clear_channel_flags_irq
(
    ace_channel_handle_t channel_handle
)
{
    7efc:	b480      	push	{r7}
    7efe:	b083      	sub	sp, #12
    7f00:	af00      	add	r7, sp, #0
    7f02:	4603      	mov	r3, r0
    7f04:	71fb      	strb	r3, [r7, #7]
            flag_handle = (ace_flag_handle_t)g_ace_channel_desc_table[channel_handle].p_flags_array[flag_idx];
            ACE_clear_flag_irq( flag_handle );
        }
    }
#endif
}
    7f06:	f107 070c 	add.w	r7, r7, #12
    7f0a:	46bd      	mov	sp, r7
    7f0c:	bc80      	pop	{r7}
    7f0e:	4770      	bx	lr

00007f10 <ACE_enable_flag_irq>:
 */
void ACE_enable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7f10:	b480      	push	{r7}
    7f12:	b083      	sub	sp, #12
    7f14:	af00      	add	r7, sp, #0
    7f16:	4603      	mov	r3, r0
    7f18:	71fb      	strb	r3, [r7, #7]
        }
        
        NVIC_EnableIRQ( threshold_irqn_lut[flag_bit_offset] );
    }
#endif
}
    7f1a:	f107 070c 	add.w	r7, r7, #12
    7f1e:	46bd      	mov	sp, r7
    7f20:	bc80      	pop	{r7}
    7f22:	4770      	bx	lr

00007f24 <ACE_disable_flag_irq>:
 */
void ACE_disable_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7f24:	b480      	push	{r7}
    7f26:	b083      	sub	sp, #12
    7f28:	af00      	add	r7, sp, #0
    7f2a:	4603      	mov	r3, r0
    7f2c:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_enable_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7f2e:	f107 070c 	add.w	r7, r7, #12
    7f32:	46bd      	mov	sp, r7
    7f34:	bc80      	pop	{r7}
    7f36:	4770      	bx	lr

00007f38 <ACE_clear_flag_irq>:
 */
void ACE_clear_flag_irq
(
    ace_flag_handle_t flag_handle
)
{
    7f38:	b480      	push	{r7}
    7f3a:	b083      	sub	sp, #12
    7f3c:	af00      	add	r7, sp, #0
    7f3e:	4603      	mov	r3, r0
    7f40:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[ppe_flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7f42:	f107 070c 	add.w	r7, r7, #12
    7f46:	46bd      	mov	sp, r7
    7f48:	bc80      	pop	{r7}
    7f4a:	4770      	bx	lr

00007f4c <ACE_register_flag_isr>:
void ACE_register_flag_isr
(
    ace_flag_handle_t   flag_handle,
    flag_isr_t          flag_isr
)
{
    7f4c:	b480      	push	{r7}
    7f4e:	b083      	sub	sp, #12
    7f50:	af00      	add	r7, sp, #0
    7f52:	4603      	mov	r3, r0
    7f54:	6039      	str	r1, [r7, #0]
    7f56:	71fb      	strb	r3, [r7, #7]
        {
            g_ppe_flags_isr_lut[flag_id] = flag_isr;
        }
    }
#endif
}
    7f58:	f107 070c 	add.w	r7, r7, #12
    7f5c:	46bd      	mov	sp, r7
    7f5e:	bc80      	pop	{r7}
    7f60:	4770      	bx	lr
    7f62:	bf00      	nop

00007f64 <ACE_register_channel_flags_isr>:
void ACE_register_channel_flags_isr
(
    ace_channel_handle_t    channel_handle,
    channel_flag_isr_t      channel_flag_isr
)
{
    7f64:	b480      	push	{r7}
    7f66:	b083      	sub	sp, #12
    7f68:	af00      	add	r7, sp, #0
    7f6a:	4603      	mov	r3, r0
    7f6c:	6039      	str	r1, [r7, #0]
    7f6e:	71fb      	strb	r3, [r7, #7]
    if ( channel_handle < NB_OF_ACE_CHANNEL_HANDLES )
    {
        g_ppe_channel_flags_isr_lut[channel_handle] = channel_flag_isr;
    }
#endif
}
    7f70:	f107 070c 	add.w	r7, r7, #12
    7f74:	46bd      	mov	sp, r7
    7f76:	bc80      	pop	{r7}
    7f78:	4770      	bx	lr
    7f7a:	bf00      	nop

00007f7c <ACE_register_global_flags_isr>:
 */
void ACE_register_global_flags_isr
(
    global_flag_isr_t  global_flag_isr
)
{
    7f7c:	b480      	push	{r7}
    7f7e:	b083      	sub	sp, #12
    7f80:	af00      	add	r7, sp, #0
    7f82:	6078      	str	r0, [r7, #4]
#if (ACE_NB_OF_PPE_FLAGS > 0)
    g_ppe_global_flags_isr = global_flag_isr;
#endif
}
    7f84:	f107 070c 	add.w	r7, r7, #12
    7f88:	46bd      	mov	sp, r7
    7f8a:	bc80      	pop	{r7}
    7f8c:	4770      	bx	lr
    7f8e:	bf00      	nop

00007f90 <process_flag_irq>:
/*-------------------------------------------------------------------------*//**
 * Actual PPE flag interrupt service routines:
 */

static void process_flag_irq( uint8_t threshold_flag_id )
{
    7f90:	b480      	push	{r7}
    7f92:	b083      	sub	sp, #12
    7f94:	af00      	add	r7, sp, #0
    7f96:	4603      	mov	r3, r0
    7f98:	71fb      	strb	r3, [r7, #7]
            dummy_read = *(flags_irq_clear_regs_lut[flag_group]);
            ++dummy_read;
        }
    }
#endif
}
    7f9a:	f107 070c 	add.w	r7, r7, #12
    7f9e:	46bd      	mov	sp, r7
    7fa0:	bc80      	pop	{r7}
    7fa2:	4770      	bx	lr

00007fa4 <ACE_PPE_Flag0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag0_IRQHandler( void )
#else
void ACE_PPE_Flag0_IRQHandler( void )
#endif
{
    7fa4:	4668      	mov	r0, sp
    7fa6:	f020 0107 	bic.w	r1, r0, #7
    7faa:	468d      	mov	sp, r1
    7fac:	b589      	push	{r0, r3, r7, lr}
    7fae:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG0 );
    7fb0:	f04f 0000 	mov.w	r0, #0
    7fb4:	f7ff ffec 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag0_IRQn );
    7fb8:	f04f 0076 	mov.w	r0, #118	; 0x76
    7fbc:	f7ff fe9c 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    7fc0:	46bd      	mov	sp, r7
    7fc2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fc6:	4685      	mov	sp, r0
    7fc8:	4770      	bx	lr
    7fca:	bf00      	nop

00007fcc <ACE_PPE_Flag1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag1_IRQHandler( void )
#else
void ACE_PPE_Flag1_IRQHandler( void )
#endif
{
    7fcc:	4668      	mov	r0, sp
    7fce:	f020 0107 	bic.w	r1, r0, #7
    7fd2:	468d      	mov	sp, r1
    7fd4:	b589      	push	{r0, r3, r7, lr}
    7fd6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG1 );
    7fd8:	f04f 0001 	mov.w	r0, #1
    7fdc:	f7ff ffd8 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag1_IRQn );
    7fe0:	f04f 0077 	mov.w	r0, #119	; 0x77
    7fe4:	f7ff fe88 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    7fe8:	46bd      	mov	sp, r7
    7fea:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    7fee:	4685      	mov	sp, r0
    7ff0:	4770      	bx	lr
    7ff2:	bf00      	nop

00007ff4 <ACE_PPE_Flag2_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag2_IRQHandler( void )
#else
void ACE_PPE_Flag2_IRQHandler( void )
#endif
{
    7ff4:	4668      	mov	r0, sp
    7ff6:	f020 0107 	bic.w	r1, r0, #7
    7ffa:	468d      	mov	sp, r1
    7ffc:	b589      	push	{r0, r3, r7, lr}
    7ffe:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG2 );
    8000:	f04f 0002 	mov.w	r0, #2
    8004:	f7ff ffc4 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag2_IRQn );
    8008:	f04f 0078 	mov.w	r0, #120	; 0x78
    800c:	f7ff fe74 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8010:	46bd      	mov	sp, r7
    8012:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8016:	4685      	mov	sp, r0
    8018:	4770      	bx	lr
    801a:	bf00      	nop

0000801c <ACE_PPE_Flag3_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag3_IRQHandler( void )
#else
void ACE_PPE_Flag3_IRQHandler( void )
#endif
{
    801c:	4668      	mov	r0, sp
    801e:	f020 0107 	bic.w	r1, r0, #7
    8022:	468d      	mov	sp, r1
    8024:	b589      	push	{r0, r3, r7, lr}
    8026:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG3 );
    8028:	f04f 0003 	mov.w	r0, #3
    802c:	f7ff ffb0 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag3_IRQn );
    8030:	f04f 0079 	mov.w	r0, #121	; 0x79
    8034:	f7ff fe60 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8038:	46bd      	mov	sp, r7
    803a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    803e:	4685      	mov	sp, r0
    8040:	4770      	bx	lr
    8042:	bf00      	nop

00008044 <ACE_PPE_Flag4_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag4_IRQHandler( void )
#else
void ACE_PPE_Flag4_IRQHandler( void )
#endif
{
    8044:	4668      	mov	r0, sp
    8046:	f020 0107 	bic.w	r1, r0, #7
    804a:	468d      	mov	sp, r1
    804c:	b589      	push	{r0, r3, r7, lr}
    804e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG4 );
    8050:	f04f 0004 	mov.w	r0, #4
    8054:	f7ff ff9c 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag4_IRQn );
    8058:	f04f 007a 	mov.w	r0, #122	; 0x7a
    805c:	f7ff fe4c 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8060:	46bd      	mov	sp, r7
    8062:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8066:	4685      	mov	sp, r0
    8068:	4770      	bx	lr
    806a:	bf00      	nop

0000806c <ACE_PPE_Flag5_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag5_IRQHandler( void )
#else
void ACE_PPE_Flag5_IRQHandler( void )
#endif
{
    806c:	4668      	mov	r0, sp
    806e:	f020 0107 	bic.w	r1, r0, #7
    8072:	468d      	mov	sp, r1
    8074:	b589      	push	{r0, r3, r7, lr}
    8076:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG5 );
    8078:	f04f 0005 	mov.w	r0, #5
    807c:	f7ff ff88 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag5_IRQn );
    8080:	f04f 007b 	mov.w	r0, #123	; 0x7b
    8084:	f7ff fe38 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8088:	46bd      	mov	sp, r7
    808a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    808e:	4685      	mov	sp, r0
    8090:	4770      	bx	lr
    8092:	bf00      	nop

00008094 <ACE_PPE_Flag6_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag6_IRQHandler( void )
#else
void ACE_PPE_Flag6_IRQHandler( void )
#endif
{
    8094:	4668      	mov	r0, sp
    8096:	f020 0107 	bic.w	r1, r0, #7
    809a:	468d      	mov	sp, r1
    809c:	b589      	push	{r0, r3, r7, lr}
    809e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG6 );
    80a0:	f04f 0006 	mov.w	r0, #6
    80a4:	f7ff ff74 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag6_IRQn );
    80a8:	f04f 007c 	mov.w	r0, #124	; 0x7c
    80ac:	f7ff fe24 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    80b0:	46bd      	mov	sp, r7
    80b2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80b6:	4685      	mov	sp, r0
    80b8:	4770      	bx	lr
    80ba:	bf00      	nop

000080bc <ACE_PPE_Flag7_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag7_IRQHandler( void )
#else
void ACE_PPE_Flag7_IRQHandler( void )
#endif
{
    80bc:	4668      	mov	r0, sp
    80be:	f020 0107 	bic.w	r1, r0, #7
    80c2:	468d      	mov	sp, r1
    80c4:	b589      	push	{r0, r3, r7, lr}
    80c6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG7 );
    80c8:	f04f 0007 	mov.w	r0, #7
    80cc:	f7ff ff60 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag7_IRQn );
    80d0:	f04f 007d 	mov.w	r0, #125	; 0x7d
    80d4:	f7ff fe10 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    80d8:	46bd      	mov	sp, r7
    80da:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    80de:	4685      	mov	sp, r0
    80e0:	4770      	bx	lr
    80e2:	bf00      	nop

000080e4 <ACE_PPE_Flag8_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag8_IRQHandler( void )
#else
void ACE_PPE_Flag8_IRQHandler( void )
#endif
{
    80e4:	4668      	mov	r0, sp
    80e6:	f020 0107 	bic.w	r1, r0, #7
    80ea:	468d      	mov	sp, r1
    80ec:	b589      	push	{r0, r3, r7, lr}
    80ee:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG8 );
    80f0:	f04f 0008 	mov.w	r0, #8
    80f4:	f7ff ff4c 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag8_IRQn );
    80f8:	f04f 007e 	mov.w	r0, #126	; 0x7e
    80fc:	f7ff fdfc 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8100:	46bd      	mov	sp, r7
    8102:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8106:	4685      	mov	sp, r0
    8108:	4770      	bx	lr
    810a:	bf00      	nop

0000810c <ACE_PPE_Flag9_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag9_IRQHandler( void )
#else
void ACE_PPE_Flag9_IRQHandler( void )
#endif
{
    810c:	4668      	mov	r0, sp
    810e:	f020 0107 	bic.w	r1, r0, #7
    8112:	468d      	mov	sp, r1
    8114:	b589      	push	{r0, r3, r7, lr}
    8116:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG9 );
    8118:	f04f 0009 	mov.w	r0, #9
    811c:	f7ff ff38 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag9_IRQn );
    8120:	f04f 007f 	mov.w	r0, #127	; 0x7f
    8124:	f7ff fde8 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8128:	46bd      	mov	sp, r7
    812a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    812e:	4685      	mov	sp, r0
    8130:	4770      	bx	lr
    8132:	bf00      	nop

00008134 <ACE_PPE_Flag10_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag10_IRQHandler( void )
#else
void ACE_PPE_Flag10_IRQHandler( void )
#endif
{
    8134:	4668      	mov	r0, sp
    8136:	f020 0107 	bic.w	r1, r0, #7
    813a:	468d      	mov	sp, r1
    813c:	b589      	push	{r0, r3, r7, lr}
    813e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG10 );
    8140:	f04f 000a 	mov.w	r0, #10
    8144:	f7ff ff24 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag10_IRQn );
    8148:	f04f 0080 	mov.w	r0, #128	; 0x80
    814c:	f7ff fdd4 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8150:	46bd      	mov	sp, r7
    8152:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8156:	4685      	mov	sp, r0
    8158:	4770      	bx	lr
    815a:	bf00      	nop

0000815c <ACE_PPE_Flag11_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag11_IRQHandler( void )
#else
void ACE_PPE_Flag11_IRQHandler( void )
#endif
{
    815c:	4668      	mov	r0, sp
    815e:	f020 0107 	bic.w	r1, r0, #7
    8162:	468d      	mov	sp, r1
    8164:	b589      	push	{r0, r3, r7, lr}
    8166:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG11 );
    8168:	f04f 000b 	mov.w	r0, #11
    816c:	f7ff ff10 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag11_IRQn );
    8170:	f04f 0081 	mov.w	r0, #129	; 0x81
    8174:	f7ff fdc0 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8178:	46bd      	mov	sp, r7
    817a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    817e:	4685      	mov	sp, r0
    8180:	4770      	bx	lr
    8182:	bf00      	nop

00008184 <ACE_PPE_Flag12_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag12_IRQHandler( void )
#else
void ACE_PPE_Flag12_IRQHandler( void )
#endif
{
    8184:	4668      	mov	r0, sp
    8186:	f020 0107 	bic.w	r1, r0, #7
    818a:	468d      	mov	sp, r1
    818c:	b589      	push	{r0, r3, r7, lr}
    818e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG12 );
    8190:	f04f 000c 	mov.w	r0, #12
    8194:	f7ff fefc 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag12_IRQn );
    8198:	f04f 0082 	mov.w	r0, #130	; 0x82
    819c:	f7ff fdac 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    81a0:	46bd      	mov	sp, r7
    81a2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81a6:	4685      	mov	sp, r0
    81a8:	4770      	bx	lr
    81aa:	bf00      	nop

000081ac <ACE_PPE_Flag13_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag13_IRQHandler( void )
#else
void ACE_PPE_Flag13_IRQHandler( void )
#endif
{
    81ac:	4668      	mov	r0, sp
    81ae:	f020 0107 	bic.w	r1, r0, #7
    81b2:	468d      	mov	sp, r1
    81b4:	b589      	push	{r0, r3, r7, lr}
    81b6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG13 );
    81b8:	f04f 000d 	mov.w	r0, #13
    81bc:	f7ff fee8 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag13_IRQn );
    81c0:	f04f 0083 	mov.w	r0, #131	; 0x83
    81c4:	f7ff fd98 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    81c8:	46bd      	mov	sp, r7
    81ca:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81ce:	4685      	mov	sp, r0
    81d0:	4770      	bx	lr
    81d2:	bf00      	nop

000081d4 <ACE_PPE_Flag14_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag14_IRQHandler( void )
#else
void ACE_PPE_Flag14_IRQHandler( void )
#endif
{
    81d4:	4668      	mov	r0, sp
    81d6:	f020 0107 	bic.w	r1, r0, #7
    81da:	468d      	mov	sp, r1
    81dc:	b589      	push	{r0, r3, r7, lr}
    81de:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG14 );
    81e0:	f04f 000e 	mov.w	r0, #14
    81e4:	f7ff fed4 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag14_IRQn );
    81e8:	f04f 0084 	mov.w	r0, #132	; 0x84
    81ec:	f7ff fd84 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    81f0:	46bd      	mov	sp, r7
    81f2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    81f6:	4685      	mov	sp, r0
    81f8:	4770      	bx	lr
    81fa:	bf00      	nop

000081fc <ACE_PPE_Flag15_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag15_IRQHandler( void )
#else
void ACE_PPE_Flag15_IRQHandler( void )
#endif
{
    81fc:	4668      	mov	r0, sp
    81fe:	f020 0107 	bic.w	r1, r0, #7
    8202:	468d      	mov	sp, r1
    8204:	b589      	push	{r0, r3, r7, lr}
    8206:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG15 );
    8208:	f04f 000f 	mov.w	r0, #15
    820c:	f7ff fec0 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag15_IRQn );
    8210:	f04f 0085 	mov.w	r0, #133	; 0x85
    8214:	f7ff fd70 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8218:	46bd      	mov	sp, r7
    821a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    821e:	4685      	mov	sp, r0
    8220:	4770      	bx	lr
    8222:	bf00      	nop

00008224 <ACE_PPE_Flag16_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag16_IRQHandler( void )
#else
void ACE_PPE_Flag16_IRQHandler( void )
#endif
{
    8224:	4668      	mov	r0, sp
    8226:	f020 0107 	bic.w	r1, r0, #7
    822a:	468d      	mov	sp, r1
    822c:	b589      	push	{r0, r3, r7, lr}
    822e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG16 );
    8230:	f04f 0010 	mov.w	r0, #16
    8234:	f7ff feac 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag16_IRQn );
    8238:	f04f 0086 	mov.w	r0, #134	; 0x86
    823c:	f7ff fd5c 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8240:	46bd      	mov	sp, r7
    8242:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8246:	4685      	mov	sp, r0
    8248:	4770      	bx	lr
    824a:	bf00      	nop

0000824c <ACE_PPE_Flag17_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag17_IRQHandler( void )
#else
void ACE_PPE_Flag17_IRQHandler( void )
#endif
{
    824c:	4668      	mov	r0, sp
    824e:	f020 0107 	bic.w	r1, r0, #7
    8252:	468d      	mov	sp, r1
    8254:	b589      	push	{r0, r3, r7, lr}
    8256:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG17 );
    8258:	f04f 0011 	mov.w	r0, #17
    825c:	f7ff fe98 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag17_IRQn );
    8260:	f04f 0087 	mov.w	r0, #135	; 0x87
    8264:	f7ff fd48 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8268:	46bd      	mov	sp, r7
    826a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    826e:	4685      	mov	sp, r0
    8270:	4770      	bx	lr
    8272:	bf00      	nop

00008274 <ACE_PPE_Flag18_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag18_IRQHandler( void )
#else
void ACE_PPE_Flag18_IRQHandler( void )
#endif
{
    8274:	4668      	mov	r0, sp
    8276:	f020 0107 	bic.w	r1, r0, #7
    827a:	468d      	mov	sp, r1
    827c:	b589      	push	{r0, r3, r7, lr}
    827e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG18 );
    8280:	f04f 0012 	mov.w	r0, #18
    8284:	f7ff fe84 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag18_IRQn );
    8288:	f04f 0088 	mov.w	r0, #136	; 0x88
    828c:	f7ff fd34 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8290:	46bd      	mov	sp, r7
    8292:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8296:	4685      	mov	sp, r0
    8298:	4770      	bx	lr
    829a:	bf00      	nop

0000829c <ACE_PPE_Flag19_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag19_IRQHandler( void )
#else
void ACE_PPE_Flag19_IRQHandler( void )
#endif
{
    829c:	4668      	mov	r0, sp
    829e:	f020 0107 	bic.w	r1, r0, #7
    82a2:	468d      	mov	sp, r1
    82a4:	b589      	push	{r0, r3, r7, lr}
    82a6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG19 );
    82a8:	f04f 0013 	mov.w	r0, #19
    82ac:	f7ff fe70 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag19_IRQn );
    82b0:	f04f 0089 	mov.w	r0, #137	; 0x89
    82b4:	f7ff fd20 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    82b8:	46bd      	mov	sp, r7
    82ba:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82be:	4685      	mov	sp, r0
    82c0:	4770      	bx	lr
    82c2:	bf00      	nop

000082c4 <ACE_PPE_Flag20_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag20_IRQHandler( void )
#else
void ACE_PPE_Flag20_IRQHandler( void )
#endif
{
    82c4:	4668      	mov	r0, sp
    82c6:	f020 0107 	bic.w	r1, r0, #7
    82ca:	468d      	mov	sp, r1
    82cc:	b589      	push	{r0, r3, r7, lr}
    82ce:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG20 );
    82d0:	f04f 0014 	mov.w	r0, #20
    82d4:	f7ff fe5c 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag20_IRQn );
    82d8:	f04f 008a 	mov.w	r0, #138	; 0x8a
    82dc:	f7ff fd0c 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    82e0:	46bd      	mov	sp, r7
    82e2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    82e6:	4685      	mov	sp, r0
    82e8:	4770      	bx	lr
    82ea:	bf00      	nop

000082ec <ACE_PPE_Flag21_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag21_IRQHandler( void )
#else
void ACE_PPE_Flag21_IRQHandler( void )
#endif
{
    82ec:	4668      	mov	r0, sp
    82ee:	f020 0107 	bic.w	r1, r0, #7
    82f2:	468d      	mov	sp, r1
    82f4:	b589      	push	{r0, r3, r7, lr}
    82f6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG21 );
    82f8:	f04f 0015 	mov.w	r0, #21
    82fc:	f7ff fe48 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag21_IRQn );
    8300:	f04f 008b 	mov.w	r0, #139	; 0x8b
    8304:	f7ff fcf8 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8308:	46bd      	mov	sp, r7
    830a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    830e:	4685      	mov	sp, r0
    8310:	4770      	bx	lr
    8312:	bf00      	nop

00008314 <ACE_PPE_Flag22_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag22_IRQHandler( void )
#else
void ACE_PPE_Flag22_IRQHandler( void )
#endif
{
    8314:	4668      	mov	r0, sp
    8316:	f020 0107 	bic.w	r1, r0, #7
    831a:	468d      	mov	sp, r1
    831c:	b589      	push	{r0, r3, r7, lr}
    831e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG22 );
    8320:	f04f 0016 	mov.w	r0, #22
    8324:	f7ff fe34 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag22_IRQn );
    8328:	f04f 008c 	mov.w	r0, #140	; 0x8c
    832c:	f7ff fce4 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8330:	46bd      	mov	sp, r7
    8332:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8336:	4685      	mov	sp, r0
    8338:	4770      	bx	lr
    833a:	bf00      	nop

0000833c <ACE_PPE_Flag23_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag23_IRQHandler( void )
#else
void ACE_PPE_Flag23_IRQHandler( void )
#endif
{
    833c:	4668      	mov	r0, sp
    833e:	f020 0107 	bic.w	r1, r0, #7
    8342:	468d      	mov	sp, r1
    8344:	b589      	push	{r0, r3, r7, lr}
    8346:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG23 );
    8348:	f04f 0017 	mov.w	r0, #23
    834c:	f7ff fe20 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag23_IRQn );
    8350:	f04f 008d 	mov.w	r0, #141	; 0x8d
    8354:	f7ff fcd0 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8358:	46bd      	mov	sp, r7
    835a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    835e:	4685      	mov	sp, r0
    8360:	4770      	bx	lr
    8362:	bf00      	nop

00008364 <ACE_PPE_Flag24_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag24_IRQHandler( void )
#else
void ACE_PPE_Flag24_IRQHandler( void )
#endif
{
    8364:	4668      	mov	r0, sp
    8366:	f020 0107 	bic.w	r1, r0, #7
    836a:	468d      	mov	sp, r1
    836c:	b589      	push	{r0, r3, r7, lr}
    836e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG24 );
    8370:	f04f 0018 	mov.w	r0, #24
    8374:	f7ff fe0c 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag24_IRQn );
    8378:	f04f 008e 	mov.w	r0, #142	; 0x8e
    837c:	f7ff fcbc 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8380:	46bd      	mov	sp, r7
    8382:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8386:	4685      	mov	sp, r0
    8388:	4770      	bx	lr
    838a:	bf00      	nop

0000838c <ACE_PPE_Flag25_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag25_IRQHandler( void )
#else
void ACE_PPE_Flag25_IRQHandler( void )
#endif
{
    838c:	4668      	mov	r0, sp
    838e:	f020 0107 	bic.w	r1, r0, #7
    8392:	468d      	mov	sp, r1
    8394:	b589      	push	{r0, r3, r7, lr}
    8396:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG25 );
    8398:	f04f 0019 	mov.w	r0, #25
    839c:	f7ff fdf8 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag25_IRQn );
    83a0:	f04f 008f 	mov.w	r0, #143	; 0x8f
    83a4:	f7ff fca8 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    83a8:	46bd      	mov	sp, r7
    83aa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83ae:	4685      	mov	sp, r0
    83b0:	4770      	bx	lr
    83b2:	bf00      	nop

000083b4 <ACE_PPE_Flag26_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag26_IRQHandler( void )
#else
void ACE_PPE_Flag26_IRQHandler( void )
#endif
{
    83b4:	4668      	mov	r0, sp
    83b6:	f020 0107 	bic.w	r1, r0, #7
    83ba:	468d      	mov	sp, r1
    83bc:	b589      	push	{r0, r3, r7, lr}
    83be:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG26 );
    83c0:	f04f 001a 	mov.w	r0, #26
    83c4:	f7ff fde4 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag26_IRQn );
    83c8:	f04f 0090 	mov.w	r0, #144	; 0x90
    83cc:	f7ff fc94 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    83d0:	46bd      	mov	sp, r7
    83d2:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83d6:	4685      	mov	sp, r0
    83d8:	4770      	bx	lr
    83da:	bf00      	nop

000083dc <ACE_PPE_Flag27_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag27_IRQHandler( void )
#else
void ACE_PPE_Flag27_IRQHandler( void )
#endif
{
    83dc:	4668      	mov	r0, sp
    83de:	f020 0107 	bic.w	r1, r0, #7
    83e2:	468d      	mov	sp, r1
    83e4:	b589      	push	{r0, r3, r7, lr}
    83e6:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG27 );
    83e8:	f04f 001b 	mov.w	r0, #27
    83ec:	f7ff fdd0 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag27_IRQn );
    83f0:	f04f 0091 	mov.w	r0, #145	; 0x91
    83f4:	f7ff fc80 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    83f8:	46bd      	mov	sp, r7
    83fa:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    83fe:	4685      	mov	sp, r0
    8400:	4770      	bx	lr
    8402:	bf00      	nop

00008404 <ACE_PPE_Flag28_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag28_IRQHandler( void )
#else
void ACE_PPE_Flag28_IRQHandler( void )
#endif
{
    8404:	4668      	mov	r0, sp
    8406:	f020 0107 	bic.w	r1, r0, #7
    840a:	468d      	mov	sp, r1
    840c:	b589      	push	{r0, r3, r7, lr}
    840e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG28 );
    8410:	f04f 001c 	mov.w	r0, #28
    8414:	f7ff fdbc 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag28_IRQn );
    8418:	f04f 0092 	mov.w	r0, #146	; 0x92
    841c:	f7ff fc6c 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8420:	46bd      	mov	sp, r7
    8422:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8426:	4685      	mov	sp, r0
    8428:	4770      	bx	lr
    842a:	bf00      	nop

0000842c <ACE_PPE_Flag29_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag29_IRQHandler( void )
#else
void ACE_PPE_Flag29_IRQHandler( void )
#endif
{
    842c:	4668      	mov	r0, sp
    842e:	f020 0107 	bic.w	r1, r0, #7
    8432:	468d      	mov	sp, r1
    8434:	b589      	push	{r0, r3, r7, lr}
    8436:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG29 );
    8438:	f04f 001d 	mov.w	r0, #29
    843c:	f7ff fda8 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag29_IRQn );
    8440:	f04f 0093 	mov.w	r0, #147	; 0x93
    8444:	f7ff fc58 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8448:	46bd      	mov	sp, r7
    844a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    844e:	4685      	mov	sp, r0
    8450:	4770      	bx	lr
    8452:	bf00      	nop

00008454 <ACE_PPE_Flag30_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag30_IRQHandler( void )
#else
void ACE_PPE_Flag30_IRQHandler( void )
#endif
{
    8454:	4668      	mov	r0, sp
    8456:	f020 0107 	bic.w	r1, r0, #7
    845a:	468d      	mov	sp, r1
    845c:	b589      	push	{r0, r3, r7, lr}
    845e:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG30 );
    8460:	f04f 001e 	mov.w	r0, #30
    8464:	f7ff fd94 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag30_IRQn );
    8468:	f04f 0094 	mov.w	r0, #148	; 0x94
    846c:	f7ff fc44 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8470:	46bd      	mov	sp, r7
    8472:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    8476:	4685      	mov	sp, r0
    8478:	4770      	bx	lr
    847a:	bf00      	nop

0000847c <ACE_PPE_Flag31_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void ACE_PPE_Flag31_IRQHandler( void )
#else
void ACE_PPE_Flag31_IRQHandler( void )
#endif
{
    847c:	4668      	mov	r0, sp
    847e:	f020 0107 	bic.w	r1, r0, #7
    8482:	468d      	mov	sp, r1
    8484:	b589      	push	{r0, r3, r7, lr}
    8486:	af00      	add	r7, sp, #0
    process_flag_irq( THRESHOLD_FLAG31 );
    8488:	f04f 001f 	mov.w	r0, #31
    848c:	f7ff fd80 	bl	7f90 <process_flag_irq>
    NVIC_ClearPendingIRQ( ACE_PPE_Flag31_IRQn );
    8490:	f04f 0095 	mov.w	r0, #149	; 0x95
    8494:	f7ff fc30 	bl	7cf8 <NVIC_ClearPendingIRQ>
}
    8498:	46bd      	mov	sp, r7
    849a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
    849e:	4685      	mov	sp, r0
    84a0:	4770      	bx	lr
    84a2:	bf00      	nop

000084a4 <ACE_get_sse_seq_handle>:
sse_sequence_handle_t
ACE_get_sse_seq_handle
(
    const uint8_t * p_sz_sequence_name
)
{
    84a4:	b580      	push	{r7, lr}
    84a6:	b084      	sub	sp, #16
    84a8:	af00      	add	r7, sp, #0
    84aa:	6078      	str	r0, [r7, #4]
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    84ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
    84b0:	817b      	strh	r3, [r7, #10]
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    84b2:	f04f 0300 	mov.w	r3, #0
    84b6:	813b      	strh	r3, [r7, #8]
    84b8:	e02d      	b.n	8516 <ACE_get_sse_seq_handle+0x72>
    {
        if ( g_sse_sequences_desc_table[seq_idx].p_sz_proc_name != 0 )
    84ba:	8939      	ldrh	r1, [r7, #8]
    84bc:	f240 02c0 	movw	r2, #192	; 0xc0
    84c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84c4:	460b      	mov	r3, r1
    84c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84ca:	440b      	add	r3, r1
    84cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84d0:	4413      	add	r3, r2
    84d2:	681b      	ldr	r3, [r3, #0]
    84d4:	2b00      	cmp	r3, #0
    84d6:	d01a      	beq.n	850e <ACE_get_sse_seq_handle+0x6a>
        {
            int32_t diff;
            diff = strncmp( (const char *)p_sz_sequence_name, (const char *)g_sse_sequences_desc_table[seq_idx].p_sz_proc_name, MAX_PROCEDURE_NAME_LENGTH );
    84d8:	8939      	ldrh	r1, [r7, #8]
    84da:	f240 02c0 	movw	r2, #192	; 0xc0
    84de:	f2c2 0200 	movt	r2, #8192	; 0x2000
    84e2:	460b      	mov	r3, r1
    84e4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84e8:	440b      	add	r3, r1
    84ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
    84ee:	4413      	add	r3, r2
    84f0:	681b      	ldr	r3, [r3, #0]
    84f2:	6878      	ldr	r0, [r7, #4]
    84f4:	4619      	mov	r1, r3
    84f6:	f04f 0209 	mov.w	r2, #9
    84fa:	f00d fa6b 	bl	159d4 <strncmp>
    84fe:	4603      	mov	r3, r0
    8500:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    8502:	68fb      	ldr	r3, [r7, #12]
    8504:	2b00      	cmp	r3, #0
    8506:	d102      	bne.n	850e <ACE_get_sse_seq_handle+0x6a>
            {
                /* channel name found. */
                handle = seq_idx;
    8508:	893b      	ldrh	r3, [r7, #8]
    850a:	817b      	strh	r3, [r7, #10]
                break;
    850c:	e006      	b.n	851c <ACE_get_sse_seq_handle+0x78>
)
{
    uint16_t seq_idx;
    sse_sequence_handle_t handle = INVALID_SSE_SEQ_HANDLE;
    
    for ( seq_idx = 0u;  seq_idx < (uint32_t)ACE_NB_OF_SSE_PROCEDURES; ++seq_idx )
    850e:	893b      	ldrh	r3, [r7, #8]
    8510:	f103 0301 	add.w	r3, r3, #1
    8514:	813b      	strh	r3, [r7, #8]
    8516:	893b      	ldrh	r3, [r7, #8]
    8518:	2b01      	cmp	r3, #1
    851a:	d9ce      	bls.n	84ba <ACE_get_sse_seq_handle+0x16>
                handle = seq_idx;
                break;
            }
        }
    }
    return handle;
    851c:	897b      	ldrh	r3, [r7, #10]
}
    851e:	4618      	mov	r0, r3
    8520:	f107 0710 	add.w	r7, r7, #16
    8524:	46bd      	mov	sp, r7
    8526:	bd80      	pop	{r7, pc}

00008528 <ACE_load_sse>:
 */
void ACE_load_sse
(
    sse_sequence_handle_t  sequence
)
{
    8528:	b480      	push	{r7}
    852a:	b085      	sub	sp, #20
    852c:	af00      	add	r7, sp, #0
    852e:	4603      	mov	r3, r0
    8530:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8532:	88fb      	ldrh	r3, [r7, #6]
    8534:	2b01      	cmp	r3, #1
    8536:	d900      	bls.n	853a <ACE_load_sse+0x12>
    8538:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    853a:	88fb      	ldrh	r3, [r7, #6]
    853c:	2b01      	cmp	r3, #1
    853e:	f200 8085 	bhi.w	864c <ACE_load_sse+0x124>
    {
        uint16_t i;
        uint16_t offset;
        const uint16_t * p_ucode;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8542:	88f9      	ldrh	r1, [r7, #6]
    8544:	f240 02c0 	movw	r2, #192	; 0xc0
    8548:	f2c2 0200 	movt	r2, #8192	; 0x2000
    854c:	460b      	mov	r3, r1
    854e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8552:	440b      	add	r3, r1
    8554:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8558:	4413      	add	r3, r2
    855a:	f103 0310 	add.w	r3, r3, #16
    855e:	781b      	ldrb	r3, [r3, #0]
    8560:	2b02      	cmp	r3, #2
    8562:	d900      	bls.n	8566 <ACE_load_sse+0x3e>
    8564:	be00      	bkpt	0x0000
        
        if ( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS )
    8566:	88f9      	ldrh	r1, [r7, #6]
    8568:	f240 02c0 	movw	r2, #192	; 0xc0
    856c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8570:	460b      	mov	r3, r1
    8572:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8576:	440b      	add	r3, r1
    8578:	ea4f 0383 	mov.w	r3, r3, lsl #2
    857c:	4413      	add	r3, r2
    857e:	f103 0310 	add.w	r3, r3, #16
    8582:	781b      	ldrb	r3, [r3, #0]
    8584:	2b02      	cmp	r3, #2
    8586:	d861      	bhi.n	864c <ACE_load_sse+0x124>
        {
            /* Stop relevant program counter. */
            *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    8588:	88f9      	ldrh	r1, [r7, #6]
    858a:	f240 02c0 	movw	r2, #192	; 0xc0
    858e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8592:	460b      	mov	r3, r1
    8594:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8598:	440b      	add	r3, r1
    859a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    859e:	4413      	add	r3, r2
    85a0:	f103 0310 	add.w	r3, r3, #16
    85a4:	781b      	ldrb	r3, [r3, #0]
    85a6:	461a      	mov	r2, r3
    85a8:	f24d 030c 	movw	r3, #53260	; 0xd00c
    85ac:	f2c0 0301 	movt	r3, #1
    85b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85b4:	f04f 0200 	mov.w	r2, #0
    85b8:	601a      	str	r2, [r3, #0]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
    85ba:	88f9      	ldrh	r1, [r7, #6]
    85bc:	f240 02c0 	movw	r2, #192	; 0xc0
    85c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85c4:	460b      	mov	r3, r1
    85c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85ca:	440b      	add	r3, r1
    85cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85d0:	4413      	add	r3, r2
    85d2:	f103 030c 	add.w	r3, r3, #12
    85d6:	681b      	ldr	r3, [r3, #0]
    85d8:	60fb      	str	r3, [r7, #12]
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
    85da:	88f9      	ldrh	r1, [r7, #6]
    85dc:	f240 02c0 	movw	r2, #192	; 0xc0
    85e0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    85e4:	460b      	mov	r3, r1
    85e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85ea:	440b      	add	r3, r1
    85ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
    85f0:	4413      	add	r3, r2
    85f2:	88db      	ldrh	r3, [r3, #6]
    85f4:	817b      	strh	r3, [r7, #10]
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    85f6:	f04f 0300 	mov.w	r3, #0
    85fa:	813b      	strh	r3, [r7, #8]
    85fc:	e014      	b.n	8628 <ACE_load_sse+0x100>
            {
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
    85fe:	f240 0300 	movw	r3, #0
    8602:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8606:	8979      	ldrh	r1, [r7, #10]
    8608:	893a      	ldrh	r2, [r7, #8]
    860a:	440a      	add	r2, r1
    860c:	68f9      	ldr	r1, [r7, #12]
    860e:	8809      	ldrh	r1, [r1, #0]
    8610:	f502 7200 	add.w	r2, r2, #512	; 0x200
    8614:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                ++p_ucode;
    8618:	68fb      	ldr	r3, [r7, #12]
    861a:	f103 0302 	add.w	r3, r3, #2
    861e:	60fb      	str	r3, [r7, #12]
            
            /* Load microcode into SEE RAM.*/
            p_ucode = g_sse_sequences_desc_table[sequence].sse_ucode;
            offset = g_sse_sequences_desc_table[sequence].sse_load_offset;
            
            for ( i = 0u; i < g_sse_sequences_desc_table[sequence].sse_ucode_length; ++i )
    8620:	893b      	ldrh	r3, [r7, #8]
    8622:	f103 0301 	add.w	r3, r3, #1
    8626:	813b      	strh	r3, [r7, #8]
    8628:	88f9      	ldrh	r1, [r7, #6]
    862a:	f240 02c0 	movw	r2, #192	; 0xc0
    862e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8632:	460b      	mov	r3, r1
    8634:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8638:	440b      	add	r3, r1
    863a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    863e:	4413      	add	r3, r2
    8640:	f103 0308 	add.w	r3, r3, #8
    8644:	881b      	ldrh	r3, [r3, #0]
    8646:	893a      	ldrh	r2, [r7, #8]
    8648:	429a      	cmp	r2, r3
    864a:	d3d8      	bcc.n	85fe <ACE_load_sse+0xd6>
                ACE->SSE_RAM_DATA[offset + i] = (uint32_t)*p_ucode;
                ++p_ucode;
            }
        }
    }
}
    864c:	f107 0714 	add.w	r7, r7, #20
    8650:	46bd      	mov	sp, r7
    8652:	bc80      	pop	{r7}
    8654:	4770      	bx	lr
    8656:	bf00      	nop

00008658 <ACE_start_sse>:
 */
void ACE_start_sse
(
    sse_sequence_handle_t  sequence
)
{
    8658:	b480      	push	{r7}
    865a:	b085      	sub	sp, #20
    865c:	af00      	add	r7, sp, #0
    865e:	4603      	mov	r3, r0
    8660:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES );
    8662:	88fb      	ldrh	r3, [r7, #6]
    8664:	2b01      	cmp	r3, #1
    8666:	d900      	bls.n	866a <ACE_start_sse+0x12>
    8668:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    866a:	88fb      	ldrh	r3, [r7, #6]
    866c:	2b01      	cmp	r3, #1
    866e:	f200 808d 	bhi.w	878c <ACE_start_sse+0x134>
    {
        uint16_t pc;
        
        ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    8672:	88f9      	ldrh	r1, [r7, #6]
    8674:	f240 02c0 	movw	r2, #192	; 0xc0
    8678:	f2c2 0200 	movt	r2, #8192	; 0x2000
    867c:	460b      	mov	r3, r1
    867e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8682:	440b      	add	r3, r1
    8684:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8688:	4413      	add	r3, r2
    868a:	f103 0310 	add.w	r3, r3, #16
    868e:	781b      	ldrb	r3, [r3, #0]
    8690:	2b02      	cmp	r3, #2
    8692:	d900      	bls.n	8696 <ACE_start_sse+0x3e>
    8694:	be00      	bkpt	0x0000
        ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    8696:	88f9      	ldrh	r1, [r7, #6]
    8698:	f240 02c0 	movw	r2, #192	; 0xc0
    869c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86a0:	460b      	mov	r3, r1
    86a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86a6:	440b      	add	r3, r1
    86a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86ac:	4413      	add	r3, r2
    86ae:	88da      	ldrh	r2, [r3, #6]
    86b0:	f240 13ff 	movw	r3, #511	; 0x1ff
    86b4:	429a      	cmp	r2, r3
    86b6:	d900      	bls.n	86ba <ACE_start_sse+0x62>
    86b8:	be00      	bkpt	0x0000
    
        pc = g_sse_sequences_desc_table[sequence].sse_load_offset;
    86ba:	88f9      	ldrh	r1, [r7, #6]
    86bc:	f240 02c0 	movw	r2, #192	; 0xc0
    86c0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86c4:	460b      	mov	r3, r1
    86c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86ca:	440b      	add	r3, r1
    86cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86d0:	4413      	add	r3, r2
    86d2:	88db      	ldrh	r3, [r3, #6]
    86d4:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    86d6:	89fb      	ldrh	r3, [r7, #14]
    86d8:	2bff      	cmp	r3, #255	; 0xff
    86da:	d818      	bhi.n	870e <ACE_start_sse+0xb6>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    86dc:	88f9      	ldrh	r1, [r7, #6]
    86de:	f240 02c0 	movw	r2, #192	; 0xc0
    86e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    86e6:	460b      	mov	r3, r1
    86e8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86ec:	440b      	add	r3, r1
    86ee:	ea4f 0383 	mov.w	r3, r3, lsl #2
    86f2:	4413      	add	r3, r2
    86f4:	f103 0310 	add.w	r3, r3, #16
    86f8:	781b      	ldrb	r3, [r3, #0]
    86fa:	461a      	mov	r2, r3
    86fc:	f24d 0318 	movw	r3, #53272	; 0xd018
    8700:	f2c0 0301 	movt	r3, #1
    8704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8708:	89fa      	ldrh	r2, [r7, #14]
    870a:	601a      	str	r2, [r3, #0]
    870c:	e019      	b.n	8742 <ACE_start_sse+0xea>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    870e:	88f9      	ldrh	r1, [r7, #6]
    8710:	f240 02c0 	movw	r2, #192	; 0xc0
    8714:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8718:	460b      	mov	r3, r1
    871a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    871e:	440b      	add	r3, r1
    8720:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8724:	4413      	add	r3, r2
    8726:	f103 0310 	add.w	r3, r3, #16
    872a:	781b      	ldrb	r3, [r3, #0]
    872c:	461a      	mov	r2, r3
    872e:	f24d 0324 	movw	r3, #53284	; 0xd024
    8732:	f2c0 0301 	movt	r3, #1
    8736:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    873a:	89fa      	ldrh	r2, [r7, #14]
    873c:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    8740:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8742:	88f9      	ldrh	r1, [r7, #6]
    8744:	f240 02c0 	movw	r2, #192	; 0xc0
    8748:	f2c2 0200 	movt	r2, #8192	; 0x2000
    874c:	460b      	mov	r3, r1
    874e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8752:	440b      	add	r3, r1
    8754:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8758:	4413      	add	r3, r2
    875a:	f103 0310 	add.w	r3, r3, #16
    875e:	781b      	ldrb	r3, [r3, #0]
    8760:	461a      	mov	r2, r3
    8762:	f24d 030c 	movw	r3, #53260	; 0xd00c
    8766:	f2c0 0301 	movt	r3, #1
    876a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    876e:	f04f 0201 	mov.w	r2, #1
    8772:	601a      	str	r2, [r3, #0]
        
        /* Enable Sample Sequencing Engine in case it was not done as part of
         * system boot. */
        ACE->SSE_TS_CTRL |= TS_ENABLE_MASK;
    8774:	f240 0300 	movw	r3, #0
    8778:	f2c4 0302 	movt	r3, #16386	; 0x4002
    877c:	f240 0200 	movw	r2, #0
    8780:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8784:	6852      	ldr	r2, [r2, #4]
    8786:	f042 0201 	orr.w	r2, r2, #1
    878a:	605a      	str	r2, [r3, #4]
    }
}
    878c:	f107 0714 	add.w	r7, r7, #20
    8790:	46bd      	mov	sp, r7
    8792:	bc80      	pop	{r7}
    8794:	4770      	bx	lr
    8796:	bf00      	nop

00008798 <ACE_restart_sse>:
 */
void ACE_restart_sse
(
    sse_sequence_handle_t  sequence
)
{
    8798:	b480      	push	{r7}
    879a:	b085      	sub	sp, #20
    879c:	af00      	add	r7, sp, #0
    879e:	4603      	mov	r3, r0
    87a0:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    87a2:	88fb      	ldrh	r3, [r7, #6]
    87a4:	2b01      	cmp	r3, #1
    87a6:	d900      	bls.n	87aa <ACE_restart_sse+0x12>
    87a8:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_pc_id < NB_OF_ANALOG_BLOCKS );
    87aa:	88f9      	ldrh	r1, [r7, #6]
    87ac:	f240 02c0 	movw	r2, #192	; 0xc0
    87b0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87b4:	460b      	mov	r3, r1
    87b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87ba:	440b      	add	r3, r1
    87bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87c0:	4413      	add	r3, r2
    87c2:	f103 0310 	add.w	r3, r3, #16
    87c6:	781b      	ldrb	r3, [r3, #0]
    87c8:	2b02      	cmp	r3, #2
    87ca:	d900      	bls.n	87ce <ACE_restart_sse+0x36>
    87cc:	be00      	bkpt	0x0000
    ASSERT( g_sse_sequences_desc_table[sequence].sse_load_offset < SEE_RAM_WORD_SIZE );
    87ce:	88f9      	ldrh	r1, [r7, #6]
    87d0:	f240 02c0 	movw	r2, #192	; 0xc0
    87d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    87d8:	460b      	mov	r3, r1
    87da:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87de:	440b      	add	r3, r1
    87e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    87e4:	4413      	add	r3, r2
    87e6:	88da      	ldrh	r2, [r3, #6]
    87e8:	f240 13ff 	movw	r3, #511	; 0x1ff
    87ec:	429a      	cmp	r2, r3
    87ee:	d900      	bls.n	87f2 <ACE_restart_sse+0x5a>
    87f0:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    87f2:	88fb      	ldrh	r3, [r7, #6]
    87f4:	2b01      	cmp	r3, #1
    87f6:	d85c      	bhi.n	88b2 <ACE_restart_sse+0x11a>
    {
        uint16_t pc;
        
        pc = g_sse_sequences_desc_table[sequence].sse_loop_pc;
    87f8:	88f9      	ldrh	r1, [r7, #6]
    87fa:	f240 02c0 	movw	r2, #192	; 0xc0
    87fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8802:	460b      	mov	r3, r1
    8804:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8808:	440b      	add	r3, r1
    880a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    880e:	4413      	add	r3, r2
    8810:	889b      	ldrh	r3, [r3, #4]
    8812:	81fb      	strh	r3, [r7, #14]
        
        if ( pc < 256u )
    8814:	89fb      	ldrh	r3, [r7, #14]
    8816:	2bff      	cmp	r3, #255	; 0xff
    8818:	d818      	bhi.n	884c <ACE_restart_sse+0xb4>
        {
            *sse_pc_lo_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc;
    881a:	88f9      	ldrh	r1, [r7, #6]
    881c:	f240 02c0 	movw	r2, #192	; 0xc0
    8820:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8824:	460b      	mov	r3, r1
    8826:	ea4f 0383 	mov.w	r3, r3, lsl #2
    882a:	440b      	add	r3, r1
    882c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8830:	4413      	add	r3, r2
    8832:	f103 0310 	add.w	r3, r3, #16
    8836:	781b      	ldrb	r3, [r3, #0]
    8838:	461a      	mov	r2, r3
    883a:	f24d 0318 	movw	r3, #53272	; 0xd018
    883e:	f2c0 0301 	movt	r3, #1
    8842:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8846:	89fa      	ldrh	r2, [r7, #14]
    8848:	601a      	str	r2, [r3, #0]
    884a:	e019      	b.n	8880 <ACE_restart_sse+0xe8>
        }
        else
        {
            *sse_pc_hi_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = pc - 256;
    884c:	88f9      	ldrh	r1, [r7, #6]
    884e:	f240 02c0 	movw	r2, #192	; 0xc0
    8852:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8856:	460b      	mov	r3, r1
    8858:	ea4f 0383 	mov.w	r3, r3, lsl #2
    885c:	440b      	add	r3, r1
    885e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8862:	4413      	add	r3, r2
    8864:	f103 0310 	add.w	r3, r3, #16
    8868:	781b      	ldrb	r3, [r3, #0]
    886a:	461a      	mov	r2, r3
    886c:	f24d 0324 	movw	r3, #53284	; 0xd024
    8870:	f2c0 0301 	movt	r3, #1
    8874:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8878:	89fa      	ldrh	r2, [r7, #14]
    887a:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
    887e:	601a      	str	r2, [r3, #0]
        }
        
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8880:	88f9      	ldrh	r1, [r7, #6]
    8882:	f240 02c0 	movw	r2, #192	; 0xc0
    8886:	f2c2 0200 	movt	r2, #8192	; 0x2000
    888a:	460b      	mov	r3, r1
    888c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8890:	440b      	add	r3, r1
    8892:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8896:	4413      	add	r3, r2
    8898:	f103 0310 	add.w	r3, r3, #16
    889c:	781b      	ldrb	r3, [r3, #0]
    889e:	461a      	mov	r2, r3
    88a0:	f24d 030c 	movw	r3, #53260	; 0xd00c
    88a4:	f2c0 0301 	movt	r3, #1
    88a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    88ac:	f04f 0201 	mov.w	r2, #1
    88b0:	601a      	str	r2, [r3, #0]
    }
}
    88b2:	f107 0714 	add.w	r7, r7, #20
    88b6:	46bd      	mov	sp, r7
    88b8:	bc80      	pop	{r7}
    88ba:	4770      	bx	lr

000088bc <ACE_stop_sse>:
 */
void ACE_stop_sse
(
    sse_sequence_handle_t  sequence
)
{
    88bc:	b480      	push	{r7}
    88be:	b083      	sub	sp, #12
    88c0:	af00      	add	r7, sp, #0
    88c2:	4603      	mov	r3, r0
    88c4:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    88c6:	88fb      	ldrh	r3, [r7, #6]
    88c8:	2b01      	cmp	r3, #1
    88ca:	d900      	bls.n	88ce <ACE_stop_sse+0x12>
    88cc:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    88ce:	88fb      	ldrh	r3, [r7, #6]
    88d0:	2b01      	cmp	r3, #1
    88d2:	d818      	bhi.n	8906 <ACE_stop_sse+0x4a>
    {
        /* Stop relevant program counter. */
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_STOP;
    88d4:	88f9      	ldrh	r1, [r7, #6]
    88d6:	f240 02c0 	movw	r2, #192	; 0xc0
    88da:	f2c2 0200 	movt	r2, #8192	; 0x2000
    88de:	460b      	mov	r3, r1
    88e0:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88e4:	440b      	add	r3, r1
    88e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
    88ea:	4413      	add	r3, r2
    88ec:	f103 0310 	add.w	r3, r3, #16
    88f0:	781b      	ldrb	r3, [r3, #0]
    88f2:	461a      	mov	r2, r3
    88f4:	f24d 030c 	movw	r3, #53260	; 0xd00c
    88f8:	f2c0 0301 	movt	r3, #1
    88fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8900:	f04f 0200 	mov.w	r2, #0
    8904:	601a      	str	r2, [r3, #0]
    }
}
    8906:	f107 070c 	add.w	r7, r7, #12
    890a:	46bd      	mov	sp, r7
    890c:	bc80      	pop	{r7}
    890e:	4770      	bx	lr

00008910 <ACE_resume_sse>:
 */
void ACE_resume_sse
(
    sse_sequence_handle_t  sequence
)
{
    8910:	b480      	push	{r7}
    8912:	b083      	sub	sp, #12
    8914:	af00      	add	r7, sp, #0
    8916:	4603      	mov	r3, r0
    8918:	80fb      	strh	r3, [r7, #6]
    ASSERT( sequence < ACE_NB_OF_SSE_PROCEDURES );
    891a:	88fb      	ldrh	r3, [r7, #6]
    891c:	2b01      	cmp	r3, #1
    891e:	d900      	bls.n	8922 <ACE_resume_sse+0x12>
    8920:	be00      	bkpt	0x0000
    
    if ( sequence < (sse_sequence_handle_t)ACE_NB_OF_SSE_PROCEDURES )
    8922:	88fb      	ldrh	r3, [r7, #6]
    8924:	2b01      	cmp	r3, #1
    8926:	d818      	bhi.n	895a <ACE_resume_sse+0x4a>
    {
        *sse_pc_ctrl_lut[g_sse_sequences_desc_table[sequence].sse_pc_id] = SSE_START;
    8928:	88f9      	ldrh	r1, [r7, #6]
    892a:	f240 02c0 	movw	r2, #192	; 0xc0
    892e:	f2c2 0200 	movt	r2, #8192	; 0x2000
    8932:	460b      	mov	r3, r1
    8934:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8938:	440b      	add	r3, r1
    893a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    893e:	4413      	add	r3, r2
    8940:	f103 0310 	add.w	r3, r3, #16
    8944:	781b      	ldrb	r3, [r3, #0]
    8946:	461a      	mov	r2, r3
    8948:	f24d 030c 	movw	r3, #53260	; 0xd00c
    894c:	f2c0 0301 	movt	r3, #1
    8950:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8954:	f04f 0201 	mov.w	r2, #1
    8958:	601a      	str	r2, [r3, #0]
    }
}
    895a:	f107 070c 	add.w	r7, r7, #12
    895e:	46bd      	mov	sp, r7
    8960:	bc80      	pop	{r7}
    8962:	4770      	bx	lr

00008964 <ACE_enable_sse_irq>:
 */
void ACE_enable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8964:	b480      	push	{r7}
    8966:	b083      	sub	sp, #12
    8968:	af00      	add	r7, sp, #0
    896a:	4603      	mov	r3, r0
    896c:	71fb      	strb	r3, [r7, #7]
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    896e:	79fb      	ldrb	r3, [r7, #7]
    8970:	2b14      	cmp	r3, #20
    8972:	d900      	bls.n	8976 <ACE_enable_sse_irq+0x12>
    8974:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN |= 1uL << (uint32_t)sse_irq_id;
    8976:	f240 0300 	movw	r3, #0
    897a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    897e:	f240 0200 	movw	r2, #0
    8982:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8986:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    898a:	6811      	ldr	r1, [r2, #0]
    898c:	79fa      	ldrb	r2, [r7, #7]
    898e:	f04f 0001 	mov.w	r0, #1
    8992:	fa00 f202 	lsl.w	r2, r0, r2
    8996:	ea41 0202 	orr.w	r2, r1, r2
    899a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    899e:	601a      	str	r2, [r3, #0]
}
    89a0:	f107 070c 	add.w	r7, r7, #12
    89a4:	46bd      	mov	sp, r7
    89a6:	bc80      	pop	{r7}
    89a8:	4770      	bx	lr
    89aa:	bf00      	nop

000089ac <ACE_disable_sse_irq>:
 */
void ACE_disable_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    89ac:	b480      	push	{r7}
    89ae:	b085      	sub	sp, #20
    89b0:	af00      	add	r7, sp, #0
    89b2:	4603      	mov	r3, r0
    89b4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    89b6:	79fb      	ldrb	r3, [r7, #7]
    89b8:	2b14      	cmp	r3, #20
    89ba:	d900      	bls.n	89be <ACE_disable_sse_irq+0x12>
    89bc:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_EN &= (uint32_t)~(1uL << (uint32_t)sse_irq_id);
    89be:	f240 0300 	movw	r3, #0
    89c2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89c6:	f240 0200 	movw	r2, #0
    89ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    89ce:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    89d2:	6811      	ldr	r1, [r2, #0]
    89d4:	79fa      	ldrb	r2, [r7, #7]
    89d6:	f04f 0001 	mov.w	r0, #1
    89da:	fa00 f202 	lsl.w	r2, r0, r2
    89de:	ea6f 0202 	mvn.w	r2, r2
    89e2:	ea01 0202 	and.w	r2, r1, r2
    89e6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    89ea:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the SSE_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->SSE_IRQ_EN;
    89ec:	f240 0300 	movw	r3, #0
    89f0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    89f4:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    89f8:	681b      	ldr	r3, [r3, #0]
    89fa:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    89fc:	68fb      	ldr	r3, [r7, #12]
    89fe:	f103 0301 	add.w	r3, r3, #1
    8a02:	60fb      	str	r3, [r7, #12]
}
    8a04:	f107 0714 	add.w	r7, r7, #20
    8a08:	46bd      	mov	sp, r7
    8a0a:	bc80      	pop	{r7}
    8a0c:	4770      	bx	lr
    8a0e:	bf00      	nop

00008a10 <ACE_clear_sse_irq>:
 */
void ACE_clear_sse_irq
(
	sse_irq_id_t sse_irq_id
)
{
    8a10:	b480      	push	{r7}
    8a12:	b085      	sub	sp, #20
    8a14:	af00      	add	r7, sp, #0
    8a16:	4603      	mov	r3, r0
    8a18:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( sse_irq_id < NB_OF_SSE_FLAG_IRQS );
    8a1a:	79fb      	ldrb	r3, [r7, #7]
    8a1c:	2b14      	cmp	r3, #20
    8a1e:	d900      	bls.n	8a22 <ACE_clear_sse_irq+0x12>
    8a20:	be00      	bkpt	0x0000
    
    ACE->SSE_IRQ_CLR |= 1uL << (uint32_t)sse_irq_id;
    8a22:	f240 0300 	movw	r3, #0
    8a26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a2a:	f240 0200 	movw	r2, #0
    8a2e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8a32:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    8a36:	f102 0208 	add.w	r2, r2, #8
    8a3a:	6811      	ldr	r1, [r2, #0]
    8a3c:	79fa      	ldrb	r2, [r7, #7]
    8a3e:	f04f 0001 	mov.w	r0, #1
    8a42:	fa00 f202 	lsl.w	r2, r0, r2
    8a46:	ea41 0202 	orr.w	r2, r1, r2
    8a4a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8a4e:	f103 0308 	add.w	r3, r3, #8
    8a52:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the SSE_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->SSE_IRQ_CLR;
    8a54:	f240 0300 	movw	r3, #0
    8a58:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a5c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    8a60:	f103 0308 	add.w	r3, r3, #8
    8a64:	681b      	ldr	r3, [r3, #0]
    8a66:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    8a68:	68fb      	ldr	r3, [r7, #12]
    8a6a:	f103 0301 	add.w	r3, r3, #1
    8a6e:	60fb      	str	r3, [r7, #12]
}
    8a70:	f107 0714 	add.w	r7, r7, #20
    8a74:	46bd      	mov	sp, r7
    8a76:	bc80      	pop	{r7}
    8a78:	4770      	bx	lr
    8a7a:	bf00      	nop

00008a7c <ACE_clear_sample_pipeline>:

/*-------------------------------------------------------------------------*//**
 *
 */
void ACE_clear_sample_pipeline(void)
{
    8a7c:	b480      	push	{r7}
    8a7e:	b083      	sub	sp, #12
    8a80:	af00      	add	r7, sp, #0
    uint32_t saved_sse_ctrl;
    uint32_t saved_ppe_ctrl;
    
    /* Pause the Sample Sequencing Engine. */
    saved_sse_ctrl = ACE->SSE_TS_CTRL;
    8a82:	f240 0300 	movw	r3, #0
    8a86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a8a:	685b      	ldr	r3, [r3, #4]
    8a8c:	603b      	str	r3, [r7, #0]
    ACE->SSE_TS_CTRL = ACE->SSE_TS_CTRL & ~((uint32_t)TS_ENABLE_MASK);
    8a8e:	f240 0300 	movw	r3, #0
    8a92:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8a96:	f240 0200 	movw	r2, #0
    8a9a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8a9e:	6852      	ldr	r2, [r2, #4]
    8aa0:	f022 0201 	bic.w	r2, r2, #1
    8aa4:	605a      	str	r2, [r3, #4]
    
    /* Pause the Post Processing Engine. */
    saved_ppe_ctrl = ACE->PPE_CTRL;
    8aa6:	f240 0300 	movw	r3, #0
    8aaa:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8aae:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8ab2:	f103 0304 	add.w	r3, r3, #4
    8ab6:	681b      	ldr	r3, [r3, #0]
    8ab8:	607b      	str	r3, [r7, #4]
    ACE->PPE_CTRL = ACE->PPE_CTRL & ~((uint32_t)PPE_ENABLE_MASK);
    8aba:	f240 0300 	movw	r3, #0
    8abe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8ac2:	f240 0200 	movw	r2, #0
    8ac6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8aca:	f502 52a0 	add.w	r2, r2, #5120	; 0x1400
    8ace:	f102 0204 	add.w	r2, r2, #4
    8ad2:	6812      	ldr	r2, [r2, #0]
    8ad4:	f022 0201 	bic.w	r2, r2, #1
    8ad8:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8adc:	f103 0304 	add.w	r3, r3, #4
    8ae0:	601a      	str	r2, [r3, #0]
    
    /* Reset the ADCs */
    ACE->ADC0_MISC_CTRL |= ADC_RESET_MASK;
    8ae2:	f240 0300 	movw	r3, #0
    8ae6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8aea:	f240 0200 	movw	r2, #0
    8aee:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8af2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
    8af4:	f042 0210 	orr.w	r2, r2, #16
    8af8:	65da      	str	r2, [r3, #92]	; 0x5c
    ACE->ADC1_MISC_CTRL |= ADC_RESET_MASK;
    8afa:	f240 0300 	movw	r3, #0
    8afe:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b02:	f240 0200 	movw	r2, #0
    8b06:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b0a:	f8d2 209c 	ldr.w	r2, [r2, #156]	; 0x9c
    8b0e:	f042 0210 	orr.w	r2, r2, #16
    8b12:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ACE->ADC2_MISC_CTRL |= ADC_RESET_MASK;
    8b16:	f240 0300 	movw	r3, #0
    8b1a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b1e:	f240 0200 	movw	r2, #0
    8b22:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b26:	f8d2 20dc 	ldr.w	r2, [r2, #220]	; 0xdc
    8b2a:	f042 0210 	orr.w	r2, r2, #16
    8b2e:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    
    /* Clear ADC FIFOs */
    ACE->ADC0_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8b32:	f240 0300 	movw	r3, #0
    8b36:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b3a:	f240 0200 	movw	r2, #0
    8b3e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b42:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8b46:	f102 0210 	add.w	r2, r2, #16
    8b4a:	6812      	ldr	r2, [r2, #0]
    8b4c:	f042 0204 	orr.w	r2, r2, #4
    8b50:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8b54:	f103 0310 	add.w	r3, r3, #16
    8b58:	601a      	str	r2, [r3, #0]
    ACE->ADC1_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8b5a:	f240 0300 	movw	r3, #0
    8b5e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b62:	f240 0200 	movw	r2, #0
    8b66:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b6a:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8b6e:	f102 021c 	add.w	r2, r2, #28
    8b72:	6812      	ldr	r2, [r2, #0]
    8b74:	f042 0204 	orr.w	r2, r2, #4
    8b78:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8b7c:	f103 031c 	add.w	r3, r3, #28
    8b80:	601a      	str	r2, [r3, #0]
    ACE->ADC2_FIFO_CTRL |= ADC_FIFO_CLR_MASK;
    8b82:	f240 0300 	movw	r3, #0
    8b86:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8b8a:	f240 0200 	movw	r2, #0
    8b8e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8b92:	f502 52a4 	add.w	r2, r2, #5248	; 0x1480
    8b96:	f102 0228 	add.w	r2, r2, #40	; 0x28
    8b9a:	6812      	ldr	r2, [r2, #0]
    8b9c:	f042 0204 	orr.w	r2, r2, #4
    8ba0:	f503 53a4 	add.w	r3, r3, #5248	; 0x1480
    8ba4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    8ba8:	601a      	str	r2, [r3, #0]
    
    /* clear DMA FIFOs */
    ACE->PPE_PDMA_CTRL |= PDMA_DATAOUT_CLR_MASK;
    8baa:	f240 0300 	movw	r3, #0
    8bae:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bb2:	f240 0200 	movw	r2, #0
    8bb6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8bba:	f502 5298 	add.w	r2, r2, #4864	; 0x1300
    8bbe:	6812      	ldr	r2, [r2, #0]
    8bc0:	f042 0204 	orr.w	r2, r2, #4
    8bc4:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
    8bc8:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Post Processing Engine. */
    ACE->PPE_CTRL = saved_ppe_ctrl;
    8bca:	f240 0300 	movw	r3, #0
    8bce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8bd2:	f503 53a0 	add.w	r3, r3, #5120	; 0x1400
    8bd6:	f103 0304 	add.w	r3, r3, #4
    8bda:	687a      	ldr	r2, [r7, #4]
    8bdc:	601a      	str	r2, [r3, #0]
    
    /* Unpause the Sample Sequencing Engine. */
    ACE->SSE_TS_CTRL = saved_sse_ctrl;
    8bde:	f240 0300 	movw	r3, #0
    8be2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    8be6:	683a      	ldr	r2, [r7, #0]
    8be8:	605a      	str	r2, [r3, #4]
}
    8bea:	f107 070c 	add.w	r7, r7, #12
    8bee:	46bd      	mov	sp, r7
    8bf0:	bc80      	pop	{r7}
    8bf2:	4770      	bx	lr

00008bf4 <ACE_get_default_m_factor>:
 */
int16_t ACE_get_default_m_factor
(
    ace_channel_handle_t channel_handle
)
{
    8bf4:	b480      	push	{r7}
    8bf6:	b083      	sub	sp, #12
    8bf8:	af00      	add	r7, sp, #0
    8bfa:	4603      	mov	r3, r0
    8bfc:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8bfe:	79fb      	ldrb	r3, [r7, #7]
    8c00:	2b06      	cmp	r3, #6
    8c02:	d900      	bls.n	8c06 <ACE_get_default_m_factor+0x12>
    8c04:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    8c06:	79fa      	ldrb	r2, [r7, #7]
    8c08:	f64c 0390 	movw	r3, #51344	; 0xc890
    8c0c:	f2c0 0301 	movt	r3, #1
    8c10:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    8c14:	b21b      	sxth	r3, r3
}
    8c16:	4618      	mov	r0, r3
    8c18:	f107 070c 	add.w	r7, r7, #12
    8c1c:	46bd      	mov	sp, r7
    8c1e:	bc80      	pop	{r7}
    8c20:	4770      	bx	lr
    8c22:	bf00      	nop

00008c24 <ACE_get_default_c_offset>:
 */
int16_t ACE_get_default_c_offset
(
    ace_channel_handle_t channel_handle
)
{
    8c24:	b480      	push	{r7}
    8c26:	b083      	sub	sp, #12
    8c28:	af00      	add	r7, sp, #0
    8c2a:	4603      	mov	r3, r0
    8c2c:	71fb      	strb	r3, [r7, #7]
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8c2e:	79fb      	ldrb	r3, [r7, #7]
    8c30:	2b06      	cmp	r3, #6
    8c32:	d900      	bls.n	8c36 <ACE_get_default_c_offset+0x12>
    8c34:	be00      	bkpt	0x0000
    
    return g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    8c36:	79fb      	ldrb	r3, [r7, #7]
    8c38:	f64c 0290 	movw	r2, #51344	; 0xc890
    8c3c:	f2c0 0201 	movt	r2, #1
    8c40:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    8c44:	4413      	add	r3, r2
    8c46:	885b      	ldrh	r3, [r3, #2]
    8c48:	b21b      	sxth	r3, r3
}
    8c4a:	4618      	mov	r0, r3
    8c4c:	f107 070c 	add.w	r7, r7, #12
    8c50:	46bd      	mov	sp, r7
    8c52:	bc80      	pop	{r7}
    8c54:	4770      	bx	lr
    8c56:	bf00      	nop

00008c58 <ACE_set_linear_transform>:
(
    ace_channel_handle_t channel_handle,
	int16_t m2,
	int16_t c2
)
{
    8c58:	b5b0      	push	{r4, r5, r7, lr}
    8c5a:	b092      	sub	sp, #72	; 0x48
    8c5c:	af00      	add	r7, sp, #0
    8c5e:	4613      	mov	r3, r2
    8c60:	4602      	mov	r2, r0
    8c62:	71fa      	strb	r2, [r7, #7]
    8c64:	460a      	mov	r2, r1
    8c66:	80ba      	strh	r2, [r7, #4]
    8c68:	807b      	strh	r3, [r7, #2]
    int64_t c64_2;
    uint16_t m1;
    uint16_t c1;
    uint16_t mext;
    
    channel_calibration_t calibration = {0x4000u, 0x4000u, 0x0000u};
    8c6a:	f24d 0284 	movw	r2, #53380	; 0xd084
    8c6e:	f2c0 0201 	movt	r2, #1
    8c72:	f107 030c 	add.w	r3, r7, #12
    8c76:	e892 0003 	ldmia.w	r2, {r0, r1}
    8c7a:	6018      	str	r0, [r3, #0]
    8c7c:	f103 0304 	add.w	r3, r3, #4
    8c80:	8019      	strh	r1, [r3, #0]
    
    ASSERT( channel_handle < NB_OF_ACE_CHANNEL_HANDLES );
    8c82:	79fb      	ldrb	r3, [r7, #7]
    8c84:	2b06      	cmp	r3, #6
    8c86:	d900      	bls.n	8c8a <ACE_set_linear_transform+0x32>
    8c88:	be00      	bkpt	0x0000
    
    if(channel_handle < NB_OF_ACE_CHANNEL_HANDLES)
    8c8a:	79fb      	ldrb	r3, [r7, #7]
    8c8c:	2b06      	cmp	r3, #6
    8c8e:	f200 809d 	bhi.w	8dcc <ACE_set_linear_transform+0x174>
    {
        channel_id = g_ace_channel_desc_table[channel_handle].signal_id;
    8c92:	79fa      	ldrb	r2, [r7, #7]
    8c94:	f240 0350 	movw	r3, #80	; 0x50
    8c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    8c9c:	ea4f 1202 	mov.w	r2, r2, lsl #4
    8ca0:	4413      	add	r3, r2
    8ca2:	791b      	ldrb	r3, [r3, #4]
    8ca4:	74fb      	strb	r3, [r7, #19]
        
        get_calibration(channel_id, &calibration);
    8ca6:	7cfa      	ldrb	r2, [r7, #19]
    8ca8:	f107 030c 	add.w	r3, r7, #12
    8cac:	4610      	mov	r0, r2
    8cae:	4619      	mov	r1, r3
    8cb0:	f000 f928 	bl	8f04 <get_calibration>
        
        m1 = calibration.m1;
    8cb4:	89fb      	ldrh	r3, [r7, #14]
    8cb6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        c1 = calibration.c1;
    8cba:	8a3b      	ldrh	r3, [r7, #16]
    8cbc:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
        
        mext = calibration.mext;
    8cc0:	89bb      	ldrh	r3, [r7, #12]
    8cc2:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

        /* 
         * m = m2 * m1 * mext
         */
        m32 = extend_sign(m2) * extend_sign(m1);
    8cc6:	88bb      	ldrh	r3, [r7, #4]
    8cc8:	4618      	mov	r0, r3
    8cca:	f000 f883 	bl	8dd4 <extend_sign>
    8cce:	4604      	mov	r4, r0
    8cd0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
    8cd4:	4618      	mov	r0, r3
    8cd6:	f000 f87d 	bl	8dd4 <extend_sign>
    8cda:	4603      	mov	r3, r0
    8cdc:	fb03 f304 	mul.w	r3, r3, r4
    8ce0:	61fb      	str	r3, [r7, #28]
        m64 = (int64_t)m32 * extend_sign(mext);
    8ce2:	69fb      	ldr	r3, [r7, #28]
    8ce4:	461c      	mov	r4, r3
    8ce6:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8cea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8cee:	4618      	mov	r0, r3
    8cf0:	f000 f870 	bl	8dd4 <extend_sign>
    8cf4:	4603      	mov	r3, r0
    8cf6:	461a      	mov	r2, r3
    8cf8:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8cfc:	fb02 f105 	mul.w	r1, r2, r5
    8d00:	fb04 f003 	mul.w	r0, r4, r3
    8d04:	4401      	add	r1, r0
    8d06:	fba4 2302 	umull	r2, r3, r4, r2
    8d0a:	4419      	add	r1, r3
    8d0c:	460b      	mov	r3, r1
    8d0e:	e9c7 2308 	strd	r2, r3, [r7, #32]
    8d12:	e9c7 2308 	strd	r2, r3, [r7, #32]
        
        /* Convert 48-bit result to 32-bit ACE format result. */
        m = adjust_to_16bit_ace_format(m64);
    8d16:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
    8d1a:	f000 f8b3 	bl	8e84 <adjust_to_16bit_ace_format>
    8d1e:	4603      	mov	r3, r0
    8d20:	617b      	str	r3, [r7, #20]

        /*
         * c = (m2 * c1 * mext) + (c2 * mext)
         */
        c32 = extend_sign(m2) * extend_sign(c1);
    8d22:	88bb      	ldrh	r3, [r7, #4]
    8d24:	4618      	mov	r0, r3
    8d26:	f000 f855 	bl	8dd4 <extend_sign>
    8d2a:	4604      	mov	r4, r0
    8d2c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
    8d30:	4618      	mov	r0, r3
    8d32:	f000 f84f 	bl	8dd4 <extend_sign>
    8d36:	4603      	mov	r3, r0
    8d38:	fb03 f304 	mul.w	r3, r3, r4
    8d3c:	62fb      	str	r3, [r7, #44]	; 0x2c
        c64_1 = (int64_t)c32 * extend_sign(mext);
    8d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    8d40:	461c      	mov	r4, r3
    8d42:	ea4f 75e4 	mov.w	r5, r4, asr #31
    8d46:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8d4a:	4618      	mov	r0, r3
    8d4c:	f000 f842 	bl	8dd4 <extend_sign>
    8d50:	4603      	mov	r3, r0
    8d52:	461a      	mov	r2, r3
    8d54:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8d58:	fb02 f105 	mul.w	r1, r2, r5
    8d5c:	fb04 f003 	mul.w	r0, r4, r3
    8d60:	4401      	add	r1, r0
    8d62:	fba4 2302 	umull	r2, r3, r4, r2
    8d66:	4419      	add	r1, r3
    8d68:	460b      	mov	r3, r1
    8d6a:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    8d6e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

        c64_2 = ((int64_t)(extend_sign(c2) * extend_sign(mext))) << 14;
    8d72:	887b      	ldrh	r3, [r7, #2]
    8d74:	4618      	mov	r0, r3
    8d76:	f000 f82d 	bl	8dd4 <extend_sign>
    8d7a:	4604      	mov	r4, r0
    8d7c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
    8d80:	4618      	mov	r0, r3
    8d82:	f000 f827 	bl	8dd4 <extend_sign>
    8d86:	4603      	mov	r3, r0
    8d88:	fb03 f304 	mul.w	r3, r3, r4
    8d8c:	461a      	mov	r2, r3
    8d8e:	ea4f 73e2 	mov.w	r3, r2, asr #31
    8d92:	ea4f 4192 	mov.w	r1, r2, lsr #18
    8d96:	ea4f 3083 	mov.w	r0, r3, lsl #14
    8d9a:	ea40 0101 	orr.w	r1, r0, r1
    8d9e:	63f9      	str	r1, [r7, #60]	; 0x3c
    8da0:	ea4f 3382 	mov.w	r3, r2, lsl #14
    8da4:	63bb      	str	r3, [r7, #56]	; 0x38
        
        c = adjust_to_24bit_ace_format(c64_1 + c64_2);
    8da6:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
    8daa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
    8dae:	1812      	adds	r2, r2, r0
    8db0:	eb43 0301 	adc.w	r3, r3, r1
    8db4:	4610      	mov	r0, r2
    8db6:	4619      	mov	r1, r3
    8db8:	f000 f824 	bl	8e04 <adjust_to_24bit_ace_format>
    8dbc:	4603      	mov	r3, r0
    8dbe:	61bb      	str	r3, [r7, #24]
        
        write_transform_coefficients(channel_handle, m, c);
    8dc0:	79fb      	ldrb	r3, [r7, #7]
    8dc2:	4618      	mov	r0, r3
    8dc4:	6979      	ldr	r1, [r7, #20]
    8dc6:	69ba      	ldr	r2, [r7, #24]
    8dc8:	f000 fa5c 	bl	9284 <write_transform_coefficients>
    }
}
    8dcc:	f107 0748 	add.w	r7, r7, #72	; 0x48
    8dd0:	46bd      	mov	sp, r7
    8dd2:	bdb0      	pop	{r4, r5, r7, pc}

00008dd4 <extend_sign>:
 */
int32_t extend_sign
(
    uint16_t x
)
{
    8dd4:	b480      	push	{r7}
    8dd6:	b085      	sub	sp, #20
    8dd8:	af00      	add	r7, sp, #0
    8dda:	4603      	mov	r3, r0
    8ddc:	80fb      	strh	r3, [r7, #6]
    int32_t y;
    const uint32_t sign_bit_mask = 0x00008000u;
    8dde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8de2:	60fb      	str	r3, [r7, #12]
    
    y = (x ^ sign_bit_mask) - sign_bit_mask;
    8de4:	88fa      	ldrh	r2, [r7, #6]
    8de6:	68fb      	ldr	r3, [r7, #12]
    8de8:	ea82 0203 	eor.w	r2, r2, r3
    8dec:	68fb      	ldr	r3, [r7, #12]
    8dee:	ebc3 0302 	rsb	r3, r3, r2
    8df2:	60bb      	str	r3, [r7, #8]
    
    return y;
    8df4:	68bb      	ldr	r3, [r7, #8]
}
    8df6:	4618      	mov	r0, r3
    8df8:	f107 0714 	add.w	r7, r7, #20
    8dfc:	46bd      	mov	sp, r7
    8dfe:	bc80      	pop	{r7}
    8e00:	4770      	bx	lr
    8e02:	bf00      	nop

00008e04 <adjust_to_24bit_ace_format>:
 */
uint32_t adjust_to_24bit_ace_format
(
    int64_t signed48
)
{
    8e04:	b4b0      	push	{r4, r5, r7}
    8e06:	b089      	sub	sp, #36	; 0x24
    8e08:	af00      	add	r7, sp, #0
    8e0a:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8e0e:	f04f 30ff 	mov.w	r0, #4294967295
    8e12:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8e16:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8e1a:	f04f 0000 	mov.w	r0, #0
    8e1e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8e22:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8e26:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8e2a:	e9d7 0100 	ldrd	r0, r1, [r7]
    8e2e:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8e32:	4284      	cmp	r4, r0
    8e34:	eb75 0c01 	sbcs.w	ip, r5, r1
    8e38:	da04      	bge.n	8e44 <adjust_to_24bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8e3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8e3e:	e9c7 0100 	strd	r0, r1, [r7]
    8e42:	e00b      	b.n	8e5c <adjust_to_24bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8e44:	e9d7 4500 	ldrd	r4, r5, [r7]
    8e48:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8e4c:	4284      	cmp	r4, r0
    8e4e:	eb75 0c01 	sbcs.w	ip, r5, r1
    8e52:	da03      	bge.n	8e5c <adjust_to_24bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8e54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8e58:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 14);
    8e5c:	6879      	ldr	r1, [r7, #4]
    8e5e:	ea4f 4181 	mov.w	r1, r1, lsl #18
    8e62:	6838      	ldr	r0, [r7, #0]
    8e64:	ea4f 3290 	mov.w	r2, r0, lsr #14
    8e68:	ea41 0202 	orr.w	r2, r1, r2
    8e6c:	6879      	ldr	r1, [r7, #4]
    8e6e:	ea4f 33a1 	mov.w	r3, r1, asr #14
    8e72:	4613      	mov	r3, r2
    8e74:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8e76:	68fb      	ldr	r3, [r7, #12]
}
    8e78:	4618      	mov	r0, r3
    8e7a:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8e7e:	46bd      	mov	sp, r7
    8e80:	bcb0      	pop	{r4, r5, r7}
    8e82:	4770      	bx	lr

00008e84 <adjust_to_16bit_ace_format>:
 */
uint32_t adjust_to_16bit_ace_format
(
    int64_t signed48
)
{
    8e84:	b4b0      	push	{r4, r5, r7}
    8e86:	b089      	sub	sp, #36	; 0x24
    8e88:	af00      	add	r7, sp, #0
    8e8a:	e9c7 0100 	strd	r0, r1, [r7]
    int32_t ace24_format;
    const int64_t MAX_POSITIVE = 0x00001FFFFFFFFFFFuLL; /* +7.9999 */
    8e8e:	f04f 30ff 	mov.w	r0, #4294967295
    8e92:	f641 71ff 	movw	r1, #8191	; 0x1fff
    8e96:	e9c7 0104 	strd	r0, r1, [r7, #16]
    const int64_t MIN_NEGATIVE = 0xFFFF200000000000uLL; /* -8 */
    8e9a:	f04f 0000 	mov.w	r0, #0
    8e9e:	f04f 4110 	mov.w	r1, #2415919104	; 0x90000000
    8ea2:	ea4f 31e1 	mov.w	r1, r1, asr #15
    8ea6:	e9c7 0106 	strd	r0, r1, [r7, #24]
    
    /* Check saturation. */
    if(signed48 > MAX_POSITIVE)
    8eaa:	e9d7 0100 	ldrd	r0, r1, [r7]
    8eae:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
    8eb2:	4284      	cmp	r4, r0
    8eb4:	eb75 0c01 	sbcs.w	ip, r5, r1
    8eb8:	da04      	bge.n	8ec4 <adjust_to_16bit_ace_format+0x40>
    {
        signed48 = MAX_POSITIVE;
    8eba:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
    8ebe:	e9c7 0100 	strd	r0, r1, [r7]
    8ec2:	e00b      	b.n	8edc <adjust_to_16bit_ace_format+0x58>
    }
    else if(signed48 < MIN_NEGATIVE)
    8ec4:	e9d7 4500 	ldrd	r4, r5, [r7]
    8ec8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8ecc:	4284      	cmp	r4, r0
    8ece:	eb75 0c01 	sbcs.w	ip, r5, r1
    8ed2:	da03      	bge.n	8edc <adjust_to_16bit_ace_format+0x58>
    {
        signed48 = MIN_NEGATIVE;
    8ed4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
    8ed8:	e9c7 0100 	strd	r0, r1, [r7]
    }
    
    /* Adjust to 24-bit ACE format. */
    ace24_format = (uint32_t)(signed48 >> 20);
    8edc:	6879      	ldr	r1, [r7, #4]
    8ede:	ea4f 3101 	mov.w	r1, r1, lsl #12
    8ee2:	6838      	ldr	r0, [r7, #0]
    8ee4:	ea4f 5210 	mov.w	r2, r0, lsr #20
    8ee8:	ea41 0202 	orr.w	r2, r1, r2
    8eec:	6879      	ldr	r1, [r7, #4]
    8eee:	ea4f 5321 	mov.w	r3, r1, asr #20
    8ef2:	4613      	mov	r3, r2
    8ef4:	60fb      	str	r3, [r7, #12]
    
    return ace24_format;
    8ef6:	68fb      	ldr	r3, [r7, #12]
}
    8ef8:	4618      	mov	r0, r3
    8efa:	f107 0724 	add.w	r7, r7, #36	; 0x24
    8efe:	46bd      	mov	sp, r7
    8f00:	bcb0      	pop	{r4, r5, r7}
    8f02:	4770      	bx	lr

00008f04 <get_calibration>:
void get_calibration
(
    adc_channel_id_t channel_id,
    channel_calibration_t * p_calibration
)
{
    8f04:	b490      	push	{r4, r7}
    8f06:	b0a4      	sub	sp, #144	; 0x90
    8f08:	af00      	add	r7, sp, #0
    8f0a:	4603      	mov	r3, r0
    8f0c:	6039      	str	r1, [r7, #0]
    8f0e:	71fb      	strb	r3, [r7, #7]
    const uint32_t channel_mask = 0x0000000F;
    8f10:	f04f 030f 	mov.w	r3, #15
    8f14:	65bb      	str	r3, [r7, #88]	; 0x58
    const uint32_t CMB_MUX_SEL_MASK = 0x01;
    8f16:	f04f 0301 	mov.w	r3, #1
    8f1a:	65fb      	str	r3, [r7, #92]	; 0x5c
    const uint32_t TMB_MUX_SEL_MASK = 0x01;
    8f1c:	f04f 0301 	mov.w	r3, #1
    8f20:	663b      	str	r3, [r7, #96]	; 0x60
        DIRECT_ADC_INPUT_CHAN,
        DIRECT_ADC_INPUT_CHAN,
        FLOATING_CHAN,
        FLOATING_CHAN,
        OBDOUT_CHAN
    };
    8f22:	f24d 0334 	movw	r3, #53300	; 0xd034
    8f26:	f2c0 0301 	movt	r3, #1
    8f2a:	f107 0c48 	add.w	ip, r7, #72	; 0x48
    8f2e:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    8f30:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    cal_channel_type_t channel_type;
    uint32_t channel_nb;
    uint32_t adc_nb;
    uint32_t range;
    uint32_t quad_id;
    mtd_calibration_mc_t const * p_mc_coeff = 0;
    8f34:	f04f 0300 	mov.w	r3, #0
    8f38:	67bb      	str	r3, [r7, #120]	; 0x78
    
    channel_nb = channel_id & channel_mask;
    8f3a:	79fa      	ldrb	r2, [r7, #7]
    8f3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    8f3e:	ea02 0303 	and.w	r3, r2, r3
    8f42:	66bb      	str	r3, [r7, #104]	; 0x68
    channel_type = channel_type_lut[channel_nb];
    8f44:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8f46:	f107 0290 	add.w	r2, r7, #144	; 0x90
    8f4a:	4413      	add	r3, r2
    8f4c:	f813 3c48 	ldrb.w	r3, [r3, #-72]
    8f50:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
    adc_nb = ((uint32_t)channel_id & 0x30u) >> 4u;
    8f54:	79fb      	ldrb	r3, [r7, #7]
    8f56:	f003 0330 	and.w	r3, r3, #48	; 0x30
    8f5a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    8f5e:	66fb      	str	r3, [r7, #108]	; 0x6c
    
    quad_id = adc_nb * 2;
    8f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    8f62:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8f66:	677b      	str	r3, [r7, #116]	; 0x74
    
    if ( (channel_nb > 4) && (channel_nb < 9) ) { ++quad_id; }
    8f68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8f6a:	2b04      	cmp	r3, #4
    8f6c:	d906      	bls.n	8f7c <get_calibration+0x78>
    8f6e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
    8f70:	2b08      	cmp	r3, #8
    8f72:	d803      	bhi.n	8f7c <get_calibration+0x78>
    8f74:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8f76:	f103 0301 	add.w	r3, r3, #1
    8f7a:	677b      	str	r3, [r7, #116]	; 0x74
    
    switch ( channel_type )
    8f7c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
    8f80:	2b05      	cmp	r3, #5
    8f82:	f200 8151 	bhi.w	9228 <get_calibration+0x324>
    8f86:	a201      	add	r2, pc, #4	; (adr r2, 8f8c <get_calibration+0x88>)
    8f88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    8f8c:	00008fa5 	.word	0x00008fa5
    8f90:	00008ff3 	.word	0x00008ff3
    8f94:	00009049 	.word	0x00009049
    8f98:	000090af 	.word	0x000090af
    8f9c:	00009121 	.word	0x00009121
    8fa0:	00009189 	.word	0x00009189
    {
    case ABPS1_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS1_CFG_BITS_MASK) >> ABPS1_CFG_BITS_SHIFT;
    8fa4:	f240 0200 	movw	r2, #0
    8fa8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8fac:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8fae:	460b      	mov	r3, r1
    8fb0:	ea4f 0343 	mov.w	r3, r3, lsl #1
    8fb4:	440b      	add	r3, r1
    8fb6:	ea4f 1303 	mov.w	r3, r3, lsl #4
    8fba:	4413      	add	r3, r2
    8fbc:	f503 7308 	add.w	r3, r3, #544	; 0x220
    8fc0:	791b      	ldrb	r3, [r3, #4]
    8fc2:	b2db      	uxtb	r3, r3
    8fc4:	f003 0306 	and.w	r3, r3, #6
    8fc8:	ea4f 0353 	mov.w	r3, r3, lsr #1
    8fcc:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][0][range];
    8fce:	f24d 0330 	movw	r3, #53296	; 0xd030
    8fd2:	f2c0 0301 	movt	r3, #1
    8fd6:	681b      	ldr	r3, [r3, #0]
    8fd8:	f103 0390 	add.w	r3, r3, #144	; 0x90
    8fdc:	461a      	mov	r2, r3
    8fde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    8fe0:	ea4f 01c3 	mov.w	r1, r3, lsl #3
    8fe4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    8fe6:	440b      	add	r3, r1
    8fe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
    8fec:	4413      	add	r3, r2
    8fee:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    8ff0:	e122      	b.n	9238 <get_calibration+0x334>
        
    case ABPS2_CHAN:
        range = (ACE->ACB_DATA[quad_id].b8 & ABPS2_CFG_BITS_MASK) >> ABPS2_CFG_BITS_SHIFT;
    8ff2:	f240 0200 	movw	r2, #0
    8ff6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    8ffa:	6f79      	ldr	r1, [r7, #116]	; 0x74
    8ffc:	460b      	mov	r3, r1
    8ffe:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9002:	440b      	add	r3, r1
    9004:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9008:	4413      	add	r3, r2
    900a:	f503 7308 	add.w	r3, r3, #544	; 0x220
    900e:	791b      	ldrb	r3, [r3, #4]
    9010:	b2db      	uxtb	r3, r3
    9012:	f003 0360 	and.w	r3, r3, #96	; 0x60
    9016:	ea4f 1353 	mov.w	r3, r3, lsr #5
    901a:	673b      	str	r3, [r7, #112]	; 0x70
        p_mc_coeff = &p_mtd_data->abps_calibration[quad_id][1][range];
    901c:	f24d 0330 	movw	r3, #53296	; 0xd030
    9020:	f2c0 0301 	movt	r3, #1
    9024:	681b      	ldr	r3, [r3, #0]
    9026:	f103 0390 	add.w	r3, r3, #144	; 0x90
    902a:	461a      	mov	r2, r3
    902c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    902e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9032:	f103 0301 	add.w	r3, r3, #1
    9036:	ea4f 0183 	mov.w	r1, r3, lsl #2
    903a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
    903c:	440b      	add	r3, r1
    903e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9042:	4413      	add	r3, r2
    9044:	67bb      	str	r3, [r7, #120]	; 0x78
        break;
    9046:	e0f7      	b.n	9238 <get_calibration+0x334>
        
    case CMB_CHAN:
        {
            uint32_t cmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b9 & CMB_MUX_SEL_MASK;
    9048:	f240 0200 	movw	r2, #0
    904c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9050:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9052:	460b      	mov	r3, r1
    9054:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9058:	440b      	add	r3, r1
    905a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    905e:	4413      	add	r3, r2
    9060:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9064:	7a1b      	ldrb	r3, [r3, #8]
    9066:	b2db      	uxtb	r3, r3
    9068:	461a      	mov	r2, r3
    906a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
    906c:	ea02 0303 	and.w	r3, r2, r3
    9070:	67fb      	str	r3, [r7, #124]	; 0x7c
            if ( cmb_mux_sel == 0 )
    9072:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
    9074:	2b00      	cmp	r3, #0
    9076:	d10c      	bne.n	9092 <get_calibration+0x18e>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
    9078:	f24d 0330 	movw	r3, #53296	; 0xd030
    907c:	f2c0 0301 	movt	r3, #1
    9080:	681b      	ldr	r3, [r3, #0]
    9082:	f503 72c0 	add.w	r2, r3, #384	; 0x180
    9086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    9088:	ea4f 0383 	mov.w	r3, r3, lsl #2
    908c:	4413      	add	r3, r2
    908e:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
            }
        }
        break;
    9090:	e0d2      	b.n	9238 <get_calibration+0x334>
            {   /* current monitor */
                p_mc_coeff = &p_mtd_data->cm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][0];
    9092:	f24d 0330 	movw	r3, #53296	; 0xd030
    9096:	f2c0 0301 	movt	r3, #1
    909a:	681b      	ldr	r3, [r3, #0]
    909c:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    90a0:	461a      	mov	r2, r3
    90a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    90a4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    90a8:	4413      	add	r3, r2
    90aa:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    90ac:	e0c4      	b.n	9238 <get_calibration+0x334>
        
    case TMB_CHAN:
        {
            uint32_t tmb_mux_sel = (uint32_t)ACE->ACB_DATA[quad_id].b10 & TMB_MUX_SEL_MASK;
    90ae:	f240 0200 	movw	r2, #0
    90b2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    90b6:	6f79      	ldr	r1, [r7, #116]	; 0x74
    90b8:	460b      	mov	r3, r1
    90ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
    90be:	440b      	add	r3, r1
    90c0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    90c4:	4413      	add	r3, r2
    90c6:	f503 730a 	add.w	r3, r3, #552	; 0x228
    90ca:	791b      	ldrb	r3, [r3, #4]
    90cc:	b2db      	uxtb	r3, r3
    90ce:	461a      	mov	r2, r3
    90d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
    90d2:	ea02 0303 	and.w	r3, r2, r3
    90d6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
            if ( tmb_mux_sel == 0 )
    90da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
    90de:	2b00      	cmp	r3, #0
    90e0:	d10c      	bne.n	90fc <get_calibration+0x1f8>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
    90e2:	f24d 0330 	movw	r3, #53296	; 0xd030
    90e6:	f2c0 0301 	movt	r3, #1
    90ea:	681b      	ldr	r3, [r3, #0]
    90ec:	f503 72cc 	add.w	r2, r3, #408	; 0x198
    90f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    90f2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    90f6:	4413      	add	r3, r2
    90f8:	67bb      	str	r3, [r7, #120]	; 0x78
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
            }
        }
        break;
    90fa:	e09d      	b.n	9238 <get_calibration+0x334>
            {   /* temperature monitor */
                p_mc_coeff = &p_mtd_data->tm_calibration[quad_id];
            }
            else
            {   /* direct input */
                p_mc_coeff = &p_mtd_data->quads_direct_input_cal[quad_id][1];
    90fc:	f24d 0330 	movw	r3, #53296	; 0xd030
    9100:	f2c0 0301 	movt	r3, #1
    9104:	681b      	ldr	r3, [r3, #0]
    9106:	f503 73d8 	add.w	r3, r3, #432	; 0x1b0
    910a:	461a      	mov	r2, r3
    910c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
    910e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9112:	f103 0301 	add.w	r3, r3, #1
    9116:	ea4f 0383 	mov.w	r3, r3, lsl #2
    911a:	4413      	add	r3, r2
    911c:	67bb      	str	r3, [r7, #120]	; 0x78
            }
        }
        break;
    911e:	e08b      	b.n	9238 <get_calibration+0x334>
#ifdef SMARTFUSION_060_DEVICE
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10 };
#else
            const uint32_t channel_to_direct_in_lut[16]
                = { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 0, 0, 0 };
    9120:	f24d 0344 	movw	r3, #53316	; 0xd044
    9124:	f2c0 0301 	movt	r3, #1
    9128:	f107 0c08 	add.w	ip, r7, #8
    912c:	461c      	mov	r4, r3
    912e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    9130:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    9134:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    9136:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    913a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
    913c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
    9140:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
    9144:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
#endif
            uint32_t direct_in_id;
            
            direct_in_id = channel_to_direct_in_lut[channel_id & channel_mask];
    9148:	79fa      	ldrb	r2, [r7, #7]
    914a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
    914c:	ea02 0303 	and.w	r3, r2, r3
    9150:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9154:	f107 0290 	add.w	r2, r7, #144	; 0x90
    9158:	4413      	add	r3, r2
    915a:	f853 3c88 	ldr.w	r3, [r3, #-136]
    915e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
            p_mc_coeff = &p_mtd_data->adc_direct_input_cal[adc_nb][direct_in_id];
    9162:	f24d 0330 	movw	r3, #53296	; 0xd030
    9166:	f2c0 0301 	movt	r3, #1
    916a:	681b      	ldr	r3, [r3, #0]
    916c:	f503 73f0 	add.w	r3, r3, #480	; 0x1e0
    9170:	461a      	mov	r2, r3
    9172:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    9174:	ea4f 0183 	mov.w	r1, r3, lsl #2
    9178:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
    917c:	440b      	add	r3, r1
    917e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9182:	4413      	add	r3, r2
    9184:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    9186:	e057      	b.n	9238 <get_calibration+0x334>
        
    case OBDOUT_CHAN:
        {
            uint32_t obd_mode = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_MODE_MASK;
    9188:	f240 0200 	movw	r2, #0
    918c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9190:	6f79      	ldr	r1, [r7, #116]	; 0x74
    9192:	460b      	mov	r3, r1
    9194:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9198:	440b      	add	r3, r1
    919a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    919e:	4413      	add	r3, r2
    91a0:	f503 7306 	add.w	r3, r3, #536	; 0x218
    91a4:	791b      	ldrb	r3, [r3, #4]
    91a6:	b2db      	uxtb	r3, r3
    91a8:	f003 0301 	and.w	r3, r3, #1
    91ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            uint32_t chopping_option = (uint32_t)ACE->ACB_DATA[quad_id].b6 & OBD_CHOPPING_MASK;
    91b0:	f240 0200 	movw	r2, #0
    91b4:	f2c4 0202 	movt	r2, #16386	; 0x4002
    91b8:	6f79      	ldr	r1, [r7, #116]	; 0x74
    91ba:	460b      	mov	r3, r1
    91bc:	ea4f 0343 	mov.w	r3, r3, lsl #1
    91c0:	440b      	add	r3, r1
    91c2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    91c6:	4413      	add	r3, r2
    91c8:	f503 7306 	add.w	r3, r3, #536	; 0x218
    91cc:	791b      	ldrb	r3, [r3, #4]
    91ce:	b2db      	uxtb	r3, r3
    91d0:	f003 0302 	and.w	r3, r3, #2
    91d4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            if (obd_mode > 0)
    91d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    91dc:	2b00      	cmp	r3, #0
    91de:	d003      	beq.n	91e8 <get_calibration+0x2e4>
            {
                obd_mode = 1;
    91e0:	f04f 0301 	mov.w	r3, #1
    91e4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
            }
            if (chopping_option > 0)
    91e8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    91ec:	2b00      	cmp	r3, #0
    91ee:	d003      	beq.n	91f8 <get_calibration+0x2f4>
            {
                chopping_option = 1;
    91f0:	f04f 0301 	mov.w	r3, #1
    91f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
            }
            p_mc_coeff = &p_mtd_data->obd_calibration[adc_nb][obd_mode][chopping_option];
    91f8:	f24d 0330 	movw	r3, #53296	; 0xd030
    91fc:	f2c0 0301 	movt	r3, #1
    9200:	681b      	ldr	r3, [r3, #0]
    9202:	f503 73a8 	add.w	r3, r3, #336	; 0x150
    9206:	461a      	mov	r2, r3
    9208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    920a:	ea4f 0143 	mov.w	r1, r3, lsl #1
    920e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
    9212:	440b      	add	r3, r1
    9214:	ea4f 0143 	mov.w	r1, r3, lsl #1
    9218:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
    921c:	440b      	add	r3, r1
    921e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    9222:	4413      	add	r3, r2
    9224:	67bb      	str	r3, [r7, #120]	; 0x78
        }
        break;
    9226:	e007      	b.n	9238 <get_calibration+0x334>
       
    case FLOATING_CHAN:
    default:
        /* Give neutral values is invalid channel. */
        p_calibration->m1 = NEUTRAL_M_FACTOR;
    9228:	683b      	ldr	r3, [r7, #0]
    922a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    922e:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = NEUTRAL_C_OFFSET;
    9230:	683b      	ldr	r3, [r7, #0]
    9232:	f04f 0200 	mov.w	r2, #0
    9236:	809a      	strh	r2, [r3, #4]
        break;
    }
    
    if (p_mc_coeff != 0)
    9238:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    923a:	2b00      	cmp	r3, #0
    923c:	d007      	beq.n	924e <get_calibration+0x34a>
    {
        p_calibration->m1 = p_mc_coeff->m;
    923e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9240:	881a      	ldrh	r2, [r3, #0]
    9242:	683b      	ldr	r3, [r7, #0]
    9244:	805a      	strh	r2, [r3, #2]
        p_calibration->c1 = p_mc_coeff->c;
    9246:	6fbb      	ldr	r3, [r7, #120]	; 0x78
    9248:	885a      	ldrh	r2, [r3, #2]
    924a:	683b      	ldr	r3, [r7, #0]
    924c:	809a      	strh	r2, [r3, #4]
    
    /*--------------------------------------------------------------------------
      Retrieve the value of the mext factor. This depends if external VAREF is
      used by the ADC sampling the analog input channel.
     */
    if (g_ace_external_varef_used[adc_nb])
    924e:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    9250:	f64c 0310 	movw	r3, #51216	; 0xc810
    9254:	f2c0 0301 	movt	r3, #1
    9258:	5c9b      	ldrb	r3, [r3, r2]
    925a:	2b00      	cmp	r3, #0
    925c:	d008      	beq.n	9270 <get_calibration+0x36c>
    {
        p_calibration->mext = p_mtd_data->global_settings.varef_m;
    925e:	f24d 0330 	movw	r3, #53296	; 0xd030
    9262:	f2c0 0301 	movt	r3, #1
    9266:	681b      	ldr	r3, [r3, #0]
    9268:	8b9a      	ldrh	r2, [r3, #28]
    926a:	683b      	ldr	r3, [r7, #0]
    926c:	801a      	strh	r2, [r3, #0]
    926e:	e003      	b.n	9278 <get_calibration+0x374>
    }
    else
    {
        p_calibration->mext = NEUTRAL_M_FACTOR;
    9270:	683b      	ldr	r3, [r7, #0]
    9272:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    9276:	801a      	strh	r2, [r3, #0]
    }
}
    9278:	f107 0790 	add.w	r7, r7, #144	; 0x90
    927c:	46bd      	mov	sp, r7
    927e:	bc90      	pop	{r4, r7}
    9280:	4770      	bx	lr
    9282:	bf00      	nop

00009284 <write_transform_coefficients>:
(
    ace_channel_handle_t channel_handle,
	uint32_t m,
	uint32_t c
)
{
    9284:	b480      	push	{r7}
    9286:	b087      	sub	sp, #28
    9288:	af00      	add	r7, sp, #0
    928a:	4603      	mov	r3, r0
    928c:	60b9      	str	r1, [r7, #8]
    928e:	607a      	str	r2, [r7, #4]
    9290:	73fb      	strb	r3, [r7, #15]
    uint16_t m_ppe_offset;
    uint16_t c_ppe_offset;
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    9292:	f04f 437f 	mov.w	r3, #4278190080	; 0xff000000
    9296:	617b      	str	r3, [r7, #20]
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    9298:	7bfa      	ldrb	r2, [r7, #15]
    929a:	f64c 0390 	movw	r3, #51344	; 0xc890
    929e:	f2c0 0301 	movt	r3, #1
    92a2:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
    92a6:	823b      	strh	r3, [r7, #16]
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    92a8:	7bfb      	ldrb	r3, [r7, #15]
    92aa:	f64c 0290 	movw	r2, #51344	; 0xc890
    92ae:	f2c0 0201 	movt	r2, #1
    92b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    92b6:	4413      	add	r3, r2
    92b8:	885b      	ldrh	r3, [r3, #2]
    92ba:	827b      	strh	r3, [r7, #18]
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    92bc:	f240 0300 	movw	r3, #0
    92c0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92c4:	8a38      	ldrh	r0, [r7, #16]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
    92c6:	f240 0200 	movw	r2, #0
    92ca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    92ce:	8a39      	ldrh	r1, [r7, #16]
    92d0:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    92d4:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    92d8:	697a      	ldr	r2, [r7, #20]
    92da:	ea01 0102 	and.w	r1, r1, r2
    92de:	68ba      	ldr	r2, [r7, #8]
    92e0:	ea4f 2212 	mov.w	r2, r2, lsr #8
    92e4:	ea41 0102 	orr.w	r1, r1, r2
    const uint32_t PPE_OPCODE_MASK = 0xFF000000u;
    
    m_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].m_ppe_offset;
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
    92e8:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    92ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    92f0:	f240 0300 	movw	r3, #0
    92f4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    92f8:	8a78      	ldrh	r0, [r7, #18]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
    92fa:	f240 0200 	movw	r2, #0
    92fe:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9302:	8a79      	ldrh	r1, [r7, #18]
    9304:	f501 61c0 	add.w	r1, r1, #1536	; 0x600
    9308:	f852 1021 	ldr.w	r1, [r2, r1, lsl #2]
    930c:	697a      	ldr	r2, [r7, #20]
    930e:	ea01 0102 	and.w	r1, r1, r2
    9312:	687a      	ldr	r2, [r7, #4]
    9314:	ea4f 2212 	mov.w	r2, r2, lsr #8
    9318:	ea41 0102 	orr.w	r1, r1, r2
    c_ppe_offset = g_ace_ppe_transforms_desc_table[channel_handle].c_ppe_offset;
    
    ACE->PPE_RAM_DATA[m_ppe_offset]
        = (ACE->PPE_RAM_DATA[m_ppe_offset] & PPE_OPCODE_MASK) | (m >> 8u);
        
    ACE->PPE_RAM_DATA[c_ppe_offset]
    931c:	f500 62c0 	add.w	r2, r0, #1536	; 0x600
    9320:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        = (ACE->PPE_RAM_DATA[c_ppe_offset] & PPE_OPCODE_MASK) | (c >> 8u);
}
    9324:	f107 071c 	add.w	r7, r7, #28
    9328:	46bd      	mov	sp, r7
    932a:	bc80      	pop	{r7}
    932c:	4770      	bx	lr
    932e:	bf00      	nop

00009330 <ACE_init>:

/*-------------------------------------------------------------------------*//**
  See "mss_ace.h" for details of how to use this function.
 */
void ACE_init( void )
{
    9330:	b580      	push	{r7, lr}
    9332:	af00      	add	r7, sp, #0
    /* Initialize driver's internal data. */
    ace_init_flags();
    9334:	f7fe fcfe 	bl	7d34 <ace_init_flags>
    
    /* Initialize the data structures used by conversion functions. */
    ace_init_convert();
    9338:	f7fd ffce 	bl	72d8 <ace_init_convert>
}
    933c:	bd80      	pop	{r7, pc}
    933e:	bf00      	nop

00009340 <ACE_start_adc>:
 */
void ACE_start_adc
(
	adc_channel_id_t channel_id
)
{
    9340:	b480      	push	{r7}
    9342:	b083      	sub	sp, #12
    9344:	af00      	add	r7, sp, #0
    9346:	4603      	mov	r3, r0
    9348:	71fb      	strb	r3, [r7, #7]
    ACE->ADC0_CONV_CTRL = (uint32_t)((uint32_t)channel_id | START_ADC_CONVERSION);
    934a:	f240 0300 	movw	r3, #0
    934e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9352:	79fa      	ldrb	r2, [r7, #7]
    9354:	ea6f 6242 	mvn.w	r2, r2, lsl #25
    9358:	ea6f 6252 	mvn.w	r2, r2, lsr #25
    935c:	b2d2      	uxtb	r2, r2
    935e:	651a      	str	r2, [r3, #80]	; 0x50
}
    9360:	f107 070c 	add.w	r7, r7, #12
    9364:	46bd      	mov	sp, r7
    9366:	bc80      	pop	{r7}
    9368:	4770      	bx	lr
    936a:	bf00      	nop

0000936c <ACE_get_adc_result>:

uint16_t ACE_get_adc_result
(
    uint8_t adc_id
)
{
    936c:	b480      	push	{r7}
    936e:	b085      	sub	sp, #20
    9370:	af00      	add	r7, sp, #0
    9372:	4603      	mov	r3, r0
    9374:	71fb      	strb	r3, [r7, #7]
    uint16_t result = 0u;
    9376:	f04f 0300 	mov.w	r3, #0
    937a:	817b      	strh	r3, [r7, #10]
    uint32_t data_valid;

    ASSERT( adc_id < NB_OF_ANALOG_MODULES );
    937c:	79fb      	ldrb	r3, [r7, #7]
    937e:	2b02      	cmp	r3, #2
    9380:	d900      	bls.n	9384 <ACE_get_adc_result+0x18>
    9382:	be00      	bkpt	0x0000
    
    if ( adc_id < (uint8_t)NB_OF_ANALOG_MODULES )
    9384:	79fb      	ldrb	r3, [r7, #7]
    9386:	2b02      	cmp	r3, #2
    9388:	d81b      	bhi.n	93c2 <ACE_get_adc_result+0x56>
    {
        do {
            data_valid = (uint32_t)(*adc_status_reg_lut[adc_id] & ADC_DATAVALID_MASK);
    938a:	79fa      	ldrb	r2, [r7, #7]
    938c:	f24d 038c 	movw	r3, #53388	; 0xd08c
    9390:	f2c0 0301 	movt	r3, #1
    9394:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9398:	681b      	ldr	r3, [r3, #0]
    939a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    939e:	60fb      	str	r3, [r7, #12]
        } while ( !data_valid );
    93a0:	68fb      	ldr	r3, [r7, #12]
    93a2:	2b00      	cmp	r3, #0
    93a4:	d0f1      	beq.n	938a <ACE_get_adc_result+0x1e>
        
        result = (uint16_t)(*adc_status_reg_lut[adc_id] & ADC_RESULT_MASK);
    93a6:	79fa      	ldrb	r2, [r7, #7]
    93a8:	f24d 038c 	movw	r3, #53388	; 0xd08c
    93ac:	f2c0 0301 	movt	r3, #1
    93b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    93b4:	681b      	ldr	r3, [r3, #0]
    93b6:	b29b      	uxth	r3, r3
    93b8:	ea4f 5303 	mov.w	r3, r3, lsl #20
    93bc:	ea4f 5313 	mov.w	r3, r3, lsr #20
    93c0:	817b      	strh	r3, [r7, #10]
    }
    return result;
    93c2:	897b      	ldrh	r3, [r7, #10]
}
    93c4:	4618      	mov	r0, r3
    93c6:	f107 0714 	add.w	r7, r7, #20
    93ca:	46bd      	mov	sp, r7
    93cc:	bc80      	pop	{r7}
    93ce:	4770      	bx	lr

000093d0 <ACE_configure_sdd>:
	sdd_id_t            sdd_id,
	sdd_resolution_t    resolution,
    uint8_t             mode,
    sdd_update_method_t sync_update
)
{
    93d0:	b490      	push	{r4, r7}
    93d2:	b086      	sub	sp, #24
    93d4:	af00      	add	r7, sp, #0
    93d6:	71f8      	strb	r0, [r7, #7]
    93d8:	71b9      	strb	r1, [r7, #6]
    93da:	717a      	strb	r2, [r7, #5]
    93dc:	713b      	strb	r3, [r7, #4]
    ASSERT( sdd_id < NB_OF_SDD );
    93de:	79fb      	ldrb	r3, [r7, #7]
    93e0:	2b02      	cmp	r3, #2
    93e2:	d900      	bls.n	93e6 <ACE_configure_sdd+0x16>
    93e4:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    93e6:	79fb      	ldrb	r3, [r7, #7]
    93e8:	2b02      	cmp	r3, #2
    93ea:	f200 80bc 	bhi.w	9566 <ACE_configure_sdd+0x196>
    {
#ifdef SMARTFUSION_060_DEVICE
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u};
#else	
        const uint8_t sdd_2_quad_lut[NB_OF_SDD] = {0u, 2u, 4u};
    93ee:	f24d 02d8 	movw	r2, #53464	; 0xd0d8
    93f2:	f2c0 0201 	movt	r2, #1
    93f6:	f107 030c 	add.w	r3, r7, #12
    93fa:	6812      	ldr	r2, [r2, #0]
    93fc:	4611      	mov	r1, r2
    93fe:	8019      	strh	r1, [r3, #0]
    9400:	f103 0302 	add.w	r3, r3, #2
    9404:	ea4f 4212 	mov.w	r2, r2, lsr #16
    9408:	701a      	strb	r2, [r3, #0]
#endif
        uint8_t quad_id;
        uint8_t obd_mode_idx = 1u;
    940a:	f04f 0301 	mov.w	r3, #1
    940e:	74bb      	strb	r3, [r7, #18]
        uint8_t chopping_mode_idx = 0u;
    9410:	f04f 0300 	mov.w	r3, #0
    9414:	74fb      	strb	r3, [r7, #19]
        uint32_t saved_pc2_ctrl;
        
        quad_id = sdd_2_quad_lut[sdd_id];
    9416:	79fb      	ldrb	r3, [r7, #7]
    9418:	f107 0218 	add.w	r2, r7, #24
    941c:	4413      	add	r3, r2
    941e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
    9422:	747b      	strb	r3, [r7, #17]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9424:	f240 0300 	movw	r3, #0
    9428:	f2c4 0302 	movt	r3, #16386	; 0x4002
    942c:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9430:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9432:	f240 0300 	movw	r3, #0
    9436:	f2c4 0302 	movt	r3, #16386	; 0x4002
    943a:	f04f 0200 	mov.w	r2, #0
    943e:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        /* Select between voltage/current and RTZ modes.*/
        ACE->ACB_DATA[quad_id].b6 = mode;
    9442:	f240 0200 	movw	r2, #0
    9446:	f2c4 0202 	movt	r2, #16386	; 0x4002
    944a:	7c79      	ldrb	r1, [r7, #17]
    944c:	460b      	mov	r3, r1
    944e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9452:	440b      	add	r3, r1
    9454:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9458:	4413      	add	r3, r2
    945a:	f503 7306 	add.w	r3, r3, #536	; 0x218
    945e:	797a      	ldrb	r2, [r7, #5]
    9460:	711a      	strb	r2, [r3, #4]
        
        /* Load manufacturing generated trim value. */
        if ( (mode & OBD_MODE_MASK) > 0u )
    9462:	797b      	ldrb	r3, [r7, #5]
    9464:	f003 0301 	and.w	r3, r3, #1
    9468:	b2db      	uxtb	r3, r3
    946a:	2b00      	cmp	r3, #0
    946c:	d002      	beq.n	9474 <ACE_configure_sdd+0xa4>
        {
            obd_mode_idx = 0u;
    946e:	f04f 0300 	mov.w	r3, #0
    9472:	74bb      	strb	r3, [r7, #18]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
    9474:	797b      	ldrb	r3, [r7, #5]
    9476:	f003 0302 	and.w	r3, r3, #2
    947a:	2b00      	cmp	r3, #0
    947c:	d002      	beq.n	9484 <ACE_configure_sdd+0xb4>
        {
            chopping_mode_idx = 1u;
    947e:	f04f 0301 	mov.w	r3, #1
    9482:	74fb      	strb	r3, [r7, #19]
        }
        ACE->ACB_DATA[quad_id].b4
    9484:	f240 0200 	movw	r2, #0
    9488:	f2c4 0202 	movt	r2, #16386	; 0x4002
    948c:	7c79      	ldrb	r1, [r7, #17]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
    948e:	f24d 03c8 	movw	r3, #53448	; 0xd0c8
    9492:	f2c0 0301 	movt	r3, #1
    9496:	681b      	ldr	r3, [r3, #0]
    9498:	79fc      	ldrb	r4, [r7, #7]
    949a:	f897 c012 	ldrb.w	ip, [r7, #18]
    949e:	7cf8      	ldrb	r0, [r7, #19]
    94a0:	ea4f 0444 	mov.w	r4, r4, lsl #1
    94a4:	44a4      	add	ip, r4
    94a6:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    94aa:	4460      	add	r0, ip
    94ac:	4403      	add	r3, r0
    94ae:	f103 0380 	add.w	r3, r3, #128	; 0x80
    94b2:	7918      	ldrb	r0, [r3, #4]
        }
        if ( (mode & OBD_CHOPPING_MASK) > 0u )
        {
            chopping_mode_idx = 1u;
        }
        ACE->ACB_DATA[quad_id].b4
    94b4:	460b      	mov	r3, r1
    94b6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    94ba:	440b      	add	r3, r1
    94bc:	ea4f 1303 	mov.w	r3, r3, lsl #4
    94c0:	4413      	add	r3, r2
    94c2:	f503 7304 	add.w	r3, r3, #528	; 0x210
    94c6:	4602      	mov	r2, r0
    94c8:	711a      	strb	r2, [r3, #4]
            = p_mtd_data->odb_trimming[sdd_id][obd_mode_idx][chopping_mode_idx];
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    94ca:	f240 0300 	movw	r3, #0
    94ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    94d2:	697a      	ldr	r2, [r7, #20]
    94d4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        /* Set SDD resolution. */
        *dac_ctrl_reg_lut[sdd_id] = (uint32_t)resolution;
    94d8:	79fa      	ldrb	r2, [r7, #7]
    94da:	f24d 0398 	movw	r3, #53400	; 0xd098
    94de:	f2c0 0301 	movt	r3, #1
    94e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    94e6:	79ba      	ldrb	r2, [r7, #6]
    94e8:	601a      	str	r2, [r3, #0]
        
        /* Update SDD value through SSE_DACn_BYTES01. */
        *dac_ctrl_reg_lut[sdd_id] |= SDD_REG_SEL_MASK;
    94ea:	79fa      	ldrb	r2, [r7, #7]
    94ec:	f24d 0398 	movw	r3, #53400	; 0xd098
    94f0:	f2c0 0301 	movt	r3, #1
    94f4:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    94f8:	79f9      	ldrb	r1, [r7, #7]
    94fa:	f24d 0398 	movw	r3, #53400	; 0xd098
    94fe:	f2c0 0301 	movt	r3, #1
    9502:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    9506:	681b      	ldr	r3, [r3, #0]
    9508:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    950c:	6013      	str	r3, [r2, #0]
        
        /* Synchronous or individual SDD update. */
        if ( INDIVIDUAL_UPDATE == sync_update )
    950e:	793b      	ldrb	r3, [r7, #4]
    9510:	2b00      	cmp	r3, #0
    9512:	d115      	bne.n	9540 <ACE_configure_sdd+0x170>
        {
            ACE->DAC_SYNC_CTRL &= ~dac_enable_masks_lut[sdd_id];
    9514:	f240 0300 	movw	r3, #0
    9518:	f2c4 0302 	movt	r3, #16386	; 0x4002
    951c:	f240 0200 	movw	r2, #0
    9520:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9524:	6911      	ldr	r1, [r2, #16]
    9526:	79f8      	ldrb	r0, [r7, #7]
    9528:	f24d 02a4 	movw	r2, #53412	; 0xd0a4
    952c:	f2c0 0201 	movt	r2, #1
    9530:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9534:	ea6f 0202 	mvn.w	r2, r2
    9538:	ea01 0202 	and.w	r2, r1, r2
    953c:	611a      	str	r2, [r3, #16]
    953e:	e012      	b.n	9566 <ACE_configure_sdd+0x196>
        }
        else
        {
            ACE->DAC_SYNC_CTRL |= dac_enable_masks_lut[sdd_id];
    9540:	f240 0300 	movw	r3, #0
    9544:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9548:	f240 0200 	movw	r2, #0
    954c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9550:	6911      	ldr	r1, [r2, #16]
    9552:	79f8      	ldrb	r0, [r7, #7]
    9554:	f24d 02a4 	movw	r2, #53412	; 0xd0a4
    9558:	f2c0 0201 	movt	r2, #1
    955c:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
    9560:	ea41 0202 	orr.w	r2, r1, r2
    9564:	611a      	str	r2, [r3, #16]
        }
    }
}
    9566:	f107 0718 	add.w	r7, r7, #24
    956a:	46bd      	mov	sp, r7
    956c:	bc90      	pop	{r4, r7}
    956e:	4770      	bx	lr

00009570 <ACE_enable_sdd>:
 */
void ACE_enable_sdd
(
	sdd_id_t    sdd_id
)
{
    9570:	b480      	push	{r7}
    9572:	b083      	sub	sp, #12
    9574:	af00      	add	r7, sp, #0
    9576:	4603      	mov	r3, r0
    9578:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    957a:	79fb      	ldrb	r3, [r7, #7]
    957c:	2b02      	cmp	r3, #2
    957e:	d900      	bls.n	9582 <ACE_enable_sdd+0x12>
    9580:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9582:	79fb      	ldrb	r3, [r7, #7]
    9584:	2b02      	cmp	r3, #2
    9586:	d811      	bhi.n	95ac <ACE_enable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] |= SDD_ENABLE_MASK;
    9588:	79fa      	ldrb	r2, [r7, #7]
    958a:	f24d 0398 	movw	r3, #53400	; 0xd098
    958e:	f2c0 0301 	movt	r3, #1
    9592:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    9596:	79f9      	ldrb	r1, [r7, #7]
    9598:	f24d 0398 	movw	r3, #53400	; 0xd098
    959c:	f2c0 0301 	movt	r3, #1
    95a0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    95a4:	681b      	ldr	r3, [r3, #0]
    95a6:	f043 0320 	orr.w	r3, r3, #32
    95aa:	6013      	str	r3, [r2, #0]
    }
}
    95ac:	f107 070c 	add.w	r7, r7, #12
    95b0:	46bd      	mov	sp, r7
    95b2:	bc80      	pop	{r7}
    95b4:	4770      	bx	lr
    95b6:	bf00      	nop

000095b8 <ACE_disable_sdd>:
 */
void ACE_disable_sdd
(
	sdd_id_t    sdd_id
)
{
    95b8:	b480      	push	{r7}
    95ba:	b083      	sub	sp, #12
    95bc:	af00      	add	r7, sp, #0
    95be:	4603      	mov	r3, r0
    95c0:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    95c2:	79fb      	ldrb	r3, [r7, #7]
    95c4:	2b02      	cmp	r3, #2
    95c6:	d900      	bls.n	95ca <ACE_disable_sdd+0x12>
    95c8:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    95ca:	79fb      	ldrb	r3, [r7, #7]
    95cc:	2b02      	cmp	r3, #2
    95ce:	d811      	bhi.n	95f4 <ACE_disable_sdd+0x3c>
    {
        *dac_ctrl_reg_lut[sdd_id] &= ~SDD_ENABLE_MASK;
    95d0:	79fa      	ldrb	r2, [r7, #7]
    95d2:	f24d 0398 	movw	r3, #53400	; 0xd098
    95d6:	f2c0 0301 	movt	r3, #1
    95da:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
    95de:	79f9      	ldrb	r1, [r7, #7]
    95e0:	f24d 0398 	movw	r3, #53400	; 0xd098
    95e4:	f2c0 0301 	movt	r3, #1
    95e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    95ec:	681b      	ldr	r3, [r3, #0]
    95ee:	f023 0320 	bic.w	r3, r3, #32
    95f2:	6013      	str	r3, [r2, #0]
    }
}
    95f4:	f107 070c 	add.w	r7, r7, #12
    95f8:	46bd      	mov	sp, r7
    95fa:	bc80      	pop	{r7}
    95fc:	4770      	bx	lr
    95fe:	bf00      	nop

00009600 <ACE_set_sdd_value>:
void ACE_set_sdd_value
(
	sdd_id_t    sdd_id,
	uint32_t    sdd_value
)
{
    9600:	b480      	push	{r7}
    9602:	b083      	sub	sp, #12
    9604:	af00      	add	r7, sp, #0
    9606:	4603      	mov	r3, r0
    9608:	6039      	str	r1, [r7, #0]
    960a:	71fb      	strb	r3, [r7, #7]
    ASSERT( sdd_id < NB_OF_SDD );
    960c:	79fb      	ldrb	r3, [r7, #7]
    960e:	2b02      	cmp	r3, #2
    9610:	d900      	bls.n	9614 <ACE_set_sdd_value+0x14>
    9612:	be00      	bkpt	0x0000
    
    if ( sdd_id < NB_OF_SDD )
    9614:	79fb      	ldrb	r3, [r7, #7]
    9616:	2b02      	cmp	r3, #2
    9618:	d813      	bhi.n	9642 <ACE_set_sdd_value+0x42>
    {
        *dac_byte2_reg_lut[sdd_id] = sdd_value >> 16;
    961a:	79fa      	ldrb	r2, [r7, #7]
    961c:	f24d 03bc 	movw	r3, #53436	; 0xd0bc
    9620:	f2c0 0301 	movt	r3, #1
    9624:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9628:	683a      	ldr	r2, [r7, #0]
    962a:	ea4f 4212 	mov.w	r2, r2, lsr #16
    962e:	601a      	str	r2, [r3, #0]
        *dac_byte01_reg_lut[sdd_id] = sdd_value;
    9630:	79fa      	ldrb	r2, [r7, #7]
    9632:	f24d 03b0 	movw	r3, #53424	; 0xd0b0
    9636:	f2c0 0301 	movt	r3, #1
    963a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    963e:	683a      	ldr	r2, [r7, #0]
    9640:	601a      	str	r2, [r3, #0]
    }
}
    9642:	f107 070c 	add.w	r7, r7, #12
    9646:	46bd      	mov	sp, r7
    9648:	bc80      	pop	{r7}
    964a:	4770      	bx	lr

0000964c <ACE_set_sdd_value_sync>:
(
    uint32_t sdd0_value,
    uint32_t sdd1_value,
    uint32_t sdd2_value
)
{
    964c:	b480      	push	{r7}
    964e:	b087      	sub	sp, #28
    9650:	af00      	add	r7, sp, #0
    9652:	60f8      	str	r0, [r7, #12]
    9654:	60b9      	str	r1, [r7, #8]
    9656:	607a      	str	r2, [r7, #4]
    uint32_t dac_sync_ctrl;
    
    dac_sync_ctrl = ACE->DAC_SYNC_CTRL;
    9658:	f240 0300 	movw	r3, #0
    965c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9660:	691b      	ldr	r3, [r3, #16]
    9662:	617b      	str	r3, [r7, #20]
    
    if ( SDD_NO_UPDATE != sdd0_value )
    9664:	68fb      	ldr	r3, [r7, #12]
    9666:	f1b3 3fff 	cmp.w	r3, #4294967295
    966a:	d012      	beq.n	9692 <ACE_set_sdd_value_sync+0x46>
    {
        ACE->DAC0_BYTE2 = sdd0_value >> 16;
    966c:	f240 0300 	movw	r3, #0
    9670:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9674:	68fa      	ldr	r2, [r7, #12]
    9676:	ea4f 4212 	mov.w	r2, r2, lsr #16
    967a:	66da      	str	r2, [r3, #108]	; 0x6c
        ACE->SSE_DAC0_BYTES01 = sdd0_value;
    967c:	f240 0300 	movw	r3, #0
    9680:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9684:	68fa      	ldr	r2, [r7, #12]
    9686:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
        dac_sync_ctrl |= DAC0_SYNC_UPDATE;
    968a:	697b      	ldr	r3, [r7, #20]
    968c:	f043 0301 	orr.w	r3, r3, #1
    9690:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd1_value )
    9692:	68bb      	ldr	r3, [r7, #8]
    9694:	f1b3 3fff 	cmp.w	r3, #4294967295
    9698:	d013      	beq.n	96c2 <ACE_set_sdd_value_sync+0x76>
    {
        ACE->DAC1_BYTE2 = sdd1_value >> 16;
    969a:	f240 0300 	movw	r3, #0
    969e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96a2:	68ba      	ldr	r2, [r7, #8]
    96a4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    96a8:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        ACE->SSE_DAC1_BYTES01 = sdd1_value;
    96ac:	f240 0300 	movw	r3, #0
    96b0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96b4:	68ba      	ldr	r2, [r7, #8]
    96b6:	f8c3 2504 	str.w	r2, [r3, #1284]	; 0x504
        dac_sync_ctrl |= DAC1_SYNC_UPDATE;
    96ba:	697b      	ldr	r3, [r7, #20]
    96bc:	f043 0302 	orr.w	r3, r3, #2
    96c0:	617b      	str	r3, [r7, #20]
    }

    if ( SDD_NO_UPDATE != sdd2_value )
    96c2:	687b      	ldr	r3, [r7, #4]
    96c4:	f1b3 3fff 	cmp.w	r3, #4294967295
    96c8:	d01c      	beq.n	9704 <ACE_set_sdd_value_sync+0xb8>
    {
        ACE->DAC2_BYTE2 = sdd2_value >> 16;
    96ca:	f240 0300 	movw	r3, #0
    96ce:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96d2:	687a      	ldr	r2, [r7, #4]
    96d4:	ea4f 4212 	mov.w	r2, r2, lsr #16
    96d8:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
        ACE->DAC2_BYTE1 = sdd2_value >> 8;
    96dc:	f240 0300 	movw	r3, #0
    96e0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96e4:	687a      	ldr	r2, [r7, #4]
    96e6:	ea4f 2212 	mov.w	r2, r2, lsr #8
    96ea:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
        ACE->SSE_DAC2_BYTES01 = sdd2_value;
    96ee:	f240 0300 	movw	r3, #0
    96f2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    96f6:	687a      	ldr	r2, [r7, #4]
    96f8:	f8c3 2508 	str.w	r2, [r3, #1288]	; 0x508
        dac_sync_ctrl |= DAC2_SYNC_UPDATE;
    96fc:	697b      	ldr	r3, [r7, #20]
    96fe:	f043 0304 	orr.w	r3, r3, #4
    9702:	617b      	str	r3, [r7, #20]
    }
    
    ACE->DAC_SYNC_CTRL = dac_sync_ctrl;
    9704:	f240 0300 	movw	r3, #0
    9708:	f2c4 0302 	movt	r3, #16386	; 0x4002
    970c:	697a      	ldr	r2, [r7, #20]
    970e:	611a      	str	r2, [r3, #16]
}
    9710:	f107 071c 	add.w	r7, r7, #28
    9714:	46bd      	mov	sp, r7
    9716:	bc80      	pop	{r7}
    9718:	4770      	bx	lr
    971a:	bf00      	nop

0000971c <ACE_set_comp_reference>:
void ACE_set_comp_reference
(
    comparator_id_t     comp_id,
    comp_reference_t    reference
)
{
    971c:	b480      	push	{r7}
    971e:	b087      	sub	sp, #28
    9720:	af00      	add	r7, sp, #0
    9722:	4602      	mov	r2, r0
    9724:	460b      	mov	r3, r1
    9726:	71fa      	strb	r2, [r7, #7]
    9728:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    uint32_t odd;
    
    odd = (uint32_t)comp_id & 0x01u;
    972a:	79fb      	ldrb	r3, [r7, #7]
    972c:	f003 0301 	and.w	r3, r3, #1
    9730:	613b      	str	r3, [r7, #16]
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9732:	79fb      	ldrb	r3, [r7, #7]
    9734:	2b09      	cmp	r3, #9
    9736:	d900      	bls.n	973a <ACE_set_comp_reference+0x1e>
    9738:	be00      	bkpt	0x0000
    ASSERT( reference < NB_OF_COMP_REF );
    973a:	79bb      	ldrb	r3, [r7, #6]
    973c:	2b03      	cmp	r3, #3
    973e:	d900      	bls.n	9742 <ACE_set_comp_reference+0x26>
    9740:	be00      	bkpt	0x0000
    ASSERT( odd );    /* Only Temperature block comparators have configurable reference input. */
    9742:	693b      	ldr	r3, [r7, #16]
    9744:	2b00      	cmp	r3, #0
    9746:	d100      	bne.n	974a <ACE_set_comp_reference+0x2e>
    9748:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (reference < NB_OF_COMP_REF) && (odd) )
    974a:	79fb      	ldrb	r3, [r7, #7]
    974c:	2b09      	cmp	r3, #9
    974e:	f200 80b9 	bhi.w	98c4 <ACE_set_comp_reference+0x1a8>
    9752:	79bb      	ldrb	r3, [r7, #6]
    9754:	2b03      	cmp	r3, #3
    9756:	f200 80b5 	bhi.w	98c4 <ACE_set_comp_reference+0x1a8>
    975a:	693b      	ldr	r3, [r7, #16]
    975c:	2b00      	cmp	r3, #0
    975e:	f000 80b1 	beq.w	98c4 <ACE_set_comp_reference+0x1a8>
    {
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9762:	79fa      	ldrb	r2, [r7, #7]
    9764:	f24d 03cc 	movw	r3, #53452	; 0xd0cc
    9768:	f2c0 0301 	movt	r3, #1
    976c:	5c9b      	ldrb	r3, [r3, r2]
    976e:	73fb      	strb	r3, [r7, #15]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9770:	f240 0300 	movw	r3, #0
    9774:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9778:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    977c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    977e:	f240 0300 	movw	r3, #0
    9782:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9786:	f04f 0200 	mov.w	r2, #0
    978a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( ADC_IN_COMP_REF == reference )
    978e:	79bb      	ldrb	r3, [r7, #6]
    9790:	2b03      	cmp	r3, #3
    9792:	d146      	bne.n	9822 <ACE_set_comp_reference+0x106>
        {
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~B10_COMP_VREF_SW_MASK;
    9794:	f240 0100 	movw	r1, #0
    9798:	f2c4 0102 	movt	r1, #16386	; 0x4002
    979c:	7bf8      	ldrb	r0, [r7, #15]
    979e:	f240 0200 	movw	r2, #0
    97a2:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97a6:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97aa:	4663      	mov	r3, ip
    97ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97b0:	4463      	add	r3, ip
    97b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97b6:	4413      	add	r3, r2
    97b8:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97bc:	791b      	ldrb	r3, [r3, #4]
    97be:	b2db      	uxtb	r3, r3
    97c0:	461a      	mov	r2, r3
    97c2:	f002 02df 	and.w	r2, r2, #223	; 0xdf
    97c6:	4603      	mov	r3, r0
    97c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97cc:	4403      	add	r3, r0
    97ce:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97d2:	440b      	add	r3, r1
    97d4:	f503 730a 	add.w	r3, r3, #552	; 0x228
    97d8:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 &= (uint8_t)~B11_DAC_MUXSEL_MASK;
    97da:	f240 0100 	movw	r1, #0
    97de:	f2c4 0102 	movt	r1, #16386	; 0x4002
    97e2:	7bf8      	ldrb	r0, [r7, #15]
    97e4:	f240 0200 	movw	r2, #0
    97e8:	f2c4 0202 	movt	r2, #16386	; 0x4002
    97ec:	f897 c00f 	ldrb.w	ip, [r7, #15]
    97f0:	4663      	mov	r3, ip
    97f2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    97f6:	4463      	add	r3, ip
    97f8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    97fc:	4413      	add	r3, r2
    97fe:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9802:	7a1b      	ldrb	r3, [r3, #8]
    9804:	b2db      	uxtb	r3, r3
    9806:	461a      	mov	r2, r3
    9808:	f002 02fc 	and.w	r2, r2, #252	; 0xfc
    980c:	4603      	mov	r3, r0
    980e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9812:	4403      	add	r3, r0
    9814:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9818:	440b      	add	r3, r1
    981a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    981e:	721a      	strb	r2, [r3, #8]
    9820:	e049      	b.n	98b6 <ACE_set_comp_reference+0x19a>
        }
        else
        {
            ACE->ACB_DATA[scb_id].b10 |= (uint8_t)B10_COMP_VREF_SW_MASK;
    9822:	f240 0200 	movw	r2, #0
    9826:	f2c4 0202 	movt	r2, #16386	; 0x4002
    982a:	7bf8      	ldrb	r0, [r7, #15]
    982c:	f240 0100 	movw	r1, #0
    9830:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9834:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9838:	4663      	mov	r3, ip
    983a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    983e:	4463      	add	r3, ip
    9840:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9844:	440b      	add	r3, r1
    9846:	f503 730a 	add.w	r3, r3, #552	; 0x228
    984a:	791b      	ldrb	r3, [r3, #4]
    984c:	b2db      	uxtb	r3, r3
    984e:	f043 0320 	orr.w	r3, r3, #32
    9852:	b2d9      	uxtb	r1, r3
    9854:	4603      	mov	r3, r0
    9856:	ea4f 0343 	mov.w	r3, r3, lsl #1
    985a:	4403      	add	r3, r0
    985c:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9860:	4413      	add	r3, r2
    9862:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9866:	460a      	mov	r2, r1
    9868:	711a      	strb	r2, [r3, #4]
            ACE->ACB_DATA[scb_id].b11 = (ACE->ACB_DATA[scb_id].b11 & (uint8_t)~B11_DAC_MUXSEL_MASK) + (uint8_t)reference;
    986a:	f240 0200 	movw	r2, #0
    986e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9872:	7bf8      	ldrb	r0, [r7, #15]
    9874:	f240 0100 	movw	r1, #0
    9878:	f2c4 0102 	movt	r1, #16386	; 0x4002
    987c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9880:	4663      	mov	r3, ip
    9882:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9886:	4463      	add	r3, ip
    9888:	ea4f 1303 	mov.w	r3, r3, lsl #4
    988c:	440b      	add	r3, r1
    988e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9892:	7a1b      	ldrb	r3, [r3, #8]
    9894:	b2db      	uxtb	r3, r3
    9896:	f003 03fc 	and.w	r3, r3, #252	; 0xfc
    989a:	79b9      	ldrb	r1, [r7, #6]
    989c:	440b      	add	r3, r1
    989e:	b2d9      	uxtb	r1, r3
    98a0:	4603      	mov	r3, r0
    98a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    98a6:	4403      	add	r3, r0
    98a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    98ac:	4413      	add	r3, r2
    98ae:	f503 730a 	add.w	r3, r3, #552	; 0x228
    98b2:	460a      	mov	r2, r1
    98b4:	721a      	strb	r2, [r3, #8]
        }
    
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    98b6:	f240 0300 	movw	r3, #0
    98ba:	f2c4 0302 	movt	r3, #16386	; 0x4002
    98be:	697a      	ldr	r2, [r7, #20]
    98c0:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    98c4:	f107 071c 	add.w	r7, r7, #28
    98c8:	46bd      	mov	sp, r7
    98ca:	bc80      	pop	{r7}
    98cc:	4770      	bx	lr
    98ce:	bf00      	nop

000098d0 <ACE_set_comp_hysteresis>:
void ACE_set_comp_hysteresis
(
	comparator_id_t     comp_id,
    comp_hysteresis_t   hysteresis
)
{
    98d0:	b480      	push	{r7}
    98d2:	b087      	sub	sp, #28
    98d4:	af00      	add	r7, sp, #0
    98d6:	4602      	mov	r2, r0
    98d8:	460b      	mov	r3, r1
    98da:	71fa      	strb	r2, [r7, #7]
    98dc:	71bb      	strb	r3, [r7, #6]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    98de:	79fb      	ldrb	r3, [r7, #7]
    98e0:	2b09      	cmp	r3, #9
    98e2:	d900      	bls.n	98e6 <ACE_set_comp_hysteresis+0x16>
    98e4:	be00      	bkpt	0x0000
    ASSERT( hysteresis < NB_OF_HYSTERESIS );
    98e6:	79bb      	ldrb	r3, [r7, #6]
    98e8:	2b03      	cmp	r3, #3
    98ea:	d900      	bls.n	98ee <ACE_set_comp_hysteresis+0x1e>
    98ec:	be00      	bkpt	0x0000
    
    if ( (comp_id < NB_OF_COMPARATORS) && (hysteresis < NB_OF_HYSTERESIS) )
    98ee:	79fb      	ldrb	r3, [r7, #7]
    98f0:	2b09      	cmp	r3, #9
    98f2:	d87b      	bhi.n	99ec <ACE_set_comp_hysteresis+0x11c>
    98f4:	79bb      	ldrb	r3, [r7, #6]
    98f6:	2b03      	cmp	r3, #3
    98f8:	d878      	bhi.n	99ec <ACE_set_comp_hysteresis+0x11c>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    98fa:	79fa      	ldrb	r2, [r7, #7]
    98fc:	f24d 03cc 	movw	r3, #53452	; 0xd0cc
    9900:	f2c0 0301 	movt	r3, #1
    9904:	5c9b      	ldrb	r3, [r3, r2]
    9906:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9908:	79fb      	ldrb	r3, [r7, #7]
    990a:	f003 0301 	and.w	r3, r3, #1
    990e:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9910:	f240 0300 	movw	r3, #0
    9914:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9918:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    991c:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    991e:	f240 0300 	movw	r3, #0
    9922:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9926:	f04f 0200 	mov.w	r2, #0
    992a:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    
        if ( odd )
    992e:	693b      	ldr	r3, [r7, #16]
    9930:	2b00      	cmp	r3, #0
    9932:	d02a      	beq.n	998a <ACE_set_comp_hysteresis+0xba>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 = (ACE->ACB_DATA[scb_id].b10 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    9934:	f240 0200 	movw	r2, #0
    9938:	f2c4 0202 	movt	r2, #16386	; 0x4002
    993c:	7bf8      	ldrb	r0, [r7, #15]
    993e:	f240 0100 	movw	r1, #0
    9942:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9946:	f897 c00f 	ldrb.w	ip, [r7, #15]
    994a:	4663      	mov	r3, ip
    994c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9950:	4463      	add	r3, ip
    9952:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9956:	440b      	add	r3, r1
    9958:	f503 730a 	add.w	r3, r3, #552	; 0x228
    995c:	791b      	ldrb	r3, [r3, #4]
    995e:	b2db      	uxtb	r3, r3
    9960:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    9964:	79b9      	ldrb	r1, [r7, #6]
    9966:	ea4f 1181 	mov.w	r1, r1, lsl #6
    996a:	b2c9      	uxtb	r1, r1
    996c:	ea43 0301 	orr.w	r3, r3, r1
    9970:	b2d9      	uxtb	r1, r3
    9972:	4603      	mov	r3, r0
    9974:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9978:	4403      	add	r3, r0
    997a:	ea4f 1303 	mov.w	r3, r3, lsl #4
    997e:	4413      	add	r3, r2
    9980:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9984:	460a      	mov	r2, r1
    9986:	711a      	strb	r2, [r3, #4]
    9988:	e029      	b.n	99de <ACE_set_comp_hysteresis+0x10e>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 = (ACE->ACB_DATA[scb_id].b9 & ~HYSTERESIS_MASK) | (uint8_t)((uint8_t)hysteresis << HYSTERESIS_SHIFT);
    998a:	f240 0200 	movw	r2, #0
    998e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9992:	7bf8      	ldrb	r0, [r7, #15]
    9994:	f240 0100 	movw	r1, #0
    9998:	f2c4 0102 	movt	r1, #16386	; 0x4002
    999c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    99a0:	4663      	mov	r3, ip
    99a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99a6:	4463      	add	r3, ip
    99a8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99ac:	440b      	add	r3, r1
    99ae:	f503 7308 	add.w	r3, r3, #544	; 0x220
    99b2:	7a1b      	ldrb	r3, [r3, #8]
    99b4:	b2db      	uxtb	r3, r3
    99b6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    99ba:	79b9      	ldrb	r1, [r7, #6]
    99bc:	ea4f 1181 	mov.w	r1, r1, lsl #6
    99c0:	b2c9      	uxtb	r1, r1
    99c2:	ea43 0301 	orr.w	r3, r3, r1
    99c6:	b2d9      	uxtb	r1, r3
    99c8:	4603      	mov	r3, r0
    99ca:	ea4f 0343 	mov.w	r3, r3, lsl #1
    99ce:	4403      	add	r3, r0
    99d0:	ea4f 1303 	mov.w	r3, r3, lsl #4
    99d4:	4413      	add	r3, r2
    99d6:	f503 7308 	add.w	r3, r3, #544	; 0x220
    99da:	460a      	mov	r2, r1
    99dc:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    99de:	f240 0300 	movw	r3, #0
    99e2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    99e6:	697a      	ldr	r2, [r7, #20]
    99e8:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    99ec:	f107 071c 	add.w	r7, r7, #28
    99f0:	46bd      	mov	sp, r7
    99f2:	bc80      	pop	{r7}
    99f4:	4770      	bx	lr
    99f6:	bf00      	nop

000099f8 <ACE_enable_comp>:
 */
void ACE_enable_comp
(
	comparator_id_t comp_id
)
{
    99f8:	b480      	push	{r7}
    99fa:	b087      	sub	sp, #28
    99fc:	af00      	add	r7, sp, #0
    99fe:	4603      	mov	r3, r0
    9a00:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9a02:	79fb      	ldrb	r3, [r7, #7]
    9a04:	2b09      	cmp	r3, #9
    9a06:	d900      	bls.n	9a0a <ACE_enable_comp+0x12>
    9a08:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9a0a:	79fb      	ldrb	r3, [r7, #7]
    9a0c:	2b09      	cmp	r3, #9
    9a0e:	d86c      	bhi.n	9aea <ACE_enable_comp+0xf2>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9a10:	79fa      	ldrb	r2, [r7, #7]
    9a12:	f24d 03cc 	movw	r3, #53452	; 0xd0cc
    9a16:	f2c0 0301 	movt	r3, #1
    9a1a:	5c9b      	ldrb	r3, [r3, r2]
    9a1c:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9a1e:	79fb      	ldrb	r3, [r7, #7]
    9a20:	f003 0301 	and.w	r3, r3, #1
    9a24:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9a26:	f240 0300 	movw	r3, #0
    9a2a:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a2e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9a32:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9a34:	f240 0300 	movw	r3, #0
    9a38:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9a3c:	f04f 0200 	mov.w	r2, #0
    9a40:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9a44:	693b      	ldr	r3, [r7, #16]
    9a46:	2b00      	cmp	r3, #0
    9a48:	d024      	beq.n	9a94 <ACE_enable_comp+0x9c>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 |= COMPARATOR_ENABLE_MASK;
    9a4a:	f240 0200 	movw	r2, #0
    9a4e:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a52:	7bf8      	ldrb	r0, [r7, #15]
    9a54:	f240 0100 	movw	r1, #0
    9a58:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9a5c:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9a60:	4663      	mov	r3, ip
    9a62:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a66:	4463      	add	r3, ip
    9a68:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a6c:	440b      	add	r3, r1
    9a6e:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a72:	791b      	ldrb	r3, [r3, #4]
    9a74:	b2db      	uxtb	r3, r3
    9a76:	f043 0310 	orr.w	r3, r3, #16
    9a7a:	b2d9      	uxtb	r1, r3
    9a7c:	4603      	mov	r3, r0
    9a7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9a82:	4403      	add	r3, r0
    9a84:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9a88:	4413      	add	r3, r2
    9a8a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9a8e:	460a      	mov	r2, r1
    9a90:	711a      	strb	r2, [r3, #4]
    9a92:	e023      	b.n	9adc <ACE_enable_comp+0xe4>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 |= COMPARATOR_ENABLE_MASK;
    9a94:	f240 0200 	movw	r2, #0
    9a98:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9a9c:	7bf8      	ldrb	r0, [r7, #15]
    9a9e:	f240 0100 	movw	r1, #0
    9aa2:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9aa6:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9aaa:	4663      	mov	r3, ip
    9aac:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9ab0:	4463      	add	r3, ip
    9ab2:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9ab6:	440b      	add	r3, r1
    9ab8:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9abc:	7a1b      	ldrb	r3, [r3, #8]
    9abe:	b2db      	uxtb	r3, r3
    9ac0:	f043 0310 	orr.w	r3, r3, #16
    9ac4:	b2d9      	uxtb	r1, r3
    9ac6:	4603      	mov	r3, r0
    9ac8:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9acc:	4403      	add	r3, r0
    9ace:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9ad2:	4413      	add	r3, r2
    9ad4:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9ad8:	460a      	mov	r2, r1
    9ada:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9adc:	f240 0300 	movw	r3, #0
    9ae0:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9ae4:	697a      	ldr	r2, [r7, #20]
    9ae6:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9aea:	f107 071c 	add.w	r7, r7, #28
    9aee:	46bd      	mov	sp, r7
    9af0:	bc80      	pop	{r7}
    9af2:	4770      	bx	lr

00009af4 <ACE_disable_comp>:
 */
void ACE_disable_comp
(
	comparator_id_t comp_id
)
{
    9af4:	b480      	push	{r7}
    9af6:	b087      	sub	sp, #28
    9af8:	af00      	add	r7, sp, #0
    9afa:	4603      	mov	r3, r0
    9afc:	71fb      	strb	r3, [r7, #7]
    uint8_t scb_id;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9afe:	79fb      	ldrb	r3, [r7, #7]
    9b00:	2b09      	cmp	r3, #9
    9b02:	d900      	bls.n	9b06 <ACE_disable_comp+0x12>
    9b04:	be00      	bkpt	0x0000
    
    if ( comp_id < NB_OF_COMPARATORS )
    9b06:	79fb      	ldrb	r3, [r7, #7]
    9b08:	2b09      	cmp	r3, #9
    9b0a:	d86a      	bhi.n	9be2 <ACE_disable_comp+0xee>
    {
        uint32_t odd;
        uint32_t saved_pc2_ctrl;
        
        scb_id = comp_id_2_scb_lut[comp_id];
    9b0c:	79fa      	ldrb	r2, [r7, #7]
    9b0e:	f24d 03cc 	movw	r3, #53452	; 0xd0cc
    9b12:	f2c0 0301 	movt	r3, #1
    9b16:	5c9b      	ldrb	r3, [r3, r2]
    9b18:	73fb      	strb	r3, [r7, #15]
        odd = (uint32_t)comp_id & 0x01u;
    9b1a:	79fb      	ldrb	r3, [r7, #7]
    9b1c:	f003 0301 	and.w	r3, r3, #1
    9b20:	613b      	str	r3, [r7, #16]
        
        /* Pause the SSE PC2 while accesses to ACB from APB3 are taking place. */
        saved_pc2_ctrl = ACE->PC2_CTRL;
    9b22:	f240 0300 	movw	r3, #0
    9b26:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b2a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
    9b2e:	617b      	str	r3, [r7, #20]
        ACE->PC2_CTRL = 0u;
    9b30:	f240 0300 	movw	r3, #0
    9b34:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9b38:	f04f 0200 	mov.w	r2, #0
    9b3c:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
        
        if ( odd )
    9b40:	693b      	ldr	r3, [r7, #16]
    9b42:	2b00      	cmp	r3, #0
    9b44:	d023      	beq.n	9b8e <ACE_disable_comp+0x9a>
        {
            /* Temperature monitor block comparator. */
            ACE->ACB_DATA[scb_id].b10 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9b46:	f240 0100 	movw	r1, #0
    9b4a:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9b4e:	7bf8      	ldrb	r0, [r7, #15]
    9b50:	f240 0200 	movw	r2, #0
    9b54:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9b58:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9b5c:	4663      	mov	r3, ip
    9b5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b62:	4463      	add	r3, ip
    9b64:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b68:	4413      	add	r3, r2
    9b6a:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9b6e:	791b      	ldrb	r3, [r3, #4]
    9b70:	b2db      	uxtb	r3, r3
    9b72:	461a      	mov	r2, r3
    9b74:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9b78:	4603      	mov	r3, r0
    9b7a:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9b7e:	4403      	add	r3, r0
    9b80:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9b84:	440b      	add	r3, r1
    9b86:	f503 730a 	add.w	r3, r3, #552	; 0x228
    9b8a:	711a      	strb	r2, [r3, #4]
    9b8c:	e022      	b.n	9bd4 <ACE_disable_comp+0xe0>
        }
        else
        {
            /* Current monitor block comparator. */
            ACE->ACB_DATA[scb_id].b9 &= (uint8_t)~COMPARATOR_ENABLE_MASK;
    9b8e:	f240 0100 	movw	r1, #0
    9b92:	f2c4 0102 	movt	r1, #16386	; 0x4002
    9b96:	7bf8      	ldrb	r0, [r7, #15]
    9b98:	f240 0200 	movw	r2, #0
    9b9c:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9ba0:	f897 c00f 	ldrb.w	ip, [r7, #15]
    9ba4:	4663      	mov	r3, ip
    9ba6:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9baa:	4463      	add	r3, ip
    9bac:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9bb0:	4413      	add	r3, r2
    9bb2:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9bb6:	7a1b      	ldrb	r3, [r3, #8]
    9bb8:	b2db      	uxtb	r3, r3
    9bba:	461a      	mov	r2, r3
    9bbc:	f002 02ef 	and.w	r2, r2, #239	; 0xef
    9bc0:	4603      	mov	r3, r0
    9bc2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    9bc6:	4403      	add	r3, r0
    9bc8:	ea4f 1303 	mov.w	r3, r3, lsl #4
    9bcc:	440b      	add	r3, r1
    9bce:	f503 7308 	add.w	r3, r3, #544	; 0x220
    9bd2:	721a      	strb	r2, [r3, #8]
        }
        
        /* Restore SSE PC2 operations since no ACB accesses should take place
         * beyond this point. */
        ACE->PC2_CTRL = saved_pc2_ctrl;
    9bd4:	f240 0300 	movw	r3, #0
    9bd8:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9bdc:	697a      	ldr	r2, [r7, #20]
    9bde:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    }
}
    9be2:	f107 071c 	add.w	r7, r7, #28
    9be6:	46bd      	mov	sp, r7
    9be8:	bc80      	pop	{r7}
    9bea:	4770      	bx	lr

00009bec <ACE_enable_comp_rise_irq>:
 */
void ACE_enable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9bec:	b480      	push	{r7}
    9bee:	b083      	sub	sp, #12
    9bf0:	af00      	add	r7, sp, #0
    9bf2:	4603      	mov	r3, r0
    9bf4:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9bf6:	79fb      	ldrb	r3, [r7, #7]
    9bf8:	2b09      	cmp	r3, #9
    9bfa:	d900      	bls.n	9bfe <ACE_enable_comp_rise_irq+0x12>
    9bfc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9bfe:	f240 0300 	movw	r3, #0
    9c02:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c06:	f240 0200 	movw	r2, #0
    9c0a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c0e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9c12:	f102 020c 	add.w	r2, r2, #12
    9c16:	6811      	ldr	r1, [r2, #0]
    9c18:	79fa      	ldrb	r2, [r7, #7]
    9c1a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9c1e:	fa00 f202 	lsl.w	r2, r0, r2
    9c22:	ea41 0202 	orr.w	r2, r1, r2
    9c26:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c2a:	f103 030c 	add.w	r3, r3, #12
    9c2e:	601a      	str	r2, [r3, #0]
}
    9c30:	f107 070c 	add.w	r7, r7, #12
    9c34:	46bd      	mov	sp, r7
    9c36:	bc80      	pop	{r7}
    9c38:	4770      	bx	lr
    9c3a:	bf00      	nop

00009c3c <ACE_disable_comp_rise_irq>:
 */
void ACE_disable_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9c3c:	b480      	push	{r7}
    9c3e:	b085      	sub	sp, #20
    9c40:	af00      	add	r7, sp, #0
    9c42:	4603      	mov	r3, r0
    9c44:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9c46:	79fb      	ldrb	r3, [r7, #7]
    9c48:	2b09      	cmp	r3, #9
    9c4a:	d900      	bls.n	9c4e <ACE_disable_comp_rise_irq+0x12>
    9c4c:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9c4e:	f240 0300 	movw	r3, #0
    9c52:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c56:	f240 0200 	movw	r2, #0
    9c5a:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9c5e:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9c62:	f102 020c 	add.w	r2, r2, #12
    9c66:	6811      	ldr	r1, [r2, #0]
    9c68:	79fa      	ldrb	r2, [r7, #7]
    9c6a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9c6e:	fa00 f202 	lsl.w	r2, r0, r2
    9c72:	ea6f 0202 	mvn.w	r2, r2
    9c76:	ea01 0202 	and.w	r2, r1, r2
    9c7a:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c7e:	f103 030c 	add.w	r3, r3, #12
    9c82:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9c84:	f240 0300 	movw	r3, #0
    9c88:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9c8c:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9c90:	f103 030c 	add.w	r3, r3, #12
    9c94:	681b      	ldr	r3, [r3, #0]
    9c96:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9c98:	68fb      	ldr	r3, [r7, #12]
    9c9a:	f103 0301 	add.w	r3, r3, #1
    9c9e:	60fb      	str	r3, [r7, #12]
}
    9ca0:	f107 0714 	add.w	r7, r7, #20
    9ca4:	46bd      	mov	sp, r7
    9ca6:	bc80      	pop	{r7}
    9ca8:	4770      	bx	lr
    9caa:	bf00      	nop

00009cac <ACE_clear_comp_rise_irq>:
 */
void ACE_clear_comp_rise_irq
(
	comparator_id_t comp_id
)
{
    9cac:	b480      	push	{r7}
    9cae:	b085      	sub	sp, #20
    9cb0:	af00      	add	r7, sp, #0
    9cb2:	4603      	mov	r3, r0
    9cb4:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9cb6:	79fb      	ldrb	r3, [r7, #7]
    9cb8:	2b09      	cmp	r3, #9
    9cba:	d900      	bls.n	9cbe <ACE_clear_comp_rise_irq+0x12>
    9cbc:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_RISE_IRQ_MASK << (uint32_t)comp_id);
    9cbe:	f240 0300 	movw	r3, #0
    9cc2:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cc6:	f240 0200 	movw	r2, #0
    9cca:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9cce:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9cd2:	f102 0214 	add.w	r2, r2, #20
    9cd6:	6811      	ldr	r1, [r2, #0]
    9cd8:	79fa      	ldrb	r2, [r7, #7]
    9cda:	f44f 5080 	mov.w	r0, #4096	; 0x1000
    9cde:	fa00 f202 	lsl.w	r2, r0, r2
    9ce2:	ea41 0202 	orr.w	r2, r1, r2
    9ce6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9cea:	f103 0314 	add.w	r3, r3, #20
    9cee:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9cf0:	f240 0300 	movw	r3, #0
    9cf4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9cf8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9cfc:	f103 0314 	add.w	r3, r3, #20
    9d00:	681b      	ldr	r3, [r3, #0]
    9d02:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9d04:	68fb      	ldr	r3, [r7, #12]
    9d06:	f103 0301 	add.w	r3, r3, #1
    9d0a:	60fb      	str	r3, [r7, #12]
}
    9d0c:	f107 0714 	add.w	r7, r7, #20
    9d10:	46bd      	mov	sp, r7
    9d12:	bc80      	pop	{r7}
    9d14:	4770      	bx	lr
    9d16:	bf00      	nop

00009d18 <ACE_enable_comp_fall_irq>:
 */
void ACE_enable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9d18:	b480      	push	{r7}
    9d1a:	b083      	sub	sp, #12
    9d1c:	af00      	add	r7, sp, #0
    9d1e:	4603      	mov	r3, r0
    9d20:	71fb      	strb	r3, [r7, #7]
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9d22:	79fb      	ldrb	r3, [r7, #7]
    9d24:	2b09      	cmp	r3, #9
    9d26:	d900      	bls.n	9d2a <ACE_enable_comp_fall_irq+0x12>
    9d28:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN |= (uint32_t)(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9d2a:	f240 0300 	movw	r3, #0
    9d2e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9d32:	f240 0200 	movw	r2, #0
    9d36:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9d3a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9d3e:	f102 020c 	add.w	r2, r2, #12
    9d42:	6811      	ldr	r1, [r2, #0]
    9d44:	79fa      	ldrb	r2, [r7, #7]
    9d46:	f04f 0001 	mov.w	r0, #1
    9d4a:	fa00 f202 	lsl.w	r2, r0, r2
    9d4e:	ea41 0202 	orr.w	r2, r1, r2
    9d52:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9d56:	f103 030c 	add.w	r3, r3, #12
    9d5a:	601a      	str	r2, [r3, #0]
}
    9d5c:	f107 070c 	add.w	r7, r7, #12
    9d60:	46bd      	mov	sp, r7
    9d62:	bc80      	pop	{r7}
    9d64:	4770      	bx	lr
    9d66:	bf00      	nop

00009d68 <ACE_disable_comp_fall_irq>:
 */
void ACE_disable_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9d68:	b480      	push	{r7}
    9d6a:	b085      	sub	sp, #20
    9d6c:	af00      	add	r7, sp, #0
    9d6e:	4603      	mov	r3, r0
    9d70:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9d72:	79fb      	ldrb	r3, [r7, #7]
    9d74:	2b09      	cmp	r3, #9
    9d76:	d900      	bls.n	9d7a <ACE_disable_comp_fall_irq+0x12>
    9d78:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_EN &= ~(FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9d7a:	f240 0300 	movw	r3, #0
    9d7e:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9d82:	f240 0200 	movw	r2, #0
    9d86:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9d8a:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9d8e:	f102 020c 	add.w	r2, r2, #12
    9d92:	6811      	ldr	r1, [r2, #0]
    9d94:	79fa      	ldrb	r2, [r7, #7]
    9d96:	f04f 0001 	mov.w	r0, #1
    9d9a:	fa00 f202 	lsl.w	r2, r0, r2
    9d9e:	ea6f 0202 	mvn.w	r2, r2
    9da2:	ea01 0202 	and.w	r2, r1, r2
    9da6:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9daa:	f103 030c 	add.w	r3, r3, #12
    9dae:	601a      	str	r2, [r3, #0]
    /*
     * Ensure that the posted write to the COMP_IRQ_EN register completed before
     * returning from this function. Not doing this may result in the interrupt
     * only being disabled some time after this function returns.
     */
    dummy_read = ACE->COMP_IRQ_EN;
    9db0:	f240 0300 	movw	r3, #0
    9db4:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9db8:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9dbc:	f103 030c 	add.w	r3, r3, #12
    9dc0:	681b      	ldr	r3, [r3, #0]
    9dc2:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9dc4:	68fb      	ldr	r3, [r7, #12]
    9dc6:	f103 0301 	add.w	r3, r3, #1
    9dca:	60fb      	str	r3, [r7, #12]
}
    9dcc:	f107 0714 	add.w	r7, r7, #20
    9dd0:	46bd      	mov	sp, r7
    9dd2:	bc80      	pop	{r7}
    9dd4:	4770      	bx	lr
    9dd6:	bf00      	nop

00009dd8 <ACE_clear_comp_fall_irq>:
 */
void ACE_clear_comp_fall_irq
(
	comparator_id_t comp_id
)
{
    9dd8:	b480      	push	{r7}
    9dda:	b085      	sub	sp, #20
    9ddc:	af00      	add	r7, sp, #0
    9dde:	4603      	mov	r3, r0
    9de0:	71fb      	strb	r3, [r7, #7]
    volatile uint32_t dummy_read;
    
    ASSERT( comp_id < NB_OF_COMPARATORS );
    9de2:	79fb      	ldrb	r3, [r7, #7]
    9de4:	2b09      	cmp	r3, #9
    9de6:	d900      	bls.n	9dea <ACE_clear_comp_fall_irq+0x12>
    9de8:	be00      	bkpt	0x0000
    
    ACE->COMP_IRQ_CLR |= (FIRST_FALL_IRQ_MASK << (uint32_t)comp_id);
    9dea:	f240 0300 	movw	r3, #0
    9dee:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9df2:	f240 0200 	movw	r2, #0
    9df6:	f2c4 0202 	movt	r2, #16386	; 0x4002
    9dfa:	f502 5290 	add.w	r2, r2, #4608	; 0x1200
    9dfe:	f102 0214 	add.w	r2, r2, #20
    9e02:	6811      	ldr	r1, [r2, #0]
    9e04:	79fa      	ldrb	r2, [r7, #7]
    9e06:	f04f 0001 	mov.w	r0, #1
    9e0a:	fa00 f202 	lsl.w	r2, r0, r2
    9e0e:	ea41 0202 	orr.w	r2, r1, r2
    9e12:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e16:	f103 0314 	add.w	r3, r3, #20
    9e1a:	601a      	str	r2, [r3, #0]
     * Ensure that the posted write to the COMP_IRQ_CLR register completed before
     * returning from this function. Not doing this may result in the interrupt
     * retriggering if the Cortex-M3 returns from interrupt before the posted
     * write completes.
     */
    dummy_read = ACE->COMP_IRQ_CLR;
    9e1c:	f240 0300 	movw	r3, #0
    9e20:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e24:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e28:	f103 0314 	add.w	r3, r3, #20
    9e2c:	681b      	ldr	r3, [r3, #0]
    9e2e:	60fb      	str	r3, [r7, #12]
    ++dummy_read;
    9e30:	68fb      	ldr	r3, [r7, #12]
    9e32:	f103 0301 	add.w	r3, r3, #1
    9e36:	60fb      	str	r3, [r7, #12]
}
    9e38:	f107 0714 	add.w	r7, r7, #20
    9e3c:	46bd      	mov	sp, r7
    9e3e:	bc80      	pop	{r7}
    9e40:	4770      	bx	lr
    9e42:	bf00      	nop

00009e44 <ACE_get_comp_status>:

/*-------------------------------------------------------------------------*//**
 * Returns the raw analog quad comparator status.
 */
uint32_t ACE_get_comp_status( void )
{
    9e44:	b480      	push	{r7}
    9e46:	af00      	add	r7, sp, #0
    return ACE->COMP_IRQ;
    9e48:	f240 0300 	movw	r3, #0
    9e4c:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9e50:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
    9e54:	f103 0310 	add.w	r3, r3, #16
    9e58:	681b      	ldr	r3, [r3, #0]
}
    9e5a:	4618      	mov	r0, r3
    9e5c:	46bd      	mov	sp, r7
    9e5e:	bc80      	pop	{r7}
    9e60:	4770      	bx	lr
    9e62:	bf00      	nop

00009e64 <ACE_get_channel_count>:
uint32_t
ACE_get_channel_count
(
    void
)
{
    9e64:	b480      	push	{r7}
    9e66:	af00      	add	r7, sp, #0
    return (uint32_t)ACE_NB_OF_INPUT_CHANNELS;
    9e68:	f04f 0307 	mov.w	r3, #7
}
    9e6c:	4618      	mov	r0, r3
    9e6e:	46bd      	mov	sp, r7
    9e70:	bc80      	pop	{r7}
    9e72:	4770      	bx	lr

00009e74 <ACE_get_first_channel>:
ace_channel_handle_t
ACE_get_first_channel
(
    void
)
{
    9e74:	b480      	push	{r7}
    9e76:	b083      	sub	sp, #12
    9e78:	af00      	add	r7, sp, #0
    ace_channel_handle_t channel_handle;
    
    channel_handle = (ace_channel_handle_t)0;
    9e7a:	f04f 0300 	mov.w	r3, #0
    9e7e:	71fb      	strb	r3, [r7, #7]
    
    return channel_handle;
    9e80:	79fb      	ldrb	r3, [r7, #7]
}
    9e82:	4618      	mov	r0, r3
    9e84:	f107 070c 	add.w	r7, r7, #12
    9e88:	46bd      	mov	sp, r7
    9e8a:	bc80      	pop	{r7}
    9e8c:	4770      	bx	lr
    9e8e:	bf00      	nop

00009e90 <ACE_get_next_channel>:
ace_channel_handle_t
ACE_get_next_channel
(
    ace_channel_handle_t channel_handle
)
{
    9e90:	b480      	push	{r7}
    9e92:	b083      	sub	sp, #12
    9e94:	af00      	add	r7, sp, #0
    9e96:	4603      	mov	r3, r0
    9e98:	71fb      	strb	r3, [r7, #7]
    ++channel_handle;
    9e9a:	79fb      	ldrb	r3, [r7, #7]
    9e9c:	f103 0301 	add.w	r3, r3, #1
    9ea0:	71fb      	strb	r3, [r7, #7]
    
    if ( channel_handle >= NB_OF_ACE_CHANNEL_HANDLES )
    9ea2:	79fb      	ldrb	r3, [r7, #7]
    9ea4:	2b06      	cmp	r3, #6
    9ea6:	d902      	bls.n	9eae <ACE_get_next_channel+0x1e>
    {
         channel_handle = (ace_channel_handle_t)0;
    9ea8:	f04f 0300 	mov.w	r3, #0
    9eac:	71fb      	strb	r3, [r7, #7]
    }
    
    return channel_handle;
    9eae:	79fb      	ldrb	r3, [r7, #7]
}
    9eb0:	4618      	mov	r0, r3
    9eb2:	f107 070c 	add.w	r7, r7, #12
    9eb6:	46bd      	mov	sp, r7
    9eb8:	bc80      	pop	{r7}
    9eba:	4770      	bx	lr

00009ebc <ACE_get_channel_handle>:
ace_channel_handle_t
ACE_get_channel_handle
(
    const uint8_t * p_sz_channel_name
)
{
    9ebc:	b580      	push	{r7, lr}
    9ebe:	b084      	sub	sp, #16
    9ec0:	af00      	add	r7, sp, #0
    9ec2:	6078      	str	r0, [r7, #4]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9ec4:	f04f 0307 	mov.w	r3, #7
    9ec8:	72fb      	strb	r3, [r7, #11]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9eca:	f04f 0300 	mov.w	r3, #0
    9ece:	813b      	strh	r3, [r7, #8]
    9ed0:	e025      	b.n	9f1e <ACE_get_channel_handle+0x62>
    {
        if ( g_ace_channel_desc_table[channel_idx].p_sz_channel_name != 0 )
    9ed2:	893a      	ldrh	r2, [r7, #8]
    9ed4:	f240 0350 	movw	r3, #80	; 0x50
    9ed8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9edc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9ee0:	4413      	add	r3, r2
    9ee2:	681b      	ldr	r3, [r3, #0]
    9ee4:	2b00      	cmp	r3, #0
    9ee6:	d016      	beq.n	9f16 <ACE_get_channel_handle+0x5a>
        {
            int32_t diff;
            diff = strncmp( (const char*)p_sz_channel_name, (const char*)g_ace_channel_desc_table[channel_idx].p_sz_channel_name, (size_t)MAX_CHANNEL_NAME_LENGTH );
    9ee8:	893a      	ldrh	r2, [r7, #8]
    9eea:	f240 0350 	movw	r3, #80	; 0x50
    9eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9ef2:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9ef6:	4413      	add	r3, r2
    9ef8:	681b      	ldr	r3, [r3, #0]
    9efa:	6878      	ldr	r0, [r7, #4]
    9efc:	4619      	mov	r1, r3
    9efe:	f04f 0214 	mov.w	r2, #20
    9f02:	f00b fd67 	bl	159d4 <strncmp>
    9f06:	4603      	mov	r3, r0
    9f08:	60fb      	str	r3, [r7, #12]
            if ( 0 == diff )
    9f0a:	68fb      	ldr	r3, [r7, #12]
    9f0c:	2b00      	cmp	r3, #0
    9f0e:	d102      	bne.n	9f16 <ACE_get_channel_handle+0x5a>
            {
                /* channel name found. */
                channel_handle = (ace_channel_handle_t)channel_idx;
    9f10:	893b      	ldrh	r3, [r7, #8]
    9f12:	72fb      	strb	r3, [r7, #11]
                break;
    9f14:	e006      	b.n	9f24 <ACE_get_channel_handle+0x68>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9f16:	893b      	ldrh	r3, [r7, #8]
    9f18:	f103 0301 	add.w	r3, r3, #1
    9f1c:	813b      	strh	r3, [r7, #8]
    9f1e:	893b      	ldrh	r3, [r7, #8]
    9f20:	2b06      	cmp	r3, #6
    9f22:	d9d6      	bls.n	9ed2 <ACE_get_channel_handle+0x16>
                channel_handle = (ace_channel_handle_t)channel_idx;
                break;
            }
        }
    }
    return channel_handle;
    9f24:	7afb      	ldrb	r3, [r7, #11]
}
    9f26:	4618      	mov	r0, r3
    9f28:	f107 0710 	add.w	r7, r7, #16
    9f2c:	46bd      	mov	sp, r7
    9f2e:	bd80      	pop	{r7, pc}

00009f30 <ACE_get_input_channel_handle>:
ace_channel_handle_t
ACE_get_input_channel_handle
(
    adc_channel_id_t    channel_id
)
{
    9f30:	b480      	push	{r7}
    9f32:	b085      	sub	sp, #20
    9f34:	af00      	add	r7, sp, #0
    9f36:	4603      	mov	r3, r0
    9f38:	71fb      	strb	r3, [r7, #7]
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    9f3a:	f04f 0307 	mov.w	r3, #7
    9f3e:	73fb      	strb	r3, [r7, #15]
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9f40:	f04f 0300 	mov.w	r3, #0
    9f44:	81bb      	strh	r3, [r7, #12]
    9f46:	e012      	b.n	9f6e <ACE_get_input_channel_handle+0x3e>
    {
        if ( g_ace_channel_desc_table[channel_idx].signal_id == channel_id )
    9f48:	89ba      	ldrh	r2, [r7, #12]
    9f4a:	f240 0350 	movw	r3, #80	; 0x50
    9f4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9f52:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9f56:	4413      	add	r3, r2
    9f58:	791b      	ldrb	r3, [r3, #4]
    9f5a:	79fa      	ldrb	r2, [r7, #7]
    9f5c:	429a      	cmp	r2, r3
    9f5e:	d102      	bne.n	9f66 <ACE_get_input_channel_handle+0x36>
        {
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
    9f60:	89bb      	ldrh	r3, [r7, #12]
    9f62:	73fb      	strb	r3, [r7, #15]
            break;
    9f64:	e006      	b.n	9f74 <ACE_get_input_channel_handle+0x44>
)
{
    uint16_t channel_idx;
    ace_channel_handle_t channel_handle = INVALID_CHANNEL_HANDLE;
    
    for ( channel_idx = 0u;  channel_idx < (uint16_t)ACE_NB_OF_INPUT_CHANNELS; ++channel_idx )
    9f66:	89bb      	ldrh	r3, [r7, #12]
    9f68:	f103 0301 	add.w	r3, r3, #1
    9f6c:	81bb      	strh	r3, [r7, #12]
    9f6e:	89bb      	ldrh	r3, [r7, #12]
    9f70:	2b06      	cmp	r3, #6
    9f72:	d9e9      	bls.n	9f48 <ACE_get_input_channel_handle+0x18>
            /* channel ID found. */
            channel_handle = (ace_channel_handle_t)channel_idx;
            break;
        }
    }
    return channel_handle;
    9f74:	7bfb      	ldrb	r3, [r7, #15]
}
    9f76:	4618      	mov	r0, r3
    9f78:	f107 0714 	add.w	r7, r7, #20
    9f7c:	46bd      	mov	sp, r7
    9f7e:	bc80      	pop	{r7}
    9f80:	4770      	bx	lr
    9f82:	bf00      	nop

00009f84 <ACE_get_ppe_sample>:
uint16_t
ACE_get_ppe_sample
(
    ace_channel_handle_t channel_handle
)
{
    9f84:	b480      	push	{r7}
    9f86:	b085      	sub	sp, #20
    9f88:	af00      	add	r7, sp, #0
    9f8a:	4603      	mov	r3, r0
    9f8c:	71fb      	strb	r3, [r7, #7]
    uint16_t sample;
    uint16_t ppe_offset;
    
    ppe_offset = g_ace_channel_desc_table[channel_handle].signal_ppe_offset;
    9f8e:	79fa      	ldrb	r2, [r7, #7]
    9f90:	f240 0350 	movw	r3, #80	; 0x50
    9f94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    9f98:	ea4f 1202 	mov.w	r2, r2, lsl #4
    9f9c:	4413      	add	r3, r2
    9f9e:	88db      	ldrh	r3, [r3, #6]
    9fa0:	81fb      	strh	r3, [r7, #14]
    sample = (uint16_t)(ACE->PPE_RAM_DATA[ppe_offset] >> 16u);
    9fa2:	f240 0300 	movw	r3, #0
    9fa6:	f2c4 0302 	movt	r3, #16386	; 0x4002
    9faa:	89fa      	ldrh	r2, [r7, #14]
    9fac:	f502 62c0 	add.w	r2, r2, #1536	; 0x600
    9fb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9fb4:	ea4f 4313 	mov.w	r3, r3, lsr #16
    9fb8:	81bb      	strh	r3, [r7, #12]
    
    /* Check that the PPE processing did not result into a negative value.*/
    if((sample & 0x8000u) > 0u)
    9fba:	89bb      	ldrh	r3, [r7, #12]
    9fbc:	b21b      	sxth	r3, r3
    9fbe:	2b00      	cmp	r3, #0
    9fc0:	da02      	bge.n	9fc8 <ACE_get_ppe_sample+0x44>
    {
        /* Normalize negative value to zero. */
        sample = 0u;
    9fc2:	f04f 0300 	mov.w	r3, #0
    9fc6:	81bb      	strh	r3, [r7, #12]
    }
    
    return sample;
    9fc8:	89bb      	ldrh	r3, [r7, #12]
}
    9fca:	4618      	mov	r0, r3
    9fcc:	f107 0714 	add.w	r7, r7, #20
    9fd0:	46bd      	mov	sp, r7
    9fd2:	bc80      	pop	{r7}
    9fd4:	4770      	bx	lr
    9fd6:	bf00      	nop

00009fd8 <BrownOut_1_5V_IRQHandler>:
#elif defined( __ICCARM__ )
__irq void BrownOut_1_5V_IRQHandler( void )
#else
void BrownOut_1_5V_IRQHandler( void )
#endif
{
    9fd8:	4668      	mov	r0, sp
    9fda:	f020 0107 	bic.w	r1, r0, #7
    9fde:	468d      	mov	sp, r1
    9fe0:	b481      	push	{r0, r7}
    9fe2:	b082      	sub	sp, #8
    9fe4:	af00      	add	r7, sp, #0
     * Reduce frequency to 3MHz.
     * 	1) Select RC oscillator as CLKC clock source.
     *  2) Set divider to maximum allowed value (divide by 28).
     *  3) Set glitchless mux to use CLKC as MSS clock source.
     */
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~CLKC_SOURCE_MASK) | CLKC_SOURCE_VALUE;
    9fe6:	f242 0300 	movw	r3, #8192	; 0x2000
    9fea:	f2ce 0304 	movt	r3, #57348	; 0xe004
    9fee:	f242 0200 	movw	r2, #8192	; 0x2000
    9ff2:	f2ce 0204 	movt	r2, #57348	; 0xe004
    9ff6:	6d12      	ldr	r2, [r2, #80]	; 0x50
    9ff8:	f442 22e0 	orr.w	r2, r2, #458752	; 0x70000
    9ffc:	651a      	str	r2, [r3, #80]	; 0x50
    SYSREG->MSS_CCC_DIV_CR = (SYSREG->MSS_CCC_DIV_CR & ~GLC_DIV_MASK) | GLC_DIV_VALUE;
    9ffe:	f242 0300 	movw	r3, #8192	; 0x2000
    a002:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a006:	f242 0200 	movw	r2, #8192	; 0x2000
    a00a:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a00e:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
    a010:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
    a014:	f442 1270 	orr.w	r2, r2, #3932160	; 0x3c0000
    a018:	64da      	str	r2, [r3, #76]	; 0x4c
    SYSREG->MSS_CCC_MUX_CR = (SYSREG->MSS_CCC_MUX_CR & ~GLMUX_MASK) | GLMUX_VALUE;
    a01a:	f242 0300 	movw	r3, #8192	; 0x2000
    a01e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a022:	f242 0200 	movw	r2, #8192	; 0x2000
    a026:	f2ce 0204 	movt	r2, #57348	; 0xe004
    a02a:	6d12      	ldr	r2, [r2, #80]	; 0x50
    a02c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
    a030:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    a034:	651a      	str	r2, [r3, #80]	; 0x50
	
    /*
     * Wait for supplies to become stable.
     */
    delay_count = STABLE_SUPPLY_DELAY;
    a036:	f04f 0364 	mov.w	r3, #100	; 0x64
    a03a:	603b      	str	r3, [r7, #0]
    do
    {
        brownout_status = SYSREG->DEVICE_SR & BROWNOUT_SYNCN_MASK;
    a03c:	f242 0300 	movw	r3, #8192	; 0x2000
    a040:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a044:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    a046:	f003 0303 	and.w	r3, r3, #3
    a04a:	607b      	str	r3, [r7, #4]
        if ( NO_BROWNOUT == brownout_status )
    a04c:	687b      	ldr	r3, [r7, #4]
    a04e:	2b03      	cmp	r3, #3
    a050:	d104      	bne.n	a05c <BrownOut_1_5V_IRQHandler+0x84>
        {
            --delay_count;
    a052:	683b      	ldr	r3, [r7, #0]
    a054:	f103 33ff 	add.w	r3, r3, #4294967295
    a058:	603b      	str	r3, [r7, #0]
    a05a:	e002      	b.n	a062 <BrownOut_1_5V_IRQHandler+0x8a>
        }
        else
        {
            delay_count = STABLE_SUPPLY_DELAY;
    a05c:	f04f 0364 	mov.w	r3, #100	; 0x64
    a060:	603b      	str	r3, [r7, #0]
        }
    } while ( delay_count != 0 );
    a062:	683b      	ldr	r3, [r7, #0]
    a064:	2b00      	cmp	r3, #0
    a066:	d1e9      	bne.n	a03c <BrownOut_1_5V_IRQHandler+0x64>
	
    /*
     * Issue system reset request.
     */
    SCB->AIRCR = SYS_RESET_REQUEST;
    a068:	f64e 5300 	movw	r3, #60672	; 0xed00
    a06c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    a070:	f240 0204 	movw	r2, #4
    a074:	f2c0 52fa 	movt	r2, #1530	; 0x5fa
    a078:	60da      	str	r2, [r3, #12]
}
    a07a:	f107 0708 	add.w	r7, r7, #8
    a07e:	46bd      	mov	sp, r7
    a080:	bc81      	pop	{r0, r7}
    a082:	4685      	mov	sp, r0
    a084:	4770      	bx	lr
    a086:	bf00      	nop

0000a088 <__get_PSP>:
 * Return the actual process stack pointer
 */
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;
    a088:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, psp\n\t" 
    a08c:	f3ef 8409 	mrs	r4, PSP
    a090:	4620      	mov	r0, r4
    a092:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a094:	4623      	mov	r3, r4
}
    a096:	4618      	mov	r0, r3

0000a098 <__set_PSP>:
 * Assign the value ProcessStackPointer to the MSP 
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
    a098:	4603      	mov	r3, r0
  __ASM volatile ("MSR psp, %0\n\t"
    a09a:	f383 8809 	msr	PSP, r3
    a09e:	4770      	bx	lr

0000a0a0 <__get_MSP>:
 * Cortex processor register
 */
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;
    a0a0:	f04f 0400 	mov.w	r4, #0

  __ASM volatile ("MRS %0, msp\n\t" 
    a0a4:	f3ef 8408 	mrs	r4, MSP
    a0a8:	4620      	mov	r0, r4
    a0aa:	4770      	bx	lr
                  "MOV r0, %0 \n\t"
                  "BX  lr     \n\t"  : "=r" (result) );
  return(result);
    a0ac:	4623      	mov	r3, r4
}
    a0ae:	4618      	mov	r0, r3

0000a0b0 <__set_MSP>:
 * Assign the value mainStackPointer to the MSP 
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
    a0b0:	4603      	mov	r3, r0
  __ASM volatile ("MSR msp, %0\n\t"
    a0b2:	f383 8808 	msr	MSP, r3
    a0b6:	4770      	bx	lr

0000a0b8 <__get_BASEPRI>:
 * @return BasePriority
 *
 * Return the content of the base priority register
 */
uint32_t __get_BASEPRI(void)
{
    a0b8:	b480      	push	{r7}
    a0ba:	b083      	sub	sp, #12
    a0bc:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a0be:	f04f 0300 	mov.w	r3, #0
    a0c2:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
    a0c4:	f3ef 8312 	mrs	r3, BASEPRI_MASK
    a0c8:	607b      	str	r3, [r7, #4]
  return(result);
    a0ca:	687b      	ldr	r3, [r7, #4]
}
    a0cc:	4618      	mov	r0, r3
    a0ce:	f107 070c 	add.w	r7, r7, #12
    a0d2:	46bd      	mov	sp, r7
    a0d4:	bc80      	pop	{r7}
    a0d6:	4770      	bx	lr

0000a0d8 <__set_BASEPRI>:
 * @param  basePri  BasePriority
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
    a0d8:	b480      	push	{r7}
    a0da:	b083      	sub	sp, #12
    a0dc:	af00      	add	r7, sp, #0
    a0de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
    a0e0:	687b      	ldr	r3, [r7, #4]
    a0e2:	f383 8811 	msr	BASEPRI, r3
}
    a0e6:	f107 070c 	add.w	r7, r7, #12
    a0ea:	46bd      	mov	sp, r7
    a0ec:	bc80      	pop	{r7}
    a0ee:	4770      	bx	lr

0000a0f0 <__get_PRIMASK>:
 * @return PriMask
 *
 * Return state of the priority mask bit from the priority mask register
 */
uint32_t __get_PRIMASK(void)
{
    a0f0:	b480      	push	{r7}
    a0f2:	b083      	sub	sp, #12
    a0f4:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a0f6:	f04f 0300 	mov.w	r3, #0
    a0fa:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    a0fc:	f3ef 8310 	mrs	r3, PRIMASK
    a100:	607b      	str	r3, [r7, #4]
  return(result);
    a102:	687b      	ldr	r3, [r7, #4]
}
    a104:	4618      	mov	r0, r3
    a106:	f107 070c 	add.w	r7, r7, #12
    a10a:	46bd      	mov	sp, r7
    a10c:	bc80      	pop	{r7}
    a10e:	4770      	bx	lr

0000a110 <__set_PRIMASK>:
 * @param  priMask  PriMask
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
    a110:	b480      	push	{r7}
    a112:	b083      	sub	sp, #12
    a114:	af00      	add	r7, sp, #0
    a116:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    a118:	687b      	ldr	r3, [r7, #4]
    a11a:	f383 8810 	msr	PRIMASK, r3
}
    a11e:	f107 070c 	add.w	r7, r7, #12
    a122:	46bd      	mov	sp, r7
    a124:	bc80      	pop	{r7}
    a126:	4770      	bx	lr

0000a128 <__get_FAULTMASK>:
 * @return FaultMask
 *
 * Return the content of the fault mask register
 */
uint32_t __get_FAULTMASK(void)
{
    a128:	b480      	push	{r7}
    a12a:	b083      	sub	sp, #12
    a12c:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a12e:	f04f 0300 	mov.w	r3, #0
    a132:	607b      	str	r3, [r7, #4]
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
    a134:	f3ef 8313 	mrs	r3, FAULTMASK
    a138:	607b      	str	r3, [r7, #4]
  return(result);
    a13a:	687b      	ldr	r3, [r7, #4]
}
    a13c:	4618      	mov	r0, r3
    a13e:	f107 070c 	add.w	r7, r7, #12
    a142:	46bd      	mov	sp, r7
    a144:	bc80      	pop	{r7}
    a146:	4770      	bx	lr

0000a148 <__set_FAULTMASK>:
 * @param  faultMask  faultMask value
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
    a148:	b480      	push	{r7}
    a14a:	b083      	sub	sp, #12
    a14c:	af00      	add	r7, sp, #0
    a14e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
    a150:	687b      	ldr	r3, [r7, #4]
    a152:	f383 8813 	msr	FAULTMASK, r3
}
    a156:	f107 070c 	add.w	r7, r7, #12
    a15a:	46bd      	mov	sp, r7
    a15c:	bc80      	pop	{r7}
    a15e:	4770      	bx	lr

0000a160 <__get_CONTROL>:
*  @return Control value
 *
 * Return the content of the control register
 */
uint32_t __get_CONTROL(void)
{
    a160:	b480      	push	{r7}
    a162:	b083      	sub	sp, #12
    a164:	af00      	add	r7, sp, #0
  uint32_t result=0;
    a166:	f04f 0300 	mov.w	r3, #0
    a16a:	607b      	str	r3, [r7, #4]

  __ASM volatile ("MRS %0, control" : "=r" (result) );
    a16c:	f3ef 8314 	mrs	r3, CONTROL
    a170:	607b      	str	r3, [r7, #4]
  return(result);
    a172:	687b      	ldr	r3, [r7, #4]
}
    a174:	4618      	mov	r0, r3
    a176:	f107 070c 	add.w	r7, r7, #12
    a17a:	46bd      	mov	sp, r7
    a17c:	bc80      	pop	{r7}
    a17e:	4770      	bx	lr

0000a180 <__set_CONTROL>:
 * @param  control  Control value
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
    a180:	b480      	push	{r7}
    a182:	b083      	sub	sp, #12
    a184:	af00      	add	r7, sp, #0
    a186:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MSR control, %0" : : "r" (control) );
    a188:	687b      	ldr	r3, [r7, #4]
    a18a:	f383 8814 	msr	CONTROL, r3
}
    a18e:	f107 070c 	add.w	r7, r7, #12
    a192:	46bd      	mov	sp, r7
    a194:	bc80      	pop	{r7}
    a196:	4770      	bx	lr

0000a198 <__REV>:
 * @return        reversed value
 *
 * Reverse byte order in integer value
 */
uint32_t __REV(uint32_t value)
{
    a198:	b480      	push	{r7}
    a19a:	b085      	sub	sp, #20
    a19c:	af00      	add	r7, sp, #0
    a19e:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a1a0:	f04f 0300 	mov.w	r3, #0
    a1a4:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
    a1a6:	687b      	ldr	r3, [r7, #4]
    a1a8:	ba1b      	rev	r3, r3
    a1aa:	60fb      	str	r3, [r7, #12]
  return(result);
    a1ac:	68fb      	ldr	r3, [r7, #12]
}
    a1ae:	4618      	mov	r0, r3
    a1b0:	f107 0714 	add.w	r7, r7, #20
    a1b4:	46bd      	mov	sp, r7
    a1b6:	bc80      	pop	{r7}
    a1b8:	4770      	bx	lr
    a1ba:	bf00      	nop

0000a1bc <__REV16>:
 * @return        reversed value
 *
 * Reverse byte order in unsigned short value
 */
uint32_t __REV16(uint16_t value)
{
    a1bc:	b480      	push	{r7}
    a1be:	b085      	sub	sp, #20
    a1c0:	af00      	add	r7, sp, #0
    a1c2:	4603      	mov	r3, r0
    a1c4:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a1c6:	f04f 0300 	mov.w	r3, #0
    a1ca:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
    a1cc:	88fb      	ldrh	r3, [r7, #6]
    a1ce:	ba5b      	rev16	r3, r3
    a1d0:	60fb      	str	r3, [r7, #12]
  return(result);
    a1d2:	68fb      	ldr	r3, [r7, #12]
}
    a1d4:	4618      	mov	r0, r3
    a1d6:	f107 0714 	add.w	r7, r7, #20
    a1da:	46bd      	mov	sp, r7
    a1dc:	bc80      	pop	{r7}
    a1de:	4770      	bx	lr

0000a1e0 <__REVSH>:
 * @return        reversed value
 *
 * Reverse byte order in signed short value with sign extension to integer
 */
int32_t __REVSH(int16_t value)
{
    a1e0:	b480      	push	{r7}
    a1e2:	b085      	sub	sp, #20
    a1e4:	af00      	add	r7, sp, #0
    a1e6:	4603      	mov	r3, r0
    a1e8:	80fb      	strh	r3, [r7, #6]
  uint32_t result=0;
    a1ea:	f04f 0300 	mov.w	r3, #0
    a1ee:	60fb      	str	r3, [r7, #12]
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
    a1f0:	88fb      	ldrh	r3, [r7, #6]
    a1f2:	badb      	revsh	r3, r3
    a1f4:	60fb      	str	r3, [r7, #12]
  return(result);
    a1f6:	68fb      	ldr	r3, [r7, #12]
}
    a1f8:	4618      	mov	r0, r3
    a1fa:	f107 0714 	add.w	r7, r7, #20
    a1fe:	46bd      	mov	sp, r7
    a200:	bc80      	pop	{r7}
    a202:	4770      	bx	lr

0000a204 <__RBIT>:
 * @return        reversed value
 *
 * Reverse bit order of value
 */
uint32_t __RBIT(uint32_t value)
{
    a204:	b480      	push	{r7}
    a206:	b085      	sub	sp, #20
    a208:	af00      	add	r7, sp, #0
    a20a:	6078      	str	r0, [r7, #4]
  uint32_t result=0;
    a20c:	f04f 0300 	mov.w	r3, #0
    a210:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
    a212:	687b      	ldr	r3, [r7, #4]
    a214:	fa93 f3a3 	rbit	r3, r3
    a218:	60fb      	str	r3, [r7, #12]
   return(result);
    a21a:	68fb      	ldr	r3, [r7, #12]
}
    a21c:	4618      	mov	r0, r3
    a21e:	f107 0714 	add.w	r7, r7, #20
    a222:	46bd      	mov	sp, r7
    a224:	bc80      	pop	{r7}
    a226:	4770      	bx	lr

0000a228 <__LDREXB>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 8 bit value
 */
uint8_t __LDREXB(uint8_t *addr)
{
    a228:	b480      	push	{r7}
    a22a:	b085      	sub	sp, #20
    a22c:	af00      	add	r7, sp, #0
    a22e:	6078      	str	r0, [r7, #4]
    uint8_t result=0;
    a230:	f04f 0300 	mov.w	r3, #0
    a234:	73fb      	strb	r3, [r7, #15]
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
    a236:	687b      	ldr	r3, [r7, #4]
    a238:	e8d3 3f4f 	ldrexb	r3, [r3]
    a23c:	73fb      	strb	r3, [r7, #15]
   return(result);
    a23e:	7bfb      	ldrb	r3, [r7, #15]
}
    a240:	4618      	mov	r0, r3
    a242:	f107 0714 	add.w	r7, r7, #20
    a246:	46bd      	mov	sp, r7
    a248:	bc80      	pop	{r7}
    a24a:	4770      	bx	lr

0000a24c <__LDREXH>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 16 bit values
 */
uint16_t __LDREXH(uint16_t *addr)
{
    a24c:	b480      	push	{r7}
    a24e:	b085      	sub	sp, #20
    a250:	af00      	add	r7, sp, #0
    a252:	6078      	str	r0, [r7, #4]
    uint16_t result=0;
    a254:	f04f 0300 	mov.w	r3, #0
    a258:	81fb      	strh	r3, [r7, #14]
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
    a25a:	687b      	ldr	r3, [r7, #4]
    a25c:	e8d3 3f5f 	ldrexh	r3, [r3]
    a260:	81fb      	strh	r3, [r7, #14]
   return(result);
    a262:	89fb      	ldrh	r3, [r7, #14]
}
    a264:	4618      	mov	r0, r3
    a266:	f107 0714 	add.w	r7, r7, #20
    a26a:	46bd      	mov	sp, r7
    a26c:	bc80      	pop	{r7}
    a26e:	4770      	bx	lr

0000a270 <__LDREXW>:
 * @return        value of (*address)
 *
 * Exclusive LDR command for 32 bit values
 */
uint32_t __LDREXW(uint32_t *addr)
{
    a270:	b480      	push	{r7}
    a272:	b085      	sub	sp, #20
    a274:	af00      	add	r7, sp, #0
    a276:	6078      	str	r0, [r7, #4]
    uint32_t result=0;
    a278:	f04f 0300 	mov.w	r3, #0
    a27c:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
    a27e:	687b      	ldr	r3, [r7, #4]
    a280:	e853 3f00 	ldrex	r3, [r3]
    a284:	60fb      	str	r3, [r7, #12]
   return(result);
    a286:	68fb      	ldr	r3, [r7, #12]
}
    a288:	4618      	mov	r0, r3
    a28a:	f107 0714 	add.w	r7, r7, #20
    a28e:	46bd      	mov	sp, r7
    a290:	bc80      	pop	{r7}
    a292:	4770      	bx	lr

0000a294 <__STREXB>:
 * @return        successful / failed
 *
 * Exclusive STR command for 8 bit values
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
    a294:	b480      	push	{r7}
    a296:	b085      	sub	sp, #20
    a298:	af00      	add	r7, sp, #0
    a29a:	4603      	mov	r3, r0
    a29c:	6039      	str	r1, [r7, #0]
    a29e:	71fb      	strb	r3, [r7, #7]
   uint32_t result=0;
    a2a0:	f04f 0300 	mov.w	r3, #0
    a2a4:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a2a6:	683b      	ldr	r3, [r7, #0]
    a2a8:	79fa      	ldrb	r2, [r7, #7]
    a2aa:	e8c3 2f41 	strexb	r1, r2, [r3]
    a2ae:	460b      	mov	r3, r1
    a2b0:	60fb      	str	r3, [r7, #12]
   return(result);
    a2b2:	68fb      	ldr	r3, [r7, #12]
}
    a2b4:	4618      	mov	r0, r3
    a2b6:	f107 0714 	add.w	r7, r7, #20
    a2ba:	46bd      	mov	sp, r7
    a2bc:	bc80      	pop	{r7}
    a2be:	4770      	bx	lr

0000a2c0 <__STREXH>:
 * @return        successful / failed
 *
 * Exclusive STR command for 16 bit values
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
    a2c0:	b480      	push	{r7}
    a2c2:	b085      	sub	sp, #20
    a2c4:	af00      	add	r7, sp, #0
    a2c6:	4603      	mov	r3, r0
    a2c8:	6039      	str	r1, [r7, #0]
    a2ca:	80fb      	strh	r3, [r7, #6]
   uint32_t result=0;
    a2cc:	f04f 0300 	mov.w	r3, #0
    a2d0:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
    a2d2:	683b      	ldr	r3, [r7, #0]
    a2d4:	88fa      	ldrh	r2, [r7, #6]
    a2d6:	e8c3 2f51 	strexh	r1, r2, [r3]
    a2da:	460b      	mov	r3, r1
    a2dc:	60fb      	str	r3, [r7, #12]
   return(result);
    a2de:	68fb      	ldr	r3, [r7, #12]
}
    a2e0:	4618      	mov	r0, r3
    a2e2:	f107 0714 	add.w	r7, r7, #20
    a2e6:	46bd      	mov	sp, r7
    a2e8:	bc80      	pop	{r7}
    a2ea:	4770      	bx	lr

0000a2ec <__STREXW>:
 * @return        successful / failed
 *
 * Exclusive STR command for 32 bit values
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
    a2ec:	b480      	push	{r7}
    a2ee:	b085      	sub	sp, #20
    a2f0:	af00      	add	r7, sp, #0
    a2f2:	6078      	str	r0, [r7, #4]
    a2f4:	6039      	str	r1, [r7, #0]
   uint32_t result=0;
    a2f6:	f04f 0300 	mov.w	r3, #0
    a2fa:	60fb      	str	r3, [r7, #12]
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
    a2fc:	683b      	ldr	r3, [r7, #0]
    a2fe:	687a      	ldr	r2, [r7, #4]
    a300:	e843 2300 	strex	r3, r2, [r3]
    a304:	60fb      	str	r3, [r7, #12]
   return(result);
    a306:	68fb      	ldr	r3, [r7, #12]
}
    a308:	4618      	mov	r0, r3
    a30a:	f107 0714 	add.w	r7, r7, #20
    a30e:	46bd      	mov	sp, r7
    a310:	bc80      	pop	{r7}
    a312:	4770      	bx	lr

0000a314 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
    a314:	b480      	push	{r7}
    a316:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    a318:	46bd      	mov	sp, r7
    a31a:	bc80      	pop	{r7}
    a31c:	4770      	bx	lr
    a31e:	bf00      	nop

0000a320 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    a320:	b580      	push	{r7, lr}
    a322:	b08a      	sub	sp, #40	; 0x28
    a324:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    a326:	f24d 03dc 	movw	r3, #53468	; 0xd0dc
    a32a:	f2c0 0301 	movt	r3, #1
    a32e:	46bc      	mov	ip, r7
    a330:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    a332:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    a336:	f242 0300 	movw	r3, #8192	; 0x2000
    a33a:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a33e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a340:	ea4f 0393 	mov.w	r3, r3, lsr #2
    a344:	f003 0303 	and.w	r3, r3, #3
    a348:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a34c:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a350:	4413      	add	r3, r2
    a352:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a356:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    a358:	f242 0300 	movw	r3, #8192	; 0x2000
    a35c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a360:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a362:	ea4f 1313 	mov.w	r3, r3, lsr #4
    a366:	f003 0303 	and.w	r3, r3, #3
    a36a:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a36e:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a372:	4413      	add	r3, r2
    a374:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a378:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    a37a:	f242 0300 	movw	r3, #8192	; 0x2000
    a37e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    a384:	ea4f 1393 	mov.w	r3, r3, lsr #6
    a388:	f003 0303 	and.w	r3, r3, #3
    a38c:	ea4f 0383 	mov.w	r3, r3, lsl #2
    a390:	f107 0228 	add.w	r2, r7, #40	; 0x28
    a394:	4413      	add	r3, r2
    a396:	f853 3c28 	ldr.w	r3, [r3, #-40]
    a39a:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    a39c:	f242 0300 	movw	r3, #8192	; 0x2000
    a3a0:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a3a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a3a6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    a3aa:	f003 031f 	and.w	r3, r3, #31
    a3ae:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    a3b0:	f242 0300 	movw	r3, #8192	; 0x2000
    a3b4:	f2ce 0304 	movt	r3, #57348	; 0xe004
    a3b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    a3ba:	ea4f 3353 	mov.w	r3, r3, lsr #13
    a3be:	f003 0301 	and.w	r3, r3, #1
    a3c2:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
    a3c4:	6a3b      	ldr	r3, [r7, #32]
    a3c6:	f103 0301 	add.w	r3, r3, #1
    a3ca:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
    a3cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a3ce:	2b00      	cmp	r3, #0
    a3d0:	d003      	beq.n	a3da <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
    a3d2:	69fb      	ldr	r3, [r7, #28]
    a3d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
    a3d8:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    a3da:	f000 f849 	bl	a470 <GetSystemClock>
    a3de:	4602      	mov	r2, r0
    a3e0:	f240 03ec 	movw	r3, #236	; 0xec
    a3e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3e8:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    a3ea:	f240 03ec 	movw	r3, #236	; 0xec
    a3ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a3f2:	681a      	ldr	r2, [r3, #0]
    a3f4:	693b      	ldr	r3, [r7, #16]
    a3f6:	fbb2 f2f3 	udiv	r2, r2, r3
    a3fa:	f240 03f0 	movw	r3, #240	; 0xf0
    a3fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a402:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    a404:	f240 03ec 	movw	r3, #236	; 0xec
    a408:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a40c:	681a      	ldr	r2, [r3, #0]
    a40e:	697b      	ldr	r3, [r7, #20]
    a410:	fbb2 f2f3 	udiv	r2, r2, r3
    a414:	f240 03f4 	movw	r3, #244	; 0xf4
    a418:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a41c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    a41e:	f240 03ec 	movw	r3, #236	; 0xec
    a422:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a426:	681a      	ldr	r2, [r3, #0]
    a428:	69bb      	ldr	r3, [r7, #24]
    a42a:	fbb2 f2f3 	udiv	r2, r2, r3
    a42e:	f240 03f8 	movw	r3, #248	; 0xf8
    a432:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a436:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    a438:	f240 03ec 	movw	r3, #236	; 0xec
    a43c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a440:	681a      	ldr	r2, [r3, #0]
    a442:	69fb      	ldr	r3, [r7, #28]
    a444:	fbb2 f2f3 	udiv	r2, r2, r3
    a448:	f240 03fc 	movw	r3, #252	; 0xfc
    a44c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a450:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    a452:	f240 03ec 	movw	r3, #236	; 0xec
    a456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a45a:	681a      	ldr	r2, [r3, #0]
    a45c:	f240 03e8 	movw	r3, #232	; 0xe8
    a460:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a464:	601a      	str	r2, [r3, #0]
}
    a466:	f107 0728 	add.w	r7, r7, #40	; 0x28
    a46a:	46bd      	mov	sp, r7
    a46c:	bd80      	pop	{r7, pc}
    a46e:	bf00      	nop

0000a470 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
    a470:	b480      	push	{r7}
    a472:	b08b      	sub	sp, #44	; 0x2c
    a474:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
    a476:	f04f 0300 	mov.w	r3, #0
    a47a:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    a47c:	f640 031c 	movw	r3, #2076	; 0x81c
    a480:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a484:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
    a486:	f240 2330 	movw	r3, #560	; 0x230
    a48a:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a48e:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    a490:	68fb      	ldr	r3, [r7, #12]
    a492:	681b      	ldr	r3, [r3, #0]
    a494:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
    a498:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
    a49a:	693a      	ldr	r2, [r7, #16]
    a49c:	f241 13cf 	movw	r3, #4559	; 0x11cf
    a4a0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    a4a4:	429a      	cmp	r2, r3
    a4a6:	d108      	bne.n	a4ba <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
    a4a8:	f64e 732c 	movw	r3, #61228	; 0xef2c
    a4ac:	f2c6 0301 	movt	r3, #24577	; 0x6001
    a4b0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
    a4b2:	697b      	ldr	r3, [r7, #20]
    a4b4:	681b      	ldr	r3, [r3, #0]
    a4b6:	607b      	str	r3, [r7, #4]
    a4b8:	e03d      	b.n	a536 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    a4ba:	68bb      	ldr	r3, [r7, #8]
    a4bc:	681a      	ldr	r2, [r3, #0]
    a4be:	f244 3341 	movw	r3, #17217	; 0x4341
    a4c2:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    a4c6:	429a      	cmp	r2, r3
    a4c8:	d135      	bne.n	a536 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
    a4ca:	f640 0340 	movw	r3, #2112	; 0x840
    a4ce:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a4d2:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
    a4d4:	69bb      	ldr	r3, [r7, #24]
    a4d6:	681b      	ldr	r3, [r3, #0]
    a4d8:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    a4da:	69fb      	ldr	r3, [r7, #28]
    a4dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    a4e0:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    a4e2:	69fa      	ldr	r2, [r7, #28]
    a4e4:	f240 3300 	movw	r3, #768	; 0x300
    a4e8:	f2c0 0301 	movt	r3, #1
    a4ec:	429a      	cmp	r2, r3
    a4ee:	d922      	bls.n	a536 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    a4f0:	69fa      	ldr	r2, [r7, #28]
    a4f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a4f6:	f2c0 0301 	movt	r3, #1
    a4fa:	429a      	cmp	r2, r3
    a4fc:	d808      	bhi.n	a510 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
    a4fe:	f241 632c 	movw	r3, #5676	; 0x162c
    a502:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a506:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
    a508:	6a3b      	ldr	r3, [r7, #32]
    a50a:	681b      	ldr	r3, [r3, #0]
    a50c:	607b      	str	r3, [r7, #4]
    a50e:	e012      	b.n	a536 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    a510:	69fa      	ldr	r2, [r7, #28]
    a512:	f64f 73ff 	movw	r3, #65535	; 0xffff
    a516:	f2c0 0302 	movt	r3, #2
    a51a:	429a      	cmp	r2, r3
    a51c:	d808      	bhi.n	a530 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
    a51e:	f641 63ac 	movw	r3, #7852	; 0x1eac
    a522:	f2c6 0308 	movt	r3, #24584	; 0x6008
    a526:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
    a528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    a52a:	681b      	ldr	r3, [r3, #0]
    a52c:	607b      	str	r3, [r7, #4]
    a52e:	e002      	b.n	a536 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
    a530:	f04f 0300 	mov.w	r3, #0
    a534:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
    a536:	687b      	ldr	r3, [r7, #4]
    a538:	2b00      	cmp	r3, #0
    a53a:	d105      	bne.n	a548 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    a53c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
    a53e:	f647 0340 	movw	r3, #30784	; 0x7840
    a542:	f2c0 137d 	movt	r3, #381	; 0x17d
    a546:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
    a548:	687b      	ldr	r3, [r7, #4]
}
    a54a:	4618      	mov	r0, r3
    a54c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
    a550:	46bd      	mov	sp, r7
    a552:	bc80      	pop	{r7}
    a554:	4770      	bx	lr
    a556:	bf00      	nop

0000a558 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
    a558:	b480      	push	{r7}
    a55a:	b083      	sub	sp, #12
    a55c:	af00      	add	r7, sp, #0
    a55e:	6078      	str	r0, [r7, #4]
    return -1;
    a560:	f04f 33ff 	mov.w	r3, #4294967295
}
    a564:	4618      	mov	r0, r3
    a566:	f107 070c 	add.w	r7, r7, #12
    a56a:	46bd      	mov	sp, r7
    a56c:	bc80      	pop	{r7}
    a56e:	4770      	bx	lr

0000a570 <_execve>:

/*==============================================================================
 * Transfer control to a new process.
 */
int _execve(char *name, char **argv, char **env)
{
    a570:	b580      	push	{r7, lr}
    a572:	b084      	sub	sp, #16
    a574:	af00      	add	r7, sp, #0
    a576:	60f8      	str	r0, [r7, #12]
    a578:	60b9      	str	r1, [r7, #8]
    a57a:	607a      	str	r2, [r7, #4]
    errno = ENOMEM;
    a57c:	f00a ff24 	bl	153c8 <__errno>
    a580:	4603      	mov	r3, r0
    a582:	f04f 020c 	mov.w	r2, #12
    a586:	601a      	str	r2, [r3, #0]
    return -1;
    a588:	f04f 33ff 	mov.w	r3, #4294967295
}
    a58c:	4618      	mov	r0, r3
    a58e:	f107 0710 	add.w	r7, r7, #16
    a592:	46bd      	mov	sp, r7
    a594:	bd80      	pop	{r7, pc}
    a596:	bf00      	nop

0000a598 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
    a598:	b480      	push	{r7}
    a59a:	b083      	sub	sp, #12
    a59c:	af00      	add	r7, sp, #0
    a59e:	6078      	str	r0, [r7, #4]
    a5a0:	e7fe      	b.n	a5a0 <_exit+0x8>
    a5a2:	bf00      	nop

0000a5a4 <_fork>:

/*==============================================================================
 * Create a new process.
 */
int _fork(void)
{
    a5a4:	b580      	push	{r7, lr}
    a5a6:	af00      	add	r7, sp, #0
    errno = EAGAIN;
    a5a8:	f00a ff0e 	bl	153c8 <__errno>
    a5ac:	4603      	mov	r3, r0
    a5ae:	f04f 020b 	mov.w	r2, #11
    a5b2:	601a      	str	r2, [r3, #0]
    return -1;
    a5b4:	f04f 33ff 	mov.w	r3, #4294967295
}
    a5b8:	4618      	mov	r0, r3
    a5ba:	bd80      	pop	{r7, pc}

0000a5bc <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    a5bc:	b480      	push	{r7}
    a5be:	b083      	sub	sp, #12
    a5c0:	af00      	add	r7, sp, #0
    a5c2:	6078      	str	r0, [r7, #4]
    a5c4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a5c6:	683b      	ldr	r3, [r7, #0]
    a5c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a5cc:	605a      	str	r2, [r3, #4]
    return 0;
    a5ce:	f04f 0300 	mov.w	r3, #0
}
    a5d2:	4618      	mov	r0, r3
    a5d4:	f107 070c 	add.w	r7, r7, #12
    a5d8:	46bd      	mov	sp, r7
    a5da:	bc80      	pop	{r7}
    a5dc:	4770      	bx	lr
    a5de:	bf00      	nop

0000a5e0 <_getpid>:

/*==============================================================================
 * Process-ID
 */
int _getpid(void)
{
    a5e0:	b480      	push	{r7}
    a5e2:	af00      	add	r7, sp, #0
    return 1;
    a5e4:	f04f 0301 	mov.w	r3, #1
}
    a5e8:	4618      	mov	r0, r3
    a5ea:	46bd      	mov	sp, r7
    a5ec:	bc80      	pop	{r7}
    a5ee:	4770      	bx	lr

0000a5f0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    a5f0:	b480      	push	{r7}
    a5f2:	b083      	sub	sp, #12
    a5f4:	af00      	add	r7, sp, #0
    a5f6:	6078      	str	r0, [r7, #4]
    return 1;
    a5f8:	f04f 0301 	mov.w	r3, #1
}
    a5fc:	4618      	mov	r0, r3
    a5fe:	f107 070c 	add.w	r7, r7, #12
    a602:	46bd      	mov	sp, r7
    a604:	bc80      	pop	{r7}
    a606:	4770      	bx	lr

0000a608 <_kill>:

/*==============================================================================
 * Send a signal.
 */
int _kill(int pid, int sig)
{
    a608:	b580      	push	{r7, lr}
    a60a:	b082      	sub	sp, #8
    a60c:	af00      	add	r7, sp, #0
    a60e:	6078      	str	r0, [r7, #4]
    a610:	6039      	str	r1, [r7, #0]
    errno = EINVAL;
    a612:	f00a fed9 	bl	153c8 <__errno>
    a616:	4603      	mov	r3, r0
    a618:	f04f 0216 	mov.w	r2, #22
    a61c:	601a      	str	r2, [r3, #0]
    return -1;
    a61e:	f04f 33ff 	mov.w	r3, #4294967295
}
    a622:	4618      	mov	r0, r3
    a624:	f107 0708 	add.w	r7, r7, #8
    a628:	46bd      	mov	sp, r7
    a62a:	bd80      	pop	{r7, pc}

0000a62c <_link>:

/*==============================================================================
 * Establish a new name for an existing file.
 */
int _link(char *old, char *new)
{
    a62c:	b580      	push	{r7, lr}
    a62e:	b082      	sub	sp, #8
    a630:	af00      	add	r7, sp, #0
    a632:	6078      	str	r0, [r7, #4]
    a634:	6039      	str	r1, [r7, #0]
    errno = EMLINK;
    a636:	f00a fec7 	bl	153c8 <__errno>
    a63a:	4603      	mov	r3, r0
    a63c:	f04f 021f 	mov.w	r2, #31
    a640:	601a      	str	r2, [r3, #0]
    return -1;
    a642:	f04f 33ff 	mov.w	r3, #4294967295
}
    a646:	4618      	mov	r0, r3
    a648:	f107 0708 	add.w	r7, r7, #8
    a64c:	46bd      	mov	sp, r7
    a64e:	bd80      	pop	{r7, pc}

0000a650 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    a650:	b480      	push	{r7}
    a652:	b085      	sub	sp, #20
    a654:	af00      	add	r7, sp, #0
    a656:	60f8      	str	r0, [r7, #12]
    a658:	60b9      	str	r1, [r7, #8]
    a65a:	607a      	str	r2, [r7, #4]
    return 0;
    a65c:	f04f 0300 	mov.w	r3, #0
}
    a660:	4618      	mov	r0, r3
    a662:	f107 0714 	add.w	r7, r7, #20
    a666:	46bd      	mov	sp, r7
    a668:	bc80      	pop	{r7}
    a66a:	4770      	bx	lr

0000a66c <_open>:

/*==============================================================================
 * Open a file.
 */
int _open(const char *name, int flags, int mode)
{
    a66c:	b480      	push	{r7}
    a66e:	b085      	sub	sp, #20
    a670:	af00      	add	r7, sp, #0
    a672:	60f8      	str	r0, [r7, #12]
    a674:	60b9      	str	r1, [r7, #8]
    a676:	607a      	str	r2, [r7, #4]
    return -1;
    a678:	f04f 33ff 	mov.w	r3, #4294967295
}
    a67c:	4618      	mov	r0, r3
    a67e:	f107 0714 	add.w	r7, r7, #20
    a682:	46bd      	mov	sp, r7
    a684:	bc80      	pop	{r7}
    a686:	4770      	bx	lr

0000a688 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    a688:	b480      	push	{r7}
    a68a:	b085      	sub	sp, #20
    a68c:	af00      	add	r7, sp, #0
    a68e:	60f8      	str	r0, [r7, #12]
    a690:	60b9      	str	r1, [r7, #8]
    a692:	607a      	str	r2, [r7, #4]
    return 0;
    a694:	f04f 0300 	mov.w	r3, #0
}
    a698:	4618      	mov	r0, r3
    a69a:	f107 0714 	add.w	r7, r7, #20
    a69e:	46bd      	mov	sp, r7
    a6a0:	bc80      	pop	{r7}
    a6a2:	4770      	bx	lr

0000a6a4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    a6a4:	b580      	push	{r7, lr}
    a6a6:	b084      	sub	sp, #16
    a6a8:	af00      	add	r7, sp, #0
    a6aa:	60f8      	str	r0, [r7, #12]
    a6ac:	60b9      	str	r1, [r7, #8]
    a6ae:	607a      	str	r2, [r7, #4]
    a6b0:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    a6b2:	f642 733c 	movw	r3, #12092	; 0x2f3c
    a6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6ba:	681b      	ldr	r3, [r3, #0]
    a6bc:	2b00      	cmp	r3, #0
    a6be:	d110      	bne.n	a6e2 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    a6c0:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
    a6c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a6c8:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    a6cc:	f04f 0203 	mov.w	r2, #3
    a6d0:	f7f7 fbde 	bl	1e90 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    a6d4:	f642 733c 	movw	r3, #12092	; 0x2f3c
    a6d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a6dc:	f04f 0201 	mov.w	r2, #1
    a6e0:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    a6e2:	683b      	ldr	r3, [r7, #0]
    a6e4:	f64a 10cc 	movw	r0, #43468	; 0xa9cc
    a6e8:	f2c2 0000 	movt	r0, #8192	; 0x2000
    a6ec:	6879      	ldr	r1, [r7, #4]
    a6ee:	461a      	mov	r2, r3
    a6f0:	f7f7 fcd0 	bl	2094 <MSS_UART_polled_tx>
    
    return len;
    a6f4:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    a6f6:	4618      	mov	r0, r3
    a6f8:	f107 0710 	add.w	r7, r7, #16
    a6fc:	46bd      	mov	sp, r7
    a6fe:	bd80      	pop	{r7, pc}

0000a700 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    a700:	b580      	push	{r7, lr}
    a702:	b084      	sub	sp, #16
    a704:	af00      	add	r7, sp, #0
    a706:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    a708:	f642 7344 	movw	r3, #12100	; 0x2f44
    a70c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a710:	681b      	ldr	r3, [r3, #0]
    a712:	2b00      	cmp	r3, #0
    a714:	d108      	bne.n	a728 <_sbrk+0x28>
    {
      heap_end = &_end;
    a716:	f642 7344 	movw	r3, #12100	; 0x2f44
    a71a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a71e:	f64c 42a8 	movw	r2, #52392	; 0xcca8
    a722:	f2c2 0200 	movt	r2, #8192	; 0x2000
    a726:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    a728:	f642 7344 	movw	r3, #12100	; 0x2f44
    a72c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a730:	681b      	ldr	r3, [r3, #0]
    a732:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    a734:	f3ef 8308 	mrs	r3, MSP
    a738:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
    a73a:	f642 7344 	movw	r3, #12100	; 0x2f44
    a73e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a742:	681a      	ldr	r2, [r3, #0]
    a744:	687b      	ldr	r3, [r7, #4]
    a746:	441a      	add	r2, r3
    a748:	68fb      	ldr	r3, [r7, #12]
    a74a:	429a      	cmp	r2, r3
    a74c:	d90f      	bls.n	a76e <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    a74e:	f04f 0000 	mov.w	r0, #0
    a752:	f04f 0101 	mov.w	r1, #1
    a756:	f24d 02ec 	movw	r2, #53484	; 0xd0ec
    a75a:	f2c0 0201 	movt	r2, #1
    a75e:	f04f 0319 	mov.w	r3, #25
    a762:	f7ff ff9f 	bl	a6a4 <_write_r>
      _exit (1);
    a766:	f04f 0001 	mov.w	r0, #1
    a76a:	f7ff ff15 	bl	a598 <_exit>
    }
  
    heap_end += incr;
    a76e:	f642 7344 	movw	r3, #12100	; 0x2f44
    a772:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a776:	681a      	ldr	r2, [r3, #0]
    a778:	687b      	ldr	r3, [r7, #4]
    a77a:	441a      	add	r2, r3
    a77c:	f642 7344 	movw	r3, #12100	; 0x2f44
    a780:	f2c2 0300 	movt	r3, #8192	; 0x2000
    a784:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
    a786:	68bb      	ldr	r3, [r7, #8]
}
    a788:	4618      	mov	r0, r3
    a78a:	f107 0710 	add.w	r7, r7, #16
    a78e:	46bd      	mov	sp, r7
    a790:	bd80      	pop	{r7, pc}
    a792:	bf00      	nop

0000a794 <_stat>:

/*==============================================================================
 * Status of a file (by name).
 */
int _stat(char *file, struct stat *st)
{
    a794:	b480      	push	{r7}
    a796:	b083      	sub	sp, #12
    a798:	af00      	add	r7, sp, #0
    a79a:	6078      	str	r0, [r7, #4]
    a79c:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
    a79e:	683b      	ldr	r3, [r7, #0]
    a7a0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    a7a4:	605a      	str	r2, [r3, #4]
    return 0;
    a7a6:	f04f 0300 	mov.w	r3, #0
}
    a7aa:	4618      	mov	r0, r3
    a7ac:	f107 070c 	add.w	r7, r7, #12
    a7b0:	46bd      	mov	sp, r7
    a7b2:	bc80      	pop	{r7}
    a7b4:	4770      	bx	lr
    a7b6:	bf00      	nop

0000a7b8 <_times>:

/*==============================================================================
 * Timing information for current process.
 */
int _times(struct tms *buf)
{
    a7b8:	b480      	push	{r7}
    a7ba:	b083      	sub	sp, #12
    a7bc:	af00      	add	r7, sp, #0
    a7be:	6078      	str	r0, [r7, #4]
    return -1;
    a7c0:	f04f 33ff 	mov.w	r3, #4294967295
}
    a7c4:	4618      	mov	r0, r3
    a7c6:	f107 070c 	add.w	r7, r7, #12
    a7ca:	46bd      	mov	sp, r7
    a7cc:	bc80      	pop	{r7}
    a7ce:	4770      	bx	lr

0000a7d0 <_unlink>:

/*==============================================================================
 * Remove a file's directory entry.
 */
int _unlink(char *name)
{
    a7d0:	b580      	push	{r7, lr}
    a7d2:	b082      	sub	sp, #8
    a7d4:	af00      	add	r7, sp, #0
    a7d6:	6078      	str	r0, [r7, #4]
    errno = ENOENT;
    a7d8:	f00a fdf6 	bl	153c8 <__errno>
    a7dc:	4603      	mov	r3, r0
    a7de:	f04f 0202 	mov.w	r2, #2
    a7e2:	601a      	str	r2, [r3, #0]
    return -1;
    a7e4:	f04f 33ff 	mov.w	r3, #4294967295
}
    a7e8:	4618      	mov	r0, r3
    a7ea:	f107 0708 	add.w	r7, r7, #8
    a7ee:	46bd      	mov	sp, r7
    a7f0:	bd80      	pop	{r7, pc}
    a7f2:	bf00      	nop

0000a7f4 <_wait>:

/*==============================================================================
 * Wait for a child process.
 */
int _wait(int *status)
{
    a7f4:	b580      	push	{r7, lr}
    a7f6:	b082      	sub	sp, #8
    a7f8:	af00      	add	r7, sp, #0
    a7fa:	6078      	str	r0, [r7, #4]
    errno = ECHILD;
    a7fc:	f00a fde4 	bl	153c8 <__errno>
    a800:	4603      	mov	r3, r0
    a802:	f04f 020a 	mov.w	r2, #10
    a806:	601a      	str	r2, [r3, #0]
    return -1;
    a808:	f04f 33ff 	mov.w	r3, #4294967295
}
    a80c:	4618      	mov	r0, r3
    a80e:	f107 0708 	add.w	r7, r7, #8
    a812:	46bd      	mov	sp, r7
    a814:	bd80      	pop	{r7, pc}
    a816:	bf00      	nop

0000a818 <uart_string_print>:
//Only uart 0 will be used in this project

mss_uart_instance_t * const uart_instance = &g_mss_uart0;


void uart_string_print(uint8_t * uart_string){
    a818:	b580      	push	{r7, lr}
    a81a:	b082      	sub	sp, #8
    a81c:	af00      	add	r7, sp, #0
    a81e:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string(uart_instance, uart_string);
    a820:	f24d 1308 	movw	r3, #53512	; 0xd108
    a824:	f2c0 0301 	movt	r3, #1
    a828:	681b      	ldr	r3, [r3, #0]
    a82a:	4618      	mov	r0, r3
    a82c:	6879      	ldr	r1, [r7, #4]
    a82e:	f7f7 fca3 	bl	2178 <MSS_UART_polled_tx_string>
}
    a832:	f107 0708 	add.w	r7, r7, #8
    a836:	46bd      	mov	sp, r7
    a838:	bd80      	pop	{r7, pc}
    a83a:	bf00      	nop

0000a83c <buf_setup>:

/*---------------------------------------------------------------------------*/
static void
buf_setup(struct psock_buf *buf,
	  u8_t *bufptr, u16_t bufsize)
{
    a83c:	b480      	push	{r7}
    a83e:	b085      	sub	sp, #20
    a840:	af00      	add	r7, sp, #0
    a842:	60f8      	str	r0, [r7, #12]
    a844:	60b9      	str	r1, [r7, #8]
    a846:	4613      	mov	r3, r2
    a848:	80fb      	strh	r3, [r7, #6]
  buf->ptr = bufptr;
    a84a:	68fb      	ldr	r3, [r7, #12]
    a84c:	68ba      	ldr	r2, [r7, #8]
    a84e:	601a      	str	r2, [r3, #0]
  buf->left = bufsize;
    a850:	68fb      	ldr	r3, [r7, #12]
    a852:	88fa      	ldrh	r2, [r7, #6]
    a854:	809a      	strh	r2, [r3, #4]
}
    a856:	f107 0714 	add.w	r7, r7, #20
    a85a:	46bd      	mov	sp, r7
    a85c:	bc80      	pop	{r7}
    a85e:	4770      	bx	lr

0000a860 <buf_bufdata>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufdata(struct psock_buf *buf, u16_t len,
	    u8_t **dataptr, u16_t *datalen)
{
    a860:	b580      	push	{r7, lr}
    a862:	b084      	sub	sp, #16
    a864:	af00      	add	r7, sp, #0
    a866:	60f8      	str	r0, [r7, #12]
    a868:	607a      	str	r2, [r7, #4]
    a86a:	603b      	str	r3, [r7, #0]
    a86c:	460b      	mov	r3, r1
    a86e:	817b      	strh	r3, [r7, #10]
  ( void ) len;
  if(*datalen < buf->left) {
    a870:	683b      	ldr	r3, [r7, #0]
    a872:	881a      	ldrh	r2, [r3, #0]
    a874:	68fb      	ldr	r3, [r7, #12]
    a876:	889b      	ldrh	r3, [r3, #4]
    a878:	429a      	cmp	r2, r3
    a87a:	d228      	bcs.n	a8ce <buf_bufdata+0x6e>
    memcpy(buf->ptr, *dataptr, *datalen);
    a87c:	68fb      	ldr	r3, [r7, #12]
    a87e:	6819      	ldr	r1, [r3, #0]
    a880:	687b      	ldr	r3, [r7, #4]
    a882:	681a      	ldr	r2, [r3, #0]
    a884:	683b      	ldr	r3, [r7, #0]
    a886:	881b      	ldrh	r3, [r3, #0]
    a888:	4608      	mov	r0, r1
    a88a:	4611      	mov	r1, r2
    a88c:	461a      	mov	r2, r3
    a88e:	f00a fdc9 	bl	15424 <memcpy>
    buf->ptr += *datalen;
    a892:	68fb      	ldr	r3, [r7, #12]
    a894:	681a      	ldr	r2, [r3, #0]
    a896:	683b      	ldr	r3, [r7, #0]
    a898:	881b      	ldrh	r3, [r3, #0]
    a89a:	441a      	add	r2, r3
    a89c:	68fb      	ldr	r3, [r7, #12]
    a89e:	601a      	str	r2, [r3, #0]
    buf->left -= *datalen;
    a8a0:	68fb      	ldr	r3, [r7, #12]
    a8a2:	889a      	ldrh	r2, [r3, #4]
    a8a4:	683b      	ldr	r3, [r7, #0]
    a8a6:	881b      	ldrh	r3, [r3, #0]
    a8a8:	ebc3 0302 	rsb	r3, r3, r2
    a8ac:	b29a      	uxth	r2, r3
    a8ae:	68fb      	ldr	r3, [r7, #12]
    a8b0:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a8b2:	687b      	ldr	r3, [r7, #4]
    a8b4:	681a      	ldr	r2, [r3, #0]
    a8b6:	683b      	ldr	r3, [r7, #0]
    a8b8:	881b      	ldrh	r3, [r3, #0]
    a8ba:	441a      	add	r2, r3
    a8bc:	687b      	ldr	r3, [r7, #4]
    a8be:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a8c0:	683b      	ldr	r3, [r7, #0]
    a8c2:	f04f 0200 	mov.w	r2, #0
    a8c6:	801a      	strh	r2, [r3, #0]
    return BUF_NOT_FULL;
    a8c8:	f04f 0300 	mov.w	r3, #0
    a8cc:	e051      	b.n	a972 <buf_bufdata+0x112>
  } else if(*datalen == buf->left) {
    a8ce:	683b      	ldr	r3, [r7, #0]
    a8d0:	881a      	ldrh	r2, [r3, #0]
    a8d2:	68fb      	ldr	r3, [r7, #12]
    a8d4:	889b      	ldrh	r3, [r3, #4]
    a8d6:	429a      	cmp	r2, r3
    a8d8:	d123      	bne.n	a922 <buf_bufdata+0xc2>
    memcpy(buf->ptr, *dataptr, *datalen);
    a8da:	68fb      	ldr	r3, [r7, #12]
    a8dc:	6819      	ldr	r1, [r3, #0]
    a8de:	687b      	ldr	r3, [r7, #4]
    a8e0:	681a      	ldr	r2, [r3, #0]
    a8e2:	683b      	ldr	r3, [r7, #0]
    a8e4:	881b      	ldrh	r3, [r3, #0]
    a8e6:	4608      	mov	r0, r1
    a8e8:	4611      	mov	r1, r2
    a8ea:	461a      	mov	r2, r3
    a8ec:	f00a fd9a 	bl	15424 <memcpy>
    buf->ptr += *datalen;
    a8f0:	68fb      	ldr	r3, [r7, #12]
    a8f2:	681a      	ldr	r2, [r3, #0]
    a8f4:	683b      	ldr	r3, [r7, #0]
    a8f6:	881b      	ldrh	r3, [r3, #0]
    a8f8:	441a      	add	r2, r3
    a8fa:	68fb      	ldr	r3, [r7, #12]
    a8fc:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a8fe:	68fb      	ldr	r3, [r7, #12]
    a900:	f04f 0200 	mov.w	r2, #0
    a904:	809a      	strh	r2, [r3, #4]
    *dataptr += *datalen;
    a906:	687b      	ldr	r3, [r7, #4]
    a908:	681a      	ldr	r2, [r3, #0]
    a90a:	683b      	ldr	r3, [r7, #0]
    a90c:	881b      	ldrh	r3, [r3, #0]
    a90e:	441a      	add	r2, r3
    a910:	687b      	ldr	r3, [r7, #4]
    a912:	601a      	str	r2, [r3, #0]
    *datalen = 0;
    a914:	683b      	ldr	r3, [r7, #0]
    a916:	f04f 0200 	mov.w	r2, #0
    a91a:	801a      	strh	r2, [r3, #0]
    return BUF_FULL;
    a91c:	f04f 0301 	mov.w	r3, #1
    a920:	e027      	b.n	a972 <buf_bufdata+0x112>
  } else {
    memcpy(buf->ptr, *dataptr, buf->left);
    a922:	68fb      	ldr	r3, [r7, #12]
    a924:	6819      	ldr	r1, [r3, #0]
    a926:	687b      	ldr	r3, [r7, #4]
    a928:	681a      	ldr	r2, [r3, #0]
    a92a:	68fb      	ldr	r3, [r7, #12]
    a92c:	889b      	ldrh	r3, [r3, #4]
    a92e:	4608      	mov	r0, r1
    a930:	4611      	mov	r1, r2
    a932:	461a      	mov	r2, r3
    a934:	f00a fd76 	bl	15424 <memcpy>
    buf->ptr += buf->left;
    a938:	68fb      	ldr	r3, [r7, #12]
    a93a:	681a      	ldr	r2, [r3, #0]
    a93c:	68fb      	ldr	r3, [r7, #12]
    a93e:	889b      	ldrh	r3, [r3, #4]
    a940:	441a      	add	r2, r3
    a942:	68fb      	ldr	r3, [r7, #12]
    a944:	601a      	str	r2, [r3, #0]
    *datalen -= buf->left;
    a946:	683b      	ldr	r3, [r7, #0]
    a948:	881a      	ldrh	r2, [r3, #0]
    a94a:	68fb      	ldr	r3, [r7, #12]
    a94c:	889b      	ldrh	r3, [r3, #4]
    a94e:	ebc3 0302 	rsb	r3, r3, r2
    a952:	b29a      	uxth	r2, r3
    a954:	683b      	ldr	r3, [r7, #0]
    a956:	801a      	strh	r2, [r3, #0]
    *dataptr += buf->left;
    a958:	687b      	ldr	r3, [r7, #4]
    a95a:	681a      	ldr	r2, [r3, #0]
    a95c:	68fb      	ldr	r3, [r7, #12]
    a95e:	889b      	ldrh	r3, [r3, #4]
    a960:	441a      	add	r2, r3
    a962:	687b      	ldr	r3, [r7, #4]
    a964:	601a      	str	r2, [r3, #0]
    buf->left = 0;
    a966:	68fb      	ldr	r3, [r7, #12]
    a968:	f04f 0200 	mov.w	r2, #0
    a96c:	809a      	strh	r2, [r3, #4]
    return BUF_FULL;
    a96e:	f04f 0301 	mov.w	r3, #1
  }
}
    a972:	4618      	mov	r0, r3
    a974:	f107 0710 	add.w	r7, r7, #16
    a978:	46bd      	mov	sp, r7
    a97a:	bd80      	pop	{r7, pc}

0000a97c <buf_bufto>:
/*---------------------------------------------------------------------------*/
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
    a97c:	b480      	push	{r7}
    a97e:	b085      	sub	sp, #20
    a980:	af00      	add	r7, sp, #0
    a982:	71f9      	strb	r1, [r7, #7]
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a984:	e022      	b.n	a9cc <buf_bufto+0x50>
    c = *buf->ptr = **dataptr;
    a986:	6801      	ldr	r1, [r0, #0]
    a988:	f8d2 c000 	ldr.w	ip, [r2]
    a98c:	f89c c000 	ldrb.w	ip, [ip]
    a990:	f881 c000 	strb.w	ip, [r1]
    a994:	7809      	ldrb	r1, [r1, #0]
    a996:	73f9      	strb	r1, [r7, #15]
    ++*dataptr;
    a998:	6811      	ldr	r1, [r2, #0]
    a99a:	f101 0101 	add.w	r1, r1, #1
    a99e:	6011      	str	r1, [r2, #0]
    ++buf->ptr;
    a9a0:	6801      	ldr	r1, [r0, #0]
    a9a2:	f101 0101 	add.w	r1, r1, #1
    a9a6:	6001      	str	r1, [r0, #0]
    --*datalen;
    a9a8:	8819      	ldrh	r1, [r3, #0]
    a9aa:	f101 31ff 	add.w	r1, r1, #4294967295
    a9ae:	b289      	uxth	r1, r1
    a9b0:	8019      	strh	r1, [r3, #0]
    --buf->left;
    a9b2:	8881      	ldrh	r1, [r0, #4]
    a9b4:	f101 31ff 	add.w	r1, r1, #4294967295
    a9b8:	b289      	uxth	r1, r1
    a9ba:	8081      	strh	r1, [r0, #4]

    if(c == endmarker) {
    a9bc:	f897 c00f 	ldrb.w	ip, [r7, #15]
    a9c0:	79f9      	ldrb	r1, [r7, #7]
    a9c2:	458c      	cmp	ip, r1
    a9c4:	d102      	bne.n	a9cc <buf_bufto+0x50>
      return BUF_FOUND;
    a9c6:	f04f 0302 	mov.w	r3, #2
    a9ca:	e024      	b.n	aa16 <buf_bufto+0x9a>
static u8_t
buf_bufto(register struct psock_buf *buf, u8_t endmarker,
	  register u8_t **dataptr, register u16_t *datalen)
{
  u8_t c;
  while(buf->left > 0 && *datalen > 0) {
    a9cc:	8881      	ldrh	r1, [r0, #4]
    a9ce:	2900      	cmp	r1, #0
    a9d0:	d002      	beq.n	a9d8 <buf_bufto+0x5c>
    a9d2:	8819      	ldrh	r1, [r3, #0]
    a9d4:	2900      	cmp	r1, #0
    a9d6:	d1d6      	bne.n	a986 <buf_bufto+0xa>
    if(c == endmarker) {
      return BUF_FOUND;
    }
  }

  if(*datalen == 0) {
    a9d8:	8819      	ldrh	r1, [r3, #0]
    a9da:	2900      	cmp	r1, #0
    a9dc:	d115      	bne.n	aa0a <buf_bufto+0x8e>
    return BUF_NOT_FOUND;
    a9de:	f04f 0300 	mov.w	r3, #0
    a9e2:	e018      	b.n	aa16 <buf_bufto+0x9a>
  }

  while(*datalen > 0) {
    c = **dataptr;
    a9e4:	6811      	ldr	r1, [r2, #0]
    a9e6:	7809      	ldrb	r1, [r1, #0]
    a9e8:	73f9      	strb	r1, [r7, #15]
    --*datalen;
    a9ea:	8819      	ldrh	r1, [r3, #0]
    a9ec:	f101 31ff 	add.w	r1, r1, #4294967295
    a9f0:	b289      	uxth	r1, r1
    a9f2:	8019      	strh	r1, [r3, #0]
    ++*dataptr;
    a9f4:	6811      	ldr	r1, [r2, #0]
    a9f6:	f101 0101 	add.w	r1, r1, #1
    a9fa:	6011      	str	r1, [r2, #0]

    if(c == endmarker) {
    a9fc:	7bf8      	ldrb	r0, [r7, #15]
    a9fe:	79f9      	ldrb	r1, [r7, #7]
    aa00:	4288      	cmp	r0, r1
    aa02:	d103      	bne.n	aa0c <buf_bufto+0x90>
      return BUF_FOUND | BUF_FULL;
    aa04:	f04f 0303 	mov.w	r3, #3
    aa08:	e005      	b.n	aa16 <buf_bufto+0x9a>

  if(*datalen == 0) {
    return BUF_NOT_FOUND;
  }

  while(*datalen > 0) {
    aa0a:	bf00      	nop
    aa0c:	8819      	ldrh	r1, [r3, #0]
    aa0e:	2900      	cmp	r1, #0
    aa10:	d1e8      	bne.n	a9e4 <buf_bufto+0x68>
    if(c == endmarker) {
      return BUF_FOUND | BUF_FULL;
    }
  }

  return BUF_FULL;
    aa12:	f04f 0301 	mov.w	r3, #1
}
    aa16:	4618      	mov	r0, r3
    aa18:	f107 0714 	add.w	r7, r7, #20
    aa1c:	46bd      	mov	sp, r7
    aa1e:	bc80      	pop	{r7}
    aa20:	4770      	bx	lr
    aa22:	bf00      	nop

0000aa24 <send_data>:
/*---------------------------------------------------------------------------*/
static char
send_data(register struct psock *s)
{
    aa24:	b598      	push	{r3, r4, r7, lr}
    aa26:	af00      	add	r7, sp, #0
    aa28:	4604      	mov	r4, r0
  if(s->state != STATE_DATA_SENT || uip_rexmit()) {
    aa2a:	f894 3020 	ldrb.w	r3, [r4, #32]
    aa2e:	2b06      	cmp	r3, #6
    aa30:	d108      	bne.n	aa44 <send_data+0x20>
    aa32:	f64a 431c 	movw	r3, #44060	; 0xac1c
    aa36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa3a:	781b      	ldrb	r3, [r3, #0]
    aa3c:	f003 0304 	and.w	r3, r3, #4
    aa40:	2b00      	cmp	r3, #0
    aa42:	d021      	beq.n	aa88 <send_data+0x64>
    if(s->sendlen > uip_mss()) {
    aa44:	8a22      	ldrh	r2, [r4, #16]
    aa46:	f64a 4324 	movw	r3, #44068	; 0xac24
    aa4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa4e:	681b      	ldr	r3, [r3, #0]
    aa50:	8a5b      	ldrh	r3, [r3, #18]
    aa52:	429a      	cmp	r2, r3
    aa54:	d90b      	bls.n	aa6e <send_data+0x4a>
      uip_send(s->sendptr, uip_mss());
    aa56:	6862      	ldr	r2, [r4, #4]
    aa58:	f64a 4324 	movw	r3, #44068	; 0xac24
    aa5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aa60:	681b      	ldr	r3, [r3, #0]
    aa62:	8a5b      	ldrh	r3, [r3, #18]
    aa64:	4610      	mov	r0, r2
    aa66:	4619      	mov	r1, r3
    aa68:	f002 ff60 	bl	d92c <uip_send>
    aa6c:	e005      	b.n	aa7a <send_data+0x56>
    } else {
      uip_send(s->sendptr, s->sendlen);
    aa6e:	6862      	ldr	r2, [r4, #4]
    aa70:	8a23      	ldrh	r3, [r4, #16]
    aa72:	4610      	mov	r0, r2
    aa74:	4619      	mov	r1, r3
    aa76:	f002 ff59 	bl	d92c <uip_send>
    }
    s->state = STATE_DATA_SENT;
    aa7a:	f04f 0306 	mov.w	r3, #6
    aa7e:	f884 3020 	strb.w	r3, [r4, #32]
    return 1;
    aa82:	f04f 0301 	mov.w	r3, #1
    aa86:	e001      	b.n	aa8c <send_data+0x68>
  }
  return 0;
    aa88:	f04f 0300 	mov.w	r3, #0
}
    aa8c:	4618      	mov	r0, r3
    aa8e:	bd98      	pop	{r3, r4, r7, pc}

0000aa90 <data_acked>:
/*---------------------------------------------------------------------------*/
static char
data_acked(register struct psock *s)
{
    aa90:	b480      	push	{r7}
    aa92:	af00      	add	r7, sp, #0
    aa94:	4603      	mov	r3, r0
  if(s->state == STATE_DATA_SENT && uip_acked()) {
    aa96:	f893 2020 	ldrb.w	r2, [r3, #32]
    aa9a:	2a06      	cmp	r2, #6
    aa9c:	d135      	bne.n	ab0a <data_acked+0x7a>
    aa9e:	f64a 421c 	movw	r2, #44060	; 0xac1c
    aaa2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    aaa6:	7812      	ldrb	r2, [r2, #0]
    aaa8:	f002 0201 	and.w	r2, r2, #1
    aaac:	b2d2      	uxtb	r2, r2
    aaae:	2a00      	cmp	r2, #0
    aab0:	d02b      	beq.n	ab0a <data_acked+0x7a>
    if(s->sendlen > uip_mss()) {
    aab2:	8a19      	ldrh	r1, [r3, #16]
    aab4:	f64a 4224 	movw	r2, #44068	; 0xac24
    aab8:	f2c2 0200 	movt	r2, #8192	; 0x2000
    aabc:	6812      	ldr	r2, [r2, #0]
    aabe:	8a52      	ldrh	r2, [r2, #18]
    aac0:	4291      	cmp	r1, r2
    aac2:	d914      	bls.n	aaee <data_acked+0x5e>
      s->sendlen -= uip_mss();
    aac4:	8a19      	ldrh	r1, [r3, #16]
    aac6:	f64a 4224 	movw	r2, #44068	; 0xac24
    aaca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    aace:	6812      	ldr	r2, [r2, #0]
    aad0:	8a52      	ldrh	r2, [r2, #18]
    aad2:	ebc2 0201 	rsb	r2, r2, r1
    aad6:	b292      	uxth	r2, r2
    aad8:	821a      	strh	r2, [r3, #16]
      s->sendptr += uip_mss();
    aada:	6859      	ldr	r1, [r3, #4]
    aadc:	f64a 4224 	movw	r2, #44068	; 0xac24
    aae0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    aae4:	6812      	ldr	r2, [r2, #0]
    aae6:	8a52      	ldrh	r2, [r2, #18]
    aae8:	440a      	add	r2, r1
    aaea:	605a      	str	r2, [r3, #4]
    aaec:	e006      	b.n	aafc <data_acked+0x6c>
    } else {
      s->sendptr += s->sendlen;
    aaee:	6859      	ldr	r1, [r3, #4]
    aaf0:	8a1a      	ldrh	r2, [r3, #16]
    aaf2:	440a      	add	r2, r1
    aaf4:	605a      	str	r2, [r3, #4]
      s->sendlen = 0;
    aaf6:	f04f 0200 	mov.w	r2, #0
    aafa:	821a      	strh	r2, [r3, #16]
    }
    s->state = STATE_ACKED;
    aafc:	f04f 0201 	mov.w	r2, #1
    ab00:	f883 2020 	strb.w	r2, [r3, #32]
    return 1;
    ab04:	f04f 0301 	mov.w	r3, #1
    ab08:	e001      	b.n	ab0e <data_acked+0x7e>
  }
  return 0;
    ab0a:	f04f 0300 	mov.w	r3, #0
}
    ab0e:	4618      	mov	r0, r3
    ab10:	46bd      	mov	sp, r7
    ab12:	bc80      	pop	{r7}
    ab14:	4770      	bx	lr
    ab16:	bf00      	nop

0000ab18 <psock_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_send(register struct psock *s, const char *buf,
		     unsigned int len))
{
    ab18:	b5b0      	push	{r4, r5, r7, lr}
    ab1a:	b084      	sub	sp, #16
    ab1c:	af00      	add	r7, sp, #0
    ab1e:	4604      	mov	r4, r0
    ab20:	6079      	str	r1, [r7, #4]
    ab22:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    ab24:	f04f 0301 	mov.w	r3, #1
    ab28:	73fb      	strb	r3, [r7, #15]
    ab2a:	8863      	ldrh	r3, [r4, #2]
    ab2c:	2b00      	cmp	r3, #0
    ab2e:	d002      	beq.n	ab36 <psock_send+0x1e>
    ab30:	2bd0      	cmp	r3, #208	; 0xd0
    ab32:	d016      	beq.n	ab62 <psock_send+0x4a>
    ab34:	e02d      	b.n	ab92 <psock_send+0x7a>
  ( void ) PT_YIELD_FLAG;
  /* If there is no data to send, we exit immediately. */
  if(len == 0) {
    ab36:	683b      	ldr	r3, [r7, #0]
    ab38:	2b00      	cmp	r3, #0
    ab3a:	d105      	bne.n	ab48 <psock_send+0x30>
    PT_EXIT(&s->psockpt);
    ab3c:	f04f 0300 	mov.w	r3, #0
    ab40:	8063      	strh	r3, [r4, #2]
    ab42:	f04f 0301 	mov.w	r3, #1
    ab46:	e02c      	b.n	aba2 <psock_send+0x8a>
  }

  /* Save the length of and a pointer to the data that is to be
     sent. */
  s->sendptr = (unsigned char*)buf;
    ab48:	687b      	ldr	r3, [r7, #4]
    ab4a:	6063      	str	r3, [r4, #4]
  s->sendlen = (unsigned short)len;
    ab4c:	683b      	ldr	r3, [r7, #0]
    ab4e:	b29b      	uxth	r3, r3
    ab50:	8223      	strh	r3, [r4, #16]

  s->state = STATE_NONE;
    ab52:	f04f 0300 	mov.w	r3, #0
    ab56:	f884 3020 	strb.w	r3, [r4, #32]

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    ab5a:	e013      	b.n	ab84 <psock_send+0x6c>
     * send_data() must be called in succession to ensure that all
     * data is sent. Therefore the & operator is used instead of the
     * && operator, which would cause only the data_acked() function
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    ab5c:	f04f 03d0 	mov.w	r3, #208	; 0xd0
    ab60:	8063      	strh	r3, [r4, #2]
    ab62:	4620      	mov	r0, r4
    ab64:	f7ff ff94 	bl	aa90 <data_acked>
    ab68:	4603      	mov	r3, r0
    ab6a:	461d      	mov	r5, r3
    ab6c:	4620      	mov	r0, r4
    ab6e:	f7ff ff59 	bl	aa24 <send_data>
    ab72:	4603      	mov	r3, r0
    ab74:	ea05 0303 	and.w	r3, r5, r3
    ab78:	b2db      	uxtb	r3, r3
    ab7a:	2b00      	cmp	r3, #0
    ab7c:	d102      	bne.n	ab84 <psock_send+0x6c>
    ab7e:	f04f 0300 	mov.w	r3, #0
    ab82:	e00e      	b.n	aba2 <psock_send+0x8a>

  s->state = STATE_NONE;

  /* We loop here until all data is sent. The s->sendlen variable is
     updated by the data_sent() function. */
  while(s->sendlen > 0) {
    ab84:	8a23      	ldrh	r3, [r4, #16]
    ab86:	2b00      	cmp	r3, #0
    ab88:	d1e8      	bne.n	ab5c <psock_send+0x44>
     * to be called when it returns false.
     */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
  }

  s->state = STATE_NONE;
    ab8a:	f04f 0300 	mov.w	r3, #0
    ab8e:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    ab92:	f04f 0300 	mov.w	r3, #0
    ab96:	73fb      	strb	r3, [r7, #15]
    ab98:	f04f 0300 	mov.w	r3, #0
    ab9c:	8063      	strh	r3, [r4, #2]
    ab9e:	f04f 0302 	mov.w	r3, #2
}
    aba2:	4618      	mov	r0, r3
    aba4:	f107 0710 	add.w	r7, r7, #16
    aba8:	46bd      	mov	sp, r7
    abaa:	bdb0      	pop	{r4, r5, r7, pc}

0000abac <psock_generator_send>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_generator_send(register struct psock *s,
			       unsigned short (*generate)(void *), void *arg))
{
    abac:	b5b0      	push	{r4, r5, r7, lr}
    abae:	b084      	sub	sp, #16
    abb0:	af00      	add	r7, sp, #0
    abb2:	4604      	mov	r4, r0
    abb4:	6079      	str	r1, [r7, #4]
    abb6:	603a      	str	r2, [r7, #0]
  PT_BEGIN(&s->psockpt);
    abb8:	f04f 0301 	mov.w	r3, #1
    abbc:	73fb      	strb	r3, [r7, #15]
    abbe:	8863      	ldrh	r3, [r4, #2]
    abc0:	2b00      	cmp	r3, #0
    abc2:	d002      	beq.n	abca <psock_generator_send+0x1e>
    abc4:	2bef      	cmp	r3, #239	; 0xef
    abc6:	d027      	beq.n	ac18 <psock_generator_send+0x6c>
    abc8:	e03e      	b.n	ac48 <psock_generator_send+0x9c>
  ( void ) PT_YIELD_FLAG;
  /* Ensure that there is a generator function to call. */
  if(generate == NULL) {
    abca:	687b      	ldr	r3, [r7, #4]
    abcc:	2b00      	cmp	r3, #0
    abce:	d105      	bne.n	abdc <psock_generator_send+0x30>
    PT_EXIT(&s->psockpt);
    abd0:	f04f 0300 	mov.w	r3, #0
    abd4:	8063      	strh	r3, [r4, #2]
    abd6:	f04f 0301 	mov.w	r3, #1
    abda:	e03d      	b.n	ac58 <psock_generator_send+0xac>
  }

  /* Call the generator function to generate the data in the
     uip_appdata buffer. */
  s->sendlen = generate(arg);
    abdc:	687b      	ldr	r3, [r7, #4]
    abde:	6838      	ldr	r0, [r7, #0]
    abe0:	4798      	blx	r3
    abe2:	4603      	mov	r3, r0
    abe4:	8223      	strh	r3, [r4, #16]
  s->sendptr = uip_appdata;
    abe6:	f64a 4320 	movw	r3, #44064	; 0xac20
    abea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    abee:	681b      	ldr	r3, [r3, #0]
    abf0:	6063      	str	r3, [r4, #4]

  s->state = STATE_NONE;
    abf2:	f04f 0300 	mov.w	r3, #0
    abf6:	f884 3020 	strb.w	r3, [r4, #32]
  do {
    /* Call the generator function again if we are called to perform a
       retransmission. */
    if(uip_rexmit()) {
    abfa:	f64a 431c 	movw	r3, #44060	; 0xac1c
    abfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ac02:	781b      	ldrb	r3, [r3, #0]
    ac04:	f003 0304 	and.w	r3, r3, #4
    ac08:	2b00      	cmp	r3, #0
    ac0a:	d002      	beq.n	ac12 <psock_generator_send+0x66>
      generate(arg);
    ac0c:	687b      	ldr	r3, [r7, #4]
    ac0e:	6838      	ldr	r0, [r7, #0]
    ac10:	4798      	blx	r3
    }
    /* Wait until all data is sent and acknowledged. */
    PT_WAIT_UNTIL(&s->psockpt, data_acked(s) & send_data(s));
    ac12:	f04f 03ef 	mov.w	r3, #239	; 0xef
    ac16:	8063      	strh	r3, [r4, #2]
    ac18:	4620      	mov	r0, r4
    ac1a:	f7ff ff39 	bl	aa90 <data_acked>
    ac1e:	4603      	mov	r3, r0
    ac20:	461d      	mov	r5, r3
    ac22:	4620      	mov	r0, r4
    ac24:	f7ff fefe 	bl	aa24 <send_data>
    ac28:	4603      	mov	r3, r0
    ac2a:	ea05 0303 	and.w	r3, r5, r3
    ac2e:	b2db      	uxtb	r3, r3
    ac30:	2b00      	cmp	r3, #0
    ac32:	d102      	bne.n	ac3a <psock_generator_send+0x8e>
    ac34:	f04f 0300 	mov.w	r3, #0
    ac38:	e00e      	b.n	ac58 <psock_generator_send+0xac>
  } while(s->sendlen > 0);
    ac3a:	8a23      	ldrh	r3, [r4, #16]
    ac3c:	2b00      	cmp	r3, #0
    ac3e:	d1dc      	bne.n	abfa <psock_generator_send+0x4e>

  s->state = STATE_NONE;
    ac40:	f04f 0300 	mov.w	r3, #0
    ac44:	f884 3020 	strb.w	r3, [r4, #32]

  PT_END(&s->psockpt);
    ac48:	f04f 0300 	mov.w	r3, #0
    ac4c:	73fb      	strb	r3, [r7, #15]
    ac4e:	f04f 0300 	mov.w	r3, #0
    ac52:	8063      	strh	r3, [r4, #2]
    ac54:	f04f 0302 	mov.w	r3, #2
}
    ac58:	4618      	mov	r0, r3
    ac5a:	f107 0710 	add.w	r7, r7, #16
    ac5e:	46bd      	mov	sp, r7
    ac60:	bdb0      	pop	{r4, r5, r7, pc}
    ac62:	bf00      	nop

0000ac64 <psock_datalen>:
/*---------------------------------------------------------------------------*/
u16_t
psock_datalen(struct psock *psock)
{
    ac64:	b480      	push	{r7}
    ac66:	b083      	sub	sp, #12
    ac68:	af00      	add	r7, sp, #0
    ac6a:	6078      	str	r0, [r7, #4]
  return psock->bufsize - psock->buf.left;
    ac6c:	687b      	ldr	r3, [r7, #4]
    ac6e:	69db      	ldr	r3, [r3, #28]
    ac70:	b29a      	uxth	r2, r3
    ac72:	687b      	ldr	r3, [r7, #4]
    ac74:	8b1b      	ldrh	r3, [r3, #24]
    ac76:	ebc3 0302 	rsb	r3, r3, r2
    ac7a:	b29b      	uxth	r3, r3
}
    ac7c:	4618      	mov	r0, r3
    ac7e:	f107 070c 	add.w	r7, r7, #12
    ac82:	46bd      	mov	sp, r7
    ac84:	bc80      	pop	{r7}
    ac86:	4770      	bx	lr

0000ac88 <psock_newdata>:
/*---------------------------------------------------------------------------*/
char
psock_newdata(struct psock *s)
{
    ac88:	b480      	push	{r7}
    ac8a:	b083      	sub	sp, #12
    ac8c:	af00      	add	r7, sp, #0
    ac8e:	6078      	str	r0, [r7, #4]
  if(s->readlen > 0) {
    ac90:	687b      	ldr	r3, [r7, #4]
    ac92:	8a5b      	ldrh	r3, [r3, #18]
    ac94:	2b00      	cmp	r3, #0
    ac96:	d002      	beq.n	ac9e <psock_newdata+0x16>
    /* There is data in the uip_appdata buffer that has not yet been
       read with the PSOCK_READ functions. */
    return 1;
    ac98:	f04f 0301 	mov.w	r3, #1
    ac9c:	e01a      	b.n	acd4 <psock_newdata+0x4c>
  } else if(s->state == STATE_READ) {
    ac9e:	687b      	ldr	r3, [r7, #4]
    aca0:	f893 3020 	ldrb.w	r3, [r3, #32]
    aca4:	2b02      	cmp	r3, #2
    aca6:	d107      	bne.n	acb8 <psock_newdata+0x30>
    /* All data in uip_appdata buffer already consumed. */
    s->state = STATE_BLOCKED_NEWDATA;
    aca8:	687b      	ldr	r3, [r7, #4]
    acaa:	f04f 0203 	mov.w	r2, #3
    acae:	f883 2020 	strb.w	r2, [r3, #32]
    return 0;
    acb2:	f04f 0300 	mov.w	r3, #0
    acb6:	e00d      	b.n	acd4 <psock_newdata+0x4c>
  } else if(uip_newdata()) {
    acb8:	f64a 431c 	movw	r3, #44060	; 0xac1c
    acbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    acc0:	781b      	ldrb	r3, [r3, #0]
    acc2:	f003 0302 	and.w	r3, r3, #2
    acc6:	2b00      	cmp	r3, #0
    acc8:	d002      	beq.n	acd0 <psock_newdata+0x48>
    /* There is new data that has not been consumed. */
    return 1;
    acca:	f04f 0301 	mov.w	r3, #1
    acce:	e001      	b.n	acd4 <psock_newdata+0x4c>
  } else {
    /* There is no new data. */
    return 0;
    acd0:	f04f 0300 	mov.w	r3, #0
  }
}
    acd4:	4618      	mov	r0, r3
    acd6:	f107 070c 	add.w	r7, r7, #12
    acda:	46bd      	mov	sp, r7
    acdc:	bc80      	pop	{r7}
    acde:	4770      	bx	lr

0000ace0 <psock_readto>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readto(register struct psock *psock, unsigned char c))
{
    ace0:	b590      	push	{r4, r7, lr}
    ace2:	b085      	sub	sp, #20
    ace4:	af00      	add	r7, sp, #0
    ace6:	4604      	mov	r4, r0
    ace8:	460b      	mov	r3, r1
    acea:	71fb      	strb	r3, [r7, #7]
  PT_BEGIN(&psock->psockpt);
    acec:	f04f 0301 	mov.w	r3, #1
    acf0:	73fb      	strb	r3, [r7, #15]
    acf2:	8863      	ldrh	r3, [r4, #2]
    acf4:	2b00      	cmp	r3, #0
    acf6:	d003      	beq.n	ad00 <psock_readto+0x20>
    acf8:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
    acfc:	d010      	beq.n	ad20 <psock_readto+0x40>
    acfe:	e046      	b.n	ad8e <psock_readto+0xae>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char*)psock->bufptr, psock->bufsize);
    ad00:	f104 0114 	add.w	r1, r4, #20
    ad04:	68e2      	ldr	r2, [r4, #12]
    ad06:	69e3      	ldr	r3, [r4, #28]
    ad08:	b29b      	uxth	r3, r3
    ad0a:	4608      	mov	r0, r1
    ad0c:	4611      	mov	r1, r2
    ad0e:	461a      	mov	r2, r3
    ad10:	f7ff fd94 	bl	a83c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    ad14:	8a63      	ldrh	r3, [r4, #18]
    ad16:	2b00      	cmp	r3, #0
    ad18:	d11b      	bne.n	ad52 <psock_readto+0x72>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ad1a:	f44f 738e 	mov.w	r3, #284	; 0x11c
    ad1e:	8063      	strh	r3, [r4, #2]
    ad20:	4620      	mov	r0, r4
    ad22:	f7ff ffb1 	bl	ac88 <psock_newdata>
    ad26:	4603      	mov	r3, r0
    ad28:	2b00      	cmp	r3, #0
    ad2a:	d102      	bne.n	ad32 <psock_readto+0x52>
    ad2c:	f04f 0300 	mov.w	r3, #0
    ad30:	e035      	b.n	ad9e <psock_readto+0xbe>
      psock->state = STATE_READ;
    ad32:	f04f 0302 	mov.w	r3, #2
    ad36:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    ad3a:	f64a 4320 	movw	r3, #44064	; 0xac20
    ad3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad42:	681b      	ldr	r3, [r3, #0]
    ad44:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    ad46:	f64a 4310 	movw	r3, #44048	; 0xac10
    ad4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ad4e:	881b      	ldrh	r3, [r3, #0]
    ad50:	8263      	strh	r3, [r4, #18]
    }
  } while((buf_bufto(&psock->buf, c,
    ad52:	f104 0014 	add.w	r0, r4, #20
    ad56:	f104 0208 	add.w	r2, r4, #8
    ad5a:	f104 0312 	add.w	r3, r4, #18
    ad5e:	79f9      	ldrb	r1, [r7, #7]
    ad60:	f7ff fe0c 	bl	a97c <buf_bufto>
    ad64:	4603      	mov	r3, r0
    ad66:	f003 0302 	and.w	r3, r3, #2
		     &psock->readptr,
		     &psock->readlen) & BUF_FOUND) == 0);
    ad6a:	2b00      	cmp	r3, #0
    ad6c:	d0d2      	beq.n	ad14 <psock_readto+0x34>

  if(psock_datalen(psock) == 0) {
    ad6e:	4620      	mov	r0, r4
    ad70:	f7ff ff78 	bl	ac64 <psock_datalen>
    ad74:	4603      	mov	r3, r0
    ad76:	2b00      	cmp	r3, #0
    ad78:	d109      	bne.n	ad8e <psock_readto+0xae>
    psock->state = STATE_NONE;
    ad7a:	f04f 0300 	mov.w	r3, #0
    ad7e:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    ad82:	f04f 0300 	mov.w	r3, #0
    ad86:	8063      	strh	r3, [r4, #2]
    ad88:	f04f 0300 	mov.w	r3, #0
    ad8c:	e007      	b.n	ad9e <psock_readto+0xbe>
  }
  PT_END(&psock->psockpt);
    ad8e:	f04f 0300 	mov.w	r3, #0
    ad92:	73fb      	strb	r3, [r7, #15]
    ad94:	f04f 0300 	mov.w	r3, #0
    ad98:	8063      	strh	r3, [r4, #2]
    ad9a:	f04f 0302 	mov.w	r3, #2
}
    ad9e:	4618      	mov	r0, r3
    ada0:	f107 0714 	add.w	r7, r7, #20
    ada4:	46bd      	mov	sp, r7
    ada6:	bd90      	pop	{r4, r7, pc}

0000ada8 <psock_readbuf>:
/*---------------------------------------------------------------------------*/
PT_THREAD(psock_readbuf(register struct psock *psock))
{
    ada8:	b590      	push	{r4, r7, lr}
    adaa:	b083      	sub	sp, #12
    adac:	af00      	add	r7, sp, #0
    adae:	4604      	mov	r4, r0
  PT_BEGIN(&psock->psockpt);
    adb0:	f04f 0301 	mov.w	r3, #1
    adb4:	71fb      	strb	r3, [r7, #7]
    adb6:	8863      	ldrh	r3, [r4, #2]
    adb8:	2b00      	cmp	r3, #0
    adba:	d004      	beq.n	adc6 <psock_readbuf+0x1e>
    adbc:	f240 1237 	movw	r2, #311	; 0x137
    adc0:	4293      	cmp	r3, r2
    adc2:	d010      	beq.n	ade6 <psock_readbuf+0x3e>
    adc4:	e045      	b.n	ae52 <psock_readbuf+0xaa>
  ( void ) PT_YIELD_FLAG;
  buf_setup(&psock->buf, (unsigned char * ) psock->bufptr, psock->bufsize);
    adc6:	f104 0114 	add.w	r1, r4, #20
    adca:	68e2      	ldr	r2, [r4, #12]
    adcc:	69e3      	ldr	r3, [r4, #28]
    adce:	b29b      	uxth	r3, r3
    add0:	4608      	mov	r0, r1
    add2:	4611      	mov	r1, r2
    add4:	461a      	mov	r2, r3
    add6:	f7ff fd31 	bl	a83c <buf_setup>

  /* XXX: Should add buf_checkmarker() before do{} loop, if
     incoming data has been handled while waiting for a write. */

  do {
    if(psock->readlen == 0) {
    adda:	8a63      	ldrh	r3, [r4, #18]
    addc:	2b00      	cmp	r3, #0
    adde:	d11b      	bne.n	ae18 <psock_readbuf+0x70>
      PT_WAIT_UNTIL(&psock->psockpt, psock_newdata(psock));
    ade0:	f240 1337 	movw	r3, #311	; 0x137
    ade4:	8063      	strh	r3, [r4, #2]
    ade6:	4620      	mov	r0, r4
    ade8:	f7ff ff4e 	bl	ac88 <psock_newdata>
    adec:	4603      	mov	r3, r0
    adee:	2b00      	cmp	r3, #0
    adf0:	d102      	bne.n	adf8 <psock_readbuf+0x50>
    adf2:	f04f 0300 	mov.w	r3, #0
    adf6:	e034      	b.n	ae62 <psock_readbuf+0xba>
      psock->state = STATE_READ;
    adf8:	f04f 0302 	mov.w	r3, #2
    adfc:	f884 3020 	strb.w	r3, [r4, #32]
      psock->readptr = (u8_t *)uip_appdata;
    ae00:	f64a 4320 	movw	r3, #44064	; 0xac20
    ae04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae08:	681b      	ldr	r3, [r3, #0]
    ae0a:	60a3      	str	r3, [r4, #8]
      psock->readlen = uip_datalen();
    ae0c:	f64a 4310 	movw	r3, #44048	; 0xac10
    ae10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ae14:	881b      	ldrh	r3, [r3, #0]
    ae16:	8263      	strh	r3, [r4, #18]
    }
  } while(buf_bufdata(&psock->buf, psock->bufsize,
    ae18:	f104 0014 	add.w	r0, r4, #20
    ae1c:	69e3      	ldr	r3, [r4, #28]
    ae1e:	b299      	uxth	r1, r3
    ae20:	f104 0208 	add.w	r2, r4, #8
    ae24:	f104 0312 	add.w	r3, r4, #18
    ae28:	f7ff fd1a 	bl	a860 <buf_bufdata>
    ae2c:	4603      	mov	r3, r0
			 &psock->readptr,
			 &psock->readlen) != BUF_FULL);
    ae2e:	2b01      	cmp	r3, #1
    ae30:	d1d3      	bne.n	adda <psock_readbuf+0x32>

  if(psock_datalen(psock) == 0) {
    ae32:	4620      	mov	r0, r4
    ae34:	f7ff ff16 	bl	ac64 <psock_datalen>
    ae38:	4603      	mov	r3, r0
    ae3a:	2b00      	cmp	r3, #0
    ae3c:	d109      	bne.n	ae52 <psock_readbuf+0xaa>
    psock->state = STATE_NONE;
    ae3e:	f04f 0300 	mov.w	r3, #0
    ae42:	f884 3020 	strb.w	r3, [r4, #32]
    PT_RESTART(&psock->psockpt);
    ae46:	f04f 0300 	mov.w	r3, #0
    ae4a:	8063      	strh	r3, [r4, #2]
    ae4c:	f04f 0300 	mov.w	r3, #0
    ae50:	e007      	b.n	ae62 <psock_readbuf+0xba>
  }
  PT_END(&psock->psockpt);
    ae52:	f04f 0300 	mov.w	r3, #0
    ae56:	71fb      	strb	r3, [r7, #7]
    ae58:	f04f 0300 	mov.w	r3, #0
    ae5c:	8063      	strh	r3, [r4, #2]
    ae5e:	f04f 0302 	mov.w	r3, #2
}
    ae62:	4618      	mov	r0, r3
    ae64:	f107 070c 	add.w	r7, r7, #12
    ae68:	46bd      	mov	sp, r7
    ae6a:	bd90      	pop	{r4, r7, pc}

0000ae6c <psock_init>:
/*---------------------------------------------------------------------------*/
void
psock_init(register struct psock *psock, char *buffer, unsigned int buffersize)
{
    ae6c:	b590      	push	{r4, r7, lr}
    ae6e:	b083      	sub	sp, #12
    ae70:	af00      	add	r7, sp, #0
    ae72:	4604      	mov	r4, r0
    ae74:	6079      	str	r1, [r7, #4]
    ae76:	603a      	str	r2, [r7, #0]
  psock->state = STATE_NONE;
    ae78:	f04f 0300 	mov.w	r3, #0
    ae7c:	f884 3020 	strb.w	r3, [r4, #32]
  psock->readlen = 0;
    ae80:	f04f 0300 	mov.w	r3, #0
    ae84:	8263      	strh	r3, [r4, #18]
  psock->bufptr = buffer;
    ae86:	687b      	ldr	r3, [r7, #4]
    ae88:	60e3      	str	r3, [r4, #12]
  psock->bufsize = buffersize;
    ae8a:	683b      	ldr	r3, [r7, #0]
    ae8c:	61e3      	str	r3, [r4, #28]
  buf_setup(&psock->buf, (unsigned char*) buffer, buffersize);
    ae8e:	f104 0214 	add.w	r2, r4, #20
    ae92:	683b      	ldr	r3, [r7, #0]
    ae94:	b29b      	uxth	r3, r3
    ae96:	4610      	mov	r0, r2
    ae98:	6879      	ldr	r1, [r7, #4]
    ae9a:	461a      	mov	r2, r3
    ae9c:	f7ff fcce 	bl	a83c <buf_setup>
  PT_INIT(&psock->pt);
    aea0:	f04f 0300 	mov.w	r3, #0
    aea4:	8023      	strh	r3, [r4, #0]
  PT_INIT(&psock->psockpt);
    aea6:	f04f 0300 	mov.w	r3, #0
    aeaa:	8063      	strh	r3, [r4, #2]
}
    aeac:	f107 070c 	add.w	r7, r7, #12
    aeb0:	46bd      	mov	sp, r7
    aeb2:	bd90      	pop	{r4, r7, pc}

0000aeb4 <timer_set>:
 * \param t A pointer to the timer
 * \param interval The interval before the timer expires.
 *
 */
void timer_set( struct timer *t, clock_time_t interval )
{
    aeb4:	b580      	push	{r7, lr}
    aeb6:	b082      	sub	sp, #8
    aeb8:	af00      	add	r7, sp, #0
    aeba:	6078      	str	r0, [r7, #4]
    aebc:	6039      	str	r1, [r7, #0]
	t->interval = interval;
    aebe:	687b      	ldr	r3, [r7, #4]
    aec0:	683a      	ldr	r2, [r7, #0]
    aec2:	605a      	str	r2, [r3, #4]
	t->start = clock_time();
    aec4:	f7f6 f98e 	bl	11e4 <clock_time>
    aec8:	4602      	mov	r2, r0
    aeca:	687b      	ldr	r3, [r7, #4]
    aecc:	601a      	str	r2, [r3, #0]
}
    aece:	f107 0708 	add.w	r7, r7, #8
    aed2:	46bd      	mov	sp, r7
    aed4:	bd80      	pop	{r7, pc}
    aed6:	bf00      	nop

0000aed8 <timer_reset>:
 * \param t A pointer to the timer.
 *
 * \sa timer_restart()
 */
void timer_reset( struct timer *t )
{
    aed8:	b480      	push	{r7}
    aeda:	b083      	sub	sp, #12
    aedc:	af00      	add	r7, sp, #0
    aede:	6078      	str	r0, [r7, #4]
	t->start += t->interval;
    aee0:	687b      	ldr	r3, [r7, #4]
    aee2:	681a      	ldr	r2, [r3, #0]
    aee4:	687b      	ldr	r3, [r7, #4]
    aee6:	685b      	ldr	r3, [r3, #4]
    aee8:	441a      	add	r2, r3
    aeea:	687b      	ldr	r3, [r7, #4]
    aeec:	601a      	str	r2, [r3, #0]
}
    aeee:	f107 070c 	add.w	r7, r7, #12
    aef2:	46bd      	mov	sp, r7
    aef4:	bc80      	pop	{r7}
    aef6:	4770      	bx	lr

0000aef8 <timer_restart>:
 * \param t A pointer to the timer.
 *
 * \sa timer_reset()
 */
void timer_restart( struct timer *t )
{
    aef8:	b580      	push	{r7, lr}
    aefa:	b082      	sub	sp, #8
    aefc:	af00      	add	r7, sp, #0
    aefe:	6078      	str	r0, [r7, #4]
	t->start = clock_time();
    af00:	f7f6 f970 	bl	11e4 <clock_time>
    af04:	4602      	mov	r2, r0
    af06:	687b      	ldr	r3, [r7, #4]
    af08:	601a      	str	r2, [r3, #0]
}
    af0a:	f107 0708 	add.w	r7, r7, #8
    af0e:	46bd      	mov	sp, r7
    af10:	bd80      	pop	{r7, pc}
    af12:	bf00      	nop

0000af14 <timer_expired>:
 *
 * \return Non-zero if the timer has expired, zero otherwise.
 *
 */
int timer_expired( struct timer *t )
{
    af14:	b580      	push	{r7, lr}
    af16:	b082      	sub	sp, #8
    af18:	af00      	add	r7, sp, #0
    af1a:	6078      	str	r0, [r7, #4]
	return( clock_time_t ) ( clock_time() - t->start ) >= ( clock_time_t ) t->interval;
    af1c:	f7f6 f962 	bl	11e4 <clock_time>
    af20:	4602      	mov	r2, r0
    af22:	687b      	ldr	r3, [r7, #4]
    af24:	681b      	ldr	r3, [r3, #0]
    af26:	ebc3 0202 	rsb	r2, r3, r2
    af2a:	687b      	ldr	r3, [r7, #4]
    af2c:	685b      	ldr	r3, [r3, #4]
    af2e:	429a      	cmp	r2, r3
    af30:	bf34      	ite	cc
    af32:	2300      	movcc	r3, #0
    af34:	2301      	movcs	r3, #1
}
    af36:	4618      	mov	r0, r3
    af38:	f107 0708 	add.w	r7, r7, #8
    af3c:	46bd      	mov	sp, r7
    af3e:	bd80      	pop	{r7, pc}

0000af40 <timer_remaining>:
 *
 * \return The time until the timer expires
 *
 */
clock_time_t timer_remaining( struct timer *t )
{
    af40:	b590      	push	{r4, r7, lr}
    af42:	b083      	sub	sp, #12
    af44:	af00      	add	r7, sp, #0
    af46:	6078      	str	r0, [r7, #4]
	return t->start + t->interval - clock_time();
    af48:	687b      	ldr	r3, [r7, #4]
    af4a:	681a      	ldr	r2, [r3, #0]
    af4c:	687b      	ldr	r3, [r7, #4]
    af4e:	685b      	ldr	r3, [r3, #4]
    af50:	eb02 0403 	add.w	r4, r2, r3
    af54:	f7f6 f946 	bl	11e4 <clock_time>
    af58:	4603      	mov	r3, r0
    af5a:	ebc3 0304 	rsb	r3, r3, r4
}
    af5e:	4618      	mov	r0, r3
    af60:	f107 070c 	add.w	r7, r7, #12
    af64:	46bd      	mov	sp, r7
    af66:	bd90      	pop	{r4, r7, pc}

0000af68 <uip_setipid>:

/* Ths ipid variable is an increasing number that is used for the IP ID	field. */
static u16_t ipid;

void uip_setipid( u16_t id )
{
    af68:	b480      	push	{r7}
    af6a:	b083      	sub	sp, #12
    af6c:	af00      	add	r7, sp, #0
    af6e:	4603      	mov	r3, r0
    af70:	80fb      	strh	r3, [r7, #6]
	ipid = id;
    af72:	f642 7350 	movw	r3, #12112	; 0x2f50
    af76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    af7a:	88fa      	ldrh	r2, [r7, #6]
    af7c:	801a      	strh	r2, [r3, #0]
}
    af7e:	f107 070c 	add.w	r7, r7, #12
    af82:	46bd      	mov	sp, r7
    af84:	bc80      	pop	{r7}
    af86:	4770      	bx	lr

0000af88 <uip_add32>:
	#define UIP_LOG( m )
#endif /* UIP_LOGGING == 1 */

#if !UIP_ARCH_ADD32
	void uip_add32( u8_t *op32, u16_t op16 )
	{
    af88:	b480      	push	{r7}
    af8a:	b083      	sub	sp, #12
    af8c:	af00      	add	r7, sp, #0
    af8e:	6078      	str	r0, [r7, #4]
    af90:	460b      	mov	r3, r1
    af92:	807b      	strh	r3, [r7, #2]
		uip_acc32[3] = op32[3] + ( op16 & 0xff );
    af94:	687b      	ldr	r3, [r7, #4]
    af96:	f103 0303 	add.w	r3, r3, #3
    af9a:	781a      	ldrb	r2, [r3, #0]
    af9c:	887b      	ldrh	r3, [r7, #2]
    af9e:	b2db      	uxtb	r3, r3
    afa0:	4413      	add	r3, r2
    afa2:	b2da      	uxtb	r2, r3
    afa4:	f64a 4318 	movw	r3, #44056	; 0xac18
    afa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afac:	70da      	strb	r2, [r3, #3]
		uip_acc32[2] = op32[2] + ( op16 >> 8 );
    afae:	687b      	ldr	r3, [r7, #4]
    afb0:	f103 0302 	add.w	r3, r3, #2
    afb4:	781a      	ldrb	r2, [r3, #0]
    afb6:	887b      	ldrh	r3, [r7, #2]
    afb8:	ea4f 2313 	mov.w	r3, r3, lsr #8
    afbc:	b29b      	uxth	r3, r3
    afbe:	b2db      	uxtb	r3, r3
    afc0:	4413      	add	r3, r2
    afc2:	b2da      	uxtb	r2, r3
    afc4:	f64a 4318 	movw	r3, #44056	; 0xac18
    afc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afcc:	709a      	strb	r2, [r3, #2]
		uip_acc32[1] = op32[1];
    afce:	687b      	ldr	r3, [r7, #4]
    afd0:	f103 0301 	add.w	r3, r3, #1
    afd4:	781a      	ldrb	r2, [r3, #0]
    afd6:	f64a 4318 	movw	r3, #44056	; 0xac18
    afda:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afde:	705a      	strb	r2, [r3, #1]
		uip_acc32[0] = op32[0];
    afe0:	687b      	ldr	r3, [r7, #4]
    afe2:	781a      	ldrb	r2, [r3, #0]
    afe4:	f64a 4318 	movw	r3, #44056	; 0xac18
    afe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    afec:	701a      	strb	r2, [r3, #0]

		if( uip_acc32[2] < (op16 >> 8) )
    afee:	f64a 4318 	movw	r3, #44056	; 0xac18
    aff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    aff6:	789b      	ldrb	r3, [r3, #2]
    aff8:	461a      	mov	r2, r3
    affa:	887b      	ldrh	r3, [r7, #2]
    affc:	ea4f 2313 	mov.w	r3, r3, lsr #8
    b000:	b29b      	uxth	r3, r3
    b002:	429a      	cmp	r2, r3
    b004:	d220      	bcs.n	b048 <uip_add32+0xc0>
		{
			++uip_acc32[1];
    b006:	f64a 4318 	movw	r3, #44056	; 0xac18
    b00a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b00e:	785b      	ldrb	r3, [r3, #1]
    b010:	f103 0301 	add.w	r3, r3, #1
    b014:	b2da      	uxtb	r2, r3
    b016:	f64a 4318 	movw	r3, #44056	; 0xac18
    b01a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b01e:	705a      	strb	r2, [r3, #1]
			if( uip_acc32[1] == 0 )
    b020:	f64a 4318 	movw	r3, #44056	; 0xac18
    b024:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b028:	785b      	ldrb	r3, [r3, #1]
    b02a:	2b00      	cmp	r3, #0
    b02c:	d10c      	bne.n	b048 <uip_add32+0xc0>
			{
				++uip_acc32[0];
    b02e:	f64a 4318 	movw	r3, #44056	; 0xac18
    b032:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b036:	781b      	ldrb	r3, [r3, #0]
    b038:	f103 0301 	add.w	r3, r3, #1
    b03c:	b2da      	uxtb	r2, r3
    b03e:	f64a 4318 	movw	r3, #44056	; 0xac18
    b042:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b046:	701a      	strb	r2, [r3, #0]
			}
		}

		if( uip_acc32[3] < (op16 & 0xff) )
    b048:	f64a 4318 	movw	r3, #44056	; 0xac18
    b04c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b050:	78db      	ldrb	r3, [r3, #3]
    b052:	461a      	mov	r2, r3
    b054:	887b      	ldrh	r3, [r7, #2]
    b056:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    b05a:	429a      	cmp	r2, r3
    b05c:	da34      	bge.n	b0c8 <uip_add32+0x140>
		{
			++uip_acc32[2];
    b05e:	f64a 4318 	movw	r3, #44056	; 0xac18
    b062:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b066:	789b      	ldrb	r3, [r3, #2]
    b068:	f103 0301 	add.w	r3, r3, #1
    b06c:	b2da      	uxtb	r2, r3
    b06e:	f64a 4318 	movw	r3, #44056	; 0xac18
    b072:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b076:	709a      	strb	r2, [r3, #2]
			if( uip_acc32[2] == 0 )
    b078:	f64a 4318 	movw	r3, #44056	; 0xac18
    b07c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b080:	789b      	ldrb	r3, [r3, #2]
    b082:	2b00      	cmp	r3, #0
    b084:	d120      	bne.n	b0c8 <uip_add32+0x140>
			{
				++uip_acc32[1];
    b086:	f64a 4318 	movw	r3, #44056	; 0xac18
    b08a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b08e:	785b      	ldrb	r3, [r3, #1]
    b090:	f103 0301 	add.w	r3, r3, #1
    b094:	b2da      	uxtb	r2, r3
    b096:	f64a 4318 	movw	r3, #44056	; 0xac18
    b09a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b09e:	705a      	strb	r2, [r3, #1]
				if( uip_acc32[1] == 0 )
    b0a0:	f64a 4318 	movw	r3, #44056	; 0xac18
    b0a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0a8:	785b      	ldrb	r3, [r3, #1]
    b0aa:	2b00      	cmp	r3, #0
    b0ac:	d10c      	bne.n	b0c8 <uip_add32+0x140>
				{
					++uip_acc32[0];
    b0ae:	f64a 4318 	movw	r3, #44056	; 0xac18
    b0b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0b6:	781b      	ldrb	r3, [r3, #0]
    b0b8:	f103 0301 	add.w	r3, r3, #1
    b0bc:	b2da      	uxtb	r2, r3
    b0be:	f64a 4318 	movw	r3, #44056	; 0xac18
    b0c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b0c6:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}
    b0c8:	f107 070c 	add.w	r7, r7, #12
    b0cc:	46bd      	mov	sp, r7
    b0ce:	bc80      	pop	{r7}
    b0d0:	4770      	bx	lr
    b0d2:	bf00      	nop

0000b0d4 <chksum>:
#endif /* UIP_ARCH_ADD32 */

#if !UIP_ARCH_CHKSUM

	static u16_t chksum( u16_t sum, const u8_t *data, u16_t len )
	{
    b0d4:	b480      	push	{r7}
    b0d6:	b089      	sub	sp, #36	; 0x24
    b0d8:	af00      	add	r7, sp, #0
    b0da:	60b9      	str	r1, [r7, #8]
    b0dc:	4613      	mov	r3, r2
    b0de:	4602      	mov	r2, r0
    b0e0:	81fa      	strh	r2, [r7, #14]
    b0e2:	80fb      	strh	r3, [r7, #6]
		u16_t		t;
		const u8_t	*dataptr;
		const u8_t	*last_byte;

		dataptr = data;
    b0e4:	68bb      	ldr	r3, [r7, #8]
    b0e6:	61bb      	str	r3, [r7, #24]
		last_byte = data + len - 1;
    b0e8:	88fb      	ldrh	r3, [r7, #6]
    b0ea:	f103 33ff 	add.w	r3, r3, #4294967295
    b0ee:	68ba      	ldr	r2, [r7, #8]
    b0f0:	4413      	add	r3, r2
    b0f2:	61fb      	str	r3, [r7, #28]

		while( dataptr < last_byte )
    b0f4:	e01a      	b.n	b12c <chksum+0x58>
		{
			/* At least two more bytes */
			t = ( dataptr[ 0 ] << 8 ) + dataptr[ 1 ];
    b0f6:	69bb      	ldr	r3, [r7, #24]
    b0f8:	781b      	ldrb	r3, [r3, #0]
    b0fa:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b0fe:	b29a      	uxth	r2, r3
    b100:	69bb      	ldr	r3, [r7, #24]
    b102:	f103 0301 	add.w	r3, r3, #1
    b106:	781b      	ldrb	r3, [r3, #0]
    b108:	4413      	add	r3, r2
    b10a:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b10c:	89fa      	ldrh	r2, [r7, #14]
    b10e:	8afb      	ldrh	r3, [r7, #22]
    b110:	4413      	add	r3, r2
    b112:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b114:	89fa      	ldrh	r2, [r7, #14]
    b116:	8afb      	ldrh	r3, [r7, #22]
    b118:	429a      	cmp	r2, r3
    b11a:	d203      	bcs.n	b124 <chksum+0x50>
			{
				sum++;	/* carry */
    b11c:	89fb      	ldrh	r3, [r7, #14]
    b11e:	f103 0301 	add.w	r3, r3, #1
    b122:	81fb      	strh	r3, [r7, #14]
			}

			dataptr += 2;
    b124:	69bb      	ldr	r3, [r7, #24]
    b126:	f103 0302 	add.w	r3, r3, #2
    b12a:	61bb      	str	r3, [r7, #24]
		const u8_t	*last_byte;

		dataptr = data;
		last_byte = data + len - 1;

		while( dataptr < last_byte )
    b12c:	69ba      	ldr	r2, [r7, #24]
    b12e:	69fb      	ldr	r3, [r7, #28]
    b130:	429a      	cmp	r2, r3
    b132:	d3e0      	bcc.n	b0f6 <chksum+0x22>
			}

			dataptr += 2;
		}

		if( dataptr == last_byte )
    b134:	69ba      	ldr	r2, [r7, #24]
    b136:	69fb      	ldr	r3, [r7, #28]
    b138:	429a      	cmp	r2, r3
    b13a:	d110      	bne.n	b15e <chksum+0x8a>
		{
			t = ( dataptr[ 0 ] << 8 ) + 0;
    b13c:	69bb      	ldr	r3, [r7, #24]
    b13e:	781b      	ldrb	r3, [r3, #0]
    b140:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b144:	82fb      	strh	r3, [r7, #22]
			sum += t;
    b146:	89fa      	ldrh	r2, [r7, #14]
    b148:	8afb      	ldrh	r3, [r7, #22]
    b14a:	4413      	add	r3, r2
    b14c:	81fb      	strh	r3, [r7, #14]
			if( sum < t )
    b14e:	89fa      	ldrh	r2, [r7, #14]
    b150:	8afb      	ldrh	r3, [r7, #22]
    b152:	429a      	cmp	r2, r3
    b154:	d203      	bcs.n	b15e <chksum+0x8a>
			{
				sum++;	/* carry */
    b156:	89fb      	ldrh	r3, [r7, #14]
    b158:	f103 0301 	add.w	r3, r3, #1
    b15c:	81fb      	strh	r3, [r7, #14]
			}
		}

		/* Return sum in host byte order. */
		return sum;
    b15e:	89fb      	ldrh	r3, [r7, #14]
	}
    b160:	4618      	mov	r0, r3
    b162:	f107 0724 	add.w	r7, r7, #36	; 0x24
    b166:	46bd      	mov	sp, r7
    b168:	bc80      	pop	{r7}
    b16a:	4770      	bx	lr

0000b16c <uip_chksum>:
	/*---------------------------------------------------------------------------*/

	u16_t uip_chksum( u16_t *data, u16_t len )
	{
    b16c:	b580      	push	{r7, lr}
    b16e:	b082      	sub	sp, #8
    b170:	af00      	add	r7, sp, #0
    b172:	6078      	str	r0, [r7, #4]
    b174:	460b      	mov	r3, r1
    b176:	807b      	strh	r3, [r7, #2]
		return htons( chksum( 0, ( u8_t * ) data, len ) );
    b178:	687a      	ldr	r2, [r7, #4]
    b17a:	887b      	ldrh	r3, [r7, #2]
    b17c:	f04f 0000 	mov.w	r0, #0
    b180:	4611      	mov	r1, r2
    b182:	461a      	mov	r2, r3
    b184:	f7ff ffa6 	bl	b0d4 <chksum>
    b188:	4603      	mov	r3, r0
    b18a:	4618      	mov	r0, r3
    b18c:	f002 fb88 	bl	d8a0 <htons>
    b190:	4603      	mov	r3, r0
	}
    b192:	4618      	mov	r0, r3
    b194:	f107 0708 	add.w	r7, r7, #8
    b198:	46bd      	mov	sp, r7
    b19a:	bd80      	pop	{r7, pc}

0000b19c <uip_ipchksum>:
	/*---------------------------------------------------------------------------*/

	#ifndef UIP_ARCH_IPCHKSUM
		u16_t uip_ipchksum( void )
		{
    b19c:	b580      	push	{r7, lr}
    b19e:	b082      	sub	sp, #8
    b1a0:	af00      	add	r7, sp, #0
			u16_t	sum;

			sum = chksum( 0, &uip_buf[UIP_LLH_LEN], UIP_IPH_LEN );
    b1a2:	f240 636c 	movw	r3, #1644	; 0x66c
    b1a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1aa:	681b      	ldr	r3, [r3, #0]
    b1ac:	f103 030e 	add.w	r3, r3, #14
    b1b0:	f04f 0000 	mov.w	r0, #0
    b1b4:	4619      	mov	r1, r3
    b1b6:	f04f 0214 	mov.w	r2, #20
    b1ba:	f7ff ff8b 	bl	b0d4 <chksum>
    b1be:	4603      	mov	r3, r0
    b1c0:	80fb      	strh	r3, [r7, #6]

			//DEBUG_PRINTF( "uip_ipchksum: sum 0x%04x\n", sum );
			return( sum == 0 ) ? 0xffff : htons( sum );
    b1c2:	88fb      	ldrh	r3, [r7, #6]
    b1c4:	2b00      	cmp	r3, #0
    b1c6:	d005      	beq.n	b1d4 <uip_ipchksum+0x38>
    b1c8:	88fb      	ldrh	r3, [r7, #6]
    b1ca:	4618      	mov	r0, r3
    b1cc:	f002 fb68 	bl	d8a0 <htons>
    b1d0:	4603      	mov	r3, r0
    b1d2:	e001      	b.n	b1d8 <uip_ipchksum+0x3c>
    b1d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
		}
    b1d8:	4618      	mov	r0, r3
    b1da:	f107 0708 	add.w	r7, r7, #8
    b1de:	46bd      	mov	sp, r7
    b1e0:	bd80      	pop	{r7, pc}
    b1e2:	bf00      	nop

0000b1e4 <upper_layer_chksum>:
	#endif
	/*---------------------------------------------------------------------------*/

	static u16_t upper_layer_chksum( u8_t proto )
	{
    b1e4:	b580      	push	{r7, lr}
    b1e6:	b084      	sub	sp, #16
    b1e8:	af00      	add	r7, sp, #0
    b1ea:	4603      	mov	r3, r0
    b1ec:	71fb      	strb	r3, [r7, #7]
		u16_t	sum;

		#if UIP_CONF_IPV6
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] );
		#else /* UIP_CONF_IPV6 */
			upper_layer_len = ( ((u16_t) (BUF->len[ 0 ]) << 8) + BUF->len[ 1 ] ) - UIP_IPH_LEN;
    b1ee:	f240 636c 	movw	r3, #1644	; 0x66c
    b1f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b1f6:	681b      	ldr	r3, [r3, #0]
    b1f8:	f103 030e 	add.w	r3, r3, #14
    b1fc:	789b      	ldrb	r3, [r3, #2]
    b1fe:	ea4f 2303 	mov.w	r3, r3, lsl #8
    b202:	b29a      	uxth	r2, r3
    b204:	f240 636c 	movw	r3, #1644	; 0x66c
    b208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b20c:	681b      	ldr	r3, [r3, #0]
    b20e:	f103 030e 	add.w	r3, r3, #14
    b212:	78db      	ldrb	r3, [r3, #3]
    b214:	4413      	add	r3, r2
    b216:	b29b      	uxth	r3, r3
    b218:	f1a3 0314 	sub.w	r3, r3, #20
    b21c:	81bb      	strh	r3, [r7, #12]
		#endif /* UIP_CONF_IPV6 */

		/* First sum pseudoheader. */

		/* IP protocol and length fields. This addition cannot carry. */
		sum = upper_layer_len + proto;
    b21e:	79fa      	ldrb	r2, [r7, #7]
    b220:	89bb      	ldrh	r3, [r7, #12]
    b222:	4413      	add	r3, r2
    b224:	81fb      	strh	r3, [r7, #14]

		/* Sum IP source and destination addresses. */
		sum = chksum( sum, ( u8_t * ) &BUF->srcipaddr, 2 * sizeof(uip_ipaddr_t) );
    b226:	f240 636c 	movw	r3, #1644	; 0x66c
    b22a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b22e:	681b      	ldr	r3, [r3, #0]
    b230:	f103 030e 	add.w	r3, r3, #14
    b234:	f103 030c 	add.w	r3, r3, #12
    b238:	89fa      	ldrh	r2, [r7, #14]
    b23a:	4610      	mov	r0, r2
    b23c:	4619      	mov	r1, r3
    b23e:	f04f 0208 	mov.w	r2, #8
    b242:	f7ff ff47 	bl	b0d4 <chksum>
    b246:	4603      	mov	r3, r0
    b248:	81fb      	strh	r3, [r7, #14]

		/* Sum TCP header and data. */
		sum = chksum( sum, &uip_buf[UIP_IPH_LEN + UIP_LLH_LEN], upper_layer_len );
    b24a:	f240 636c 	movw	r3, #1644	; 0x66c
    b24e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b252:	681b      	ldr	r3, [r3, #0]
    b254:	f103 0222 	add.w	r2, r3, #34	; 0x22
    b258:	89f9      	ldrh	r1, [r7, #14]
    b25a:	89bb      	ldrh	r3, [r7, #12]
    b25c:	4608      	mov	r0, r1
    b25e:	4611      	mov	r1, r2
    b260:	461a      	mov	r2, r3
    b262:	f7ff ff37 	bl	b0d4 <chksum>
    b266:	4603      	mov	r3, r0
    b268:	81fb      	strh	r3, [r7, #14]

		return( sum == 0 ) ? 0xffff : htons( sum );
    b26a:	89fb      	ldrh	r3, [r7, #14]
    b26c:	2b00      	cmp	r3, #0
    b26e:	d005      	beq.n	b27c <upper_layer_chksum+0x98>
    b270:	89fb      	ldrh	r3, [r7, #14]
    b272:	4618      	mov	r0, r3
    b274:	f002 fb14 	bl	d8a0 <htons>
    b278:	4603      	mov	r3, r0
    b27a:	e001      	b.n	b280 <upper_layer_chksum+0x9c>
    b27c:	f64f 73ff 	movw	r3, #65535	; 0xffff
	}
    b280:	4618      	mov	r0, r3
    b282:	f107 0710 	add.w	r7, r7, #16
    b286:	46bd      	mov	sp, r7
    b288:	bd80      	pop	{r7, pc}
    b28a:	bf00      	nop

0000b28c <uip_tcpchksum>:
		}
	#endif /* UIP_CONF_IPV6 */
	/*---------------------------------------------------------------------------*/

	u16_t uip_tcpchksum( void )
	{
    b28c:	b580      	push	{r7, lr}
    b28e:	af00      	add	r7, sp, #0
		return upper_layer_chksum( UIP_PROTO_TCP );
    b290:	f04f 0006 	mov.w	r0, #6
    b294:	f7ff ffa6 	bl	b1e4 <upper_layer_chksum>
    b298:	4603      	mov	r3, r0
	}
    b29a:	4618      	mov	r0, r3
    b29c:	bd80      	pop	{r7, pc}
    b29e:	bf00      	nop

0000b2a0 <uip_udpchksum>:
	/*---------------------------------------------------------------------------*/

	#if UIP_UDP_CHECKSUMS
		u16_t uip_udpchksum( void )
		{
    b2a0:	b580      	push	{r7, lr}
    b2a2:	af00      	add	r7, sp, #0
			return upper_layer_chksum( UIP_PROTO_UDP );
    b2a4:	f04f 0011 	mov.w	r0, #17
    b2a8:	f7ff ff9c 	bl	b1e4 <upper_layer_chksum>
    b2ac:	4603      	mov	r3, r0
		}
    b2ae:	4618      	mov	r0, r3
    b2b0:	bd80      	pop	{r7, pc}
    b2b2:	bf00      	nop

0000b2b4 <uip_init>:

#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
    b2b4:	b480      	push	{r7}
    b2b6:	af00      	add	r7, sp, #0
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b2b8:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b2bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2c0:	f04f 0200 	mov.w	r2, #0
    b2c4:	701a      	strb	r2, [r3, #0]
    b2c6:	e01a      	b.n	b2fe <uip_init+0x4a>
	{
		uip_listenports[ c ] = 0;
    b2c8:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b2cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2d0:	781b      	ldrb	r3, [r3, #0]
    b2d2:	461a      	mov	r2, r3
    b2d4:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b2d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2dc:	f04f 0100 	mov.w	r1, #0
    b2e0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* UIP_ARCH_CHKSUM */
/*---------------------------------------------------------------------------*/

void uip_init( void )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b2e4:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b2e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2ec:	781b      	ldrb	r3, [r3, #0]
    b2ee:	f103 0301 	add.w	r3, r3, #1
    b2f2:	b2da      	uxtb	r2, r3
    b2f4:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b2f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b2fc:	701a      	strb	r2, [r3, #0]
    b2fe:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b306:	781b      	ldrb	r3, [r3, #0]
    b308:	2b27      	cmp	r3, #39	; 0x27
    b30a:	d9dd      	bls.n	b2c8 <uip_init+0x14>
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b30c:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b310:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b314:	f04f 0200 	mov.w	r2, #0
    b318:	701a      	strb	r2, [r3, #0]
    b31a:	e020      	b.n	b35e <uip_init+0xaa>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
    b31c:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b320:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b324:	781b      	ldrb	r3, [r3, #0]
    b326:	461a      	mov	r2, r3
    b328:	f64a 4328 	movw	r3, #44072	; 0xac28
    b32c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b330:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    b334:	fb01 f202 	mul.w	r2, r1, r2
    b338:	4413      	add	r3, r2
    b33a:	f103 0318 	add.w	r3, r3, #24
    b33e:	f04f 0200 	mov.w	r2, #0
    b342:	705a      	strb	r2, [r3, #1]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		uip_listenports[ c ] = 0;
	}

	for( c = 0; c < UIP_CONNS; ++c )
    b344:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b348:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b34c:	781b      	ldrb	r3, [r3, #0]
    b34e:	f103 0301 	add.w	r3, r3, #1
    b352:	b2da      	uxtb	r2, r3
    b354:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b358:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b35c:	701a      	strb	r2, [r3, #0]
    b35e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b366:	781b      	ldrb	r3, [r3, #0]
    b368:	2b27      	cmp	r3, #39	; 0x27
    b36a:	d9d7      	bls.n	b31c <uip_init+0x68>
	{
		uip_conns[ c ].tcpstateflags = UIP_CLOSED;
	}

	#if UIP_ACTIVE_OPEN
		lastport = 1024;
    b36c:	f642 7358 	movw	r3, #12120	; 0x2f58
    b370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b374:	f44f 6280 	mov.w	r2, #1024	; 0x400
    b378:	801a      	strh	r2, [r3, #0]

	/* IPv4 initialization. */
	#if UIP_FIXEDADDR == 0
		/*  uip_hostaddr[ 0 ] = uip_hostaddr[ 1 ] = 0;*/
	#endif /* UIP_FIXEDADDR */
}
    b37a:	46bd      	mov	sp, r7
    b37c:	bc80      	pop	{r7}
    b37e:	4770      	bx	lr

0000b380 <uip_connect>:
/*---------------------------------------------------------------------------*/

#if UIP_ACTIVE_OPEN
	struct uip_conn *uip_connect( uip_ipaddr_t *ripaddr, u16_t rport )
	{
    b380:	b5b0      	push	{r4, r5, r7, lr}
    b382:	b082      	sub	sp, #8
    b384:	af00      	add	r7, sp, #0
    b386:	6078      	str	r0, [r7, #4]
    b388:	460b      	mov	r3, r1
    b38a:	807b      	strh	r3, [r7, #2]
    b38c:	e000      	b.n	b390 <uip_connect+0x10>
		for( c = 0; c < UIP_CONNS; ++c )
		{
			conn = &uip_conns[ c ];
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
			{
				goto again;
    b38e:	bf00      	nop
	{
		register struct uip_conn	*conn, *cconn;

		/* Find an unused local port. */
	again:
		++lastport;
    b390:	f642 7358 	movw	r3, #12120	; 0x2f58
    b394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b398:	881b      	ldrh	r3, [r3, #0]
    b39a:	f103 0301 	add.w	r3, r3, #1
    b39e:	b29a      	uxth	r2, r3
    b3a0:	f642 7358 	movw	r3, #12120	; 0x2f58
    b3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3a8:	801a      	strh	r2, [r3, #0]

		if( lastport >= 32000 )
    b3aa:	f642 7358 	movw	r3, #12120	; 0x2f58
    b3ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3b2:	881a      	ldrh	r2, [r3, #0]
    b3b4:	f647 43ff 	movw	r3, #31999	; 0x7cff
    b3b8:	429a      	cmp	r2, r3
    b3ba:	d906      	bls.n	b3ca <uip_connect+0x4a>
		{
			lastport = 4096;
    b3bc:	f642 7358 	movw	r3, #12120	; 0x2f58
    b3c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    b3c8:	801a      	strh	r2, [r3, #0]
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b3ca:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b3ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3d2:	f04f 0200 	mov.w	r2, #0
    b3d6:	701a      	strb	r2, [r3, #0]
    b3d8:	e02a      	b.n	b430 <uip_connect+0xb0>
		{
			conn = &uip_conns[ c ];
    b3da:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3e2:	781b      	ldrb	r3, [r3, #0]
    b3e4:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b3e8:	fb02 f203 	mul.w	r2, r2, r3
    b3ec:	f64a 4328 	movw	r3, #44072	; 0xac28
    b3f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b3f4:	eb02 0403 	add.w	r4, r2, r3
			if( conn->tcpstateflags != UIP_CLOSED && conn->lport == htons(lastport) )
    b3f8:	7e63      	ldrb	r3, [r4, #25]
    b3fa:	2b00      	cmp	r3, #0
    b3fc:	d00b      	beq.n	b416 <uip_connect+0x96>
    b3fe:	88a4      	ldrh	r4, [r4, #4]
    b400:	f642 7358 	movw	r3, #12120	; 0x2f58
    b404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b408:	881b      	ldrh	r3, [r3, #0]
    b40a:	4618      	mov	r0, r3
    b40c:	f002 fa48 	bl	d8a0 <htons>
    b410:	4603      	mov	r3, r0
    b412:	429c      	cmp	r4, r3
    b414:	d0bb      	beq.n	b38e <uip_connect+0xe>
			lastport = 4096;
		}

		/* Check if this port is already in use, and if so try to find
		 another one. */
		for( c = 0; c < UIP_CONNS; ++c )
    b416:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b41a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b41e:	781b      	ldrb	r3, [r3, #0]
    b420:	f103 0301 	add.w	r3, r3, #1
    b424:	b2da      	uxtb	r2, r3
    b426:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b42a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b42e:	701a      	strb	r2, [r3, #0]
    b430:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b434:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b438:	781b      	ldrb	r3, [r3, #0]
    b43a:	2b27      	cmp	r3, #39	; 0x27
    b43c:	d9cd      	bls.n	b3da <uip_connect+0x5a>
			{
				goto again;
			}
		}

		conn = 0;
    b43e:	f04f 0400 	mov.w	r4, #0
		for( c = 0; c < UIP_CONNS; ++c )
    b442:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b446:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b44a:	f04f 0200 	mov.w	r2, #0
    b44e:	701a      	strb	r2, [r3, #0]
    b450:	e02a      	b.n	b4a8 <uip_connect+0x128>
		{
			cconn = &uip_conns[ c ];
    b452:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b456:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b45a:	781b      	ldrb	r3, [r3, #0]
    b45c:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    b460:	fb02 f203 	mul.w	r2, r2, r3
    b464:	f64a 4328 	movw	r3, #44072	; 0xac28
    b468:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b46c:	eb02 0503 	add.w	r5, r2, r3
			if( cconn->tcpstateflags == UIP_CLOSED )
    b470:	7e6b      	ldrb	r3, [r5, #25]
    b472:	2b00      	cmp	r3, #0
    b474:	d101      	bne.n	b47a <uip_connect+0xfa>
			{
				conn = cconn;
    b476:	462c      	mov	r4, r5
				break;
    b478:	e01d      	b.n	b4b6 <uip_connect+0x136>
			}

			if( cconn->tcpstateflags == UIP_TIME_WAIT )
    b47a:	7e6b      	ldrb	r3, [r5, #25]
    b47c:	2b07      	cmp	r3, #7
    b47e:	d106      	bne.n	b48e <uip_connect+0x10e>
			{
				if( conn == 0 || cconn->timer > conn->timer )
    b480:	2c00      	cmp	r4, #0
    b482:	d003      	beq.n	b48c <uip_connect+0x10c>
    b484:	7eaa      	ldrb	r2, [r5, #26]
    b486:	7ea3      	ldrb	r3, [r4, #26]
    b488:	429a      	cmp	r2, r3
    b48a:	d900      	bls.n	b48e <uip_connect+0x10e>
				{
					conn = cconn;
    b48c:	462c      	mov	r4, r5
				goto again;
			}
		}

		conn = 0;
		for( c = 0; c < UIP_CONNS; ++c )
    b48e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b492:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b496:	781b      	ldrb	r3, [r3, #0]
    b498:	f103 0301 	add.w	r3, r3, #1
    b49c:	b2da      	uxtb	r2, r3
    b49e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b4a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4a6:	701a      	strb	r2, [r3, #0]
    b4a8:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b4ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4b0:	781b      	ldrb	r3, [r3, #0]
    b4b2:	2b27      	cmp	r3, #39	; 0x27
    b4b4:	d9cd      	bls.n	b452 <uip_connect+0xd2>
					conn = cconn;
				}
			}
		}

		if( conn == 0 )
    b4b6:	2c00      	cmp	r4, #0
    b4b8:	d102      	bne.n	b4c0 <uip_connect+0x140>
		{
			return 0;
    b4ba:	f04f 0300 	mov.w	r3, #0
    b4be:	e04a      	b.n	b556 <uip_connect+0x1d6>
		}

		conn->tcpstateflags = UIP_SYN_SENT;
    b4c0:	f04f 0302 	mov.w	r3, #2
    b4c4:	7663      	strb	r3, [r4, #25]

		conn->snd_nxt[ 0 ] = iss[ 0 ];
    b4c6:	f642 7354 	movw	r3, #12116	; 0x2f54
    b4ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4ce:	781b      	ldrb	r3, [r3, #0]
    b4d0:	7323      	strb	r3, [r4, #12]
		conn->snd_nxt[ 1 ] = iss[ 1 ];
    b4d2:	f642 7354 	movw	r3, #12116	; 0x2f54
    b4d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4da:	785b      	ldrb	r3, [r3, #1]
    b4dc:	7363      	strb	r3, [r4, #13]
		conn->snd_nxt[ 2 ] = iss[ 2 ];
    b4de:	f642 7354 	movw	r3, #12116	; 0x2f54
    b4e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4e6:	789b      	ldrb	r3, [r3, #2]
    b4e8:	73a3      	strb	r3, [r4, #14]
		conn->snd_nxt[ 3 ] = iss[ 3 ];
    b4ea:	f642 7354 	movw	r3, #12116	; 0x2f54
    b4ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b4f2:	78db      	ldrb	r3, [r3, #3]
    b4f4:	73e3      	strb	r3, [r4, #15]

		conn->initialmss = conn->mss = UIP_TCP_MSS;
    b4f6:	f240 5392 	movw	r3, #1426	; 0x592
    b4fa:	8263      	strh	r3, [r4, #18]
    b4fc:	8a63      	ldrh	r3, [r4, #18]
    b4fe:	82a3      	strh	r3, [r4, #20]

		conn->len = 1;		/* TCP length of the SYN is one. */
    b500:	f04f 0301 	mov.w	r3, #1
    b504:	8223      	strh	r3, [r4, #16]
		conn->nrtx = 0;
    b506:	f04f 0300 	mov.w	r3, #0
    b50a:	76e3      	strb	r3, [r4, #27]
		conn->timer = 1;	/* Send the SYN next time around. */
    b50c:	f04f 0301 	mov.w	r3, #1
    b510:	76a3      	strb	r3, [r4, #26]
		conn->rto = UIP_RTO;
    b512:	f04f 0303 	mov.w	r3, #3
    b516:	7623      	strb	r3, [r4, #24]
		conn->sa = 0;
    b518:	f04f 0300 	mov.w	r3, #0
    b51c:	75a3      	strb	r3, [r4, #22]
		conn->sv = 16;		/* Initial value of the RTT variance. */
    b51e:	f04f 0310 	mov.w	r3, #16
    b522:	75e3      	strb	r3, [r4, #23]
		conn->lport = htons( lastport );
    b524:	f642 7358 	movw	r3, #12120	; 0x2f58
    b528:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b52c:	881b      	ldrh	r3, [r3, #0]
    b52e:	4618      	mov	r0, r3
    b530:	f002 f9b6 	bl	d8a0 <htons>
    b534:	4603      	mov	r3, r0
    b536:	80a3      	strh	r3, [r4, #4]
		conn->rport = rport;
    b538:	887b      	ldrh	r3, [r7, #2]
    b53a:	80e3      	strh	r3, [r4, #6]
		uip_ipaddr_copy( &conn->ripaddr, ripaddr );
    b53c:	687b      	ldr	r3, [r7, #4]
    b53e:	781b      	ldrb	r3, [r3, #0]
    b540:	7023      	strb	r3, [r4, #0]
    b542:	687b      	ldr	r3, [r7, #4]
    b544:	785b      	ldrb	r3, [r3, #1]
    b546:	7063      	strb	r3, [r4, #1]
    b548:	687b      	ldr	r3, [r7, #4]
    b54a:	789b      	ldrb	r3, [r3, #2]
    b54c:	70a3      	strb	r3, [r4, #2]
    b54e:	687b      	ldr	r3, [r7, #4]
    b550:	78db      	ldrb	r3, [r3, #3]
    b552:	70e3      	strb	r3, [r4, #3]

		return conn;
    b554:	4623      	mov	r3, r4
	}
    b556:	4618      	mov	r0, r3
    b558:	f107 0708 	add.w	r7, r7, #8
    b55c:	46bd      	mov	sp, r7
    b55e:	bdb0      	pop	{r4, r5, r7, pc}

0000b560 <uip_unlisten>:
	}
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
    b560:	b480      	push	{r7}
    b562:	b083      	sub	sp, #12
    b564:	af00      	add	r7, sp, #0
    b566:	4603      	mov	r3, r0
    b568:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b56a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b56e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b572:	f04f 0200 	mov.w	r2, #0
    b576:	701a      	strb	r2, [r3, #0]
    b578:	e02a      	b.n	b5d0 <uip_unlisten+0x70>
	{
		if( uip_listenports[ c ] == port )
    b57a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b57e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b582:	781b      	ldrb	r3, [r3, #0]
    b584:	461a      	mov	r2, r3
    b586:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b58a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b58e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b592:	88fa      	ldrh	r2, [r7, #6]
    b594:	429a      	cmp	r2, r3
    b596:	d10e      	bne.n	b5b6 <uip_unlisten+0x56>
		{
			uip_listenports[ c ] = 0;
    b598:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b59c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5a0:	781b      	ldrb	r3, [r3, #0]
    b5a2:	461a      	mov	r2, r3
    b5a4:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b5a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ac:	f04f 0100 	mov.w	r1, #0
    b5b0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b5b4:	e013      	b.n	b5de <uip_unlisten+0x7e>
/*---------------------------------------------------------------------------*/
#endif /* UIP_UDP */

void uip_unlisten( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b5b6:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b5ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5be:	781b      	ldrb	r3, [r3, #0]
    b5c0:	f103 0301 	add.w	r3, r3, #1
    b5c4:	b2da      	uxtb	r2, r3
    b5c6:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b5ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5ce:	701a      	strb	r2, [r3, #0]
    b5d0:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b5d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5d8:	781b      	ldrb	r3, [r3, #0]
    b5da:	2b27      	cmp	r3, #39	; 0x27
    b5dc:	d9cd      	bls.n	b57a <uip_unlisten+0x1a>
		{
			uip_listenports[ c ] = 0;
			return;
		}
	}
}
    b5de:	f107 070c 	add.w	r7, r7, #12
    b5e2:	46bd      	mov	sp, r7
    b5e4:	bc80      	pop	{r7}
    b5e6:	4770      	bx	lr

0000b5e8 <uip_listen>:
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
    b5e8:	b480      	push	{r7}
    b5ea:	b083      	sub	sp, #12
    b5ec:	af00      	add	r7, sp, #0
    b5ee:	4603      	mov	r3, r0
    b5f0:	80fb      	strh	r3, [r7, #6]
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b5f2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b5f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b5fa:	f04f 0200 	mov.w	r2, #0
    b5fe:	701a      	strb	r2, [r3, #0]
    b600:	e028      	b.n	b654 <uip_listen+0x6c>
	{
		if( uip_listenports[ c ] == 0 )
    b602:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b60a:	781b      	ldrb	r3, [r3, #0]
    b60c:	461a      	mov	r2, r3
    b60e:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b612:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b616:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    b61a:	2b00      	cmp	r3, #0
    b61c:	d10d      	bne.n	b63a <uip_listen+0x52>
		{
			uip_listenports[ c ] = port;
    b61e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b622:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b626:	781b      	ldrb	r3, [r3, #0]
    b628:	461a      	mov	r2, r3
    b62a:	f64c 4308 	movw	r3, #52232	; 0xcc08
    b62e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b632:	88f9      	ldrh	r1, [r7, #6]
    b634:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			return;
    b638:	e013      	b.n	b662 <uip_listen+0x7a>
}
/*---------------------------------------------------------------------------*/

void uip_listen( u16_t port )
{
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    b63a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b63e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b642:	781b      	ldrb	r3, [r3, #0]
    b644:	f103 0301 	add.w	r3, r3, #1
    b648:	b2da      	uxtb	r2, r3
    b64a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b652:	701a      	strb	r2, [r3, #0]
    b654:	f642 735a 	movw	r3, #12122	; 0x2f5a
    b658:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b65c:	781b      	ldrb	r3, [r3, #0]
    b65e:	2b27      	cmp	r3, #39	; 0x27
    b660:	d9cf      	bls.n	b602 <uip_listen+0x1a>
		{
			uip_listenports[ c ] = port;
			return;
		}
	}
}
    b662:	f107 070c 	add.w	r7, r7, #12
    b666:	46bd      	mov	sp, r7
    b668:	bc80      	pop	{r7}
    b66a:	4770      	bx	lr

0000b66c <uip_add_rcv_nxt>:
/*---------------------------------------------------------------------------*/
#endif /* UIP_REASSEMBLY */


static void uip_add_rcv_nxt( u16_t n )
{
    b66c:	b580      	push	{r7, lr}
    b66e:	b082      	sub	sp, #8
    b670:	af00      	add	r7, sp, #0
    b672:	4603      	mov	r3, r0
    b674:	80fb      	strh	r3, [r7, #6]
	uip_add32( uip_conn->rcv_nxt, n );
    b676:	f64a 4324 	movw	r3, #44068	; 0xac24
    b67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b67e:	681b      	ldr	r3, [r3, #0]
    b680:	f103 0208 	add.w	r2, r3, #8
    b684:	88fb      	ldrh	r3, [r7, #6]
    b686:	4610      	mov	r0, r2
    b688:	4619      	mov	r1, r3
    b68a:	f7ff fc7d 	bl	af88 <uip_add32>
	uip_conn->rcv_nxt[ 0 ] = uip_acc32[ 0 ];
    b68e:	f64a 4324 	movw	r3, #44068	; 0xac24
    b692:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b696:	681a      	ldr	r2, [r3, #0]
    b698:	f64a 4318 	movw	r3, #44056	; 0xac18
    b69c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6a0:	781b      	ldrb	r3, [r3, #0]
    b6a2:	7213      	strb	r3, [r2, #8]
	uip_conn->rcv_nxt[ 1 ] = uip_acc32[ 1 ];
    b6a4:	f64a 4324 	movw	r3, #44068	; 0xac24
    b6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6ac:	681a      	ldr	r2, [r3, #0]
    b6ae:	f64a 4318 	movw	r3, #44056	; 0xac18
    b6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6b6:	785b      	ldrb	r3, [r3, #1]
    b6b8:	7253      	strb	r3, [r2, #9]
	uip_conn->rcv_nxt[ 2 ] = uip_acc32[ 2 ];
    b6ba:	f64a 4324 	movw	r3, #44068	; 0xac24
    b6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6c2:	681a      	ldr	r2, [r3, #0]
    b6c4:	f64a 4318 	movw	r3, #44056	; 0xac18
    b6c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6cc:	789b      	ldrb	r3, [r3, #2]
    b6ce:	7293      	strb	r3, [r2, #10]
	uip_conn->rcv_nxt[ 3 ] = uip_acc32[ 3 ];
    b6d0:	f64a 4324 	movw	r3, #44068	; 0xac24
    b6d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6d8:	681a      	ldr	r2, [r3, #0]
    b6da:	f64a 4318 	movw	r3, #44056	; 0xac18
    b6de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b6e2:	78db      	ldrb	r3, [r3, #3]
    b6e4:	72d3      	strb	r3, [r2, #11]
}
    b6e6:	f107 0708 	add.w	r7, r7, #8
    b6ea:	46bd      	mov	sp, r7
    b6ec:	bd80      	pop	{r7, pc}
    b6ee:	bf00      	nop

0000b6f0 <uip_process>:
/*---------------------------------------------------------------------------*/

void uip_process( u8_t flag )
{
    b6f0:	b590      	push	{r4, r7, lr}
    b6f2:	b085      	sub	sp, #20
    b6f4:	af00      	add	r7, sp, #0
    b6f6:	4603      	mov	r3, r0
    b6f8:	71fb      	strb	r3, [r7, #7]
	register struct uip_conn	*uip_connr = uip_conn;
    b6fa:	f64a 4324 	movw	r3, #44068	; 0xac24
    b6fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b702:	681c      	ldr	r4, [r3, #0]
		{
			goto udp_send;
		}
	#endif /* UIP_UDP */

	uip_sappdata = uip_appdata = &uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN];
    b704:	f240 636c 	movw	r3, #1644	; 0x66c
    b708:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b70c:	681b      	ldr	r3, [r3, #0]
    b70e:	f103 0236 	add.w	r2, r3, #54	; 0x36
    b712:	f64a 4320 	movw	r3, #44064	; 0xac20
    b716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b71a:	601a      	str	r2, [r3, #0]
    b71c:	f64a 4320 	movw	r3, #44064	; 0xac20
    b720:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b724:	681a      	ldr	r2, [r3, #0]
    b726:	f64a 4314 	movw	r3, #44052	; 0xac14
    b72a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b72e:	601a      	str	r2, [r3, #0]

	/* Check if we were invoked because of a poll request for a
	 particular connection. */
	if( flag == UIP_POLL_REQUEST )
    b730:	79fb      	ldrb	r3, [r7, #7]
    b732:	2b03      	cmp	r3, #3
    b734:	d114      	bne.n	b760 <uip_process+0x70>
	{
		if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED && !uip_outstanding(uip_connr) )
    b736:	7e63      	ldrb	r3, [r4, #25]
    b738:	f003 030f 	and.w	r3, r3, #15
    b73c:	2b03      	cmp	r3, #3
    b73e:	f042 807c 	bne.w	d83a <uip_process+0x214a>
    b742:	8a23      	ldrh	r3, [r4, #16]
    b744:	2b00      	cmp	r3, #0
    b746:	f042 807a 	bne.w	d83e <uip_process+0x214e>
		{
			uip_flags = UIP_POLL;
    b74a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b74e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b752:	f04f 0208 	mov.w	r2, #8
    b756:	701a      	strb	r2, [r3, #0]
			UIP_APPCALL();
    b758:	f003 fcd0 	bl	f0fc <httpd_appcall>
			goto appsend;
    b75c:	f001 bcbc 	b.w	d0d8 <uip_process+0x19e8>

		goto drop;

		/* Check if we were invoked because of the perodic timer fireing. */
	}
	else if( flag == UIP_TIMER )
    b760:	79fb      	ldrb	r3, [r7, #7]
    b762:	2b02      	cmp	r3, #2
    b764:	f040 8109 	bne.w	b97a <uip_process+0x28a>
				--uip_reasstmr;
			}
		#endif /* UIP_REASSEMBLY */

		/* Increase the initial sequence number. */
		if( ++iss[ 3 ] == 0 )
    b768:	f642 7354 	movw	r3, #12116	; 0x2f54
    b76c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b770:	78db      	ldrb	r3, [r3, #3]
    b772:	f103 0301 	add.w	r3, r3, #1
    b776:	b2da      	uxtb	r2, r3
    b778:	f642 7354 	movw	r3, #12116	; 0x2f54
    b77c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b780:	70da      	strb	r2, [r3, #3]
    b782:	f642 7354 	movw	r3, #12116	; 0x2f54
    b786:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b78a:	78db      	ldrb	r3, [r3, #3]
    b78c:	2b00      	cmp	r3, #0
    b78e:	d134      	bne.n	b7fa <uip_process+0x10a>
		{
			if( ++iss[ 2 ] == 0 )
    b790:	f642 7354 	movw	r3, #12116	; 0x2f54
    b794:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b798:	789b      	ldrb	r3, [r3, #2]
    b79a:	f103 0301 	add.w	r3, r3, #1
    b79e:	b2da      	uxtb	r2, r3
    b7a0:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7a8:	709a      	strb	r2, [r3, #2]
    b7aa:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7b2:	789b      	ldrb	r3, [r3, #2]
    b7b4:	2b00      	cmp	r3, #0
    b7b6:	d120      	bne.n	b7fa <uip_process+0x10a>
			{
				if( ++iss[ 1 ] == 0 )
    b7b8:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7c0:	785b      	ldrb	r3, [r3, #1]
    b7c2:	f103 0301 	add.w	r3, r3, #1
    b7c6:	b2da      	uxtb	r2, r3
    b7c8:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7d0:	705a      	strb	r2, [r3, #1]
    b7d2:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7da:	785b      	ldrb	r3, [r3, #1]
    b7dc:	2b00      	cmp	r3, #0
    b7de:	d10c      	bne.n	b7fa <uip_process+0x10a>
				{
					++iss[ 0 ];
    b7e0:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7e8:	781b      	ldrb	r3, [r3, #0]
    b7ea:	f103 0301 	add.w	r3, r3, #1
    b7ee:	b2da      	uxtb	r2, r3
    b7f0:	f642 7354 	movw	r3, #12116	; 0x2f54
    b7f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b7f8:	701a      	strb	r2, [r3, #0]
				}
			}
		}

		/* Reset the length variables. */
		uip_len = 0;
    b7fa:	f64a 4310 	movw	r3, #44048	; 0xac10
    b7fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b802:	f04f 0200 	mov.w	r2, #0
    b806:	801a      	strh	r2, [r3, #0]
		uip_slen = 0;
    b808:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    b80c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b810:	f04f 0200 	mov.w	r2, #0
    b814:	801a      	strh	r2, [r3, #0]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b816:	7e63      	ldrb	r3, [r4, #25]
    b818:	2b07      	cmp	r3, #7
    b81a:	d002      	beq.n	b822 <uip_process+0x132>
    b81c:	7e63      	ldrb	r3, [r4, #25]
    b81e:	2b05      	cmp	r3, #5
    b820:	d10d      	bne.n	b83e <uip_process+0x14e>
		{
			++( uip_connr->timer );
    b822:	7ea3      	ldrb	r3, [r4, #26]
    b824:	f103 0301 	add.w	r3, r3, #1
    b828:	b2db      	uxtb	r3, r3
    b82a:	76a3      	strb	r3, [r4, #26]
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
    b82c:	7ea3      	ldrb	r3, [r4, #26]
    b82e:	2b78      	cmp	r3, #120	; 0x78
    b830:	d102      	bne.n	b838 <uip_process+0x148>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    b832:	f04f 0300 	mov.w	r3, #0
    b836:	7663      	strb	r3, [r4, #25]

		/* Check if the connection is in a state in which we simply wait
		for the connection to time out. If so, we increase the
		connection's timer and remove the connection if it times
		out. */
		if( uip_connr->tcpstateflags == UIP_TIME_WAIT || uip_connr->tcpstateflags == UIP_FIN_WAIT_2 )
    b838:	bf00      	nop
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    b83a:	f002 b81d 	b.w	d878 <uip_process+0x2188>
			if( uip_connr->timer == UIP_TIME_WAIT_TIMEOUT )
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
			}
		}
		else if( uip_connr->tcpstateflags != UIP_CLOSED )
    b83e:	7e63      	ldrb	r3, [r4, #25]
    b840:	2b00      	cmp	r3, #0
    b842:	f001 87fe 	beq.w	d842 <uip_process+0x2152>
		{
			/* If the connection has outstanding data, we increase the
			connection's timer and see if it has reached the RTO value
			in which case we retransmit. */
			if( uip_outstanding(uip_connr) )
    b846:	8a23      	ldrh	r3, [r4, #16]
    b848:	2b00      	cmp	r3, #0
    b84a:	f000 8085 	beq.w	b958 <uip_process+0x268>
			{
				if( uip_connr->timer-- == 0 )
    b84e:	7ea3      	ldrb	r3, [r4, #26]
    b850:	2b00      	cmp	r3, #0
    b852:	bf14      	ite	ne
    b854:	2200      	movne	r2, #0
    b856:	2201      	moveq	r2, #1
    b858:	b2d2      	uxtb	r2, r2
    b85a:	f103 33ff 	add.w	r3, r3, #4294967295
    b85e:	b2db      	uxtb	r3, r3
    b860:	76a3      	strb	r3, [r4, #26]
    b862:	2a00      	cmp	r2, #0
    b864:	f001 87ef 	beq.w	d846 <uip_process+0x2156>
				{
					if
					(
						uip_connr->nrtx == UIP_MAXRTX ||
    b868:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b86a:	2b08      	cmp	r3, #8
    b86c:	d008      	beq.n	b880 <uip_process+0x190>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b86e:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b870:	2b02      	cmp	r3, #2
    b872:	d002      	beq.n	b87a <uip_process+0x18a>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
    b874:	7e63      	ldrb	r3, [r4, #25]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b876:	2b01      	cmp	r3, #1
    b878:	d11b      	bne.n	b8b2 <uip_process+0x1c2>
						uip_connr->nrtx == UIP_MAXRTX ||
						(
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
    b87a:	7ee3      	ldrb	r3, [r4, #27]
			if( uip_outstanding(uip_connr) )
			{
				if( uip_connr->timer-- == 0 )
				{
					if
					(
    b87c:	2b05      	cmp	r3, #5
    b87e:	d118      	bne.n	b8b2 <uip_process+0x1c2>
							(uip_connr->tcpstateflags == UIP_SYN_SENT || uip_connr->tcpstateflags == UIP_SYN_RCVD) &&
							uip_connr->nrtx == UIP_MAXSYNRTX
						)
					)
					{
						uip_connr->tcpstateflags = UIP_CLOSED;
    b880:	f04f 0300 	mov.w	r3, #0
    b884:	7663      	strb	r3, [r4, #25]

						/* We call UIP_APPCALL() with uip_flags set to
						UIP_TIMEDOUT to inform the application that the
						connection has timed out. */
						uip_flags = UIP_TIMEDOUT;
    b886:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b88e:	f06f 027f 	mvn.w	r2, #127	; 0x7f
    b892:	701a      	strb	r2, [r3, #0]
						UIP_APPCALL();
    b894:	f003 fc32 	bl	f0fc <httpd_appcall>

						/* We also send a reset packet to the remote host. */
						BUF->flags = TCP_RST | TCP_ACK;
    b898:	f240 636c 	movw	r3, #1644	; 0x66c
    b89c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8a0:	681b      	ldr	r3, [r3, #0]
    b8a2:	f103 030e 	add.w	r3, r3, #14
    b8a6:	f04f 0214 	mov.w	r2, #20
    b8aa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
						goto tcp_send_nodata;
    b8ae:	f001 bd9e 	b.w	d3ee <uip_process+0x1cfe>
					}

					/* Exponential backoff. */
					uip_connr->timer = UIP_RTO << ( uip_connr->nrtx > 4 ? 4 : uip_connr->nrtx );
    b8b2:	7ee3      	ldrb	r3, [r4, #27]
    b8b4:	2b04      	cmp	r3, #4
    b8b6:	d806      	bhi.n	b8c6 <uip_process+0x1d6>
    b8b8:	7ee3      	ldrb	r3, [r4, #27]
    b8ba:	f04f 0203 	mov.w	r2, #3
    b8be:	fa02 f303 	lsl.w	r3, r2, r3
    b8c2:	b2db      	uxtb	r3, r3
    b8c4:	e001      	b.n	b8ca <uip_process+0x1da>
    b8c6:	f04f 0330 	mov.w	r3, #48	; 0x30
    b8ca:	76a3      	strb	r3, [r4, #26]
					++( uip_connr->nrtx );
    b8cc:	7ee3      	ldrb	r3, [r4, #27]
    b8ce:	f103 0301 	add.w	r3, r3, #1
    b8d2:	b2db      	uxtb	r3, r3
    b8d4:	76e3      	strb	r3, [r4, #27]
					depending on which state we are in. In ESTABLISHED, we
					call upon the application so that it may prepare the
					data for the retransmit. In SYN_RCVD, we resend the
					SYNACK that we sent earlier and in LAST_ACK we have to
					retransmit our FINACK. */
							UIP_STAT( ++uip_stat.tcp.rexmit );
    b8d6:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b8da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    b8e0:	f103 0301 	add.w	r3, r3, #1
    b8e4:	b29a      	uxth	r2, r3
    b8e6:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b8ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b8ee:	855a      	strh	r2, [r3, #42]	; 0x2a
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    b8f0:	7e63      	ldrb	r3, [r4, #25]
    b8f2:	f003 030f 	and.w	r3, r3, #15
    b8f6:	f103 33ff 	add.w	r3, r3, #4294967295
    b8fa:	2b07      	cmp	r3, #7
    b8fc:	f201 87a5 	bhi.w	d84a <uip_process+0x215a>
    b900:	a201      	add	r2, pc, #4	; (adr r2, b908 <uip_process+0x218>)
    b902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    b906:	bf00      	nop
    b908:	0000c7df 	.word	0x0000c7df
    b90c:	0000b929 	.word	0x0000b929
    b910:	0000b943 	.word	0x0000b943
    b914:	0000cf41 	.word	0x0000cf41
    b918:	0000d84b 	.word	0x0000d84b
    b91c:	0000cf41 	.word	0x0000cf41
    b920:	0000d84b 	.word	0x0000d84b
    b924:	0000cf41 	.word	0x0000cf41
							goto tcp_send_synack;

						#if UIP_ACTIVE_OPEN
							case UIP_SYN_SENT:
								/* In the SYN_SENT state, we retransmit out SYN. */
								BUF->flags = 0;
    b928:	f240 636c 	movw	r3, #1644	; 0x66c
    b92c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b930:	681b      	ldr	r3, [r3, #0]
    b932:	f103 030e 	add.w	r3, r3, #14
    b936:	f04f 0200 	mov.w	r2, #0
    b93a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
								goto tcp_send_syn;
    b93e:	f000 bf5e 	b.w	c7fe <uip_process+0x110e>
						case UIP_ESTABLISHED:
							/* In the ESTABLISHED state, we call upon the application
							to do the actual retransmit after which we jump into
							the code for sending out the packet (the apprexmit
							label). */
							uip_flags = UIP_REXMIT;
    b942:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b946:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b94a:	f04f 0204 	mov.w	r2, #4
    b94e:	701a      	strb	r2, [r3, #0]
							UIP_APPCALL();
    b950:	f003 fbd4 	bl	f0fc <httpd_appcall>
							goto apprexmit;
    b954:	f001 bc39 	b.w	d1ca <uip_process+0x1ada>
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
					}
				}
			}
			else if( (uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_ESTABLISHED )
    b958:	7e63      	ldrb	r3, [r4, #25]
    b95a:	f003 030f 	and.w	r3, r3, #15
    b95e:	2b03      	cmp	r3, #3
    b960:	f041 8775 	bne.w	d84e <uip_process+0x215e>
			{
				/* If there was no need for a retransmission, we poll the
				application for new data. */
				uip_flags = UIP_POLL;
    b964:	f64a 431c 	movw	r3, #44060	; 0xac1c
    b968:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b96c:	f04f 0208 	mov.w	r2, #8
    b970:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    b972:	f003 fbc3 	bl	f0fc <httpd_appcall>
				goto appsend;
    b976:	f001 bbaf 	b.w	d0d8 <uip_process+0x19e8>
			}
		}
	#endif

	/* This is where the input processing starts. */
	UIP_STAT( ++uip_stat.ip.recv );
    b97a:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b97e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b982:	881b      	ldrh	r3, [r3, #0]
    b984:	f103 0301 	add.w	r3, r3, #1
    b988:	b29a      	uxth	r2, r3
    b98a:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b98e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b992:	801a      	strh	r2, [r3, #0]
			goto drop;
		}

	#else /* UIP_CONF_IPV6 */
		/* Check validity of the IP header. */
		if( BUF->vhl != 0x45 )
    b994:	f240 636c 	movw	r3, #1644	; 0x66c
    b998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b99c:	681b      	ldr	r3, [r3, #0]
    b99e:	f103 030e 	add.w	r3, r3, #14
    b9a2:	781b      	ldrb	r3, [r3, #0]
    b9a4:	2b45      	cmp	r3, #69	; 0x45
    b9a6:	d01b      	beq.n	b9e0 <uip_process+0x2f0>
		{					/* IP version and header length. */
			UIP_STAT( ++uip_stat.ip.drop );
    b9a8:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b9ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9b0:	88db      	ldrh	r3, [r3, #6]
    b9b2:	f103 0301 	add.w	r3, r3, #1
    b9b6:	b29a      	uxth	r2, r3
    b9b8:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b9bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9c0:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.vhlerr );
    b9c2:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b9c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9ca:	891b      	ldrh	r3, [r3, #8]
    b9cc:	f103 0301 	add.w	r3, r3, #1
    b9d0:	b29a      	uxth	r2, r3
    b9d2:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    b9d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9da:	811a      	strh	r2, [r3, #8]
			UIP_LOG( "ip: invalid version or header length." );
			goto drop;
    b9dc:	f001 bf4c 	b.w	d878 <uip_process+0x2188>
	uip_len is smaller the size reported in the IP header, we assume
	that the packet has been corrupted in transit. If the size of
	uip_len is larger than the size reported in the IP packet header,
	the packet has been padded and we set uip_len to the correct
	value.. */
	if( (BUF->len[ 0 ] << 8) + BUF->len[ 1 ] <= uip_len )
    b9e0:	f240 636c 	movw	r3, #1644	; 0x66c
    b9e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9e8:	681b      	ldr	r3, [r3, #0]
    b9ea:	f103 030e 	add.w	r3, r3, #14
    b9ee:	789b      	ldrb	r3, [r3, #2]
    b9f0:	ea4f 2203 	mov.w	r2, r3, lsl #8
    b9f4:	f240 636c 	movw	r3, #1644	; 0x66c
    b9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    b9fc:	681b      	ldr	r3, [r3, #0]
    b9fe:	f103 030e 	add.w	r3, r3, #14
    ba02:	78db      	ldrb	r3, [r3, #3]
    ba04:	441a      	add	r2, r3
    ba06:	f64a 4310 	movw	r3, #44048	; 0xac10
    ba0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba0e:	881b      	ldrh	r3, [r3, #0]
    ba10:	429a      	cmp	r2, r3
    ba12:	f301 871e 	bgt.w	d852 <uip_process+0x2162>
	{
		uip_len = ( BUF->len[ 0 ] << 8 ) + BUF->len[ 1 ];
    ba16:	f240 636c 	movw	r3, #1644	; 0x66c
    ba1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba1e:	681b      	ldr	r3, [r3, #0]
    ba20:	f103 030e 	add.w	r3, r3, #14
    ba24:	789b      	ldrb	r3, [r3, #2]
    ba26:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ba2a:	b29a      	uxth	r2, r3
    ba2c:	f240 636c 	movw	r3, #1644	; 0x66c
    ba30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba34:	681b      	ldr	r3, [r3, #0]
    ba36:	f103 030e 	add.w	r3, r3, #14
    ba3a:	78db      	ldrb	r3, [r3, #3]
    ba3c:	4413      	add	r3, r2
    ba3e:	b29a      	uxth	r2, r3
    ba40:	f64a 4310 	movw	r3, #44048	; 0xac10
    ba44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba48:	801a      	strh	r2, [r3, #0]
		goto drop;
	}

	#if !UIP_CONF_IPV6
		/* Check the fragment flag. */
		if( (BUF->ipoffset[ 0 ] & 0x3f) != 0 || BUF->ipoffset[ 1 ] != 0 )
    ba4a:	f240 636c 	movw	r3, #1644	; 0x66c
    ba4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba52:	681b      	ldr	r3, [r3, #0]
    ba54:	f103 030e 	add.w	r3, r3, #14
    ba58:	799b      	ldrb	r3, [r3, #6]
    ba5a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    ba5e:	2b00      	cmp	r3, #0
    ba60:	d109      	bne.n	ba76 <uip_process+0x386>
    ba62:	f240 636c 	movw	r3, #1644	; 0x66c
    ba66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba6a:	681b      	ldr	r3, [r3, #0]
    ba6c:	f103 030e 	add.w	r3, r3, #14
    ba70:	79db      	ldrb	r3, [r3, #7]
    ba72:	2b00      	cmp	r3, #0
    ba74:	d01b      	beq.n	baae <uip_process+0x3be>
				if( uip_len == 0 )
				{
					goto drop;
				}
			#else /* UIP_REASSEMBLY */
				UIP_STAT( ++uip_stat.ip.drop );
    ba76:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    ba7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba7e:	88db      	ldrh	r3, [r3, #6]
    ba80:	f103 0301 	add.w	r3, r3, #1
    ba84:	b29a      	uxth	r2, r3
    ba86:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    ba8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba8e:	80da      	strh	r2, [r3, #6]
				UIP_STAT( ++uip_stat.ip.fragerr );
    ba90:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    ba94:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ba98:	89db      	ldrh	r3, [r3, #14]
    ba9a:	f103 0301 	add.w	r3, r3, #1
    ba9e:	b29a      	uxth	r2, r3
    baa0:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    baa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    baa8:	81da      	strh	r2, [r3, #14]
				UIP_LOG( "ip: fragment dropped." );
				goto drop;
    baaa:	f001 bee5 	b.w	d878 <uip_process+0x2188>
			#endif /* UIP_REASSEMBLY */
		}
	#endif /* UIP_CONF_IPV6 */

	if( uip_ipaddr_cmp(&uip_hostaddr, &uip_all_zeroes_addr) )
    baae:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bab6:	881a      	ldrh	r2, [r3, #0]
    bab8:	f24d 1310 	movw	r3, #53520	; 0xd110
    babc:	f2c0 0301 	movt	r3, #1
    bac0:	881b      	ldrh	r3, [r3, #0]
    bac2:	429a      	cmp	r2, r3
    bac4:	d10b      	bne.n	bade <uip_process+0x3ee>
    bac6:	f64c 4398 	movw	r3, #52376	; 0xcc98
    baca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bace:	885a      	ldrh	r2, [r3, #2]
    bad0:	f24d 1310 	movw	r3, #53520	; 0xd110
    bad4:	f2c0 0301 	movt	r3, #1
    bad8:	885b      	ldrh	r3, [r3, #2]
    bada:	429a      	cmp	r2, r3
    badc:	d038      	beq.n	bb50 <uip_process+0x460>
			}
		#endif /* UIP_BROADCAST */

		/* Check if the packet is destined for our IP address. */
		#if !UIP_CONF_IPV6
			if( !uip_ipaddr_cmp(&BUF->destipaddr, &uip_hostaddr) )
    bade:	f240 636c 	movw	r3, #1644	; 0x66c
    bae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bae6:	681b      	ldr	r3, [r3, #0]
    bae8:	f103 030e 	add.w	r3, r3, #14
    baec:	7c1a      	ldrb	r2, [r3, #16]
    baee:	7c5b      	ldrb	r3, [r3, #17]
    baf0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    baf4:	ea43 0302 	orr.w	r3, r3, r2
    baf8:	b29a      	uxth	r2, r3
    bafa:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bafe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb02:	881b      	ldrh	r3, [r3, #0]
    bb04:	429a      	cmp	r2, r3
    bb06:	d114      	bne.n	bb32 <uip_process+0x442>
    bb08:	f240 636c 	movw	r3, #1644	; 0x66c
    bb0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb10:	681b      	ldr	r3, [r3, #0]
    bb12:	f103 030e 	add.w	r3, r3, #14
    bb16:	7c9a      	ldrb	r2, [r3, #18]
    bb18:	7cdb      	ldrb	r3, [r3, #19]
    bb1a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bb1e:	ea43 0302 	orr.w	r3, r3, r2
    bb22:	b29a      	uxth	r2, r3
    bb24:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bb28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb2c:	885b      	ldrh	r3, [r3, #2]
    bb2e:	429a      	cmp	r2, r3
    bb30:	d00e      	beq.n	bb50 <uip_process+0x460>
			{
				UIP_STAT( ++uip_stat.ip.drop );
    bb32:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb3a:	88db      	ldrh	r3, [r3, #6]
    bb3c:	f103 0301 	add.w	r3, r3, #1
    bb40:	b29a      	uxth	r2, r3
    bb42:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb4a:	80da      	strh	r2, [r3, #6]
				goto drop;
    bb4c:	f001 be94 	b.w	d878 <uip_process+0x2188>
			}
		#endif /* UIP_CONF_IPV6 */
	}

	#if !UIP_CONF_IPV6
		if( uip_ipchksum() != 0xffff )
    bb50:	f7ff fb24 	bl	b19c <uip_ipchksum>
    bb54:	4603      	mov	r3, r0
    bb56:	461a      	mov	r2, r3
    bb58:	f64f 73ff 	movw	r3, #65535	; 0xffff
    bb5c:	429a      	cmp	r2, r3
    bb5e:	d01b      	beq.n	bb98 <uip_process+0x4a8>
		{
			/* Compute and check the IP header checksum. */
			UIP_STAT( ++uip_stat.ip.drop );
    bb60:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb68:	88db      	ldrh	r3, [r3, #6]
    bb6a:	f103 0301 	add.w	r3, r3, #1
    bb6e:	b29a      	uxth	r2, r3
    bb70:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb78:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.chkerr );
    bb7a:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb82:	8a1b      	ldrh	r3, [r3, #16]
    bb84:	f103 0301 	add.w	r3, r3, #1
    bb88:	b29a      	uxth	r2, r3
    bb8a:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bb8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bb92:	821a      	strh	r2, [r3, #16]
			UIP_LOG( "ip: bad checksum." );
			goto drop;
    bb94:	f001 be70 	b.w	d878 <uip_process+0x2188>
		}
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
    bb98:	f240 636c 	movw	r3, #1644	; 0x66c
    bb9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bba0:	681b      	ldr	r3, [r3, #0]
    bba2:	f103 030e 	add.w	r3, r3, #14
    bba6:	7a5b      	ldrb	r3, [r3, #9]
    bba8:	2b06      	cmp	r3, #6
    bbaa:	f000 8151 	beq.w	be50 <uip_process+0x760>
		}
	#endif /* UIP_UDP */

	#if !UIP_CONF_IPV6
		/* ICMPv4 processing code follows. */
		if( BUF->proto != UIP_PROTO_ICMP )
    bbae:	f240 636c 	movw	r3, #1644	; 0x66c
    bbb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbb6:	681b      	ldr	r3, [r3, #0]
    bbb8:	f103 030e 	add.w	r3, r3, #14
    bbbc:	7a5b      	ldrb	r3, [r3, #9]
    bbbe:	2b01      	cmp	r3, #1
    bbc0:	d01b      	beq.n	bbfa <uip_process+0x50a>
		{
			/* We only allow ICMP packets from here. */
			UIP_STAT( ++uip_stat.ip.drop );
    bbc2:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bbc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbca:	88db      	ldrh	r3, [r3, #6]
    bbcc:	f103 0301 	add.w	r3, r3, #1
    bbd0:	b29a      	uxth	r2, r3
    bbd2:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bbd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbda:	80da      	strh	r2, [r3, #6]
			UIP_STAT( ++uip_stat.ip.protoerr );
    bbdc:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bbe0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbe4:	8a5b      	ldrh	r3, [r3, #18]
    bbe6:	f103 0301 	add.w	r3, r3, #1
    bbea:	b29a      	uxth	r2, r3
    bbec:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bbf0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bbf4:	825a      	strh	r2, [r3, #18]
			UIP_LOG( "ip: neither tcp nor icmp." );
			goto drop;
    bbf6:	f001 be3f 	b.w	d878 <uip_process+0x2188>

		#if UIP_PINGADDRCONF
			icmp_input :
		#endif /* UIP_PINGADDRCONF */

		UIP_STAT( ++uip_stat.icmp.recv );
    bbfa:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bbfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc02:	8a9b      	ldrh	r3, [r3, #20]
    bc04:	f103 0301 	add.w	r3, r3, #1
    bc08:	b29a      	uxth	r2, r3
    bc0a:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bc0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc12:	829a      	strh	r2, [r3, #20]

		/* ICMP echo (i.e., ping) processing. This is simple, we only change
		 the ICMP type from ECHO to ECHO_REPLY and adjust the ICMP
		 checksum before we return the packet. */
		if( ICMPBUF->type != ICMP_ECHO )
    bc14:	f240 636c 	movw	r3, #1644	; 0x66c
    bc18:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc1c:	681b      	ldr	r3, [r3, #0]
    bc1e:	f103 030e 	add.w	r3, r3, #14
    bc22:	7d1b      	ldrb	r3, [r3, #20]
    bc24:	2b08      	cmp	r3, #8
    bc26:	d01b      	beq.n	bc60 <uip_process+0x570>
		{
			UIP_STAT( ++uip_stat.icmp.drop );
    bc28:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bc2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc30:	8b1b      	ldrh	r3, [r3, #24]
    bc32:	f103 0301 	add.w	r3, r3, #1
    bc36:	b29a      	uxth	r2, r3
    bc38:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bc3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc40:	831a      	strh	r2, [r3, #24]
			UIP_STAT( ++uip_stat.icmp.typeerr );
    bc42:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bc46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc4a:	8b5b      	ldrh	r3, [r3, #26]
    bc4c:	f103 0301 	add.w	r3, r3, #1
    bc50:	b29a      	uxth	r2, r3
    bc52:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bc56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc5a:	835a      	strh	r2, [r3, #26]
			UIP_LOG( "icmp: not icmp echo." );
			goto drop;
    bc5c:	f001 be0c 	b.w	d878 <uip_process+0x2188>
			{
				uip_hostaddr = BUF->destipaddr;
			}
		#endif /* UIP_PINGADDRCONF */

		ICMPBUF->type = ICMP_ECHO_REPLY;
    bc60:	f240 636c 	movw	r3, #1644	; 0x66c
    bc64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc68:	681b      	ldr	r3, [r3, #0]
    bc6a:	f103 030e 	add.w	r3, r3, #14
    bc6e:	f04f 0200 	mov.w	r2, #0
    bc72:	751a      	strb	r2, [r3, #20]

		if( ICMPBUF->icmpchksum >= HTONS(0xffff - (ICMP_ECHO << 8)) )
    bc74:	f240 636c 	movw	r3, #1644	; 0x66c
    bc78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bc7c:	681b      	ldr	r3, [r3, #0]
    bc7e:	f103 030e 	add.w	r3, r3, #14
    bc82:	7d9a      	ldrb	r2, [r3, #22]
    bc84:	7ddb      	ldrb	r3, [r3, #23]
    bc86:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bc8a:	ea43 0302 	orr.w	r3, r3, r2
    bc8e:	b29a      	uxth	r2, r3
    bc90:	f64f 73f6 	movw	r3, #65526	; 0xfff6
    bc94:	429a      	cmp	r2, r3
    bc96:	d927      	bls.n	bce8 <uip_process+0x5f8>
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 ) + 1;
    bc98:	f240 636c 	movw	r3, #1644	; 0x66c
    bc9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bca0:	681b      	ldr	r3, [r3, #0]
    bca2:	f103 020e 	add.w	r2, r3, #14
    bca6:	f240 636c 	movw	r3, #1644	; 0x66c
    bcaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcae:	681b      	ldr	r3, [r3, #0]
    bcb0:	f103 030e 	add.w	r3, r3, #14
    bcb4:	7d99      	ldrb	r1, [r3, #22]
    bcb6:	7ddb      	ldrb	r3, [r3, #23]
    bcb8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bcbc:	ea43 0301 	orr.w	r3, r3, r1
    bcc0:	b29b      	uxth	r3, r3
    bcc2:	f103 0309 	add.w	r3, r3, #9
    bcc6:	b29b      	uxth	r3, r3
    bcc8:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bccc:	f04f 0000 	mov.w	r0, #0
    bcd0:	ea40 0101 	orr.w	r1, r0, r1
    bcd4:	7591      	strb	r1, [r2, #22]
    bcd6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bcda:	b29b      	uxth	r3, r3
    bcdc:	f04f 0100 	mov.w	r1, #0
    bce0:	ea41 0303 	orr.w	r3, r1, r3
    bce4:	75d3      	strb	r3, [r2, #23]
    bce6:	e026      	b.n	bd36 <uip_process+0x646>
		}
		else
		{
			ICMPBUF->icmpchksum += HTONS( ICMP_ECHO << 8 );
    bce8:	f240 636c 	movw	r3, #1644	; 0x66c
    bcec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcf0:	681b      	ldr	r3, [r3, #0]
    bcf2:	f103 020e 	add.w	r2, r3, #14
    bcf6:	f240 636c 	movw	r3, #1644	; 0x66c
    bcfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bcfe:	681b      	ldr	r3, [r3, #0]
    bd00:	f103 030e 	add.w	r3, r3, #14
    bd04:	7d99      	ldrb	r1, [r3, #22]
    bd06:	7ddb      	ldrb	r3, [r3, #23]
    bd08:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bd0c:	ea43 0301 	orr.w	r3, r3, r1
    bd10:	b29b      	uxth	r3, r3
    bd12:	f103 0308 	add.w	r3, r3, #8
    bd16:	b29b      	uxth	r3, r3
    bd18:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    bd1c:	f04f 0000 	mov.w	r0, #0
    bd20:	ea40 0101 	orr.w	r1, r0, r1
    bd24:	7591      	strb	r1, [r2, #22]
    bd26:	ea4f 2313 	mov.w	r3, r3, lsr #8
    bd2a:	b29b      	uxth	r3, r3
    bd2c:	f04f 0100 	mov.w	r1, #0
    bd30:	ea41 0303 	orr.w	r3, r1, r3
    bd34:	75d3      	strb	r3, [r2, #23]
		}

		/* Swap IP addresses. */
		uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    bd36:	f240 636c 	movw	r3, #1644	; 0x66c
    bd3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd3e:	681b      	ldr	r3, [r3, #0]
    bd40:	f103 020e 	add.w	r2, r3, #14
    bd44:	f240 636c 	movw	r3, #1644	; 0x66c
    bd48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd4c:	681b      	ldr	r3, [r3, #0]
    bd4e:	f103 030e 	add.w	r3, r3, #14
    bd52:	7b1b      	ldrb	r3, [r3, #12]
    bd54:	7413      	strb	r3, [r2, #16]
    bd56:	f240 636c 	movw	r3, #1644	; 0x66c
    bd5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd5e:	681b      	ldr	r3, [r3, #0]
    bd60:	f103 020e 	add.w	r2, r3, #14
    bd64:	f240 636c 	movw	r3, #1644	; 0x66c
    bd68:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd6c:	681b      	ldr	r3, [r3, #0]
    bd6e:	f103 030e 	add.w	r3, r3, #14
    bd72:	7b5b      	ldrb	r3, [r3, #13]
    bd74:	7453      	strb	r3, [r2, #17]
    bd76:	f240 636c 	movw	r3, #1644	; 0x66c
    bd7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd7e:	681b      	ldr	r3, [r3, #0]
    bd80:	f103 020e 	add.w	r2, r3, #14
    bd84:	f240 636c 	movw	r3, #1644	; 0x66c
    bd88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd8c:	681b      	ldr	r3, [r3, #0]
    bd8e:	f103 030e 	add.w	r3, r3, #14
    bd92:	7b9b      	ldrb	r3, [r3, #14]
    bd94:	7493      	strb	r3, [r2, #18]
    bd96:	f240 636c 	movw	r3, #1644	; 0x66c
    bd9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bd9e:	681b      	ldr	r3, [r3, #0]
    bda0:	f103 020e 	add.w	r2, r3, #14
    bda4:	f240 636c 	movw	r3, #1644	; 0x66c
    bda8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdac:	681b      	ldr	r3, [r3, #0]
    bdae:	f103 030e 	add.w	r3, r3, #14
    bdb2:	7bdb      	ldrb	r3, [r3, #15]
    bdb4:	74d3      	strb	r3, [r2, #19]
		uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    bdb6:	f240 636c 	movw	r3, #1644	; 0x66c
    bdba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdbe:	681b      	ldr	r3, [r3, #0]
    bdc0:	f103 020e 	add.w	r2, r3, #14
    bdc4:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bdc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdcc:	781b      	ldrb	r3, [r3, #0]
    bdce:	7313      	strb	r3, [r2, #12]
    bdd0:	f240 636c 	movw	r3, #1644	; 0x66c
    bdd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdd8:	681b      	ldr	r3, [r3, #0]
    bdda:	f103 020e 	add.w	r2, r3, #14
    bdde:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bde2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bde6:	785b      	ldrb	r3, [r3, #1]
    bde8:	7353      	strb	r3, [r2, #13]
    bdea:	f240 636c 	movw	r3, #1644	; 0x66c
    bdee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bdf2:	681b      	ldr	r3, [r3, #0]
    bdf4:	f103 020e 	add.w	r2, r3, #14
    bdf8:	f64c 4398 	movw	r3, #52376	; 0xcc98
    bdfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be00:	789b      	ldrb	r3, [r3, #2]
    be02:	7393      	strb	r3, [r2, #14]
    be04:	f240 636c 	movw	r3, #1644	; 0x66c
    be08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be0c:	681b      	ldr	r3, [r3, #0]
    be0e:	f103 020e 	add.w	r2, r3, #14
    be12:	f64c 4398 	movw	r3, #52376	; 0xcc98
    be16:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be1a:	78db      	ldrb	r3, [r3, #3]
    be1c:	73d3      	strb	r3, [r2, #15]

		UIP_STAT( ++uip_stat.icmp.sent );
    be1e:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be26:	8adb      	ldrh	r3, [r3, #22]
    be28:	f103 0301 	add.w	r3, r3, #1
    be2c:	b29a      	uxth	r2, r3
    be2e:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be36:	82da      	strh	r2, [r3, #22]
		BUF->ttl = UIP_TTL;
    be38:	f240 636c 	movw	r3, #1644	; 0x66c
    be3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be40:	681b      	ldr	r3, [r3, #0]
    be42:	f103 030e 	add.w	r3, r3, #14
    be46:	f04f 0240 	mov.w	r2, #64	; 0x40
    be4a:	721a      	strb	r2, [r3, #8]
		goto ip_send_nolen;
    be4c:	f001 bc57 	b.w	d6fe <uip_process+0x200e>
	#endif /* UIP_CONF_IPV6 */

	if( BUF->proto == UIP_PROTO_TCP )
	{
		/* Check for TCP packet. If so, proceed with TCP input processing. */
		goto tcp_input;
    be50:	bf00      	nop
	#endif /* UIP_UDP_CHECKSUMS */
		goto ip_send_nolen;
	#endif /* UIP_UDP */

	/* TCP input processing. */
	tcp_input : UIP_STAT( ++uip_stat.tcp.recv );
    be52:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be5a:	8bdb      	ldrh	r3, [r3, #30]
    be5c:	f103 0301 	add.w	r3, r3, #1
    be60:	b29a      	uxth	r2, r3
    be62:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be6a:	83da      	strh	r2, [r3, #30]

	/* Start of TCP input header processing code. */
	if( uip_tcpchksum() != 0xffff )
    be6c:	f7ff fa0e 	bl	b28c <uip_tcpchksum>
    be70:	4603      	mov	r3, r0
    be72:	461a      	mov	r2, r3
    be74:	f64f 73ff 	movw	r3, #65535	; 0xffff
    be78:	429a      	cmp	r2, r3
    be7a:	d01b      	beq.n	beb4 <uip_process+0x7c4>
	{
		/* Compute and check the TCP checksum. */
		UIP_STAT( ++uip_stat.tcp.drop );
    be7c:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be84:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
    be86:	f103 0301 	add.w	r3, r3, #1
    be8a:	b29a      	uxth	r2, r3
    be8c:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be94:	845a      	strh	r2, [r3, #34]	; 0x22
		UIP_STAT( ++uip_stat.tcp.chkerr );
    be96:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    be9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    be9e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
    bea0:	f103 0301 	add.w	r3, r3, #1
    bea4:	b29a      	uxth	r2, r3
    bea6:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    beaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beae:	849a      	strh	r2, [r3, #36]	; 0x24
		UIP_LOG( "tcp: bad checksum." );
		goto drop;
    beb0:	f001 bce2 	b.w	d878 <uip_process+0x2188>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    beb4:	f64a 4428 	movw	r4, #44072	; 0xac28
    beb8:	f2c2 0400 	movt	r4, #8192	; 0x2000
    bebc:	e049      	b.n	bf52 <uip_process+0x862>
	{
		if
		(
			uip_connr->tcpstateflags != UIP_CLOSED &&
    bebe:	7e63      	ldrb	r3, [r4, #25]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bec0:	2b00      	cmp	r3, #0
    bec2:	d044      	beq.n	bf4e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
    bec4:	f240 636c 	movw	r3, #1644	; 0x66c
    bec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    becc:	681b      	ldr	r3, [r3, #0]
    bece:	f103 030e 	add.w	r3, r3, #14
    bed2:	7d9a      	ldrb	r2, [r3, #22]
    bed4:	7ddb      	ldrb	r3, [r3, #23]
    bed6:	ea4f 2303 	mov.w	r3, r3, lsl #8
    beda:	ea43 0302 	orr.w	r3, r3, r2
    bede:	b29a      	uxth	r2, r3
    bee0:	88a3      	ldrh	r3, [r4, #4]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bee2:	429a      	cmp	r2, r3
    bee4:	d133      	bne.n	bf4e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
    bee6:	f240 636c 	movw	r3, #1644	; 0x66c
    beea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    beee:	681b      	ldr	r3, [r3, #0]
    bef0:	f103 030e 	add.w	r3, r3, #14
    bef4:	7d1a      	ldrb	r2, [r3, #20]
    bef6:	7d5b      	ldrb	r3, [r3, #21]
    bef8:	ea4f 2303 	mov.w	r3, r3, lsl #8
    befc:	ea43 0302 	orr.w	r3, r3, r2
    bf00:	b29a      	uxth	r2, r3
    bf02:	88e3      	ldrh	r3, [r4, #6]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bf04:	429a      	cmp	r2, r3
    bf06:	d122      	bne.n	bf4e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bf08:	f240 636c 	movw	r3, #1644	; 0x66c
    bf0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf10:	681b      	ldr	r3, [r3, #0]
    bf12:	f103 030e 	add.w	r3, r3, #14
    bf16:	7b1a      	ldrb	r2, [r3, #12]
    bf18:	7b5b      	ldrb	r3, [r3, #13]
    bf1a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bf1e:	ea43 0302 	orr.w	r3, r3, r2
    bf22:	b29a      	uxth	r2, r3
    bf24:	8823      	ldrh	r3, [r4, #0]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bf26:	429a      	cmp	r2, r3
    bf28:	d111      	bne.n	bf4e <uip_process+0x85e>
			uip_connr->tcpstateflags != UIP_CLOSED &&
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
    bf2a:	f240 636c 	movw	r3, #1644	; 0x66c
    bf2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf32:	681b      	ldr	r3, [r3, #0]
    bf34:	f103 030e 	add.w	r3, r3, #14
    bf38:	7b9a      	ldrb	r2, [r3, #14]
    bf3a:	7bdb      	ldrb	r3, [r3, #15]
    bf3c:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bf40:	ea43 0302 	orr.w	r3, r3, r2
    bf44:	b29a      	uxth	r2, r3
    bf46:	8863      	ldrh	r3, [r4, #2]

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
	{
		if
		(
    bf48:	429a      	cmp	r2, r3
    bf4a:	f000 84ad 	beq.w	c8a8 <uip_process+0x11b8>
	}

	/* Demultiplex this segment. */

	/* First check any active connections. */
	for( uip_connr = &uip_conns[ 0 ]; uip_connr <= &uip_conns[UIP_CONNS - 1]; ++uip_connr )
    bf4e:	f104 04cc 	add.w	r4, r4, #204	; 0xcc
    bf52:	4b30      	ldr	r3, [pc, #192]	; (c014 <uip_process+0x924>)
    bf54:	429c      	cmp	r4, r3
    bf56:	d9b2      	bls.n	bebe <uip_process+0x7ce>

	/* If we didn't find and active connection that expected the packet,
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
    bf58:	f240 636c 	movw	r3, #1644	; 0x66c
    bf5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf60:	681b      	ldr	r3, [r3, #0]
    bf62:	f103 030e 	add.w	r3, r3, #14
    bf66:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    bf6a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    bf6e:	2b02      	cmp	r3, #2
    bf70:	d152      	bne.n	c018 <uip_process+0x928>
	{
		goto reset;
	}

	tmp16 = BUF->destport;
    bf72:	f240 636c 	movw	r3, #1644	; 0x66c
    bf76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf7a:	681b      	ldr	r3, [r3, #0]
    bf7c:	f103 030e 	add.w	r3, r3, #14
    bf80:	7d9a      	ldrb	r2, [r3, #22]
    bf82:	7ddb      	ldrb	r3, [r3, #23]
    bf84:	ea4f 2303 	mov.w	r3, r3, lsl #8
    bf88:	ea43 0302 	orr.w	r3, r3, r2
    bf8c:	b29a      	uxth	r2, r3
    bf8e:	f642 735c 	movw	r3, #12124	; 0x2f5c
    bf92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bf96:	801a      	strh	r2, [r3, #0]

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bf98:	f642 735a 	movw	r3, #12122	; 0x2f5a
    bf9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfa0:	f04f 0200 	mov.w	r2, #0
    bfa4:	701a      	strb	r2, [r3, #0]
    bfa6:	e020      	b.n	bfea <uip_process+0x8fa>
	{
		if( tmp16 == uip_listenports[ c ] )
    bfa8:	f642 735a 	movw	r3, #12122	; 0x2f5a
    bfac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfb0:	781b      	ldrb	r3, [r3, #0]
    bfb2:	461a      	mov	r2, r3
    bfb4:	f64c 4308 	movw	r3, #52232	; 0xcc08
    bfb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfbc:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
    bfc0:	f642 735c 	movw	r3, #12124	; 0x2f5c
    bfc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfc8:	881b      	ldrh	r3, [r3, #0]
    bfca:	429a      	cmp	r2, r3
    bfcc:	f000 8206 	beq.w	c3dc <uip_process+0xcec>
	}

	tmp16 = BUF->destport;

	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
    bfd0:	f642 735a 	movw	r3, #12122	; 0x2f5a
    bfd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfd8:	781b      	ldrb	r3, [r3, #0]
    bfda:	f103 0301 	add.w	r3, r3, #1
    bfde:	b2da      	uxtb	r2, r3
    bfe0:	f642 735a 	movw	r3, #12122	; 0x2f5a
    bfe4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bfe8:	701a      	strb	r2, [r3, #0]
    bfea:	f642 735a 	movw	r3, #12122	; 0x2f5a
    bfee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    bff2:	781b      	ldrb	r3, [r3, #0]
    bff4:	2b27      	cmp	r3, #39	; 0x27
    bff6:	d9d7      	bls.n	bfa8 <uip_process+0x8b8>
			goto found_listen;
		}
	}

	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );
    bff8:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    bffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c000:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    c002:	f103 0301 	add.w	r3, r3, #1
    c006:	b29a      	uxth	r2, r3
    c008:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    c00c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c010:	85da      	strh	r2, [r3, #46]	; 0x2e
    c012:	e002      	b.n	c01a <uip_process+0x92a>
    c014:	2000cb3c 	.word	0x2000cb3c
	either this packet is an old duplicate, or this is a SYN packet
	destined for a connection in LISTEN. If the SYN flag isn't set,
	it is an old packet and we send a RST. */
	if( (BUF->flags & TCP_CTL) != TCP_SYN )
	{
		goto reset;
    c018:	bf00      	nop
	/* No matching connection found, so we send a RST packet. */
	UIP_STAT( ++uip_stat.tcp.synrst );

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
    c01a:	f240 636c 	movw	r3, #1644	; 0x66c
    c01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c022:	681b      	ldr	r3, [r3, #0]
    c024:	f103 030e 	add.w	r3, r3, #14
    c028:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c02c:	f003 0304 	and.w	r3, r3, #4
    c030:	2b00      	cmp	r3, #0
    c032:	f041 8410 	bne.w	d856 <uip_process+0x2166>
	{
		goto drop;
	}

	UIP_STAT( ++uip_stat.tcp.rst );
    c036:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    c03a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c03e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    c040:	f103 0301 	add.w	r3, r3, #1
    c044:	b29a      	uxth	r2, r3
    c046:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    c04a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c04e:	851a      	strh	r2, [r3, #40]	; 0x28

	BUF->flags = TCP_RST | TCP_ACK;
    c050:	f240 636c 	movw	r3, #1644	; 0x66c
    c054:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c058:	681b      	ldr	r3, [r3, #0]
    c05a:	f103 030e 	add.w	r3, r3, #14
    c05e:	f04f 0214 	mov.w	r2, #20
    c062:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	uip_len = UIP_IPTCPH_LEN;
    c066:	f64a 4310 	movw	r3, #44048	; 0xac10
    c06a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c06e:	f04f 0228 	mov.w	r2, #40	; 0x28
    c072:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = 5 << 4;
    c074:	f240 636c 	movw	r3, #1644	; 0x66c
    c078:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c07c:	681b      	ldr	r3, [r3, #0]
    c07e:	f103 030e 	add.w	r3, r3, #14
    c082:	f04f 0250 	mov.w	r2, #80	; 0x50
    c086:	f883 2020 	strb.w	r2, [r3, #32]

	/* Flip the seqno and ackno fields in the TCP header. */
	c = BUF->seqno[ 3 ];
    c08a:	f240 636c 	movw	r3, #1644	; 0x66c
    c08e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c092:	681b      	ldr	r3, [r3, #0]
    c094:	f103 030e 	add.w	r3, r3, #14
    c098:	7eda      	ldrb	r2, [r3, #27]
    c09a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c09e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0a2:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 3 ] = BUF->ackno[ 3 ];
    c0a4:	f240 636c 	movw	r3, #1644	; 0x66c
    c0a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ac:	681b      	ldr	r3, [r3, #0]
    c0ae:	f103 020e 	add.w	r2, r3, #14
    c0b2:	f240 636c 	movw	r3, #1644	; 0x66c
    c0b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0ba:	681b      	ldr	r3, [r3, #0]
    c0bc:	f103 030e 	add.w	r3, r3, #14
    c0c0:	7fdb      	ldrb	r3, [r3, #31]
    c0c2:	76d3      	strb	r3, [r2, #27]
	BUF->ackno[ 3 ] = c;
    c0c4:	f240 636c 	movw	r3, #1644	; 0x66c
    c0c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0cc:	681b      	ldr	r3, [r3, #0]
    c0ce:	f103 020e 	add.w	r2, r3, #14
    c0d2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c0d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0da:	781b      	ldrb	r3, [r3, #0]
    c0dc:	77d3      	strb	r3, [r2, #31]

	c = BUF->seqno[ 2 ];
    c0de:	f240 636c 	movw	r3, #1644	; 0x66c
    c0e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0e6:	681b      	ldr	r3, [r3, #0]
    c0e8:	f103 030e 	add.w	r3, r3, #14
    c0ec:	7e9a      	ldrb	r2, [r3, #26]
    c0ee:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c0f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c0f6:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 2 ] = BUF->ackno[ 2 ];
    c0f8:	f240 636c 	movw	r3, #1644	; 0x66c
    c0fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c100:	681b      	ldr	r3, [r3, #0]
    c102:	f103 020e 	add.w	r2, r3, #14
    c106:	f240 636c 	movw	r3, #1644	; 0x66c
    c10a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c10e:	681b      	ldr	r3, [r3, #0]
    c110:	f103 030e 	add.w	r3, r3, #14
    c114:	7f9b      	ldrb	r3, [r3, #30]
    c116:	7693      	strb	r3, [r2, #26]
	BUF->ackno[ 2 ] = c;
    c118:	f240 636c 	movw	r3, #1644	; 0x66c
    c11c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c120:	681b      	ldr	r3, [r3, #0]
    c122:	f103 020e 	add.w	r2, r3, #14
    c126:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c12a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c12e:	781b      	ldrb	r3, [r3, #0]
    c130:	7793      	strb	r3, [r2, #30]

	c = BUF->seqno[ 1 ];
    c132:	f240 636c 	movw	r3, #1644	; 0x66c
    c136:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c13a:	681b      	ldr	r3, [r3, #0]
    c13c:	f103 030e 	add.w	r3, r3, #14
    c140:	7e5a      	ldrb	r2, [r3, #25]
    c142:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c146:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c14a:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 1 ] = BUF->ackno[ 1 ];
    c14c:	f240 636c 	movw	r3, #1644	; 0x66c
    c150:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c154:	681b      	ldr	r3, [r3, #0]
    c156:	f103 020e 	add.w	r2, r3, #14
    c15a:	f240 636c 	movw	r3, #1644	; 0x66c
    c15e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c162:	681b      	ldr	r3, [r3, #0]
    c164:	f103 030e 	add.w	r3, r3, #14
    c168:	7f5b      	ldrb	r3, [r3, #29]
    c16a:	7653      	strb	r3, [r2, #25]
	BUF->ackno[ 1 ] = c;
    c16c:	f240 636c 	movw	r3, #1644	; 0x66c
    c170:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c174:	681b      	ldr	r3, [r3, #0]
    c176:	f103 020e 	add.w	r2, r3, #14
    c17a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c182:	781b      	ldrb	r3, [r3, #0]
    c184:	7753      	strb	r3, [r2, #29]

	c = BUF->seqno[ 0 ];
    c186:	f240 636c 	movw	r3, #1644	; 0x66c
    c18a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c18e:	681b      	ldr	r3, [r3, #0]
    c190:	f103 030e 	add.w	r3, r3, #14
    c194:	7e1a      	ldrb	r2, [r3, #24]
    c196:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c19a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c19e:	701a      	strb	r2, [r3, #0]
	BUF->seqno[ 0 ] = BUF->ackno[ 0 ];
    c1a0:	f240 636c 	movw	r3, #1644	; 0x66c
    c1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1a8:	681b      	ldr	r3, [r3, #0]
    c1aa:	f103 020e 	add.w	r2, r3, #14
    c1ae:	f240 636c 	movw	r3, #1644	; 0x66c
    c1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1b6:	681b      	ldr	r3, [r3, #0]
    c1b8:	f103 030e 	add.w	r3, r3, #14
    c1bc:	7f1b      	ldrb	r3, [r3, #28]
    c1be:	7613      	strb	r3, [r2, #24]
	BUF->ackno[ 0 ] = c;
    c1c0:	f240 636c 	movw	r3, #1644	; 0x66c
    c1c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1c8:	681b      	ldr	r3, [r3, #0]
    c1ca:	f103 020e 	add.w	r2, r3, #14
    c1ce:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c1d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1d6:	781b      	ldrb	r3, [r3, #0]
    c1d8:	7713      	strb	r3, [r2, #28]

	/* We also have to increase the sequence number we are
	acknowledging. If the least significant byte overflowed, we need
	to propagate the carry to the other bytes as well. */
	if( ++BUF->ackno[ 3 ] == 0 )
    c1da:	f240 636c 	movw	r3, #1644	; 0x66c
    c1de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c1e2:	681b      	ldr	r3, [r3, #0]
    c1e4:	f103 030e 	add.w	r3, r3, #14
    c1e8:	7fda      	ldrb	r2, [r3, #31]
    c1ea:	f102 0201 	add.w	r2, r2, #1
    c1ee:	b2d2      	uxtb	r2, r2
    c1f0:	77da      	strb	r2, [r3, #31]
    c1f2:	7fdb      	ldrb	r3, [r3, #31]
    c1f4:	2b00      	cmp	r3, #0
    c1f6:	d129      	bne.n	c24c <uip_process+0xb5c>
	{
		if( ++BUF->ackno[ 2 ] == 0 )
    c1f8:	f240 636c 	movw	r3, #1644	; 0x66c
    c1fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c200:	681b      	ldr	r3, [r3, #0]
    c202:	f103 030e 	add.w	r3, r3, #14
    c206:	7f9a      	ldrb	r2, [r3, #30]
    c208:	f102 0201 	add.w	r2, r2, #1
    c20c:	b2d2      	uxtb	r2, r2
    c20e:	779a      	strb	r2, [r3, #30]
    c210:	7f9b      	ldrb	r3, [r3, #30]
    c212:	2b00      	cmp	r3, #0
    c214:	d11a      	bne.n	c24c <uip_process+0xb5c>
		{
			if( ++BUF->ackno[ 1 ] == 0 )
    c216:	f240 636c 	movw	r3, #1644	; 0x66c
    c21a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c21e:	681b      	ldr	r3, [r3, #0]
    c220:	f103 030e 	add.w	r3, r3, #14
    c224:	7f5a      	ldrb	r2, [r3, #29]
    c226:	f102 0201 	add.w	r2, r2, #1
    c22a:	b2d2      	uxtb	r2, r2
    c22c:	775a      	strb	r2, [r3, #29]
    c22e:	7f5b      	ldrb	r3, [r3, #29]
    c230:	2b00      	cmp	r3, #0
    c232:	d10b      	bne.n	c24c <uip_process+0xb5c>
			{
				++BUF->ackno[ 0 ];
    c234:	f240 636c 	movw	r3, #1644	; 0x66c
    c238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c23c:	681b      	ldr	r3, [r3, #0]
    c23e:	f103 030e 	add.w	r3, r3, #14
    c242:	7f1a      	ldrb	r2, [r3, #28]
    c244:	f102 0201 	add.w	r2, r2, #1
    c248:	b2d2      	uxtb	r2, r2
    c24a:	771a      	strb	r2, [r3, #28]
			}
		}
	}

	/* Swap port numbers. */
	tmp16 = BUF->srcport;
    c24c:	f240 636c 	movw	r3, #1644	; 0x66c
    c250:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c254:	681b      	ldr	r3, [r3, #0]
    c256:	f103 030e 	add.w	r3, r3, #14
    c25a:	7d1a      	ldrb	r2, [r3, #20]
    c25c:	7d5b      	ldrb	r3, [r3, #21]
    c25e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c262:	ea43 0302 	orr.w	r3, r3, r2
    c266:	b29a      	uxth	r2, r3
    c268:	f642 735c 	movw	r3, #12124	; 0x2f5c
    c26c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c270:	801a      	strh	r2, [r3, #0]
	BUF->srcport = BUF->destport;
    c272:	f240 636c 	movw	r3, #1644	; 0x66c
    c276:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c27a:	681b      	ldr	r3, [r3, #0]
    c27c:	f103 020e 	add.w	r2, r3, #14
    c280:	f240 636c 	movw	r3, #1644	; 0x66c
    c284:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c288:	681b      	ldr	r3, [r3, #0]
    c28a:	f103 030e 	add.w	r3, r3, #14
    c28e:	7d99      	ldrb	r1, [r3, #22]
    c290:	7ddb      	ldrb	r3, [r3, #23]
    c292:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c296:	ea43 0301 	orr.w	r3, r3, r1
    c29a:	b29b      	uxth	r3, r3
    c29c:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c2a0:	f04f 0000 	mov.w	r0, #0
    c2a4:	ea40 0101 	orr.w	r1, r0, r1
    c2a8:	7511      	strb	r1, [r2, #20]
    c2aa:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c2ae:	b29b      	uxth	r3, r3
    c2b0:	f04f 0100 	mov.w	r1, #0
    c2b4:	ea41 0303 	orr.w	r3, r1, r3
    c2b8:	7553      	strb	r3, [r2, #21]
	BUF->destport = tmp16;
    c2ba:	f240 636c 	movw	r3, #1644	; 0x66c
    c2be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2c2:	681b      	ldr	r3, [r3, #0]
    c2c4:	f103 020e 	add.w	r2, r3, #14
    c2c8:	f642 735c 	movw	r3, #12124	; 0x2f5c
    c2cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2d0:	881b      	ldrh	r3, [r3, #0]
    c2d2:	f003 01ff 	and.w	r1, r3, #255	; 0xff
    c2d6:	f04f 0000 	mov.w	r0, #0
    c2da:	ea40 0101 	orr.w	r1, r0, r1
    c2de:	7591      	strb	r1, [r2, #22]
    c2e0:	ea4f 2313 	mov.w	r3, r3, lsr #8
    c2e4:	b29b      	uxth	r3, r3
    c2e6:	f04f 0100 	mov.w	r1, #0
    c2ea:	ea41 0303 	orr.w	r3, r1, r3
    c2ee:	75d3      	strb	r3, [r2, #23]

	/* Swap IP addresses. */
	uip_ipaddr_copy( &BUF->destipaddr, &BUF->srcipaddr );
    c2f0:	f240 636c 	movw	r3, #1644	; 0x66c
    c2f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c2f8:	681b      	ldr	r3, [r3, #0]
    c2fa:	f103 020e 	add.w	r2, r3, #14
    c2fe:	f240 636c 	movw	r3, #1644	; 0x66c
    c302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c306:	681b      	ldr	r3, [r3, #0]
    c308:	f103 030e 	add.w	r3, r3, #14
    c30c:	7b1b      	ldrb	r3, [r3, #12]
    c30e:	7413      	strb	r3, [r2, #16]
    c310:	f240 636c 	movw	r3, #1644	; 0x66c
    c314:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c318:	681b      	ldr	r3, [r3, #0]
    c31a:	f103 020e 	add.w	r2, r3, #14
    c31e:	f240 636c 	movw	r3, #1644	; 0x66c
    c322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c326:	681b      	ldr	r3, [r3, #0]
    c328:	f103 030e 	add.w	r3, r3, #14
    c32c:	7b5b      	ldrb	r3, [r3, #13]
    c32e:	7453      	strb	r3, [r2, #17]
    c330:	f240 636c 	movw	r3, #1644	; 0x66c
    c334:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c338:	681b      	ldr	r3, [r3, #0]
    c33a:	f103 020e 	add.w	r2, r3, #14
    c33e:	f240 636c 	movw	r3, #1644	; 0x66c
    c342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c346:	681b      	ldr	r3, [r3, #0]
    c348:	f103 030e 	add.w	r3, r3, #14
    c34c:	7b9b      	ldrb	r3, [r3, #14]
    c34e:	7493      	strb	r3, [r2, #18]
    c350:	f240 636c 	movw	r3, #1644	; 0x66c
    c354:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c358:	681b      	ldr	r3, [r3, #0]
    c35a:	f103 020e 	add.w	r2, r3, #14
    c35e:	f240 636c 	movw	r3, #1644	; 0x66c
    c362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c366:	681b      	ldr	r3, [r3, #0]
    c368:	f103 030e 	add.w	r3, r3, #14
    c36c:	7bdb      	ldrb	r3, [r3, #15]
    c36e:	74d3      	strb	r3, [r2, #19]
	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    c370:	f240 636c 	movw	r3, #1644	; 0x66c
    c374:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c378:	681b      	ldr	r3, [r3, #0]
    c37a:	f103 020e 	add.w	r2, r3, #14
    c37e:	f64c 4398 	movw	r3, #52376	; 0xcc98
    c382:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c386:	781b      	ldrb	r3, [r3, #0]
    c388:	7313      	strb	r3, [r2, #12]
    c38a:	f240 636c 	movw	r3, #1644	; 0x66c
    c38e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c392:	681b      	ldr	r3, [r3, #0]
    c394:	f103 020e 	add.w	r2, r3, #14
    c398:	f64c 4398 	movw	r3, #52376	; 0xcc98
    c39c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3a0:	785b      	ldrb	r3, [r3, #1]
    c3a2:	7353      	strb	r3, [r2, #13]
    c3a4:	f240 636c 	movw	r3, #1644	; 0x66c
    c3a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ac:	681b      	ldr	r3, [r3, #0]
    c3ae:	f103 020e 	add.w	r2, r3, #14
    c3b2:	f64c 4398 	movw	r3, #52376	; 0xcc98
    c3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ba:	789b      	ldrb	r3, [r3, #2]
    c3bc:	7393      	strb	r3, [r2, #14]
    c3be:	f240 636c 	movw	r3, #1644	; 0x66c
    c3c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3c6:	681b      	ldr	r3, [r3, #0]
    c3c8:	f103 020e 	add.w	r2, r3, #14
    c3cc:	f64c 4398 	movw	r3, #52376	; 0xcc98
    c3d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3d4:	78db      	ldrb	r3, [r3, #3]
    c3d6:	73d3      	strb	r3, [r2, #15]

	/* And send out the RST packet! */
	goto tcp_send_noconn;
    c3d8:	f001 b925 	b.w	d626 <uip_process+0x1f36>
	/* Next, check listening connections. */
	for( c = 0; c < UIP_LISTENPORTS; ++c )
	{
		if( tmp16 == uip_listenports[ c ] )
		{
			goto found_listen;
    c3dc:	bf00      	nop
	connections are kept in the same table as used connections, but
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
    c3de:	f04f 0400 	mov.w	r4, #0
	for( c = 0; c < UIP_CONNS; ++c )
    c3e2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c3e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3ea:	f04f 0200 	mov.w	r2, #0
    c3ee:	701a      	strb	r2, [r3, #0]
    c3f0:	e06a      	b.n	c4c8 <uip_process+0xdd8>
	{
		if( uip_conns[ c ].tcpstateflags == UIP_CLOSED )
    c3f2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c3f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c3fa:	781b      	ldrb	r3, [r3, #0]
    c3fc:	461a      	mov	r2, r3
    c3fe:	f64a 4328 	movw	r3, #44072	; 0xac28
    c402:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c406:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c40a:	fb01 f202 	mul.w	r2, r1, r2
    c40e:	4413      	add	r3, r2
    c410:	f103 0318 	add.w	r3, r3, #24
    c414:	785b      	ldrb	r3, [r3, #1]
    c416:	2b00      	cmp	r3, #0
    c418:	d10f      	bne.n	c43a <uip_process+0xd4a>
		{
			uip_connr = &uip_conns[ c ];
    c41a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c41e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c422:	781b      	ldrb	r3, [r3, #0]
    c424:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c428:	fb02 f203 	mul.w	r2, r2, r3
    c42c:	f64a 4328 	movw	r3, #44072	; 0xac28
    c430:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c434:	eb02 0403 	add.w	r4, r2, r3
			break;
    c438:	e04d      	b.n	c4d6 <uip_process+0xde6>
		}

		if( uip_conns[ c ].tcpstateflags == UIP_TIME_WAIT )
    c43a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c43e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c442:	781b      	ldrb	r3, [r3, #0]
    c444:	461a      	mov	r2, r3
    c446:	f64a 4328 	movw	r3, #44072	; 0xac28
    c44a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c44e:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c452:	fb01 f202 	mul.w	r2, r1, r2
    c456:	4413      	add	r3, r2
    c458:	f103 0318 	add.w	r3, r3, #24
    c45c:	785b      	ldrb	r3, [r3, #1]
    c45e:	2b07      	cmp	r3, #7
    c460:	d125      	bne.n	c4ae <uip_process+0xdbe>
		{
			if( uip_connr == 0 || uip_conns[ c ].timer > uip_connr->timer )
    c462:	2c00      	cmp	r4, #0
    c464:	d014      	beq.n	c490 <uip_process+0xda0>
    c466:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c46a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c46e:	781b      	ldrb	r3, [r3, #0]
    c470:	461a      	mov	r2, r3
    c472:	f64a 4328 	movw	r3, #44072	; 0xac28
    c476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c47a:	f04f 01cc 	mov.w	r1, #204	; 0xcc
    c47e:	fb01 f202 	mul.w	r2, r1, r2
    c482:	4413      	add	r3, r2
    c484:	f103 0318 	add.w	r3, r3, #24
    c488:	789a      	ldrb	r2, [r3, #2]
    c48a:	7ea3      	ldrb	r3, [r4, #26]
    c48c:	429a      	cmp	r2, r3
    c48e:	d90e      	bls.n	c4ae <uip_process+0xdbe>
			{
				uip_connr = &uip_conns[ c ];
    c490:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c498:	781b      	ldrb	r3, [r3, #0]
    c49a:	f04f 02cc 	mov.w	r2, #204	; 0xcc
    c49e:	fb02 f203 	mul.w	r2, r2, r3
    c4a2:	f64a 4328 	movw	r3, #44072	; 0xac28
    c4a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4aa:	eb02 0403 	add.w	r4, r2, r3
	unused ones have the tcpstate set to CLOSED. Also, connections in
	TIME_WAIT are kept track of and we'll use the oldest one if no
	CLOSED connections are found. Thanks to Eddie C. Dost for a very
	nice algorithm for the TIME_WAIT search. */
	uip_connr = 0;
	for( c = 0; c < UIP_CONNS; ++c )
    c4ae:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c4b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4b6:	781b      	ldrb	r3, [r3, #0]
    c4b8:	f103 0301 	add.w	r3, r3, #1
    c4bc:	b2da      	uxtb	r2, r3
    c4be:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c4c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4c6:	701a      	strb	r2, [r3, #0]
    c4c8:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c4cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4d0:	781b      	ldrb	r3, [r3, #0]
    c4d2:	2b27      	cmp	r3, #39	; 0x27
    c4d4:	d98d      	bls.n	c3f2 <uip_process+0xd02>
				uip_connr = &uip_conns[ c ];
			}
		}
	}

	if( uip_connr == 0 )
    c4d6:	2c00      	cmp	r4, #0
    c4d8:	d10e      	bne.n	c4f8 <uip_process+0xe08>
	{
		/* All connections are used already, we drop packet and hope that
		the remote end will retransmit the packet at a time when we
		have more spare connections. */
		UIP_STAT( ++uip_stat.tcp.syndrop );
    c4da:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    c4de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4e2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    c4e4:	f103 0301 	add.w	r3, r3, #1
    c4e8:	b29a      	uxth	r2, r3
    c4ea:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    c4ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c4f2:	859a      	strh	r2, [r3, #44]	; 0x2c
		UIP_LOG( "tcp: found no unused connections." );
		goto drop;
    c4f4:	f001 b9c0 	b.w	d878 <uip_process+0x2188>
	}

	uip_conn = uip_connr;
    c4f8:	f64a 4324 	movw	r3, #44068	; 0xac24
    c4fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c500:	601c      	str	r4, [r3, #0]

	/* Fill in the necessary fields for the new connection. */
	uip_connr->rto = uip_connr->timer = UIP_RTO;
    c502:	f04f 0303 	mov.w	r3, #3
    c506:	76a3      	strb	r3, [r4, #26]
    c508:	7ea3      	ldrb	r3, [r4, #26]
    c50a:	7623      	strb	r3, [r4, #24]
	uip_connr->sa = 0;
    c50c:	f04f 0300 	mov.w	r3, #0
    c510:	75a3      	strb	r3, [r4, #22]
	uip_connr->sv = 4;
    c512:	f04f 0304 	mov.w	r3, #4
    c516:	75e3      	strb	r3, [r4, #23]
	uip_connr->nrtx = 0;
    c518:	f04f 0300 	mov.w	r3, #0
    c51c:	76e3      	strb	r3, [r4, #27]
	uip_connr->lport = BUF->destport;
    c51e:	f240 636c 	movw	r3, #1644	; 0x66c
    c522:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c526:	681b      	ldr	r3, [r3, #0]
    c528:	f103 030e 	add.w	r3, r3, #14
    c52c:	7d9a      	ldrb	r2, [r3, #22]
    c52e:	7ddb      	ldrb	r3, [r3, #23]
    c530:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c534:	ea43 0302 	orr.w	r3, r3, r2
    c538:	b29b      	uxth	r3, r3
    c53a:	80a3      	strh	r3, [r4, #4]
	uip_connr->rport = BUF->srcport;
    c53c:	f240 636c 	movw	r3, #1644	; 0x66c
    c540:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c544:	681b      	ldr	r3, [r3, #0]
    c546:	f103 030e 	add.w	r3, r3, #14
    c54a:	7d1a      	ldrb	r2, [r3, #20]
    c54c:	7d5b      	ldrb	r3, [r3, #21]
    c54e:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c552:	ea43 0302 	orr.w	r3, r3, r2
    c556:	b29b      	uxth	r3, r3
    c558:	80e3      	strh	r3, [r4, #6]
	uip_ipaddr_copy( &uip_connr->ripaddr, &BUF->srcipaddr );
    c55a:	f240 636c 	movw	r3, #1644	; 0x66c
    c55e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c562:	681b      	ldr	r3, [r3, #0]
    c564:	f103 030e 	add.w	r3, r3, #14
    c568:	7b1b      	ldrb	r3, [r3, #12]
    c56a:	7023      	strb	r3, [r4, #0]
    c56c:	f240 636c 	movw	r3, #1644	; 0x66c
    c570:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c574:	681b      	ldr	r3, [r3, #0]
    c576:	f103 030e 	add.w	r3, r3, #14
    c57a:	7b5b      	ldrb	r3, [r3, #13]
    c57c:	7063      	strb	r3, [r4, #1]
    c57e:	f240 636c 	movw	r3, #1644	; 0x66c
    c582:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c586:	681b      	ldr	r3, [r3, #0]
    c588:	f103 030e 	add.w	r3, r3, #14
    c58c:	7b9b      	ldrb	r3, [r3, #14]
    c58e:	70a3      	strb	r3, [r4, #2]
    c590:	f240 636c 	movw	r3, #1644	; 0x66c
    c594:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c598:	681b      	ldr	r3, [r3, #0]
    c59a:	f103 030e 	add.w	r3, r3, #14
    c59e:	7bdb      	ldrb	r3, [r3, #15]
    c5a0:	70e3      	strb	r3, [r4, #3]
	uip_connr->tcpstateflags = UIP_SYN_RCVD;
    c5a2:	f04f 0301 	mov.w	r3, #1
    c5a6:	7663      	strb	r3, [r4, #25]

	uip_connr->snd_nxt[ 0 ] = iss[ 0 ];
    c5a8:	f642 7354 	movw	r3, #12116	; 0x2f54
    c5ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5b0:	781b      	ldrb	r3, [r3, #0]
    c5b2:	7323      	strb	r3, [r4, #12]
	uip_connr->snd_nxt[ 1 ] = iss[ 1 ];
    c5b4:	f642 7354 	movw	r3, #12116	; 0x2f54
    c5b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5bc:	785b      	ldrb	r3, [r3, #1]
    c5be:	7363      	strb	r3, [r4, #13]
	uip_connr->snd_nxt[ 2 ] = iss[ 2 ];
    c5c0:	f642 7354 	movw	r3, #12116	; 0x2f54
    c5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5c8:	789b      	ldrb	r3, [r3, #2]
    c5ca:	73a3      	strb	r3, [r4, #14]
	uip_connr->snd_nxt[ 3 ] = iss[ 3 ];
    c5cc:	f642 7354 	movw	r3, #12116	; 0x2f54
    c5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5d4:	78db      	ldrb	r3, [r3, #3]
    c5d6:	73e3      	strb	r3, [r4, #15]
	uip_connr->len = 1;
    c5d8:	f04f 0301 	mov.w	r3, #1
    c5dc:	8223      	strh	r3, [r4, #16]

	/* rcv_nxt should be the seqno from the incoming packet + 1. */
	uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    c5de:	f240 636c 	movw	r3, #1644	; 0x66c
    c5e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5e6:	681b      	ldr	r3, [r3, #0]
    c5e8:	f103 030e 	add.w	r3, r3, #14
    c5ec:	7edb      	ldrb	r3, [r3, #27]
    c5ee:	72e3      	strb	r3, [r4, #11]
	uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    c5f0:	f240 636c 	movw	r3, #1644	; 0x66c
    c5f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c5f8:	681b      	ldr	r3, [r3, #0]
    c5fa:	f103 030e 	add.w	r3, r3, #14
    c5fe:	7e9b      	ldrb	r3, [r3, #26]
    c600:	72a3      	strb	r3, [r4, #10]
	uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    c602:	f240 636c 	movw	r3, #1644	; 0x66c
    c606:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c60a:	681b      	ldr	r3, [r3, #0]
    c60c:	f103 030e 	add.w	r3, r3, #14
    c610:	7e5b      	ldrb	r3, [r3, #25]
    c612:	7263      	strb	r3, [r4, #9]
	uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    c614:	f240 636c 	movw	r3, #1644	; 0x66c
    c618:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c61c:	681b      	ldr	r3, [r3, #0]
    c61e:	f103 030e 	add.w	r3, r3, #14
    c622:	7e1b      	ldrb	r3, [r3, #24]
    c624:	7223      	strb	r3, [r4, #8]
	uip_add_rcv_nxt( 1 );
    c626:	f04f 0001 	mov.w	r0, #1
    c62a:	f7ff f81f 	bl	b66c <uip_add_rcv_nxt>

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
    c62e:	f240 636c 	movw	r3, #1644	; 0x66c
    c632:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c636:	681b      	ldr	r3, [r3, #0]
    c638:	f103 030e 	add.w	r3, r3, #14
    c63c:	f893 3020 	ldrb.w	r3, [r3, #32]
    c640:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    c644:	2b50      	cmp	r3, #80	; 0x50
    c646:	f340 80cf 	ble.w	c7e8 <uip_process+0x10f8>
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c64a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c64e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c652:	f04f 0200 	mov.w	r2, #0
    c656:	701a      	strb	r2, [r3, #0]
    c658:	e0a7      	b.n	c7aa <uip_process+0x10ba>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
    c65a:	f240 636c 	movw	r3, #1644	; 0x66c
    c65e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c662:	681a      	ldr	r2, [r3, #0]
    c664:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c668:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c66c:	781b      	ldrb	r3, [r3, #0]
    c66e:	f103 0336 	add.w	r3, r3, #54	; 0x36
    c672:	4413      	add	r3, r2
    c674:	781a      	ldrb	r2, [r3, #0]
    c676:	f642 735b 	movw	r3, #12123	; 0x2f5b
    c67a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c67e:	701a      	strb	r2, [r3, #0]
			if( opt == TCP_OPT_END )
    c680:	f642 735b 	movw	r3, #12123	; 0x2f5b
    c684:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c688:	781b      	ldrb	r3, [r3, #0]
    c68a:	2b00      	cmp	r3, #0
    c68c:	f000 80a9 	beq.w	c7e2 <uip_process+0x10f2>
			{
				/* End of options. */
				break;
			}
			else if( opt == TCP_OPT_NOOP )
    c690:	f642 735b 	movw	r3, #12123	; 0x2f5b
    c694:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c698:	781b      	ldrb	r3, [r3, #0]
    c69a:	2b01      	cmp	r3, #1
    c69c:	d10d      	bne.n	c6ba <uip_process+0xfca>
			{
				++c;
    c69e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c6a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6a6:	781b      	ldrb	r3, [r3, #0]
    c6a8:	f103 0301 	add.w	r3, r3, #1
    c6ac:	b2da      	uxtb	r2, r3
    c6ae:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c6b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6b6:	701a      	strb	r2, [r3, #0]
    c6b8:	e077      	b.n	c7aa <uip_process+0x10ba>

				/* NOP option. */
			}
			else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    c6ba:	f642 735b 	movw	r3, #12123	; 0x2f5b
    c6be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6c2:	781b      	ldrb	r3, [r3, #0]
    c6c4:	2b02      	cmp	r3, #2
    c6c6:	d146      	bne.n	c756 <uip_process+0x1066>
    c6c8:	f240 636c 	movw	r3, #1644	; 0x66c
    c6cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6d0:	681a      	ldr	r2, [r3, #0]
    c6d2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c6d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6da:	781b      	ldrb	r3, [r3, #0]
    c6dc:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c6e0:	4413      	add	r3, r2
    c6e2:	781b      	ldrb	r3, [r3, #0]
    c6e4:	2b04      	cmp	r3, #4
    c6e6:	d136      	bne.n	c756 <uip_process+0x1066>
			{
				/* An MSS option with the right option length. */
				tmp16 = ( (u16_t) uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | ( u16_t ) uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + 3 + c];
    c6e8:	f240 636c 	movw	r3, #1644	; 0x66c
    c6ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6f0:	681a      	ldr	r2, [r3, #0]
    c6f2:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c6f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c6fa:	781b      	ldrb	r3, [r3, #0]
    c6fc:	f103 0338 	add.w	r3, r3, #56	; 0x38
    c700:	4413      	add	r3, r2
    c702:	781b      	ldrb	r3, [r3, #0]
    c704:	ea4f 2303 	mov.w	r3, r3, lsl #8
    c708:	b29a      	uxth	r2, r3
    c70a:	f240 636c 	movw	r3, #1644	; 0x66c
    c70e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c712:	6819      	ldr	r1, [r3, #0]
    c714:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c718:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c71c:	781b      	ldrb	r3, [r3, #0]
    c71e:	f103 0339 	add.w	r3, r3, #57	; 0x39
    c722:	440b      	add	r3, r1
    c724:	781b      	ldrb	r3, [r3, #0]
    c726:	ea42 0303 	orr.w	r3, r2, r3
    c72a:	b29b      	uxth	r3, r3
    c72c:	b29a      	uxth	r2, r3
    c72e:	f642 735c 	movw	r3, #12124	; 0x2f5c
    c732:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c736:	801a      	strh	r2, [r3, #0]
				uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    c738:	f642 735c 	movw	r3, #12124	; 0x2f5c
    c73c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c740:	881a      	ldrh	r2, [r3, #0]
    c742:	f240 5392 	movw	r3, #1426	; 0x592
    c746:	429a      	cmp	r2, r3
    c748:	bf38      	it	cc
    c74a:	4613      	movcc	r3, r2
    c74c:	b29b      	uxth	r3, r3
    c74e:	8263      	strh	r3, [r4, #18]
    c750:	8a63      	ldrh	r3, [r4, #18]
    c752:	82a3      	strh	r3, [r4, #20]

				/* And we are done processing options. */
				break;
    c754:	e048      	b.n	c7e8 <uip_process+0x10f8>
			}
			else
			{
				/* All other options have a length field, so that we easily
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    c756:	f240 636c 	movw	r3, #1644	; 0x66c
    c75a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c75e:	681a      	ldr	r2, [r3, #0]
    c760:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c764:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c768:	781b      	ldrb	r3, [r3, #0]
    c76a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c76e:	4413      	add	r3, r2
    c770:	781b      	ldrb	r3, [r3, #0]
    c772:	2b00      	cmp	r3, #0
    c774:	d037      	beq.n	c7e6 <uip_process+0x10f6>
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
				}

				c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    c776:	f240 636c 	movw	r3, #1644	; 0x66c
    c77a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c77e:	681a      	ldr	r2, [r3, #0]
    c780:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c784:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c788:	781b      	ldrb	r3, [r3, #0]
    c78a:	f103 0337 	add.w	r3, r3, #55	; 0x37
    c78e:	4413      	add	r3, r2
    c790:	781a      	ldrb	r2, [r3, #0]
    c792:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c796:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c79a:	781b      	ldrb	r3, [r3, #0]
    c79c:	4413      	add	r3, r2
    c79e:	b2da      	uxtb	r2, r3
    c7a0:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c7a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7a8:	701a      	strb	r2, [r3, #0]
	uip_add_rcv_nxt( 1 );

	/* Parse the TCP MSS option, if present. */
	if( (BUF->tcpoffset & 0xf0) > 0x50 )
	{
		for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    c7aa:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c7ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7b2:	781b      	ldrb	r3, [r3, #0]
    c7b4:	461a      	mov	r2, r3
    c7b6:	f240 636c 	movw	r3, #1644	; 0x66c
    c7ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7be:	681b      	ldr	r3, [r3, #0]
    c7c0:	f103 030e 	add.w	r3, r3, #14
    c7c4:	f893 3020 	ldrb.w	r3, [r3, #32]
    c7c8:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c7cc:	b2db      	uxtb	r3, r3
    c7ce:	f1a3 0305 	sub.w	r3, r3, #5
    c7d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c7d6:	429a      	cmp	r2, r3
    c7d8:	f6ff af3f 	blt.w	c65a <uip_process+0xf6a>
    c7dc:	e004      	b.n	c7e8 <uip_process+0x10f8>
					switch( uip_connr->tcpstateflags & UIP_TS_MASK )
					{
						case UIP_SYN_RCVD:
							/* In the SYN_RCVD state, we should retransmit our
			   				SYNACK. */
							goto tcp_send_synack;
    c7de:	bf00      	nop
    c7e0:	e002      	b.n	c7e8 <uip_process+0x10f8>
		{
			opt = uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + c];
			if( opt == TCP_OPT_END )
			{
				/* End of options. */
				break;
    c7e2:	bf00      	nop
    c7e4:	e000      	b.n	c7e8 <uip_process+0x10f8>
				can skip past them. */
				if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
				{
					/* If the length field is zero, the options are malformed
					and we don't process them further. */
					break;
    c7e6:	bf00      	nop
		}
	}

	/* Our response will be a SYNACK. */
	#if UIP_ACTIVE_OPEN
		tcp_send_synack : BUF->flags = TCP_ACK;
    c7e8:	f240 636c 	movw	r3, #1644	; 0x66c
    c7ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c7f0:	681b      	ldr	r3, [r3, #0]
    c7f2:	f103 030e 	add.w	r3, r3, #14
    c7f6:	f04f 0210 	mov.w	r2, #16
    c7fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
tcp_send_syn:
		BUF->flags |= TCP_SYN;
    c7fe:	f240 636c 	movw	r3, #1644	; 0x66c
    c802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c806:	681b      	ldr	r3, [r3, #0]
    c808:	f103 020e 	add.w	r2, r3, #14
    c80c:	f240 636c 	movw	r3, #1644	; 0x66c
    c810:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c814:	681b      	ldr	r3, [r3, #0]
    c816:	f103 030e 	add.w	r3, r3, #14
    c81a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c81e:	f043 0302 	orr.w	r3, r3, #2
    c822:	b2db      	uxtb	r3, r3
    c824:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21
		tcp_send_synack : BUF->flags = TCP_SYN | TCP_ACK;
	#endif /* UIP_ACTIVE_OPEN */

	/* We send out the TCP Maximum Segment Size option with our
	SYNACK. */
	BUF->optdata[ 0 ] = TCP_OPT_MSS;
    c828:	f240 636c 	movw	r3, #1644	; 0x66c
    c82c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c830:	681b      	ldr	r3, [r3, #0]
    c832:	f103 030e 	add.w	r3, r3, #14
    c836:	f04f 0202 	mov.w	r2, #2
    c83a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	BUF->optdata[ 1 ] = TCP_OPT_MSS_LEN;
    c83e:	f240 636c 	movw	r3, #1644	; 0x66c
    c842:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c846:	681b      	ldr	r3, [r3, #0]
    c848:	f103 030e 	add.w	r3, r3, #14
    c84c:	f04f 0204 	mov.w	r2, #4
    c850:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
	BUF->optdata[ 2 ] = ( UIP_TCP_MSS ) / 256;
    c854:	f240 636c 	movw	r3, #1644	; 0x66c
    c858:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c85c:	681b      	ldr	r3, [r3, #0]
    c85e:	f103 030e 	add.w	r3, r3, #14
    c862:	f04f 0205 	mov.w	r2, #5
    c866:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
	BUF->optdata[ 3 ] = ( UIP_TCP_MSS ) & 255;
    c86a:	f240 636c 	movw	r3, #1644	; 0x66c
    c86e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c872:	681b      	ldr	r3, [r3, #0]
    c874:	f103 030e 	add.w	r3, r3, #14
    c878:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    c87c:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
	uip_len = UIP_IPTCPH_LEN + TCP_OPT_MSS_LEN;
    c880:	f64a 4310 	movw	r3, #44048	; 0xac10
    c884:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c888:	f04f 022c 	mov.w	r2, #44	; 0x2c
    c88c:	801a      	strh	r2, [r3, #0]
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
    c88e:	f240 636c 	movw	r3, #1644	; 0x66c
    c892:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c896:	681b      	ldr	r3, [r3, #0]
    c898:	f103 030e 	add.w	r3, r3, #14
    c89c:	f04f 0260 	mov.w	r2, #96	; 0x60
    c8a0:	f883 2020 	strb.w	r2, [r3, #32]
	goto tcp_send;
    c8a4:	f000 bdb5 	b.w	d412 <uip_process+0x1d22>
			BUF->destport == uip_connr->lport &&
			BUF->srcport == uip_connr->rport &&
			uip_ipaddr_cmp(&BUF->srcipaddr, &uip_connr->ripaddr)
		)
		{
			goto found;
    c8a8:	bf00      	nop
	BUF->tcpoffset = ( (UIP_TCPH_LEN + TCP_OPT_MSS_LEN) / 4 ) << 4;
	goto tcp_send;

	/* This label will be jumped to if we found an active connection. */
found:
	uip_conn = uip_connr;
    c8aa:	f64a 4324 	movw	r3, #44068	; 0xac24
    c8ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8b2:	601c      	str	r4, [r3, #0]
	uip_flags = 0;
    c8b4:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c8b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8bc:	f04f 0200 	mov.w	r2, #0
    c8c0:	701a      	strb	r2, [r3, #0]

	/* We do a very naive form of TCP reset processing; we just accept
	any RST and kill our connection. We should in fact check if the
	sequence number of this reset is wihtin our advertised window
	before we accept the reset. */
	if( BUF->flags & TCP_RST )
    c8c2:	f240 636c 	movw	r3, #1644	; 0x66c
    c8c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ca:	681b      	ldr	r3, [r3, #0]
    c8cc:	f103 030e 	add.w	r3, r3, #14
    c8d0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c8d4:	f003 0304 	and.w	r3, r3, #4
    c8d8:	2b00      	cmp	r3, #0
    c8da:	d00d      	beq.n	c8f8 <uip_process+0x1208>
	{
		uip_connr->tcpstateflags = UIP_CLOSED;
    c8dc:	f04f 0300 	mov.w	r3, #0
    c8e0:	7663      	strb	r3, [r4, #25]
		UIP_LOG( "tcp: got reset, aborting connection." );
		uip_flags = UIP_ABORT;
    c8e2:	f64a 431c 	movw	r3, #44060	; 0xac1c
    c8e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c8ea:	f04f 0220 	mov.w	r2, #32
    c8ee:	701a      	strb	r2, [r3, #0]
		UIP_APPCALL();
    c8f0:	f002 fc04 	bl	f0fc <httpd_appcall>
		goto drop;
    c8f4:	f000 bfc0 	b.w	d878 <uip_process+0x2188>
	}

	/* Calculate the length of the data, if the application has sent
	any data to us. */
	c = ( BUF->tcpoffset >> 4 ) << 2;
    c8f8:	f240 636c 	movw	r3, #1644	; 0x66c
    c8fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c900:	681b      	ldr	r3, [r3, #0]
    c902:	f103 030e 	add.w	r3, r3, #14
    c906:	f893 3020 	ldrb.w	r3, [r3, #32]
    c90a:	ea4f 1313 	mov.w	r3, r3, lsr #4
    c90e:	b2db      	uxtb	r3, r3
    c910:	ea4f 0383 	mov.w	r3, r3, lsl #2
    c914:	b2da      	uxtb	r2, r3
    c916:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c91a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c91e:	701a      	strb	r2, [r3, #0]

	/* uip_len will contain the length of the actual TCP data. This is
	calculated by subtracing the length of the TCP header (in
	c) and the length of the IP header (20 bytes). */
	uip_len = uip_len - c - UIP_IPH_LEN;
    c920:	f64a 4310 	movw	r3, #44048	; 0xac10
    c924:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c928:	881a      	ldrh	r2, [r3, #0]
    c92a:	f642 735a 	movw	r3, #12122	; 0x2f5a
    c92e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c932:	781b      	ldrb	r3, [r3, #0]
    c934:	ebc3 0302 	rsb	r3, r3, r2
    c938:	b29b      	uxth	r3, r3
    c93a:	f1a3 0314 	sub.w	r3, r3, #20
    c93e:	b29a      	uxth	r2, r3
    c940:	f64a 4310 	movw	r3, #44048	; 0xac10
    c944:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c948:	801a      	strh	r2, [r3, #0]

	/* First, check if the sequence number of the incoming packet is
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
    c94a:	7e63      	ldrb	r3, [r4, #25]
    c94c:	f003 030f 	and.w	r3, r3, #15
    c950:	2b02      	cmp	r3, #2
    c952:	d10c      	bne.n	c96e <uip_process+0x127e>
    c954:	f240 636c 	movw	r3, #1644	; 0x66c
    c958:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c95c:	681b      	ldr	r3, [r3, #0]
    c95e:	f103 030e 	add.w	r3, r3, #14
    c962:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c966:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    c96a:	2b12      	cmp	r3, #18
    c96c:	d043      	beq.n	c9f6 <uip_process+0x1306>
	{
		if
		(
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c96e:	f64a 4310 	movw	r3, #44048	; 0xac10
    c972:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c976:	881b      	ldrh	r3, [r3, #0]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c978:	2b00      	cmp	r3, #0
    c97a:	d10c      	bne.n	c996 <uip_process+0x12a6>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
    c97c:	f240 636c 	movw	r3, #1644	; 0x66c
    c980:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c984:	681b      	ldr	r3, [r3, #0]
    c986:	f103 030e 	add.w	r3, r3, #14
    c98a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    c98e:	f003 0303 	and.w	r3, r3, #3
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c992:	2b00      	cmp	r3, #0
    c994:	d02f      	beq.n	c9f6 <uip_process+0x1306>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
    c996:	f240 636c 	movw	r3, #1644	; 0x66c
    c99a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c99e:	681b      	ldr	r3, [r3, #0]
    c9a0:	f103 030e 	add.w	r3, r3, #14
    c9a4:	7e1a      	ldrb	r2, [r3, #24]
    c9a6:	7a23      	ldrb	r3, [r4, #8]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c9a8:	429a      	cmp	r2, r3
    c9aa:	f040 8515 	bne.w	d3d8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
    c9ae:	f240 636c 	movw	r3, #1644	; 0x66c
    c9b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9b6:	681b      	ldr	r3, [r3, #0]
    c9b8:	f103 030e 	add.w	r3, r3, #14
    c9bc:	7e5a      	ldrb	r2, [r3, #25]
    c9be:	7a63      	ldrb	r3, [r4, #9]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c9c0:	429a      	cmp	r2, r3
    c9c2:	f040 8509 	bne.w	d3d8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
    c9c6:	f240 636c 	movw	r3, #1644	; 0x66c
    c9ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9ce:	681b      	ldr	r3, [r3, #0]
    c9d0:	f103 030e 	add.w	r3, r3, #14
    c9d4:	7e9a      	ldrb	r2, [r3, #26]
    c9d6:	7aa3      	ldrb	r3, [r4, #10]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c9d8:	429a      	cmp	r2, r3
    c9da:	f040 84fd 	bne.w	d3d8 <uip_process+0x1ce8>
			(uip_len > 0 || ((BUF->flags & (TCP_SYN | TCP_FIN)) != 0)) &&
			(
				BUF->seqno[ 0 ] != uip_connr->rcv_nxt[ 0 ] ||
				BUF->seqno[ 1 ] != uip_connr->rcv_nxt[ 1 ] ||
				BUF->seqno[ 2 ] != uip_connr->rcv_nxt[ 2 ] ||
				BUF->seqno[ 3 ] != uip_connr->rcv_nxt[ 3 ]
    c9de:	f240 636c 	movw	r3, #1644	; 0x66c
    c9e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9e6:	681b      	ldr	r3, [r3, #0]
    c9e8:	f103 030e 	add.w	r3, r3, #14
    c9ec:	7eda      	ldrb	r2, [r3, #27]
    c9ee:	7ae3      	ldrb	r3, [r4, #11]
	what we're expecting next. If not, we send out an ACK with the
	correct numbers in. */
	if( !(((uip_connr->tcpstateflags & UIP_TS_MASK) == UIP_SYN_SENT) && ((BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK))) )
	{
		if
		(
    c9f0:	429a      	cmp	r2, r3
    c9f2:	f040 84f1 	bne.w	d3d8 <uip_process+0x1ce8>

	/* Next, check if the incoming segment acknowledges any outstanding
	data. If so, we update the sequence number, reset the length of
	the outstanding data, calculate RTT estimations, and reset the
	retransmission timer. */
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
    c9f6:	f240 636c 	movw	r3, #1644	; 0x66c
    c9fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    c9fe:	681b      	ldr	r3, [r3, #0]
    ca00:	f103 030e 	add.w	r3, r3, #14
    ca04:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ca08:	f003 0310 	and.w	r3, r3, #16
    ca0c:	2b00      	cmp	r3, #0
    ca0e:	f000 80a1 	beq.w	cb54 <uip_process+0x1464>
    ca12:	8a23      	ldrh	r3, [r4, #16]
    ca14:	2b00      	cmp	r3, #0
    ca16:	f000 809d 	beq.w	cb54 <uip_process+0x1464>
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );
    ca1a:	f104 020c 	add.w	r2, r4, #12
    ca1e:	8a23      	ldrh	r3, [r4, #16]
    ca20:	4610      	mov	r0, r2
    ca22:	4619      	mov	r1, r3
    ca24:	f7fe fab0 	bl	af88 <uip_add32>

		if
		(
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
    ca28:	f240 636c 	movw	r3, #1644	; 0x66c
    ca2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca30:	681b      	ldr	r3, [r3, #0]
    ca32:	f103 030e 	add.w	r3, r3, #14
    ca36:	7f1a      	ldrb	r2, [r3, #28]
    ca38:	f64a 4318 	movw	r3, #44056	; 0xac18
    ca3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca40:	781b      	ldrb	r3, [r3, #0]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    ca42:	429a      	cmp	r2, r3
    ca44:	f040 8086 	bne.w	cb54 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
    ca48:	f240 636c 	movw	r3, #1644	; 0x66c
    ca4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca50:	681b      	ldr	r3, [r3, #0]
    ca52:	f103 030e 	add.w	r3, r3, #14
    ca56:	7f5a      	ldrb	r2, [r3, #29]
    ca58:	f64a 4318 	movw	r3, #44056	; 0xac18
    ca5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca60:	785b      	ldrb	r3, [r3, #1]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    ca62:	429a      	cmp	r2, r3
    ca64:	d176      	bne.n	cb54 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
    ca66:	f240 636c 	movw	r3, #1644	; 0x66c
    ca6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca6e:	681b      	ldr	r3, [r3, #0]
    ca70:	f103 030e 	add.w	r3, r3, #14
    ca74:	7f9a      	ldrb	r2, [r3, #30]
    ca76:	f64a 4318 	movw	r3, #44056	; 0xac18
    ca7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca7e:	789b      	ldrb	r3, [r3, #2]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    ca80:	429a      	cmp	r2, r3
    ca82:	d167      	bne.n	cb54 <uip_process+0x1464>
			BUF->ackno[ 0 ] == uip_acc32[ 0 ] &&
			BUF->ackno[ 1 ] == uip_acc32[ 1 ] &&
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
    ca84:	f240 636c 	movw	r3, #1644	; 0x66c
    ca88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca8c:	681b      	ldr	r3, [r3, #0]
    ca8e:	f103 030e 	add.w	r3, r3, #14
    ca92:	7fda      	ldrb	r2, [r3, #31]
    ca94:	f64a 4318 	movw	r3, #44056	; 0xac18
    ca98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ca9c:	78db      	ldrb	r3, [r3, #3]
	if( (BUF->flags & TCP_ACK) && uip_outstanding(uip_connr) )
	{
		uip_add32( uip_connr->snd_nxt, uip_connr->len );

		if
		(
    ca9e:	429a      	cmp	r2, r3
    caa0:	d158      	bne.n	cb54 <uip_process+0x1464>
			BUF->ackno[ 2 ] == uip_acc32[ 2 ] &&
			BUF->ackno[ 3 ] == uip_acc32[ 3 ]
		)
		{
			/* Update sequence number. */
			uip_connr->snd_nxt[ 0 ] = uip_acc32[ 0 ];
    caa2:	f64a 4318 	movw	r3, #44056	; 0xac18
    caa6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    caaa:	781b      	ldrb	r3, [r3, #0]
    caac:	7323      	strb	r3, [r4, #12]
			uip_connr->snd_nxt[ 1 ] = uip_acc32[ 1 ];
    caae:	f64a 4318 	movw	r3, #44056	; 0xac18
    cab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cab6:	785b      	ldrb	r3, [r3, #1]
    cab8:	7363      	strb	r3, [r4, #13]
			uip_connr->snd_nxt[ 2 ] = uip_acc32[ 2 ];
    caba:	f64a 4318 	movw	r3, #44056	; 0xac18
    cabe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cac2:	789b      	ldrb	r3, [r3, #2]
    cac4:	73a3      	strb	r3, [r4, #14]
			uip_connr->snd_nxt[ 3 ] = uip_acc32[ 3 ];
    cac6:	f64a 4318 	movw	r3, #44056	; 0xac18
    caca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cace:	78db      	ldrb	r3, [r3, #3]
    cad0:	73e3      	strb	r3, [r4, #15]

			/* Do RTT estimation, unless we have done retransmissions. */
			if( uip_connr->nrtx == 0 )
    cad2:	7ee3      	ldrb	r3, [r4, #27]
    cad4:	2b00      	cmp	r3, #0
    cad6:	d131      	bne.n	cb3c <uip_process+0x144c>
			{
				signed char m;
				m = uip_connr->rto - uip_connr->timer;
    cad8:	7e22      	ldrb	r2, [r4, #24]
    cada:	7ea3      	ldrb	r3, [r4, #26]
    cadc:	ebc3 0302 	rsb	r3, r3, r2
    cae0:	b2db      	uxtb	r3, r3
    cae2:	73fb      	strb	r3, [r7, #15]

				/* This is taken directly from VJs original code in his paper */
				m = m - ( uip_connr->sa >> 3 );
    cae4:	7bfa      	ldrb	r2, [r7, #15]
    cae6:	7da3      	ldrb	r3, [r4, #22]
    cae8:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    caec:	b2db      	uxtb	r3, r3
    caee:	ebc3 0302 	rsb	r3, r3, r2
    caf2:	b2db      	uxtb	r3, r3
    caf4:	73fb      	strb	r3, [r7, #15]
				uip_connr->sa += m;
    caf6:	7da2      	ldrb	r2, [r4, #22]
    caf8:	7bfb      	ldrb	r3, [r7, #15]
    cafa:	4413      	add	r3, r2
    cafc:	b2db      	uxtb	r3, r3
    cafe:	75a3      	strb	r3, [r4, #22]
				if( m < 0 )
    cb00:	f997 300f 	ldrsb.w	r3, [r7, #15]
    cb04:	2b00      	cmp	r3, #0
    cb06:	da03      	bge.n	cb10 <uip_process+0x1420>
				{
					m = -m;
    cb08:	7bfb      	ldrb	r3, [r7, #15]
    cb0a:	f1c3 0300 	rsb	r3, r3, #0
    cb0e:	73fb      	strb	r3, [r7, #15]
				}

				m = m - ( uip_connr->sv >> 2 );
    cb10:	7bfa      	ldrb	r2, [r7, #15]
    cb12:	7de3      	ldrb	r3, [r4, #23]
    cb14:	ea4f 0393 	mov.w	r3, r3, lsr #2
    cb18:	b2db      	uxtb	r3, r3
    cb1a:	ebc3 0302 	rsb	r3, r3, r2
    cb1e:	b2db      	uxtb	r3, r3
    cb20:	73fb      	strb	r3, [r7, #15]
				uip_connr->sv += m;
    cb22:	7de2      	ldrb	r2, [r4, #23]
    cb24:	7bfb      	ldrb	r3, [r7, #15]
    cb26:	4413      	add	r3, r2
    cb28:	b2db      	uxtb	r3, r3
    cb2a:	75e3      	strb	r3, [r4, #23]
				uip_connr->rto = ( uip_connr->sa >> 3 ) + uip_connr->sv;
    cb2c:	7da3      	ldrb	r3, [r4, #22]
    cb2e:	ea4f 03d3 	mov.w	r3, r3, lsr #3
    cb32:	b2da      	uxtb	r2, r3
    cb34:	7de3      	ldrb	r3, [r4, #23]
    cb36:	4413      	add	r3, r2
    cb38:	b2db      	uxtb	r3, r3
    cb3a:	7623      	strb	r3, [r4, #24]
			}

			/* Set the acknowledged flag. */
			uip_flags = UIP_ACKDATA;
    cb3c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cb40:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb44:	f04f 0201 	mov.w	r2, #1
    cb48:	701a      	strb	r2, [r3, #0]

			/* Reset the retransmission timer. */
			uip_connr->timer = uip_connr->rto;
    cb4a:	7e23      	ldrb	r3, [r4, #24]
    cb4c:	76a3      	strb	r3, [r4, #26]

			/* Reset length of outstanding data. */
			uip_connr->len = 0;
    cb4e:	f04f 0300 	mov.w	r3, #0
    cb52:	8223      	strh	r3, [r4, #16]
		}
	}

	/* Do different things depending on in what state the connection is. */
	switch( uip_connr->tcpstateflags & UIP_TS_MASK )
    cb54:	7e63      	ldrb	r3, [r4, #25]
    cb56:	f003 030f 	and.w	r3, r3, #15
    cb5a:	f103 33ff 	add.w	r3, r3, #4294967295
    cb5e:	2b07      	cmp	r3, #7
    cb60:	f200 867b 	bhi.w	d85a <uip_process+0x216a>
    cb64:	a201      	add	r2, pc, #4	; (adr r2, cb6c <uip_process+0x147c>)
    cb66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    cb6a:	bf00      	nop
    cb6c:	0000cb8d 	.word	0x0000cb8d
    cb70:	0000cc09 	.word	0x0000cc09
    cb74:	0000cea3 	.word	0x0000cea3
    cb78:	0000d287 	.word	0x0000d287
    cb7c:	0000d33f 	.word	0x0000d33f
    cb80:	0000d3b3 	.word	0x0000d3b3
    cb84:	0000d3d7 	.word	0x0000d3d7
    cb88:	0000d257 	.word	0x0000d257
		case UIP_SYN_RCVD:
			/* In SYN_RCVD we have sent out a SYNACK in response to a SYN, and
	   		we are waiting for an ACK that acknowledges the data we sent
	   		out the last time. Therefore, we want to have the UIP_ACKDATA
	   		flag set. If so, we enter the ESTABLISHED state. */
			if( uip_flags & UIP_ACKDATA )
    cb8c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cb90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cb94:	781b      	ldrb	r3, [r3, #0]
    cb96:	f003 0301 	and.w	r3, r3, #1
    cb9a:	b2db      	uxtb	r3, r3
    cb9c:	2b00      	cmp	r3, #0
    cb9e:	f000 865e 	beq.w	d85e <uip_process+0x216e>
			{
				uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cba2:	f04f 0303 	mov.w	r3, #3
    cba6:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CONNECTED;
    cba8:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cbac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbb0:	f04f 0240 	mov.w	r2, #64	; 0x40
    cbb4:	701a      	strb	r2, [r3, #0]
				uip_connr->len = 0;
    cbb6:	f04f 0300 	mov.w	r3, #0
    cbba:	8223      	strh	r3, [r4, #16]
				if( uip_len > 0 )
    cbbc:	f64a 4310 	movw	r3, #44048	; 0xac10
    cbc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbc4:	881b      	ldrh	r3, [r3, #0]
    cbc6:	2b00      	cmp	r3, #0
    cbc8:	d014      	beq.n	cbf4 <uip_process+0x1504>
				{
					uip_flags |= UIP_NEWDATA;
    cbca:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cbce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbd2:	781b      	ldrb	r3, [r3, #0]
    cbd4:	f043 0302 	orr.w	r3, r3, #2
    cbd8:	b2da      	uxtb	r2, r3
    cbda:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cbde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbe2:	701a      	strb	r2, [r3, #0]
					uip_add_rcv_nxt( uip_len );
    cbe4:	f64a 4310 	movw	r3, #44048	; 0xac10
    cbe8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbec:	881b      	ldrh	r3, [r3, #0]
    cbee:	4618      	mov	r0, r3
    cbf0:	f7fe fd3c 	bl	b66c <uip_add_rcv_nxt>
				}

				uip_slen = 0;
    cbf4:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    cbf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cbfc:	f04f 0200 	mov.w	r2, #0
    cc00:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    cc02:	f002 fa7b 	bl	f0fc <httpd_appcall>
				goto appsend;
    cc06:	e267      	b.n	d0d8 <uip_process+0x19e8>
			case UIP_SYN_SENT:
				/* In SYN_SENT, we wait for a SYNACK that is sent in response to
				our SYN. The rcv_nxt is set to sequence number in the SYNACK
				plus one, and we send an ACK. We move into the ESTABLISHED
				state. */
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
    cc08:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cc0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc10:	781b      	ldrb	r3, [r3, #0]
    cc12:	f003 0301 	and.w	r3, r3, #1
    cc16:	b2db      	uxtb	r3, r3
    cc18:	2b00      	cmp	r3, #0
    cc1a:	f000 812f 	beq.w	ce7c <uip_process+0x178c>
    cc1e:	f240 636c 	movw	r3, #1644	; 0x66c
    cc22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc26:	681b      	ldr	r3, [r3, #0]
    cc28:	f103 030e 	add.w	r3, r3, #14
    cc2c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cc30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
    cc34:	2b12      	cmp	r3, #18
    cc36:	f040 8121 	bne.w	ce7c <uip_process+0x178c>
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
    cc3a:	f240 636c 	movw	r3, #1644	; 0x66c
    cc3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc42:	681b      	ldr	r3, [r3, #0]
    cc44:	f103 030e 	add.w	r3, r3, #14
    cc48:	f893 3020 	ldrb.w	r3, [r3, #32]
    cc4c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    cc50:	2b50      	cmp	r3, #80	; 0x50
    cc52:	f340 80cd 	ble.w	cdf0 <uip_process+0x1700>
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cc56:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cc5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc5e:	f04f 0200 	mov.w	r2, #0
    cc62:	701a      	strb	r2, [r3, #0]
    cc64:	e0a7      	b.n	cdb6 <uip_process+0x16c6>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
    cc66:	f240 636c 	movw	r3, #1644	; 0x66c
    cc6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc6e:	681a      	ldr	r2, [r3, #0]
    cc70:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cc74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc78:	781b      	ldrb	r3, [r3, #0]
    cc7a:	f103 0336 	add.w	r3, r3, #54	; 0x36
    cc7e:	4413      	add	r3, r2
    cc80:	781a      	ldrb	r2, [r3, #0]
    cc82:	f642 735b 	movw	r3, #12123	; 0x2f5b
    cc86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc8a:	701a      	strb	r2, [r3, #0]
							if( opt == TCP_OPT_END )
    cc8c:	f642 735b 	movw	r3, #12123	; 0x2f5b
    cc90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cc94:	781b      	ldrb	r3, [r3, #0]
    cc96:	2b00      	cmp	r3, #0
    cc98:	f000 80a7 	beq.w	cdea <uip_process+0x16fa>
							{
								/* End of options. */
								break;
							}
							else if( opt == TCP_OPT_NOOP )
    cc9c:	f642 735b 	movw	r3, #12123	; 0x2f5b
    cca0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cca4:	781b      	ldrb	r3, [r3, #0]
    cca6:	2b01      	cmp	r3, #1
    cca8:	d10d      	bne.n	ccc6 <uip_process+0x15d6>
							{
								++c;
    ccaa:	f642 735a 	movw	r3, #12122	; 0x2f5a
    ccae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccb2:	781b      	ldrb	r3, [r3, #0]
    ccb4:	f103 0301 	add.w	r3, r3, #1
    ccb8:	b2da      	uxtb	r2, r3
    ccba:	f642 735a 	movw	r3, #12122	; 0x2f5a
    ccbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccc2:	701a      	strb	r2, [r3, #0]
    ccc4:	e077      	b.n	cdb6 <uip_process+0x16c6>

								/* NOP option. */
							}
							else if( opt == TCP_OPT_MSS && uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == TCP_OPT_MSS_LEN )
    ccc6:	f642 735b 	movw	r3, #12123	; 0x2f5b
    ccca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccce:	781b      	ldrb	r3, [r3, #0]
    ccd0:	2b02      	cmp	r3, #2
    ccd2:	d146      	bne.n	cd62 <uip_process+0x1672>
    ccd4:	f240 636c 	movw	r3, #1644	; 0x66c
    ccd8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccdc:	681a      	ldr	r2, [r3, #0]
    ccde:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cce2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cce6:	781b      	ldrb	r3, [r3, #0]
    cce8:	f103 0337 	add.w	r3, r3, #55	; 0x37
    ccec:	4413      	add	r3, r2
    ccee:	781b      	ldrb	r3, [r3, #0]
    ccf0:	2b04      	cmp	r3, #4
    ccf2:	d136      	bne.n	cd62 <uip_process+0x1672>
							{
								/* An MSS option with the right option length. */
								tmp16 = ( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 2 + c] << 8 ) | uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 3 + c];
    ccf4:	f240 636c 	movw	r3, #1644	; 0x66c
    ccf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ccfc:	681a      	ldr	r2, [r3, #0]
    ccfe:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd06:	781b      	ldrb	r3, [r3, #0]
    cd08:	f103 0338 	add.w	r3, r3, #56	; 0x38
    cd0c:	4413      	add	r3, r2
    cd0e:	781b      	ldrb	r3, [r3, #0]
    cd10:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cd14:	b29a      	uxth	r2, r3
    cd16:	f240 636c 	movw	r3, #1644	; 0x66c
    cd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd1e:	6819      	ldr	r1, [r3, #0]
    cd20:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cd24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd28:	781b      	ldrb	r3, [r3, #0]
    cd2a:	f103 0339 	add.w	r3, r3, #57	; 0x39
    cd2e:	440b      	add	r3, r1
    cd30:	781b      	ldrb	r3, [r3, #0]
    cd32:	ea42 0303 	orr.w	r3, r2, r3
    cd36:	b29b      	uxth	r3, r3
    cd38:	b29a      	uxth	r2, r3
    cd3a:	f642 735c 	movw	r3, #12124	; 0x2f5c
    cd3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd42:	801a      	strh	r2, [r3, #0]
								uip_connr->initialmss = uip_connr->mss = tmp16 > UIP_TCP_MSS ? UIP_TCP_MSS : tmp16;
    cd44:	f642 735c 	movw	r3, #12124	; 0x2f5c
    cd48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd4c:	881a      	ldrh	r2, [r3, #0]
    cd4e:	f240 5392 	movw	r3, #1426	; 0x592
    cd52:	429a      	cmp	r2, r3
    cd54:	bf38      	it	cc
    cd56:	4613      	movcc	r3, r2
    cd58:	b29b      	uxth	r3, r3
    cd5a:	8263      	strh	r3, [r4, #18]
    cd5c:	8a63      	ldrh	r3, [r4, #18]
    cd5e:	82a3      	strh	r3, [r4, #20]

								/* And we are done processing options. */
								break;
    cd60:	e046      	b.n	cdf0 <uip_process+0x1700>
							}
							else
							{
								/* All other options have a length field, so that we easily
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
    cd62:	f240 636c 	movw	r3, #1644	; 0x66c
    cd66:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd6a:	681a      	ldr	r2, [r3, #0]
    cd6c:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cd70:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd74:	781b      	ldrb	r3, [r3, #0]
    cd76:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cd7a:	4413      	add	r3, r2
    cd7c:	781b      	ldrb	r3, [r3, #0]
    cd7e:	2b00      	cmp	r3, #0
    cd80:	d035      	beq.n	cdee <uip_process+0x16fe>
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
								}

								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
    cd82:	f240 636c 	movw	r3, #1644	; 0x66c
    cd86:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd8a:	681a      	ldr	r2, [r3, #0]
    cd8c:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cd90:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cd94:	781b      	ldrb	r3, [r3, #0]
    cd96:	f103 0337 	add.w	r3, r3, #55	; 0x37
    cd9a:	4413      	add	r3, r2
    cd9c:	781a      	ldrb	r2, [r3, #0]
    cd9e:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cda2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cda6:	781b      	ldrb	r3, [r3, #0]
    cda8:	4413      	add	r3, r2
    cdaa:	b2da      	uxtb	r2, r3
    cdac:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cdb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdb4:	701a      	strb	r2, [r3, #0]
				if( (uip_flags & UIP_ACKDATA) && (BUF->flags & TCP_CTL) == (TCP_SYN | TCP_ACK) )
				{
					/* Parse the TCP MSS option, if present. */
					if( (BUF->tcpoffset & 0xf0) > 0x50 )
					{
						for( c = 0; c < ((BUF->tcpoffset >> 4) - 5) << 2; )
    cdb6:	f642 735a 	movw	r3, #12122	; 0x2f5a
    cdba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdbe:	781b      	ldrb	r3, [r3, #0]
    cdc0:	461a      	mov	r2, r3
    cdc2:	f240 636c 	movw	r3, #1644	; 0x66c
    cdc6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdca:	681b      	ldr	r3, [r3, #0]
    cdcc:	f103 030e 	add.w	r3, r3, #14
    cdd0:	f893 3020 	ldrb.w	r3, [r3, #32]
    cdd4:	ea4f 1313 	mov.w	r3, r3, lsr #4
    cdd8:	b2db      	uxtb	r3, r3
    cdda:	f1a3 0305 	sub.w	r3, r3, #5
    cdde:	ea4f 0383 	mov.w	r3, r3, lsl #2
    cde2:	429a      	cmp	r2, r3
    cde4:	f6ff af3f 	blt.w	cc66 <uip_process+0x1576>
    cde8:	e002      	b.n	cdf0 <uip_process+0x1700>
						{
							opt = uip_buf[UIP_IPTCPH_LEN + UIP_LLH_LEN + c];
							if( opt == TCP_OPT_END )
							{
								/* End of options. */
								break;
    cdea:	bf00      	nop
    cdec:	e000      	b.n	cdf0 <uip_process+0x1700>
								can skip past them. */
								if( uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c] == 0 )
								{
									/* If the length field is zero, the options are malformed
									and we don't process them further. */
									break;
    cdee:	bf00      	nop
								c += uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN + 1 + c];
							}
						}
					}

					uip_connr->tcpstateflags = UIP_ESTABLISHED;
    cdf0:	f04f 0303 	mov.w	r3, #3
    cdf4:	7663      	strb	r3, [r4, #25]
					uip_connr->rcv_nxt[ 0 ] = BUF->seqno[ 0 ];
    cdf6:	f240 636c 	movw	r3, #1644	; 0x66c
    cdfa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cdfe:	681b      	ldr	r3, [r3, #0]
    ce00:	f103 030e 	add.w	r3, r3, #14
    ce04:	7e1b      	ldrb	r3, [r3, #24]
    ce06:	7223      	strb	r3, [r4, #8]
					uip_connr->rcv_nxt[ 1 ] = BUF->seqno[ 1 ];
    ce08:	f240 636c 	movw	r3, #1644	; 0x66c
    ce0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce10:	681b      	ldr	r3, [r3, #0]
    ce12:	f103 030e 	add.w	r3, r3, #14
    ce16:	7e5b      	ldrb	r3, [r3, #25]
    ce18:	7263      	strb	r3, [r4, #9]
					uip_connr->rcv_nxt[ 2 ] = BUF->seqno[ 2 ];
    ce1a:	f240 636c 	movw	r3, #1644	; 0x66c
    ce1e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce22:	681b      	ldr	r3, [r3, #0]
    ce24:	f103 030e 	add.w	r3, r3, #14
    ce28:	7e9b      	ldrb	r3, [r3, #26]
    ce2a:	72a3      	strb	r3, [r4, #10]
					uip_connr->rcv_nxt[ 3 ] = BUF->seqno[ 3 ];
    ce2c:	f240 636c 	movw	r3, #1644	; 0x66c
    ce30:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce34:	681b      	ldr	r3, [r3, #0]
    ce36:	f103 030e 	add.w	r3, r3, #14
    ce3a:	7edb      	ldrb	r3, [r3, #27]
    ce3c:	72e3      	strb	r3, [r4, #11]
					uip_add_rcv_nxt( 1 );
    ce3e:	f04f 0001 	mov.w	r0, #1
    ce42:	f7fe fc13 	bl	b66c <uip_add_rcv_nxt>
					uip_flags = UIP_CONNECTED | UIP_NEWDATA;
    ce46:	f64a 431c 	movw	r3, #44060	; 0xac1c
    ce4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce4e:	f04f 0242 	mov.w	r2, #66	; 0x42
    ce52:	701a      	strb	r2, [r3, #0]
					uip_connr->len = 0;
    ce54:	f04f 0300 	mov.w	r3, #0
    ce58:	8223      	strh	r3, [r4, #16]
					uip_len = 0;
    ce5a:	f64a 4310 	movw	r3, #44048	; 0xac10
    ce5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce62:	f04f 0200 	mov.w	r2, #0
    ce66:	801a      	strh	r2, [r3, #0]
					uip_slen = 0;
    ce68:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    ce6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce70:	f04f 0200 	mov.w	r2, #0
    ce74:	801a      	strh	r2, [r3, #0]
					UIP_APPCALL();
    ce76:	f002 f941 	bl	f0fc <httpd_appcall>
					goto appsend;
    ce7a:	e12d      	b.n	d0d8 <uip_process+0x19e8>
				}

				/* Inform the application that the connection failed */
				uip_flags = UIP_ABORT;
    ce7c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    ce80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce84:	f04f 0220 	mov.w	r2, #32
    ce88:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    ce8a:	f002 f937 	bl	f0fc <httpd_appcall>

				/* The connection is closed after we send the RST */
				uip_conn->tcpstateflags = UIP_CLOSED;
    ce8e:	f64a 4324 	movw	r3, #44068	; 0xac24
    ce92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ce96:	681b      	ldr	r3, [r3, #0]
    ce98:	f04f 0200 	mov.w	r2, #0
    ce9c:	765a      	strb	r2, [r3, #25]
				goto reset;
    ce9e:	f7ff b8bc 	b.w	c01a <uip_process+0x92a>

			If the incoming packet is a FIN, we should close the connection on
			this side as well, and we send out a FIN and enter the LAST_ACK
			state. We require that there is no outstanding data; otherwise the
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    cea2:	f240 636c 	movw	r3, #1644	; 0x66c
    cea6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceaa:	681b      	ldr	r3, [r3, #0]
    ceac:	f103 030e 	add.w	r3, r3, #14
    ceb0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    ceb4:	f003 0301 	and.w	r3, r3, #1
    ceb8:	b2db      	uxtb	r3, r3
    ceba:	2b00      	cmp	r3, #0
    cebc:	d04d      	beq.n	cf5a <uip_process+0x186a>
    cebe:	7e63      	ldrb	r3, [r4, #25]
    cec0:	f003 0310 	and.w	r3, r3, #16
    cec4:	2b00      	cmp	r3, #0
    cec6:	d148      	bne.n	cf5a <uip_process+0x186a>
			{
				if( uip_outstanding(uip_connr) )
    cec8:	8a23      	ldrh	r3, [r4, #16]
    ceca:	2b00      	cmp	r3, #0
    cecc:	f040 84c9 	bne.w	d862 <uip_process+0x2172>
				{
					goto drop;
				}

				uip_add_rcv_nxt( 1 + uip_len );
    ced0:	f64a 4310 	movw	r3, #44048	; 0xac10
    ced4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ced8:	881b      	ldrh	r3, [r3, #0]
    ceda:	f103 0301 	add.w	r3, r3, #1
    cede:	b29b      	uxth	r3, r3
    cee0:	4618      	mov	r0, r3
    cee2:	f7fe fbc3 	bl	b66c <uip_add_rcv_nxt>
				uip_flags |= UIP_CLOSE;
    cee6:	f64a 431c 	movw	r3, #44060	; 0xac1c
    ceea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ceee:	781b      	ldrb	r3, [r3, #0]
    cef0:	f043 0310 	orr.w	r3, r3, #16
    cef4:	b2da      	uxtb	r2, r3
    cef6:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cefa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cefe:	701a      	strb	r2, [r3, #0]
				if( uip_len > 0 )
    cf00:	f64a 4310 	movw	r3, #44048	; 0xac10
    cf04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf08:	881b      	ldrh	r3, [r3, #0]
    cf0a:	2b00      	cmp	r3, #0
    cf0c:	d00c      	beq.n	cf28 <uip_process+0x1838>
				{
					uip_flags |= UIP_NEWDATA;
    cf0e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cf12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf16:	781b      	ldrb	r3, [r3, #0]
    cf18:	f043 0302 	orr.w	r3, r3, #2
    cf1c:	b2da      	uxtb	r2, r3
    cf1e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    cf22:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf26:	701a      	strb	r2, [r3, #0]
				}

				UIP_APPCALL();
    cf28:	f002 f8e8 	bl	f0fc <httpd_appcall>
				uip_connr->len = 1;
    cf2c:	f04f 0301 	mov.w	r3, #1
    cf30:	8223      	strh	r3, [r4, #16]
				uip_connr->tcpstateflags = UIP_LAST_ACK;
    cf32:	f04f 0308 	mov.w	r3, #8
    cf36:	7663      	strb	r3, [r4, #25]
				uip_connr->nrtx = 0;
    cf38:	f04f 0300 	mov.w	r3, #0
    cf3c:	76e3      	strb	r3, [r4, #27]
    cf3e:	e000      	b.n	cf42 <uip_process+0x1852>

						case UIP_FIN_WAIT_1:
						case UIP_CLOSING:
						case UIP_LAST_ACK:
							/* In all these states we should retransmit a FINACK. */
							goto tcp_send_finack;
    cf40:	bf00      	nop
				UIP_APPCALL();
				uip_connr->len = 1;
				uip_connr->tcpstateflags = UIP_LAST_ACK;
				uip_connr->nrtx = 0;
	tcp_send_finack:
				BUF->flags = TCP_FIN | TCP_ACK;
    cf42:	f240 636c 	movw	r3, #1644	; 0x66c
    cf46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf4a:	681b      	ldr	r3, [r3, #0]
    cf4c:	f103 030e 	add.w	r3, r3, #14
    cf50:	f04f 0211 	mov.w	r2, #17
    cf54:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				goto tcp_send_nodata;
    cf58:	e249      	b.n	d3ee <uip_process+0x1cfe>
			}

			/* Check the URG flag. If this is set, the segment carries urgent
			data that we must pass to the application. */
			if( (BUF->flags & TCP_URG) != 0 )
    cf5a:	f240 636c 	movw	r3, #1644	; 0x66c
    cf5e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf62:	681b      	ldr	r3, [r3, #0]
    cf64:	f103 030e 	add.w	r3, r3, #14
    cf68:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    cf6c:	f003 0320 	and.w	r3, r3, #32
    cf70:	2b00      	cmp	r3, #0
    cf72:	d046      	beq.n	d002 <uip_process+0x1912>
					}
					else
					{
					uip_urglen = 0;
				#else /* UIP_URGDATA > 0 */
					uip_appdata = ( ( char * ) uip_appdata ) + ( (BUF->urgp[ 0 ] << 8) | BUF->urgp[ 1 ] );
    cf74:	f64a 4320 	movw	r3, #44064	; 0xac20
    cf78:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf7c:	681a      	ldr	r2, [r3, #0]
    cf7e:	f240 636c 	movw	r3, #1644	; 0x66c
    cf82:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf86:	681b      	ldr	r3, [r3, #0]
    cf88:	f103 030e 	add.w	r3, r3, #14
    cf8c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cf90:	ea4f 2103 	mov.w	r1, r3, lsl #8
    cf94:	f240 636c 	movw	r3, #1644	; 0x66c
    cf98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cf9c:	681b      	ldr	r3, [r3, #0]
    cf9e:	f103 030e 	add.w	r3, r3, #14
    cfa2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cfa6:	ea41 0303 	orr.w	r3, r1, r3
    cfaa:	441a      	add	r2, r3
    cfac:	f64a 4320 	movw	r3, #44064	; 0xac20
    cfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfb4:	601a      	str	r2, [r3, #0]
					uip_len -= ( BUF->urgp[ 0 ] << 8 ) | BUF->urgp[ 1 ];
    cfb6:	f64a 4310 	movw	r3, #44048	; 0xac10
    cfba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfbe:	881a      	ldrh	r2, [r3, #0]
    cfc0:	f240 636c 	movw	r3, #1644	; 0x66c
    cfc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfc8:	681b      	ldr	r3, [r3, #0]
    cfca:	f103 030e 	add.w	r3, r3, #14
    cfce:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    cfd2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    cfd6:	b299      	uxth	r1, r3
    cfd8:	f240 636c 	movw	r3, #1644	; 0x66c
    cfdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    cfe0:	681b      	ldr	r3, [r3, #0]
    cfe2:	f103 030e 	add.w	r3, r3, #14
    cfe6:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    cfea:	ea41 0303 	orr.w	r3, r1, r3
    cfee:	b29b      	uxth	r3, r3
    cff0:	b29b      	uxth	r3, r3
    cff2:	ebc3 0302 	rsb	r3, r3, r2
    cff6:	b29a      	uxth	r2, r3
    cff8:	f64a 4310 	movw	r3, #44048	; 0xac10
    cffc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d000:	801a      	strh	r2, [r3, #0]
			/* If uip_len > 0 we have TCP data in the packet, and we flag this
			by setting the UIP_NEWDATA flag and update the sequence number
			we acknowledge. If the application has stopped the dataflow
			using uip_stop(), we must not accept any data packets from the
			remote host. */
			if( uip_len > 0 && !(uip_connr->tcpstateflags & UIP_STOPPED) )
    d002:	f64a 4310 	movw	r3, #44048	; 0xac10
    d006:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d00a:	881b      	ldrh	r3, [r3, #0]
    d00c:	2b00      	cmp	r3, #0
    d00e:	d019      	beq.n	d044 <uip_process+0x1954>
    d010:	7e63      	ldrb	r3, [r4, #25]
    d012:	f003 0310 	and.w	r3, r3, #16
    d016:	2b00      	cmp	r3, #0
    d018:	d114      	bne.n	d044 <uip_process+0x1954>
			{
				uip_flags |= UIP_NEWDATA;
    d01a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d022:	781b      	ldrb	r3, [r3, #0]
    d024:	f043 0302 	orr.w	r3, r3, #2
    d028:	b2da      	uxtb	r2, r3
    d02a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d02e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d032:	701a      	strb	r2, [r3, #0]
				uip_add_rcv_nxt( uip_len );
    d034:	f64a 4310 	movw	r3, #44048	; 0xac10
    d038:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d03c:	881b      	ldrh	r3, [r3, #0]
    d03e:	4618      	mov	r0, r3
    d040:	f7fe fb14 	bl	b66c <uip_add_rcv_nxt>
			the initial MSS so that the application will send an entire MSS
			of data. This data will not be acknowledged by the receiver,
			and the application will retransmit it. This is called the
			"persistent timer" and uses the retransmission mechanim.
			*/
			tmp16 = ( (u16_t) BUF->wnd[ 0 ] << 8 ) + ( u16_t ) BUF->wnd[ 1 ];
    d044:	f240 636c 	movw	r3, #1644	; 0x66c
    d048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d04c:	681b      	ldr	r3, [r3, #0]
    d04e:	f103 030e 	add.w	r3, r3, #14
    d052:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
    d056:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d05a:	b29a      	uxth	r2, r3
    d05c:	f240 636c 	movw	r3, #1644	; 0x66c
    d060:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d064:	681b      	ldr	r3, [r3, #0]
    d066:	f103 030e 	add.w	r3, r3, #14
    d06a:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d06e:	4413      	add	r3, r2
    d070:	b29a      	uxth	r2, r3
    d072:	f642 735c 	movw	r3, #12124	; 0x2f5c
    d076:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d07a:	801a      	strh	r2, [r3, #0]
			if( tmp16 > uip_connr->initialmss || tmp16 == 0 )
    d07c:	8aa2      	ldrh	r2, [r4, #20]
    d07e:	f642 735c 	movw	r3, #12124	; 0x2f5c
    d082:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d086:	881b      	ldrh	r3, [r3, #0]
    d088:	429a      	cmp	r2, r3
    d08a:	d306      	bcc.n	d09a <uip_process+0x19aa>
    d08c:	f642 735c 	movw	r3, #12124	; 0x2f5c
    d090:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d094:	881b      	ldrh	r3, [r3, #0]
    d096:	2b00      	cmp	r3, #0
    d098:	d105      	bne.n	d0a6 <uip_process+0x19b6>
			{
				tmp16 = uip_connr->initialmss;
    d09a:	8aa2      	ldrh	r2, [r4, #20]
    d09c:	f642 735c 	movw	r3, #12124	; 0x2f5c
    d0a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0a4:	801a      	strh	r2, [r3, #0]
			}

			uip_connr->mss = tmp16;
    d0a6:	f642 735c 	movw	r3, #12124	; 0x2f5c
    d0aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ae:	881b      	ldrh	r3, [r3, #0]
    d0b0:	8263      	strh	r3, [r4, #18]

			If the application wishes to send any data, this data should be
			put into the uip_appdata and the length of the data should be
			put into uip_len. If the application don't have any data to
			send, uip_len must be set to 0. */
			if( uip_flags & (UIP_NEWDATA | UIP_ACKDATA) )
    d0b2:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d0b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ba:	781b      	ldrb	r3, [r3, #0]
    d0bc:	f003 0303 	and.w	r3, r3, #3
    d0c0:	2b00      	cmp	r3, #0
    d0c2:	f000 83d0 	beq.w	d866 <uip_process+0x2176>
			{
				uip_slen = 0;
    d0c6:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d0ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0ce:	f04f 0200 	mov.w	r2, #0
    d0d2:	801a      	strh	r2, [r3, #0]
				UIP_APPCALL();
    d0d4:	f002 f812 	bl	f0fc <httpd_appcall>

appsend:
				if( uip_flags & UIP_ABORT )
    d0d8:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d0dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0e0:	781b      	ldrb	r3, [r3, #0]
    d0e2:	f003 0320 	and.w	r3, r3, #32
    d0e6:	2b00      	cmp	r3, #0
    d0e8:	d015      	beq.n	d116 <uip_process+0x1a26>
				{
					uip_slen = 0;
    d0ea:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d0ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d0f2:	f04f 0200 	mov.w	r2, #0
    d0f6:	801a      	strh	r2, [r3, #0]
					uip_connr->tcpstateflags = UIP_CLOSED;
    d0f8:	f04f 0300 	mov.w	r3, #0
    d0fc:	7663      	strb	r3, [r4, #25]
					BUF->flags = TCP_RST | TCP_ACK;
    d0fe:	f240 636c 	movw	r3, #1644	; 0x66c
    d102:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d106:	681b      	ldr	r3, [r3, #0]
    d108:	f103 030e 	add.w	r3, r3, #14
    d10c:	f04f 0214 	mov.w	r2, #20
    d110:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d114:	e16b      	b.n	d3ee <uip_process+0x1cfe>
				}

				if( uip_flags & UIP_CLOSE )
    d116:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d11a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d11e:	781b      	ldrb	r3, [r3, #0]
    d120:	f003 0310 	and.w	r3, r3, #16
    d124:	2b00      	cmp	r3, #0
    d126:	d01b      	beq.n	d160 <uip_process+0x1a70>
				{
					uip_slen = 0;
    d128:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d12c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d130:	f04f 0200 	mov.w	r2, #0
    d134:	801a      	strh	r2, [r3, #0]
					uip_connr->len = 1;
    d136:	f04f 0301 	mov.w	r3, #1
    d13a:	8223      	strh	r3, [r4, #16]
					uip_connr->tcpstateflags = UIP_FIN_WAIT_1;
    d13c:	f04f 0304 	mov.w	r3, #4
    d140:	7663      	strb	r3, [r4, #25]
					uip_connr->nrtx = 0;
    d142:	f04f 0300 	mov.w	r3, #0
    d146:	76e3      	strb	r3, [r4, #27]
					BUF->flags = TCP_FIN | TCP_ACK;
    d148:	f240 636c 	movw	r3, #1644	; 0x66c
    d14c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d150:	681b      	ldr	r3, [r3, #0]
    d152:	f103 030e 	add.w	r3, r3, #14
    d156:	f04f 0211 	mov.w	r2, #17
    d15a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_nodata;
    d15e:	e146      	b.n	d3ee <uip_process+0x1cfe>
				}

				/* If uip_slen > 0, the application has data to be sent. */
				if( uip_slen > 0 )
    d160:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d164:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d168:	881b      	ldrh	r3, [r3, #0]
    d16a:	2b00      	cmp	r3, #0
    d16c:	d02a      	beq.n	d1c4 <uip_process+0x1ad4>
				{
					/* If the connection has acknowledged data, the contents of
	   				the ->len variable should be discarded. */
					if( (uip_flags & UIP_ACKDATA) != 0 )
    d16e:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d172:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d176:	781b      	ldrb	r3, [r3, #0]
    d178:	f003 0301 	and.w	r3, r3, #1
    d17c:	b2db      	uxtb	r3, r3
    d17e:	2b00      	cmp	r3, #0
    d180:	d002      	beq.n	d188 <uip_process+0x1a98>
					{
						uip_connr->len = 0;
    d182:	f04f 0300 	mov.w	r3, #0
    d186:	8223      	strh	r3, [r4, #16]
					}

					/* If the ->len variable is non-zero the connection has
	   				already data in transit and cannot send anymore right
	   				now. */
					if( uip_connr->len == 0 )
    d188:	8a23      	ldrh	r3, [r4, #16]
    d18a:	2b00      	cmp	r3, #0
    d18c:	d114      	bne.n	d1b8 <uip_process+0x1ac8>
					{
						/* The application cannot send more than what is allowed by
		 				the mss (the minumum of the MSS and the available
		 				window). */
						if( uip_slen > uip_connr->mss )
    d18e:	8a62      	ldrh	r2, [r4, #18]
    d190:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d194:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d198:	881b      	ldrh	r3, [r3, #0]
    d19a:	429a      	cmp	r2, r3
    d19c:	d205      	bcs.n	d1aa <uip_process+0x1aba>
						{
							uip_slen = uip_connr->mss;
    d19e:	8a62      	ldrh	r2, [r4, #18]
    d1a0:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d1a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1a8:	801a      	strh	r2, [r3, #0]
						}

						/* Remember how much data we send out now so that we know
		 				when everything has been acknowledged. */
						uip_connr->len = uip_slen;
    d1aa:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d1ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1b2:	881b      	ldrh	r3, [r3, #0]
    d1b4:	8223      	strh	r3, [r4, #16]
    d1b6:	e005      	b.n	d1c4 <uip_process+0x1ad4>
					else
					{
						/* If the application already had unacknowledged data, we
		 				make sure that the application does not send (i.e.,
		 				retransmit) out more than it previously sent out. */
						uip_slen = uip_connr->len;
    d1b8:	8a22      	ldrh	r2, [r4, #16]
    d1ba:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d1be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1c2:	801a      	strh	r2, [r3, #0]
					}
				}

				uip_connr->nrtx = 0;
    d1c4:	f04f 0300 	mov.w	r3, #0
    d1c8:	76e3      	strb	r3, [r4, #27]
apprexmit:
				uip_appdata = uip_sappdata;
    d1ca:	f64a 4314 	movw	r3, #44052	; 0xac14
    d1ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1d2:	681a      	ldr	r2, [r3, #0]
    d1d4:	f64a 4320 	movw	r3, #44064	; 0xac20
    d1d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1dc:	601a      	str	r2, [r3, #0]

				/* If the application has data to be sent, or if the incoming
		 		packet had new data in it, we must send out a packet. */
				if( uip_slen > 0 && uip_connr->len > 0 )
    d1de:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d1e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d1e6:	881b      	ldrh	r3, [r3, #0]
    d1e8:	2b00      	cmp	r3, #0
    d1ea:	d017      	beq.n	d21c <uip_process+0x1b2c>
    d1ec:	8a23      	ldrh	r3, [r4, #16]
    d1ee:	2b00      	cmp	r3, #0
    d1f0:	d014      	beq.n	d21c <uip_process+0x1b2c>
				{
					/* Add the length of the IP and TCP headers. */
					uip_len = uip_connr->len + UIP_TCPIP_HLEN;
    d1f2:	8a23      	ldrh	r3, [r4, #16]
    d1f4:	f103 0328 	add.w	r3, r3, #40	; 0x28
    d1f8:	b29a      	uxth	r2, r3
    d1fa:	f64a 4310 	movw	r3, #44048	; 0xac10
    d1fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d202:	801a      	strh	r2, [r3, #0]

					/* We always set the ACK flag in response packets. */
					BUF->flags = TCP_ACK | TCP_PSH;
    d204:	f240 636c 	movw	r3, #1644	; 0x66c
    d208:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d20c:	681b      	ldr	r3, [r3, #0]
    d20e:	f103 030e 	add.w	r3, r3, #14
    d212:	f04f 0218 	mov.w	r2, #24
    d216:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

					/* Send the packet. */
					goto tcp_send_noopts;
    d21a:	e0ef      	b.n	d3fc <uip_process+0x1d0c>
				}

				/* If there is no data to send, just send out a pure ACK if
				there is newdata. */
				if( uip_flags & UIP_NEWDATA )
    d21c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d220:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d224:	781b      	ldrb	r3, [r3, #0]
    d226:	f003 0302 	and.w	r3, r3, #2
    d22a:	2b00      	cmp	r3, #0
    d22c:	f000 831d 	beq.w	d86a <uip_process+0x217a>
				{
					uip_len = UIP_TCPIP_HLEN;
    d230:	f64a 4310 	movw	r3, #44048	; 0xac10
    d234:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d238:	f04f 0228 	mov.w	r2, #40	; 0x28
    d23c:	801a      	strh	r2, [r3, #0]
					BUF->flags = TCP_ACK;
    d23e:	f240 636c 	movw	r3, #1644	; 0x66c
    d242:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d246:	681b      	ldr	r3, [r3, #0]
    d248:	f103 030e 	add.w	r3, r3, #14
    d24c:	f04f 0210 	mov.w	r2, #16
    d250:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
					goto tcp_send_noopts;
    d254:	e0d2      	b.n	d3fc <uip_process+0x1d0c>
			goto drop;

		case UIP_LAST_ACK:
			/* We can close this connection if the peer has acknowledged our
			FIN. This is indicated by the UIP_ACKDATA flag. */
			if( uip_flags & UIP_ACKDATA )
    d256:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d25a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d25e:	781b      	ldrb	r3, [r3, #0]
    d260:	f003 0301 	and.w	r3, r3, #1
    d264:	b2db      	uxtb	r3, r3
    d266:	2b00      	cmp	r3, #0
    d268:	d00b      	beq.n	d282 <uip_process+0x1b92>
			{
				uip_connr->tcpstateflags = UIP_CLOSED;
    d26a:	f04f 0300 	mov.w	r3, #0
    d26e:	7663      	strb	r3, [r4, #25]
				uip_flags = UIP_CLOSE;
    d270:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d274:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d278:	f04f 0210 	mov.w	r2, #16
    d27c:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d27e:	f001 ff3d 	bl	f0fc <httpd_appcall>
			}

			break;
    d282:	bf00      	nop
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d284:	e2f8      	b.n	d878 <uip_process+0x2188>

		case UIP_FIN_WAIT_1:
			/* The application has closed the connection, but the remote host
			hasn't closed its end yet. Thus we do nothing but wait for a
			FIN from the other side. */
			if( uip_len > 0 )
    d286:	f64a 4310 	movw	r3, #44048	; 0xac10
    d28a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d28e:	881b      	ldrh	r3, [r3, #0]
    d290:	2b00      	cmp	r3, #0
    d292:	d007      	beq.n	d2a4 <uip_process+0x1bb4>
			{
				uip_add_rcv_nxt( uip_len );
    d294:	f64a 4310 	movw	r3, #44048	; 0xac10
    d298:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d29c:	881b      	ldrh	r3, [r3, #0]
    d29e:	4618      	mov	r0, r3
    d2a0:	f7fe f9e4 	bl	b66c <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d2a4:	f240 636c 	movw	r3, #1644	; 0x66c
    d2a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2ac:	681b      	ldr	r3, [r3, #0]
    d2ae:	f103 030e 	add.w	r3, r3, #14
    d2b2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d2b6:	f003 0301 	and.w	r3, r3, #1
    d2ba:	b2db      	uxtb	r3, r3
    d2bc:	2b00      	cmp	r3, #0
    d2be:	d024      	beq.n	d30a <uip_process+0x1c1a>
			{
				if( uip_flags & UIP_ACKDATA )
    d2c0:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d2c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2c8:	781b      	ldrb	r3, [r3, #0]
    d2ca:	f003 0301 	and.w	r3, r3, #1
    d2ce:	b2db      	uxtb	r3, r3
    d2d0:	2b00      	cmp	r3, #0
    d2d2:	d009      	beq.n	d2e8 <uip_process+0x1bf8>
				{
					uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d2d4:	f04f 0307 	mov.w	r3, #7
    d2d8:	7663      	strb	r3, [r4, #25]
					uip_connr->timer = 0;
    d2da:	f04f 0300 	mov.w	r3, #0
    d2de:	76a3      	strb	r3, [r4, #26]
					uip_connr->len = 0;
    d2e0:	f04f 0300 	mov.w	r3, #0
    d2e4:	8223      	strh	r3, [r4, #16]
    d2e6:	e002      	b.n	d2ee <uip_process+0x1bfe>
				}
				else
				{
					uip_connr->tcpstateflags = UIP_CLOSING;
    d2e8:	f04f 0306 	mov.w	r3, #6
    d2ec:	7663      	strb	r3, [r4, #25]
				}

				uip_add_rcv_nxt( 1 );
    d2ee:	f04f 0001 	mov.w	r0, #1
    d2f2:	f7fe f9bb 	bl	b66c <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d2f6:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d2fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d2fe:	f04f 0210 	mov.w	r2, #16
    d302:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d304:	f001 fefa 	bl	f0fc <httpd_appcall>
				goto tcp_send_ack;
    d308:	e066      	b.n	d3d8 <uip_process+0x1ce8>
			}
			else if( uip_flags & UIP_ACKDATA )
    d30a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d30e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d312:	781b      	ldrb	r3, [r3, #0]
    d314:	f003 0301 	and.w	r3, r3, #1
    d318:	b2db      	uxtb	r3, r3
    d31a:	2b00      	cmp	r3, #0
    d31c:	d006      	beq.n	d32c <uip_process+0x1c3c>
			{
				uip_connr->tcpstateflags = UIP_FIN_WAIT_2;
    d31e:	f04f 0305 	mov.w	r3, #5
    d322:	7663      	strb	r3, [r4, #25]
				uip_connr->len = 0;
    d324:	f04f 0300 	mov.w	r3, #0
    d328:	8223      	strh	r3, [r4, #16]
				goto drop;
    d32a:	e2a5      	b.n	d878 <uip_process+0x2188>
			}

			if( uip_len > 0 )
    d32c:	f64a 4310 	movw	r3, #44048	; 0xac10
    d330:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d334:	881b      	ldrh	r3, [r3, #0]
    d336:	2b00      	cmp	r3, #0
    d338:	f000 8299 	beq.w	d86e <uip_process+0x217e>
			{
				goto tcp_send_ack;
    d33c:	e04c      	b.n	d3d8 <uip_process+0x1ce8>
			}

			goto drop;

		case UIP_FIN_WAIT_2:
			if( uip_len > 0 )
    d33e:	f64a 4310 	movw	r3, #44048	; 0xac10
    d342:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d346:	881b      	ldrh	r3, [r3, #0]
    d348:	2b00      	cmp	r3, #0
    d34a:	d007      	beq.n	d35c <uip_process+0x1c6c>
			{
				uip_add_rcv_nxt( uip_len );
    d34c:	f64a 4310 	movw	r3, #44048	; 0xac10
    d350:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d354:	881b      	ldrh	r3, [r3, #0]
    d356:	4618      	mov	r0, r3
    d358:	f7fe f988 	bl	b66c <uip_add_rcv_nxt>
			}

			if( BUF->flags & TCP_FIN )
    d35c:	f240 636c 	movw	r3, #1644	; 0x66c
    d360:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d364:	681b      	ldr	r3, [r3, #0]
    d366:	f103 030e 	add.w	r3, r3, #14
    d36a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    d36e:	f003 0301 	and.w	r3, r3, #1
    d372:	b2db      	uxtb	r3, r3
    d374:	2b00      	cmp	r3, #0
    d376:	d013      	beq.n	d3a0 <uip_process+0x1cb0>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d378:	f04f 0307 	mov.w	r3, #7
    d37c:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d37e:	f04f 0300 	mov.w	r3, #0
    d382:	76a3      	strb	r3, [r4, #26]
				uip_add_rcv_nxt( 1 );
    d384:	f04f 0001 	mov.w	r0, #1
    d388:	f7fe f970 	bl	b66c <uip_add_rcv_nxt>
				uip_flags = UIP_CLOSE;
    d38c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d390:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d394:	f04f 0210 	mov.w	r2, #16
    d398:	701a      	strb	r2, [r3, #0]
				UIP_APPCALL();
    d39a:	f001 feaf 	bl	f0fc <httpd_appcall>
				goto tcp_send_ack;
    d39e:	e01b      	b.n	d3d8 <uip_process+0x1ce8>
			}

			if( uip_len > 0 )
    d3a0:	f64a 4310 	movw	r3, #44048	; 0xac10
    d3a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3a8:	881b      	ldrh	r3, [r3, #0]
    d3aa:	2b00      	cmp	r3, #0
    d3ac:	f000 8261 	beq.w	d872 <uip_process+0x2182>
			{
				goto tcp_send_ack;
    d3b0:	e012      	b.n	d3d8 <uip_process+0x1ce8>

		case UIP_TIME_WAIT:
			goto tcp_send_ack;

		case UIP_CLOSING:
			if( uip_flags & UIP_ACKDATA )
    d3b2:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d3b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3ba:	781b      	ldrb	r3, [r3, #0]
    d3bc:	f003 0301 	and.w	r3, r3, #1
    d3c0:	b2db      	uxtb	r3, r3
    d3c2:	2b00      	cmp	r3, #0
    d3c4:	f000 8257 	beq.w	d876 <uip_process+0x2186>
			{
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
    d3c8:	f04f 0307 	mov.w	r3, #7
    d3cc:	7663      	strb	r3, [r4, #25]
				uip_connr->timer = 0;
    d3ce:	f04f 0300 	mov.w	r3, #0
    d3d2:	76a3      	strb	r3, [r4, #26]
			}
	}

	goto drop;
    d3d4:	e250      	b.n	d878 <uip_process+0x2188>
			}

			goto drop;

		case UIP_TIME_WAIT:
			goto tcp_send_ack;
    d3d6:	bf00      	nop
	goto drop;

	/* We jump here when we are ready to send the packet, and just want
	 to set the appropriate TCP sequence numbers in the TCP header. */
tcp_send_ack:
	BUF->flags = TCP_ACK;
    d3d8:	f240 636c 	movw	r3, #1644	; 0x66c
    d3dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3e0:	681b      	ldr	r3, [r3, #0]
    d3e2:	f103 030e 	add.w	r3, r3, #14
    d3e6:	f04f 0210 	mov.w	r2, #16
    d3ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

tcp_send_nodata:
	uip_len = UIP_IPTCPH_LEN;
    d3ee:	f64a 4310 	movw	r3, #44048	; 0xac10
    d3f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d3f6:	f04f 0228 	mov.w	r2, #40	; 0x28
    d3fa:	801a      	strh	r2, [r3, #0]

tcp_send_noopts:
	BUF->tcpoffset = ( UIP_TCPH_LEN / 4 ) << 4;
    d3fc:	f240 636c 	movw	r3, #1644	; 0x66c
    d400:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d404:	681b      	ldr	r3, [r3, #0]
    d406:	f103 030e 	add.w	r3, r3, #14
    d40a:	f04f 0250 	mov.w	r2, #80	; 0x50
    d40e:	f883 2020 	strb.w	r2, [r3, #32]
	/* We're done with the input processing. We are now ready to send a
	reply. Our job is to fill in all the fields of the TCP and IP
	headers before calculating the checksum and finally send the
	packet. */
tcp_send:
	BUF->ackno[ 0 ] = uip_connr->rcv_nxt[ 0 ];
    d412:	f240 636c 	movw	r3, #1644	; 0x66c
    d416:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d41a:	681b      	ldr	r3, [r3, #0]
    d41c:	f103 030e 	add.w	r3, r3, #14
    d420:	7a22      	ldrb	r2, [r4, #8]
    d422:	771a      	strb	r2, [r3, #28]
	BUF->ackno[ 1 ] = uip_connr->rcv_nxt[ 1 ];
    d424:	f240 636c 	movw	r3, #1644	; 0x66c
    d428:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d42c:	681b      	ldr	r3, [r3, #0]
    d42e:	f103 030e 	add.w	r3, r3, #14
    d432:	7a62      	ldrb	r2, [r4, #9]
    d434:	775a      	strb	r2, [r3, #29]
	BUF->ackno[ 2 ] = uip_connr->rcv_nxt[ 2 ];
    d436:	f240 636c 	movw	r3, #1644	; 0x66c
    d43a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d43e:	681b      	ldr	r3, [r3, #0]
    d440:	f103 030e 	add.w	r3, r3, #14
    d444:	7aa2      	ldrb	r2, [r4, #10]
    d446:	779a      	strb	r2, [r3, #30]
	BUF->ackno[ 3 ] = uip_connr->rcv_nxt[ 3 ];
    d448:	f240 636c 	movw	r3, #1644	; 0x66c
    d44c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d450:	681b      	ldr	r3, [r3, #0]
    d452:	f103 030e 	add.w	r3, r3, #14
    d456:	7ae2      	ldrb	r2, [r4, #11]
    d458:	77da      	strb	r2, [r3, #31]

	BUF->seqno[ 0 ] = uip_connr->snd_nxt[ 0 ];
    d45a:	f240 636c 	movw	r3, #1644	; 0x66c
    d45e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d462:	681b      	ldr	r3, [r3, #0]
    d464:	f103 030e 	add.w	r3, r3, #14
    d468:	7b22      	ldrb	r2, [r4, #12]
    d46a:	761a      	strb	r2, [r3, #24]
	BUF->seqno[ 1 ] = uip_connr->snd_nxt[ 1 ];
    d46c:	f240 636c 	movw	r3, #1644	; 0x66c
    d470:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d474:	681b      	ldr	r3, [r3, #0]
    d476:	f103 030e 	add.w	r3, r3, #14
    d47a:	7b62      	ldrb	r2, [r4, #13]
    d47c:	765a      	strb	r2, [r3, #25]
	BUF->seqno[ 2 ] = uip_connr->snd_nxt[ 2 ];
    d47e:	f240 636c 	movw	r3, #1644	; 0x66c
    d482:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d486:	681b      	ldr	r3, [r3, #0]
    d488:	f103 030e 	add.w	r3, r3, #14
    d48c:	7ba2      	ldrb	r2, [r4, #14]
    d48e:	769a      	strb	r2, [r3, #26]
	BUF->seqno[ 3 ] = uip_connr->snd_nxt[ 3 ];
    d490:	f240 636c 	movw	r3, #1644	; 0x66c
    d494:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d498:	681b      	ldr	r3, [r3, #0]
    d49a:	f103 030e 	add.w	r3, r3, #14
    d49e:	7be2      	ldrb	r2, [r4, #15]
    d4a0:	76da      	strb	r2, [r3, #27]

	BUF->proto = UIP_PROTO_TCP;
    d4a2:	f240 636c 	movw	r3, #1644	; 0x66c
    d4a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4aa:	681b      	ldr	r3, [r3, #0]
    d4ac:	f103 030e 	add.w	r3, r3, #14
    d4b0:	f04f 0206 	mov.w	r2, #6
    d4b4:	725a      	strb	r2, [r3, #9]

	BUF->srcport = uip_connr->lport;
    d4b6:	f240 636c 	movw	r3, #1644	; 0x66c
    d4ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4be:	681b      	ldr	r3, [r3, #0]
    d4c0:	f103 030e 	add.w	r3, r3, #14
    d4c4:	88a2      	ldrh	r2, [r4, #4]
    d4c6:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d4ca:	f04f 0000 	mov.w	r0, #0
    d4ce:	ea40 0101 	orr.w	r1, r0, r1
    d4d2:	7519      	strb	r1, [r3, #20]
    d4d4:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d4d8:	b292      	uxth	r2, r2
    d4da:	f04f 0100 	mov.w	r1, #0
    d4de:	ea41 0202 	orr.w	r2, r1, r2
    d4e2:	755a      	strb	r2, [r3, #21]
	BUF->destport = uip_connr->rport;
    d4e4:	f240 636c 	movw	r3, #1644	; 0x66c
    d4e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d4ec:	681b      	ldr	r3, [r3, #0]
    d4ee:	f103 030e 	add.w	r3, r3, #14
    d4f2:	88e2      	ldrh	r2, [r4, #6]
    d4f4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
    d4f8:	f04f 0000 	mov.w	r0, #0
    d4fc:	ea40 0101 	orr.w	r1, r0, r1
    d500:	7599      	strb	r1, [r3, #22]
    d502:	ea4f 2212 	mov.w	r2, r2, lsr #8
    d506:	b292      	uxth	r2, r2
    d508:	f04f 0100 	mov.w	r1, #0
    d50c:	ea41 0202 	orr.w	r2, r1, r2
    d510:	75da      	strb	r2, [r3, #23]

	uip_ipaddr_copy( &BUF->srcipaddr, &uip_hostaddr );
    d512:	f240 636c 	movw	r3, #1644	; 0x66c
    d516:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d51a:	681b      	ldr	r3, [r3, #0]
    d51c:	f103 020e 	add.w	r2, r3, #14
    d520:	f64c 4398 	movw	r3, #52376	; 0xcc98
    d524:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d528:	781b      	ldrb	r3, [r3, #0]
    d52a:	7313      	strb	r3, [r2, #12]
    d52c:	f240 636c 	movw	r3, #1644	; 0x66c
    d530:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d534:	681b      	ldr	r3, [r3, #0]
    d536:	f103 020e 	add.w	r2, r3, #14
    d53a:	f64c 4398 	movw	r3, #52376	; 0xcc98
    d53e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d542:	785b      	ldrb	r3, [r3, #1]
    d544:	7353      	strb	r3, [r2, #13]
    d546:	f240 636c 	movw	r3, #1644	; 0x66c
    d54a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d54e:	681b      	ldr	r3, [r3, #0]
    d550:	f103 020e 	add.w	r2, r3, #14
    d554:	f64c 4398 	movw	r3, #52376	; 0xcc98
    d558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d55c:	789b      	ldrb	r3, [r3, #2]
    d55e:	7393      	strb	r3, [r2, #14]
    d560:	f240 636c 	movw	r3, #1644	; 0x66c
    d564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d568:	681b      	ldr	r3, [r3, #0]
    d56a:	f103 020e 	add.w	r2, r3, #14
    d56e:	f64c 4398 	movw	r3, #52376	; 0xcc98
    d572:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d576:	78db      	ldrb	r3, [r3, #3]
    d578:	73d3      	strb	r3, [r2, #15]
	uip_ipaddr_copy( &BUF->destipaddr, &uip_connr->ripaddr );
    d57a:	f240 636c 	movw	r3, #1644	; 0x66c
    d57e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d582:	681b      	ldr	r3, [r3, #0]
    d584:	f103 030e 	add.w	r3, r3, #14
    d588:	7822      	ldrb	r2, [r4, #0]
    d58a:	741a      	strb	r2, [r3, #16]
    d58c:	f240 636c 	movw	r3, #1644	; 0x66c
    d590:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d594:	681b      	ldr	r3, [r3, #0]
    d596:	f103 030e 	add.w	r3, r3, #14
    d59a:	7862      	ldrb	r2, [r4, #1]
    d59c:	745a      	strb	r2, [r3, #17]
    d59e:	f240 636c 	movw	r3, #1644	; 0x66c
    d5a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5a6:	681b      	ldr	r3, [r3, #0]
    d5a8:	f103 030e 	add.w	r3, r3, #14
    d5ac:	78a2      	ldrb	r2, [r4, #2]
    d5ae:	749a      	strb	r2, [r3, #18]
    d5b0:	f240 636c 	movw	r3, #1644	; 0x66c
    d5b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5b8:	681b      	ldr	r3, [r3, #0]
    d5ba:	f103 030e 	add.w	r3, r3, #14
    d5be:	78e2      	ldrb	r2, [r4, #3]
    d5c0:	74da      	strb	r2, [r3, #19]

	if( uip_connr->tcpstateflags & UIP_STOPPED )
    d5c2:	7e63      	ldrb	r3, [r4, #25]
    d5c4:	f003 0310 	and.w	r3, r3, #16
    d5c8:	2b00      	cmp	r3, #0
    d5ca:	d016      	beq.n	d5fa <uip_process+0x1f0a>
	{
		/* If the connection has issued uip_stop(), we advertise a zero
		window so that the remote host will stop sending data. */
		BUF->wnd[ 0 ] = BUF->wnd[ 1 ] = 0;
    d5cc:	f240 636c 	movw	r3, #1644	; 0x66c
    d5d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5d4:	681b      	ldr	r3, [r3, #0]
    d5d6:	f103 020e 	add.w	r2, r3, #14
    d5da:	f240 636c 	movw	r3, #1644	; 0x66c
    d5de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d5e2:	681b      	ldr	r3, [r3, #0]
    d5e4:	f103 030e 	add.w	r3, r3, #14
    d5e8:	f04f 0100 	mov.w	r1, #0
    d5ec:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
    d5f0:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    d5f4:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
    d5f8:	e015      	b.n	d626 <uip_process+0x1f36>
	}
	else
	{
		BUF->wnd[ 0 ] = ( (UIP_RECEIVE_WINDOW) >> 8 );
    d5fa:	f240 636c 	movw	r3, #1644	; 0x66c
    d5fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d602:	681b      	ldr	r3, [r3, #0]
    d604:	f103 030e 	add.w	r3, r3, #14
    d608:	f04f 0205 	mov.w	r2, #5
    d60c:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
		BUF->wnd[ 1 ] = ( (UIP_RECEIVE_WINDOW) & 0xff );
    d610:	f240 636c 	movw	r3, #1644	; 0x66c
    d614:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d618:	681b      	ldr	r3, [r3, #0]
    d61a:	f103 030e 	add.w	r3, r3, #14
    d61e:	f06f 026d 	mvn.w	r2, #109	; 0x6d
    d622:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
	}

tcp_send_noconn:

	BUF->ttl = UIP_TTL;
    d626:	f240 636c 	movw	r3, #1644	; 0x66c
    d62a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d62e:	681b      	ldr	r3, [r3, #0]
    d630:	f103 030e 	add.w	r3, r3, #14
    d634:	f04f 0240 	mov.w	r2, #64	; 0x40
    d638:	721a      	strb	r2, [r3, #8]
		/* For IPv6, the IP length field does not include the IPv6 IP header
		 length. */
		BUF->len[ 0 ] = ( (uip_len - UIP_IPH_LEN) >> 8 );
		BUF->len[ 1 ] = ( (uip_len - UIP_IPH_LEN) & 0xff );
	#else /* UIP_CONF_IPV6 */
		BUF->len[ 0 ] = ( uip_len >> 8 );
    d63a:	f240 636c 	movw	r3, #1644	; 0x66c
    d63e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d642:	681b      	ldr	r3, [r3, #0]
    d644:	f103 020e 	add.w	r2, r3, #14
    d648:	f64a 4310 	movw	r3, #44048	; 0xac10
    d64c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d650:	881b      	ldrh	r3, [r3, #0]
    d652:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d656:	b29b      	uxth	r3, r3
    d658:	b2db      	uxtb	r3, r3
    d65a:	7093      	strb	r3, [r2, #2]
		BUF->len[ 1 ] = ( uip_len & 0xff );
    d65c:	f240 636c 	movw	r3, #1644	; 0x66c
    d660:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d664:	681b      	ldr	r3, [r3, #0]
    d666:	f103 020e 	add.w	r2, r3, #14
    d66a:	f64a 4310 	movw	r3, #44048	; 0xac10
    d66e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d672:	881b      	ldrh	r3, [r3, #0]
    d674:	b2db      	uxtb	r3, r3
    d676:	70d3      	strb	r3, [r2, #3]
	#endif /* UIP_CONF_IPV6 */

	BUF->urgp[ 0 ] = BUF->urgp[ 1 ] = 0;
    d678:	f240 636c 	movw	r3, #1644	; 0x66c
    d67c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d680:	681b      	ldr	r3, [r3, #0]
    d682:	f103 020e 	add.w	r2, r3, #14
    d686:	f240 636c 	movw	r3, #1644	; 0x66c
    d68a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d68e:	681b      	ldr	r3, [r3, #0]
    d690:	f103 030e 	add.w	r3, r3, #14
    d694:	f04f 0100 	mov.w	r1, #0
    d698:	f883 1027 	strb.w	r1, [r3, #39]	; 0x27
    d69c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d6a0:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26

	/* Calculate TCP checksum. */
	BUF->tcpchksum = 0;
    d6a4:	f240 636c 	movw	r3, #1644	; 0x66c
    d6a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ac:	681b      	ldr	r3, [r3, #0]
    d6ae:	f103 030e 	add.w	r3, r3, #14
    d6b2:	f04f 0200 	mov.w	r2, #0
    d6b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    d6ba:	f04f 0200 	mov.w	r2, #0
    d6be:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	BUF->tcpchksum = ~( uip_tcpchksum() );
    d6c2:	f240 636c 	movw	r3, #1644	; 0x66c
    d6c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d6ca:	681b      	ldr	r3, [r3, #0]
    d6cc:	f103 040e 	add.w	r4, r3, #14
    d6d0:	f7fd fddc 	bl	b28c <uip_tcpchksum>
    d6d4:	4603      	mov	r3, r0
    d6d6:	ea6f 0303 	mvn.w	r3, r3
    d6da:	b29b      	uxth	r3, r3
    d6dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d6e0:	f04f 0100 	mov.w	r1, #0
    d6e4:	ea41 0202 	orr.w	r2, r1, r2
    d6e8:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
    d6ec:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d6f0:	b29b      	uxth	r3, r3
    d6f2:	f04f 0200 	mov.w	r2, #0
    d6f6:	ea42 0303 	orr.w	r3, r2, r3
    d6fa:	f884 3025 	strb.w	r3, [r4, #37]	; 0x25
	#if UIP_CONF_IPV6
		BUF->vtc = 0x60;
		BUF->tcflow = 0x00;
		BUF->flow = 0x00;
	#else /* UIP_CONF_IPV6 */
		BUF->vhl = 0x45;
    d6fe:	f240 636c 	movw	r3, #1644	; 0x66c
    d702:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d706:	681b      	ldr	r3, [r3, #0]
    d708:	f103 030e 	add.w	r3, r3, #14
    d70c:	f04f 0245 	mov.w	r2, #69	; 0x45
    d710:	701a      	strb	r2, [r3, #0]
		BUF->tos = 0;
    d712:	f240 636c 	movw	r3, #1644	; 0x66c
    d716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d71a:	681b      	ldr	r3, [r3, #0]
    d71c:	f103 030e 	add.w	r3, r3, #14
    d720:	f04f 0200 	mov.w	r2, #0
    d724:	705a      	strb	r2, [r3, #1]
		BUF->ipoffset[ 0 ] = BUF->ipoffset[ 1 ] = 0;
    d726:	f240 636c 	movw	r3, #1644	; 0x66c
    d72a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d72e:	681b      	ldr	r3, [r3, #0]
    d730:	f103 020e 	add.w	r2, r3, #14
    d734:	f240 636c 	movw	r3, #1644	; 0x66c
    d738:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d73c:	681b      	ldr	r3, [r3, #0]
    d73e:	f103 030e 	add.w	r3, r3, #14
    d742:	f04f 0100 	mov.w	r1, #0
    d746:	71d9      	strb	r1, [r3, #7]
    d748:	79db      	ldrb	r3, [r3, #7]
    d74a:	7193      	strb	r3, [r2, #6]
		++ipid;
    d74c:	f642 7350 	movw	r3, #12112	; 0x2f50
    d750:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d754:	881b      	ldrh	r3, [r3, #0]
    d756:	f103 0301 	add.w	r3, r3, #1
    d75a:	b29a      	uxth	r2, r3
    d75c:	f642 7350 	movw	r3, #12112	; 0x2f50
    d760:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d764:	801a      	strh	r2, [r3, #0]
		BUF->ipid[ 0 ] = ipid >> 8;
    d766:	f240 636c 	movw	r3, #1644	; 0x66c
    d76a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d76e:	681b      	ldr	r3, [r3, #0]
    d770:	f103 020e 	add.w	r2, r3, #14
    d774:	f642 7350 	movw	r3, #12112	; 0x2f50
    d778:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d77c:	881b      	ldrh	r3, [r3, #0]
    d77e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d782:	b29b      	uxth	r3, r3
    d784:	b2db      	uxtb	r3, r3
    d786:	7113      	strb	r3, [r2, #4]
		BUF->ipid[ 1 ] = ipid & 0xff;
    d788:	f240 636c 	movw	r3, #1644	; 0x66c
    d78c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d790:	681b      	ldr	r3, [r3, #0]
    d792:	f103 020e 	add.w	r2, r3, #14
    d796:	f642 7350 	movw	r3, #12112	; 0x2f50
    d79a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d79e:	881b      	ldrh	r3, [r3, #0]
    d7a0:	b2db      	uxtb	r3, r3
    d7a2:	7153      	strb	r3, [r2, #5]

		/* Calculate IP checksum. */
		BUF->ipchksum = 0;
    d7a4:	f240 636c 	movw	r3, #1644	; 0x66c
    d7a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7ac:	681b      	ldr	r3, [r3, #0]
    d7ae:	f103 030e 	add.w	r3, r3, #14
    d7b2:	f04f 0200 	mov.w	r2, #0
    d7b6:	729a      	strb	r2, [r3, #10]
    d7b8:	f04f 0200 	mov.w	r2, #0
    d7bc:	72da      	strb	r2, [r3, #11]
		BUF->ipchksum = ~( uip_ipchksum() );
    d7be:	f240 636c 	movw	r3, #1644	; 0x66c
    d7c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7c6:	681b      	ldr	r3, [r3, #0]
    d7c8:	f103 040e 	add.w	r4, r3, #14
    d7cc:	f7fd fce6 	bl	b19c <uip_ipchksum>
    d7d0:	4603      	mov	r3, r0
    d7d2:	ea6f 0303 	mvn.w	r3, r3
    d7d6:	b29b      	uxth	r3, r3
    d7d8:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    d7dc:	f04f 0100 	mov.w	r1, #0
    d7e0:	ea41 0202 	orr.w	r2, r1, r2
    d7e4:	72a2      	strb	r2, [r4, #10]
    d7e6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d7ea:	b29b      	uxth	r3, r3
    d7ec:	f04f 0200 	mov.w	r2, #0
    d7f0:	ea42 0303 	orr.w	r3, r2, r3
    d7f4:	72e3      	strb	r3, [r4, #11]

		//DEBUG_PRINTF( "uip ip_send_nolen: chkecum 0x%04x\n", uip_ipchksum() );
	#endif /* UIP_CONF_IPV6 */

	UIP_STAT( ++uip_stat.tcp.sent );
    d7f6:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    d7fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d7fe:	8c1b      	ldrh	r3, [r3, #32]
    d800:	f103 0301 	add.w	r3, r3, #1
    d804:	b29a      	uxth	r2, r3
    d806:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    d80a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d80e:	841a      	strh	r2, [r3, #32]
	#if UIP_CONF_IPV6
send :
	#endif /* UIP_CONF_IPV6 */

	//DEBUG_PRINTF( "Sending packet with length %d (%d)\n", uip_len, (BUF->len[ 0 ] << 8) | BUF->len[ 1 ] );
	UIP_STAT( ++uip_stat.ip.sent );
    d810:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    d814:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d818:	885b      	ldrh	r3, [r3, #2]
    d81a:	f103 0301 	add.w	r3, r3, #1
    d81e:	b29a      	uxth	r2, r3
    d820:	f64c 435c 	movw	r3, #52316	; 0xcc5c
    d824:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d828:	805a      	strh	r2, [r3, #2]

	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
    d82a:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d82e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d832:	f04f 0200 	mov.w	r2, #0
    d836:	701a      	strb	r2, [r3, #0]
	return;
    d838:	e02d      	b.n	d896 <uip_process+0x21a6>
			uip_flags = UIP_POLL;
			UIP_APPCALL();
			goto appsend;
		}

		goto drop;
    d83a:	bf00      	nop
    d83c:	e01c      	b.n	d878 <uip_process+0x2188>
    d83e:	bf00      	nop
    d840:	e01a      	b.n	d878 <uip_process+0x2188>
				UIP_APPCALL();
				goto appsend;
			}
		}

		goto drop;
    d842:	bf00      	nop
    d844:	e018      	b.n	d878 <uip_process+0x2188>
    d846:	bf00      	nop
    d848:	e016      	b.n	d878 <uip_process+0x2188>
    d84a:	bf00      	nop
    d84c:	e014      	b.n	d878 <uip_process+0x2188>
    d84e:	bf00      	nop
    d850:	e012      	b.n	d878 <uip_process+0x2188>
		#endif /* UIP_CONF_IPV6 */
	}
	else
	{
		UIP_LOG( "ip: packet shorter than reported in IP header." );
		goto drop;
    d852:	bf00      	nop
    d854:	e010      	b.n	d878 <uip_process+0x2188>

reset:
	/* We do not send resets in response to resets. */
	if( BUF->flags & TCP_RST )
	{
		goto drop;
    d856:	bf00      	nop
    d858:	e00e      	b.n	d878 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d85a:	bf00      	nop
    d85c:	e00c      	b.n	d878 <uip_process+0x2188>
				uip_slen = 0;
				UIP_APPCALL();
				goto appsend;
			}

			goto drop;
    d85e:	bf00      	nop
    d860:	e00a      	b.n	d878 <uip_process+0x2188>
			sequence numbers will be screwed up. */
			if( BUF->flags & TCP_FIN && !(uip_connr->tcpstateflags & UIP_STOPPED) )
			{
				if( uip_outstanding(uip_connr) )
				{
					goto drop;
    d862:	bf00      	nop
    d864:	e008      	b.n	d878 <uip_process+0x2188>
					BUF->flags = TCP_ACK;
					goto tcp_send_noopts;
				}
			}

			goto drop;
    d866:	bf00      	nop
    d868:	e006      	b.n	d878 <uip_process+0x2188>
    d86a:	bf00      	nop
    d86c:	e004      	b.n	d878 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d86e:	bf00      	nop
    d870:	e002      	b.n	d878 <uip_process+0x2188>
			if( uip_len > 0 )
			{
				goto tcp_send_ack;
			}

			goto drop;
    d872:	bf00      	nop
    d874:	e000      	b.n	d878 <uip_process+0x2188>
				uip_connr->tcpstateflags = UIP_TIME_WAIT;
				uip_connr->timer = 0;
			}
	}

	goto drop;
    d876:	bf00      	nop
	/* Return and let the caller do the actual transmission. */
	uip_flags = 0;
	return;

drop:
	uip_len = 0;
    d878:	f64a 4310 	movw	r3, #44048	; 0xac10
    d87c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d880:	f04f 0200 	mov.w	r2, #0
    d884:	801a      	strh	r2, [r3, #0]
	uip_flags = 0;
    d886:	f64a 431c 	movw	r3, #44060	; 0xac1c
    d88a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d88e:	f04f 0200 	mov.w	r2, #0
    d892:	701a      	strb	r2, [r3, #0]
	return;
    d894:	bf00      	nop
}
    d896:	f107 0714 	add.w	r7, r7, #20
    d89a:	46bd      	mov	sp, r7
    d89c:	bd90      	pop	{r4, r7, pc}
    d89e:	bf00      	nop

0000d8a0 <htons>:
/*---------------------------------------------------------------------------*/

u16_t htons( u16_t val )
{
    d8a0:	b480      	push	{r7}
    d8a2:	b083      	sub	sp, #12
    d8a4:	af00      	add	r7, sp, #0
    d8a6:	4603      	mov	r3, r0
    d8a8:	80fb      	strh	r3, [r7, #6]
	return HTONS( val );
    d8aa:	88fb      	ldrh	r3, [r7, #6]
    d8ac:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d8b0:	b29a      	uxth	r2, r3
    d8b2:	88fb      	ldrh	r3, [r7, #6]
    d8b4:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d8b8:	b29b      	uxth	r3, r3
    d8ba:	ea42 0303 	orr.w	r3, r2, r3
    d8be:	b29b      	uxth	r3, r3
    d8c0:	b29b      	uxth	r3, r3
}
    d8c2:	4618      	mov	r0, r3
    d8c4:	f107 070c 	add.w	r7, r7, #12
    d8c8:	46bd      	mov	sp, r7
    d8ca:	bc80      	pop	{r7}
    d8cc:	4770      	bx	lr
    d8ce:	bf00      	nop

0000d8d0 <htonl>:

u32_t htonl( u32_t val )
{
    d8d0:	b480      	push	{r7}
    d8d2:	b083      	sub	sp, #12
    d8d4:	af00      	add	r7, sp, #0
    d8d6:	6078      	str	r0, [r7, #4]
	return HTONL( val );
    d8d8:	687b      	ldr	r3, [r7, #4]
    d8da:	b29b      	uxth	r3, r3
    d8dc:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d8e0:	b29a      	uxth	r2, r3
    d8e2:	687b      	ldr	r3, [r7, #4]
    d8e4:	b29b      	uxth	r3, r3
    d8e6:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d8ea:	b29b      	uxth	r3, r3
    d8ec:	ea42 0303 	orr.w	r3, r2, r3
    d8f0:	b29b      	uxth	r3, r3
    d8f2:	b29b      	uxth	r3, r3
    d8f4:	ea4f 4203 	mov.w	r2, r3, lsl #16
    d8f8:	687b      	ldr	r3, [r7, #4]
    d8fa:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d8fe:	b29b      	uxth	r3, r3
    d900:	ea4f 2303 	mov.w	r3, r3, lsl #8
    d904:	b299      	uxth	r1, r3
    d906:	687b      	ldr	r3, [r7, #4]
    d908:	ea4f 4313 	mov.w	r3, r3, lsr #16
    d90c:	b29b      	uxth	r3, r3
    d90e:	ea4f 2313 	mov.w	r3, r3, lsr #8
    d912:	b29b      	uxth	r3, r3
    d914:	ea41 0303 	orr.w	r3, r1, r3
    d918:	b29b      	uxth	r3, r3
    d91a:	b29b      	uxth	r3, r3
    d91c:	ea42 0303 	orr.w	r3, r2, r3
}
    d920:	4618      	mov	r0, r3
    d922:	f107 070c 	add.w	r7, r7, #12
    d926:	46bd      	mov	sp, r7
    d928:	bc80      	pop	{r7}
    d92a:	4770      	bx	lr

0000d92c <uip_send>:
/*---------------------------------------------------------------------------*/

void uip_send( const void *data, int len )
{
    d92c:	b580      	push	{r7, lr}
    d92e:	b084      	sub	sp, #16
    d930:	af00      	add	r7, sp, #0
    d932:	6078      	str	r0, [r7, #4]
    d934:	6039      	str	r1, [r7, #0]
	int copylen;

	#define MIN( a, b ) ( (a) < (b) ? (a) : (b) )

	copylen = MIN( len, UIP_BUFSIZE - UIP_LLH_LEN - UIP_TCPIP_HLEN - ( int )
    d936:	f240 636c 	movw	r3, #1644	; 0x66c
    d93a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d93e:	681b      	ldr	r3, [r3, #0]
    d940:	f103 0336 	add.w	r3, r3, #54	; 0x36
    d944:	461a      	mov	r2, r3
    d946:	f64a 4314 	movw	r3, #44052	; 0xac14
    d94a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d94e:	681b      	ldr	r3, [r3, #0]
    d950:	ebc3 0302 	rsb	r3, r3, r2
    d954:	f503 63b2 	add.w	r3, r3, #1424	; 0x590
    d958:	f103 0302 	add.w	r3, r3, #2
    d95c:	683a      	ldr	r2, [r7, #0]
    d95e:	4293      	cmp	r3, r2
    d960:	bfa8      	it	ge
    d962:	4613      	movge	r3, r2
    d964:	60fb      	str	r3, [r7, #12]
					   (( char * ) uip_sappdata - ( char * ) &uip_buf[UIP_LLH_LEN + UIP_TCPIP_HLEN]) );
	if( copylen > 0 )
    d966:	68fb      	ldr	r3, [r7, #12]
    d968:	2b00      	cmp	r3, #0
    d96a:	dd1d      	ble.n	d9a8 <uip_send+0x7c>
	{
		uip_slen = copylen;
    d96c:	68fb      	ldr	r3, [r7, #12]
    d96e:	b29a      	uxth	r2, r3
    d970:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d974:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d978:	801a      	strh	r2, [r3, #0]
		if( data != uip_sappdata )
    d97a:	f64a 4314 	movw	r3, #44052	; 0xac14
    d97e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d982:	681b      	ldr	r3, [r3, #0]
    d984:	687a      	ldr	r2, [r7, #4]
    d986:	429a      	cmp	r2, r3
    d988:	d00e      	beq.n	d9a8 <uip_send+0x7c>
		{
			memcpy( uip_sappdata, (data), uip_slen );
    d98a:	f64a 4314 	movw	r3, #44052	; 0xac14
    d98e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d992:	681a      	ldr	r2, [r3, #0]
    d994:	f64c 439c 	movw	r3, #52380	; 0xcc9c
    d998:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d99c:	881b      	ldrh	r3, [r3, #0]
    d99e:	4610      	mov	r0, r2
    d9a0:	6879      	ldr	r1, [r7, #4]
    d9a2:	461a      	mov	r2, r3
    d9a4:	f007 fd3e 	bl	15424 <memcpy>
		}
	}
}
    d9a8:	f107 0710 	add.w	r7, r7, #16
    d9ac:	46bd      	mov	sp, r7
    d9ae:	bd80      	pop	{r7, pc}

0000d9b0 <uip_arp_init>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
    d9b0:	b580      	push	{r7, lr}
    d9b2:	af00      	add	r7, sp, #0
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d9b4:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    d9b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9bc:	f04f 0200 	mov.w	r2, #0
    d9c0:	701a      	strb	r2, [r3, #0]
    d9c2:	e024      	b.n	da0e <uip_arp_init+0x5e>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
    d9c4:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    d9c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9cc:	781b      	ldrb	r3, [r3, #0]
    d9ce:	461a      	mov	r2, r3
    d9d0:	4613      	mov	r3, r2
    d9d2:	ea4f 0343 	mov.w	r3, r3, lsl #1
    d9d6:	4413      	add	r3, r2
    d9d8:	ea4f 0283 	mov.w	r2, r3, lsl #2
    d9dc:	f642 7360 	movw	r3, #12128	; 0x2f60
    d9e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9e4:	4413      	add	r3, r2
    d9e6:	4618      	mov	r0, r3
    d9e8:	f04f 0100 	mov.w	r1, #0
    d9ec:	f04f 0204 	mov.w	r2, #4
    d9f0:	f007 fde0 	bl	155b4 <memset>
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_init( void )
{
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    d9f4:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    d9f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    d9fc:	781b      	ldrb	r3, [r3, #0]
    d9fe:	f103 0301 	add.w	r3, r3, #1
    da02:	b2da      	uxtb	r2, r3
    da04:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    da08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da0c:	701a      	strb	r2, [r3, #0]
    da0e:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    da12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da16:	781b      	ldrb	r3, [r3, #0]
    da18:	2b07      	cmp	r3, #7
    da1a:	d9d3      	bls.n	d9c4 <uip_arp_init+0x14>
	{
		memset( &arp_table[i].ipaddr, 0, 4 );
	}
}
    da1c:	bd80      	pop	{r7, pc}
    da1e:	bf00      	nop

0000da20 <uip_arp_timer>:
 *
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_timer( void )
{
    da20:	b580      	push	{r7, lr}
    da22:	b082      	sub	sp, #8
    da24:	af00      	add	r7, sp, #0
	struct arp_entry	*tabptr;

	++arptime;
    da26:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    da2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da2e:	781b      	ldrb	r3, [r3, #0]
    da30:	f103 0301 	add.w	r3, r3, #1
    da34:	b2da      	uxtb	r2, r3
    da36:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    da3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da3e:	701a      	strb	r2, [r3, #0]
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    da40:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    da44:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da48:	f04f 0200 	mov.w	r2, #0
    da4c:	701a      	strb	r2, [r3, #0]
    da4e:	e045      	b.n	dadc <uip_arp_timer+0xbc>
	{
		tabptr = &arp_table[i];
    da50:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    da54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da58:	781b      	ldrb	r3, [r3, #0]
    da5a:	461a      	mov	r2, r3
    da5c:	4613      	mov	r3, r2
    da5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    da62:	4413      	add	r3, r2
    da64:	ea4f 0383 	mov.w	r3, r3, lsl #2
    da68:	461a      	mov	r2, r3
    da6a:	f642 7360 	movw	r3, #12128	; 0x2f60
    da6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    da72:	4413      	add	r3, r2
    da74:	607b      	str	r3, [r7, #4]
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
    da76:	687b      	ldr	r3, [r7, #4]
    da78:	881a      	ldrh	r2, [r3, #0]
    da7a:	f24d 1310 	movw	r3, #53520	; 0xd110
    da7e:	f2c0 0301 	movt	r3, #1
    da82:	881b      	ldrh	r3, [r3, #0]
    da84:	429a      	cmp	r2, r3
    da86:	d11c      	bne.n	dac2 <uip_arp_timer+0xa2>
    da88:	687b      	ldr	r3, [r7, #4]
    da8a:	885a      	ldrh	r2, [r3, #2]
    da8c:	f24d 1310 	movw	r3, #53520	; 0xd110
    da90:	f2c0 0301 	movt	r3, #1
    da94:	885b      	ldrh	r3, [r3, #2]
    da96:	429a      	cmp	r2, r3
    da98:	d113      	bne.n	dac2 <uip_arp_timer+0xa2>
    da9a:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    da9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daa2:	781b      	ldrb	r3, [r3, #0]
    daa4:	461a      	mov	r2, r3
    daa6:	687b      	ldr	r3, [r7, #4]
    daa8:	7a9b      	ldrb	r3, [r3, #10]
    daaa:	ebc3 0302 	rsb	r3, r3, r2
    daae:	2b77      	cmp	r3, #119	; 0x77
    dab0:	dd07      	ble.n	dac2 <uip_arp_timer+0xa2>
		{
			memset( &tabptr->ipaddr, 0, 4 );
    dab2:	687b      	ldr	r3, [r7, #4]
    dab4:	4618      	mov	r0, r3
    dab6:	f04f 0100 	mov.w	r1, #0
    daba:	f04f 0204 	mov.w	r2, #4
    dabe:	f007 fd79 	bl	155b4 <memset>
void uip_arp_timer( void )
{
	struct arp_entry	*tabptr;

	++arptime;
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dac2:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dac6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    daca:	781b      	ldrb	r3, [r3, #0]
    dacc:	f103 0301 	add.w	r3, r3, #1
    dad0:	b2da      	uxtb	r2, r3
    dad2:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dad6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dada:	701a      	strb	r2, [r3, #0]
    dadc:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dae4:	781b      	ldrb	r3, [r3, #0]
    dae6:	2b07      	cmp	r3, #7
    dae8:	d9b2      	bls.n	da50 <uip_arp_timer+0x30>
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) && arptime - tabptr->time >= UIP_ARP_MAXAGE )
		{
			memset( &tabptr->ipaddr, 0, 4 );
		}
	}
}
    daea:	f107 0708 	add.w	r7, r7, #8
    daee:	46bd      	mov	sp, r7
    daf0:	bd80      	pop	{r7, pc}
    daf2:	bf00      	nop

0000daf4 <uip_arp_update>:

/*-----------------------------------------------------------------------------------*/
static void uip_arp_update( uip_ipaddr_t *ipaddr, struct uip_eth_addr *ethaddr )
{
    daf4:	b590      	push	{r4, r7, lr}
    daf6:	b083      	sub	sp, #12
    daf8:	af00      	add	r7, sp, #0
    dafa:	6078      	str	r0, [r7, #4]
    dafc:	6039      	str	r1, [r7, #0]
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dafe:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    db02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db06:	f04f 0200 	mov.w	r2, #0
    db0a:	701a      	strb	r2, [r3, #0]
    db0c:	e049      	b.n	dba2 <uip_arp_update+0xae>
	{
		tabptr = &arp_table[i];
    db0e:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    db12:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db16:	781b      	ldrb	r3, [r3, #0]
    db18:	461a      	mov	r2, r3
    db1a:	4613      	mov	r3, r2
    db1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    db20:	4413      	add	r3, r2
    db22:	ea4f 0383 	mov.w	r3, r3, lsl #2
    db26:	461a      	mov	r2, r3
    db28:	f642 7360 	movw	r3, #12128	; 0x2f60
    db2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db30:	eb02 0403 	add.w	r4, r2, r3

		/* Only check those entries that are actually in use. */
		if( !uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    db34:	8822      	ldrh	r2, [r4, #0]
    db36:	f24d 1310 	movw	r3, #53520	; 0xd110
    db3a:	f2c0 0301 	movt	r3, #1
    db3e:	881b      	ldrh	r3, [r3, #0]
    db40:	429a      	cmp	r2, r3
    db42:	d107      	bne.n	db54 <uip_arp_update+0x60>
    db44:	8862      	ldrh	r2, [r4, #2]
    db46:	f24d 1310 	movw	r3, #53520	; 0xd110
    db4a:	f2c0 0301 	movt	r3, #1
    db4e:	885b      	ldrh	r3, [r3, #2]
    db50:	429a      	cmp	r2, r3
    db52:	d019      	beq.n	db88 <uip_arp_update+0x94>
		{
			/* Check if the source IP address of the incoming packet matches
         the IP address in this ARP table entry. */
			if( uip_ipaddr_cmp(ipaddr, &tabptr->ipaddr) )
    db54:	687b      	ldr	r3, [r7, #4]
    db56:	881a      	ldrh	r2, [r3, #0]
    db58:	8823      	ldrh	r3, [r4, #0]
    db5a:	429a      	cmp	r2, r3
    db5c:	d114      	bne.n	db88 <uip_arp_update+0x94>
    db5e:	687b      	ldr	r3, [r7, #4]
    db60:	885a      	ldrh	r2, [r3, #2]
    db62:	8863      	ldrh	r3, [r4, #2]
    db64:	429a      	cmp	r2, r3
    db66:	d10f      	bne.n	db88 <uip_arp_update+0x94>
			{
				/* An old entry found, update this and return. */
				memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    db68:	f104 0204 	add.w	r2, r4, #4
    db6c:	683b      	ldr	r3, [r7, #0]
    db6e:	4610      	mov	r0, r2
    db70:	4619      	mov	r1, r3
    db72:	f04f 0206 	mov.w	r2, #6
    db76:	f007 fc55 	bl	15424 <memcpy>
				tabptr->time = arptime;
    db7a:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    db7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db82:	781b      	ldrb	r3, [r3, #0]
    db84:	72a3      	strb	r3, [r4, #10]

				return;
    db86:	e0f9      	b.n	dd7c <uip_arp_update+0x288>
	register struct arp_entry	*tabptr;

	/* Walk through the ARP mapping table and try to find an entry to
     update. If none is found, the IP -> MAC address mapping is
     inserted in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    db88:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    db8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    db90:	781b      	ldrb	r3, [r3, #0]
    db92:	f103 0301 	add.w	r3, r3, #1
    db96:	b2da      	uxtb	r2, r3
    db98:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    db9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dba0:	701a      	strb	r2, [r3, #0]
    dba2:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dba6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbaa:	781b      	ldrb	r3, [r3, #0]
    dbac:	2b07      	cmp	r3, #7
    dbae:	d9ae      	bls.n	db0e <uip_arp_update+0x1a>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dbb0:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dbb4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbb8:	f04f 0200 	mov.w	r2, #0
    dbbc:	701a      	strb	r2, [r3, #0]
    dbbe:	e02f      	b.n	dc20 <uip_arp_update+0x12c>
	{
		tabptr = &arp_table[i];
    dbc0:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dbc4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbc8:	781b      	ldrb	r3, [r3, #0]
    dbca:	461a      	mov	r2, r3
    dbcc:	4613      	mov	r3, r2
    dbce:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dbd2:	4413      	add	r3, r2
    dbd4:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dbd8:	461a      	mov	r2, r3
    dbda:	f642 7360 	movw	r3, #12128	; 0x2f60
    dbde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dbe2:	eb02 0403 	add.w	r4, r2, r3
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
    dbe6:	8822      	ldrh	r2, [r4, #0]
    dbe8:	f24d 1310 	movw	r3, #53520	; 0xd110
    dbec:	f2c0 0301 	movt	r3, #1
    dbf0:	881b      	ldrh	r3, [r3, #0]
    dbf2:	429a      	cmp	r2, r3
    dbf4:	d107      	bne.n	dc06 <uip_arp_update+0x112>
    dbf6:	8862      	ldrh	r2, [r4, #2]
    dbf8:	f24d 1310 	movw	r3, #53520	; 0xd110
    dbfc:	f2c0 0301 	movt	r3, #1
    dc00:	885b      	ldrh	r3, [r3, #2]
    dc02:	429a      	cmp	r2, r3
    dc04:	d014      	beq.n	dc30 <uip_arp_update+0x13c>

	/* If we get here, no existing ARP table entry was found, so we
     create one. */

	/* First, we try to find an unused entry in the ARP table. */
	for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dc06:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc0e:	781b      	ldrb	r3, [r3, #0]
    dc10:	f103 0301 	add.w	r3, r3, #1
    dc14:	b2da      	uxtb	r2, r3
    dc16:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc1e:	701a      	strb	r2, [r3, #0]
    dc20:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc28:	781b      	ldrb	r3, [r3, #0]
    dc2a:	2b07      	cmp	r3, #7
    dc2c:	d9c8      	bls.n	dbc0 <uip_arp_update+0xcc>
    dc2e:	e000      	b.n	dc32 <uip_arp_update+0x13e>
	{
		tabptr = &arp_table[i];
		if( uip_ipaddr_cmp(&tabptr->ipaddr, &uip_all_zeroes_addr) )
		{
			break;
    dc30:	bf00      	nop
		}
	}

	/* If no unused entry is found, we try to find the oldest entry and
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
    dc32:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc36:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc3a:	781b      	ldrb	r3, [r3, #0]
    dc3c:	2b08      	cmp	r3, #8
    dc3e:	f040 8082 	bne.w	dd46 <uip_arp_update+0x252>
	{
		tmpage = 0;
    dc42:	f642 73c7 	movw	r3, #12231	; 0x2fc7
    dc46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc4a:	f04f 0200 	mov.w	r2, #0
    dc4e:	701a      	strb	r2, [r3, #0]
		c = 0;
    dc50:	f642 73c5 	movw	r3, #12229	; 0x2fc5
    dc54:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc58:	f04f 0200 	mov.w	r2, #0
    dc5c:	701a      	strb	r2, [r3, #0]
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dc5e:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc62:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc66:	f04f 0200 	mov.w	r2, #0
    dc6a:	701a      	strb	r2, [r3, #0]
    dc6c:	e047      	b.n	dcfe <uip_arp_update+0x20a>
		{
			tabptr = &arp_table[i];
    dc6e:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dc72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc76:	781b      	ldrb	r3, [r3, #0]
    dc78:	461a      	mov	r2, r3
    dc7a:	4613      	mov	r3, r2
    dc7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dc80:	4413      	add	r3, r2
    dc82:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dc86:	461a      	mov	r2, r3
    dc88:	f642 7360 	movw	r3, #12128	; 0x2f60
    dc8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc90:	eb02 0403 	add.w	r4, r2, r3
			if( arptime - tabptr->time > tmpage )
    dc94:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    dc98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dc9c:	781b      	ldrb	r3, [r3, #0]
    dc9e:	461a      	mov	r2, r3
    dca0:	7aa3      	ldrb	r3, [r4, #10]
    dca2:	ebc3 0202 	rsb	r2, r3, r2
    dca6:	f642 73c7 	movw	r3, #12231	; 0x2fc7
    dcaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcae:	781b      	ldrb	r3, [r3, #0]
    dcb0:	429a      	cmp	r2, r3
    dcb2:	dd17      	ble.n	dce4 <uip_arp_update+0x1f0>
			{
				tmpage = arptime - tabptr->time;
    dcb4:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    dcb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcbc:	781a      	ldrb	r2, [r3, #0]
    dcbe:	7aa3      	ldrb	r3, [r4, #10]
    dcc0:	ebc3 0302 	rsb	r3, r3, r2
    dcc4:	b2da      	uxtb	r2, r3
    dcc6:	f642 73c7 	movw	r3, #12231	; 0x2fc7
    dcca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcce:	701a      	strb	r2, [r3, #0]
				c = i;
    dcd0:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dcd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcd8:	781a      	ldrb	r2, [r3, #0]
    dcda:	f642 73c5 	movw	r3, #12229	; 0x2fc5
    dcde:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dce2:	701a      	strb	r2, [r3, #0]
     throw it away. */
	if( i == UIP_ARPTAB_SIZE )
	{
		tmpage = 0;
		c = 0;
		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    dce4:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dce8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcec:	781b      	ldrb	r3, [r3, #0]
    dcee:	f103 0301 	add.w	r3, r3, #1
    dcf2:	b2da      	uxtb	r2, r3
    dcf4:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dcf8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dcfc:	701a      	strb	r2, [r3, #0]
    dcfe:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dd02:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd06:	781b      	ldrb	r3, [r3, #0]
    dd08:	2b07      	cmp	r3, #7
    dd0a:	d9b0      	bls.n	dc6e <uip_arp_update+0x17a>
				tmpage = arptime - tabptr->time;
				c = i;
			}
		}

		i = c;
    dd0c:	f642 73c5 	movw	r3, #12229	; 0x2fc5
    dd10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd14:	781a      	ldrb	r2, [r3, #0]
    dd16:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dd1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd1e:	701a      	strb	r2, [r3, #0]
		tabptr = &arp_table[i];
    dd20:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    dd24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd28:	781b      	ldrb	r3, [r3, #0]
    dd2a:	461a      	mov	r2, r3
    dd2c:	4613      	mov	r3, r2
    dd2e:	ea4f 0343 	mov.w	r3, r3, lsl #1
    dd32:	4413      	add	r3, r2
    dd34:	ea4f 0383 	mov.w	r3, r3, lsl #2
    dd38:	461a      	mov	r2, r3
    dd3a:	f642 7360 	movw	r3, #12128	; 0x2f60
    dd3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd42:	eb02 0403 	add.w	r4, r2, r3
	}

	/* Now, i is the ARP table entry which we will fill with the new
     information. */
	uip_ipaddr_copy( &tabptr->ipaddr, ipaddr );
    dd46:	687b      	ldr	r3, [r7, #4]
    dd48:	781b      	ldrb	r3, [r3, #0]
    dd4a:	7023      	strb	r3, [r4, #0]
    dd4c:	687b      	ldr	r3, [r7, #4]
    dd4e:	785b      	ldrb	r3, [r3, #1]
    dd50:	7063      	strb	r3, [r4, #1]
    dd52:	687b      	ldr	r3, [r7, #4]
    dd54:	789b      	ldrb	r3, [r3, #2]
    dd56:	70a3      	strb	r3, [r4, #2]
    dd58:	687b      	ldr	r3, [r7, #4]
    dd5a:	78db      	ldrb	r3, [r3, #3]
    dd5c:	70e3      	strb	r3, [r4, #3]
	memcpy( tabptr->ethaddr.addr, ethaddr->addr, 6 );
    dd5e:	f104 0204 	add.w	r2, r4, #4
    dd62:	683b      	ldr	r3, [r7, #0]
    dd64:	4610      	mov	r0, r2
    dd66:	4619      	mov	r1, r3
    dd68:	f04f 0206 	mov.w	r2, #6
    dd6c:	f007 fb5a 	bl	15424 <memcpy>
	tabptr->time = arptime;
    dd70:	f642 73c6 	movw	r3, #12230	; 0x2fc6
    dd74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd78:	781b      	ldrb	r3, [r3, #0]
    dd7a:	72a3      	strb	r3, [r4, #10]
}
    dd7c:	f107 070c 	add.w	r7, r7, #12
    dd80:	46bd      	mov	sp, r7
    dd82:	bd90      	pop	{r4, r7, pc}

0000dd84 <uip_arp_arpin>:
 * global variable uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_arpin( void )
{
    dd84:	b580      	push	{r7, lr}
    dd86:	af00      	add	r7, sp, #0
	if( uip_len < sizeof(struct arp_hdr) )
    dd88:	f64a 4310 	movw	r3, #44048	; 0xac10
    dd8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd90:	881b      	ldrh	r3, [r3, #0]
    dd92:	2b29      	cmp	r3, #41	; 0x29
    dd94:	d807      	bhi.n	dda6 <uip_arp_arpin+0x22>
	{
		uip_len = 0;
    dd96:	f64a 4310 	movw	r3, #44048	; 0xac10
    dd9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dd9e:	f04f 0200 	mov.w	r2, #0
    dda2:	801a      	strh	r2, [r3, #0]
		return;
    dda4:	e170      	b.n	e088 <uip_arp_arpin+0x304>
	}

	uip_len = 0;
    dda6:	f64a 4310 	movw	r3, #44048	; 0xac10
    ddaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddae:	f04f 0200 	mov.w	r2, #0
    ddb2:	801a      	strh	r2, [r3, #0]

	switch( BUF->opcode )
    ddb4:	f240 636c 	movw	r3, #1644	; 0x66c
    ddb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ddbc:	681b      	ldr	r3, [r3, #0]
    ddbe:	7d1a      	ldrb	r2, [r3, #20]
    ddc0:	7d5b      	ldrb	r3, [r3, #21]
    ddc2:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ddc6:	ea43 0302 	orr.w	r3, r3, r2
    ddca:	b29b      	uxth	r3, r3
    ddcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ddd0:	d004      	beq.n	dddc <uip_arp_arpin+0x58>
    ddd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    ddd6:	f000 8112 	beq.w	dffe <uip_arp_arpin+0x27a>
			}

			break;
	}

	return;
    ddda:	e155      	b.n	e088 <uip_arp_arpin+0x304>
			/*    if(BUF->dipaddr[0] == uip_hostaddr[0] &&
	  		BUF->dipaddr[1] == uip_hostaddr[1]) {*/

			//PRINTF( "uip_arp_arpin: request for %d.%d.%d.%d (we are %d.%d.%d.%d)\n", BUF->dipaddr.u8[0], BUF->dipaddr.u8[1], BUF->dipaddr.u8[2],			
			//BUF->dipaddr.u8[3], uip_hostaddr.u8[0], uip_hostaddr.u8[1], uip_hostaddr.u8[2], uip_hostaddr.u8[3] );
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dddc:	f240 636c 	movw	r3, #1644	; 0x66c
    dde0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dde4:	681b      	ldr	r3, [r3, #0]
    dde6:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    ddea:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    ddee:	ea4f 2303 	mov.w	r3, r3, lsl #8
    ddf2:	ea43 0302 	orr.w	r3, r3, r2
    ddf6:	b29a      	uxth	r2, r3
    ddf8:	f64c 4398 	movw	r3, #52376	; 0xcc98
    ddfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de00:	881b      	ldrh	r3, [r3, #0]
    de02:	429a      	cmp	r2, r3
    de04:	f040 8138 	bne.w	e078 <uip_arp_arpin+0x2f4>
    de08:	f240 636c 	movw	r3, #1644	; 0x66c
    de0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de10:	681b      	ldr	r3, [r3, #0]
    de12:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    de16:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    de1a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    de1e:	ea43 0302 	orr.w	r3, r3, r2
    de22:	b29a      	uxth	r2, r3
    de24:	f64c 4398 	movw	r3, #52376	; 0xcc98
    de28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de2c:	885b      	ldrh	r3, [r3, #2]
    de2e:	429a      	cmp	r2, r3
    de30:	f040 8124 	bne.w	e07c <uip_arp_arpin+0x2f8>
			{
				/* First, we register the one who made the request in our ARP
				table, since it is likely that we will do more communication
				with this host in the future. */
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    de34:	f240 636c 	movw	r3, #1644	; 0x66c
    de38:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de3c:	681b      	ldr	r3, [r3, #0]
    de3e:	f103 021c 	add.w	r2, r3, #28
    de42:	f240 636c 	movw	r3, #1644	; 0x66c
    de46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de4a:	681b      	ldr	r3, [r3, #0]
    de4c:	f103 0316 	add.w	r3, r3, #22
    de50:	4610      	mov	r0, r2
    de52:	4619      	mov	r1, r3
    de54:	f7ff fe4e 	bl	daf4 <uip_arp_update>

				BUF->opcode = HTONS( ARP_REPLY );
    de58:	f240 636c 	movw	r3, #1644	; 0x66c
    de5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de60:	681b      	ldr	r3, [r3, #0]
    de62:	f04f 0200 	mov.w	r2, #0
    de66:	751a      	strb	r2, [r3, #20]
    de68:	f04f 0200 	mov.w	r2, #0
    de6c:	f042 0202 	orr.w	r2, r2, #2
    de70:	755a      	strb	r2, [r3, #21]

				memcpy( BUF->dhwaddr.addr, BUF->shwaddr.addr, 6 );
    de72:	f240 636c 	movw	r3, #1644	; 0x66c
    de76:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de7a:	681b      	ldr	r3, [r3, #0]
    de7c:	f103 0220 	add.w	r2, r3, #32
    de80:	f240 636c 	movw	r3, #1644	; 0x66c
    de84:	f2c2 0300 	movt	r3, #8192	; 0x2000
    de88:	681b      	ldr	r3, [r3, #0]
    de8a:	f103 0316 	add.w	r3, r3, #22
    de8e:	4610      	mov	r0, r2
    de90:	4619      	mov	r1, r3
    de92:	f04f 0206 	mov.w	r2, #6
    de96:	f007 fac5 	bl	15424 <memcpy>
				memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    de9a:	f240 636c 	movw	r3, #1644	; 0x66c
    de9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dea2:	681b      	ldr	r3, [r3, #0]
    dea4:	f103 0316 	add.w	r3, r3, #22
    dea8:	4618      	mov	r0, r3
    deaa:	f642 7148 	movw	r1, #12104	; 0x2f48
    deae:	f2c2 0100 	movt	r1, #8192	; 0x2000
    deb2:	f04f 0206 	mov.w	r2, #6
    deb6:	f007 fab5 	bl	15424 <memcpy>
				memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    deba:	f240 636c 	movw	r3, #1644	; 0x66c
    debe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dec2:	681b      	ldr	r3, [r3, #0]
    dec4:	f103 0306 	add.w	r3, r3, #6
    dec8:	4618      	mov	r0, r3
    deca:	f642 7148 	movw	r1, #12104	; 0x2f48
    dece:	f2c2 0100 	movt	r1, #8192	; 0x2000
    ded2:	f04f 0206 	mov.w	r2, #6
    ded6:	f007 faa5 	bl	15424 <memcpy>
				memcpy( BUF->ethhdr.dest.addr, BUF->dhwaddr.addr, 6 );
    deda:	f240 636c 	movw	r3, #1644	; 0x66c
    dede:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dee2:	681b      	ldr	r3, [r3, #0]
    dee4:	461a      	mov	r2, r3
    dee6:	f240 636c 	movw	r3, #1644	; 0x66c
    deea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    deee:	681b      	ldr	r3, [r3, #0]
    def0:	f103 0320 	add.w	r3, r3, #32
    def4:	4610      	mov	r0, r2
    def6:	4619      	mov	r1, r3
    def8:	f04f 0206 	mov.w	r2, #6
    defc:	f007 fa92 	bl	15424 <memcpy>

				uip_ipaddr_copy( &BUF->dipaddr, &BUF->sipaddr );
    df00:	f240 636c 	movw	r3, #1644	; 0x66c
    df04:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df08:	681b      	ldr	r3, [r3, #0]
    df0a:	461a      	mov	r2, r3
    df0c:	f240 636c 	movw	r3, #1644	; 0x66c
    df10:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df14:	681b      	ldr	r3, [r3, #0]
    df16:	7f1b      	ldrb	r3, [r3, #28]
    df18:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    df1c:	f240 636c 	movw	r3, #1644	; 0x66c
    df20:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df24:	681b      	ldr	r3, [r3, #0]
    df26:	461a      	mov	r2, r3
    df28:	f240 636c 	movw	r3, #1644	; 0x66c
    df2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df30:	681b      	ldr	r3, [r3, #0]
    df32:	7f5b      	ldrb	r3, [r3, #29]
    df34:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    df38:	f240 636c 	movw	r3, #1644	; 0x66c
    df3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df40:	681b      	ldr	r3, [r3, #0]
    df42:	461a      	mov	r2, r3
    df44:	f240 636c 	movw	r3, #1644	; 0x66c
    df48:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df4c:	681b      	ldr	r3, [r3, #0]
    df4e:	7f9b      	ldrb	r3, [r3, #30]
    df50:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    df54:	f240 636c 	movw	r3, #1644	; 0x66c
    df58:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df5c:	681b      	ldr	r3, [r3, #0]
    df5e:	461a      	mov	r2, r3
    df60:	f240 636c 	movw	r3, #1644	; 0x66c
    df64:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df68:	681b      	ldr	r3, [r3, #0]
    df6a:	7fdb      	ldrb	r3, [r3, #31]
    df6c:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
				uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    df70:	f240 636c 	movw	r3, #1644	; 0x66c
    df74:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df78:	681b      	ldr	r3, [r3, #0]
    df7a:	461a      	mov	r2, r3
    df7c:	f64c 4398 	movw	r3, #52376	; 0xcc98
    df80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df84:	781b      	ldrb	r3, [r3, #0]
    df86:	7713      	strb	r3, [r2, #28]
    df88:	f240 636c 	movw	r3, #1644	; 0x66c
    df8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df90:	681b      	ldr	r3, [r3, #0]
    df92:	461a      	mov	r2, r3
    df94:	f64c 4398 	movw	r3, #52376	; 0xcc98
    df98:	f2c2 0300 	movt	r3, #8192	; 0x2000
    df9c:	785b      	ldrb	r3, [r3, #1]
    df9e:	7753      	strb	r3, [r2, #29]
    dfa0:	f240 636c 	movw	r3, #1644	; 0x66c
    dfa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfa8:	681b      	ldr	r3, [r3, #0]
    dfaa:	461a      	mov	r2, r3
    dfac:	f64c 4398 	movw	r3, #52376	; 0xcc98
    dfb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfb4:	789b      	ldrb	r3, [r3, #2]
    dfb6:	7793      	strb	r3, [r2, #30]
    dfb8:	f240 636c 	movw	r3, #1644	; 0x66c
    dfbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfc0:	681b      	ldr	r3, [r3, #0]
    dfc2:	461a      	mov	r2, r3
    dfc4:	f64c 4398 	movw	r3, #52376	; 0xcc98
    dfc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfcc:	78db      	ldrb	r3, [r3, #3]
    dfce:	77d3      	strb	r3, [r2, #31]

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    dfd0:	f240 636c 	movw	r3, #1644	; 0x66c
    dfd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dfd8:	681b      	ldr	r3, [r3, #0]
    dfda:	f04f 0200 	mov.w	r2, #0
    dfde:	f042 0208 	orr.w	r2, r2, #8
    dfe2:	731a      	strb	r2, [r3, #12]
    dfe4:	f04f 0200 	mov.w	r2, #0
    dfe8:	f042 0206 	orr.w	r2, r2, #6
    dfec:	735a      	strb	r2, [r3, #13]
				uip_len = sizeof( struct arp_hdr );
    dfee:	f64a 4310 	movw	r3, #44048	; 0xac10
    dff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    dff6:	f04f 022a 	mov.w	r2, #42	; 0x2a
    dffa:	801a      	strh	r2, [r3, #0]
			}

			break;
    dffc:	e03f      	b.n	e07e <uip_arp_arpin+0x2fa>

		case HTONS( ARP_REPLY ):
			/* ARP reply. We insert or update the ARP table if it was meant
			for us. */
			if( uip_ipaddr_cmp(&BUF->dipaddr, &uip_hostaddr) )
    dffe:	f240 636c 	movw	r3, #1644	; 0x66c
    e002:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e006:	681b      	ldr	r3, [r3, #0]
    e008:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
    e00c:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    e010:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e014:	ea43 0302 	orr.w	r3, r3, r2
    e018:	b29a      	uxth	r2, r3
    e01a:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e01e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e022:	881b      	ldrh	r3, [r3, #0]
    e024:	429a      	cmp	r2, r3
    e026:	d12c      	bne.n	e082 <uip_arp_arpin+0x2fe>
    e028:	f240 636c 	movw	r3, #1644	; 0x66c
    e02c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e030:	681b      	ldr	r3, [r3, #0]
    e032:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
    e036:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
    e03a:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e03e:	ea43 0302 	orr.w	r3, r3, r2
    e042:	b29a      	uxth	r2, r3
    e044:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e048:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e04c:	885b      	ldrh	r3, [r3, #2]
    e04e:	429a      	cmp	r2, r3
    e050:	d119      	bne.n	e086 <uip_arp_arpin+0x302>
			{
				uip_arp_update( &BUF->sipaddr, &BUF->shwaddr );
    e052:	f240 636c 	movw	r3, #1644	; 0x66c
    e056:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e05a:	681b      	ldr	r3, [r3, #0]
    e05c:	f103 021c 	add.w	r2, r3, #28
    e060:	f240 636c 	movw	r3, #1644	; 0x66c
    e064:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e068:	681b      	ldr	r3, [r3, #0]
    e06a:	f103 0316 	add.w	r3, r3, #22
    e06e:	4610      	mov	r0, r2
    e070:	4619      	mov	r1, r3
    e072:	f7ff fd3f 	bl	daf4 <uip_arp_update>
			}

			break;
	}

	return;
    e076:	e007      	b.n	e088 <uip_arp_arpin+0x304>

				BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
				uip_len = sizeof( struct arp_hdr );
			}

			break;
    e078:	bf00      	nop
    e07a:	e000      	b.n	e07e <uip_arp_arpin+0x2fa>
    e07c:	bf00      	nop
			}

			break;
	}

	return;
    e07e:	bf00      	nop
    e080:	e002      	b.n	e088 <uip_arp_arpin+0x304>
    e082:	bf00      	nop
    e084:	e000      	b.n	e088 <uip_arp_arpin+0x304>
    e086:	bf00      	nop
}
    e088:	bd80      	pop	{r7, pc}
    e08a:	bf00      	nop

0000e08c <uip_arp_out>:
 * uip_len.
 */

/*-----------------------------------------------------------------------------------*/
void uip_arp_out( void )
{
    e08c:	b580      	push	{r7, lr}
    e08e:	b082      	sub	sp, #8
    e090:	af00      	add	r7, sp, #0

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e092:	f240 636c 	movw	r3, #1644	; 0x66c
    e096:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e09a:	681b      	ldr	r3, [r3, #0]
    e09c:	7f9a      	ldrb	r2, [r3, #30]
    e09e:	7fdb      	ldrb	r3, [r3, #31]
    e0a0:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e0a4:	ea43 0302 	orr.w	r3, r3, r2
    e0a8:	b29a      	uxth	r2, r3
    e0aa:	f24d 130c 	movw	r3, #53516	; 0xd10c
    e0ae:	f2c0 0301 	movt	r3, #1
    e0b2:	881b      	ldrh	r3, [r3, #0]
    e0b4:	429a      	cmp	r2, r3
    e0b6:	d123      	bne.n	e100 <uip_arp_out+0x74>
    e0b8:	f240 636c 	movw	r3, #1644	; 0x66c
    e0bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0c0:	681b      	ldr	r3, [r3, #0]
    e0c2:	f893 2020 	ldrb.w	r2, [r3, #32]
    e0c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
    e0ca:	ea4f 2303 	mov.w	r3, r3, lsl #8
    e0ce:	ea43 0302 	orr.w	r3, r3, r2
    e0d2:	b29a      	uxth	r2, r3
    e0d4:	f24d 130c 	movw	r3, #53516	; 0xd10c
    e0d8:	f2c0 0301 	movt	r3, #1
    e0dc:	885b      	ldrh	r3, [r3, #2]
    e0de:	429a      	cmp	r2, r3
    e0e0:	d10e      	bne.n	e100 <uip_arp_out+0x74>
	{
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
    e0e2:	f240 636c 	movw	r3, #1644	; 0x66c
    e0e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e0ea:	681b      	ldr	r3, [r3, #0]
    e0ec:	4618      	mov	r0, r3
    e0ee:	f24d 1114 	movw	r1, #53524	; 0xd114
    e0f2:	f2c0 0101 	movt	r1, #1
    e0f6:	f04f 0206 	mov.w	r2, #6
    e0fa:	f007 f993 	bl	15424 <memcpy>

     If not ARP table entry is found, we overwrite the original IP
     packet with an ARP request for the IP address. */

	/* First check if destination is a local broadcast. */
	if( uip_ipaddr_cmp(&IPBUF->destipaddr, &uip_broadcast_addr) )
    e0fe:	e1db      	b.n	e4b8 <uip_arp_out+0x42c>
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e100:	f240 636c 	movw	r3, #1644	; 0x66c
    e104:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e108:	681b      	ldr	r3, [r3, #0]
    e10a:	f103 031e 	add.w	r3, r3, #30
    e10e:	881a      	ldrh	r2, [r3, #0]
    e110:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e114:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e118:	881b      	ldrh	r3, [r3, #0]
    e11a:	ea82 0303 	eor.w	r3, r2, r3
    e11e:	b29a      	uxth	r2, r3
    e120:	f64c 4394 	movw	r3, #52372	; 0xcc94
    e124:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e128:	881b      	ldrh	r3, [r3, #0]
    e12a:	ea02 0303 	and.w	r3, r2, r3
    e12e:	b29b      	uxth	r3, r3
    e130:	2b00      	cmp	r3, #0
    e132:	d113      	bne.n	e15c <uip_arp_out+0xd0>
    e134:	f240 636c 	movw	r3, #1644	; 0x66c
    e138:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e13c:	681b      	ldr	r3, [r3, #0]
    e13e:	f103 0320 	add.w	r3, r3, #32
    e142:	881a      	ldrh	r2, [r3, #0]
    e144:	4b52      	ldr	r3, [pc, #328]	; (e290 <uip_arp_out+0x204>)
    e146:	881b      	ldrh	r3, [r3, #0]
    e148:	ea82 0303 	eor.w	r3, r2, r3
    e14c:	b29a      	uxth	r2, r3
    e14e:	4b51      	ldr	r3, [pc, #324]	; (e294 <uip_arp_out+0x208>)
    e150:	881b      	ldrh	r3, [r3, #0]
    e152:	ea02 0303 	and.w	r3, r2, r3
    e156:	b29b      	uxth	r3, r3
    e158:	2b00      	cmp	r3, #0
    e15a:	d028      	beq.n	e1ae <uip_arp_out+0x122>
		{
			/* Destination address was not on the local network, so we need to
	 use the default router's IP address instead of the destination
	 address when determining the MAC address. */
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
    e15c:	f64c 4358 	movw	r3, #52312	; 0xcc58
    e160:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e164:	781a      	ldrb	r2, [r3, #0]
    e166:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e16a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e16e:	701a      	strb	r2, [r3, #0]
    e170:	f64c 4358 	movw	r3, #52312	; 0xcc58
    e174:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e178:	785a      	ldrb	r2, [r3, #1]
    e17a:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e17e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e182:	705a      	strb	r2, [r3, #1]
    e184:	f64c 4358 	movw	r3, #52312	; 0xcc58
    e188:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e18c:	789a      	ldrb	r2, [r3, #2]
    e18e:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e192:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e196:	709a      	strb	r2, [r3, #2]
    e198:	f64c 4358 	movw	r3, #52312	; 0xcc58
    e19c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1a0:	78da      	ldrb	r2, [r3, #3]
    e1a2:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e1a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1aa:	70da      	strb	r2, [r3, #3]
		memcpy( IPBUF->ethhdr.dest.addr, broadcast_ethaddr.addr, 6 );
	}
	else
	{
		/* Check if the destination address is on the local network. */
		if( !uip_ipaddr_maskcmp(&IPBUF->destipaddr, &uip_hostaddr, &uip_netmask) )
    e1ac:	e02d      	b.n	e20a <uip_arp_out+0x17e>
			uip_ipaddr_copy( &ipaddr, &uip_draddr );
		}
		else
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
    e1ae:	f240 636c 	movw	r3, #1644	; 0x66c
    e1b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1b6:	681b      	ldr	r3, [r3, #0]
    e1b8:	7f9a      	ldrb	r2, [r3, #30]
    e1ba:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e1be:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1c2:	701a      	strb	r2, [r3, #0]
    e1c4:	f240 636c 	movw	r3, #1644	; 0x66c
    e1c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1cc:	681b      	ldr	r3, [r3, #0]
    e1ce:	7fda      	ldrb	r2, [r3, #31]
    e1d0:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e1d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1d8:	705a      	strb	r2, [r3, #1]
    e1da:	f240 636c 	movw	r3, #1644	; 0x66c
    e1de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1e2:	681b      	ldr	r3, [r3, #0]
    e1e4:	f893 2020 	ldrb.w	r2, [r3, #32]
    e1e8:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e1ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1f0:	709a      	strb	r2, [r3, #2]
    e1f2:	f240 636c 	movw	r3, #1644	; 0x66c
    e1f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e1fa:	681b      	ldr	r3, [r3, #0]
    e1fc:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
    e200:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e204:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e208:	70da      	strb	r2, [r3, #3]
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e20a:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e20e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e212:	f04f 0200 	mov.w	r2, #0
    e216:	701a      	strb	r2, [r3, #0]
    e218:	e031      	b.n	e27e <uip_arp_out+0x1f2>
		{
			tabptr = &arp_table[i];
    e21a:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e21e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e222:	781b      	ldrb	r3, [r3, #0]
    e224:	461a      	mov	r2, r3
    e226:	4613      	mov	r3, r2
    e228:	ea4f 0343 	mov.w	r3, r3, lsl #1
    e22c:	4413      	add	r3, r2
    e22e:	ea4f 0383 	mov.w	r3, r3, lsl #2
    e232:	461a      	mov	r2, r3
    e234:	f642 7360 	movw	r3, #12128	; 0x2f60
    e238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e23c:	4413      	add	r3, r2
    e23e:	607b      	str	r3, [r7, #4]
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
    e240:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e244:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e248:	881a      	ldrh	r2, [r3, #0]
    e24a:	687b      	ldr	r3, [r7, #4]
    e24c:	881b      	ldrh	r3, [r3, #0]
    e24e:	429a      	cmp	r2, r3
    e250:	d108      	bne.n	e264 <uip_arp_out+0x1d8>
    e252:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e256:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e25a:	885a      	ldrh	r2, [r3, #2]
    e25c:	687b      	ldr	r3, [r7, #4]
    e25e:	885b      	ldrh	r3, [r3, #2]
    e260:	429a      	cmp	r2, r3
    e262:	d019      	beq.n	e298 <uip_arp_out+0x20c>
		{
			/* Else, we use the destination IP address. */
			uip_ipaddr_copy( &ipaddr, &IPBUF->destipaddr );
		}

		for( i = 0; i < UIP_ARPTAB_SIZE; ++i )
    e264:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e268:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e26c:	781b      	ldrb	r3, [r3, #0]
    e26e:	f103 0301 	add.w	r3, r3, #1
    e272:	b2da      	uxtb	r2, r3
    e274:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e278:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e27c:	701a      	strb	r2, [r3, #0]
    e27e:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e282:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e286:	781b      	ldrb	r3, [r3, #0]
    e288:	2b07      	cmp	r3, #7
    e28a:	d9c6      	bls.n	e21a <uip_arp_out+0x18e>
    e28c:	e005      	b.n	e29a <uip_arp_out+0x20e>
    e28e:	bf00      	nop
    e290:	2000cc9a 	.word	0x2000cc9a
    e294:	2000cc96 	.word	0x2000cc96
		{
			tabptr = &arp_table[i];
			if( uip_ipaddr_cmp(&ipaddr, &tabptr->ipaddr) )
			{
				break;
    e298:	bf00      	nop
			}
		}

		if( i == UIP_ARPTAB_SIZE )
    e29a:	f642 73c4 	movw	r3, #12228	; 0x2fc4
    e29e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2a2:	781b      	ldrb	r3, [r3, #0]
    e2a4:	2b08      	cmp	r3, #8
    e2a6:	f040 80f8 	bne.w	e49a <uip_arp_out+0x40e>
		{
			/* The destination address was not in our ARP table, so we
	 overwrite the IP packet with an ARP request. */
			memset( BUF->ethhdr.dest.addr, 0xff, 6 );
    e2aa:	f240 636c 	movw	r3, #1644	; 0x66c
    e2ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2b2:	681b      	ldr	r3, [r3, #0]
    e2b4:	4618      	mov	r0, r3
    e2b6:	f04f 01ff 	mov.w	r1, #255	; 0xff
    e2ba:	f04f 0206 	mov.w	r2, #6
    e2be:	f007 f979 	bl	155b4 <memset>
			memset( BUF->dhwaddr.addr, 0x00, 6 );
    e2c2:	f240 636c 	movw	r3, #1644	; 0x66c
    e2c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2ca:	681b      	ldr	r3, [r3, #0]
    e2cc:	f103 0320 	add.w	r3, r3, #32
    e2d0:	4618      	mov	r0, r3
    e2d2:	f04f 0100 	mov.w	r1, #0
    e2d6:	f04f 0206 	mov.w	r2, #6
    e2da:	f007 f96b 	bl	155b4 <memset>
			memcpy( BUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e2de:	f240 636c 	movw	r3, #1644	; 0x66c
    e2e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e2e6:	681b      	ldr	r3, [r3, #0]
    e2e8:	f103 0306 	add.w	r3, r3, #6
    e2ec:	4618      	mov	r0, r3
    e2ee:	f642 7148 	movw	r1, #12104	; 0x2f48
    e2f2:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e2f6:	f04f 0206 	mov.w	r2, #6
    e2fa:	f007 f893 	bl	15424 <memcpy>
			memcpy( BUF->shwaddr.addr, uip_ethaddr.addr, 6 );
    e2fe:	f240 636c 	movw	r3, #1644	; 0x66c
    e302:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e306:	681b      	ldr	r3, [r3, #0]
    e308:	f103 0316 	add.w	r3, r3, #22
    e30c:	4618      	mov	r0, r3
    e30e:	f642 7148 	movw	r1, #12104	; 0x2f48
    e312:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e316:	f04f 0206 	mov.w	r2, #6
    e31a:	f007 f883 	bl	15424 <memcpy>

			uip_ipaddr_copy( &BUF->dipaddr, &ipaddr );
    e31e:	f240 636c 	movw	r3, #1644	; 0x66c
    e322:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e326:	681b      	ldr	r3, [r3, #0]
    e328:	461a      	mov	r2, r3
    e32a:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e32e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e332:	781b      	ldrb	r3, [r3, #0]
    e334:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
    e338:	f240 636c 	movw	r3, #1644	; 0x66c
    e33c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e340:	681b      	ldr	r3, [r3, #0]
    e342:	461a      	mov	r2, r3
    e344:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e348:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e34c:	785b      	ldrb	r3, [r3, #1]
    e34e:	f882 3027 	strb.w	r3, [r2, #39]	; 0x27
    e352:	f240 636c 	movw	r3, #1644	; 0x66c
    e356:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e35a:	681b      	ldr	r3, [r3, #0]
    e35c:	461a      	mov	r2, r3
    e35e:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e362:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e366:	789b      	ldrb	r3, [r3, #2]
    e368:	f882 3028 	strb.w	r3, [r2, #40]	; 0x28
    e36c:	f240 636c 	movw	r3, #1644	; 0x66c
    e370:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e374:	681b      	ldr	r3, [r3, #0]
    e376:	461a      	mov	r2, r3
    e378:	f642 73c0 	movw	r3, #12224	; 0x2fc0
    e37c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e380:	78db      	ldrb	r3, [r3, #3]
    e382:	f882 3029 	strb.w	r3, [r2, #41]	; 0x29
			uip_ipaddr_copy( &BUF->sipaddr, &uip_hostaddr );
    e386:	f240 636c 	movw	r3, #1644	; 0x66c
    e38a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e38e:	681b      	ldr	r3, [r3, #0]
    e390:	461a      	mov	r2, r3
    e392:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e396:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e39a:	781b      	ldrb	r3, [r3, #0]
    e39c:	7713      	strb	r3, [r2, #28]
    e39e:	f240 636c 	movw	r3, #1644	; 0x66c
    e3a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3a6:	681b      	ldr	r3, [r3, #0]
    e3a8:	461a      	mov	r2, r3
    e3aa:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e3ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3b2:	785b      	ldrb	r3, [r3, #1]
    e3b4:	7753      	strb	r3, [r2, #29]
    e3b6:	f240 636c 	movw	r3, #1644	; 0x66c
    e3ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3be:	681b      	ldr	r3, [r3, #0]
    e3c0:	461a      	mov	r2, r3
    e3c2:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e3c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3ca:	789b      	ldrb	r3, [r3, #2]
    e3cc:	7793      	strb	r3, [r2, #30]
    e3ce:	f240 636c 	movw	r3, #1644	; 0x66c
    e3d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3d6:	681b      	ldr	r3, [r3, #0]
    e3d8:	461a      	mov	r2, r3
    e3da:	f64c 4398 	movw	r3, #52376	; 0xcc98
    e3de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3e2:	78db      	ldrb	r3, [r3, #3]
    e3e4:	77d3      	strb	r3, [r2, #31]
			BUF->opcode = HTONS( ARP_REQUEST ); /* ARP request. */
    e3e6:	f240 636c 	movw	r3, #1644	; 0x66c
    e3ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e3ee:	681b      	ldr	r3, [r3, #0]
    e3f0:	f04f 0200 	mov.w	r2, #0
    e3f4:	751a      	strb	r2, [r3, #20]
    e3f6:	f04f 0200 	mov.w	r2, #0
    e3fa:	f042 0201 	orr.w	r2, r2, #1
    e3fe:	755a      	strb	r2, [r3, #21]
			BUF->hwtype = HTONS( ARP_HWTYPE_ETH );
    e400:	f240 636c 	movw	r3, #1644	; 0x66c
    e404:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e408:	681b      	ldr	r3, [r3, #0]
    e40a:	f04f 0200 	mov.w	r2, #0
    e40e:	739a      	strb	r2, [r3, #14]
    e410:	f04f 0200 	mov.w	r2, #0
    e414:	f042 0201 	orr.w	r2, r2, #1
    e418:	73da      	strb	r2, [r3, #15]
			BUF->protocol = HTONS( UIP_ETHTYPE_IP );
    e41a:	f240 636c 	movw	r3, #1644	; 0x66c
    e41e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e422:	681b      	ldr	r3, [r3, #0]
    e424:	f04f 0200 	mov.w	r2, #0
    e428:	f042 0208 	orr.w	r2, r2, #8
    e42c:	741a      	strb	r2, [r3, #16]
    e42e:	f04f 0200 	mov.w	r2, #0
    e432:	745a      	strb	r2, [r3, #17]
			BUF->hwlen = 6;
    e434:	f240 636c 	movw	r3, #1644	; 0x66c
    e438:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e43c:	681b      	ldr	r3, [r3, #0]
    e43e:	f04f 0206 	mov.w	r2, #6
    e442:	749a      	strb	r2, [r3, #18]
			BUF->protolen = 4;
    e444:	f240 636c 	movw	r3, #1644	; 0x66c
    e448:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e44c:	681b      	ldr	r3, [r3, #0]
    e44e:	f04f 0204 	mov.w	r2, #4
    e452:	74da      	strb	r2, [r3, #19]
			BUF->ethhdr.type = HTONS( UIP_ETHTYPE_ARP );
    e454:	f240 636c 	movw	r3, #1644	; 0x66c
    e458:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e45c:	681b      	ldr	r3, [r3, #0]
    e45e:	f04f 0200 	mov.w	r2, #0
    e462:	f042 0208 	orr.w	r2, r2, #8
    e466:	731a      	strb	r2, [r3, #12]
    e468:	f04f 0200 	mov.w	r2, #0
    e46c:	f042 0206 	orr.w	r2, r2, #6
    e470:	735a      	strb	r2, [r3, #13]

			uip_appdata = &uip_buf[UIP_TCPIP_HLEN + UIP_LLH_LEN];
    e472:	f240 636c 	movw	r3, #1644	; 0x66c
    e476:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e47a:	681b      	ldr	r3, [r3, #0]
    e47c:	f103 0236 	add.w	r2, r3, #54	; 0x36
    e480:	f64a 4320 	movw	r3, #44064	; 0xac20
    e484:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e488:	601a      	str	r2, [r3, #0]

			uip_len = sizeof( struct arp_hdr );
    e48a:	f64a 4310 	movw	r3, #44048	; 0xac10
    e48e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e492:	f04f 022a 	mov.w	r2, #42	; 0x2a
    e496:	801a      	strh	r2, [r3, #0]
			return;
    e498:	e038      	b.n	e50c <uip_arp_out+0x480>
		}

		/* Build an ethernet header. */
		memcpy( IPBUF->ethhdr.dest.addr, tabptr->ethaddr.addr, 6 );
    e49a:	f240 636c 	movw	r3, #1644	; 0x66c
    e49e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4a2:	681b      	ldr	r3, [r3, #0]
    e4a4:	461a      	mov	r2, r3
    e4a6:	687b      	ldr	r3, [r7, #4]
    e4a8:	f103 0304 	add.w	r3, r3, #4
    e4ac:	4610      	mov	r0, r2
    e4ae:	4619      	mov	r1, r3
    e4b0:	f04f 0206 	mov.w	r2, #6
    e4b4:	f006 ffb6 	bl	15424 <memcpy>
	}

	memcpy( IPBUF->ethhdr.src.addr, uip_ethaddr.addr, 6 );
    e4b8:	f240 636c 	movw	r3, #1644	; 0x66c
    e4bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4c0:	681b      	ldr	r3, [r3, #0]
    e4c2:	f103 0306 	add.w	r3, r3, #6
    e4c6:	4618      	mov	r0, r3
    e4c8:	f642 7148 	movw	r1, #12104	; 0x2f48
    e4cc:	f2c2 0100 	movt	r1, #8192	; 0x2000
    e4d0:	f04f 0206 	mov.w	r2, #6
    e4d4:	f006 ffa6 	bl	15424 <memcpy>

	IPBUF->ethhdr.type = HTONS( UIP_ETHTYPE_IP );
    e4d8:	f240 636c 	movw	r3, #1644	; 0x66c
    e4dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4e0:	681b      	ldr	r3, [r3, #0]
    e4e2:	f04f 0200 	mov.w	r2, #0
    e4e6:	f042 0208 	orr.w	r2, r2, #8
    e4ea:	731a      	strb	r2, [r3, #12]
    e4ec:	f04f 0200 	mov.w	r2, #0
    e4f0:	735a      	strb	r2, [r3, #13]

	uip_len += sizeof( struct uip_eth_hdr );
    e4f2:	f64a 4310 	movw	r3, #44048	; 0xac10
    e4f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e4fa:	881b      	ldrh	r3, [r3, #0]
    e4fc:	f103 030e 	add.w	r3, r3, #14
    e500:	b29a      	uxth	r2, r3
    e502:	f64a 4310 	movw	r3, #44048	; 0xac10
    e506:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e50a:	801a      	strh	r2, [r3, #0]
}
    e50c:	f107 0708 	add.w	r7, r7, #8
    e510:	46bd      	mov	sp, r7
    e512:	bd80      	pop	{r7, pc}

0000e514 <httpd_fs_strcmp>:
static u16_t	count[HTTPD_FS_NUMFILES];
#endif /* HTTPD_FS_STATISTICS */

/*-----------------------------------------------------------------------------------*/
static u8_t httpd_fs_strcmp( const char *str1, const char *str2 )
{
    e514:	b480      	push	{r7}
    e516:	b085      	sub	sp, #20
    e518:	af00      	add	r7, sp, #0
    e51a:	6078      	str	r0, [r7, #4]
    e51c:	6039      	str	r1, [r7, #0]
	u8_t	i;
	i = 0;
    e51e:	f04f 0300 	mov.w	r3, #0
    e522:	73fb      	strb	r3, [r7, #15]
loop:
	if( str2[i] == 0 || str1[i] == '\r' || str1[i] == '\n' )
    e524:	7bfa      	ldrb	r2, [r7, #15]
    e526:	683b      	ldr	r3, [r7, #0]
    e528:	4413      	add	r3, r2
    e52a:	781b      	ldrb	r3, [r3, #0]
    e52c:	2b00      	cmp	r3, #0
    e52e:	d00b      	beq.n	e548 <httpd_fs_strcmp+0x34>
    e530:	7bfa      	ldrb	r2, [r7, #15]
    e532:	687b      	ldr	r3, [r7, #4]
    e534:	4413      	add	r3, r2
    e536:	781b      	ldrb	r3, [r3, #0]
    e538:	2b0d      	cmp	r3, #13
    e53a:	d005      	beq.n	e548 <httpd_fs_strcmp+0x34>
    e53c:	7bfa      	ldrb	r2, [r7, #15]
    e53e:	687b      	ldr	r3, [r7, #4]
    e540:	4413      	add	r3, r2
    e542:	781b      	ldrb	r3, [r3, #0]
    e544:	2b0a      	cmp	r3, #10
    e546:	d102      	bne.n	e54e <httpd_fs_strcmp+0x3a>
	{
		return 0;
    e548:	f04f 0300 	mov.w	r3, #0
    e54c:	e011      	b.n	e572 <httpd_fs_strcmp+0x5e>
	}

	if( str1[i] != str2[i] )
    e54e:	7bfa      	ldrb	r2, [r7, #15]
    e550:	687b      	ldr	r3, [r7, #4]
    e552:	4413      	add	r3, r2
    e554:	781a      	ldrb	r2, [r3, #0]
    e556:	7bf9      	ldrb	r1, [r7, #15]
    e558:	683b      	ldr	r3, [r7, #0]
    e55a:	440b      	add	r3, r1
    e55c:	781b      	ldrb	r3, [r3, #0]
    e55e:	429a      	cmp	r2, r3
    e560:	d002      	beq.n	e568 <httpd_fs_strcmp+0x54>
	{
		return 1;
    e562:	f04f 0301 	mov.w	r3, #1
    e566:	e004      	b.n	e572 <httpd_fs_strcmp+0x5e>
	}

	++i;
    e568:	7bfb      	ldrb	r3, [r7, #15]
    e56a:	f103 0301 	add.w	r3, r3, #1
    e56e:	73fb      	strb	r3, [r7, #15]
	goto loop;
    e570:	e7d8      	b.n	e524 <httpd_fs_strcmp+0x10>
}
    e572:	4618      	mov	r0, r3
    e574:	f107 0714 	add.w	r7, r7, #20
    e578:	46bd      	mov	sp, r7
    e57a:	bc80      	pop	{r7}
    e57c:	4770      	bx	lr
    e57e:	bf00      	nop

0000e580 <httpd_fs_open>:

/*-----------------------------------------------------------------------------------*/
int httpd_fs_open( const char *name, struct httpd_fs_file *file )
{
    e580:	b580      	push	{r7, lr}
    e582:	b084      	sub	sp, #16
    e584:	af00      	add	r7, sp, #0
    e586:	6078      	str	r0, [r7, #4]
    e588:	6039      	str	r1, [r7, #0]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
    e58a:	f04f 0300 	mov.w	r3, #0
    e58e:	817b      	strh	r3, [r7, #10]
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e590:	f24e 33dc 	movw	r3, #58332	; 0xe3dc
    e594:	f2c0 0302 	movt	r3, #2
    e598:	60fb      	str	r3, [r7, #12]
    e59a:	e02a      	b.n	e5f2 <httpd_fs_open+0x72>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e59c:	68fb      	ldr	r3, [r7, #12]
    e59e:	685b      	ldr	r3, [r3, #4]
    e5a0:	6878      	ldr	r0, [r7, #4]
    e5a2:	4619      	mov	r1, r3
    e5a4:	f7ff ffb6 	bl	e514 <httpd_fs_strcmp>
    e5a8:	4603      	mov	r3, r0
    e5aa:	2b00      	cmp	r3, #0
    e5ac:	d11a      	bne.n	e5e4 <httpd_fs_open+0x64>
		{
			file->data = f->data;
    e5ae:	68fb      	ldr	r3, [r7, #12]
    e5b0:	689a      	ldr	r2, [r3, #8]
    e5b2:	683b      	ldr	r3, [r7, #0]
    e5b4:	601a      	str	r2, [r3, #0]
			file->len = f->len;
    e5b6:	68fb      	ldr	r3, [r7, #12]
    e5b8:	68da      	ldr	r2, [r3, #12]
    e5ba:	683b      	ldr	r3, [r7, #0]
    e5bc:	605a      	str	r2, [r3, #4]
#if HTTPD_FS_STATISTICS
			++count[i];
    e5be:	897a      	ldrh	r2, [r7, #10]
    e5c0:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    e5c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5c8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e5cc:	f103 0301 	add.w	r3, r3, #1
    e5d0:	b299      	uxth	r1, r3
    e5d2:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    e5d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e5da:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
#endif /* HTTPD_FS_STATISTICS */
			return 1;
    e5de:	f04f 0301 	mov.w	r3, #1
    e5e2:	e00b      	b.n	e5fc <httpd_fs_open+0x7c>
		}

#if HTTPD_FS_STATISTICS
		++i;
    e5e4:	897b      	ldrh	r3, [r7, #10]
    e5e6:	f103 0301 	add.w	r3, r3, #1
    e5ea:	817b      	strh	r3, [r7, #10]
#if HTTPD_FS_STATISTICS
	u16_t								i = 0;
#endif /* HTTPD_FS_STATISTICS */
	struct httpd_fsdata_file_noconst	*f;

	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e5ec:	68fb      	ldr	r3, [r7, #12]
    e5ee:	681b      	ldr	r3, [r3, #0]
    e5f0:	60fb      	str	r3, [r7, #12]
    e5f2:	68fb      	ldr	r3, [r7, #12]
    e5f4:	2b00      	cmp	r3, #0
    e5f6:	d1d1      	bne.n	e59c <httpd_fs_open+0x1c>
#if HTTPD_FS_STATISTICS
		++i;
#endif /* HTTPD_FS_STATISTICS */
	}

	return 0;
    e5f8:	f04f 0300 	mov.w	r3, #0
}
    e5fc:	4618      	mov	r0, r3
    e5fe:	f107 0710 	add.w	r7, r7, #16
    e602:	46bd      	mov	sp, r7
    e604:	bd80      	pop	{r7, pc}
    e606:	bf00      	nop

0000e608 <httpd_fs_init>:

/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
    e608:	b480      	push	{r7}
    e60a:	b083      	sub	sp, #12
    e60c:	af00      	add	r7, sp, #0
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e60e:	f04f 0300 	mov.w	r3, #0
    e612:	80fb      	strh	r3, [r7, #6]
    e614:	e00c      	b.n	e630 <httpd_fs_init+0x28>
	{
		count[i] = 0;
    e616:	88fa      	ldrh	r2, [r7, #6]
    e618:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    e61c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e620:	f04f 0100 	mov.w	r1, #0
    e624:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
/*-----------------------------------------------------------------------------------*/
void httpd_fs_init( void )
{
#if HTTPD_FS_STATISTICS
	u16_t	i;
	for( i = 0; i < HTTPD_FS_NUMFILES; i++ )
    e628:	88fb      	ldrh	r3, [r7, #6]
    e62a:	f103 0301 	add.w	r3, r3, #1
    e62e:	80fb      	strh	r3, [r7, #6]
    e630:	88fb      	ldrh	r3, [r7, #6]
    e632:	2b12      	cmp	r3, #18
    e634:	d9ef      	bls.n	e616 <httpd_fs_init+0xe>
	{
		count[i] = 0;
	}

#endif /* HTTPD_FS_STATISTICS */
}
    e636:	f107 070c 	add.w	r7, r7, #12
    e63a:	46bd      	mov	sp, r7
    e63c:	bc80      	pop	{r7}
    e63e:	4770      	bx	lr

0000e640 <httpd_fs_count>:

/*-----------------------------------------------------------------------------------*/
#if HTTPD_FS_STATISTICS
u16_t httpd_fs_count( char *name )
{
    e640:	b580      	push	{r7, lr}
    e642:	b084      	sub	sp, #16
    e644:	af00      	add	r7, sp, #0
    e646:	6078      	str	r0, [r7, #4]
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
    e648:	f04f 0300 	mov.w	r3, #0
    e64c:	81fb      	strh	r3, [r7, #14]
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e64e:	f24e 33dc 	movw	r3, #58332	; 0xe3dc
    e652:	f2c0 0302 	movt	r3, #2
    e656:	60bb      	str	r3, [r7, #8]
    e658:	e017      	b.n	e68a <httpd_fs_count+0x4a>
	{
		if( httpd_fs_strcmp(name, f->name) == 0 )
    e65a:	68bb      	ldr	r3, [r7, #8]
    e65c:	685b      	ldr	r3, [r3, #4]
    e65e:	6878      	ldr	r0, [r7, #4]
    e660:	4619      	mov	r1, r3
    e662:	f7ff ff57 	bl	e514 <httpd_fs_strcmp>
    e666:	4603      	mov	r3, r0
    e668:	2b00      	cmp	r3, #0
    e66a:	d107      	bne.n	e67c <httpd_fs_count+0x3c>
		{
			return count[i];
    e66c:	89fa      	ldrh	r2, [r7, #14]
    e66e:	f642 73c8 	movw	r3, #12232	; 0x2fc8
    e672:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e676:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
    e67a:	e00b      	b.n	e694 <httpd_fs_count+0x54>
		}

		++i;
    e67c:	89fb      	ldrh	r3, [r7, #14]
    e67e:	f103 0301 	add.w	r3, r3, #1
    e682:	81fb      	strh	r3, [r7, #14]
{
	struct httpd_fsdata_file_noconst	*f;
	u16_t								i;

	i = 0;
	for( f = ( struct httpd_fsdata_file_noconst * ) HTTPD_FS_ROOT; f != NULL; f = ( struct httpd_fsdata_file_noconst * ) f->next )
    e684:	68bb      	ldr	r3, [r7, #8]
    e686:	681b      	ldr	r3, [r3, #0]
    e688:	60bb      	str	r3, [r7, #8]
    e68a:	68bb      	ldr	r3, [r7, #8]
    e68c:	2b00      	cmp	r3, #0
    e68e:	d1e4      	bne.n	e65a <httpd_fs_count+0x1a>
		}

		++i;
	}

	return 0;
    e690:	f04f 0300 	mov.w	r3, #0
}
    e694:	4618      	mov	r0, r3
    e696:	f107 0710 	add.w	r7, r7, #16
    e69a:	46bd      	mov	sp, r7
    e69c:	bd80      	pop	{r7, pc}
    e69e:	bf00      	nop

0000e6a0 <generate_part_of_file>:
#define ISO_slash		0x2f
#define ISO_colon		0x3a

/*---------------------------------------------------------------------------*/
static unsigned short generate_part_of_file( void *state )
{
    e6a0:	b580      	push	{r7, lr}
    e6a2:	b084      	sub	sp, #16
    e6a4:	af00      	add	r7, sp, #0
    e6a6:	6078      	str	r0, [r7, #4]
	struct httpd_state	*s = ( struct httpd_state * ) state;
    e6a8:	687b      	ldr	r3, [r7, #4]
    e6aa:	60fb      	str	r3, [r7, #12]

	if( s->file.len > uip_mss() )
    e6ac:	68fb      	ldr	r3, [r7, #12]
    e6ae:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e6b2:	f64a 4324 	movw	r3, #44068	; 0xac24
    e6b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6ba:	681b      	ldr	r3, [r3, #0]
    e6bc:	8a5b      	ldrh	r3, [r3, #18]
    e6be:	429a      	cmp	r2, r3
    e6c0:	dd0a      	ble.n	e6d8 <generate_part_of_file+0x38>
	{
		s->len = uip_mss();
    e6c2:	f64a 4324 	movw	r3, #44068	; 0xac24
    e6c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6ca:	681b      	ldr	r3, [r3, #0]
    e6cc:	8a5b      	ldrh	r3, [r3, #18]
    e6ce:	461a      	mov	r2, r3
    e6d0:	68fb      	ldr	r3, [r7, #12]
    e6d2:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e6d6:	e005      	b.n	e6e4 <generate_part_of_file+0x44>
	}
	else
	{
		s->len = s->file.len;
    e6d8:	68fb      	ldr	r3, [r7, #12]
    e6da:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e6de:	68fb      	ldr	r3, [r7, #12]
    e6e0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	}

	memcpy( uip_appdata, s->file.data, s->len );
    e6e4:	f64a 4320 	movw	r3, #44064	; 0xac20
    e6e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e6ec:	6819      	ldr	r1, [r3, #0]
    e6ee:	68fb      	ldr	r3, [r7, #12]
    e6f0:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e6f4:	68fb      	ldr	r3, [r7, #12]
    e6f6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e6fa:	4608      	mov	r0, r1
    e6fc:	4611      	mov	r1, r2
    e6fe:	461a      	mov	r2, r3
    e700:	f006 fe90 	bl	15424 <memcpy>

	return s->len;
    e704:	68fb      	ldr	r3, [r7, #12]
    e706:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e70a:	b29b      	uxth	r3, r3
}
    e70c:	4618      	mov	r0, r3
    e70e:	f107 0710 	add.w	r7, r7, #16
    e712:	46bd      	mov	sp, r7
    e714:	bd80      	pop	{r7, pc}
    e716:	bf00      	nop

0000e718 <send_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_file ( struct httpd_state *s ) )
{
    e718:	b580      	push	{r7, lr}
    e71a:	b084      	sub	sp, #16
    e71c:	af00      	add	r7, sp, #0
    e71e:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e720:	f04f 0301 	mov.w	r3, #1
    e724:	73fb      	strb	r3, [r7, #15]
    e726:	687b      	ldr	r3, [r7, #4]
    e728:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e72a:	2b00      	cmp	r3, #0
    e72c:	d002      	beq.n	e734 <send_file+0x1c>
    e72e:	2b67      	cmp	r3, #103	; 0x67
    e730:	d004      	beq.n	e73c <send_file+0x24>
    e732:	e02e      	b.n	e792 <send_file+0x7a>

	( void ) PT_YIELD_FLAG;
	
	do
	{
		PSOCK_GENERATOR_SEND( &s->sout, generate_part_of_file, s );
    e734:	687b      	ldr	r3, [r7, #4]
    e736:	f04f 0267 	mov.w	r2, #103	; 0x67
    e73a:	851a      	strh	r2, [r3, #40]	; 0x28
    e73c:	687b      	ldr	r3, [r7, #4]
    e73e:	f103 0328 	add.w	r3, r3, #40	; 0x28
    e742:	4618      	mov	r0, r3
    e744:	f24e 61a1 	movw	r1, #59041	; 0xe6a1
    e748:	f2c0 0100 	movt	r1, #0
    e74c:	687a      	ldr	r2, [r7, #4]
    e74e:	f7fc fa2d 	bl	abac <psock_generator_send>
    e752:	4603      	mov	r3, r0
    e754:	2b00      	cmp	r3, #0
    e756:	d102      	bne.n	e75e <send_file+0x46>
    e758:	f04f 0300 	mov.w	r3, #0
    e75c:	e022      	b.n	e7a4 <send_file+0x8c>
		s->file.len -= s->len;
    e75e:	687b      	ldr	r3, [r7, #4]
    e760:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e764:	687b      	ldr	r3, [r7, #4]
    e766:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e76a:	ebc3 0202 	rsb	r2, r3, r2
    e76e:	687b      	ldr	r3, [r7, #4]
    e770:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
		s->file.data += s->len;
    e774:	687b      	ldr	r3, [r7, #4]
    e776:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e77a:	687b      	ldr	r3, [r7, #4]
    e77c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e780:	441a      	add	r2, r3
    e782:	687b      	ldr	r3, [r7, #4]
    e784:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
	} while( s->file.len > 0 );
    e788:	687b      	ldr	r3, [r7, #4]
    e78a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e78e:	2b00      	cmp	r3, #0
    e790:	dcd0      	bgt.n	e734 <send_file+0x1c>

	PSOCK_END( &s->sout );
    e792:	f04f 0300 	mov.w	r3, #0
    e796:	73fb      	strb	r3, [r7, #15]
    e798:	687b      	ldr	r3, [r7, #4]
    e79a:	f04f 0200 	mov.w	r2, #0
    e79e:	851a      	strh	r2, [r3, #40]	; 0x28
    e7a0:	f04f 0302 	mov.w	r3, #2
}
    e7a4:	4618      	mov	r0, r3
    e7a6:	f107 0710 	add.w	r7, r7, #16
    e7aa:	46bd      	mov	sp, r7
    e7ac:	bd80      	pop	{r7, pc}
    e7ae:	bf00      	nop

0000e7b0 <send_part_of_file>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_part_of_file ( struct httpd_state *s ) )
{
    e7b0:	b580      	push	{r7, lr}
    e7b2:	b084      	sub	sp, #16
    e7b4:	af00      	add	r7, sp, #0
    e7b6:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sout );
    e7b8:	f04f 0301 	mov.w	r3, #1
    e7bc:	73fb      	strb	r3, [r7, #15]
    e7be:	687b      	ldr	r3, [r7, #4]
    e7c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    e7c2:	2b00      	cmp	r3, #0
    e7c4:	d002      	beq.n	e7cc <send_part_of_file+0x1c>
    e7c6:	2b75      	cmp	r3, #117	; 0x75
    e7c8:	d004      	beq.n	e7d4 <send_part_of_file+0x24>
    e7ca:	e017      	b.n	e7fc <send_part_of_file+0x4c>
	( void ) PT_YIELD_FLAG;
	
	PSOCK_SEND( &s->sout, s->file.data, s->len );
    e7cc:	687b      	ldr	r3, [r7, #4]
    e7ce:	f04f 0275 	mov.w	r2, #117	; 0x75
    e7d2:	851a      	strh	r2, [r3, #40]	; 0x28
    e7d4:	687b      	ldr	r3, [r7, #4]
    e7d6:	f103 0128 	add.w	r1, r3, #40	; 0x28
    e7da:	687b      	ldr	r3, [r7, #4]
    e7dc:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e7e0:	687b      	ldr	r3, [r7, #4]
    e7e2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    e7e6:	4608      	mov	r0, r1
    e7e8:	4611      	mov	r1, r2
    e7ea:	461a      	mov	r2, r3
    e7ec:	f7fc f994 	bl	ab18 <psock_send>
    e7f0:	4603      	mov	r3, r0
    e7f2:	2b00      	cmp	r3, #0
    e7f4:	d102      	bne.n	e7fc <send_part_of_file+0x4c>
    e7f6:	f04f 0300 	mov.w	r3, #0
    e7fa:	e008      	b.n	e80e <send_part_of_file+0x5e>

	PSOCK_END( &s->sout );
    e7fc:	f04f 0300 	mov.w	r3, #0
    e800:	73fb      	strb	r3, [r7, #15]
    e802:	687b      	ldr	r3, [r7, #4]
    e804:	f04f 0200 	mov.w	r2, #0
    e808:	851a      	strh	r2, [r3, #40]	; 0x28
    e80a:	f04f 0302 	mov.w	r3, #2
}
    e80e:	4618      	mov	r0, r3
    e810:	f107 0710 	add.w	r7, r7, #16
    e814:	46bd      	mov	sp, r7
    e816:	bd80      	pop	{r7, pc}

0000e818 <next_scriptstate>:

/*---------------------------------------------------------------------------*/
static void next_scriptstate( struct httpd_state *s )
{
    e818:	b580      	push	{r7, lr}
    e81a:	b084      	sub	sp, #16
    e81c:	af00      	add	r7, sp, #0
    e81e:	6078      	str	r0, [r7, #4]
	char	*p;
	p = strchr( s->scriptptr, ISO_nl ) + 1;
    e820:	687b      	ldr	r3, [r7, #4]
    e822:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e826:	4618      	mov	r0, r3
    e828:	f04f 010a 	mov.w	r1, #10
    e82c:	f006 ffe4 	bl	157f8 <strchr>
    e830:	4603      	mov	r3, r0
    e832:	f103 0301 	add.w	r3, r3, #1
    e836:	60fb      	str	r3, [r7, #12]
	s->scriptlen -= ( unsigned short ) ( p - s->scriptptr );
    e838:	687b      	ldr	r3, [r7, #4]
    e83a:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e83e:	68fb      	ldr	r3, [r7, #12]
    e840:	b299      	uxth	r1, r3
    e842:	687b      	ldr	r3, [r7, #4]
    e844:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e848:	b29b      	uxth	r3, r3
    e84a:	ebc3 0301 	rsb	r3, r3, r1
    e84e:	b29b      	uxth	r3, r3
    e850:	ebc3 0202 	rsb	r2, r3, r2
    e854:	687b      	ldr	r3, [r7, #4]
    e856:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	s->scriptptr = p;
    e85a:	687b      	ldr	r3, [r7, #4]
    e85c:	68fa      	ldr	r2, [r7, #12]
    e85e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
    e862:	f107 0710 	add.w	r7, r7, #16
    e866:	46bd      	mov	sp, r7
    e868:	bd80      	pop	{r7, pc}
    e86a:	bf00      	nop

0000e86c <handle_script>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_script ( struct httpd_state *s ) )
{
    e86c:	b580      	push	{r7, lr}
    e86e:	b084      	sub	sp, #16
    e870:	af00      	add	r7, sp, #0
    e872:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
    e874:	f04f 0301 	mov.w	r3, #1
    e878:	73fb      	strb	r3, [r7, #15]
    e87a:	687b      	ldr	r3, [r7, #4]
    e87c:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
    e880:	2b94      	cmp	r3, #148	; 0x94
    e882:	d042      	beq.n	e90a <handle_script+0x9e>
    e884:	2b94      	cmp	r3, #148	; 0x94
    e886:	dc03      	bgt.n	e890 <handle_script+0x24>
    e888:	2b00      	cmp	r3, #0
    e88a:	f000 80f3 	beq.w	ea74 <handle_script+0x208>
    e88e:	e0f8      	b.n	ea82 <handle_script+0x216>
    e890:	2b98      	cmp	r3, #152	; 0x98
    e892:	d048      	beq.n	e926 <handle_script+0xba>
    e894:	2bc1      	cmp	r3, #193	; 0xc1
    e896:	f000 80ce 	beq.w	ea36 <handle_script+0x1ca>
    e89a:	e0f2      	b.n	ea82 <handle_script+0x216>
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e89c:	687b      	ldr	r3, [r7, #4]
    e89e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e8a2:	781b      	ldrb	r3, [r3, #0]
    e8a4:	2b25      	cmp	r3, #37	; 0x25
    e8a6:	d161      	bne.n	e96c <handle_script+0x100>
    e8a8:	687b      	ldr	r3, [r7, #4]
    e8aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e8ae:	f103 0301 	add.w	r3, r3, #1
    e8b2:	781b      	ldrb	r3, [r3, #0]
    e8b4:	2b21      	cmp	r3, #33	; 0x21
    e8b6:	d159      	bne.n	e96c <handle_script+0x100>
		{
			s->scriptptr = s->file.data + 3;
    e8b8:	687b      	ldr	r3, [r7, #4]
    e8ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e8be:	f103 0203 	add.w	r2, r3, #3
    e8c2:	687b      	ldr	r3, [r7, #4]
    e8c4:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
			s->scriptlen = s->file.len - 3;
    e8c8:	687b      	ldr	r3, [r7, #4]
    e8ca:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    e8ce:	f1a3 0203 	sub.w	r2, r3, #3
    e8d2:	687b      	ldr	r3, [r7, #4]
    e8d4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
			if( *(s->scriptptr - 1) == ISO_colon )
    e8d8:	687b      	ldr	r3, [r7, #4]
    e8da:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e8de:	f103 33ff 	add.w	r3, r3, #4294967295
    e8e2:	781b      	ldrb	r3, [r3, #0]
    e8e4:	2b3a      	cmp	r3, #58	; 0x3a
    e8e6:	d119      	bne.n	e91c <handle_script+0xb0>
			{
				httpd_fs_open( s->scriptptr + 1, &s->file );
    e8e8:	687b      	ldr	r3, [r7, #4]
    e8ea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e8ee:	f103 0201 	add.w	r2, r3, #1
    e8f2:	687b      	ldr	r3, [r7, #4]
    e8f4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    e8f8:	4610      	mov	r0, r2
    e8fa:	4619      	mov	r1, r3
    e8fc:	f7ff fe40 	bl	e580 <httpd_fs_open>
				PT_WAIT_THREAD( &s->scriptpt, send_file(s) );
    e900:	687b      	ldr	r3, [r7, #4]
    e902:	f04f 0294 	mov.w	r2, #148	; 0x94
    e906:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e90a:	6878      	ldr	r0, [r7, #4]
    e90c:	f7ff ff04 	bl	e718 <send_file>
    e910:	4603      	mov	r3, r0
    e912:	2b00      	cmp	r3, #0
    e914:	d11a      	bne.n	e94c <handle_script+0xe0>
    e916:	f04f 0300 	mov.w	r3, #0
    e91a:	e0bc      	b.n	ea96 <handle_script+0x22a>
			}
			else
			{
				PT_WAIT_THREAD( &s->scriptpt, httpd_cgi(s->scriptptr) (s, s->scriptptr) );
    e91c:	687b      	ldr	r3, [r7, #4]
    e91e:	f04f 0298 	mov.w	r2, #152	; 0x98
    e922:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    e926:	687b      	ldr	r3, [r7, #4]
    e928:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
    e92c:	4618      	mov	r0, r3
    e92e:	f7f2 ff55 	bl	17dc <httpd_cgi>
    e932:	4603      	mov	r3, r0
    e934:	687a      	ldr	r2, [r7, #4]
    e936:	f8d2 20a4 	ldr.w	r2, [r2, #164]	; 0xa4
    e93a:	6878      	ldr	r0, [r7, #4]
    e93c:	4611      	mov	r1, r2
    e93e:	4798      	blx	r3
    e940:	4603      	mov	r3, r0
    e942:	2b00      	cmp	r3, #0
    e944:	d102      	bne.n	e94c <handle_script+0xe0>
    e946:	f04f 0300 	mov.w	r3, #0
    e94a:	e0a4      	b.n	ea96 <handle_script+0x22a>
			}

			next_scriptstate( s );
    e94c:	6878      	ldr	r0, [r7, #4]
    e94e:	f7ff ff63 	bl	e818 <next_scriptstate>

			/* The script is over, so we reset the pointers and continue
	 		sending the rest of the file. */
			s->file.data = s->scriptptr;
    e952:	687b      	ldr	r3, [r7, #4]
    e954:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
    e958:	687b      	ldr	r3, [r7, #4]
    e95a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len = s->scriptlen;
    e95e:	687b      	ldr	r3, [r7, #4]
    e960:	f8d3 20a8 	ldr.w	r2, [r3, #168]	; 0xa8
    e964:	687b      	ldr	r3, [r7, #4]
    e966:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
	{
		/* Check if we should start executing a script. */
		if( *s->file.data == ISO_percent && *(s->file.data + 1) == ISO_bang )
    e96a:	e084      	b.n	ea76 <handle_script+0x20a>
		}
		else
		{
			/* See if we find the start of script marker in the block of HTML
	 to be sent. */
			if( s->file.len > uip_mss() )
    e96c:	687b      	ldr	r3, [r7, #4]
    e96e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e972:	f64a 4324 	movw	r3, #44068	; 0xac24
    e976:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e97a:	681b      	ldr	r3, [r3, #0]
    e97c:	8a5b      	ldrh	r3, [r3, #18]
    e97e:	429a      	cmp	r2, r3
    e980:	dd0a      	ble.n	e998 <handle_script+0x12c>
			{
				s->len = uip_mss();
    e982:	f64a 4324 	movw	r3, #44068	; 0xac24
    e986:	f2c2 0300 	movt	r3, #8192	; 0x2000
    e98a:	681b      	ldr	r3, [r3, #0]
    e98c:	8a5b      	ldrh	r3, [r3, #18]
    e98e:	461a      	mov	r2, r3
    e990:	687b      	ldr	r3, [r7, #4]
    e992:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    e996:	e005      	b.n	e9a4 <handle_script+0x138>
			}
			else
			{
				s->len = s->file.len;
    e998:	687b      	ldr	r3, [r7, #4]
    e99a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    e99e:	687b      	ldr	r3, [r7, #4]
    e9a0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
			}

			if( *s->file.data == ISO_percent )
    e9a4:	687b      	ldr	r3, [r7, #4]
    e9a6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e9aa:	781b      	ldrb	r3, [r3, #0]
    e9ac:	2b25      	cmp	r3, #37	; 0x25
    e9ae:	d10c      	bne.n	e9ca <handle_script+0x15e>
			{
				ptr = strchr( s->file.data + 1, ISO_percent );
    e9b0:	687b      	ldr	r3, [r7, #4]
    e9b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e9b6:	f103 0301 	add.w	r3, r3, #1
    e9ba:	4618      	mov	r0, r3
    e9bc:	f04f 0125 	mov.w	r1, #37	; 0x25
    e9c0:	f006 ff1a 	bl	157f8 <strchr>
    e9c4:	4603      	mov	r3, r0
    e9c6:	60bb      	str	r3, [r7, #8]
    e9c8:	e009      	b.n	e9de <handle_script+0x172>
			}
			else
			{
				ptr = strchr( s->file.data, ISO_percent );
    e9ca:	687b      	ldr	r3, [r7, #4]
    e9cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e9d0:	4618      	mov	r0, r3
    e9d2:	f04f 0125 	mov.w	r1, #37	; 0x25
    e9d6:	f006 ff0f 	bl	157f8 <strchr>
    e9da:	4603      	mov	r3, r0
    e9dc:	60bb      	str	r3, [r7, #8]
			}

			if( ptr != NULL && ptr != s->file.data )
    e9de:	68bb      	ldr	r3, [r7, #8]
    e9e0:	2b00      	cmp	r3, #0
    e9e2:	d023      	beq.n	ea2c <handle_script+0x1c0>
    e9e4:	687b      	ldr	r3, [r7, #4]
    e9e6:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    e9ea:	68bb      	ldr	r3, [r7, #8]
    e9ec:	429a      	cmp	r2, r3
    e9ee:	d01d      	beq.n	ea2c <handle_script+0x1c0>
			{
				s->len = ( int ) ( ptr - s->file.data );
    e9f0:	68ba      	ldr	r2, [r7, #8]
    e9f2:	687b      	ldr	r3, [r7, #4]
    e9f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
    e9f8:	ebc3 0202 	rsb	r2, r3, r2
    e9fc:	687b      	ldr	r3, [r7, #4]
    e9fe:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				if( s->len >= uip_mss() )
    ea02:	687b      	ldr	r3, [r7, #4]
    ea04:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
    ea08:	f64a 4324 	movw	r3, #44068	; 0xac24
    ea0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea10:	681b      	ldr	r3, [r3, #0]
    ea12:	8a5b      	ldrh	r3, [r3, #18]
    ea14:	429a      	cmp	r2, r3
    ea16:	db09      	blt.n	ea2c <handle_script+0x1c0>
				{
					s->len = uip_mss();
    ea18:	f64a 4324 	movw	r3, #44068	; 0xac24
    ea1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ea20:	681b      	ldr	r3, [r3, #0]
    ea22:	8a5b      	ldrh	r3, [r3, #18]
    ea24:	461a      	mov	r2, r3
    ea26:	687b      	ldr	r3, [r7, #4]
    ea28:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
				}
			}

			PT_WAIT_THREAD( &s->scriptpt, send_part_of_file(s) );
    ea2c:	687b      	ldr	r3, [r7, #4]
    ea2e:	f04f 02c1 	mov.w	r2, #193	; 0xc1
    ea32:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ea36:	6878      	ldr	r0, [r7, #4]
    ea38:	f7ff feba 	bl	e7b0 <send_part_of_file>
    ea3c:	4603      	mov	r3, r0
    ea3e:	2b00      	cmp	r3, #0
    ea40:	d102      	bne.n	ea48 <handle_script+0x1dc>
    ea42:	f04f 0300 	mov.w	r3, #0
    ea46:	e026      	b.n	ea96 <handle_script+0x22a>
			s->file.data += s->len;
    ea48:	687b      	ldr	r3, [r7, #4]
    ea4a:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
    ea4e:	687b      	ldr	r3, [r7, #4]
    ea50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ea54:	441a      	add	r2, r3
    ea56:	687b      	ldr	r3, [r7, #4]
    ea58:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
			s->file.len -= s->len;
    ea5c:	687b      	ldr	r3, [r7, #4]
    ea5e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    ea62:	687b      	ldr	r3, [r7, #4]
    ea64:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
    ea68:	ebc3 0202 	rsb	r2, r3, r2
    ea6c:	687b      	ldr	r3, [r7, #4]
    ea6e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    ea72:	e000      	b.n	ea76 <handle_script+0x20a>
{
	char	*ptr;

	PT_BEGIN( &s->scriptpt );
	( void ) PT_YIELD_FLAG;
	while( s->file.len > 0 )
    ea74:	bf00      	nop
    ea76:	687b      	ldr	r3, [r7, #4]
    ea78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
    ea7c:	2b00      	cmp	r3, #0
    ea7e:	f73f af0d 	bgt.w	e89c <handle_script+0x30>
			s->file.data += s->len;
			s->file.len -= s->len;
		}
	}

	PT_END( &s->scriptpt );
    ea82:	f04f 0300 	mov.w	r3, #0
    ea86:	73fb      	strb	r3, [r7, #15]
    ea88:	687b      	ldr	r3, [r7, #4]
    ea8a:	f04f 0200 	mov.w	r2, #0
    ea8e:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
    ea92:	f04f 0302 	mov.w	r3, #2
}
    ea96:	4618      	mov	r0, r3
    ea98:	f107 0710 	add.w	r7, r7, #16
    ea9c:	46bd      	mov	sp, r7
    ea9e:	bd80      	pop	{r7, pc}

0000eaa0 <send_headers>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( send_headers ( struct httpd_state *s, const char *statushdr ) )
{
    eaa0:	b590      	push	{r4, r7, lr}
    eaa2:	b085      	sub	sp, #20
    eaa4:	af00      	add	r7, sp, #0
    eaa6:	6078      	str	r0, [r7, #4]
    eaa8:	6039      	str	r1, [r7, #0]
	char	*ptr;

	PSOCK_BEGIN( &s->sout );
    eaaa:	f04f 0301 	mov.w	r3, #1
    eaae:	73fb      	strb	r3, [r7, #15]
    eab0:	687b      	ldr	r3, [r7, #4]
    eab2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    eab4:	2bde      	cmp	r3, #222	; 0xde
    eab6:	f000 80a3 	beq.w	ec00 <send_headers+0x160>
    eaba:	2bde      	cmp	r3, #222	; 0xde
    eabc:	dc0b      	bgt.n	ead6 <send_headers+0x36>
    eabe:	2bd1      	cmp	r3, #209	; 0xd1
    eac0:	d01d      	beq.n	eafe <send_headers+0x5e>
    eac2:	2bd1      	cmp	r3, #209	; 0xd1
    eac4:	dc02      	bgt.n	eacc <send_headers+0x2c>
    eac6:	2b00      	cmp	r3, #0
    eac8:	d015      	beq.n	eaf6 <send_headers+0x56>
    eaca:	e147      	b.n	ed5c <send_headers+0x2bc>
    eacc:	2bd6      	cmp	r3, #214	; 0xd6
    eace:	d039      	beq.n	eb44 <send_headers+0xa4>
    ead0:	2bda      	cmp	r3, #218	; 0xda
    ead2:	d06c      	beq.n	ebae <send_headers+0x10e>
    ead4:	e142      	b.n	ed5c <send_headers+0x2bc>
    ead6:	2be6      	cmp	r3, #230	; 0xe6
    ead8:	f000 80e3 	beq.w	eca2 <send_headers+0x202>
    eadc:	2be6      	cmp	r3, #230	; 0xe6
    eade:	dc03      	bgt.n	eae8 <send_headers+0x48>
    eae0:	2be2      	cmp	r3, #226	; 0xe2
    eae2:	f000 80b6 	beq.w	ec52 <send_headers+0x1b2>
    eae6:	e139      	b.n	ed5c <send_headers+0x2bc>
    eae8:	2bea      	cmp	r3, #234	; 0xea
    eaea:	f000 8102 	beq.w	ecf2 <send_headers+0x252>
    eaee:	2bee      	cmp	r3, #238	; 0xee
    eaf0:	f000 811b 	beq.w	ed2a <send_headers+0x28a>
    eaf4:	e132      	b.n	ed5c <send_headers+0x2bc>
	( void ) PT_YIELD_FLAG;
	PSOCK_SEND_STR( &s->sout, statushdr );
    eaf6:	687b      	ldr	r3, [r7, #4]
    eaf8:	f04f 02d1 	mov.w	r2, #209	; 0xd1
    eafc:	851a      	strh	r2, [r3, #40]	; 0x28
    eafe:	687b      	ldr	r3, [r7, #4]
    eb00:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eb04:	6838      	ldr	r0, [r7, #0]
    eb06:	f006 ff35 	bl	15974 <strlen>
    eb0a:	4603      	mov	r3, r0
    eb0c:	4620      	mov	r0, r4
    eb0e:	6839      	ldr	r1, [r7, #0]
    eb10:	461a      	mov	r2, r3
    eb12:	f7fc f801 	bl	ab18 <psock_send>
    eb16:	4603      	mov	r3, r0
    eb18:	2b00      	cmp	r3, #0
    eb1a:	d102      	bne.n	eb22 <send_headers+0x82>
    eb1c:	f04f 0300 	mov.w	r3, #0
    eb20:	e125      	b.n	ed6e <send_headers+0x2ce>

	ptr = strrchr( s->filename, ISO_period );
    eb22:	687b      	ldr	r3, [r7, #4]
    eb24:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eb28:	4618      	mov	r0, r3
    eb2a:	f04f 012e 	mov.w	r1, #46	; 0x2e
    eb2e:	f006 ffe1 	bl	15af4 <strrchr>
    eb32:	4603      	mov	r3, r0
    eb34:	60bb      	str	r3, [r7, #8]
	if( ptr == NULL )
    eb36:	68bb      	ldr	r3, [r7, #8]
    eb38:	2b00      	cmp	r3, #0
    eb3a:	d11c      	bne.n	eb76 <send_headers+0xd6>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
    eb3c:	687b      	ldr	r3, [r7, #4]
    eb3e:	f04f 02d6 	mov.w	r2, #214	; 0xd6
    eb42:	851a      	strh	r2, [r3, #40]	; 0x28
    eb44:	687b      	ldr	r3, [r7, #4]
    eb46:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eb4a:	f24d 3030 	movw	r0, #54064	; 0xd330
    eb4e:	f2c0 0001 	movt	r0, #1
    eb52:	f006 ff0f 	bl	15974 <strlen>
    eb56:	4603      	mov	r3, r0
    eb58:	4620      	mov	r0, r4
    eb5a:	f24d 3130 	movw	r1, #54064	; 0xd330
    eb5e:	f2c0 0101 	movt	r1, #1
    eb62:	461a      	mov	r2, r3
    eb64:	f7fb ffd8 	bl	ab18 <psock_send>
    eb68:	4603      	mov	r3, r0
    eb6a:	2b00      	cmp	r3, #0
    eb6c:	f040 80f6 	bne.w	ed5c <send_headers+0x2bc>
    eb70:	f04f 0300 	mov.w	r3, #0
    eb74:	e0fb      	b.n	ed6e <send_headers+0x2ce>
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    eb76:	f24d 305c 	movw	r0, #54108	; 0xd35c
    eb7a:	f2c0 0001 	movt	r0, #1
    eb7e:	68b9      	ldr	r1, [r7, #8]
    eb80:	f04f 0205 	mov.w	r2, #5
    eb84:	f006 ff26 	bl	159d4 <strncmp>
    eb88:	4603      	mov	r3, r0
    eb8a:	2b00      	cmp	r3, #0
    eb8c:	d00b      	beq.n	eba6 <send_headers+0x106>
    eb8e:	f24d 3064 	movw	r0, #54116	; 0xd364
    eb92:	f2c0 0001 	movt	r0, #1
    eb96:	68b9      	ldr	r1, [r7, #8]
    eb98:	f04f 0206 	mov.w	r2, #6
    eb9c:	f006 ff1a 	bl	159d4 <strncmp>
    eba0:	4603      	mov	r3, r0
    eba2:	2b00      	cmp	r3, #0
    eba4:	d11c      	bne.n	ebe0 <send_headers+0x140>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_html );
    eba6:	687b      	ldr	r3, [r7, #4]
    eba8:	f04f 02da 	mov.w	r2, #218	; 0xda
    ebac:	851a      	strh	r2, [r3, #40]	; 0x28
    ebae:	687b      	ldr	r3, [r7, #4]
    ebb0:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ebb4:	f24d 2084 	movw	r0, #53892	; 0xd284
    ebb8:	f2c0 0001 	movt	r0, #1
    ebbc:	f006 feda 	bl	15974 <strlen>
    ebc0:	4603      	mov	r3, r0
    ebc2:	4620      	mov	r0, r4
    ebc4:	f24d 2184 	movw	r1, #53892	; 0xd284
    ebc8:	f2c0 0101 	movt	r1, #1
    ebcc:	461a      	mov	r2, r3
    ebce:	f7fb ffa3 	bl	ab18 <psock_send>
    ebd2:	4603      	mov	r3, r0
    ebd4:	2b00      	cmp	r3, #0
    ebd6:	f040 80c0 	bne.w	ed5a <send_headers+0x2ba>
    ebda:	f04f 0300 	mov.w	r3, #0
    ebde:	e0c6      	b.n	ed6e <send_headers+0x2ce>
	}
	else if( strncmp(http_css, ptr, 4) == 0 )
    ebe0:	f24d 3074 	movw	r0, #54132	; 0xd374
    ebe4:	f2c0 0001 	movt	r0, #1
    ebe8:	68b9      	ldr	r1, [r7, #8]
    ebea:	f04f 0204 	mov.w	r2, #4
    ebee:	f006 fef1 	bl	159d4 <strncmp>
    ebf2:	4603      	mov	r3, r0
    ebf4:	2b00      	cmp	r3, #0
    ebf6:	d11c      	bne.n	ec32 <send_headers+0x192>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_css );
    ebf8:	687b      	ldr	r3, [r7, #4]
    ebfa:	f04f 02de 	mov.w	r2, #222	; 0xde
    ebfe:	851a      	strh	r2, [r3, #40]	; 0x28
    ec00:	687b      	ldr	r3, [r7, #4]
    ec02:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ec06:	f24d 20a0 	movw	r0, #53920	; 0xd2a0
    ec0a:	f2c0 0001 	movt	r0, #1
    ec0e:	f006 feb1 	bl	15974 <strlen>
    ec12:	4603      	mov	r3, r0
    ec14:	4620      	mov	r0, r4
    ec16:	f24d 21a0 	movw	r1, #53920	; 0xd2a0
    ec1a:	f2c0 0101 	movt	r1, #1
    ec1e:	461a      	mov	r2, r3
    ec20:	f7fb ff7a 	bl	ab18 <psock_send>
    ec24:	4603      	mov	r3, r0
    ec26:	2b00      	cmp	r3, #0
    ec28:	f040 8098 	bne.w	ed5c <send_headers+0x2bc>
    ec2c:	f04f 0300 	mov.w	r3, #0
    ec30:	e09d      	b.n	ed6e <send_headers+0x2ce>
	}
	else if( strncmp(http_png, ptr, 4) == 0 )
    ec32:	f24d 307c 	movw	r0, #54140	; 0xd37c
    ec36:	f2c0 0001 	movt	r0, #1
    ec3a:	68b9      	ldr	r1, [r7, #8]
    ec3c:	f04f 0204 	mov.w	r2, #4
    ec40:	f006 fec8 	bl	159d4 <strncmp>
    ec44:	4603      	mov	r3, r0
    ec46:	2b00      	cmp	r3, #0
    ec48:	d11b      	bne.n	ec82 <send_headers+0x1e2>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_png );
    ec4a:	687b      	ldr	r3, [r7, #4]
    ec4c:	f04f 02e2 	mov.w	r2, #226	; 0xe2
    ec50:	851a      	strh	r2, [r3, #40]	; 0x28
    ec52:	687b      	ldr	r3, [r7, #4]
    ec54:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ec58:	f24d 20d8 	movw	r0, #53976	; 0xd2d8
    ec5c:	f2c0 0001 	movt	r0, #1
    ec60:	f006 fe88 	bl	15974 <strlen>
    ec64:	4603      	mov	r3, r0
    ec66:	4620      	mov	r0, r4
    ec68:	f24d 21d8 	movw	r1, #53976	; 0xd2d8
    ec6c:	f2c0 0101 	movt	r1, #1
    ec70:	461a      	mov	r2, r3
    ec72:	f7fb ff51 	bl	ab18 <psock_send>
    ec76:	4603      	mov	r3, r0
    ec78:	2b00      	cmp	r3, #0
    ec7a:	d16f      	bne.n	ed5c <send_headers+0x2bc>
    ec7c:	f04f 0300 	mov.w	r3, #0
    ec80:	e075      	b.n	ed6e <send_headers+0x2ce>
	}
	else if( strncmp(http_gif, ptr, 4) == 0 )
    ec82:	f24d 3084 	movw	r0, #54148	; 0xd384
    ec86:	f2c0 0001 	movt	r0, #1
    ec8a:	68b9      	ldr	r1, [r7, #8]
    ec8c:	f04f 0204 	mov.w	r2, #4
    ec90:	f006 fea0 	bl	159d4 <strncmp>
    ec94:	4603      	mov	r3, r0
    ec96:	2b00      	cmp	r3, #0
    ec98:	d11b      	bne.n	ecd2 <send_headers+0x232>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_gif );
    ec9a:	687b      	ldr	r3, [r7, #4]
    ec9c:	f04f 02e6 	mov.w	r2, #230	; 0xe6
    eca0:	851a      	strh	r2, [r3, #40]	; 0x28
    eca2:	687b      	ldr	r3, [r7, #4]
    eca4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    eca8:	f24d 20f4 	movw	r0, #54004	; 0xd2f4
    ecac:	f2c0 0001 	movt	r0, #1
    ecb0:	f006 fe60 	bl	15974 <strlen>
    ecb4:	4603      	mov	r3, r0
    ecb6:	4620      	mov	r0, r4
    ecb8:	f24d 21f4 	movw	r1, #54004	; 0xd2f4
    ecbc:	f2c0 0101 	movt	r1, #1
    ecc0:	461a      	mov	r2, r3
    ecc2:	f7fb ff29 	bl	ab18 <psock_send>
    ecc6:	4603      	mov	r3, r0
    ecc8:	2b00      	cmp	r3, #0
    ecca:	d147      	bne.n	ed5c <send_headers+0x2bc>
    eccc:	f04f 0300 	mov.w	r3, #0
    ecd0:	e04d      	b.n	ed6e <send_headers+0x2ce>
	}
	else if( strncmp(http_jpg, ptr, 4) == 0 )
    ecd2:	f24d 308c 	movw	r0, #54156	; 0xd38c
    ecd6:	f2c0 0001 	movt	r0, #1
    ecda:	68b9      	ldr	r1, [r7, #8]
    ecdc:	f04f 0204 	mov.w	r2, #4
    ece0:	f006 fe78 	bl	159d4 <strncmp>
    ece4:	4603      	mov	r3, r0
    ece6:	2b00      	cmp	r3, #0
    ece8:	d11b      	bne.n	ed22 <send_headers+0x282>
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_jpg );
    ecea:	687b      	ldr	r3, [r7, #4]
    ecec:	f04f 02ea 	mov.w	r2, #234	; 0xea
    ecf0:	851a      	strh	r2, [r3, #40]	; 0x28
    ecf2:	687b      	ldr	r3, [r7, #4]
    ecf4:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ecf8:	f24d 3010 	movw	r0, #54032	; 0xd310
    ecfc:	f2c0 0001 	movt	r0, #1
    ed00:	f006 fe38 	bl	15974 <strlen>
    ed04:	4603      	mov	r3, r0
    ed06:	4620      	mov	r0, r4
    ed08:	f24d 3110 	movw	r1, #54032	; 0xd310
    ed0c:	f2c0 0101 	movt	r1, #1
    ed10:	461a      	mov	r2, r3
    ed12:	f7fb ff01 	bl	ab18 <psock_send>
    ed16:	4603      	mov	r3, r0
    ed18:	2b00      	cmp	r3, #0
    ed1a:	d11f      	bne.n	ed5c <send_headers+0x2bc>
    ed1c:	f04f 0300 	mov.w	r3, #0
    ed20:	e025      	b.n	ed6e <send_headers+0x2ce>
	}
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
    ed22:	687b      	ldr	r3, [r7, #4]
    ed24:	f04f 02ee 	mov.w	r2, #238	; 0xee
    ed28:	851a      	strh	r2, [r3, #40]	; 0x28
    ed2a:	687b      	ldr	r3, [r7, #4]
    ed2c:	f103 0428 	add.w	r4, r3, #40	; 0x28
    ed30:	f24d 2064 	movw	r0, #53860	; 0xd264
    ed34:	f2c0 0001 	movt	r0, #1
    ed38:	f006 fe1c 	bl	15974 <strlen>
    ed3c:	4603      	mov	r3, r0
    ed3e:	4620      	mov	r0, r4
    ed40:	f24d 2164 	movw	r1, #53860	; 0xd264
    ed44:	f2c0 0101 	movt	r1, #1
    ed48:	461a      	mov	r2, r3
    ed4a:	f7fb fee5 	bl	ab18 <psock_send>
    ed4e:	4603      	mov	r3, r0
    ed50:	2b00      	cmp	r3, #0
    ed52:	d103      	bne.n	ed5c <send_headers+0x2bc>
    ed54:	f04f 0300 	mov.w	r3, #0
    ed58:	e009      	b.n	ed6e <send_headers+0x2ce>
	ptr = strrchr( s->filename, ISO_period );
	if( ptr == NULL )
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_binary );
	}
	else if( strncmp(http_html, ptr, 5) == 0 || strncmp(http_shtml, ptr, 6) == 0 )
    ed5a:	bf00      	nop
	else
	{
		PSOCK_SEND_STR( &s->sout, http_content_type_plain );
	}

	PSOCK_END( &s->sout );
    ed5c:	f04f 0300 	mov.w	r3, #0
    ed60:	73fb      	strb	r3, [r7, #15]
    ed62:	687b      	ldr	r3, [r7, #4]
    ed64:	f04f 0200 	mov.w	r2, #0
    ed68:	851a      	strh	r2, [r3, #40]	; 0x28
    ed6a:	f04f 0302 	mov.w	r3, #2
}
    ed6e:	4618      	mov	r0, r3
    ed70:	f107 0714 	add.w	r7, r7, #20
    ed74:	46bd      	mov	sp, r7
    ed76:	bd90      	pop	{r4, r7, pc}

0000ed78 <handle_output>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_output ( struct httpd_state *s ) )
{
    ed78:	b580      	push	{r7, lr}
    ed7a:	b084      	sub	sp, #16
    ed7c:	af00      	add	r7, sp, #0
    ed7e:	6078      	str	r0, [r7, #4]
	char	*ptr;

	PT_BEGIN( &s->outputpt );
    ed80:	f04f 0301 	mov.w	r3, #1
    ed84:	73fb      	strb	r3, [r7, #15]
    ed86:	687b      	ldr	r3, [r7, #4]
    ed88:	f8b3 304c 	ldrh.w	r3, [r3, #76]	; 0x4c
    ed8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ed90:	d04c      	beq.n	ee2c <handle_output+0xb4>
    ed92:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    ed96:	dc04      	bgt.n	eda2 <handle_output+0x2a>
    ed98:	2b00      	cmp	r3, #0
    ed9a:	d00f      	beq.n	edbc <handle_output+0x44>
    ed9c:	2bff      	cmp	r3, #255	; 0xff
    ed9e:	d033      	beq.n	ee08 <handle_output+0x90>
    eda0:	e0a1      	b.n	eee6 <handle_output+0x16e>
    eda2:	f240 1209 	movw	r2, #265	; 0x109
    eda6:	4293      	cmp	r3, r2
    eda8:	d07e      	beq.n	eea8 <handle_output+0x130>
    edaa:	f240 120d 	movw	r2, #269	; 0x10d
    edae:	4293      	cmp	r3, r2
    edb0:	f000 8088 	beq.w	eec4 <handle_output+0x14c>
    edb4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
    edb8:	d046      	beq.n	ee48 <handle_output+0xd0>
    edba:	e094      	b.n	eee6 <handle_output+0x16e>
	( void ) PT_YIELD_FLAG;
	if( !httpd_fs_open(s->filename, &s->file) )
    edbc:	687b      	ldr	r3, [r7, #4]
    edbe:	f103 0282 	add.w	r2, r3, #130	; 0x82
    edc2:	687b      	ldr	r3, [r7, #4]
    edc4:	f103 0398 	add.w	r3, r3, #152	; 0x98
    edc8:	4610      	mov	r0, r2
    edca:	4619      	mov	r1, r3
    edcc:	f7ff fbd8 	bl	e580 <httpd_fs_open>
    edd0:	4603      	mov	r3, r0
    edd2:	2b00      	cmp	r3, #0
    edd4:	d133      	bne.n	ee3e <handle_output+0xc6>
	{
		httpd_fs_open( http_404_html, &s->file );
    edd6:	687b      	ldr	r3, [r7, #4]
    edd8:	f103 0398 	add.w	r3, r3, #152	; 0x98
    eddc:	f24d 109c 	movw	r0, #53660	; 0xd19c
    ede0:	f2c0 0001 	movt	r0, #1
    ede4:	4619      	mov	r1, r3
    ede6:	f7ff fbcb 	bl	e580 <httpd_fs_open>
		strcpy( s->filename, http_404_html );
    edea:	687b      	ldr	r3, [r7, #4]
    edec:	f103 0382 	add.w	r3, r3, #130	; 0x82
    edf0:	4618      	mov	r0, r3
    edf2:	f24d 119c 	movw	r1, #53660	; 0xd19c
    edf6:	f2c0 0101 	movt	r1, #1
    edfa:	f006 fd5d 	bl	158b8 <strcpy>
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_404) );
    edfe:	687b      	ldr	r3, [r7, #4]
    ee00:	f04f 02ff 	mov.w	r2, #255	; 0xff
    ee04:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ee08:	6878      	ldr	r0, [r7, #4]
    ee0a:	f24d 2108 	movw	r1, #53768	; 0xd208
    ee0e:	f2c0 0101 	movt	r1, #1
    ee12:	f7ff fe45 	bl	eaa0 <send_headers>
    ee16:	4603      	mov	r3, r0
    ee18:	2b00      	cmp	r3, #0
    ee1a:	d102      	bne.n	ee22 <handle_output+0xaa>
    ee1c:	f04f 0300 	mov.w	r3, #0
    ee20:	e06b      	b.n	eefa <handle_output+0x182>
		PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    ee22:	687b      	ldr	r3, [r7, #4]
    ee24:	f44f 7280 	mov.w	r2, #256	; 0x100
    ee28:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ee2c:	6878      	ldr	r0, [r7, #4]
    ee2e:	f7ff fc73 	bl	e718 <send_file>
    ee32:	4603      	mov	r3, r0
    ee34:	2b00      	cmp	r3, #0
    ee36:	d14f      	bne.n	eed8 <handle_output+0x160>
    ee38:	f04f 0300 	mov.w	r3, #0
    ee3c:	e05d      	b.n	eefa <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
    ee3e:	687b      	ldr	r3, [r7, #4]
    ee40:	f44f 7282 	mov.w	r2, #260	; 0x104
    ee44:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    ee48:	6878      	ldr	r0, [r7, #4]
    ee4a:	f24d 11b4 	movw	r1, #53684	; 0xd1b4
    ee4e:	f2c0 0101 	movt	r1, #1
    ee52:	f7ff fe25 	bl	eaa0 <send_headers>
    ee56:	4603      	mov	r3, r0
    ee58:	2b00      	cmp	r3, #0
    ee5a:	d102      	bne.n	ee62 <handle_output+0xea>
    ee5c:	f04f 0300 	mov.w	r3, #0
    ee60:	e04b      	b.n	eefa <handle_output+0x182>
		ptr = strchr( s->filename, ISO_period );
    ee62:	687b      	ldr	r3, [r7, #4]
    ee64:	f103 0382 	add.w	r3, r3, #130	; 0x82
    ee68:	4618      	mov	r0, r3
    ee6a:	f04f 012e 	mov.w	r1, #46	; 0x2e
    ee6e:	f006 fcc3 	bl	157f8 <strchr>
    ee72:	4603      	mov	r3, r0
    ee74:	60bb      	str	r3, [r7, #8]
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    ee76:	68bb      	ldr	r3, [r7, #8]
    ee78:	2b00      	cmp	r3, #0
    ee7a:	d01e      	beq.n	eeba <handle_output+0x142>
    ee7c:	68b8      	ldr	r0, [r7, #8]
    ee7e:	f24d 3164 	movw	r1, #54116	; 0xd364
    ee82:	f2c0 0101 	movt	r1, #1
    ee86:	f04f 0206 	mov.w	r2, #6
    ee8a:	f006 fda3 	bl	159d4 <strncmp>
    ee8e:	4603      	mov	r3, r0
    ee90:	2b00      	cmp	r3, #0
    ee92:	d112      	bne.n	eeba <handle_output+0x142>
		{
			PT_INIT( &s->scriptpt );
    ee94:	687b      	ldr	r3, [r7, #4]
    ee96:	f04f 0200 	mov.w	r2, #0
    ee9a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
			PT_WAIT_THREAD( &s->outputpt, handle_script(s) );
    ee9e:	687b      	ldr	r3, [r7, #4]
    eea0:	f240 1209 	movw	r2, #265	; 0x109
    eea4:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eea8:	6878      	ldr	r0, [r7, #4]
    eeaa:	f7ff fcdf 	bl	e86c <handle_script>
    eeae:	4603      	mov	r3, r0
    eeb0:	2b00      	cmp	r3, #0
    eeb2:	d110      	bne.n	eed6 <handle_output+0x15e>
    eeb4:	f04f 0300 	mov.w	r3, #0
    eeb8:	e01f      	b.n	eefa <handle_output+0x182>
		}
		else
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
    eeba:	687b      	ldr	r3, [r7, #4]
    eebc:	f240 120d 	movw	r2, #269	; 0x10d
    eec0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eec4:	6878      	ldr	r0, [r7, #4]
    eec6:	f7ff fc27 	bl	e718 <send_file>
    eeca:	4603      	mov	r3, r0
    eecc:	2b00      	cmp	r3, #0
    eece:	d103      	bne.n	eed8 <handle_output+0x160>
    eed0:	f04f 0300 	mov.w	r3, #0
    eed4:	e011      	b.n	eefa <handle_output+0x182>
	}
	else
	{
		PT_WAIT_THREAD( &s->outputpt, send_headers(s, http_header_200) );
		ptr = strchr( s->filename, ISO_period );
		if( ptr != NULL && strncmp(ptr, http_shtml, 6) == 0 )
    eed6:	bf00      	nop
		{
			PT_WAIT_THREAD( &s->outputpt, send_file(s) );
		}
	}

	PSOCK_CLOSE( &s->sout );
    eed8:	f64a 431c 	movw	r3, #44060	; 0xac1c
    eedc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    eee0:	f04f 0210 	mov.w	r2, #16
    eee4:	701a      	strb	r2, [r3, #0]
	PT_END( &s->outputpt );
    eee6:	f04f 0300 	mov.w	r3, #0
    eeea:	73fb      	strb	r3, [r7, #15]
    eeec:	687b      	ldr	r3, [r7, #4]
    eeee:	f04f 0200 	mov.w	r2, #0
    eef2:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
    eef6:	f04f 0302 	mov.w	r3, #2
}
    eefa:	4618      	mov	r0, r3
    eefc:	f107 0710 	add.w	r7, r7, #16
    ef00:	46bd      	mov	sp, r7
    ef02:	bd80      	pop	{r7, pc}

0000ef04 <handle_input>:

/*---------------------------------------------------------------------------*/
static PT_THREAD( handle_input ( struct httpd_state *s ) )
{
    ef04:	b580      	push	{r7, lr}
    ef06:	b084      	sub	sp, #16
    ef08:	af00      	add	r7, sp, #0
    ef0a:	6078      	str	r0, [r7, #4]
	PSOCK_BEGIN( &s->sin );
    ef0c:	f04f 0301 	mov.w	r3, #1
    ef10:	73fb      	strb	r3, [r7, #15]
    ef12:	687b      	ldr	r3, [r7, #4]
    ef14:	889b      	ldrh	r3, [r3, #4]
    ef16:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ef1a:	d012      	beq.n	ef42 <handle_input+0x3e>
    ef1c:	f5b3 7f8d 	cmp.w	r3, #282	; 0x11a
    ef20:	dc02      	bgt.n	ef28 <handle_input+0x24>
    ef22:	2b00      	cmp	r3, #0
    ef24:	d009      	beq.n	ef3a <handle_input+0x36>
    ef26:	e0c7      	b.n	f0b8 <handle_input+0x1b4>
    ef28:	f240 1221 	movw	r2, #289	; 0x121
    ef2c:	4293      	cmp	r3, r2
    ef2e:	d037      	beq.n	efa0 <handle_input+0x9c>
    ef30:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
    ef34:	f000 8093 	beq.w	f05e <handle_input+0x15a>
    ef38:	e0be      	b.n	f0b8 <handle_input+0x1b4>
	( void ) PT_YIELD_FLAG;
	PSOCK_READTO( &s->sin, ISO_space );
    ef3a:	687b      	ldr	r3, [r7, #4]
    ef3c:	f44f 728d 	mov.w	r2, #282	; 0x11a
    ef40:	809a      	strh	r2, [r3, #4]
    ef42:	687b      	ldr	r3, [r7, #4]
    ef44:	f103 0304 	add.w	r3, r3, #4
    ef48:	4618      	mov	r0, r3
    ef4a:	f04f 0120 	mov.w	r1, #32
    ef4e:	f7fb fec7 	bl	ace0 <psock_readto>
    ef52:	4603      	mov	r3, r0
    ef54:	2b00      	cmp	r3, #0
    ef56:	d102      	bne.n	ef5e <handle_input+0x5a>
    ef58:	f04f 0300 	mov.w	r3, #0
    ef5c:	e0b5      	b.n	f0ca <handle_input+0x1c6>

	if( strncmp(s->inputbuf, http_get, 4) != 0 )
    ef5e:	687b      	ldr	r3, [r7, #4]
    ef60:	f103 0350 	add.w	r3, r3, #80	; 0x50
    ef64:	4618      	mov	r0, r3
    ef66:	f24d 113c 	movw	r1, #53564	; 0xd13c
    ef6a:	f2c0 0101 	movt	r1, #1
    ef6e:	f04f 0204 	mov.w	r2, #4
    ef72:	f006 fd2f 	bl	159d4 <strncmp>
    ef76:	4603      	mov	r3, r0
    ef78:	2b00      	cmp	r3, #0
    ef7a:	d00d      	beq.n	ef98 <handle_input+0x94>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    ef7c:	f64a 431c 	movw	r3, #44060	; 0xac1c
    ef80:	f2c2 0300 	movt	r3, #8192	; 0x2000
    ef84:	f04f 0210 	mov.w	r2, #16
    ef88:	701a      	strb	r2, [r3, #0]
    ef8a:	687b      	ldr	r3, [r7, #4]
    ef8c:	f04f 0200 	mov.w	r2, #0
    ef90:	809a      	strh	r2, [r3, #4]
    ef92:	f04f 0301 	mov.w	r3, #1
    ef96:	e098      	b.n	f0ca <handle_input+0x1c6>
	}

	PSOCK_READTO( &s->sin, ISO_space );
    ef98:	687b      	ldr	r3, [r7, #4]
    ef9a:	f240 1221 	movw	r2, #289	; 0x121
    ef9e:	809a      	strh	r2, [r3, #4]
    efa0:	687b      	ldr	r3, [r7, #4]
    efa2:	f103 0304 	add.w	r3, r3, #4
    efa6:	4618      	mov	r0, r3
    efa8:	f04f 0120 	mov.w	r1, #32
    efac:	f7fb fe98 	bl	ace0 <psock_readto>
    efb0:	4603      	mov	r3, r0
    efb2:	2b00      	cmp	r3, #0
    efb4:	d102      	bne.n	efbc <handle_input+0xb8>
    efb6:	f04f 0300 	mov.w	r3, #0
    efba:	e086      	b.n	f0ca <handle_input+0x1c6>

	if( s->inputbuf[0] != ISO_slash )
    efbc:	687b      	ldr	r3, [r7, #4]
    efbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
    efc2:	2b2f      	cmp	r3, #47	; 0x2f
    efc4:	d00d      	beq.n	efe2 <handle_input+0xde>
	{
		PSOCK_CLOSE_EXIT( &s->sin );
    efc6:	f64a 431c 	movw	r3, #44060	; 0xac1c
    efca:	f2c2 0300 	movt	r3, #8192	; 0x2000
    efce:	f04f 0210 	mov.w	r2, #16
    efd2:	701a      	strb	r2, [r3, #0]
    efd4:	687b      	ldr	r3, [r7, #4]
    efd6:	f04f 0200 	mov.w	r2, #0
    efda:	809a      	strh	r2, [r3, #4]
    efdc:	f04f 0301 	mov.w	r3, #1
    efe0:	e073      	b.n	f0ca <handle_input+0x1c6>
	}

	if( s->inputbuf[1] == ISO_space )
    efe2:	687b      	ldr	r3, [r7, #4]
    efe4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
    efe8:	2b20      	cmp	r3, #32
    efea:	d10c      	bne.n	f006 <handle_input+0x102>
	{
		strncpy( s->filename, http_index_html, sizeof(s->filename) );
    efec:	687b      	ldr	r3, [r7, #4]
    efee:	f103 0382 	add.w	r3, r3, #130	; 0x82
    eff2:	4618      	mov	r0, r3
    eff4:	f24d 1190 	movw	r1, #53648	; 0xd190
    eff8:	f2c0 0101 	movt	r1, #1
    effc:	f04f 0214 	mov.w	r2, #20
    f000:	f006 fd3c 	bl	15a7c <strncpy>
    f004:	e020      	b.n	f048 <handle_input+0x144>
	}
	else
	{
		s->inputbuf[PSOCK_DATALEN( &s->sin ) - 1] = 0;
    f006:	687b      	ldr	r3, [r7, #4]
    f008:	f103 0304 	add.w	r3, r3, #4
    f00c:	4618      	mov	r0, r3
    f00e:	f7fb fe29 	bl	ac64 <psock_datalen>
    f012:	4603      	mov	r3, r0
    f014:	f103 32ff 	add.w	r2, r3, #4294967295
    f018:	687b      	ldr	r3, [r7, #4]
    f01a:	4413      	add	r3, r2
    f01c:	f04f 0200 	mov.w	r2, #0
    f020:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		
		/* Process any form input being sent to the server. */
		#if UIP_CONF_PROCESS_HTTPD_FORMS == 1
		{
			extern void vApplicationProcessFormInput( char *pcInputString );
			vApplicationProcessFormInput( s->inputbuf );
    f024:	687b      	ldr	r3, [r7, #4]
    f026:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f02a:	4618      	mov	r0, r3
    f02c:	f7f2 fb70 	bl	1710 <vApplicationProcessFormInput>
		}
		#endif
		
		strncpy( s->filename, &s->inputbuf[0], sizeof(s->filename) );
    f030:	687b      	ldr	r3, [r7, #4]
    f032:	f103 0282 	add.w	r2, r3, #130	; 0x82
    f036:	687b      	ldr	r3, [r7, #4]
    f038:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f03c:	4610      	mov	r0, r2
    f03e:	4619      	mov	r1, r3
    f040:	f04f 0214 	mov.w	r2, #20
    f044:	f006 fd1a 	bl	15a7c <strncpy>
	}

	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;
    f048:	687b      	ldr	r3, [r7, #4]
    f04a:	f04f 0201 	mov.w	r2, #1
    f04e:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96
    f052:	e000      	b.n	f056 <handle_input+0x152>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f054:	bf00      	nop
	/*  httpd_log_file(uip_conn->ripaddr, s->filename);*/
	s->state = STATE_OUTPUT;

	while( 1 )
	{
		PSOCK_READTO( &s->sin, ISO_nl );
    f056:	687b      	ldr	r3, [r7, #4]
    f058:	f44f 72a0 	mov.w	r2, #320	; 0x140
    f05c:	809a      	strh	r2, [r3, #4]
    f05e:	687b      	ldr	r3, [r7, #4]
    f060:	f103 0304 	add.w	r3, r3, #4
    f064:	4618      	mov	r0, r3
    f066:	f04f 010a 	mov.w	r1, #10
    f06a:	f7fb fe39 	bl	ace0 <psock_readto>
    f06e:	4603      	mov	r3, r0
    f070:	2b00      	cmp	r3, #0
    f072:	d102      	bne.n	f07a <handle_input+0x176>
    f074:	f04f 0300 	mov.w	r3, #0
    f078:	e027      	b.n	f0ca <handle_input+0x1c6>

		if( strncmp(s->inputbuf, http_referer, 8) == 0 )
    f07a:	687b      	ldr	r3, [r7, #4]
    f07c:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f080:	4618      	mov	r0, r3
    f082:	f24d 11a8 	movw	r1, #53672	; 0xd1a8
    f086:	f2c0 0101 	movt	r1, #1
    f08a:	f04f 0208 	mov.w	r2, #8
    f08e:	f006 fca1 	bl	159d4 <strncmp>
    f092:	4603      	mov	r3, r0
    f094:	2b00      	cmp	r3, #0
    f096:	d1dd      	bne.n	f054 <handle_input+0x150>
		{
			s->inputbuf[PSOCK_DATALEN( &s->sin ) - 2] = 0;
    f098:	687b      	ldr	r3, [r7, #4]
    f09a:	f103 0304 	add.w	r3, r3, #4
    f09e:	4618      	mov	r0, r3
    f0a0:	f7fb fde0 	bl	ac64 <psock_datalen>
    f0a4:	4603      	mov	r3, r0
    f0a6:	f1a3 0202 	sub.w	r2, r3, #2
    f0aa:	687b      	ldr	r3, [r7, #4]
    f0ac:	4413      	add	r3, r2
    f0ae:	f04f 0200 	mov.w	r2, #0
    f0b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/*      httpd_log(&s->inputbuf[9]);*/
		}
	}
    f0b6:	e7ce      	b.n	f056 <handle_input+0x152>

	PSOCK_END( &s->sin );
    f0b8:	f04f 0300 	mov.w	r3, #0
    f0bc:	73fb      	strb	r3, [r7, #15]
    f0be:	687b      	ldr	r3, [r7, #4]
    f0c0:	f04f 0200 	mov.w	r2, #0
    f0c4:	809a      	strh	r2, [r3, #4]
    f0c6:	f04f 0302 	mov.w	r3, #2
}
    f0ca:	4618      	mov	r0, r3
    f0cc:	f107 0710 	add.w	r7, r7, #16
    f0d0:	46bd      	mov	sp, r7
    f0d2:	bd80      	pop	{r7, pc}

0000f0d4 <handle_connection>:

/*---------------------------------------------------------------------------*/
static void handle_connection( struct httpd_state *s )
{
    f0d4:	b580      	push	{r7, lr}
    f0d6:	b082      	sub	sp, #8
    f0d8:	af00      	add	r7, sp, #0
    f0da:	6078      	str	r0, [r7, #4]
	handle_input( s );
    f0dc:	6878      	ldr	r0, [r7, #4]
    f0de:	f7ff ff11 	bl	ef04 <handle_input>
	if( s->state == STATE_OUTPUT )
    f0e2:	687b      	ldr	r3, [r7, #4]
    f0e4:	f893 3096 	ldrb.w	r3, [r3, #150]	; 0x96
    f0e8:	2b01      	cmp	r3, #1
    f0ea:	d102      	bne.n	f0f2 <handle_connection+0x1e>
	{
		handle_output( s );
    f0ec:	6878      	ldr	r0, [r7, #4]
    f0ee:	f7ff fe43 	bl	ed78 <handle_output>
	}
}
    f0f2:	f107 0708 	add.w	r7, r7, #8
    f0f6:	46bd      	mov	sp, r7
    f0f8:	bd80      	pop	{r7, pc}
    f0fa:	bf00      	nop

0000f0fc <httpd_appcall>:

/*---------------------------------------------------------------------------*/
void httpd_appcall( void )
{
    f0fc:	b580      	push	{r7, lr}
    f0fe:	b082      	sub	sp, #8
    f100:	af00      	add	r7, sp, #0
	struct httpd_state	*s = ( struct httpd_state * ) &( uip_conn->appstate );
    f102:	f64a 4324 	movw	r3, #44068	; 0xac24
    f106:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f10a:	681b      	ldr	r3, [r3, #0]
    f10c:	f103 031c 	add.w	r3, r3, #28
    f110:	607b      	str	r3, [r7, #4]

	if( uip_closed() || uip_aborted() || uip_timedout() )
    f112:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f116:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f11a:	781b      	ldrb	r3, [r3, #0]
    f11c:	f003 0310 	and.w	r3, r3, #16
    f120:	2b00      	cmp	r3, #0
    f122:	d173      	bne.n	f20c <httpd_appcall+0x110>
    f124:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f128:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f12c:	781b      	ldrb	r3, [r3, #0]
    f12e:	f003 0320 	and.w	r3, r3, #32
    f132:	2b00      	cmp	r3, #0
    f134:	d16a      	bne.n	f20c <httpd_appcall+0x110>
    f136:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f13a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f13e:	781b      	ldrb	r3, [r3, #0]
    f140:	b25b      	sxtb	r3, r3
    f142:	2b00      	cmp	r3, #0
    f144:	db62      	blt.n	f20c <httpd_appcall+0x110>
	{
	}
	else if( uip_connected() )
    f146:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f14a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f14e:	781b      	ldrb	r3, [r3, #0]
    f150:	f003 0340 	and.w	r3, r3, #64	; 0x40
    f154:	2b00      	cmp	r3, #0
    f156:	d029      	beq.n	f1ac <httpd_appcall+0xb0>
	{
		PSOCK_INIT( &s->sin, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f158:	687b      	ldr	r3, [r7, #4]
    f15a:	f103 0204 	add.w	r2, r3, #4
    f15e:	687b      	ldr	r3, [r7, #4]
    f160:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f164:	4610      	mov	r0, r2
    f166:	4619      	mov	r1, r3
    f168:	f04f 0231 	mov.w	r2, #49	; 0x31
    f16c:	f7fb fe7e 	bl	ae6c <psock_init>
		PSOCK_INIT( &s->sout, s->inputbuf, sizeof(s->inputbuf) - 1 );
    f170:	687b      	ldr	r3, [r7, #4]
    f172:	f103 0228 	add.w	r2, r3, #40	; 0x28
    f176:	687b      	ldr	r3, [r7, #4]
    f178:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f17c:	4610      	mov	r0, r2
    f17e:	4619      	mov	r1, r3
    f180:	f04f 0231 	mov.w	r2, #49	; 0x31
    f184:	f7fb fe72 	bl	ae6c <psock_init>
		PT_INIT( &s->outputpt );
    f188:	687b      	ldr	r3, [r7, #4]
    f18a:	f04f 0200 	mov.w	r2, #0
    f18e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
		s->state = STATE_WAITING;
    f192:	687b      	ldr	r3, [r7, #4]
    f194:	f04f 0200 	mov.w	r2, #0
    f198:	f883 2096 	strb.w	r2, [r3, #150]	; 0x96

		/*    timer_set(&s->timer, CLOCK_SECOND * 100);*/
		s->timer = 0;
    f19c:	687b      	ldr	r3, [r7, #4]
    f19e:	f04f 0200 	mov.w	r2, #0
    f1a2:	701a      	strb	r2, [r3, #0]
		handle_connection( s );
    f1a4:	6878      	ldr	r0, [r7, #4]
    f1a6:	f7ff ff95 	bl	f0d4 <handle_connection>
    f1aa:	e02f      	b.n	f20c <httpd_appcall+0x110>
	}
	else if( s != NULL )
    f1ac:	687b      	ldr	r3, [r7, #4]
    f1ae:	2b00      	cmp	r3, #0
    f1b0:	d025      	beq.n	f1fe <httpd_appcall+0x102>
	{
		if( uip_poll() )
    f1b2:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f1b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1ba:	781b      	ldrb	r3, [r3, #0]
    f1bc:	f003 0308 	and.w	r3, r3, #8
    f1c0:	2b00      	cmp	r3, #0
    f1c2:	d012      	beq.n	f1ea <httpd_appcall+0xee>
		{
			++s->timer;
    f1c4:	687b      	ldr	r3, [r7, #4]
    f1c6:	781b      	ldrb	r3, [r3, #0]
    f1c8:	f103 0301 	add.w	r3, r3, #1
    f1cc:	b2da      	uxtb	r2, r3
    f1ce:	687b      	ldr	r3, [r7, #4]
    f1d0:	701a      	strb	r2, [r3, #0]
			if( s->timer >= 20 )
    f1d2:	687b      	ldr	r3, [r7, #4]
    f1d4:	781b      	ldrb	r3, [r3, #0]
    f1d6:	2b13      	cmp	r3, #19
    f1d8:	d90c      	bls.n	f1f4 <httpd_appcall+0xf8>
			{
				uip_abort();
    f1da:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f1de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f1e2:	f04f 0220 	mov.w	r2, #32
    f1e6:	701a      	strb	r2, [r3, #0]
    f1e8:	e005      	b.n	f1f6 <httpd_appcall+0xfa>
			}
		}
		else
		{
			s->timer = 0;
    f1ea:	687b      	ldr	r3, [r7, #4]
    f1ec:	f04f 0200 	mov.w	r2, #0
    f1f0:	701a      	strb	r2, [r3, #0]
    f1f2:	e000      	b.n	f1f6 <httpd_appcall+0xfa>
		if( uip_poll() )
		{
			++s->timer;
			if( s->timer >= 20 )
			{
				uip_abort();
    f1f4:	bf00      	nop
		else
		{
			s->timer = 0;
		}

		handle_connection( s );
    f1f6:	6878      	ldr	r0, [r7, #4]
    f1f8:	f7ff ff6c 	bl	f0d4 <handle_connection>
    f1fc:	e006      	b.n	f20c <httpd_appcall+0x110>
	}
	else
	{
		uip_abort();
    f1fe:	f64a 431c 	movw	r3, #44060	; 0xac1c
    f202:	f2c2 0300 	movt	r3, #8192	; 0x2000
    f206:	f04f 0220 	mov.w	r2, #32
    f20a:	701a      	strb	r2, [r3, #0]
	}
}
    f20c:	f107 0708 	add.w	r7, r7, #8
    f210:	46bd      	mov	sp, r7
    f212:	bd80      	pop	{r7, pc}

0000f214 <httpd_init>:
 *
 *             This function initializes the web server and should be
 *             called at system boot-up.
 */
void httpd_init( void )
{
    f214:	b580      	push	{r7, lr}
    f216:	af00      	add	r7, sp, #0
	uip_listen( HTONS(80) );
    f218:	f44f 40a0 	mov.w	r0, #20480	; 0x5000
    f21c:	f7fc f9e4 	bl	b5e8 <uip_listen>
}
    f220:	bd80      	pop	{r7, pc}
    f222:	bf00      	nop

0000f224 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
    f224:	b480      	push	{r7}
    f226:	b083      	sub	sp, #12
    f228:	af00      	add	r7, sp, #0
    f22a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f22c:	687b      	ldr	r3, [r7, #4]
    f22e:	f103 0308 	add.w	r3, r3, #8
    f232:	461a      	mov	r2, r3
    f234:	687b      	ldr	r3, [r7, #4]
    f236:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
    f238:	687b      	ldr	r3, [r7, #4]
    f23a:	f04f 32ff 	mov.w	r2, #4294967295
    f23e:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f240:	687b      	ldr	r3, [r7, #4]
    f242:	f103 0308 	add.w	r3, r3, #8
    f246:	461a      	mov	r2, r3
    f248:	687b      	ldr	r3, [r7, #4]
    f24a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
    f24c:	687b      	ldr	r3, [r7, #4]
    f24e:	f103 0308 	add.w	r3, r3, #8
    f252:	461a      	mov	r2, r3
    f254:	687b      	ldr	r3, [r7, #4]
    f256:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
    f258:	687b      	ldr	r3, [r7, #4]
    f25a:	f04f 0200 	mov.w	r2, #0
    f25e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
    f260:	f107 070c 	add.w	r7, r7, #12
    f264:	46bd      	mov	sp, r7
    f266:	bc80      	pop	{r7}
    f268:	4770      	bx	lr
    f26a:	bf00      	nop

0000f26c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
    f26c:	b480      	push	{r7}
    f26e:	b083      	sub	sp, #12
    f270:	af00      	add	r7, sp, #0
    f272:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
    f274:	687b      	ldr	r3, [r7, #4]
    f276:	f04f 0200 	mov.w	r2, #0
    f27a:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
    f27c:	f107 070c 	add.w	r7, r7, #12
    f280:	46bd      	mov	sp, r7
    f282:	bc80      	pop	{r7}
    f284:	4770      	bx	lr
    f286:	bf00      	nop

0000f288 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f288:	b480      	push	{r7}
    f28a:	b085      	sub	sp, #20
    f28c:	af00      	add	r7, sp, #0
    f28e:	6078      	str	r0, [r7, #4]
    f290:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
    f292:	687b      	ldr	r3, [r7, #4]
    f294:	685b      	ldr	r3, [r3, #4]
    f296:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
    f298:	683b      	ldr	r3, [r7, #0]
    f29a:	68fa      	ldr	r2, [r7, #12]
    f29c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
    f29e:	68fb      	ldr	r3, [r7, #12]
    f2a0:	689a      	ldr	r2, [r3, #8]
    f2a2:	683b      	ldr	r3, [r7, #0]
    f2a4:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
    f2a6:	68fb      	ldr	r3, [r7, #12]
    f2a8:	689b      	ldr	r3, [r3, #8]
    f2aa:	683a      	ldr	r2, [r7, #0]
    f2ac:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
    f2ae:	68fb      	ldr	r3, [r7, #12]
    f2b0:	683a      	ldr	r2, [r7, #0]
    f2b2:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
    f2b4:	683b      	ldr	r3, [r7, #0]
    f2b6:	687a      	ldr	r2, [r7, #4]
    f2b8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f2ba:	687b      	ldr	r3, [r7, #4]
    f2bc:	681b      	ldr	r3, [r3, #0]
    f2be:	f103 0201 	add.w	r2, r3, #1
    f2c2:	687b      	ldr	r3, [r7, #4]
    f2c4:	601a      	str	r2, [r3, #0]
}
    f2c6:	f107 0714 	add.w	r7, r7, #20
    f2ca:	46bd      	mov	sp, r7
    f2cc:	bc80      	pop	{r7}
    f2ce:	4770      	bx	lr

0000f2d0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
    f2d0:	b480      	push	{r7}
    f2d2:	b085      	sub	sp, #20
    f2d4:	af00      	add	r7, sp, #0
    f2d6:	6078      	str	r0, [r7, #4]
    f2d8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
    f2da:	683b      	ldr	r3, [r7, #0]
    f2dc:	681b      	ldr	r3, [r3, #0]
    f2de:	60fb      	str	r3, [r7, #12]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
    f2e0:	68fb      	ldr	r3, [r7, #12]
    f2e2:	f1b3 3fff 	cmp.w	r3, #4294967295
    f2e6:	d103      	bne.n	f2f0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
    f2e8:	687b      	ldr	r3, [r7, #4]
    f2ea:	691b      	ldr	r3, [r3, #16]
    f2ec:	60bb      	str	r3, [r7, #8]
    f2ee:	e00d      	b.n	f30c <vListInsert+0x3c>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
    f2f0:	687b      	ldr	r3, [r7, #4]
    f2f2:	f103 0308 	add.w	r3, r3, #8
    f2f6:	60bb      	str	r3, [r7, #8]
    f2f8:	e002      	b.n	f300 <vListInsert+0x30>
    f2fa:	68bb      	ldr	r3, [r7, #8]
    f2fc:	685b      	ldr	r3, [r3, #4]
    f2fe:	60bb      	str	r3, [r7, #8]
    f300:	68bb      	ldr	r3, [r7, #8]
    f302:	685b      	ldr	r3, [r3, #4]
    f304:	681a      	ldr	r2, [r3, #0]
    f306:	68fb      	ldr	r3, [r7, #12]
    f308:	429a      	cmp	r2, r3
    f30a:	d9f6      	bls.n	f2fa <vListInsert+0x2a>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
    f30c:	68bb      	ldr	r3, [r7, #8]
    f30e:	685a      	ldr	r2, [r3, #4]
    f310:	683b      	ldr	r3, [r7, #0]
    f312:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
    f314:	683b      	ldr	r3, [r7, #0]
    f316:	685b      	ldr	r3, [r3, #4]
    f318:	683a      	ldr	r2, [r7, #0]
    f31a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
    f31c:	683b      	ldr	r3, [r7, #0]
    f31e:	68ba      	ldr	r2, [r7, #8]
    f320:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
    f322:	68bb      	ldr	r3, [r7, #8]
    f324:	683a      	ldr	r2, [r7, #0]
    f326:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
    f328:	683b      	ldr	r3, [r7, #0]
    f32a:	687a      	ldr	r2, [r7, #4]
    f32c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
    f32e:	687b      	ldr	r3, [r7, #4]
    f330:	681b      	ldr	r3, [r3, #0]
    f332:	f103 0201 	add.w	r2, r3, #1
    f336:	687b      	ldr	r3, [r7, #4]
    f338:	601a      	str	r2, [r3, #0]
}
    f33a:	f107 0714 	add.w	r7, r7, #20
    f33e:	46bd      	mov	sp, r7
    f340:	bc80      	pop	{r7}
    f342:	4770      	bx	lr

0000f344 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
    f344:	b480      	push	{r7}
    f346:	b085      	sub	sp, #20
    f348:	af00      	add	r7, sp, #0
    f34a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
    f34c:	687b      	ldr	r3, [r7, #4]
    f34e:	691b      	ldr	r3, [r3, #16]
    f350:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
    f352:	687b      	ldr	r3, [r7, #4]
    f354:	685b      	ldr	r3, [r3, #4]
    f356:	687a      	ldr	r2, [r7, #4]
    f358:	6892      	ldr	r2, [r2, #8]
    f35a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
    f35c:	687b      	ldr	r3, [r7, #4]
    f35e:	689b      	ldr	r3, [r3, #8]
    f360:	687a      	ldr	r2, [r7, #4]
    f362:	6852      	ldr	r2, [r2, #4]
    f364:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
    f366:	68fb      	ldr	r3, [r7, #12]
    f368:	685a      	ldr	r2, [r3, #4]
    f36a:	687b      	ldr	r3, [r7, #4]
    f36c:	429a      	cmp	r2, r3
    f36e:	d103      	bne.n	f378 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
    f370:	687b      	ldr	r3, [r7, #4]
    f372:	689a      	ldr	r2, [r3, #8]
    f374:	68fb      	ldr	r3, [r7, #12]
    f376:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
    f378:	687b      	ldr	r3, [r7, #4]
    f37a:	f04f 0200 	mov.w	r2, #0
    f37e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
    f380:	68fb      	ldr	r3, [r7, #12]
    f382:	681b      	ldr	r3, [r3, #0]
    f384:	f103 32ff 	add.w	r2, r3, #4294967295
    f388:	68fb      	ldr	r3, [r7, #12]
    f38a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
    f38c:	68fb      	ldr	r3, [r7, #12]
    f38e:	681b      	ldr	r3, [r3, #0]
}
    f390:	4618      	mov	r0, r3
    f392:	f107 0714 	add.w	r7, r7, #20
    f396:	46bd      	mov	sp, r7
    f398:	bc80      	pop	{r7}
    f39a:	4770      	bx	lr

0000f39c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
    f39c:	b580      	push	{r7, lr}
    f39e:	b084      	sub	sp, #16
    f3a0:	af00      	add	r7, sp, #0
    f3a2:	6078      	str	r0, [r7, #4]
    f3a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
    f3a6:	687b      	ldr	r3, [r7, #4]
    f3a8:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
    f3aa:	68bb      	ldr	r3, [r7, #8]
    f3ac:	2b00      	cmp	r3, #0
    f3ae:	d109      	bne.n	f3c4 <xQueueGenericReset+0x28>
    f3b0:	f04f 0328 	mov.w	r3, #40	; 0x28
    f3b4:	f383 8811 	msr	BASEPRI, r3
    f3b8:	f3bf 8f6f 	isb	sy
    f3bc:	f3bf 8f4f 	dsb	sy
    f3c0:	60fb      	str	r3, [r7, #12]
    f3c2:	e7fe      	b.n	f3c2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
    f3c4:	f005 f800 	bl	143c8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f3c8:	68bb      	ldr	r3, [r7, #8]
    f3ca:	681a      	ldr	r2, [r3, #0]
    f3cc:	68bb      	ldr	r3, [r7, #8]
    f3ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f3d0:	68b9      	ldr	r1, [r7, #8]
    f3d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f3d4:	fb01 f303 	mul.w	r3, r1, r3
    f3d8:	441a      	add	r2, r3
    f3da:	68bb      	ldr	r3, [r7, #8]
    f3dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
    f3de:	68bb      	ldr	r3, [r7, #8]
    f3e0:	f04f 0200 	mov.w	r2, #0
    f3e4:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
    f3e6:	68bb      	ldr	r3, [r7, #8]
    f3e8:	681a      	ldr	r2, [r3, #0]
    f3ea:	68bb      	ldr	r3, [r7, #8]
    f3ec:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f3ee:	68bb      	ldr	r3, [r7, #8]
    f3f0:	681a      	ldr	r2, [r3, #0]
    f3f2:	68bb      	ldr	r3, [r7, #8]
    f3f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f3f6:	f103 33ff 	add.w	r3, r3, #4294967295
    f3fa:	68b9      	ldr	r1, [r7, #8]
    f3fc:	6c09      	ldr	r1, [r1, #64]	; 0x40
    f3fe:	fb01 f303 	mul.w	r3, r1, r3
    f402:	441a      	add	r2, r3
    f404:	68bb      	ldr	r3, [r7, #8]
    f406:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
    f408:	68bb      	ldr	r3, [r7, #8]
    f40a:	f04f 32ff 	mov.w	r2, #4294967295
    f40e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
    f412:	68bb      	ldr	r3, [r7, #8]
    f414:	f04f 32ff 	mov.w	r2, #4294967295
    f418:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
    f41c:	683b      	ldr	r3, [r7, #0]
    f41e:	2b00      	cmp	r3, #0
    f420:	d118      	bne.n	f454 <xQueueGenericReset+0xb8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    f422:	68bb      	ldr	r3, [r7, #8]
    f424:	691b      	ldr	r3, [r3, #16]
    f426:	2b00      	cmp	r3, #0
    f428:	d021      	beq.n	f46e <xQueueGenericReset+0xd2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    f42a:	68bb      	ldr	r3, [r7, #8]
    f42c:	f103 0310 	add.w	r3, r3, #16
    f430:	4618      	mov	r0, r3
    f432:	f002 fd37 	bl	11ea4 <xTaskRemoveFromEventList>
    f436:	4603      	mov	r3, r0
    f438:	2b00      	cmp	r3, #0
    f43a:	d01a      	beq.n	f472 <xQueueGenericReset+0xd6>
				{
					queueYIELD_IF_USING_PREEMPTION();
    f43c:	f64e 5304 	movw	r3, #60676	; 0xed04
    f440:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f444:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f448:	601a      	str	r2, [r3, #0]
    f44a:	f3bf 8f4f 	dsb	sy
    f44e:	f3bf 8f6f 	isb	sy
    f452:	e00f      	b.n	f474 <xQueueGenericReset+0xd8>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
    f454:	68bb      	ldr	r3, [r7, #8]
    f456:	f103 0310 	add.w	r3, r3, #16
    f45a:	4618      	mov	r0, r3
    f45c:	f7ff fee2 	bl	f224 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
    f460:	68bb      	ldr	r3, [r7, #8]
    f462:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f466:	4618      	mov	r0, r3
    f468:	f7ff fedc 	bl	f224 <vListInitialise>
    f46c:	e002      	b.n	f474 <xQueueGenericReset+0xd8>
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
				{
					queueYIELD_IF_USING_PREEMPTION();
    f46e:	bf00      	nop
    f470:	e000      	b.n	f474 <xQueueGenericReset+0xd8>
    f472:	bf00      	nop
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
		}
	}
	taskEXIT_CRITICAL();
    f474:	f004 ffe0 	bl	14438 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
    f478:	f04f 0301 	mov.w	r3, #1
}
    f47c:	4618      	mov	r0, r3
    f47e:	f107 0710 	add.w	r7, r7, #16
    f482:	46bd      	mov	sp, r7
    f484:	bd80      	pop	{r7, pc}
    f486:	bf00      	nop

0000f488 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
    f488:	b580      	push	{r7, lr}
    f48a:	b08a      	sub	sp, #40	; 0x28
    f48c:	af02      	add	r7, sp, #8
    f48e:	60f8      	str	r0, [r7, #12]
    f490:	60b9      	str	r1, [r7, #8]
    f492:	4613      	mov	r3, r2
    f494:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
    f496:	68fb      	ldr	r3, [r7, #12]
    f498:	2b00      	cmp	r3, #0
    f49a:	d109      	bne.n	f4b0 <xQueueGenericCreate+0x28>
    f49c:	f04f 0328 	mov.w	r3, #40	; 0x28
    f4a0:	f383 8811 	msr	BASEPRI, r3
    f4a4:	f3bf 8f6f 	isb	sy
    f4a8:	f3bf 8f4f 	dsb	sy
    f4ac:	61fb      	str	r3, [r7, #28]
    f4ae:	e7fe      	b.n	f4ae <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
    f4b0:	68bb      	ldr	r3, [r7, #8]
    f4b2:	2b00      	cmp	r3, #0
    f4b4:	d103      	bne.n	f4be <xQueueGenericCreate+0x36>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
    f4b6:	f04f 0300 	mov.w	r3, #0
    f4ba:	617b      	str	r3, [r7, #20]
    f4bc:	e004      	b.n	f4c8 <xQueueGenericCreate+0x40>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
    f4be:	68fb      	ldr	r3, [r7, #12]
    f4c0:	68ba      	ldr	r2, [r7, #8]
    f4c2:	fb02 f303 	mul.w	r3, r2, r3
    f4c6:	617b      	str	r3, [r7, #20]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
    f4c8:	697b      	ldr	r3, [r7, #20]
    f4ca:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f4ce:	4618      	mov	r0, r3
    f4d0:	f004 fcfa 	bl	13ec8 <pvPortMalloc>
    f4d4:	4603      	mov	r3, r0
    f4d6:	613b      	str	r3, [r7, #16]

		if( pxNewQueue != NULL )
    f4d8:	693b      	ldr	r3, [r7, #16]
    f4da:	2b00      	cmp	r3, #0
    f4dc:	d00d      	beq.n	f4fa <xQueueGenericCreate+0x72>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
    f4de:	693b      	ldr	r3, [r7, #16]
    f4e0:	61bb      	str	r3, [r7, #24]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
    f4e2:	69bb      	ldr	r3, [r7, #24]
    f4e4:	f103 0350 	add.w	r3, r3, #80	; 0x50
    f4e8:	61bb      	str	r3, [r7, #24]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
    f4ea:	79fb      	ldrb	r3, [r7, #7]
    f4ec:	693a      	ldr	r2, [r7, #16]
    f4ee:	9200      	str	r2, [sp, #0]
    f4f0:	68f8      	ldr	r0, [r7, #12]
    f4f2:	68b9      	ldr	r1, [r7, #8]
    f4f4:	69ba      	ldr	r2, [r7, #24]
    f4f6:	f000 f807 	bl	f508 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
    f4fa:	693b      	ldr	r3, [r7, #16]
	}
    f4fc:	4618      	mov	r0, r3
    f4fe:	f107 0720 	add.w	r7, r7, #32
    f502:	46bd      	mov	sp, r7
    f504:	bd80      	pop	{r7, pc}
    f506:	bf00      	nop

0000f508 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
    f508:	b580      	push	{r7, lr}
    f50a:	b084      	sub	sp, #16
    f50c:	af00      	add	r7, sp, #0
    f50e:	60f8      	str	r0, [r7, #12]
    f510:	60b9      	str	r1, [r7, #8]
    f512:	607a      	str	r2, [r7, #4]
    f514:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
    f516:	68bb      	ldr	r3, [r7, #8]
    f518:	2b00      	cmp	r3, #0
    f51a:	d103      	bne.n	f524 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
    f51c:	69ba      	ldr	r2, [r7, #24]
    f51e:	69bb      	ldr	r3, [r7, #24]
    f520:	601a      	str	r2, [r3, #0]
    f522:	e002      	b.n	f52a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
    f524:	687a      	ldr	r2, [r7, #4]
    f526:	69bb      	ldr	r3, [r7, #24]
    f528:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
    f52a:	69bb      	ldr	r3, [r7, #24]
    f52c:	68fa      	ldr	r2, [r7, #12]
    f52e:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
    f530:	69bb      	ldr	r3, [r7, #24]
    f532:	68ba      	ldr	r2, [r7, #8]
    f534:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
    f536:	69b8      	ldr	r0, [r7, #24]
    f538:	f04f 0101 	mov.w	r1, #1
    f53c:	f7ff ff2e 	bl	f39c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
    f540:	69bb      	ldr	r3, [r7, #24]
    f542:	78fa      	ldrb	r2, [r7, #3]
    f544:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
    f548:	f107 0710 	add.w	r7, r7, #16
    f54c:	46bd      	mov	sp, r7
    f54e:	bd80      	pop	{r7, pc}

0000f550 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
    f550:	b580      	push	{r7, lr}
    f552:	b082      	sub	sp, #8
    f554:	af00      	add	r7, sp, #0
    f556:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
    f558:	687b      	ldr	r3, [r7, #4]
    f55a:	2b00      	cmp	r3, #0
    f55c:	d014      	beq.n	f588 <prvInitialiseMutex+0x38>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
    f55e:	687b      	ldr	r3, [r7, #4]
    f560:	f04f 0200 	mov.w	r2, #0
    f564:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
    f566:	687b      	ldr	r3, [r7, #4]
    f568:	f04f 0200 	mov.w	r2, #0
    f56c:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
    f56e:	687b      	ldr	r3, [r7, #4]
    f570:	f04f 0200 	mov.w	r2, #0
    f574:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
    f576:	6878      	ldr	r0, [r7, #4]
    f578:	f04f 0100 	mov.w	r1, #0
    f57c:	f04f 0200 	mov.w	r2, #0
    f580:	f04f 0300 	mov.w	r3, #0
    f584:	f000 f894 	bl	f6b0 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
    f588:	f107 0708 	add.w	r7, r7, #8
    f58c:	46bd      	mov	sp, r7
    f58e:	bd80      	pop	{r7, pc}

0000f590 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
    f590:	b580      	push	{r7, lr}
    f592:	b086      	sub	sp, #24
    f594:	af00      	add	r7, sp, #0
    f596:	4603      	mov	r3, r0
    f598:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
    f59a:	f04f 0301 	mov.w	r3, #1
    f59e:	613b      	str	r3, [r7, #16]
    f5a0:	f04f 0300 	mov.w	r3, #0
    f5a4:	617b      	str	r3, [r7, #20]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
    f5a6:	79fb      	ldrb	r3, [r7, #7]
    f5a8:	6938      	ldr	r0, [r7, #16]
    f5aa:	6979      	ldr	r1, [r7, #20]
    f5ac:	461a      	mov	r2, r3
    f5ae:	f7ff ff6b 	bl	f488 <xQueueGenericCreate>
    f5b2:	4603      	mov	r3, r0
    f5b4:	60fb      	str	r3, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
    f5b6:	68f8      	ldr	r0, [r7, #12]
    f5b8:	f7ff ffca 	bl	f550 <prvInitialiseMutex>

		return xNewQueue;
    f5bc:	68fb      	ldr	r3, [r7, #12]
	}
    f5be:	4618      	mov	r0, r3
    f5c0:	f107 0718 	add.w	r7, r7, #24
    f5c4:	46bd      	mov	sp, r7
    f5c6:	bd80      	pop	{r7, pc}

0000f5c8 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
    f5c8:	b590      	push	{r4, r7, lr}
    f5ca:	b087      	sub	sp, #28
    f5cc:	af00      	add	r7, sp, #0
    f5ce:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f5d0:	687b      	ldr	r3, [r7, #4]
    f5d2:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f5d4:	693b      	ldr	r3, [r7, #16]
    f5d6:	2b00      	cmp	r3, #0
    f5d8:	d109      	bne.n	f5ee <xQueueGiveMutexRecursive+0x26>
    f5da:	f04f 0328 	mov.w	r3, #40	; 0x28
    f5de:	f383 8811 	msr	BASEPRI, r3
    f5e2:	f3bf 8f6f 	isb	sy
    f5e6:	f3bf 8f4f 	dsb	sy
    f5ea:	617b      	str	r3, [r7, #20]
    f5ec:	e7fe      	b.n	f5ec <xQueueGiveMutexRecursive+0x24>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f5ee:	693b      	ldr	r3, [r7, #16]
    f5f0:	689c      	ldr	r4, [r3, #8]
    f5f2:	f002 ffed 	bl	125d0 <xTaskGetCurrentTaskHandle>
    f5f6:	4603      	mov	r3, r0
    f5f8:	429c      	cmp	r4, r3
    f5fa:	d116      	bne.n	f62a <xQueueGiveMutexRecursive+0x62>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
    f5fc:	693b      	ldr	r3, [r7, #16]
    f5fe:	68db      	ldr	r3, [r3, #12]
    f600:	f103 32ff 	add.w	r2, r3, #4294967295
    f604:	693b      	ldr	r3, [r7, #16]
    f606:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
    f608:	693b      	ldr	r3, [r7, #16]
    f60a:	68db      	ldr	r3, [r3, #12]
    f60c:	2b00      	cmp	r3, #0
    f60e:	d108      	bne.n	f622 <xQueueGiveMutexRecursive+0x5a>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
    f610:	6938      	ldr	r0, [r7, #16]
    f612:	f04f 0100 	mov.w	r1, #0
    f616:	f04f 0200 	mov.w	r2, #0
    f61a:	f04f 0300 	mov.w	r3, #0
    f61e:	f000 f847 	bl	f6b0 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
    f622:	f04f 0301 	mov.w	r3, #1
    f626:	60fb      	str	r3, [r7, #12]
    f628:	e002      	b.n	f630 <xQueueGiveMutexRecursive+0x68>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
    f62a:	f04f 0300 	mov.w	r3, #0
    f62e:	60fb      	str	r3, [r7, #12]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
    f630:	68fb      	ldr	r3, [r7, #12]
	}
    f632:	4618      	mov	r0, r3
    f634:	f107 071c 	add.w	r7, r7, #28
    f638:	46bd      	mov	sp, r7
    f63a:	bd90      	pop	{r4, r7, pc}

0000f63c <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
    f63c:	b590      	push	{r4, r7, lr}
    f63e:	b087      	sub	sp, #28
    f640:	af00      	add	r7, sp, #0
    f642:	6078      	str	r0, [r7, #4]
    f644:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
    f646:	687b      	ldr	r3, [r7, #4]
    f648:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
    f64a:	693b      	ldr	r3, [r7, #16]
    f64c:	2b00      	cmp	r3, #0
    f64e:	d109      	bne.n	f664 <xQueueTakeMutexRecursive+0x28>
    f650:	f04f 0328 	mov.w	r3, #40	; 0x28
    f654:	f383 8811 	msr	BASEPRI, r3
    f658:	f3bf 8f6f 	isb	sy
    f65c:	f3bf 8f4f 	dsb	sy
    f660:	617b      	str	r3, [r7, #20]
    f662:	e7fe      	b.n	f662 <xQueueTakeMutexRecursive+0x26>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
    f664:	693b      	ldr	r3, [r7, #16]
    f666:	689c      	ldr	r4, [r3, #8]
    f668:	f002 ffb2 	bl	125d0 <xTaskGetCurrentTaskHandle>
    f66c:	4603      	mov	r3, r0
    f66e:	429c      	cmp	r4, r3
    f670:	d109      	bne.n	f686 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f672:	693b      	ldr	r3, [r7, #16]
    f674:	68db      	ldr	r3, [r3, #12]
    f676:	f103 0201 	add.w	r2, r3, #1
    f67a:	693b      	ldr	r3, [r7, #16]
    f67c:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
    f67e:	f04f 0301 	mov.w	r3, #1
    f682:	60fb      	str	r3, [r7, #12]
    f684:	e00e      	b.n	f6a4 <xQueueTakeMutexRecursive+0x68>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
    f686:	6938      	ldr	r0, [r7, #16]
    f688:	6839      	ldr	r1, [r7, #0]
    f68a:	f000 fb57 	bl	fd3c <xQueueSemaphoreTake>
    f68e:	4603      	mov	r3, r0
    f690:	60fb      	str	r3, [r7, #12]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
    f692:	68fb      	ldr	r3, [r7, #12]
    f694:	2b00      	cmp	r3, #0
    f696:	d005      	beq.n	f6a4 <xQueueTakeMutexRecursive+0x68>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
    f698:	693b      	ldr	r3, [r7, #16]
    f69a:	68db      	ldr	r3, [r3, #12]
    f69c:	f103 0201 	add.w	r2, r3, #1
    f6a0:	693b      	ldr	r3, [r7, #16]
    f6a2:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
    f6a4:	68fb      	ldr	r3, [r7, #12]
	}
    f6a6:	4618      	mov	r0, r3
    f6a8:	f107 071c 	add.w	r7, r7, #28
    f6ac:	46bd      	mov	sp, r7
    f6ae:	bd90      	pop	{r4, r7, pc}

0000f6b0 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
    f6b0:	b580      	push	{r7, lr}
    f6b2:	b08e      	sub	sp, #56	; 0x38
    f6b4:	af00      	add	r7, sp, #0
    f6b6:	60f8      	str	r0, [r7, #12]
    f6b8:	60b9      	str	r1, [r7, #8]
    f6ba:	607a      	str	r2, [r7, #4]
    f6bc:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
    f6be:	f04f 0300 	mov.w	r3, #0
    f6c2:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    f6c4:	68fb      	ldr	r3, [r7, #12]
    f6c6:	627b      	str	r3, [r7, #36]	; 0x24

	configASSERT( pxQueue );
    f6c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6ca:	2b00      	cmp	r3, #0
    f6cc:	d109      	bne.n	f6e2 <xQueueGenericSend+0x32>
    f6ce:	f04f 0328 	mov.w	r3, #40	; 0x28
    f6d2:	f383 8811 	msr	BASEPRI, r3
    f6d6:	f3bf 8f6f 	isb	sy
    f6da:	f3bf 8f4f 	dsb	sy
    f6de:	62bb      	str	r3, [r7, #40]	; 0x28
    f6e0:	e7fe      	b.n	f6e0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f6e2:	68bb      	ldr	r3, [r7, #8]
    f6e4:	2b00      	cmp	r3, #0
    f6e6:	d103      	bne.n	f6f0 <xQueueGenericSend+0x40>
    f6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f6ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f6ec:	2b00      	cmp	r3, #0
    f6ee:	d102      	bne.n	f6f6 <xQueueGenericSend+0x46>
    f6f0:	f04f 0301 	mov.w	r3, #1
    f6f4:	e001      	b.n	f6fa <xQueueGenericSend+0x4a>
    f6f6:	f04f 0300 	mov.w	r3, #0
    f6fa:	2b00      	cmp	r3, #0
    f6fc:	d109      	bne.n	f712 <xQueueGenericSend+0x62>
    f6fe:	f04f 0328 	mov.w	r3, #40	; 0x28
    f702:	f383 8811 	msr	BASEPRI, r3
    f706:	f3bf 8f6f 	isb	sy
    f70a:	f3bf 8f4f 	dsb	sy
    f70e:	62fb      	str	r3, [r7, #44]	; 0x2c
    f710:	e7fe      	b.n	f710 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f712:	683b      	ldr	r3, [r7, #0]
    f714:	2b02      	cmp	r3, #2
    f716:	d103      	bne.n	f720 <xQueueGenericSend+0x70>
    f718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f71a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f71c:	2b01      	cmp	r3, #1
    f71e:	d102      	bne.n	f726 <xQueueGenericSend+0x76>
    f720:	f04f 0301 	mov.w	r3, #1
    f724:	e001      	b.n	f72a <xQueueGenericSend+0x7a>
    f726:	f04f 0300 	mov.w	r3, #0
    f72a:	2b00      	cmp	r3, #0
    f72c:	d109      	bne.n	f742 <xQueueGenericSend+0x92>
    f72e:	f04f 0328 	mov.w	r3, #40	; 0x28
    f732:	f383 8811 	msr	BASEPRI, r3
    f736:	f3bf 8f6f 	isb	sy
    f73a:	f3bf 8f4f 	dsb	sy
    f73e:	633b      	str	r3, [r7, #48]	; 0x30
    f740:	e7fe      	b.n	f740 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    f742:	f002 ff55 	bl	125f0 <xTaskGetSchedulerState>
    f746:	4603      	mov	r3, r0
    f748:	2b00      	cmp	r3, #0
    f74a:	d102      	bne.n	f752 <xQueueGenericSend+0xa2>
    f74c:	687b      	ldr	r3, [r7, #4]
    f74e:	2b00      	cmp	r3, #0
    f750:	d102      	bne.n	f758 <xQueueGenericSend+0xa8>
    f752:	f04f 0301 	mov.w	r3, #1
    f756:	e001      	b.n	f75c <xQueueGenericSend+0xac>
    f758:	f04f 0300 	mov.w	r3, #0
    f75c:	2b00      	cmp	r3, #0
    f75e:	d10a      	bne.n	f776 <xQueueGenericSend+0xc6>
    f760:	f04f 0328 	mov.w	r3, #40	; 0x28
    f764:	f383 8811 	msr	BASEPRI, r3
    f768:	f3bf 8f6f 	isb	sy
    f76c:	f3bf 8f4f 	dsb	sy
    f770:	637b      	str	r3, [r7, #52]	; 0x34
    f772:	e7fe      	b.n	f772 <xQueueGenericSend+0xc2>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f774:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    f776:	f004 fe27 	bl	143c8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f77c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f77e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f780:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f782:	429a      	cmp	r2, r3
    f784:	d302      	bcc.n	f78c <xQueueGenericSend+0xdc>
    f786:	683b      	ldr	r3, [r7, #0]
    f788:	2b02      	cmp	r3, #2
    f78a:	d134      	bne.n	f7f6 <xQueueGenericSend+0x146>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f78c:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f78e:	68b9      	ldr	r1, [r7, #8]
    f790:	683a      	ldr	r2, [r7, #0]
    f792:	f000 fe9d 	bl	104d0 <prvCopyDataToQueue>
    f796:	4603      	mov	r3, r0
    f798:	623b      	str	r3, [r7, #32]

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f79a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f79c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f79e:	2b00      	cmp	r3, #0
    f7a0:	d014      	beq.n	f7cc <xQueueGenericSend+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f7a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f7a4:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f7a8:	4618      	mov	r0, r3
    f7aa:	f002 fb7b 	bl	11ea4 <xTaskRemoveFromEventList>
    f7ae:	4603      	mov	r3, r0
    f7b0:	2b00      	cmp	r3, #0
    f7b2:	d01a      	beq.n	f7ea <xQueueGenericSend+0x13a>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f7b4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f7b8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f7bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f7c0:	601a      	str	r2, [r3, #0]
    f7c2:	f3bf 8f4f 	dsb	sy
    f7c6:	f3bf 8f6f 	isb	sy
    f7ca:	e00f      	b.n	f7ec <xQueueGenericSend+0x13c>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
    f7cc:	6a3b      	ldr	r3, [r7, #32]
    f7ce:	2b00      	cmp	r3, #0
    f7d0:	d00c      	beq.n	f7ec <xQueueGenericSend+0x13c>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
    f7d2:	f64e 5304 	movw	r3, #60676	; 0xed04
    f7d6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f7da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f7de:	601a      	str	r2, [r3, #0]
    f7e0:	f3bf 8f4f 	dsb	sy
    f7e4:	f3bf 8f6f 	isb	sy
    f7e8:	e000      	b.n	f7ec <xQueueGenericSend+0x13c>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
    f7ea:	bf00      	nop
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
    f7ec:	f004 fe24 	bl	14438 <vPortExitCritical>
				return pdPASS;
    f7f0:	f04f 0301 	mov.w	r3, #1
    f7f4:	e06f      	b.n	f8d6 <xQueueGenericSend+0x226>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    f7f6:	687b      	ldr	r3, [r7, #4]
    f7f8:	2b00      	cmp	r3, #0
    f7fa:	d104      	bne.n	f806 <xQueueGenericSend+0x156>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    f7fc:	f004 fe1c 	bl	14438 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
    f800:	f04f 0300 	mov.w	r3, #0
    f804:	e067      	b.n	f8d6 <xQueueGenericSend+0x226>
				}
				else if( xEntryTimeSet == pdFALSE )
    f806:	69fb      	ldr	r3, [r7, #28]
    f808:	2b00      	cmp	r3, #0
    f80a:	d107      	bne.n	f81c <xQueueGenericSend+0x16c>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    f80c:	f107 0314 	add.w	r3, r7, #20
    f810:	4618      	mov	r0, r3
    f812:	f002 fc57 	bl	120c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    f816:	f04f 0301 	mov.w	r3, #1
    f81a:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    f81c:	f004 fe0c 	bl	14438 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    f820:	f001 feee 	bl	11600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    f824:	f004 fdd0 	bl	143c8 <vPortEnterCritical>
    f828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f82a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    f82e:	b2db      	uxtb	r3, r3
    f830:	b25b      	sxtb	r3, r3
    f832:	f1b3 3fff 	cmp.w	r3, #4294967295
    f836:	d104      	bne.n	f842 <xQueueGenericSend+0x192>
    f838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f83a:	f04f 0200 	mov.w	r2, #0
    f83e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    f842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f844:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f848:	b2db      	uxtb	r3, r3
    f84a:	b25b      	sxtb	r3, r3
    f84c:	f1b3 3fff 	cmp.w	r3, #4294967295
    f850:	d104      	bne.n	f85c <xQueueGenericSend+0x1ac>
    f852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f854:	f04f 0200 	mov.w	r2, #0
    f858:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f85c:	f004 fdec 	bl	14438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    f860:	f107 0214 	add.w	r2, r7, #20
    f864:	f107 0304 	add.w	r3, r7, #4
    f868:	4610      	mov	r0, r2
    f86a:	4619      	mov	r1, r3
    f86c:	f002 fc42 	bl	120f4 <xTaskCheckForTimeOut>
    f870:	4603      	mov	r3, r0
    f872:	2b00      	cmp	r3, #0
    f874:	d128      	bne.n	f8c8 <xQueueGenericSend+0x218>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
    f876:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f878:	f000 ff60 	bl	1073c <prvIsQueueFull>
    f87c:	4603      	mov	r3, r0
    f87e:	2b00      	cmp	r3, #0
    f880:	d01c      	beq.n	f8bc <xQueueGenericSend+0x20c>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
    f882:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    f884:	f103 0210 	add.w	r2, r3, #16
    f888:	687b      	ldr	r3, [r7, #4]
    f88a:	4610      	mov	r0, r2
    f88c:	4619      	mov	r1, r3
    f88e:	f002 fa75 	bl	11d7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
    f892:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f894:	f000 febc 	bl	10610 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
    f898:	f001 fec4 	bl	11624 <xTaskResumeAll>
    f89c:	4603      	mov	r3, r0
    f89e:	2b00      	cmp	r3, #0
    f8a0:	f47f af68 	bne.w	f774 <xQueueGenericSend+0xc4>
				{
					portYIELD_WITHIN_API();
    f8a4:	f64e 5304 	movw	r3, #60676	; 0xed04
    f8a8:	f2ce 0300 	movt	r3, #57344	; 0xe000
    f8ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    f8b0:	601a      	str	r2, [r3, #0]
    f8b2:	f3bf 8f4f 	dsb	sy
    f8b6:	f3bf 8f6f 	isb	sy
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f8ba:	e75c      	b.n	f776 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
    f8bc:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f8be:	f000 fea7 	bl	10610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    f8c2:	f001 feaf 	bl	11624 <xTaskResumeAll>
			( void ) xTaskResumeAll();

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	} /*lint -restore */
    f8c6:	e756      	b.n	f776 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
    f8c8:	6a78      	ldr	r0, [r7, #36]	; 0x24
    f8ca:	f000 fea1 	bl	10610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    f8ce:	f001 fea9 	bl	11624 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
    f8d2:	f04f 0300 	mov.w	r3, #0
		}
	} /*lint -restore */
}
    f8d6:	4618      	mov	r0, r3
    f8d8:	f107 0738 	add.w	r7, r7, #56	; 0x38
    f8dc:	46bd      	mov	sp, r7
    f8de:	bd80      	pop	{r7, pc}

0000f8e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
    f8e0:	b580      	push	{r7, lr}
    f8e2:	b08e      	sub	sp, #56	; 0x38
    f8e4:	af00      	add	r7, sp, #0
    f8e6:	60f8      	str	r0, [r7, #12]
    f8e8:	60b9      	str	r1, [r7, #8]
    f8ea:	607a      	str	r2, [r7, #4]
    f8ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    f8ee:	68fb      	ldr	r3, [r7, #12]
    f8f0:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
    f8f2:	69bb      	ldr	r3, [r7, #24]
    f8f4:	2b00      	cmp	r3, #0
    f8f6:	d109      	bne.n	f90c <xQueueGenericSendFromISR+0x2c>
    f8f8:	f04f 0328 	mov.w	r3, #40	; 0x28
    f8fc:	f383 8811 	msr	BASEPRI, r3
    f900:	f3bf 8f6f 	isb	sy
    f904:	f3bf 8f4f 	dsb	sy
    f908:	623b      	str	r3, [r7, #32]
    f90a:	e7fe      	b.n	f90a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
    f90c:	68bb      	ldr	r3, [r7, #8]
    f90e:	2b00      	cmp	r3, #0
    f910:	d103      	bne.n	f91a <xQueueGenericSendFromISR+0x3a>
    f912:	69bb      	ldr	r3, [r7, #24]
    f914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    f916:	2b00      	cmp	r3, #0
    f918:	d102      	bne.n	f920 <xQueueGenericSendFromISR+0x40>
    f91a:	f04f 0301 	mov.w	r3, #1
    f91e:	e001      	b.n	f924 <xQueueGenericSendFromISR+0x44>
    f920:	f04f 0300 	mov.w	r3, #0
    f924:	2b00      	cmp	r3, #0
    f926:	d109      	bne.n	f93c <xQueueGenericSendFromISR+0x5c>
    f928:	f04f 0328 	mov.w	r3, #40	; 0x28
    f92c:	f383 8811 	msr	BASEPRI, r3
    f930:	f3bf 8f6f 	isb	sy
    f934:	f3bf 8f4f 	dsb	sy
    f938:	627b      	str	r3, [r7, #36]	; 0x24
    f93a:	e7fe      	b.n	f93a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
    f93c:	683b      	ldr	r3, [r7, #0]
    f93e:	2b02      	cmp	r3, #2
    f940:	d103      	bne.n	f94a <xQueueGenericSendFromISR+0x6a>
    f942:	69bb      	ldr	r3, [r7, #24]
    f944:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f946:	2b01      	cmp	r3, #1
    f948:	d102      	bne.n	f950 <xQueueGenericSendFromISR+0x70>
    f94a:	f04f 0301 	mov.w	r3, #1
    f94e:	e001      	b.n	f954 <xQueueGenericSendFromISR+0x74>
    f950:	f04f 0300 	mov.w	r3, #0
    f954:	2b00      	cmp	r3, #0
    f956:	d109      	bne.n	f96c <xQueueGenericSendFromISR+0x8c>
    f958:	f04f 0328 	mov.w	r3, #40	; 0x28
    f95c:	f383 8811 	msr	BASEPRI, r3
    f960:	f3bf 8f6f 	isb	sy
    f964:	f3bf 8f4f 	dsb	sy
    f968:	62bb      	str	r3, [r7, #40]	; 0x28
    f96a:	e7fe      	b.n	f96a <xQueueGenericSendFromISR+0x8a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    f96c:	f004 fe10 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    f970:	f3ef 8211 	mrs	r2, BASEPRI
    f974:	f04f 0328 	mov.w	r3, #40	; 0x28
    f978:	f383 8811 	msr	BASEPRI, r3
    f97c:	f3bf 8f6f 	isb	sy
    f980:	f3bf 8f4f 	dsb	sy
    f984:	633a      	str	r2, [r7, #48]	; 0x30
    f986:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    f988:	6b3b      	ldr	r3, [r7, #48]	; 0x30
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    f98a:	617b      	str	r3, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    f98c:	69bb      	ldr	r3, [r7, #24]
    f98e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    f990:	69bb      	ldr	r3, [r7, #24]
    f992:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    f994:	429a      	cmp	r2, r3
    f996:	d302      	bcc.n	f99e <xQueueGenericSendFromISR+0xbe>
    f998:	683b      	ldr	r3, [r7, #0]
    f99a:	2b02      	cmp	r3, #2
    f99c:	d134      	bne.n	fa08 <xQueueGenericSendFromISR+0x128>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    f99e:	69bb      	ldr	r3, [r7, #24]
    f9a0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    f9a4:	77fb      	strb	r3, [r7, #31]
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
    f9a6:	69b8      	ldr	r0, [r7, #24]
    f9a8:	68b9      	ldr	r1, [r7, #8]
    f9aa:	683a      	ldr	r2, [r7, #0]
    f9ac:	f000 fd90 	bl	104d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    f9b0:	f997 301f 	ldrsb.w	r3, [r7, #31]
    f9b4:	f1b3 3fff 	cmp.w	r3, #4294967295
    f9b8:	d114      	bne.n	f9e4 <xQueueGenericSendFromISR+0x104>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    f9ba:	69bb      	ldr	r3, [r7, #24]
    f9bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    f9be:	2b00      	cmp	r3, #0
    f9c0:	d019      	beq.n	f9f6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    f9c2:	69bb      	ldr	r3, [r7, #24]
    f9c4:	f103 0324 	add.w	r3, r3, #36	; 0x24
    f9c8:	4618      	mov	r0, r3
    f9ca:	f002 fa6b 	bl	11ea4 <xTaskRemoveFromEventList>
    f9ce:	4603      	mov	r3, r0
    f9d0:	2b00      	cmp	r3, #0
    f9d2:	d012      	beq.n	f9fa <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    f9d4:	687b      	ldr	r3, [r7, #4]
    f9d6:	2b00      	cmp	r3, #0
    f9d8:	d011      	beq.n	f9fe <xQueueGenericSendFromISR+0x11e>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f9da:	687b      	ldr	r3, [r7, #4]
    f9dc:	f04f 0201 	mov.w	r2, #1
    f9e0:	601a      	str	r2, [r3, #0]
    f9e2:	e00d      	b.n	fa00 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    f9e4:	7ffb      	ldrb	r3, [r7, #31]
    f9e6:	f103 0301 	add.w	r3, r3, #1
    f9ea:	b2db      	uxtb	r3, r3
    f9ec:	461a      	mov	r2, r3
    f9ee:	69bb      	ldr	r3, [r7, #24]
    f9f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    f9f4:	e004      	b.n	fa00 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    f9f6:	bf00      	nop
    f9f8:	e002      	b.n	fa00 <xQueueGenericSendFromISR+0x120>
    f9fa:	bf00      	nop
    f9fc:	e000      	b.n	fa00 <xQueueGenericSendFromISR+0x120>
    f9fe:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fa00:	f04f 0301 	mov.w	r3, #1
    fa04:	613b      	str	r3, [r7, #16]
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
    fa06:	e002      	b.n	fa0e <xQueueGenericSendFromISR+0x12e>
			xReturn = pdPASS;
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fa08:	f04f 0300 	mov.w	r3, #0
    fa0c:	613b      	str	r3, [r7, #16]
    fa0e:	697b      	ldr	r3, [r7, #20]
    fa10:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fa12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fa14:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fa18:	693b      	ldr	r3, [r7, #16]
}
    fa1a:	4618      	mov	r0, r3
    fa1c:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fa20:	46bd      	mov	sp, r7
    fa22:	bd80      	pop	{r7, pc}

0000fa24 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
    fa24:	b580      	push	{r7, lr}
    fa26:	b08e      	sub	sp, #56	; 0x38
    fa28:	af00      	add	r7, sp, #0
    fa2a:	6078      	str	r0, [r7, #4]
    fa2c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
    fa2e:	687b      	ldr	r3, [r7, #4]
    fa30:	617b      	str	r3, [r7, #20]
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
    fa32:	697b      	ldr	r3, [r7, #20]
    fa34:	2b00      	cmp	r3, #0
    fa36:	d109      	bne.n	fa4c <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fa38:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa3c:	f383 8811 	msr	BASEPRI, r3
    fa40:	f3bf 8f6f 	isb	sy
    fa44:	f3bf 8f4f 	dsb	sy
    fa48:	623b      	str	r3, [r7, #32]
    fa4a:	e7fe      	b.n	fa4a <xQueueGiveFromISR+0x26>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fa4c:	697b      	ldr	r3, [r7, #20]
    fa4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fa50:	2b00      	cmp	r3, #0
    fa52:	d009      	beq.n	fa68 <xQueueGiveFromISR+0x44>
    fa54:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa58:	f383 8811 	msr	BASEPRI, r3
    fa5c:	f3bf 8f6f 	isb	sy
    fa60:	f3bf 8f4f 	dsb	sy
    fa64:	627b      	str	r3, [r7, #36]	; 0x24
    fa66:	e7fe      	b.n	fa66 <xQueueGiveFromISR+0x42>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
    fa68:	697b      	ldr	r3, [r7, #20]
    fa6a:	681b      	ldr	r3, [r3, #0]
    fa6c:	2b00      	cmp	r3, #0
    fa6e:	d103      	bne.n	fa78 <xQueueGiveFromISR+0x54>
    fa70:	697b      	ldr	r3, [r7, #20]
    fa72:	689b      	ldr	r3, [r3, #8]
    fa74:	2b00      	cmp	r3, #0
    fa76:	d102      	bne.n	fa7e <xQueueGiveFromISR+0x5a>
    fa78:	f04f 0301 	mov.w	r3, #1
    fa7c:	e001      	b.n	fa82 <xQueueGiveFromISR+0x5e>
    fa7e:	f04f 0300 	mov.w	r3, #0
    fa82:	2b00      	cmp	r3, #0
    fa84:	d109      	bne.n	fa9a <xQueueGiveFromISR+0x76>
    fa86:	f04f 0328 	mov.w	r3, #40	; 0x28
    fa8a:	f383 8811 	msr	BASEPRI, r3
    fa8e:	f3bf 8f6f 	isb	sy
    fa92:	f3bf 8f4f 	dsb	sy
    fa96:	62bb      	str	r3, [r7, #40]	; 0x28
    fa98:	e7fe      	b.n	fa98 <xQueueGiveFromISR+0x74>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
    fa9a:	f004 fd79 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
    fa9e:	f3ef 8211 	mrs	r2, BASEPRI
    faa2:	f04f 0328 	mov.w	r3, #40	; 0x28
    faa6:	f383 8811 	msr	BASEPRI, r3
    faaa:	f3bf 8f6f 	isb	sy
    faae:	f3bf 8f4f 	dsb	sy
    fab2:	633a      	str	r2, [r7, #48]	; 0x30
    fab4:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
    fab6:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
    fab8:	613b      	str	r3, [r7, #16]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    faba:	697b      	ldr	r3, [r7, #20]
    fabc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fabe:	61bb      	str	r3, [r7, #24]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
    fac0:	697b      	ldr	r3, [r7, #20]
    fac2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
    fac4:	69bb      	ldr	r3, [r7, #24]
    fac6:	429a      	cmp	r2, r3
    fac8:	d934      	bls.n	fb34 <xQueueGiveFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
    faca:	697b      	ldr	r3, [r7, #20]
    facc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fad0:	77fb      	strb	r3, [r7, #31]
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
    fad2:	69bb      	ldr	r3, [r7, #24]
    fad4:	f103 0201 	add.w	r2, r3, #1
    fad8:	697b      	ldr	r3, [r7, #20]
    fada:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
    fadc:	f997 301f 	ldrsb.w	r3, [r7, #31]
    fae0:	f1b3 3fff 	cmp.w	r3, #4294967295
    fae4:	d114      	bne.n	fb10 <xQueueGiveFromISR+0xec>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
    fae6:	697b      	ldr	r3, [r7, #20]
    fae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
    faea:	2b00      	cmp	r3, #0
    faec:	d019      	beq.n	fb22 <xQueueGiveFromISR+0xfe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
    faee:	697b      	ldr	r3, [r7, #20]
    faf0:	f103 0324 	add.w	r3, r3, #36	; 0x24
    faf4:	4618      	mov	r0, r3
    faf6:	f002 f9d5 	bl	11ea4 <xTaskRemoveFromEventList>
    fafa:	4603      	mov	r3, r0
    fafc:	2b00      	cmp	r3, #0
    fafe:	d012      	beq.n	fb26 <xQueueGiveFromISR+0x102>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
    fb00:	683b      	ldr	r3, [r7, #0]
    fb02:	2b00      	cmp	r3, #0
    fb04:	d011      	beq.n	fb2a <xQueueGiveFromISR+0x106>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb06:	683b      	ldr	r3, [r7, #0]
    fb08:	f04f 0201 	mov.w	r2, #1
    fb0c:	601a      	str	r2, [r3, #0]
    fb0e:	e00d      	b.n	fb2c <xQueueGiveFromISR+0x108>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
    fb10:	7ffb      	ldrb	r3, [r7, #31]
    fb12:	f103 0301 	add.w	r3, r3, #1
    fb16:	b2db      	uxtb	r3, r3
    fb18:	461a      	mov	r2, r3
    fb1a:	697b      	ldr	r3, [r7, #20]
    fb1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fb20:	e004      	b.n	fb2c <xQueueGiveFromISR+0x108>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
    fb22:	bf00      	nop
    fb24:	e002      	b.n	fb2c <xQueueGiveFromISR+0x108>
    fb26:	bf00      	nop
    fb28:	e000      	b.n	fb2c <xQueueGiveFromISR+0x108>
    fb2a:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
			}

			xReturn = pdPASS;
    fb2c:	f04f 0301 	mov.w	r3, #1
    fb30:	60fb      	str	r3, [r7, #12]
    fb32:	e002      	b.n	fb3a <xQueueGiveFromISR+0x116>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
    fb34:	f04f 0300 	mov.w	r3, #0
    fb38:	60fb      	str	r3, [r7, #12]
    fb3a:	693b      	ldr	r3, [r7, #16]
    fb3c:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
    fb3e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    fb40:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
    fb44:	68fb      	ldr	r3, [r7, #12]
}
    fb46:	4618      	mov	r0, r3
    fb48:	f107 0738 	add.w	r7, r7, #56	; 0x38
    fb4c:	46bd      	mov	sp, r7
    fb4e:	bd80      	pop	{r7, pc}

0000fb50 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    fb50:	b580      	push	{r7, lr}
    fb52:	b08c      	sub	sp, #48	; 0x30
    fb54:	af00      	add	r7, sp, #0
    fb56:	60f8      	str	r0, [r7, #12]
    fb58:	60b9      	str	r1, [r7, #8]
    fb5a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    fb5c:	f04f 0300 	mov.w	r3, #0
    fb60:	61bb      	str	r3, [r7, #24]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fb62:	68fb      	ldr	r3, [r7, #12]
    fb64:	61fb      	str	r3, [r7, #28]

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fb66:	69fb      	ldr	r3, [r7, #28]
    fb68:	2b00      	cmp	r3, #0
    fb6a:	d109      	bne.n	fb80 <xQueueReceive+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
    fb6c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fb70:	f383 8811 	msr	BASEPRI, r3
    fb74:	f3bf 8f6f 	isb	sy
    fb78:	f3bf 8f4f 	dsb	sy
    fb7c:	627b      	str	r3, [r7, #36]	; 0x24
    fb7e:	e7fe      	b.n	fb7e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    fb80:	68bb      	ldr	r3, [r7, #8]
    fb82:	2b00      	cmp	r3, #0
    fb84:	d103      	bne.n	fb8e <xQueueReceive+0x3e>
    fb86:	69fb      	ldr	r3, [r7, #28]
    fb88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fb8a:	2b00      	cmp	r3, #0
    fb8c:	d102      	bne.n	fb94 <xQueueReceive+0x44>
    fb8e:	f04f 0301 	mov.w	r3, #1
    fb92:	e001      	b.n	fb98 <xQueueReceive+0x48>
    fb94:	f04f 0300 	mov.w	r3, #0
    fb98:	2b00      	cmp	r3, #0
    fb9a:	d109      	bne.n	fbb0 <xQueueReceive+0x60>
    fb9c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fba0:	f383 8811 	msr	BASEPRI, r3
    fba4:	f3bf 8f6f 	isb	sy
    fba8:	f3bf 8f4f 	dsb	sy
    fbac:	62bb      	str	r3, [r7, #40]	; 0x28
    fbae:	e7fe      	b.n	fbae <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fbb0:	f002 fd1e 	bl	125f0 <xTaskGetSchedulerState>
    fbb4:	4603      	mov	r3, r0
    fbb6:	2b00      	cmp	r3, #0
    fbb8:	d102      	bne.n	fbc0 <xQueueReceive+0x70>
    fbba:	687b      	ldr	r3, [r7, #4]
    fbbc:	2b00      	cmp	r3, #0
    fbbe:	d102      	bne.n	fbc6 <xQueueReceive+0x76>
    fbc0:	f04f 0301 	mov.w	r3, #1
    fbc4:	e001      	b.n	fbca <xQueueReceive+0x7a>
    fbc6:	f04f 0300 	mov.w	r3, #0
    fbca:	2b00      	cmp	r3, #0
    fbcc:	d10c      	bne.n	fbe8 <xQueueReceive+0x98>
    fbce:	f04f 0328 	mov.w	r3, #40	; 0x28
    fbd2:	f383 8811 	msr	BASEPRI, r3
    fbd6:	f3bf 8f6f 	isb	sy
    fbda:	f3bf 8f4f 	dsb	sy
    fbde:	62fb      	str	r3, [r7, #44]	; 0x2c
    fbe0:	e7fe      	b.n	fbe0 <xQueueReceive+0x90>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fbe2:	bf00      	nop
    fbe4:	e000      	b.n	fbe8 <xQueueReceive+0x98>
    fbe6:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fbe8:	f004 fbee 	bl	143c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
    fbec:	69fb      	ldr	r3, [r7, #28]
    fbee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fbf0:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
    fbf2:	6a3b      	ldr	r3, [r7, #32]
    fbf4:	2b00      	cmp	r3, #0
    fbf6:	d025      	beq.n	fc44 <xQueueReceive+0xf4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
    fbf8:	69f8      	ldr	r0, [r7, #28]
    fbfa:	68b9      	ldr	r1, [r7, #8]
    fbfc:	f000 fce0 	bl	105c0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
    fc00:	6a3b      	ldr	r3, [r7, #32]
    fc02:	f103 32ff 	add.w	r2, r3, #4294967295
    fc06:	69fb      	ldr	r3, [r7, #28]
    fc08:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fc0a:	69fb      	ldr	r3, [r7, #28]
    fc0c:	691b      	ldr	r3, [r3, #16]
    fc0e:	2b00      	cmp	r3, #0
    fc10:	d013      	beq.n	fc3a <xQueueReceive+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fc12:	69fb      	ldr	r3, [r7, #28]
    fc14:	f103 0310 	add.w	r3, r3, #16
    fc18:	4618      	mov	r0, r3
    fc1a:	f002 f943 	bl	11ea4 <xTaskRemoveFromEventList>
    fc1e:	4603      	mov	r3, r0
    fc20:	2b00      	cmp	r3, #0
    fc22:	d00a      	beq.n	fc3a <xQueueReceive+0xea>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fc24:	f64e 5304 	movw	r3, #60676	; 0xed04
    fc28:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fc2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fc30:	601a      	str	r2, [r3, #0]
    fc32:	f3bf 8f4f 	dsb	sy
    fc36:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fc3a:	f004 fbfd 	bl	14438 <vPortExitCritical>
				return pdPASS;
    fc3e:	f04f 0301 	mov.w	r3, #1
    fc42:	e076      	b.n	fd32 <xQueueReceive+0x1e2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fc44:	687b      	ldr	r3, [r7, #4]
    fc46:	2b00      	cmp	r3, #0
    fc48:	d104      	bne.n	fc54 <xQueueReceive+0x104>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
    fc4a:	f004 fbf5 	bl	14438 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fc4e:	f04f 0300 	mov.w	r3, #0
    fc52:	e06e      	b.n	fd32 <xQueueReceive+0x1e2>
				}
				else if( xEntryTimeSet == pdFALSE )
    fc54:	69bb      	ldr	r3, [r7, #24]
    fc56:	2b00      	cmp	r3, #0
    fc58:	d107      	bne.n	fc6a <xQueueReceive+0x11a>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fc5a:	f107 0310 	add.w	r3, r7, #16
    fc5e:	4618      	mov	r0, r3
    fc60:	f002 fa30 	bl	120c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fc64:	f04f 0301 	mov.w	r3, #1
    fc68:	61bb      	str	r3, [r7, #24]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fc6a:	f004 fbe5 	bl	14438 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
    fc6e:	f001 fcc7 	bl	11600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fc72:	f004 fba9 	bl	143c8 <vPortEnterCritical>
    fc76:	69fb      	ldr	r3, [r7, #28]
    fc78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fc7c:	b2db      	uxtb	r3, r3
    fc7e:	b25b      	sxtb	r3, r3
    fc80:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc84:	d104      	bne.n	fc90 <xQueueReceive+0x140>
    fc86:	69fb      	ldr	r3, [r7, #28]
    fc88:	f04f 0200 	mov.w	r2, #0
    fc8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fc90:	69fb      	ldr	r3, [r7, #28]
    fc92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fc96:	b2db      	uxtb	r3, r3
    fc98:	b25b      	sxtb	r3, r3
    fc9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    fc9e:	d104      	bne.n	fcaa <xQueueReceive+0x15a>
    fca0:	69fb      	ldr	r3, [r7, #28]
    fca2:	f04f 0200 	mov.w	r2, #0
    fca6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    fcaa:	f004 fbc5 	bl	14438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    fcae:	f107 0210 	add.w	r2, r7, #16
    fcb2:	f107 0304 	add.w	r3, r7, #4
    fcb6:	4610      	mov	r0, r2
    fcb8:	4619      	mov	r1, r3
    fcba:	f002 fa1b 	bl	120f4 <xTaskCheckForTimeOut>
    fcbe:	4603      	mov	r3, r0
    fcc0:	2b00      	cmp	r3, #0
    fcc2:	d128      	bne.n	fd16 <xQueueReceive+0x1c6>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fcc4:	69f8      	ldr	r0, [r7, #28]
    fcc6:	f000 fcf9 	bl	106bc <prvIsQueueEmpty>
    fcca:	4603      	mov	r3, r0
    fccc:	2b00      	cmp	r3, #0
    fcce:	d01c      	beq.n	fd0a <xQueueReceive+0x1ba>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    fcd0:	69fb      	ldr	r3, [r7, #28]
    fcd2:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fcd6:	687b      	ldr	r3, [r7, #4]
    fcd8:	4610      	mov	r0, r2
    fcda:	4619      	mov	r1, r3
    fcdc:	f002 f84e 	bl	11d7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fce0:	69f8      	ldr	r0, [r7, #28]
    fce2:	f000 fc95 	bl	10610 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    fce6:	f001 fc9d 	bl	11624 <xTaskResumeAll>
    fcea:	4603      	mov	r3, r0
    fcec:	2b00      	cmp	r3, #0
    fcee:	f47f af78 	bne.w	fbe2 <xQueueReceive+0x92>
				{
					portYIELD_WITHIN_API();
    fcf2:	f64e 5304 	movw	r3, #60676	; 0xed04
    fcf6:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fcfa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fcfe:	601a      	str	r2, [r3, #0]
    fd00:	f3bf 8f4f 	dsb	sy
    fd04:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd08:	e76e      	b.n	fbe8 <xQueueReceive+0x98>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
    fd0a:	69f8      	ldr	r0, [r7, #28]
    fd0c:	f000 fc80 	bl	10610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    fd10:	f001 fc88 	bl	11624 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fd14:	e768      	b.n	fbe8 <xQueueReceive+0x98>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
    fd16:	69f8      	ldr	r0, [r7, #28]
    fd18:	f000 fc7a 	bl	10610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    fd1c:	f001 fc82 	bl	11624 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fd20:	69f8      	ldr	r0, [r7, #28]
    fd22:	f000 fccb 	bl	106bc <prvIsQueueEmpty>
    fd26:	4603      	mov	r3, r0
    fd28:	2b00      	cmp	r3, #0
    fd2a:	f43f af5c 	beq.w	fbe6 <xQueueReceive+0x96>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    fd2e:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    fd32:	4618      	mov	r0, r3
    fd34:	f107 0730 	add.w	r7, r7, #48	; 0x30
    fd38:	46bd      	mov	sp, r7
    fd3a:	bd80      	pop	{r7, pc}

0000fd3c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
    fd3c:	b580      	push	{r7, lr}
    fd3e:	b08e      	sub	sp, #56	; 0x38
    fd40:	af00      	add	r7, sp, #0
    fd42:	6078      	str	r0, [r7, #4]
    fd44:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
    fd46:	f04f 0300 	mov.w	r3, #0
    fd4a:	617b      	str	r3, [r7, #20]
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
    fd4c:	687b      	ldr	r3, [r7, #4]
    fd4e:	61bb      	str	r3, [r7, #24]

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
    fd50:	f04f 0300 	mov.w	r3, #0
    fd54:	61fb      	str	r3, [r7, #28]
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    fd56:	69bb      	ldr	r3, [r7, #24]
    fd58:	2b00      	cmp	r3, #0
    fd5a:	d109      	bne.n	fd70 <xQueueSemaphoreTake+0x34>
    fd5c:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd60:	f383 8811 	msr	BASEPRI, r3
    fd64:	f3bf 8f6f 	isb	sy
    fd68:	f3bf 8f4f 	dsb	sy
    fd6c:	62bb      	str	r3, [r7, #40]	; 0x28
    fd6e:	e7fe      	b.n	fd6e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
    fd70:	69bb      	ldr	r3, [r7, #24]
    fd72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    fd74:	2b00      	cmp	r3, #0
    fd76:	d009      	beq.n	fd8c <xQueueSemaphoreTake+0x50>
    fd78:	f04f 0328 	mov.w	r3, #40	; 0x28
    fd7c:	f383 8811 	msr	BASEPRI, r3
    fd80:	f3bf 8f6f 	isb	sy
    fd84:	f3bf 8f4f 	dsb	sy
    fd88:	62fb      	str	r3, [r7, #44]	; 0x2c
    fd8a:	e7fe      	b.n	fd8a <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    fd8c:	f002 fc30 	bl	125f0 <xTaskGetSchedulerState>
    fd90:	4603      	mov	r3, r0
    fd92:	2b00      	cmp	r3, #0
    fd94:	d102      	bne.n	fd9c <xQueueSemaphoreTake+0x60>
    fd96:	683b      	ldr	r3, [r7, #0]
    fd98:	2b00      	cmp	r3, #0
    fd9a:	d102      	bne.n	fda2 <xQueueSemaphoreTake+0x66>
    fd9c:	f04f 0301 	mov.w	r3, #1
    fda0:	e001      	b.n	fda6 <xQueueSemaphoreTake+0x6a>
    fda2:	f04f 0300 	mov.w	r3, #0
    fda6:	2b00      	cmp	r3, #0
    fda8:	d10c      	bne.n	fdc4 <xQueueSemaphoreTake+0x88>
    fdaa:	f04f 0328 	mov.w	r3, #40	; 0x28
    fdae:	f383 8811 	msr	BASEPRI, r3
    fdb2:	f3bf 8f6f 	isb	sy
    fdb6:	f3bf 8f4f 	dsb	sy
    fdba:	633b      	str	r3, [r7, #48]	; 0x30
    fdbc:	e7fe      	b.n	fdbc <xQueueSemaphoreTake+0x80>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    fdbe:	bf00      	nop
    fdc0:	e000      	b.n	fdc4 <xQueueSemaphoreTake+0x88>
    fdc2:	bf00      	nop
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
    fdc4:	f004 fb00 	bl	143c8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
    fdc8:	69bb      	ldr	r3, [r7, #24]
    fdca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
    fdcc:	623b      	str	r3, [r7, #32]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
    fdce:	6a3b      	ldr	r3, [r7, #32]
    fdd0:	2b00      	cmp	r3, #0
    fdd2:	d02a      	beq.n	fe2a <xQueueSemaphoreTake+0xee>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
    fdd4:	6a3b      	ldr	r3, [r7, #32]
    fdd6:	f103 32ff 	add.w	r2, r3, #4294967295
    fdda:	69bb      	ldr	r3, [r7, #24]
    fddc:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fdde:	69bb      	ldr	r3, [r7, #24]
    fde0:	681b      	ldr	r3, [r3, #0]
    fde2:	2b00      	cmp	r3, #0
    fde4:	d104      	bne.n	fdf0 <xQueueSemaphoreTake+0xb4>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
    fde6:	f002 ffdf 	bl	12da8 <pvTaskIncrementMutexHeldCount>
    fdea:	4602      	mov	r2, r0
    fdec:	69bb      	ldr	r3, [r7, #24]
    fdee:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
    fdf0:	69bb      	ldr	r3, [r7, #24]
    fdf2:	691b      	ldr	r3, [r3, #16]
    fdf4:	2b00      	cmp	r3, #0
    fdf6:	d013      	beq.n	fe20 <xQueueSemaphoreTake+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
    fdf8:	69bb      	ldr	r3, [r7, #24]
    fdfa:	f103 0310 	add.w	r3, r3, #16
    fdfe:	4618      	mov	r0, r3
    fe00:	f002 f850 	bl	11ea4 <xTaskRemoveFromEventList>
    fe04:	4603      	mov	r3, r0
    fe06:	2b00      	cmp	r3, #0
    fe08:	d00a      	beq.n	fe20 <xQueueSemaphoreTake+0xe4>
					{
						queueYIELD_IF_USING_PREEMPTION();
    fe0a:	f64e 5304 	movw	r3, #60676	; 0xed04
    fe0e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    fe12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    fe16:	601a      	str	r2, [r3, #0]
    fe18:	f3bf 8f4f 	dsb	sy
    fe1c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
    fe20:	f004 fb0a 	bl	14438 <vPortExitCritical>
				return pdPASS;
    fe24:	f04f 0301 	mov.w	r3, #1
    fe28:	e0a3      	b.n	ff72 <xQueueSemaphoreTake+0x236>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
    fe2a:	683b      	ldr	r3, [r7, #0]
    fe2c:	2b00      	cmp	r3, #0
    fe2e:	d111      	bne.n	fe54 <xQueueSemaphoreTake+0x118>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
    fe30:	69fb      	ldr	r3, [r7, #28]
    fe32:	2b00      	cmp	r3, #0
    fe34:	d009      	beq.n	fe4a <xQueueSemaphoreTake+0x10e>
    fe36:	f04f 0328 	mov.w	r3, #40	; 0x28
    fe3a:	f383 8811 	msr	BASEPRI, r3
    fe3e:	f3bf 8f6f 	isb	sy
    fe42:	f3bf 8f4f 	dsb	sy
    fe46:	637b      	str	r3, [r7, #52]	; 0x34
    fe48:	e7fe      	b.n	fe48 <xQueueSemaphoreTake+0x10c>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
    fe4a:	f004 faf5 	bl	14438 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
    fe4e:	f04f 0300 	mov.w	r3, #0
    fe52:	e08e      	b.n	ff72 <xQueueSemaphoreTake+0x236>
				}
				else if( xEntryTimeSet == pdFALSE )
    fe54:	697b      	ldr	r3, [r7, #20]
    fe56:	2b00      	cmp	r3, #0
    fe58:	d107      	bne.n	fe6a <xQueueSemaphoreTake+0x12e>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
    fe5a:	f107 030c 	add.w	r3, r7, #12
    fe5e:	4618      	mov	r0, r3
    fe60:	f002 f930 	bl	120c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
    fe64:	f04f 0301 	mov.w	r3, #1
    fe68:	617b      	str	r3, [r7, #20]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
    fe6a:	f004 fae5 	bl	14438 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
    fe6e:	f001 fbc7 	bl	11600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
    fe72:	f004 faa9 	bl	143c8 <vPortEnterCritical>
    fe76:	69bb      	ldr	r3, [r7, #24]
    fe78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
    fe7c:	b2db      	uxtb	r3, r3
    fe7e:	b25b      	sxtb	r3, r3
    fe80:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe84:	d104      	bne.n	fe90 <xQueueSemaphoreTake+0x154>
    fe86:	69bb      	ldr	r3, [r7, #24]
    fe88:	f04f 0200 	mov.w	r2, #0
    fe8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    fe90:	69bb      	ldr	r3, [r7, #24]
    fe92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
    fe96:	b2db      	uxtb	r3, r3
    fe98:	b25b      	sxtb	r3, r3
    fe9a:	f1b3 3fff 	cmp.w	r3, #4294967295
    fe9e:	d104      	bne.n	feaa <xQueueSemaphoreTake+0x16e>
    fea0:	69bb      	ldr	r3, [r7, #24]
    fea2:	f04f 0200 	mov.w	r2, #0
    fea6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    feaa:	f004 fac5 	bl	14438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
    feae:	f107 020c 	add.w	r2, r7, #12
    feb2:	463b      	mov	r3, r7
    feb4:	4610      	mov	r0, r2
    feb6:	4619      	mov	r1, r3
    feb8:	f002 f91c 	bl	120f4 <xTaskCheckForTimeOut>
    febc:	4603      	mov	r3, r0
    febe:	2b00      	cmp	r3, #0
    fec0:	d137      	bne.n	ff32 <xQueueSemaphoreTake+0x1f6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    fec2:	69b8      	ldr	r0, [r7, #24]
    fec4:	f000 fbfa 	bl	106bc <prvIsQueueEmpty>
    fec8:	4603      	mov	r3, r0
    feca:	2b00      	cmp	r3, #0
    fecc:	d02b      	beq.n	ff26 <xQueueSemaphoreTake+0x1ea>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
    fece:	69bb      	ldr	r3, [r7, #24]
    fed0:	681b      	ldr	r3, [r3, #0]
    fed2:	2b00      	cmp	r3, #0
    fed4:	d10a      	bne.n	feec <xQueueSemaphoreTake+0x1b0>
					{
						taskENTER_CRITICAL();
    fed6:	f004 fa77 	bl	143c8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
    feda:	69bb      	ldr	r3, [r7, #24]
    fedc:	689b      	ldr	r3, [r3, #8]
    fede:	4618      	mov	r0, r3
    fee0:	f002 fbaa 	bl	12638 <xTaskPriorityInherit>
    fee4:	4603      	mov	r3, r0
    fee6:	61fb      	str	r3, [r7, #28]
						}
						taskEXIT_CRITICAL();
    fee8:	f004 faa6 	bl	14438 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
    feec:	69bb      	ldr	r3, [r7, #24]
    feee:	f103 0224 	add.w	r2, r3, #36	; 0x24
    fef2:	683b      	ldr	r3, [r7, #0]
    fef4:	4610      	mov	r0, r2
    fef6:	4619      	mov	r1, r3
    fef8:	f001 ff40 	bl	11d7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
    fefc:	69b8      	ldr	r0, [r7, #24]
    fefe:	f000 fb87 	bl	10610 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
    ff02:	f001 fb8f 	bl	11624 <xTaskResumeAll>
    ff06:	4603      	mov	r3, r0
    ff08:	2b00      	cmp	r3, #0
    ff0a:	f47f af58 	bne.w	fdbe <xQueueSemaphoreTake+0x82>
				{
					portYIELD_WITHIN_API();
    ff0e:	f64e 5304 	movw	r3, #60676	; 0xed04
    ff12:	f2ce 0300 	movt	r3, #57344	; 0xe000
    ff16:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    ff1a:	601a      	str	r2, [r3, #0]
    ff1c:	f3bf 8f4f 	dsb	sy
    ff20:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff24:	e74e      	b.n	fdc4 <xQueueSemaphoreTake+0x88>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
    ff26:	69b8      	ldr	r0, [r7, #24]
    ff28:	f000 fb72 	bl	10610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
    ff2c:	f001 fb7a 	bl	11624 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
    ff30:	e748      	b.n	fdc4 <xQueueSemaphoreTake+0x88>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
    ff32:	69b8      	ldr	r0, [r7, #24]
    ff34:	f000 fb6c 	bl	10610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
    ff38:	f001 fb74 	bl	11624 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
    ff3c:	69b8      	ldr	r0, [r7, #24]
    ff3e:	f000 fbbd 	bl	106bc <prvIsQueueEmpty>
    ff42:	4603      	mov	r3, r0
    ff44:	2b00      	cmp	r3, #0
    ff46:	f43f af3c 	beq.w	fdc2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
    ff4a:	69fb      	ldr	r3, [r7, #28]
    ff4c:	2b00      	cmp	r3, #0
    ff4e:	d00e      	beq.n	ff6e <xQueueSemaphoreTake+0x232>
					{
						taskENTER_CRITICAL();
    ff50:	f004 fa3a 	bl	143c8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
    ff54:	69b8      	ldr	r0, [r7, #24]
    ff56:	f000 faa1 	bl	1049c <prvGetDisinheritPriorityAfterTimeout>
    ff5a:	4603      	mov	r3, r0
    ff5c:	627b      	str	r3, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
    ff5e:	69bb      	ldr	r3, [r7, #24]
    ff60:	689b      	ldr	r3, [r3, #8]
    ff62:	4618      	mov	r0, r3
    ff64:	6a79      	ldr	r1, [r7, #36]	; 0x24
    ff66:	f002 fcc3 	bl	128f0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
    ff6a:	f004 fa65 	bl	14438 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
    ff6e:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
    ff72:	4618      	mov	r0, r3
    ff74:	f107 0738 	add.w	r7, r7, #56	; 0x38
    ff78:	46bd      	mov	sp, r7
    ff7a:	bd80      	pop	{r7, pc}

0000ff7c <xQueuePeek>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeek( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
    ff7c:	b580      	push	{r7, lr}
    ff7e:	b08e      	sub	sp, #56	; 0x38
    ff80:	af00      	add	r7, sp, #0
    ff82:	60f8      	str	r0, [r7, #12]
    ff84:	60b9      	str	r1, [r7, #8]
    ff86:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
    ff88:	f04f 0300 	mov.w	r3, #0
    ff8c:	61fb      	str	r3, [r7, #28]
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
    ff8e:	68fb      	ldr	r3, [r7, #12]
    ff90:	627b      	str	r3, [r7, #36]	; 0x24

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
    ff92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ff94:	2b00      	cmp	r3, #0
    ff96:	d109      	bne.n	ffac <xQueuePeek+0x30>
    ff98:	f04f 0328 	mov.w	r3, #40	; 0x28
    ff9c:	f383 8811 	msr	BASEPRI, r3
    ffa0:	f3bf 8f6f 	isb	sy
    ffa4:	f3bf 8f4f 	dsb	sy
    ffa8:	62fb      	str	r3, [r7, #44]	; 0x2c
    ffaa:	e7fe      	b.n	ffaa <xQueuePeek+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
    ffac:	68bb      	ldr	r3, [r7, #8]
    ffae:	2b00      	cmp	r3, #0
    ffb0:	d103      	bne.n	ffba <xQueuePeek+0x3e>
    ffb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    ffb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    ffb6:	2b00      	cmp	r3, #0
    ffb8:	d102      	bne.n	ffc0 <xQueuePeek+0x44>
    ffba:	f04f 0301 	mov.w	r3, #1
    ffbe:	e001      	b.n	ffc4 <xQueuePeek+0x48>
    ffc0:	f04f 0300 	mov.w	r3, #0
    ffc4:	2b00      	cmp	r3, #0
    ffc6:	d109      	bne.n	ffdc <xQueuePeek+0x60>
    ffc8:	f04f 0328 	mov.w	r3, #40	; 0x28
    ffcc:	f383 8811 	msr	BASEPRI, r3
    ffd0:	f3bf 8f6f 	isb	sy
    ffd4:	f3bf 8f4f 	dsb	sy
    ffd8:	633b      	str	r3, [r7, #48]	; 0x30
    ffda:	e7fe      	b.n	ffda <xQueuePeek+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
    ffdc:	f002 fb08 	bl	125f0 <xTaskGetSchedulerState>
    ffe0:	4603      	mov	r3, r0
    ffe2:	2b00      	cmp	r3, #0
    ffe4:	d102      	bne.n	ffec <xQueuePeek+0x70>
    ffe6:	687b      	ldr	r3, [r7, #4]
    ffe8:	2b00      	cmp	r3, #0
    ffea:	d102      	bne.n	fff2 <xQueuePeek+0x76>
    ffec:	f04f 0301 	mov.w	r3, #1
    fff0:	e001      	b.n	fff6 <xQueuePeek+0x7a>
    fff2:	f04f 0300 	mov.w	r3, #0
    fff6:	2b00      	cmp	r3, #0
    fff8:	d10c      	bne.n	10014 <RAM_SIZE+0x14>
    fffa:	f04f 0328 	mov.w	r3, #40	; 0x28
    fffe:	f383 8811 	msr	BASEPRI, r3
   10002:	f3bf 8f6f 	isb	sy
   10006:	f3bf 8f4f 	dsb	sy
   1000a:	637b      	str	r3, [r7, #52]	; 0x34
   1000c:	e7fe      	b.n	1000c <RAM_SIZE+0xc>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   1000e:	bf00      	nop
   10010:	e000      	b.n	10014 <RAM_SIZE+0x14>
   10012:	bf00      	nop
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   10014:	f004 f9d8 	bl	143c8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   10018:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1001a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1001c:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   1001e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10020:	2b00      	cmp	r3, #0
   10022:	d026      	beq.n	10072 <RAM_SIZE+0x72>
			{
				/* Remember the read position so it can be reset after the data
				is read from the queue as this function is only peeking the
				data, not removing it. */
				pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   10024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10026:	68db      	ldr	r3, [r3, #12]
   10028:	623b      	str	r3, [r7, #32]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   1002a:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1002c:	68b9      	ldr	r1, [r7, #8]
   1002e:	f000 fac7 	bl	105c0 <prvCopyDataFromQueue>
				traceQUEUE_PEEK( pxQueue );

				/* The data is not being removed, so reset the read pointer. */
				pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   10032:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10034:	6a3a      	ldr	r2, [r7, #32]
   10036:	60da      	str	r2, [r3, #12]

				/* The data is being left in the queue, so see if there are
				any other tasks waiting for the data. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   10038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1003a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1003c:	2b00      	cmp	r3, #0
   1003e:	d013      	beq.n	10068 <RAM_SIZE+0x68>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   10040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10042:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10046:	4618      	mov	r0, r3
   10048:	f001 ff2c 	bl	11ea4 <xTaskRemoveFromEventList>
   1004c:	4603      	mov	r3, r0
   1004e:	2b00      	cmp	r3, #0
   10050:	d00a      	beq.n	10068 <RAM_SIZE+0x68>
					{
						/* The task waiting has a higher priority than this task. */
						queueYIELD_IF_USING_PREEMPTION();
   10052:	f64e 5304 	movw	r3, #60676	; 0xed04
   10056:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1005a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1005e:	601a      	str	r2, [r3, #0]
   10060:	f3bf 8f4f 	dsb	sy
   10064:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
   10068:	f004 f9e6 	bl	14438 <vPortExitCritical>
				return pdPASS;
   1006c:	f04f 0301 	mov.w	r3, #1
   10070:	e076      	b.n	10160 <RAM_SIZE+0x160>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   10072:	687b      	ldr	r3, [r7, #4]
   10074:	2b00      	cmp	r3, #0
   10076:	d104      	bne.n	10082 <RAM_SIZE+0x82>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   10078:	f004 f9de 	bl	14438 <vPortExitCritical>
					traceQUEUE_PEEK_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   1007c:	f04f 0300 	mov.w	r3, #0
   10080:	e06e      	b.n	10160 <RAM_SIZE+0x160>
				}
				else if( xEntryTimeSet == pdFALSE )
   10082:	69fb      	ldr	r3, [r7, #28]
   10084:	2b00      	cmp	r3, #0
   10086:	d107      	bne.n	10098 <RAM_SIZE+0x98>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure ready to enter the blocked
					state. */
					vTaskInternalSetTimeOutState( &xTimeOut );
   10088:	f107 0314 	add.w	r3, r7, #20
   1008c:	4618      	mov	r0, r3
   1008e:	f002 f819 	bl	120c4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
   10092:	f04f 0301 	mov.w	r3, #1
   10096:	61fb      	str	r3, [r7, #28]
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   10098:	f004 f9ce 	bl	14438 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   1009c:	f001 fab0 	bl	11600 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
   100a0:	f004 f992 	bl	143c8 <vPortEnterCritical>
   100a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   100aa:	b2db      	uxtb	r3, r3
   100ac:	b25b      	sxtb	r3, r3
   100ae:	f1b3 3fff 	cmp.w	r3, #4294967295
   100b2:	d104      	bne.n	100be <RAM_SIZE+0xbe>
   100b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100b6:	f04f 0200 	mov.w	r2, #0
   100ba:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   100be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   100c4:	b2db      	uxtb	r3, r3
   100c6:	b25b      	sxtb	r3, r3
   100c8:	f1b3 3fff 	cmp.w	r3, #4294967295
   100cc:	d104      	bne.n	100d8 <RAM_SIZE+0xd8>
   100ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   100d0:	f04f 0200 	mov.w	r2, #0
   100d4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   100d8:	f004 f9ae 	bl	14438 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   100dc:	f107 0214 	add.w	r2, r7, #20
   100e0:	f107 0304 	add.w	r3, r7, #4
   100e4:	4610      	mov	r0, r2
   100e6:	4619      	mov	r1, r3
   100e8:	f002 f804 	bl	120f4 <xTaskCheckForTimeOut>
   100ec:	4603      	mov	r3, r0
   100ee:	2b00      	cmp	r3, #0
   100f0:	d128      	bne.n	10144 <RAM_SIZE+0x144>
		{
			/* Timeout has not expired yet, check to see if there is data in the
			queue now, and if not enter the Blocked state to wait for data. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   100f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
   100f4:	f000 fae2 	bl	106bc <prvIsQueueEmpty>
   100f8:	4603      	mov	r3, r0
   100fa:	2b00      	cmp	r3, #0
   100fc:	d01c      	beq.n	10138 <RAM_SIZE+0x138>
			{
				traceBLOCKING_ON_QUEUE_PEEK( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   100fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   10100:	f103 0224 	add.w	r2, r3, #36	; 0x24
   10104:	687b      	ldr	r3, [r7, #4]
   10106:	4610      	mov	r0, r2
   10108:	4619      	mov	r1, r3
   1010a:	f001 fe37 	bl	11d7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
   1010e:	6a78      	ldr	r0, [r7, #36]	; 0x24
   10110:	f000 fa7e 	bl	10610 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
   10114:	f001 fa86 	bl	11624 <xTaskResumeAll>
   10118:	4603      	mov	r3, r0
   1011a:	2b00      	cmp	r3, #0
   1011c:	f47f af77 	bne.w	1000e <RAM_SIZE+0xe>
				{
					portYIELD_WITHIN_API();
   10120:	f64e 5304 	movw	r3, #60676	; 0xed04
   10124:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10128:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1012c:	601a      	str	r2, [r3, #0]
   1012e:	f3bf 8f4f 	dsb	sy
   10132:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   10136:	e76d      	b.n	10014 <RAM_SIZE+0x14>
			}
			else
			{
				/* There is data in the queue now, so don't enter the blocked
				state, instead return to try and obtain the data. */
				prvUnlockQueue( pxQueue );
   10138:	6a78      	ldr	r0, [r7, #36]	; 0x24
   1013a:	f000 fa69 	bl	10610 <prvUnlockQueue>
				( void ) xTaskResumeAll();
   1013e:	f001 fa71 	bl	11624 <xTaskResumeAll>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
   10142:	e767      	b.n	10014 <RAM_SIZE+0x14>
		}
		else
		{
			/* The timeout has expired.  If there is still no data in the queue
			exit, otherwise go back and try to read the data again. */
			prvUnlockQueue( pxQueue );
   10144:	6a78      	ldr	r0, [r7, #36]	; 0x24
   10146:	f000 fa63 	bl	10610 <prvUnlockQueue>
			( void ) xTaskResumeAll();
   1014a:	f001 fa6b 	bl	11624 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   1014e:	6a78      	ldr	r0, [r7, #36]	; 0x24
   10150:	f000 fab4 	bl	106bc <prvIsQueueEmpty>
   10154:	4603      	mov	r3, r0
   10156:	2b00      	cmp	r3, #0
   10158:	f43f af5b 	beq.w	10012 <RAM_SIZE+0x12>
			{
				traceQUEUE_PEEK_FAILED( pxQueue );
				return errQUEUE_EMPTY;
   1015c:	f04f 0300 	mov.w	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
   10160:	4618      	mov	r0, r3
   10162:	f107 0738 	add.w	r7, r7, #56	; 0x38
   10166:	46bd      	mov	sp, r7
   10168:	bd80      	pop	{r7, pc}
   1016a:	bf00      	nop

0001016c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   1016c:	b580      	push	{r7, lr}
   1016e:	b08e      	sub	sp, #56	; 0x38
   10170:	af00      	add	r7, sp, #0
   10172:	60f8      	str	r0, [r7, #12]
   10174:	60b9      	str	r1, [r7, #8]
   10176:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
   10178:	68fb      	ldr	r3, [r7, #12]
   1017a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   1017c:	69bb      	ldr	r3, [r7, #24]
   1017e:	2b00      	cmp	r3, #0
   10180:	d109      	bne.n	10196 <xQueueReceiveFromISR+0x2a>
   10182:	f04f 0328 	mov.w	r3, #40	; 0x28
   10186:	f383 8811 	msr	BASEPRI, r3
   1018a:	f3bf 8f6f 	isb	sy
   1018e:	f3bf 8f4f 	dsb	sy
   10192:	627b      	str	r3, [r7, #36]	; 0x24
   10194:	e7fe      	b.n	10194 <xQueueReceiveFromISR+0x28>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   10196:	68bb      	ldr	r3, [r7, #8]
   10198:	2b00      	cmp	r3, #0
   1019a:	d103      	bne.n	101a4 <xQueueReceiveFromISR+0x38>
   1019c:	69bb      	ldr	r3, [r7, #24]
   1019e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   101a0:	2b00      	cmp	r3, #0
   101a2:	d102      	bne.n	101aa <xQueueReceiveFromISR+0x3e>
   101a4:	f04f 0301 	mov.w	r3, #1
   101a8:	e001      	b.n	101ae <xQueueReceiveFromISR+0x42>
   101aa:	f04f 0300 	mov.w	r3, #0
   101ae:	2b00      	cmp	r3, #0
   101b0:	d109      	bne.n	101c6 <xQueueReceiveFromISR+0x5a>
   101b2:	f04f 0328 	mov.w	r3, #40	; 0x28
   101b6:	f383 8811 	msr	BASEPRI, r3
   101ba:	f3bf 8f6f 	isb	sy
   101be:	f3bf 8f4f 	dsb	sy
   101c2:	62bb      	str	r3, [r7, #40]	; 0x28
   101c4:	e7fe      	b.n	101c4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   101c6:	f004 f9e3 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   101ca:	f3ef 8211 	mrs	r2, BASEPRI
   101ce:	f04f 0328 	mov.w	r3, #40	; 0x28
   101d2:	f383 8811 	msr	BASEPRI, r3
   101d6:	f3bf 8f6f 	isb	sy
   101da:	f3bf 8f4f 	dsb	sy
   101de:	633a      	str	r2, [r7, #48]	; 0x30
   101e0:	62fb      	str	r3, [r7, #44]	; 0x2c
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   101e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   101e4:	617b      	str	r3, [r7, #20]
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   101e6:	69bb      	ldr	r3, [r7, #24]
   101e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   101ea:	61fb      	str	r3, [r7, #28]

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   101ec:	69fb      	ldr	r3, [r7, #28]
   101ee:	2b00      	cmp	r3, #0
   101f0:	d03a      	beq.n	10268 <xQueueReceiveFromISR+0xfc>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
   101f2:	69bb      	ldr	r3, [r7, #24]
   101f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   101f8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   101fc:	69b8      	ldr	r0, [r7, #24]
   101fe:	68b9      	ldr	r1, [r7, #8]
   10200:	f000 f9de 	bl	105c0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
   10204:	69fb      	ldr	r3, [r7, #28]
   10206:	f103 32ff 	add.w	r2, r3, #4294967295
   1020a:	69bb      	ldr	r3, [r7, #24]
   1020c:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
   1020e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
   10212:	f1b3 3fff 	cmp.w	r3, #4294967295
   10216:	d114      	bne.n	10242 <xQueueReceiveFromISR+0xd6>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10218:	69bb      	ldr	r3, [r7, #24]
   1021a:	691b      	ldr	r3, [r3, #16]
   1021c:	2b00      	cmp	r3, #0
   1021e:	d01a      	beq.n	10256 <xQueueReceiveFromISR+0xea>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   10220:	69bb      	ldr	r3, [r7, #24]
   10222:	f103 0310 	add.w	r3, r3, #16
   10226:	4618      	mov	r0, r3
   10228:	f001 fe3c 	bl	11ea4 <xTaskRemoveFromEventList>
   1022c:	4603      	mov	r3, r0
   1022e:	2b00      	cmp	r3, #0
   10230:	d013      	beq.n	1025a <xQueueReceiveFromISR+0xee>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   10232:	687b      	ldr	r3, [r7, #4]
   10234:	2b00      	cmp	r3, #0
   10236:	d012      	beq.n	1025e <xQueueReceiveFromISR+0xf2>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   10238:	687b      	ldr	r3, [r7, #4]
   1023a:	f04f 0201 	mov.w	r2, #1
   1023e:	601a      	str	r2, [r3, #0]
   10240:	e00e      	b.n	10260 <xQueueReceiveFromISR+0xf4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
   10242:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   10246:	f103 0301 	add.w	r3, r3, #1
   1024a:	b2db      	uxtb	r3, r3
   1024c:	461a      	mov	r2, r3
   1024e:	69bb      	ldr	r3, [r7, #24]
   10250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   10254:	e004      	b.n	10260 <xQueueReceiveFromISR+0xf4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   10256:	bf00      	nop
   10258:	e002      	b.n	10260 <xQueueReceiveFromISR+0xf4>
   1025a:	bf00      	nop
   1025c:	e000      	b.n	10260 <xQueueReceiveFromISR+0xf4>
   1025e:	bf00      	nop
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
			}

			xReturn = pdPASS;
   10260:	f04f 0301 	mov.w	r3, #1
   10264:	613b      	str	r3, [r7, #16]
   10266:	e002      	b.n	1026e <xQueueReceiveFromISR+0x102>
		}
		else
		{
			xReturn = pdFAIL;
   10268:	f04f 0300 	mov.w	r3, #0
   1026c:	613b      	str	r3, [r7, #16]
   1026e:	697b      	ldr	r3, [r7, #20]
   10270:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10272:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   10274:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   10278:	693b      	ldr	r3, [r7, #16]
}
   1027a:	4618      	mov	r0, r3
   1027c:	f107 0738 	add.w	r7, r7, #56	; 0x38
   10280:	46bd      	mov	sp, r7
   10282:	bd80      	pop	{r7, pc}

00010284 <xQueuePeekFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,  void * const pvBuffer )
{
   10284:	b580      	push	{r7, lr}
   10286:	b08c      	sub	sp, #48	; 0x30
   10288:	af00      	add	r7, sp, #0
   1028a:	6078      	str	r0, [r7, #4]
   1028c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = xQueue;
   1028e:	687b      	ldr	r3, [r7, #4]
   10290:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
   10292:	697b      	ldr	r3, [r7, #20]
   10294:	2b00      	cmp	r3, #0
   10296:	d109      	bne.n	102ac <xQueuePeekFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10298:	f04f 0328 	mov.w	r3, #40	; 0x28
   1029c:	f383 8811 	msr	BASEPRI, r3
   102a0:	f3bf 8f6f 	isb	sy
   102a4:	f3bf 8f4f 	dsb	sy
   102a8:	61bb      	str	r3, [r7, #24]
   102aa:	e7fe      	b.n	102aa <xQueuePeekFromISR+0x26>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   102ac:	683b      	ldr	r3, [r7, #0]
   102ae:	2b00      	cmp	r3, #0
   102b0:	d103      	bne.n	102ba <xQueuePeekFromISR+0x36>
   102b2:	697b      	ldr	r3, [r7, #20]
   102b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102b6:	2b00      	cmp	r3, #0
   102b8:	d102      	bne.n	102c0 <xQueuePeekFromISR+0x3c>
   102ba:	f04f 0301 	mov.w	r3, #1
   102be:	e001      	b.n	102c4 <xQueuePeekFromISR+0x40>
   102c0:	f04f 0300 	mov.w	r3, #0
   102c4:	2b00      	cmp	r3, #0
   102c6:	d109      	bne.n	102dc <xQueuePeekFromISR+0x58>
   102c8:	f04f 0328 	mov.w	r3, #40	; 0x28
   102cc:	f383 8811 	msr	BASEPRI, r3
   102d0:	f3bf 8f6f 	isb	sy
   102d4:	f3bf 8f4f 	dsb	sy
   102d8:	61fb      	str	r3, [r7, #28]
   102da:	e7fe      	b.n	102da <xQueuePeekFromISR+0x56>
	configASSERT( pxQueue->uxItemSize != 0 ); /* Can't peek a semaphore. */
   102dc:	697b      	ldr	r3, [r7, #20]
   102de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   102e0:	2b00      	cmp	r3, #0
   102e2:	d109      	bne.n	102f8 <xQueuePeekFromISR+0x74>
   102e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   102e8:	f383 8811 	msr	BASEPRI, r3
   102ec:	f3bf 8f6f 	isb	sy
   102f0:	f3bf 8f4f 	dsb	sy
   102f4:	623b      	str	r3, [r7, #32]
   102f6:	e7fe      	b.n	102f6 <xQueuePeekFromISR+0x72>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   102f8:	f004 f94a 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   102fc:	f3ef 8211 	mrs	r2, BASEPRI
   10300:	f04f 0328 	mov.w	r3, #40	; 0x28
   10304:	f383 8811 	msr	BASEPRI, r3
   10308:	f3bf 8f6f 	isb	sy
   1030c:	f3bf 8f4f 	dsb	sy
   10310:	62ba      	str	r2, [r7, #40]	; 0x28
   10312:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10314:	6abb      	ldr	r3, [r7, #40]	; 0x28

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   10316:	60fb      	str	r3, [r7, #12]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   10318:	697b      	ldr	r3, [r7, #20]
   1031a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1031c:	2b00      	cmp	r3, #0
   1031e:	d00d      	beq.n	1033c <xQueuePeekFromISR+0xb8>
		{
			traceQUEUE_PEEK_FROM_ISR( pxQueue );

			/* Remember the read position so it can be reset as nothing is
			actually being removed from the queue. */
			pcOriginalReadPosition = pxQueue->u.xQueue.pcReadFrom;
   10320:	697b      	ldr	r3, [r7, #20]
   10322:	68db      	ldr	r3, [r3, #12]
   10324:	613b      	str	r3, [r7, #16]
			prvCopyDataFromQueue( pxQueue, pvBuffer );
   10326:	6978      	ldr	r0, [r7, #20]
   10328:	6839      	ldr	r1, [r7, #0]
   1032a:	f000 f949 	bl	105c0 <prvCopyDataFromQueue>
			pxQueue->u.xQueue.pcReadFrom = pcOriginalReadPosition;
   1032e:	697b      	ldr	r3, [r7, #20]
   10330:	693a      	ldr	r2, [r7, #16]
   10332:	60da      	str	r2, [r3, #12]

			xReturn = pdPASS;
   10334:	f04f 0301 	mov.w	r3, #1
   10338:	60bb      	str	r3, [r7, #8]
   1033a:	e002      	b.n	10342 <xQueuePeekFromISR+0xbe>
		}
		else
		{
			xReturn = pdFAIL;
   1033c:	f04f 0300 	mov.w	r3, #0
   10340:	60bb      	str	r3, [r7, #8]
   10342:	68fb      	ldr	r3, [r7, #12]
   10344:	62fb      	str	r3, [r7, #44]	; 0x2c
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10348:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   1034c:	68bb      	ldr	r3, [r7, #8]
}
   1034e:	4618      	mov	r0, r3
   10350:	f107 0730 	add.w	r7, r7, #48	; 0x30
   10354:	46bd      	mov	sp, r7
   10356:	bd80      	pop	{r7, pc}

00010358 <uxQueueMessagesWaiting>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
   10358:	b580      	push	{r7, lr}
   1035a:	b084      	sub	sp, #16
   1035c:	af00      	add	r7, sp, #0
   1035e:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
   10360:	687b      	ldr	r3, [r7, #4]
   10362:	2b00      	cmp	r3, #0
   10364:	d109      	bne.n	1037a <uxQueueMessagesWaiting+0x22>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10366:	f04f 0328 	mov.w	r3, #40	; 0x28
   1036a:	f383 8811 	msr	BASEPRI, r3
   1036e:	f3bf 8f6f 	isb	sy
   10372:	f3bf 8f4f 	dsb	sy
   10376:	60fb      	str	r3, [r7, #12]
   10378:	e7fe      	b.n	10378 <uxQueueMessagesWaiting+0x20>

	taskENTER_CRITICAL();
   1037a:	f004 f825 	bl	143c8 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
   1037e:	687b      	ldr	r3, [r7, #4]
   10380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10382:	60bb      	str	r3, [r7, #8]
	}
	taskEXIT_CRITICAL();
   10384:	f004 f858 	bl	14438 <vPortExitCritical>

	return uxReturn;
   10388:	68bb      	ldr	r3, [r7, #8]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1038a:	4618      	mov	r0, r3
   1038c:	f107 0710 	add.w	r7, r7, #16
   10390:	46bd      	mov	sp, r7
   10392:	bd80      	pop	{r7, pc}

00010394 <uxQueueSpacesAvailable>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
   10394:	b580      	push	{r7, lr}
   10396:	b086      	sub	sp, #24
   10398:	af00      	add	r7, sp, #0
   1039a:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   1039c:	687b      	ldr	r3, [r7, #4]
   1039e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   103a0:	693b      	ldr	r3, [r7, #16]
   103a2:	2b00      	cmp	r3, #0
   103a4:	d109      	bne.n	103ba <uxQueueSpacesAvailable+0x26>
   103a6:	f04f 0328 	mov.w	r3, #40	; 0x28
   103aa:	f383 8811 	msr	BASEPRI, r3
   103ae:	f3bf 8f6f 	isb	sy
   103b2:	f3bf 8f4f 	dsb	sy
   103b6:	617b      	str	r3, [r7, #20]
   103b8:	e7fe      	b.n	103b8 <uxQueueSpacesAvailable+0x24>

	taskENTER_CRITICAL();
   103ba:	f004 f805 	bl	143c8 <vPortEnterCritical>
	{
		uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
   103be:	693b      	ldr	r3, [r7, #16]
   103c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
   103c2:	693b      	ldr	r3, [r7, #16]
   103c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   103c6:	ebc3 0302 	rsb	r3, r3, r2
   103ca:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
   103cc:	f004 f834 	bl	14438 <vPortExitCritical>

	return uxReturn;
   103d0:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   103d2:	4618      	mov	r0, r3
   103d4:	f107 0718 	add.w	r7, r7, #24
   103d8:	46bd      	mov	sp, r7
   103da:	bd80      	pop	{r7, pc}

000103dc <uxQueueMessagesWaitingFromISR>:
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
   103dc:	b480      	push	{r7}
   103de:	b087      	sub	sp, #28
   103e0:	af00      	add	r7, sp, #0
   103e2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
   103e4:	687b      	ldr	r3, [r7, #4]
   103e6:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   103e8:	693b      	ldr	r3, [r7, #16]
   103ea:	2b00      	cmp	r3, #0
   103ec:	d109      	bne.n	10402 <uxQueueMessagesWaitingFromISR+0x26>
   103ee:	f04f 0328 	mov.w	r3, #40	; 0x28
   103f2:	f383 8811 	msr	BASEPRI, r3
   103f6:	f3bf 8f6f 	isb	sy
   103fa:	f3bf 8f4f 	dsb	sy
   103fe:	617b      	str	r3, [r7, #20]
   10400:	e7fe      	b.n	10400 <uxQueueMessagesWaitingFromISR+0x24>
	uxReturn = pxQueue->uxMessagesWaiting;
   10402:	693b      	ldr	r3, [r7, #16]
   10404:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10406:	60fb      	str	r3, [r7, #12]

	return uxReturn;
   10408:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
   1040a:	4618      	mov	r0, r3
   1040c:	f107 071c 	add.w	r7, r7, #28
   10410:	46bd      	mov	sp, r7
   10412:	bc80      	pop	{r7}
   10414:	4770      	bx	lr
   10416:	bf00      	nop

00010418 <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
   10418:	b580      	push	{r7, lr}
   1041a:	b084      	sub	sp, #16
   1041c:	af00      	add	r7, sp, #0
   1041e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
   10420:	687b      	ldr	r3, [r7, #4]
   10422:	60bb      	str	r3, [r7, #8]

	configASSERT( pxQueue );
   10424:	68bb      	ldr	r3, [r7, #8]
   10426:	2b00      	cmp	r3, #0
   10428:	d109      	bne.n	1043e <vQueueDelete+0x26>
   1042a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1042e:	f383 8811 	msr	BASEPRI, r3
   10432:	f3bf 8f6f 	isb	sy
   10436:	f3bf 8f4f 	dsb	sy
   1043a:	60fb      	str	r3, [r7, #12]
   1043c:	e7fe      	b.n	1043c <vQueueDelete+0x24>

	#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
	{
		/* The queue can only have been allocated dynamically - free it
		again. */
		vPortFree( pxQueue );
   1043e:	68b8      	ldr	r0, [r7, #8]
   10440:	f003 fdf8 	bl	14034 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
   10444:	f107 0710 	add.w	r7, r7, #16
   10448:	46bd      	mov	sp, r7
   1044a:	bd80      	pop	{r7, pc}

0001044c <uxQueueGetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxQueueGetQueueNumber( QueueHandle_t xQueue )
	{
   1044c:	b480      	push	{r7}
   1044e:	b083      	sub	sp, #12
   10450:	af00      	add	r7, sp, #0
   10452:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->uxQueueNumber;
   10454:	687b      	ldr	r3, [r7, #4]
   10456:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	}
   10458:	4618      	mov	r0, r3
   1045a:	f107 070c 	add.w	r7, r7, #12
   1045e:	46bd      	mov	sp, r7
   10460:	bc80      	pop	{r7}
   10462:	4770      	bx	lr

00010464 <vQueueSetQueueNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vQueueSetQueueNumber( QueueHandle_t xQueue, UBaseType_t uxQueueNumber )
	{
   10464:	b480      	push	{r7}
   10466:	b083      	sub	sp, #12
   10468:	af00      	add	r7, sp, #0
   1046a:	6078      	str	r0, [r7, #4]
   1046c:	6039      	str	r1, [r7, #0]
		( ( Queue_t * ) xQueue )->uxQueueNumber = uxQueueNumber;
   1046e:	687b      	ldr	r3, [r7, #4]
   10470:	683a      	ldr	r2, [r7, #0]
   10472:	649a      	str	r2, [r3, #72]	; 0x48
	}
   10474:	f107 070c 	add.w	r7, r7, #12
   10478:	46bd      	mov	sp, r7
   1047a:	bc80      	pop	{r7}
   1047c:	4770      	bx	lr
   1047e:	bf00      	nop

00010480 <ucQueueGetQueueType>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	uint8_t ucQueueGetQueueType( QueueHandle_t xQueue )
	{
   10480:	b480      	push	{r7}
   10482:	b083      	sub	sp, #12
   10484:	af00      	add	r7, sp, #0
   10486:	6078      	str	r0, [r7, #4]
		return ( ( Queue_t * ) xQueue )->ucQueueType;
   10488:	687b      	ldr	r3, [r7, #4]
   1048a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
	}
   1048e:	4618      	mov	r0, r3
   10490:	f107 070c 	add.w	r7, r7, #12
   10494:	46bd      	mov	sp, r7
   10496:	bc80      	pop	{r7}
   10498:	4770      	bx	lr
   1049a:	bf00      	nop

0001049c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
   1049c:	b480      	push	{r7}
   1049e:	b085      	sub	sp, #20
   104a0:	af00      	add	r7, sp, #0
   104a2:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
   104a4:	687b      	ldr	r3, [r7, #4]
   104a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   104a8:	2b00      	cmp	r3, #0
   104aa:	d006      	beq.n	104ba <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
   104ac:	687b      	ldr	r3, [r7, #4]
   104ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   104b0:	681b      	ldr	r3, [r3, #0]
   104b2:	f1c3 0305 	rsb	r3, r3, #5
   104b6:	60fb      	str	r3, [r7, #12]
   104b8:	e002      	b.n	104c0 <prvGetDisinheritPriorityAfterTimeout+0x24>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
   104ba:	f04f 0300 	mov.w	r3, #0
   104be:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
   104c0:	68fb      	ldr	r3, [r7, #12]
	}
   104c2:	4618      	mov	r0, r3
   104c4:	f107 0714 	add.w	r7, r7, #20
   104c8:	46bd      	mov	sp, r7
   104ca:	bc80      	pop	{r7}
   104cc:	4770      	bx	lr
   104ce:	bf00      	nop

000104d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   104d0:	b580      	push	{r7, lr}
   104d2:	b086      	sub	sp, #24
   104d4:	af00      	add	r7, sp, #0
   104d6:	60f8      	str	r0, [r7, #12]
   104d8:	60b9      	str	r1, [r7, #8]
   104da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   104dc:	f04f 0300 	mov.w	r3, #0
   104e0:	613b      	str	r3, [r7, #16]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
   104e2:	68fb      	ldr	r3, [r7, #12]
   104e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   104e6:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   104e8:	68fb      	ldr	r3, [r7, #12]
   104ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   104ec:	2b00      	cmp	r3, #0
   104ee:	d10f      	bne.n	10510 <prvCopyDataToQueue+0x40>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   104f0:	68fb      	ldr	r3, [r7, #12]
   104f2:	681b      	ldr	r3, [r3, #0]
   104f4:	2b00      	cmp	r3, #0
   104f6:	d155      	bne.n	105a4 <prvCopyDataToQueue+0xd4>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
   104f8:	68fb      	ldr	r3, [r7, #12]
   104fa:	689b      	ldr	r3, [r3, #8]
   104fc:	4618      	mov	r0, r3
   104fe:	f002 f951 	bl	127a4 <xTaskPriorityDisinherit>
   10502:	4603      	mov	r3, r0
   10504:	613b      	str	r3, [r7, #16]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   10506:	68fb      	ldr	r3, [r7, #12]
   10508:	f04f 0200 	mov.w	r2, #0
   1050c:	609a      	str	r2, [r3, #8]
   1050e:	e04c      	b.n	105aa <prvCopyDataToQueue+0xda>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   10510:	687b      	ldr	r3, [r7, #4]
   10512:	2b00      	cmp	r3, #0
   10514:	d11a      	bne.n	1054c <prvCopyDataToQueue+0x7c>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   10516:	68fb      	ldr	r3, [r7, #12]
   10518:	685a      	ldr	r2, [r3, #4]
   1051a:	68fb      	ldr	r3, [r7, #12]
   1051c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   1051e:	4610      	mov	r0, r2
   10520:	68b9      	ldr	r1, [r7, #8]
   10522:	461a      	mov	r2, r3
   10524:	f004 ff7e 	bl	15424 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   10528:	68fb      	ldr	r3, [r7, #12]
   1052a:	685a      	ldr	r2, [r3, #4]
   1052c:	68fb      	ldr	r3, [r7, #12]
   1052e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10530:	441a      	add	r2, r3
   10532:	68fb      	ldr	r3, [r7, #12]
   10534:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10536:	68fb      	ldr	r3, [r7, #12]
   10538:	685a      	ldr	r2, [r3, #4]
   1053a:	68fb      	ldr	r3, [r7, #12]
   1053c:	689b      	ldr	r3, [r3, #8]
   1053e:	429a      	cmp	r2, r3
   10540:	d332      	bcc.n	105a8 <prvCopyDataToQueue+0xd8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   10542:	68fb      	ldr	r3, [r7, #12]
   10544:	681a      	ldr	r2, [r3, #0]
   10546:	68fb      	ldr	r3, [r7, #12]
   10548:	605a      	str	r2, [r3, #4]
   1054a:	e02e      	b.n	105aa <prvCopyDataToQueue+0xda>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
   1054c:	68fb      	ldr	r3, [r7, #12]
   1054e:	68da      	ldr	r2, [r3, #12]
   10550:	68fb      	ldr	r3, [r7, #12]
   10552:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10554:	4610      	mov	r0, r2
   10556:	68b9      	ldr	r1, [r7, #8]
   10558:	461a      	mov	r2, r3
   1055a:	f004 ff63 	bl	15424 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
   1055e:	68fb      	ldr	r3, [r7, #12]
   10560:	68da      	ldr	r2, [r3, #12]
   10562:	68fb      	ldr	r3, [r7, #12]
   10564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10566:	f1c3 0300 	rsb	r3, r3, #0
   1056a:	441a      	add	r2, r3
   1056c:	68fb      	ldr	r3, [r7, #12]
   1056e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   10570:	68fb      	ldr	r3, [r7, #12]
   10572:	68da      	ldr	r2, [r3, #12]
   10574:	68fb      	ldr	r3, [r7, #12]
   10576:	681b      	ldr	r3, [r3, #0]
   10578:	429a      	cmp	r2, r3
   1057a:	d208      	bcs.n	1058e <prvCopyDataToQueue+0xbe>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
   1057c:	68fb      	ldr	r3, [r7, #12]
   1057e:	689a      	ldr	r2, [r3, #8]
   10580:	68fb      	ldr	r3, [r7, #12]
   10582:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   10584:	f1c3 0300 	rsb	r3, r3, #0
   10588:	441a      	add	r2, r3
   1058a:	68fb      	ldr	r3, [r7, #12]
   1058c:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   1058e:	687b      	ldr	r3, [r7, #4]
   10590:	2b02      	cmp	r3, #2
   10592:	d10a      	bne.n	105aa <prvCopyDataToQueue+0xda>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
   10594:	697b      	ldr	r3, [r7, #20]
   10596:	2b00      	cmp	r3, #0
   10598:	d007      	beq.n	105aa <prvCopyDataToQueue+0xda>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
   1059a:	697b      	ldr	r3, [r7, #20]
   1059c:	f103 33ff 	add.w	r3, r3, #4294967295
   105a0:	617b      	str	r3, [r7, #20]
   105a2:	e002      	b.n	105aa <prvCopyDataToQueue+0xda>
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
   105a4:	bf00      	nop
   105a6:	e000      	b.n	105aa <prvCopyDataToQueue+0xda>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   105a8:	bf00      	nop
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
   105aa:	697b      	ldr	r3, [r7, #20]
   105ac:	f103 0201 	add.w	r2, r3, #1
   105b0:	68fb      	ldr	r3, [r7, #12]
   105b2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   105b4:	693b      	ldr	r3, [r7, #16]
}
   105b6:	4618      	mov	r0, r3
   105b8:	f107 0718 	add.w	r7, r7, #24
   105bc:	46bd      	mov	sp, r7
   105be:	bd80      	pop	{r7, pc}

000105c0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   105c0:	b580      	push	{r7, lr}
   105c2:	b082      	sub	sp, #8
   105c4:	af00      	add	r7, sp, #0
   105c6:	6078      	str	r0, [r7, #4]
   105c8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   105ca:	687b      	ldr	r3, [r7, #4]
   105cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   105ce:	2b00      	cmp	r3, #0
   105d0:	d019      	beq.n	10606 <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
   105d2:	687b      	ldr	r3, [r7, #4]
   105d4:	68da      	ldr	r2, [r3, #12]
   105d6:	687b      	ldr	r3, [r7, #4]
   105d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   105da:	441a      	add	r2, r3
   105dc:	687b      	ldr	r3, [r7, #4]
   105de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   105e0:	687b      	ldr	r3, [r7, #4]
   105e2:	68da      	ldr	r2, [r3, #12]
   105e4:	687b      	ldr	r3, [r7, #4]
   105e6:	689b      	ldr	r3, [r3, #8]
   105e8:	429a      	cmp	r2, r3
   105ea:	d303      	bcc.n	105f4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
   105ec:	687b      	ldr	r3, [r7, #4]
   105ee:	681a      	ldr	r2, [r3, #0]
   105f0:	687b      	ldr	r3, [r7, #4]
   105f2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
   105f4:	687b      	ldr	r3, [r7, #4]
   105f6:	68da      	ldr	r2, [r3, #12]
   105f8:	687b      	ldr	r3, [r7, #4]
   105fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   105fc:	6838      	ldr	r0, [r7, #0]
   105fe:	4611      	mov	r1, r2
   10600:	461a      	mov	r2, r3
   10602:	f004 ff0f 	bl	15424 <memcpy>
	}
}
   10606:	f107 0708 	add.w	r7, r7, #8
   1060a:	46bd      	mov	sp, r7
   1060c:	bd80      	pop	{r7, pc}
   1060e:	bf00      	nop

00010610 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   10610:	b580      	push	{r7, lr}
   10612:	b084      	sub	sp, #16
   10614:	af00      	add	r7, sp, #0
   10616:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   10618:	f003 fed6 	bl	143c8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
   1061c:	687b      	ldr	r3, [r7, #4]
   1061e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   10622:	73bb      	strb	r3, [r7, #14]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   10624:	e012      	b.n	1064c <prvUnlockQueue+0x3c>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   10626:	687b      	ldr	r3, [r7, #4]
   10628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   1062a:	2b00      	cmp	r3, #0
   1062c:	d013      	beq.n	10656 <prvUnlockQueue+0x46>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   1062e:	687b      	ldr	r3, [r7, #4]
   10630:	f103 0324 	add.w	r3, r3, #36	; 0x24
   10634:	4618      	mov	r0, r3
   10636:	f001 fc35 	bl	11ea4 <xTaskRemoveFromEventList>
   1063a:	4603      	mov	r3, r0
   1063c:	2b00      	cmp	r3, #0
   1063e:	d001      	beq.n	10644 <prvUnlockQueue+0x34>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
   10640:	f001 fdc2 	bl	121c8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
   10644:	7bbb      	ldrb	r3, [r7, #14]
   10646:	f103 33ff 	add.w	r3, r3, #4294967295
   1064a:	73bb      	strb	r3, [r7, #14]
	taskENTER_CRITICAL();
	{
		int8_t cTxLock = pxQueue->cTxLock;

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
   1064c:	f997 300e 	ldrsb.w	r3, [r7, #14]
   10650:	2b00      	cmp	r3, #0
   10652:	dce8      	bgt.n	10626 <prvUnlockQueue+0x16>
   10654:	e000      	b.n	10658 <prvUnlockQueue+0x48>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   10656:	bf00      	nop
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
		}

		pxQueue->cTxLock = queueUNLOCKED;
   10658:	687b      	ldr	r3, [r7, #4]
   1065a:	f04f 32ff 	mov.w	r2, #4294967295
   1065e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
   10662:	f003 fee9 	bl	14438 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   10666:	f003 feaf 	bl	143c8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
   1066a:	687b      	ldr	r3, [r7, #4]
   1066c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   10670:	73fb      	strb	r3, [r7, #15]

		while( cRxLock > queueLOCKED_UNMODIFIED )
   10672:	e012      	b.n	1069a <prvUnlockQueue+0x8a>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   10674:	687b      	ldr	r3, [r7, #4]
   10676:	691b      	ldr	r3, [r3, #16]
   10678:	2b00      	cmp	r3, #0
   1067a:	d013      	beq.n	106a4 <prvUnlockQueue+0x94>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   1067c:	687b      	ldr	r3, [r7, #4]
   1067e:	f103 0310 	add.w	r3, r3, #16
   10682:	4618      	mov	r0, r3
   10684:	f001 fc0e 	bl	11ea4 <xTaskRemoveFromEventList>
   10688:	4603      	mov	r3, r0
   1068a:	2b00      	cmp	r3, #0
   1068c:	d001      	beq.n	10692 <prvUnlockQueue+0x82>
				{
					vTaskMissedYield();
   1068e:	f001 fd9b 	bl	121c8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
   10692:	7bfb      	ldrb	r3, [r7, #15]
   10694:	f103 33ff 	add.w	r3, r3, #4294967295
   10698:	73fb      	strb	r3, [r7, #15]
	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		int8_t cRxLock = pxQueue->cRxLock;

		while( cRxLock > queueLOCKED_UNMODIFIED )
   1069a:	f997 300f 	ldrsb.w	r3, [r7, #15]
   1069e:	2b00      	cmp	r3, #0
   106a0:	dce8      	bgt.n	10674 <prvUnlockQueue+0x64>
   106a2:	e000      	b.n	106a6 <prvUnlockQueue+0x96>

				--cRxLock;
			}
			else
			{
				break;
   106a4:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
   106a6:	687b      	ldr	r3, [r7, #4]
   106a8:	f04f 32ff 	mov.w	r2, #4294967295
   106ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   106b0:	f003 fec2 	bl	14438 <vPortExitCritical>
}
   106b4:	f107 0710 	add.w	r7, r7, #16
   106b8:	46bd      	mov	sp, r7
   106ba:	bd80      	pop	{r7, pc}

000106bc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   106bc:	b580      	push	{r7, lr}
   106be:	b084      	sub	sp, #16
   106c0:	af00      	add	r7, sp, #0
   106c2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   106c4:	f003 fe80 	bl	143c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   106c8:	687b      	ldr	r3, [r7, #4]
   106ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   106cc:	2b00      	cmp	r3, #0
   106ce:	d103      	bne.n	106d8 <prvIsQueueEmpty+0x1c>
		{
			xReturn = pdTRUE;
   106d0:	f04f 0301 	mov.w	r3, #1
   106d4:	60fb      	str	r3, [r7, #12]
   106d6:	e002      	b.n	106de <prvIsQueueEmpty+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   106d8:	f04f 0300 	mov.w	r3, #0
   106dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   106de:	f003 feab 	bl	14438 <vPortExitCritical>

	return xReturn;
   106e2:	68fb      	ldr	r3, [r7, #12]
}
   106e4:	4618      	mov	r0, r3
   106e6:	f107 0710 	add.w	r7, r7, #16
   106ea:	46bd      	mov	sp, r7
   106ec:	bd80      	pop	{r7, pc}
   106ee:	bf00      	nop

000106f0 <xQueueIsQueueEmptyFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueEmptyFromISR( const QueueHandle_t xQueue )
{
   106f0:	b480      	push	{r7}
   106f2:	b087      	sub	sp, #28
   106f4:	af00      	add	r7, sp, #0
   106f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   106f8:	687b      	ldr	r3, [r7, #4]
   106fa:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   106fc:	693b      	ldr	r3, [r7, #16]
   106fe:	2b00      	cmp	r3, #0
   10700:	d109      	bne.n	10716 <xQueueIsQueueEmptyFromISR+0x26>
   10702:	f04f 0328 	mov.w	r3, #40	; 0x28
   10706:	f383 8811 	msr	BASEPRI, r3
   1070a:	f3bf 8f6f 	isb	sy
   1070e:	f3bf 8f4f 	dsb	sy
   10712:	617b      	str	r3, [r7, #20]
   10714:	e7fe      	b.n	10714 <xQueueIsQueueEmptyFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
   10716:	693b      	ldr	r3, [r7, #16]
   10718:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   1071a:	2b00      	cmp	r3, #0
   1071c:	d103      	bne.n	10726 <xQueueIsQueueEmptyFromISR+0x36>
	{
		xReturn = pdTRUE;
   1071e:	f04f 0301 	mov.w	r3, #1
   10722:	60fb      	str	r3, [r7, #12]
   10724:	e002      	b.n	1072c <xQueueIsQueueEmptyFromISR+0x3c>
	}
	else
	{
		xReturn = pdFALSE;
   10726:	f04f 0300 	mov.w	r3, #0
   1072a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   1072c:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   1072e:	4618      	mov	r0, r3
   10730:	f107 071c 	add.w	r7, r7, #28
   10734:	46bd      	mov	sp, r7
   10736:	bc80      	pop	{r7}
   10738:	4770      	bx	lr
   1073a:	bf00      	nop

0001073c <prvIsQueueFull>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   1073c:	b580      	push	{r7, lr}
   1073e:	b084      	sub	sp, #16
   10740:	af00      	add	r7, sp, #0
   10742:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   10744:	f003 fe40 	bl	143c8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   10748:	687b      	ldr	r3, [r7, #4]
   1074a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1074c:	687b      	ldr	r3, [r7, #4]
   1074e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   10750:	429a      	cmp	r2, r3
   10752:	d103      	bne.n	1075c <prvIsQueueFull+0x20>
		{
			xReturn = pdTRUE;
   10754:	f04f 0301 	mov.w	r3, #1
   10758:	60fb      	str	r3, [r7, #12]
   1075a:	e002      	b.n	10762 <prvIsQueueFull+0x26>
		}
		else
		{
			xReturn = pdFALSE;
   1075c:	f04f 0300 	mov.w	r3, #0
   10760:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   10762:	f003 fe69 	bl	14438 <vPortExitCritical>

	return xReturn;
   10766:	68fb      	ldr	r3, [r7, #12]
}
   10768:	4618      	mov	r0, r3
   1076a:	f107 0710 	add.w	r7, r7, #16
   1076e:	46bd      	mov	sp, r7
   10770:	bd80      	pop	{r7, pc}
   10772:	bf00      	nop

00010774 <xQueueIsQueueFullFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
{
   10774:	b480      	push	{r7}
   10776:	b087      	sub	sp, #28
   10778:	af00      	add	r7, sp, #0
   1077a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;
Queue_t * const pxQueue = xQueue;
   1077c:	687b      	ldr	r3, [r7, #4]
   1077e:	613b      	str	r3, [r7, #16]

	configASSERT( pxQueue );
   10780:	693b      	ldr	r3, [r7, #16]
   10782:	2b00      	cmp	r3, #0
   10784:	d109      	bne.n	1079a <xQueueIsQueueFullFromISR+0x26>
   10786:	f04f 0328 	mov.w	r3, #40	; 0x28
   1078a:	f383 8811 	msr	BASEPRI, r3
   1078e:	f3bf 8f6f 	isb	sy
   10792:	f3bf 8f4f 	dsb	sy
   10796:	617b      	str	r3, [r7, #20]
   10798:	e7fe      	b.n	10798 <xQueueIsQueueFullFromISR+0x24>
	if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   1079a:	693b      	ldr	r3, [r7, #16]
   1079c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   1079e:	693b      	ldr	r3, [r7, #16]
   107a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   107a2:	429a      	cmp	r2, r3
   107a4:	d103      	bne.n	107ae <xQueueIsQueueFullFromISR+0x3a>
	{
		xReturn = pdTRUE;
   107a6:	f04f 0301 	mov.w	r3, #1
   107aa:	60fb      	str	r3, [r7, #12]
   107ac:	e002      	b.n	107b4 <xQueueIsQueueFullFromISR+0x40>
	}
	else
	{
		xReturn = pdFALSE;
   107ae:	f04f 0300 	mov.w	r3, #0
   107b2:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   107b4:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
   107b6:	4618      	mov	r0, r3
   107b8:	f107 071c 	add.w	r7, r7, #28
   107bc:	46bd      	mov	sp, r7
   107be:	bc80      	pop	{r7}
   107c0:	4770      	bx	lr
   107c2:	bf00      	nop

000107c4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   107c4:	b580      	push	{r7, lr}
   107c6:	b086      	sub	sp, #24
   107c8:	af00      	add	r7, sp, #0
   107ca:	60f8      	str	r0, [r7, #12]
   107cc:	60b9      	str	r1, [r7, #8]
   107ce:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
   107d0:	68fb      	ldr	r3, [r7, #12]
   107d2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   107d4:	f003 fdf8 	bl	143c8 <vPortEnterCritical>
   107d8:	697b      	ldr	r3, [r7, #20]
   107da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
   107de:	b2db      	uxtb	r3, r3
   107e0:	b25b      	sxtb	r3, r3
   107e2:	f1b3 3fff 	cmp.w	r3, #4294967295
   107e6:	d104      	bne.n	107f2 <vQueueWaitForMessageRestricted+0x2e>
   107e8:	697b      	ldr	r3, [r7, #20]
   107ea:	f04f 0200 	mov.w	r2, #0
   107ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
   107f2:	697b      	ldr	r3, [r7, #20]
   107f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
   107f8:	b2db      	uxtb	r3, r3
   107fa:	b25b      	sxtb	r3, r3
   107fc:	f1b3 3fff 	cmp.w	r3, #4294967295
   10800:	d104      	bne.n	1080c <vQueueWaitForMessageRestricted+0x48>
   10802:	697b      	ldr	r3, [r7, #20]
   10804:	f04f 0200 	mov.w	r2, #0
   10808:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
   1080c:	f003 fe14 	bl	14438 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   10810:	697b      	ldr	r3, [r7, #20]
   10812:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   10814:	2b00      	cmp	r3, #0
   10816:	d107      	bne.n	10828 <vQueueWaitForMessageRestricted+0x64>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
   10818:	697b      	ldr	r3, [r7, #20]
   1081a:	f103 0324 	add.w	r3, r3, #36	; 0x24
   1081e:	4618      	mov	r0, r3
   10820:	68b9      	ldr	r1, [r7, #8]
   10822:	687a      	ldr	r2, [r7, #4]
   10824:	f001 fb12 	bl	11e4c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   10828:	6978      	ldr	r0, [r7, #20]
   1082a:	f7ff fef1 	bl	10610 <prvUnlockQueue>
	}
   1082e:	f107 0718 	add.w	r7, r7, #24
   10832:	46bd      	mov	sp, r7
   10834:	bd80      	pop	{r7, pc}
   10836:	bf00      	nop

00010838 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
   10838:	b580      	push	{r7, lr}
   1083a:	b08c      	sub	sp, #48	; 0x30
   1083c:	af04      	add	r7, sp, #16
   1083e:	60f8      	str	r0, [r7, #12]
   10840:	60b9      	str	r1, [r7, #8]
   10842:	603b      	str	r3, [r7, #0]
   10844:	4613      	mov	r3, r2
   10846:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
   10848:	88fb      	ldrh	r3, [r7, #6]
   1084a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1084e:	4618      	mov	r0, r3
   10850:	f003 fb3a 	bl	13ec8 <pvPortMalloc>
   10854:	4603      	mov	r3, r0
   10856:	61fb      	str	r3, [r7, #28]

			if( pxStack != NULL )
   10858:	69fb      	ldr	r3, [r7, #28]
   1085a:	2b00      	cmp	r3, #0
   1085c:	d010      	beq.n	10880 <xTaskCreate+0x48>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
   1085e:	f04f 005c 	mov.w	r0, #92	; 0x5c
   10862:	f003 fb31 	bl	13ec8 <pvPortMalloc>
   10866:	4603      	mov	r3, r0
   10868:	617b      	str	r3, [r7, #20]

				if( pxNewTCB != NULL )
   1086a:	697b      	ldr	r3, [r7, #20]
   1086c:	2b00      	cmp	r3, #0
   1086e:	d003      	beq.n	10878 <xTaskCreate+0x40>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
   10870:	697b      	ldr	r3, [r7, #20]
   10872:	69fa      	ldr	r2, [r7, #28]
   10874:	631a      	str	r2, [r3, #48]	; 0x30
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
   10876:	e006      	b.n	10886 <xTaskCreate+0x4e>
   10878:	69f8      	ldr	r0, [r7, #28]
   1087a:	f003 fbdb 	bl	14034 <vPortFree>
   1087e:	e002      	b.n	10886 <xTaskCreate+0x4e>
				}
			}
			else
			{
				pxNewTCB = NULL;
   10880:	f04f 0300 	mov.w	r3, #0
   10884:	617b      	str	r3, [r7, #20]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
   10886:	697b      	ldr	r3, [r7, #20]
   10888:	2b00      	cmp	r3, #0
   1088a:	d016      	beq.n	108ba <xTaskCreate+0x82>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
   1088c:	88fb      	ldrh	r3, [r7, #6]
   1088e:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10890:	9200      	str	r2, [sp, #0]
   10892:	6afa      	ldr	r2, [r7, #44]	; 0x2c
   10894:	9201      	str	r2, [sp, #4]
   10896:	697a      	ldr	r2, [r7, #20]
   10898:	9202      	str	r2, [sp, #8]
   1089a:	f04f 0200 	mov.w	r2, #0
   1089e:	9203      	str	r2, [sp, #12]
   108a0:	68f8      	ldr	r0, [r7, #12]
   108a2:	68b9      	ldr	r1, [r7, #8]
   108a4:	461a      	mov	r2, r3
   108a6:	683b      	ldr	r3, [r7, #0]
   108a8:	f000 f810 	bl	108cc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
   108ac:	6978      	ldr	r0, [r7, #20]
   108ae:	f000 f8b1 	bl	10a14 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
   108b2:	f04f 0301 	mov.w	r3, #1
   108b6:	61bb      	str	r3, [r7, #24]
   108b8:	e002      	b.n	108c0 <xTaskCreate+0x88>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   108ba:	f04f 33ff 	mov.w	r3, #4294967295
   108be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
   108c0:	69bb      	ldr	r3, [r7, #24]
	}
   108c2:	4618      	mov	r0, r3
   108c4:	f107 0720 	add.w	r7, r7, #32
   108c8:	46bd      	mov	sp, r7
   108ca:	bd80      	pop	{r7, pc}

000108cc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
   108cc:	b580      	push	{r7, lr}
   108ce:	b088      	sub	sp, #32
   108d0:	af00      	add	r7, sp, #0
   108d2:	60f8      	str	r0, [r7, #12]
   108d4:	60b9      	str	r1, [r7, #8]
   108d6:	607a      	str	r2, [r7, #4]
   108d8:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
   108da:	68bb      	ldr	r3, [r7, #8]
   108dc:	2b00      	cmp	r3, #0
   108de:	d109      	bne.n	108f4 <prvInitialiseNewTask+0x28>
   108e0:	f04f 0328 	mov.w	r3, #40	; 0x28
   108e4:	f383 8811 	msr	BASEPRI, r3
   108e8:	f3bf 8f6f 	isb	sy
   108ec:	f3bf 8f4f 	dsb	sy
   108f0:	61bb      	str	r3, [r7, #24]
   108f2:	e7fe      	b.n	108f2 <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
   108f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   108f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   108f8:	687b      	ldr	r3, [r7, #4]
   108fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   108fe:	4610      	mov	r0, r2
   10900:	f04f 01a5 	mov.w	r1, #165	; 0xa5
   10904:	461a      	mov	r2, r3
   10906:	f004 fe55 	bl	155b4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
   1090a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1090c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   1090e:	687b      	ldr	r3, [r7, #4]
   10910:	f103 33ff 	add.w	r3, r3, #4294967295
   10914:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10918:	4413      	add	r3, r2
   1091a:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
   1091c:	693b      	ldr	r3, [r7, #16]
   1091e:	f023 0307 	bic.w	r3, r3, #7
   10922:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   10924:	693b      	ldr	r3, [r7, #16]
   10926:	f003 0307 	and.w	r3, r3, #7
   1092a:	2b00      	cmp	r3, #0
   1092c:	d009      	beq.n	10942 <prvInitialiseNewTask+0x76>
   1092e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10932:	f383 8811 	msr	BASEPRI, r3
   10936:	f3bf 8f6f 	isb	sy
   1093a:	f3bf 8f4f 	dsb	sy
   1093e:	61fb      	str	r3, [r7, #28]
   10940:	e7fe      	b.n	10940 <prvInitialiseNewTask+0x74>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10942:	f04f 0300 	mov.w	r3, #0
   10946:	617b      	str	r3, [r7, #20]
   10948:	e012      	b.n	10970 <prvInitialiseNewTask+0xa4>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
   1094a:	6979      	ldr	r1, [r7, #20]
   1094c:	68ba      	ldr	r2, [r7, #8]
   1094e:	697b      	ldr	r3, [r7, #20]
   10950:	4413      	add	r3, r2
   10952:	781a      	ldrb	r2, [r3, #0]
   10954:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10956:	440b      	add	r3, r1
   10958:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
   1095c:	68ba      	ldr	r2, [r7, #8]
   1095e:	697b      	ldr	r3, [r7, #20]
   10960:	4413      	add	r3, r2
   10962:	781b      	ldrb	r3, [r3, #0]
   10964:	2b00      	cmp	r3, #0
   10966:	d007      	beq.n	10978 <prvInitialiseNewTask+0xac>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   10968:	697b      	ldr	r3, [r7, #20]
   1096a:	f103 0301 	add.w	r3, r3, #1
   1096e:	617b      	str	r3, [r7, #20]
   10970:	697b      	ldr	r3, [r7, #20]
   10972:	2b09      	cmp	r3, #9
   10974:	d9e9      	bls.n	1094a <prvInitialiseNewTask+0x7e>
   10976:	e000      	b.n	1097a <prvInitialiseNewTask+0xae>
		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
		{
			break;
   10978:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   1097a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1097c:	f04f 0200 	mov.w	r2, #0
   10980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10984:	6abb      	ldr	r3, [r7, #40]	; 0x28
   10986:	2b04      	cmp	r3, #4
   10988:	d902      	bls.n	10990 <prvInitialiseNewTask+0xc4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   1098a:	f04f 0304 	mov.w	r3, #4
   1098e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
   10990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10992:	6aba      	ldr	r2, [r7, #40]	; 0x28
   10994:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
   10996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   10998:	6aba      	ldr	r2, [r7, #40]	; 0x28
   1099a:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
   1099c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   1099e:	f04f 0200 	mov.w	r2, #0
   109a2:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
   109a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109a6:	f103 0304 	add.w	r3, r3, #4
   109aa:	4618      	mov	r0, r3
   109ac:	f7fe fc5e 	bl	f26c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
   109b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109b2:	f103 0318 	add.w	r3, r3, #24
   109b6:	4618      	mov	r0, r3
   109b8:	f7fe fc58 	bl	f26c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
   109bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109be:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   109c0:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   109c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
   109c4:	f1c3 0205 	rsb	r2, r3, #5
   109c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109ca:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
   109cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109ce:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   109d0:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
   109d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109d4:	f04f 0200 	mov.w	r2, #0
   109d8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
   109da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109dc:	f04f 0200 	mov.w	r2, #0
   109e0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   109e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109e4:	f04f 0200 	mov.w	r2, #0
   109e8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   109ec:	6938      	ldr	r0, [r7, #16]
   109ee:	68f9      	ldr	r1, [r7, #12]
   109f0:	683a      	ldr	r2, [r7, #0]
   109f2:	f003 fbab 	bl	1414c <pxPortInitialiseStack>
   109f6:	4603      	mov	r3, r0
   109f8:	461a      	mov	r2, r3
   109fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   109fc:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
   109fe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10a00:	2b00      	cmp	r3, #0
   10a02:	d002      	beq.n	10a0a <prvInitialiseNewTask+0x13e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   10a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
   10a06:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   10a08:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10a0a:	f107 0720 	add.w	r7, r7, #32
   10a0e:	46bd      	mov	sp, r7
   10a10:	bd80      	pop	{r7, pc}
   10a12:	bf00      	nop

00010a14 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
   10a14:	b580      	push	{r7, lr}
   10a16:	b082      	sub	sp, #8
   10a18:	af00      	add	r7, sp, #0
   10a1a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
   10a1c:	f003 fcd4 	bl	143c8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
   10a20:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a28:	681b      	ldr	r3, [r3, #0]
   10a2a:	f103 0201 	add.w	r2, r3, #1
   10a2e:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10a32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a36:	601a      	str	r2, [r3, #0]
		if( pxCurrentTCB == NULL )
   10a38:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a40:	681b      	ldr	r3, [r3, #0]
   10a42:	2b00      	cmp	r3, #0
   10a44:	d10f      	bne.n	10a66 <prvAddNewTaskToReadyList+0x52>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
   10a46:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a4e:	687a      	ldr	r2, [r7, #4]
   10a50:	601a      	str	r2, [r3, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   10a52:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a5a:	681b      	ldr	r3, [r3, #0]
   10a5c:	2b01      	cmp	r3, #1
   10a5e:	d11a      	bne.n	10a96 <prvAddNewTaskToReadyList+0x82>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10a60:	f001 fc04 	bl	1226c <prvInitialiseTaskLists>
   10a64:	e018      	b.n	10a98 <prvAddNewTaskToReadyList+0x84>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
   10a66:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10a6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a6e:	681b      	ldr	r3, [r3, #0]
   10a70:	2b00      	cmp	r3, #0
   10a72:	d111      	bne.n	10a98 <prvAddNewTaskToReadyList+0x84>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
   10a74:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a7c:	681b      	ldr	r3, [r3, #0]
   10a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10a80:	687b      	ldr	r3, [r7, #4]
   10a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10a84:	429a      	cmp	r2, r3
   10a86:	d807      	bhi.n	10a98 <prvAddNewTaskToReadyList+0x84>
				{
					pxCurrentTCB = pxNewTCB;
   10a88:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10a8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10a90:	687a      	ldr	r2, [r7, #4]
   10a92:	601a      	str	r2, [r3, #0]
   10a94:	e000      	b.n	10a98 <prvAddNewTaskToReadyList+0x84>
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
   10a96:	bf00      	nop
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
   10a98:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10a9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10aa0:	681b      	ldr	r3, [r3, #0]
   10aa2:	f103 0201 	add.w	r2, r3, #1
   10aa6:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10aaa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10aae:	601a      	str	r2, [r3, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
   10ab0:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10ab4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ab8:	681a      	ldr	r2, [r3, #0]
   10aba:	687b      	ldr	r3, [r7, #4]
   10abc:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
   10abe:	687b      	ldr	r3, [r7, #4]
   10ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10ac2:	f04f 0201 	mov.w	r2, #1
   10ac6:	fa02 f203 	lsl.w	r2, r2, r3
   10aca:	f243 03d0 	movw	r3, #12496	; 0x30d0
   10ace:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ad2:	681b      	ldr	r3, [r3, #0]
   10ad4:	ea42 0203 	orr.w	r2, r2, r3
   10ad8:	f243 03d0 	movw	r3, #12496	; 0x30d0
   10adc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ae0:	601a      	str	r2, [r3, #0]
   10ae2:	687b      	ldr	r3, [r7, #4]
   10ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10ae6:	4613      	mov	r3, r2
   10ae8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10aec:	4413      	add	r3, r2
   10aee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10af2:	461a      	mov	r2, r3
   10af4:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   10af8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10afc:	441a      	add	r2, r3
   10afe:	687b      	ldr	r3, [r7, #4]
   10b00:	f103 0304 	add.w	r3, r3, #4
   10b04:	4610      	mov	r0, r2
   10b06:	4619      	mov	r1, r3
   10b08:	f7fe fbbe 	bl	f288 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
   10b0c:	f003 fc94 	bl	14438 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
   10b10:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b18:	681b      	ldr	r3, [r3, #0]
   10b1a:	2b00      	cmp	r3, #0
   10b1c:	d014      	beq.n	10b48 <prvAddNewTaskToReadyList+0x134>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
   10b1e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b26:	681b      	ldr	r3, [r3, #0]
   10b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10b2a:	687b      	ldr	r3, [r7, #4]
   10b2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10b2e:	429a      	cmp	r2, r3
   10b30:	d20a      	bcs.n	10b48 <prvAddNewTaskToReadyList+0x134>
		{
			taskYIELD_IF_USING_PREEMPTION();
   10b32:	f64e 5304 	movw	r3, #60676	; 0xed04
   10b36:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10b3a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10b3e:	601a      	str	r2, [r3, #0]
   10b40:	f3bf 8f4f 	dsb	sy
   10b44:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   10b48:	f107 0708 	add.w	r7, r7, #8
   10b4c:	46bd      	mov	sp, r7
   10b4e:	bd80      	pop	{r7, pc}

00010b50 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
   10b50:	b580      	push	{r7, lr}
   10b52:	b084      	sub	sp, #16
   10b54:	af00      	add	r7, sp, #0
   10b56:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   10b58:	f003 fc36 	bl	143c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
   10b5c:	687b      	ldr	r3, [r7, #4]
   10b5e:	2b00      	cmp	r3, #0
   10b60:	d105      	bne.n	10b6e <vTaskDelete+0x1e>
   10b62:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10b66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b6a:	681b      	ldr	r3, [r3, #0]
   10b6c:	e000      	b.n	10b70 <vTaskDelete+0x20>
   10b6e:	687b      	ldr	r3, [r7, #4]
   10b70:	60bb      	str	r3, [r7, #8]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   10b72:	68bb      	ldr	r3, [r7, #8]
   10b74:	f103 0304 	add.w	r3, r3, #4
   10b78:	4618      	mov	r0, r3
   10b7a:	f7fe fbe3 	bl	f344 <uxListRemove>
   10b7e:	4603      	mov	r3, r0
   10b80:	2b00      	cmp	r3, #0
   10b82:	d124      	bne.n	10bce <vTaskDelete+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   10b84:	68bb      	ldr	r3, [r7, #8]
   10b86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   10b88:	4613      	mov	r3, r2
   10b8a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10b8e:	4413      	add	r3, r2
   10b90:	ea4f 0383 	mov.w	r3, r3, lsl #2
   10b94:	461a      	mov	r2, r3
   10b96:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   10b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10b9e:	4413      	add	r3, r2
   10ba0:	681b      	ldr	r3, [r3, #0]
   10ba2:	2b00      	cmp	r3, #0
   10ba4:	d113      	bne.n	10bce <vTaskDelete+0x7e>
   10ba6:	68bb      	ldr	r3, [r7, #8]
   10ba8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10baa:	f04f 0201 	mov.w	r2, #1
   10bae:	fa02 f303 	lsl.w	r3, r2, r3
   10bb2:	ea6f 0203 	mvn.w	r2, r3
   10bb6:	f243 03d0 	movw	r3, #12496	; 0x30d0
   10bba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bbe:	681b      	ldr	r3, [r3, #0]
   10bc0:	ea02 0203 	and.w	r2, r2, r3
   10bc4:	f243 03d0 	movw	r3, #12496	; 0x30d0
   10bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bcc:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   10bce:	68bb      	ldr	r3, [r7, #8]
   10bd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10bd2:	2b00      	cmp	r3, #0
   10bd4:	d005      	beq.n	10be2 <vTaskDelete+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   10bd6:	68bb      	ldr	r3, [r7, #8]
   10bd8:	f103 0318 	add.w	r3, r3, #24
   10bdc:	4618      	mov	r0, r3
   10bde:	f7fe fbb1 	bl	f344 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
   10be2:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10be6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bea:	681b      	ldr	r3, [r3, #0]
   10bec:	f103 0201 	add.w	r2, r3, #1
   10bf0:	f243 03e4 	movw	r3, #12516	; 0x30e4
   10bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10bf8:	601a      	str	r2, [r3, #0]

			if( pxTCB == pxCurrentTCB )
   10bfa:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c02:	681b      	ldr	r3, [r3, #0]
   10c04:	68ba      	ldr	r2, [r7, #8]
   10c06:	429a      	cmp	r2, r3
   10c08:	d116      	bne.n	10c38 <vTaskDelete+0xe8>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
   10c0a:	68bb      	ldr	r3, [r7, #8]
   10c0c:	f103 0304 	add.w	r3, r3, #4
   10c10:	f243 009c 	movw	r0, #12444	; 0x309c
   10c14:	f2c2 0000 	movt	r0, #8192	; 0x2000
   10c18:	4619      	mov	r1, r3
   10c1a:	f7fe fb35 	bl	f288 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
   10c1e:	f243 03b0 	movw	r3, #12464	; 0x30b0
   10c22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c26:	681b      	ldr	r3, [r3, #0]
   10c28:	f103 0201 	add.w	r2, r3, #1
   10c2c:	f243 03b0 	movw	r3, #12464	; 0x30b0
   10c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c34:	601a      	str	r2, [r3, #0]
   10c36:	e010      	b.n	10c5a <vTaskDelete+0x10a>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
   10c38:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c40:	681b      	ldr	r3, [r3, #0]
   10c42:	f103 32ff 	add.w	r2, r3, #4294967295
   10c46:	f243 03c8 	movw	r3, #12488	; 0x30c8
   10c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c4e:	601a      	str	r2, [r3, #0]
				prvDeleteTCB( pxTCB );
   10c50:	68b8      	ldr	r0, [r7, #8]
   10c52:	f001 fc85 	bl	12560 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
   10c56:	f001 fc93 	bl	12580 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
   10c5a:	f003 fbed 	bl	14438 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
   10c5e:	f243 03d4 	movw	r3, #12500	; 0x30d4
   10c62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c66:	681b      	ldr	r3, [r3, #0]
   10c68:	2b00      	cmp	r3, #0
   10c6a:	d023      	beq.n	10cb4 <vTaskDelete+0x164>
		{
			if( pxTCB == pxCurrentTCB )
   10c6c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10c70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c74:	681b      	ldr	r3, [r3, #0]
   10c76:	68ba      	ldr	r2, [r7, #8]
   10c78:	429a      	cmp	r2, r3
   10c7a:	d11b      	bne.n	10cb4 <vTaskDelete+0x164>
			{
				configASSERT( uxSchedulerSuspended == 0 );
   10c7c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   10c80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10c84:	681b      	ldr	r3, [r3, #0]
   10c86:	2b00      	cmp	r3, #0
   10c88:	d009      	beq.n	10c9e <vTaskDelete+0x14e>
   10c8a:	f04f 0328 	mov.w	r3, #40	; 0x28
   10c8e:	f383 8811 	msr	BASEPRI, r3
   10c92:	f3bf 8f6f 	isb	sy
   10c96:	f3bf 8f4f 	dsb	sy
   10c9a:	60fb      	str	r3, [r7, #12]
   10c9c:	e7fe      	b.n	10c9c <vTaskDelete+0x14c>
				portYIELD_WITHIN_API();
   10c9e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10ca2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10ca6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10caa:	601a      	str	r2, [r3, #0]
   10cac:	f3bf 8f4f 	dsb	sy
   10cb0:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
   10cb4:	f107 0710 	add.w	r7, r7, #16
   10cb8:	46bd      	mov	sp, r7
   10cba:	bd80      	pop	{r7, pc}

00010cbc <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   10cbc:	b580      	push	{r7, lr}
   10cbe:	b08a      	sub	sp, #40	; 0x28
   10cc0:	af00      	add	r7, sp, #0
   10cc2:	6078      	str	r0, [r7, #4]
   10cc4:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   10cc6:	f04f 0300 	mov.w	r3, #0
   10cca:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   10ccc:	687b      	ldr	r3, [r7, #4]
   10cce:	2b00      	cmp	r3, #0
   10cd0:	d109      	bne.n	10ce6 <vTaskDelayUntil+0x2a>
   10cd2:	f04f 0328 	mov.w	r3, #40	; 0x28
   10cd6:	f383 8811 	msr	BASEPRI, r3
   10cda:	f3bf 8f6f 	isb	sy
   10cde:	f3bf 8f4f 	dsb	sy
   10ce2:	61fb      	str	r3, [r7, #28]
   10ce4:	e7fe      	b.n	10ce4 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
   10ce6:	683b      	ldr	r3, [r7, #0]
   10ce8:	2b00      	cmp	r3, #0
   10cea:	d109      	bne.n	10d00 <vTaskDelayUntil+0x44>
   10cec:	f04f 0328 	mov.w	r3, #40	; 0x28
   10cf0:	f383 8811 	msr	BASEPRI, r3
   10cf4:	f3bf 8f6f 	isb	sy
   10cf8:	f3bf 8f4f 	dsb	sy
   10cfc:	623b      	str	r3, [r7, #32]
   10cfe:	e7fe      	b.n	10cfe <vTaskDelayUntil+0x42>
		configASSERT( uxSchedulerSuspended == 0 );
   10d00:	f243 03f0 	movw	r3, #12528	; 0x30f0
   10d04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d08:	681b      	ldr	r3, [r3, #0]
   10d0a:	2b00      	cmp	r3, #0
   10d0c:	d009      	beq.n	10d22 <vTaskDelayUntil+0x66>
   10d0e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10d12:	f383 8811 	msr	BASEPRI, r3
   10d16:	f3bf 8f6f 	isb	sy
   10d1a:	f3bf 8f4f 	dsb	sy
   10d1e:	627b      	str	r3, [r7, #36]	; 0x24
   10d20:	e7fe      	b.n	10d20 <vTaskDelayUntil+0x64>

		vTaskSuspendAll();
   10d22:	f000 fc6d 	bl	11600 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   10d26:	f243 03cc 	movw	r3, #12492	; 0x30cc
   10d2a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10d2e:	681b      	ldr	r3, [r3, #0]
   10d30:	61bb      	str	r3, [r7, #24]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   10d32:	687b      	ldr	r3, [r7, #4]
   10d34:	681a      	ldr	r2, [r3, #0]
   10d36:	683b      	ldr	r3, [r7, #0]
   10d38:	4413      	add	r3, r2
   10d3a:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   10d3c:	687b      	ldr	r3, [r7, #4]
   10d3e:	681a      	ldr	r2, [r3, #0]
   10d40:	69bb      	ldr	r3, [r7, #24]
   10d42:	429a      	cmp	r2, r3
   10d44:	d90c      	bls.n	10d60 <vTaskDelayUntil+0xa4>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   10d46:	687b      	ldr	r3, [r7, #4]
   10d48:	681a      	ldr	r2, [r3, #0]
   10d4a:	68fb      	ldr	r3, [r7, #12]
   10d4c:	429a      	cmp	r2, r3
   10d4e:	d914      	bls.n	10d7a <vTaskDelayUntil+0xbe>
   10d50:	68fa      	ldr	r2, [r7, #12]
   10d52:	69bb      	ldr	r3, [r7, #24]
   10d54:	429a      	cmp	r2, r3
   10d56:	d912      	bls.n	10d7e <vTaskDelayUntil+0xc2>
				{
					xShouldDelay = pdTRUE;
   10d58:	f04f 0301 	mov.w	r3, #1
   10d5c:	617b      	str	r3, [r7, #20]
   10d5e:	e00f      	b.n	10d80 <vTaskDelayUntil+0xc4>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   10d60:	687b      	ldr	r3, [r7, #4]
   10d62:	681a      	ldr	r2, [r3, #0]
   10d64:	68fb      	ldr	r3, [r7, #12]
   10d66:	429a      	cmp	r2, r3
   10d68:	d803      	bhi.n	10d72 <vTaskDelayUntil+0xb6>
   10d6a:	68fa      	ldr	r2, [r7, #12]
   10d6c:	69bb      	ldr	r3, [r7, #24]
   10d6e:	429a      	cmp	r2, r3
   10d70:	d906      	bls.n	10d80 <vTaskDelayUntil+0xc4>
				{
					xShouldDelay = pdTRUE;
   10d72:	f04f 0301 	mov.w	r3, #1
   10d76:	617b      	str	r3, [r7, #20]
   10d78:	e002      	b.n	10d80 <vTaskDelayUntil+0xc4>
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
				{
					xShouldDelay = pdTRUE;
   10d7a:	bf00      	nop
   10d7c:	e000      	b.n	10d80 <vTaskDelayUntil+0xc4>
   10d7e:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   10d80:	687b      	ldr	r3, [r7, #4]
   10d82:	68fa      	ldr	r2, [r7, #12]
   10d84:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   10d86:	697b      	ldr	r3, [r7, #20]
   10d88:	2b00      	cmp	r3, #0
   10d8a:	d008      	beq.n	10d9e <vTaskDelayUntil+0xe2>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
   10d8c:	68fa      	ldr	r2, [r7, #12]
   10d8e:	69bb      	ldr	r3, [r7, #24]
   10d90:	ebc3 0302 	rsb	r3, r3, r2
   10d94:	4618      	mov	r0, r3
   10d96:	f04f 0100 	mov.w	r1, #0
   10d9a:	f002 fb7b 	bl	13494 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   10d9e:	f000 fc41 	bl	11624 <xTaskResumeAll>
   10da2:	4603      	mov	r3, r0
   10da4:	613b      	str	r3, [r7, #16]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10da6:	693b      	ldr	r3, [r7, #16]
   10da8:	2b00      	cmp	r3, #0
   10daa:	d10a      	bne.n	10dc2 <vTaskDelayUntil+0x106>
		{
			portYIELD_WITHIN_API();
   10dac:	f64e 5304 	movw	r3, #60676	; 0xed04
   10db0:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10db4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10db8:	601a      	str	r2, [r3, #0]
   10dba:	f3bf 8f4f 	dsb	sy
   10dbe:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10dc2:	f107 0728 	add.w	r7, r7, #40	; 0x28
   10dc6:	46bd      	mov	sp, r7
   10dc8:	bd80      	pop	{r7, pc}
   10dca:	bf00      	nop

00010dcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
   10dcc:	b580      	push	{r7, lr}
   10dce:	b084      	sub	sp, #16
   10dd0:	af00      	add	r7, sp, #0
   10dd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
   10dd4:	f04f 0300 	mov.w	r3, #0
   10dd8:	60bb      	str	r3, [r7, #8]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
   10dda:	687b      	ldr	r3, [r7, #4]
   10ddc:	2b00      	cmp	r3, #0
   10dde:	d01b      	beq.n	10e18 <vTaskDelay+0x4c>
		{
			configASSERT( uxSchedulerSuspended == 0 );
   10de0:	f243 03f0 	movw	r3, #12528	; 0x30f0
   10de4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10de8:	681b      	ldr	r3, [r3, #0]
   10dea:	2b00      	cmp	r3, #0
   10dec:	d009      	beq.n	10e02 <vTaskDelay+0x36>
   10dee:	f04f 0328 	mov.w	r3, #40	; 0x28
   10df2:	f383 8811 	msr	BASEPRI, r3
   10df6:	f3bf 8f6f 	isb	sy
   10dfa:	f3bf 8f4f 	dsb	sy
   10dfe:	60fb      	str	r3, [r7, #12]
   10e00:	e7fe      	b.n	10e00 <vTaskDelay+0x34>
			vTaskSuspendAll();
   10e02:	f000 fbfd 	bl	11600 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
   10e06:	6878      	ldr	r0, [r7, #4]
   10e08:	f04f 0100 	mov.w	r1, #0
   10e0c:	f002 fb42 	bl	13494 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
   10e10:	f000 fc08 	bl	11624 <xTaskResumeAll>
   10e14:	4603      	mov	r3, r0
   10e16:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   10e18:	68bb      	ldr	r3, [r7, #8]
   10e1a:	2b00      	cmp	r3, #0
   10e1c:	d10a      	bne.n	10e34 <vTaskDelay+0x68>
		{
			portYIELD_WITHIN_API();
   10e1e:	f64e 5304 	movw	r3, #60676	; 0xed04
   10e22:	f2ce 0300 	movt	r3, #57344	; 0xe000
   10e26:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   10e2a:	601a      	str	r2, [r3, #0]
   10e2c:	f3bf 8f4f 	dsb	sy
   10e30:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   10e34:	f107 0710 	add.w	r7, r7, #16
   10e38:	46bd      	mov	sp, r7
   10e3a:	bd80      	pop	{r7, pc}

00010e3c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
   10e3c:	b580      	push	{r7, lr}
   10e3e:	b088      	sub	sp, #32
   10e40:	af00      	add	r7, sp, #0
   10e42:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
   10e44:	687b      	ldr	r3, [r7, #4]
   10e46:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
   10e48:	69bb      	ldr	r3, [r7, #24]
   10e4a:	2b00      	cmp	r3, #0
   10e4c:	d109      	bne.n	10e62 <eTaskGetState+0x26>
   10e4e:	f04f 0328 	mov.w	r3, #40	; 0x28
   10e52:	f383 8811 	msr	BASEPRI, r3
   10e56:	f3bf 8f6f 	isb	sy
   10e5a:	f3bf 8f4f 	dsb	sy
   10e5e:	61fb      	str	r3, [r7, #28]
   10e60:	e7fe      	b.n	10e60 <eTaskGetState+0x24>

		if( pxTCB == pxCurrentTCB )
   10e62:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10e66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e6a:	681b      	ldr	r3, [r3, #0]
   10e6c:	69ba      	ldr	r2, [r7, #24]
   10e6e:	429a      	cmp	r2, r3
   10e70:	d103      	bne.n	10e7a <eTaskGetState+0x3e>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
   10e72:	f04f 0300 	mov.w	r3, #0
   10e76:	72fb      	strb	r3, [r7, #11]
   10e78:	e04c      	b.n	10f14 <eTaskGetState+0xd8>
		}
		else
		{
			taskENTER_CRITICAL();
   10e7a:	f003 faa5 	bl	143c8 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
   10e7e:	69bb      	ldr	r3, [r7, #24]
   10e80:	695b      	ldr	r3, [r3, #20]
   10e82:	60fb      	str	r3, [r7, #12]
				pxDelayedList = pxDelayedTaskList;
   10e84:	f243 0380 	movw	r3, #12416	; 0x3080
   10e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e8c:	681b      	ldr	r3, [r3, #0]
   10e8e:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
   10e90:	f243 0384 	movw	r3, #12420	; 0x3084
   10e94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10e98:	681b      	ldr	r3, [r3, #0]
   10e9a:	617b      	str	r3, [r7, #20]
			}
			taskEXIT_CRITICAL();
   10e9c:	f003 facc 	bl	14438 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10ea0:	68fa      	ldr	r2, [r7, #12]
   10ea2:	693b      	ldr	r3, [r7, #16]
   10ea4:	429a      	cmp	r2, r3
   10ea6:	d003      	beq.n	10eb0 <eTaskGetState+0x74>
   10ea8:	68fa      	ldr	r2, [r7, #12]
   10eaa:	697b      	ldr	r3, [r7, #20]
   10eac:	429a      	cmp	r2, r3
   10eae:	d103      	bne.n	10eb8 <eTaskGetState+0x7c>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
   10eb0:	f04f 0302 	mov.w	r3, #2
   10eb4:	72fb      	strb	r3, [r7, #11]
				pxDelayedList = pxDelayedTaskList;
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
			}
			taskEXIT_CRITICAL();

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
   10eb6:	e02d      	b.n	10f14 <eTaskGetState+0xd8>
				lists. */
				eReturn = eBlocked;
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
   10eb8:	68fa      	ldr	r2, [r7, #12]
   10eba:	f243 03b4 	movw	r3, #12468	; 0x30b4
   10ebe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ec2:	429a      	cmp	r2, r3
   10ec4:	d115      	bne.n	10ef2 <eTaskGetState+0xb6>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
   10ec6:	69bb      	ldr	r3, [r7, #24]
   10ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   10eca:	2b00      	cmp	r3, #0
   10ecc:	d10d      	bne.n	10eea <eTaskGetState+0xae>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   10ece:	69bb      	ldr	r3, [r7, #24]
   10ed0:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   10ed4:	b2db      	uxtb	r3, r3
   10ed6:	2b01      	cmp	r3, #1
   10ed8:	d103      	bne.n	10ee2 <eTaskGetState+0xa6>
							{
								eReturn = eBlocked;
   10eda:	f04f 0302 	mov.w	r3, #2
   10ede:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10ee0:	e018      	b.n	10f14 <eTaskGetState+0xd8>
							{
								eReturn = eBlocked;
							}
							else
							{
								eReturn = eSuspended;
   10ee2:	f04f 0303 	mov.w	r3, #3
   10ee6:	72fb      	strb	r3, [r7, #11]
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
   10ee8:	e014      	b.n	10f14 <eTaskGetState+0xd8>
   10eea:	f04f 0302 	mov.w	r3, #2
   10eee:	72fb      	strb	r3, [r7, #11]
   10ef0:	e010      	b.n	10f14 <eTaskGetState+0xd8>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10ef2:	68fa      	ldr	r2, [r7, #12]
   10ef4:	f243 039c 	movw	r3, #12444	; 0x309c
   10ef8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10efc:	429a      	cmp	r2, r3
   10efe:	d002      	beq.n	10f06 <eTaskGetState+0xca>
   10f00:	68fb      	ldr	r3, [r7, #12]
   10f02:	2b00      	cmp	r3, #0
   10f04:	d103      	bne.n	10f0e <eTaskGetState+0xd2>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
   10f06:	f04f 0304 	mov.w	r3, #4
   10f0a:	72fb      	strb	r3, [r7, #11]
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
   10f0c:	e002      	b.n	10f14 <eTaskGetState+0xd8>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
   10f0e:	f04f 0301 	mov.w	r3, #1
   10f12:	72fb      	strb	r3, [r7, #11]
			}
		}

		return eReturn;
   10f14:	7afb      	ldrb	r3, [r7, #11]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   10f16:	4618      	mov	r0, r3
   10f18:	f107 0720 	add.w	r7, r7, #32
   10f1c:	46bd      	mov	sp, r7
   10f1e:	bd80      	pop	{r7, pc}

00010f20 <uxTaskPriorityGet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGet( const TaskHandle_t xTask )
	{
   10f20:	b580      	push	{r7, lr}
   10f22:	b084      	sub	sp, #16
   10f24:	af00      	add	r7, sp, #0
   10f26:	6078      	str	r0, [r7, #4]
	TCB_t const *pxTCB;
	UBaseType_t uxReturn;

		taskENTER_CRITICAL();
   10f28:	f003 fa4e 	bl	143c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the task
			that called uxTaskPriorityGet() that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10f2c:	687b      	ldr	r3, [r7, #4]
   10f2e:	2b00      	cmp	r3, #0
   10f30:	d105      	bne.n	10f3e <uxTaskPriorityGet+0x1e>
   10f32:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f3a:	681b      	ldr	r3, [r3, #0]
   10f3c:	e000      	b.n	10f40 <uxTaskPriorityGet+0x20>
   10f3e:	687b      	ldr	r3, [r7, #4]
   10f40:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10f42:	68bb      	ldr	r3, [r7, #8]
   10f44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10f46:	60fb      	str	r3, [r7, #12]
		}
		taskEXIT_CRITICAL();
   10f48:	f003 fa76 	bl	14438 <vPortExitCritical>

		return uxReturn;
   10f4c:	68fb      	ldr	r3, [r7, #12]
	}
   10f4e:	4618      	mov	r0, r3
   10f50:	f107 0710 	add.w	r7, r7, #16
   10f54:	46bd      	mov	sp, r7
   10f56:	bd80      	pop	{r7, pc}

00010f58 <uxTaskPriorityGetFromISR>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskPriorityGet == 1 )

	UBaseType_t uxTaskPriorityGetFromISR( const TaskHandle_t xTask )
	{
   10f58:	b580      	push	{r7, lr}
   10f5a:	b088      	sub	sp, #32
   10f5c:	af00      	add	r7, sp, #0
   10f5e:	6078      	str	r0, [r7, #4]
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   10f60:	f003 fb16 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   10f64:	f3ef 8211 	mrs	r2, BASEPRI
   10f68:	f04f 0328 	mov.w	r3, #40	; 0x28
   10f6c:	f383 8811 	msr	BASEPRI, r3
   10f70:	f3bf 8f6f 	isb	sy
   10f74:	f3bf 8f4f 	dsb	sy
   10f78:	61ba      	str	r2, [r7, #24]
   10f7a:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   10f7c:	69bb      	ldr	r3, [r7, #24]

		uxSavedInterruptState = portSET_INTERRUPT_MASK_FROM_ISR();
   10f7e:	613b      	str	r3, [r7, #16]
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being queried. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10f80:	687b      	ldr	r3, [r7, #4]
   10f82:	2b00      	cmp	r3, #0
   10f84:	d105      	bne.n	10f92 <uxTaskPriorityGetFromISR+0x3a>
   10f86:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10f8e:	681b      	ldr	r3, [r3, #0]
   10f90:	e000      	b.n	10f94 <uxTaskPriorityGetFromISR+0x3c>
   10f92:	687b      	ldr	r3, [r7, #4]
   10f94:	60bb      	str	r3, [r7, #8]
			uxReturn = pxTCB->uxPriority;
   10f96:	68bb      	ldr	r3, [r7, #8]
   10f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   10f9a:	60fb      	str	r3, [r7, #12]
   10f9c:	693b      	ldr	r3, [r7, #16]
   10f9e:	61fb      	str	r3, [r7, #28]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   10fa0:	69fb      	ldr	r3, [r7, #28]
   10fa2:	f383 8811 	msr	BASEPRI, r3
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptState );

		return uxReturn;
   10fa6:	68fb      	ldr	r3, [r7, #12]
	}
   10fa8:	4618      	mov	r0, r3
   10faa:	f107 0720 	add.w	r7, r7, #32
   10fae:	46bd      	mov	sp, r7
   10fb0:	bd80      	pop	{r7, pc}
   10fb2:	bf00      	nop

00010fb4 <vTaskPrioritySet>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskPrioritySet == 1 )

	void vTaskPrioritySet( TaskHandle_t xTask, UBaseType_t uxNewPriority )
	{
   10fb4:	b580      	push	{r7, lr}
   10fb6:	b088      	sub	sp, #32
   10fb8:	af00      	add	r7, sp, #0
   10fba:	6078      	str	r0, [r7, #4]
   10fbc:	6039      	str	r1, [r7, #0]
	TCB_t *pxTCB;
	UBaseType_t uxCurrentBasePriority, uxPriorityUsedOnEntry;
	BaseType_t xYieldRequired = pdFALSE;
   10fbe:	f04f 0300 	mov.w	r3, #0
   10fc2:	61bb      	str	r3, [r7, #24]

		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
   10fc4:	683b      	ldr	r3, [r7, #0]
   10fc6:	2b04      	cmp	r3, #4
   10fc8:	d909      	bls.n	10fde <vTaskPrioritySet+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   10fca:	f04f 0328 	mov.w	r3, #40	; 0x28
   10fce:	f383 8811 	msr	BASEPRI, r3
   10fd2:	f3bf 8f6f 	isb	sy
   10fd6:	f3bf 8f4f 	dsb	sy
   10fda:	61fb      	str	r3, [r7, #28]
   10fdc:	e7fe      	b.n	10fdc <vTaskPrioritySet+0x28>

		/* Ensure the new priority is valid. */
		if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   10fde:	683b      	ldr	r3, [r7, #0]
   10fe0:	2b04      	cmp	r3, #4
   10fe2:	d902      	bls.n	10fea <vTaskPrioritySet+0x36>
		{
			uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   10fe4:	f04f 0304 	mov.w	r3, #4
   10fe8:	603b      	str	r3, [r7, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		taskENTER_CRITICAL();
   10fea:	f003 f9ed 	bl	143c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the priority of the calling
			task that is being changed. */
			pxTCB = prvGetTCBFromHandle( xTask );
   10fee:	687b      	ldr	r3, [r7, #4]
   10ff0:	2b00      	cmp	r3, #0
   10ff2:	d105      	bne.n	11000 <vTaskPrioritySet+0x4c>
   10ff4:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   10ff8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   10ffc:	681b      	ldr	r3, [r3, #0]
   10ffe:	e000      	b.n	11002 <vTaskPrioritySet+0x4e>
   11000:	687b      	ldr	r3, [r7, #4]
   11002:	60fb      	str	r3, [r7, #12]

			traceTASK_PRIORITY_SET( pxTCB, uxNewPriority );

			#if ( configUSE_MUTEXES == 1 )
			{
				uxCurrentBasePriority = pxTCB->uxBasePriority;
   11004:	68fb      	ldr	r3, [r7, #12]
   11006:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   11008:	613b      	str	r3, [r7, #16]
			{
				uxCurrentBasePriority = pxTCB->uxPriority;
			}
			#endif

			if( uxCurrentBasePriority != uxNewPriority )
   1100a:	693a      	ldr	r2, [r7, #16]
   1100c:	683b      	ldr	r3, [r7, #0]
   1100e:	429a      	cmp	r2, r3
   11010:	f000 80a2 	beq.w	11158 <vTaskPrioritySet+0x1a4>
			{
				/* The priority change may have readied a task of higher
				priority than the calling task. */
				if( uxNewPriority > uxCurrentBasePriority )
   11014:	683a      	ldr	r2, [r7, #0]
   11016:	693b      	ldr	r3, [r7, #16]
   11018:	429a      	cmp	r2, r3
   1101a:	d914      	bls.n	11046 <vTaskPrioritySet+0x92>
				{
					if( pxTCB != pxCurrentTCB )
   1101c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11020:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11024:	681b      	ldr	r3, [r3, #0]
   11026:	68fa      	ldr	r2, [r7, #12]
   11028:	429a      	cmp	r2, r3
   1102a:	d018      	beq.n	1105e <vTaskPrioritySet+0xaa>
					{
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
   1102c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11030:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11034:	681b      	ldr	r3, [r3, #0]
   11036:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11038:	683b      	ldr	r3, [r7, #0]
   1103a:	429a      	cmp	r2, r3
   1103c:	d811      	bhi.n	11062 <vTaskPrioritySet+0xae>
						{
							xYieldRequired = pdTRUE;
   1103e:	f04f 0301 	mov.w	r3, #1
   11042:	61bb      	str	r3, [r7, #24]
   11044:	e00e      	b.n	11064 <vTaskPrioritySet+0xb0>
						/* The priority of the running task is being raised,
						but the running task must already be the highest
						priority task able to run so no yield is required. */
					}
				}
				else if( pxTCB == pxCurrentTCB )
   11046:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1104e:	681b      	ldr	r3, [r3, #0]
   11050:	68fa      	ldr	r2, [r7, #12]
   11052:	429a      	cmp	r2, r3
   11054:	d106      	bne.n	11064 <vTaskPrioritySet+0xb0>
				{
					/* Setting the priority of the running task down means
					there may now be another task of higher priority that
					is ready to execute. */
					xYieldRequired = pdTRUE;
   11056:	f04f 0301 	mov.w	r3, #1
   1105a:	61bb      	str	r3, [r7, #24]
   1105c:	e002      	b.n	11064 <vTaskPrioritySet+0xb0>
						/* The priority of a task other than the currently
						running task is being raised.  Is the priority being
						raised above that of the running task? */
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
						{
							xYieldRequired = pdTRUE;
   1105e:	bf00      	nop
   11060:	e000      	b.n	11064 <vTaskPrioritySet+0xb0>
   11062:	bf00      	nop
				}

				/* Remember the ready list the task might be referenced from
				before its uxPriority member is changed so the
				taskRESET_READY_PRIORITY() macro can function correctly. */
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
   11064:	68fb      	ldr	r3, [r7, #12]
   11066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11068:	617b      	str	r3, [r7, #20]

				#if ( configUSE_MUTEXES == 1 )
				{
					/* Only change the priority being used if the task is not
					currently using an inherited priority. */
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
   1106a:	68fb      	ldr	r3, [r7, #12]
   1106c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1106e:	68fb      	ldr	r3, [r7, #12]
   11070:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11072:	429a      	cmp	r2, r3
   11074:	d102      	bne.n	1107c <vTaskPrioritySet+0xc8>
					{
						pxTCB->uxPriority = uxNewPriority;
   11076:	68fb      	ldr	r3, [r7, #12]
   11078:	683a      	ldr	r2, [r7, #0]
   1107a:	62da      	str	r2, [r3, #44]	; 0x2c
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* The base priority gets set whatever. */
					pxTCB->uxBasePriority = uxNewPriority;
   1107c:	68fb      	ldr	r3, [r7, #12]
   1107e:	683a      	ldr	r2, [r7, #0]
   11080:	649a      	str	r2, [r3, #72]	; 0x48
				}
				#endif

				/* Only reset the event list item value if the value is not
				being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   11082:	68fb      	ldr	r3, [r7, #12]
   11084:	699b      	ldr	r3, [r3, #24]
   11086:	2b00      	cmp	r3, #0
   11088:	db04      	blt.n	11094 <vTaskPrioritySet+0xe0>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1108a:	683b      	ldr	r3, [r7, #0]
   1108c:	f1c3 0205 	rsb	r2, r3, #5
   11090:	68fb      	ldr	r3, [r7, #12]
   11092:	619a      	str	r2, [r3, #24]

				/* If the task is in the blocked or suspended list we need do
				nothing more than change its priority variable. However, if
				the task is in a ready list it needs to be removed and placed
				in the list appropriate to its new priority. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   11094:	68fb      	ldr	r3, [r7, #12]
   11096:	6959      	ldr	r1, [r3, #20]
   11098:	697a      	ldr	r2, [r7, #20]
   1109a:	4613      	mov	r3, r2
   1109c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110a0:	4413      	add	r3, r2
   110a2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   110a6:	461a      	mov	r2, r3
   110a8:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   110ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110b0:	4413      	add	r3, r2
   110b2:	4299      	cmp	r1, r3
   110b4:	d142      	bne.n	1113c <vTaskPrioritySet+0x188>
				{
					/* The task is currently in its ready list - remove before
					adding it to it's new ready list.  As we are in a critical
					section we can do this even if the scheduler is suspended. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   110b6:	68fb      	ldr	r3, [r7, #12]
   110b8:	f103 0304 	add.w	r3, r3, #4
   110bc:	4618      	mov	r0, r3
   110be:	f7fe f941 	bl	f344 <uxListRemove>
   110c2:	4603      	mov	r3, r0
   110c4:	2b00      	cmp	r3, #0
   110c6:	d112      	bne.n	110ee <vTaskPrioritySet+0x13a>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
   110c8:	697b      	ldr	r3, [r7, #20]
   110ca:	f04f 0201 	mov.w	r2, #1
   110ce:	fa02 f303 	lsl.w	r3, r2, r3
   110d2:	ea6f 0203 	mvn.w	r2, r3
   110d6:	f243 03d0 	movw	r3, #12496	; 0x30d0
   110da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110de:	681b      	ldr	r3, [r3, #0]
   110e0:	ea02 0203 	and.w	r2, r2, r3
   110e4:	f243 03d0 	movw	r3, #12496	; 0x30d0
   110e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   110ec:	601a      	str	r2, [r3, #0]
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					prvAddTaskToReadyList( pxTCB );
   110ee:	68fb      	ldr	r3, [r7, #12]
   110f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   110f2:	f04f 0201 	mov.w	r2, #1
   110f6:	fa02 f203 	lsl.w	r2, r2, r3
   110fa:	f243 03d0 	movw	r3, #12496	; 0x30d0
   110fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11102:	681b      	ldr	r3, [r3, #0]
   11104:	ea42 0203 	orr.w	r2, r2, r3
   11108:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1110c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11110:	601a      	str	r2, [r3, #0]
   11112:	68fb      	ldr	r3, [r7, #12]
   11114:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11116:	4613      	mov	r3, r2
   11118:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1111c:	4413      	add	r3, r2
   1111e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11122:	461a      	mov	r2, r3
   11124:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11128:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1112c:	441a      	add	r2, r3
   1112e:	68fb      	ldr	r3, [r7, #12]
   11130:	f103 0304 	add.w	r3, r3, #4
   11134:	4610      	mov	r0, r2
   11136:	4619      	mov	r1, r3
   11138:	f7fe f8a6 	bl	f288 <vListInsertEnd>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldRequired != pdFALSE )
   1113c:	69bb      	ldr	r3, [r7, #24]
   1113e:	2b00      	cmp	r3, #0
   11140:	d00a      	beq.n	11158 <vTaskPrioritySet+0x1a4>
				{
					taskYIELD_IF_USING_PREEMPTION();
   11142:	f64e 5304 	movw	r3, #60676	; 0xed04
   11146:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1114a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1114e:	601a      	str	r2, [r3, #0]
   11150:	f3bf 8f4f 	dsb	sy
   11154:	f3bf 8f6f 	isb	sy
				/* Remove compiler warning about unused variables when the port
				optimised task selection is not being used. */
				( void ) uxPriorityUsedOnEntry;
			}
		}
		taskEXIT_CRITICAL();
   11158:	f003 f96e 	bl	14438 <vPortExitCritical>
	}
   1115c:	f107 0720 	add.w	r7, r7, #32
   11160:	46bd      	mov	sp, r7
   11162:	bd80      	pop	{r7, pc}

00011164 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
   11164:	b580      	push	{r7, lr}
   11166:	b084      	sub	sp, #16
   11168:	af00      	add	r7, sp, #0
   1116a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
   1116c:	f003 f92c 	bl	143c8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
   11170:	687b      	ldr	r3, [r7, #4]
   11172:	2b00      	cmp	r3, #0
   11174:	d105      	bne.n	11182 <vTaskSuspend+0x1e>
   11176:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1117e:	681b      	ldr	r3, [r3, #0]
   11180:	e000      	b.n	11184 <vTaskSuspend+0x20>
   11182:	687b      	ldr	r3, [r7, #4]
   11184:	60bb      	str	r3, [r7, #8]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   11186:	68bb      	ldr	r3, [r7, #8]
   11188:	f103 0304 	add.w	r3, r3, #4
   1118c:	4618      	mov	r0, r3
   1118e:	f7fe f8d9 	bl	f344 <uxListRemove>
   11192:	4603      	mov	r3, r0
   11194:	2b00      	cmp	r3, #0
   11196:	d124      	bne.n	111e2 <vTaskSuspend+0x7e>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   11198:	68bb      	ldr	r3, [r7, #8]
   1119a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1119c:	4613      	mov	r3, r2
   1119e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   111a2:	4413      	add	r3, r2
   111a4:	ea4f 0383 	mov.w	r3, r3, lsl #2
   111a8:	461a      	mov	r2, r3
   111aa:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   111ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111b2:	4413      	add	r3, r2
   111b4:	681b      	ldr	r3, [r3, #0]
   111b6:	2b00      	cmp	r3, #0
   111b8:	d113      	bne.n	111e2 <vTaskSuspend+0x7e>
   111ba:	68bb      	ldr	r3, [r7, #8]
   111bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   111be:	f04f 0201 	mov.w	r2, #1
   111c2:	fa02 f303 	lsl.w	r3, r2, r3
   111c6:	ea6f 0203 	mvn.w	r2, r3
   111ca:	f243 03d0 	movw	r3, #12496	; 0x30d0
   111ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111d2:	681b      	ldr	r3, [r3, #0]
   111d4:	ea02 0203 	and.w	r2, r2, r3
   111d8:	f243 03d0 	movw	r3, #12496	; 0x30d0
   111dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   111e0:	601a      	str	r2, [r3, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   111e2:	68bb      	ldr	r3, [r7, #8]
   111e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   111e6:	2b00      	cmp	r3, #0
   111e8:	d005      	beq.n	111f6 <vTaskSuspend+0x92>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   111ea:	68bb      	ldr	r3, [r7, #8]
   111ec:	f103 0318 	add.w	r3, r3, #24
   111f0:	4618      	mov	r0, r3
   111f2:	f7fe f8a7 	bl	f344 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
   111f6:	68bb      	ldr	r3, [r7, #8]
   111f8:	f103 0304 	add.w	r3, r3, #4
   111fc:	f243 00b4 	movw	r0, #12468	; 0x30b4
   11200:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11204:	4619      	mov	r1, r3
   11206:	f7fe f83f 	bl	f288 <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
   1120a:	68bb      	ldr	r3, [r7, #8]
   1120c:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   11210:	b2db      	uxtb	r3, r3
   11212:	2b01      	cmp	r3, #1
   11214:	d104      	bne.n	11220 <vTaskSuspend+0xbc>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   11216:	68bb      	ldr	r3, [r7, #8]
   11218:	f04f 0200 	mov.w	r2, #0
   1121c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
   11220:	f003 f90a 	bl	14438 <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
   11224:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11228:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1122c:	681b      	ldr	r3, [r3, #0]
   1122e:	2b00      	cmp	r3, #0
   11230:	d005      	beq.n	1123e <vTaskSuspend+0xda>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
   11232:	f003 f8c9 	bl	143c8 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
   11236:	f001 f9a3 	bl	12580 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
   1123a:	f003 f8fd 	bl	14438 <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
   1123e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11242:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11246:	681b      	ldr	r3, [r3, #0]
   11248:	68ba      	ldr	r2, [r7, #8]
   1124a:	429a      	cmp	r2, r3
   1124c:	d139      	bne.n	112c2 <vTaskSuspend+0x15e>
		{
			if( xSchedulerRunning != pdFALSE )
   1124e:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11252:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11256:	681b      	ldr	r3, [r3, #0]
   11258:	2b00      	cmp	r3, #0
   1125a:	d01c      	beq.n	11296 <vTaskSuspend+0x132>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
   1125c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11260:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11264:	681b      	ldr	r3, [r3, #0]
   11266:	2b00      	cmp	r3, #0
   11268:	d009      	beq.n	1127e <vTaskSuspend+0x11a>
   1126a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1126e:	f383 8811 	msr	BASEPRI, r3
   11272:	f3bf 8f6f 	isb	sy
   11276:	f3bf 8f4f 	dsb	sy
   1127a:	60fb      	str	r3, [r7, #12]
   1127c:	e7fe      	b.n	1127c <vTaskSuspend+0x118>
				portYIELD_WITHIN_API();
   1127e:	f64e 5304 	movw	r3, #60676	; 0xed04
   11282:	f2ce 0300 	movt	r3, #57344	; 0xe000
   11286:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1128a:	601a      	str	r2, [r3, #0]
   1128c:	f3bf 8f4f 	dsb	sy
   11290:	f3bf 8f6f 	isb	sy
   11294:	e015      	b.n	112c2 <vTaskSuspend+0x15e>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
   11296:	f243 03b4 	movw	r3, #12468	; 0x30b4
   1129a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1129e:	681a      	ldr	r2, [r3, #0]
   112a0:	f243 03c8 	movw	r3, #12488	; 0x30c8
   112a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112a8:	681b      	ldr	r3, [r3, #0]
   112aa:	429a      	cmp	r2, r3
   112ac:	d107      	bne.n	112be <vTaskSuspend+0x15a>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
   112ae:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   112b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   112b6:	f04f 0200 	mov.w	r2, #0
   112ba:	601a      	str	r2, [r3, #0]
   112bc:	e001      	b.n	112c2 <vTaskSuspend+0x15e>
				}
				else
				{
					vTaskSwitchContext();
   112be:	f000 fc89 	bl	11bd4 <vTaskSwitchContext>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   112c2:	f107 0710 	add.w	r7, r7, #16
   112c6:	46bd      	mov	sp, r7
   112c8:	bd80      	pop	{r7, pc}
   112ca:	bf00      	nop

000112cc <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
   112cc:	b480      	push	{r7}
   112ce:	b087      	sub	sp, #28
   112d0:	af00      	add	r7, sp, #0
   112d2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
   112d4:	f04f 0300 	mov.w	r3, #0
   112d8:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = xTask;
   112da:	687b      	ldr	r3, [r7, #4]
   112dc:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
   112de:	687b      	ldr	r3, [r7, #4]
   112e0:	2b00      	cmp	r3, #0
   112e2:	d109      	bne.n	112f8 <prvTaskIsTaskSuspended+0x2c>
   112e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   112e8:	f383 8811 	msr	BASEPRI, r3
   112ec:	f3bf 8f6f 	isb	sy
   112f0:	f3bf 8f4f 	dsb	sy
   112f4:	617b      	str	r3, [r7, #20]
   112f6:	e7fe      	b.n	112f6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
   112f8:	693b      	ldr	r3, [r7, #16]
   112fa:	695a      	ldr	r2, [r3, #20]
   112fc:	f243 03b4 	movw	r3, #12468	; 0x30b4
   11300:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11304:	429a      	cmp	r2, r3
   11306:	d10e      	bne.n	11326 <prvTaskIsTaskSuspended+0x5a>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
   11308:	693b      	ldr	r3, [r7, #16]
   1130a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   1130c:	f243 0388 	movw	r3, #12424	; 0x3088
   11310:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11314:	429a      	cmp	r2, r3
   11316:	d006      	beq.n	11326 <prvTaskIsTaskSuspended+0x5a>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
   11318:	693b      	ldr	r3, [r7, #16]
   1131a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   1131c:	2b00      	cmp	r3, #0
   1131e:	d102      	bne.n	11326 <prvTaskIsTaskSuspended+0x5a>
				{
					xReturn = pdTRUE;
   11320:	f04f 0301 	mov.w	r3, #1
   11324:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   11326:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
   11328:	4618      	mov	r0, r3
   1132a:	f107 071c 	add.w	r7, r7, #28
   1132e:	46bd      	mov	sp, r7
   11330:	bc80      	pop	{r7}
   11332:	4770      	bx	lr

00011334 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
   11334:	b580      	push	{r7, lr}
   11336:	b084      	sub	sp, #16
   11338:	af00      	add	r7, sp, #0
   1133a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
   1133c:	687b      	ldr	r3, [r7, #4]
   1133e:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
   11340:	687b      	ldr	r3, [r7, #4]
   11342:	2b00      	cmp	r3, #0
   11344:	d109      	bne.n	1135a <vTaskResume+0x26>
   11346:	f04f 0328 	mov.w	r3, #40	; 0x28
   1134a:	f383 8811 	msr	BASEPRI, r3
   1134e:	f3bf 8f6f 	isb	sy
   11352:	f3bf 8f4f 	dsb	sy
   11356:	60fb      	str	r3, [r7, #12]
   11358:	e7fe      	b.n	11358 <vTaskResume+0x24>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
   1135a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1135e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11362:	681b      	ldr	r3, [r3, #0]
   11364:	68ba      	ldr	r2, [r7, #8]
   11366:	429a      	cmp	r2, r3
   11368:	d04e      	beq.n	11408 <vTaskResume+0xd4>
   1136a:	68bb      	ldr	r3, [r7, #8]
   1136c:	2b00      	cmp	r3, #0
   1136e:	d04b      	beq.n	11408 <vTaskResume+0xd4>
		{
			taskENTER_CRITICAL();
   11370:	f003 f82a 	bl	143c8 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   11374:	68b8      	ldr	r0, [r7, #8]
   11376:	f7ff ffa9 	bl	112cc <prvTaskIsTaskSuspended>
   1137a:	4603      	mov	r3, r0
   1137c:	2b00      	cmp	r3, #0
   1137e:	d041      	beq.n	11404 <vTaskResume+0xd0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
   11380:	68bb      	ldr	r3, [r7, #8]
   11382:	f103 0304 	add.w	r3, r3, #4
   11386:	4618      	mov	r0, r3
   11388:	f7fd ffdc 	bl	f344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1138c:	68bb      	ldr	r3, [r7, #8]
   1138e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11390:	f04f 0201 	mov.w	r2, #1
   11394:	fa02 f203 	lsl.w	r2, r2, r3
   11398:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1139c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113a0:	681b      	ldr	r3, [r3, #0]
   113a2:	ea42 0203 	orr.w	r2, r2, r3
   113a6:	f243 03d0 	movw	r3, #12496	; 0x30d0
   113aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ae:	601a      	str	r2, [r3, #0]
   113b0:	68bb      	ldr	r3, [r7, #8]
   113b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   113b4:	4613      	mov	r3, r2
   113b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   113ba:	4413      	add	r3, r2
   113bc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   113c0:	461a      	mov	r2, r3
   113c2:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   113c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113ca:	441a      	add	r2, r3
   113cc:	68bb      	ldr	r3, [r7, #8]
   113ce:	f103 0304 	add.w	r3, r3, #4
   113d2:	4610      	mov	r0, r2
   113d4:	4619      	mov	r1, r3
   113d6:	f7fd ff57 	bl	f288 <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   113da:	68bb      	ldr	r3, [r7, #8]
   113dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   113de:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   113e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   113e6:	681b      	ldr	r3, [r3, #0]
   113e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   113ea:	429a      	cmp	r2, r3
   113ec:	d30a      	bcc.n	11404 <vTaskResume+0xd0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
   113ee:	f64e 5304 	movw	r3, #60676	; 0xed04
   113f2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   113f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   113fa:	601a      	str	r2, [r3, #0]
   113fc:	f3bf 8f4f 	dsb	sy
   11400:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
   11404:	f003 f818 	bl	14438 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   11408:	f107 0710 	add.w	r7, r7, #16
   1140c:	46bd      	mov	sp, r7
   1140e:	bd80      	pop	{r7, pc}

00011410 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
   11410:	b580      	push	{r7, lr}
   11412:	b08a      	sub	sp, #40	; 0x28
   11414:	af00      	add	r7, sp, #0
   11416:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
   11418:	f04f 0300 	mov.w	r3, #0
   1141c:	60fb      	str	r3, [r7, #12]
	TCB_t * const pxTCB = xTaskToResume;
   1141e:	687b      	ldr	r3, [r7, #4]
   11420:	613b      	str	r3, [r7, #16]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
   11422:	687b      	ldr	r3, [r7, #4]
   11424:	2b00      	cmp	r3, #0
   11426:	d109      	bne.n	1143c <xTaskResumeFromISR+0x2c>
   11428:	f04f 0328 	mov.w	r3, #40	; 0x28
   1142c:	f383 8811 	msr	BASEPRI, r3
   11430:	f3bf 8f6f 	isb	sy
   11434:	f3bf 8f4f 	dsb	sy
   11438:	61bb      	str	r3, [r7, #24]
   1143a:	e7fe      	b.n	1143a <xTaskResumeFromISR+0x2a>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		https://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1143c:	f003 f8a8 	bl	14590 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   11440:	f3ef 8211 	mrs	r2, BASEPRI
   11444:	f04f 0328 	mov.w	r3, #40	; 0x28
   11448:	f383 8811 	msr	BASEPRI, r3
   1144c:	f3bf 8f6f 	isb	sy
   11450:	f3bf 8f4f 	dsb	sy
   11454:	623a      	str	r2, [r7, #32]
   11456:	61fb      	str	r3, [r7, #28]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   11458:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1145a:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
   1145c:	6938      	ldr	r0, [r7, #16]
   1145e:	f7ff ff35 	bl	112cc <prvTaskIsTaskSuspended>
   11462:	4603      	mov	r3, r0
   11464:	2b00      	cmp	r3, #0
   11466:	d04b      	beq.n	11500 <xTaskResumeFromISR+0xf0>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11468:	f243 03f0 	movw	r3, #12528	; 0x30f0
   1146c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11470:	681b      	ldr	r3, [r3, #0]
   11472:	2b00      	cmp	r3, #0
   11474:	d13a      	bne.n	114ec <xTaskResumeFromISR+0xdc>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11476:	693b      	ldr	r3, [r7, #16]
   11478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1147a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1147e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11482:	681b      	ldr	r3, [r3, #0]
   11484:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11486:	429a      	cmp	r2, r3
   11488:	d302      	bcc.n	11490 <xTaskResumeFromISR+0x80>
					{
						xYieldRequired = pdTRUE;
   1148a:	f04f 0301 	mov.w	r3, #1
   1148e:	60fb      	str	r3, [r7, #12]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11490:	693b      	ldr	r3, [r7, #16]
   11492:	f103 0304 	add.w	r3, r3, #4
   11496:	4618      	mov	r0, r3
   11498:	f7fd ff54 	bl	f344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   1149c:	693b      	ldr	r3, [r7, #16]
   1149e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   114a0:	f04f 0201 	mov.w	r2, #1
   114a4:	fa02 f203 	lsl.w	r2, r2, r3
   114a8:	f243 03d0 	movw	r3, #12496	; 0x30d0
   114ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114b0:	681b      	ldr	r3, [r3, #0]
   114b2:	ea42 0203 	orr.w	r2, r2, r3
   114b6:	f243 03d0 	movw	r3, #12496	; 0x30d0
   114ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114be:	601a      	str	r2, [r3, #0]
   114c0:	693b      	ldr	r3, [r7, #16]
   114c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   114c4:	4613      	mov	r3, r2
   114c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   114ca:	4413      	add	r3, r2
   114cc:	ea4f 0383 	mov.w	r3, r3, lsl #2
   114d0:	461a      	mov	r2, r3
   114d2:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   114d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   114da:	441a      	add	r2, r3
   114dc:	693b      	ldr	r3, [r7, #16]
   114de:	f103 0304 	add.w	r3, r3, #4
   114e2:	4610      	mov	r0, r2
   114e4:	4619      	mov	r1, r3
   114e6:	f7fd fecf 	bl	f288 <vListInsertEnd>
   114ea:	e009      	b.n	11500 <xTaskResumeFromISR+0xf0>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   114ec:	693b      	ldr	r3, [r7, #16]
   114ee:	f103 0318 	add.w	r3, r3, #24
   114f2:	f243 0088 	movw	r0, #12424	; 0x3088
   114f6:	f2c2 0000 	movt	r0, #8192	; 0x2000
   114fa:	4619      	mov	r1, r3
   114fc:	f7fd fec4 	bl	f288 <vListInsertEnd>
   11500:	697b      	ldr	r3, [r7, #20]
   11502:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   11504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   11506:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
   1150a:	68fb      	ldr	r3, [r7, #12]
	}
   1150c:	4618      	mov	r0, r3
   1150e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   11512:	46bd      	mov	sp, r7
   11514:	bd80      	pop	{r7, pc}
   11516:	bf00      	nop

00011518 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   11518:	b580      	push	{r7, lr}
   1151a:	b086      	sub	sp, #24
   1151c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
   1151e:	f04f 0300 	mov.w	r3, #0
   11522:	9300      	str	r3, [sp, #0]
   11524:	f243 03ec 	movw	r3, #12524	; 0x30ec
   11528:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1152c:	9301      	str	r3, [sp, #4]
   1152e:	f242 2035 	movw	r0, #8757	; 0x2235
   11532:	f2c0 0001 	movt	r0, #1
   11536:	f24e 31f0 	movw	r1, #58352	; 0xe3f0
   1153a:	f2c0 0102 	movt	r1, #2
   1153e:	f04f 025a 	mov.w	r2, #90	; 0x5a
   11542:	f04f 0300 	mov.w	r3, #0
   11546:	f7ff f977 	bl	10838 <xTaskCreate>
   1154a:	4603      	mov	r3, r0
   1154c:	607b      	str	r3, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   1154e:	687b      	ldr	r3, [r7, #4]
   11550:	2b01      	cmp	r3, #1
   11552:	d103      	bne.n	1155c <vTaskStartScheduler+0x44>
		{
			xReturn = xTimerCreateTimerTask();
   11554:	f002 f826 	bl	135a4 <xTimerCreateTimerTask>
   11558:	4603      	mov	r3, r0
   1155a:	607b      	str	r3, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   1155c:	687b      	ldr	r3, [r7, #4]
   1155e:	2b01      	cmp	r3, #1
   11560:	d122      	bne.n	115a8 <vTaskStartScheduler+0x90>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11562:	f04f 0328 	mov.w	r3, #40	; 0x28
   11566:	f383 8811 	msr	BASEPRI, r3
   1156a:	f3bf 8f6f 	isb	sy
   1156e:	f3bf 8f4f 	dsb	sy
   11572:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
   11574:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11578:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1157c:	f04f 32ff 	mov.w	r2, #4294967295
   11580:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
   11582:	f243 03d4 	movw	r3, #12500	; 0x30d4
   11586:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1158a:	f04f 0201 	mov.w	r2, #1
   1158e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
   11590:	f243 03cc 	movw	r3, #12492	; 0x30cc
   11594:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11598:	f04f 0200 	mov.w	r2, #0
   1159c:	601a      	str	r2, [r3, #0]
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
		is set to 0 and the following line fails to build then ensure you do not
		have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
   1159e:	f7ef fb25 	bl	bec <vMainConfigureTimerForRunTimeStats>

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   115a2:	f002 fe5d 	bl	14260 <xPortStartScheduler>
   115a6:	e00d      	b.n	115c4 <vTaskStartScheduler+0xac>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
   115a8:	687b      	ldr	r3, [r7, #4]
   115aa:	f1b3 3fff 	cmp.w	r3, #4294967295
   115ae:	d109      	bne.n	115c4 <vTaskStartScheduler+0xac>
   115b0:	f04f 0328 	mov.w	r3, #40	; 0x28
   115b4:	f383 8811 	msr	BASEPRI, r3
   115b8:	f3bf 8f6f 	isb	sy
   115bc:	f3bf 8f4f 	dsb	sy
   115c0:	60fb      	str	r3, [r7, #12]
   115c2:	e7fe      	b.n	115c2 <vTaskStartScheduler+0xaa>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
   115c4:	f107 0710 	add.w	r7, r7, #16
   115c8:	46bd      	mov	sp, r7
   115ca:	bd80      	pop	{r7, pc}

000115cc <vTaskEndScheduler>:
/*-----------------------------------------------------------*/

void vTaskEndScheduler( void )
{
   115cc:	b580      	push	{r7, lr}
   115ce:	b082      	sub	sp, #8
   115d0:	af00      	add	r7, sp, #0
   115d2:	f04f 0328 	mov.w	r3, #40	; 0x28
   115d6:	f383 8811 	msr	BASEPRI, r3
   115da:	f3bf 8f6f 	isb	sy
   115de:	f3bf 8f4f 	dsb	sy
   115e2:	607b      	str	r3, [r7, #4]
	/* Stop the scheduler interrupts and call the portable scheduler end
	routine so the original ISRs can be restored if necessary.  The port
	layer must ensure interrupts enable	bit is left in the correct state. */
	portDISABLE_INTERRUPTS();
	xSchedulerRunning = pdFALSE;
   115e4:	f243 03d4 	movw	r3, #12500	; 0x30d4
   115e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   115ec:	f04f 0200 	mov.w	r2, #0
   115f0:	601a      	str	r2, [r3, #0]
	vPortEndScheduler();
   115f2:	f002 fecf 	bl	14394 <vPortEndScheduler>
}
   115f6:	f107 0708 	add.w	r7, r7, #8
   115fa:	46bd      	mov	sp, r7
   115fc:	bd80      	pop	{r7, pc}
   115fe:	bf00      	nop

00011600 <vTaskSuspendAll>:
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   11600:	b480      	push	{r7}
   11602:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   11604:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11608:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1160c:	681b      	ldr	r3, [r3, #0]
   1160e:	f103 0201 	add.w	r2, r3, #1
   11612:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11616:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1161a:	601a      	str	r2, [r3, #0]
}
   1161c:	46bd      	mov	sp, r7
   1161e:	bc80      	pop	{r7}
   11620:	4770      	bx	lr
   11622:	bf00      	nop

00011624 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   11624:	b580      	push	{r7, lr}
   11626:	b084      	sub	sp, #16
   11628:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
   1162a:	f04f 0300 	mov.w	r3, #0
   1162e:	603b      	str	r3, [r7, #0]
BaseType_t xAlreadyYielded = pdFALSE;
   11630:	f04f 0300 	mov.w	r3, #0
   11634:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   11636:	f243 03f0 	movw	r3, #12528	; 0x30f0
   1163a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1163e:	681b      	ldr	r3, [r3, #0]
   11640:	2b00      	cmp	r3, #0
   11642:	d109      	bne.n	11658 <xTaskResumeAll+0x34>
   11644:	f04f 0328 	mov.w	r3, #40	; 0x28
   11648:	f383 8811 	msr	BASEPRI, r3
   1164c:	f3bf 8f6f 	isb	sy
   11650:	f3bf 8f4f 	dsb	sy
   11654:	60fb      	str	r3, [r7, #12]
   11656:	e7fe      	b.n	11656 <xTaskResumeAll+0x32>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   11658:	f002 feb6 	bl	143c8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
   1165c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11660:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11664:	681b      	ldr	r3, [r3, #0]
   11666:	f103 32ff 	add.w	r2, r3, #4294967295
   1166a:	f243 03f0 	movw	r3, #12528	; 0x30f0
   1166e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11672:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11674:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11678:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1167c:	681b      	ldr	r3, [r3, #0]
   1167e:	2b00      	cmp	r3, #0
   11680:	f040 8098 	bne.w	117b4 <xTaskResumeAll+0x190>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   11684:	f243 03c8 	movw	r3, #12488	; 0x30c8
   11688:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1168c:	681b      	ldr	r3, [r3, #0]
   1168e:	2b00      	cmp	r3, #0
   11690:	f000 8090 	beq.w	117b4 <xTaskResumeAll+0x190>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   11694:	e04a      	b.n	1172c <xTaskResumeAll+0x108>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11696:	f243 0388 	movw	r3, #12424	; 0x3088
   1169a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1169e:	68db      	ldr	r3, [r3, #12]
   116a0:	68db      	ldr	r3, [r3, #12]
   116a2:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   116a4:	683b      	ldr	r3, [r7, #0]
   116a6:	f103 0318 	add.w	r3, r3, #24
   116aa:	4618      	mov	r0, r3
   116ac:	f7fd fe4a 	bl	f344 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   116b0:	683b      	ldr	r3, [r7, #0]
   116b2:	f103 0304 	add.w	r3, r3, #4
   116b6:	4618      	mov	r0, r3
   116b8:	f7fd fe44 	bl	f344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   116bc:	683b      	ldr	r3, [r7, #0]
   116be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   116c0:	f04f 0201 	mov.w	r2, #1
   116c4:	fa02 f203 	lsl.w	r2, r2, r3
   116c8:	f243 03d0 	movw	r3, #12496	; 0x30d0
   116cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116d0:	681b      	ldr	r3, [r3, #0]
   116d2:	ea42 0203 	orr.w	r2, r2, r3
   116d6:	f243 03d0 	movw	r3, #12496	; 0x30d0
   116da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116de:	601a      	str	r2, [r3, #0]
   116e0:	683b      	ldr	r3, [r7, #0]
   116e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   116e4:	4613      	mov	r3, r2
   116e6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116ea:	4413      	add	r3, r2
   116ec:	ea4f 0383 	mov.w	r3, r3, lsl #2
   116f0:	461a      	mov	r2, r3
   116f2:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   116f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   116fa:	441a      	add	r2, r3
   116fc:	683b      	ldr	r3, [r7, #0]
   116fe:	f103 0304 	add.w	r3, r3, #4
   11702:	4610      	mov	r0, r2
   11704:	4619      	mov	r1, r3
   11706:	f7fd fdbf 	bl	f288 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   1170a:	683b      	ldr	r3, [r7, #0]
   1170c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1170e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11712:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11716:	681b      	ldr	r3, [r3, #0]
   11718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1171a:	429a      	cmp	r2, r3
   1171c:	d306      	bcc.n	1172c <xTaskResumeAll+0x108>
					{
						xYieldPending = pdTRUE;
   1171e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11722:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11726:	f04f 0201 	mov.w	r2, #1
   1172a:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   1172c:	f243 0388 	movw	r3, #12424	; 0x3088
   11730:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11734:	681b      	ldr	r3, [r3, #0]
   11736:	2b00      	cmp	r3, #0
   11738:	d1ad      	bne.n	11696 <xTaskResumeAll+0x72>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
   1173a:	683b      	ldr	r3, [r7, #0]
   1173c:	2b00      	cmp	r3, #0
   1173e:	d001      	beq.n	11744 <xTaskResumeAll+0x120>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
   11740:	f000 ff1e 	bl	12580 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
   11744:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11748:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1174c:	681b      	ldr	r3, [r3, #0]
   1174e:	60bb      	str	r3, [r7, #8]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
   11750:	68bb      	ldr	r3, [r7, #8]
   11752:	2b00      	cmp	r3, #0
   11754:	d019      	beq.n	1178a <xTaskResumeAll+0x166>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
   11756:	f000 f93b 	bl	119d0 <xTaskIncrementTick>
   1175a:	4603      	mov	r3, r0
   1175c:	2b00      	cmp	r3, #0
   1175e:	d006      	beq.n	1176e <xTaskResumeAll+0x14a>
							{
								xYieldPending = pdTRUE;
   11760:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11764:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11768:	f04f 0201 	mov.w	r2, #1
   1176c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
   1176e:	68bb      	ldr	r3, [r7, #8]
   11770:	f103 33ff 	add.w	r3, r3, #4294967295
   11774:	60bb      	str	r3, [r7, #8]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
   11776:	68bb      	ldr	r3, [r7, #8]
   11778:	2b00      	cmp	r3, #0
   1177a:	d1ec      	bne.n	11756 <xTaskResumeAll+0x132>

						uxPendedTicks = 0;
   1177c:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11780:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11784:	f04f 0200 	mov.w	r2, #0
   11788:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
   1178a:	f243 03dc 	movw	r3, #12508	; 0x30dc
   1178e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11792:	681b      	ldr	r3, [r3, #0]
   11794:	2b00      	cmp	r3, #0
   11796:	d00d      	beq.n	117b4 <xTaskResumeAll+0x190>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   11798:	f04f 0301 	mov.w	r3, #1
   1179c:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   1179e:	f64e 5304 	movw	r3, #60676	; 0xed04
   117a2:	f2ce 0300 	movt	r3, #57344	; 0xe000
   117a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   117aa:	601a      	str	r2, [r3, #0]
   117ac:	f3bf 8f4f 	dsb	sy
   117b0:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   117b4:	f002 fe40 	bl	14438 <vPortExitCritical>

	return xAlreadyYielded;
   117b8:	687b      	ldr	r3, [r7, #4]
}
   117ba:	4618      	mov	r0, r3
   117bc:	f107 0710 	add.w	r7, r7, #16
   117c0:	46bd      	mov	sp, r7
   117c2:	bd80      	pop	{r7, pc}

000117c4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   117c4:	b480      	push	{r7}
   117c6:	b083      	sub	sp, #12
   117c8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
   117ca:	f243 03cc 	movw	r3, #12492	; 0x30cc
   117ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117d2:	681b      	ldr	r3, [r3, #0]
   117d4:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
   117d6:	687b      	ldr	r3, [r7, #4]
}
   117d8:	4618      	mov	r0, r3
   117da:	f107 070c 	add.w	r7, r7, #12
   117de:	46bd      	mov	sp, r7
   117e0:	bc80      	pop	{r7}
   117e2:	4770      	bx	lr

000117e4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
   117e4:	b580      	push	{r7, lr}
   117e6:	b082      	sub	sp, #8
   117e8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   117ea:	f002 fed1 	bl	14590 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
   117ee:	f04f 0300 	mov.w	r3, #0
   117f2:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
   117f4:	f243 03cc 	movw	r3, #12492	; 0x30cc
   117f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   117fc:	681b      	ldr	r3, [r3, #0]
   117fe:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
   11800:	683b      	ldr	r3, [r7, #0]
}
   11802:	4618      	mov	r0, r3
   11804:	f107 0708 	add.w	r7, r7, #8
   11808:	46bd      	mov	sp, r7
   1180a:	bd80      	pop	{r7, pc}

0001180c <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
   1180c:	b480      	push	{r7}
   1180e:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
   11810:	f243 03c8 	movw	r3, #12488	; 0x30c8
   11814:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11818:	681b      	ldr	r3, [r3, #0]
}
   1181a:	4618      	mov	r0, r3
   1181c:	46bd      	mov	sp, r7
   1181e:	bc80      	pop	{r7}
   11820:	4770      	bx	lr
   11822:	bf00      	nop

00011824 <pcTaskGetName>:
/*-----------------------------------------------------------*/

char *pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   11824:	b480      	push	{r7}
   11826:	b085      	sub	sp, #20
   11828:	af00      	add	r7, sp, #0
   1182a:	6078      	str	r0, [r7, #4]
TCB_t *pxTCB;

	/* If null is passed in here then the name of the calling task is being
	queried. */
	pxTCB = prvGetTCBFromHandle( xTaskToQuery );
   1182c:	687b      	ldr	r3, [r7, #4]
   1182e:	2b00      	cmp	r3, #0
   11830:	d105      	bne.n	1183e <pcTaskGetName+0x1a>
   11832:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11836:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1183a:	681b      	ldr	r3, [r3, #0]
   1183c:	e000      	b.n	11840 <pcTaskGetName+0x1c>
   1183e:	687b      	ldr	r3, [r7, #4]
   11840:	60bb      	str	r3, [r7, #8]
	configASSERT( pxTCB );
   11842:	68bb      	ldr	r3, [r7, #8]
   11844:	2b00      	cmp	r3, #0
   11846:	d109      	bne.n	1185c <pcTaskGetName+0x38>
   11848:	f04f 0328 	mov.w	r3, #40	; 0x28
   1184c:	f383 8811 	msr	BASEPRI, r3
   11850:	f3bf 8f6f 	isb	sy
   11854:	f3bf 8f4f 	dsb	sy
   11858:	60fb      	str	r3, [r7, #12]
   1185a:	e7fe      	b.n	1185a <pcTaskGetName+0x36>
	return &( pxTCB->pcTaskName[ 0 ] );
   1185c:	68bb      	ldr	r3, [r7, #8]
   1185e:	f103 0334 	add.w	r3, r3, #52	; 0x34
}
   11862:	4618      	mov	r0, r3
   11864:	f107 0714 	add.w	r7, r7, #20
   11868:	46bd      	mov	sp, r7
   1186a:	bc80      	pop	{r7}
   1186c:	4770      	bx	lr
   1186e:	bf00      	nop

00011870 <uxTaskGetSystemState>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetSystemState( TaskStatus_t * const pxTaskStatusArray, const UBaseType_t uxArraySize, uint32_t * const pulTotalRunTime )
	{
   11870:	b580      	push	{r7, lr}
   11872:	b086      	sub	sp, #24
   11874:	af00      	add	r7, sp, #0
   11876:	60f8      	str	r0, [r7, #12]
   11878:	60b9      	str	r1, [r7, #8]
   1187a:	607a      	str	r2, [r7, #4]
	UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
   1187c:	f04f 0300 	mov.w	r3, #0
   11880:	613b      	str	r3, [r7, #16]
   11882:	f04f 0305 	mov.w	r3, #5
   11886:	617b      	str	r3, [r7, #20]

		vTaskSuspendAll();
   11888:	f7ff feba 	bl	11600 <vTaskSuspendAll>
		{
			/* Is there a space in the array for each task in the system? */
			if( uxArraySize >= uxCurrentNumberOfTasks )
   1188c:	f243 03c8 	movw	r3, #12488	; 0x30c8
   11890:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11894:	681b      	ldr	r3, [r3, #0]
   11896:	68ba      	ldr	r2, [r7, #8]
   11898:	429a      	cmp	r2, r3
   1189a:	f0c0 8091 	bcc.w	119c0 <uxTaskGetSystemState+0x150>
			{
				/* Fill in an TaskStatus_t structure with information on each
				task in the Ready state. */
				do
				{
					uxQueue--;
   1189e:	697b      	ldr	r3, [r7, #20]
   118a0:	f103 33ff 	add.w	r3, r3, #4294967295
   118a4:	617b      	str	r3, [r7, #20]
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &( pxReadyTasksLists[ uxQueue ] ), eReady );
   118a6:	693a      	ldr	r2, [r7, #16]
   118a8:	4613      	mov	r3, r2
   118aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   118ae:	4413      	add	r3, r2
   118b0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118b4:	461a      	mov	r2, r3
   118b6:	68fb      	ldr	r3, [r7, #12]
   118b8:	eb02 0103 	add.w	r1, r2, r3
   118bc:	697a      	ldr	r2, [r7, #20]
   118be:	4613      	mov	r3, r2
   118c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118c4:	4413      	add	r3, r2
   118c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118ca:	461a      	mov	r2, r3
   118cc:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   118d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   118d4:	4413      	add	r3, r2
   118d6:	4608      	mov	r0, r1
   118d8:	4619      	mov	r1, r3
   118da:	f04f 0201 	mov.w	r2, #1
   118de:	f000 fdc3 	bl	12468 <prvListTasksWithinSingleList>
   118e2:	4603      	mov	r3, r0
   118e4:	693a      	ldr	r2, [r7, #16]
   118e6:	4413      	add	r3, r2
   118e8:	613b      	str	r3, [r7, #16]

				} while( uxQueue > ( UBaseType_t ) tskIDLE_PRIORITY ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   118ea:	697b      	ldr	r3, [r7, #20]
   118ec:	2b00      	cmp	r3, #0
   118ee:	d1d6      	bne.n	1189e <uxTaskGetSystemState+0x2e>

				/* Fill in an TaskStatus_t structure with information on each
				task in the Blocked state. */
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxDelayedTaskList, eBlocked );
   118f0:	693a      	ldr	r2, [r7, #16]
   118f2:	4613      	mov	r3, r2
   118f4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   118f8:	4413      	add	r3, r2
   118fa:	ea4f 0383 	mov.w	r3, r3, lsl #2
   118fe:	461a      	mov	r2, r3
   11900:	68fb      	ldr	r3, [r7, #12]
   11902:	441a      	add	r2, r3
   11904:	f243 0380 	movw	r3, #12416	; 0x3080
   11908:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1190c:	681b      	ldr	r3, [r3, #0]
   1190e:	4610      	mov	r0, r2
   11910:	4619      	mov	r1, r3
   11912:	f04f 0202 	mov.w	r2, #2
   11916:	f000 fda7 	bl	12468 <prvListTasksWithinSingleList>
   1191a:	4603      	mov	r3, r0
   1191c:	693a      	ldr	r2, [r7, #16]
   1191e:	4413      	add	r3, r2
   11920:	613b      	str	r3, [r7, #16]
				uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), ( List_t * ) pxOverflowDelayedTaskList, eBlocked );
   11922:	693a      	ldr	r2, [r7, #16]
   11924:	4613      	mov	r3, r2
   11926:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1192a:	4413      	add	r3, r2
   1192c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11930:	461a      	mov	r2, r3
   11932:	68fb      	ldr	r3, [r7, #12]
   11934:	441a      	add	r2, r3
   11936:	f243 0384 	movw	r3, #12420	; 0x3084
   1193a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1193e:	681b      	ldr	r3, [r3, #0]
   11940:	4610      	mov	r0, r2
   11942:	4619      	mov	r1, r3
   11944:	f04f 0202 	mov.w	r2, #2
   11948:	f000 fd8e 	bl	12468 <prvListTasksWithinSingleList>
   1194c:	4603      	mov	r3, r0
   1194e:	693a      	ldr	r2, [r7, #16]
   11950:	4413      	add	r3, r2
   11952:	613b      	str	r3, [r7, #16]

				#if( INCLUDE_vTaskDelete == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task that has been deleted but not yet cleaned up. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xTasksWaitingTermination, eDeleted );
   11954:	693a      	ldr	r2, [r7, #16]
   11956:	4613      	mov	r3, r2
   11958:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1195c:	4413      	add	r3, r2
   1195e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11962:	461a      	mov	r2, r3
   11964:	68fb      	ldr	r3, [r7, #12]
   11966:	4413      	add	r3, r2
   11968:	4618      	mov	r0, r3
   1196a:	f243 019c 	movw	r1, #12444	; 0x309c
   1196e:	f2c2 0100 	movt	r1, #8192	; 0x2000
   11972:	f04f 0204 	mov.w	r2, #4
   11976:	f000 fd77 	bl	12468 <prvListTasksWithinSingleList>
   1197a:	4603      	mov	r3, r0
   1197c:	693a      	ldr	r2, [r7, #16]
   1197e:	4413      	add	r3, r2
   11980:	613b      	str	r3, [r7, #16]

				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* Fill in an TaskStatus_t structure with information on
					each task in the Suspended state. */
					uxTask += prvListTasksWithinSingleList( &( pxTaskStatusArray[ uxTask ] ), &xSuspendedTaskList, eSuspended );
   11982:	693a      	ldr	r2, [r7, #16]
   11984:	4613      	mov	r3, r2
   11986:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   1198a:	4413      	add	r3, r2
   1198c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11990:	461a      	mov	r2, r3
   11992:	68fb      	ldr	r3, [r7, #12]
   11994:	4413      	add	r3, r2
   11996:	4618      	mov	r0, r3
   11998:	f243 01b4 	movw	r1, #12468	; 0x30b4
   1199c:	f2c2 0100 	movt	r1, #8192	; 0x2000
   119a0:	f04f 0203 	mov.w	r2, #3
   119a4:	f000 fd60 	bl	12468 <prvListTasksWithinSingleList>
   119a8:	4603      	mov	r3, r0
   119aa:	693a      	ldr	r2, [r7, #16]
   119ac:	4413      	add	r3, r2
   119ae:	613b      	str	r3, [r7, #16]
				}
				#endif

				#if ( configGENERATE_RUN_TIME_STATS == 1)
				{
					if( pulTotalRunTime != NULL )
   119b0:	687b      	ldr	r3, [r7, #4]
   119b2:	2b00      	cmp	r3, #0
   119b4:	d004      	beq.n	119c0 <uxTaskGetSystemState+0x150>
					{
						#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
							portALT_GET_RUN_TIME_COUNTER_VALUE( ( *pulTotalRunTime ) );
						#else
							*pulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   119b6:	f7ef f92d 	bl	c14 <ulGetRunTimeCounterValue>
   119ba:	4602      	mov	r2, r0
   119bc:	687b      	ldr	r3, [r7, #4]
   119be:	601a      	str	r2, [r3, #0]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		( void ) xTaskResumeAll();
   119c0:	f7ff fe30 	bl	11624 <xTaskResumeAll>

		return uxTask;
   119c4:	693b      	ldr	r3, [r7, #16]
	}
   119c6:	4618      	mov	r0, r3
   119c8:	f107 0718 	add.w	r7, r7, #24
   119cc:	46bd      	mov	sp, r7
   119ce:	bd80      	pop	{r7, pc}

000119d0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   119d0:	b580      	push	{r7, lr}
   119d2:	b086      	sub	sp, #24
   119d4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   119d6:	f04f 0300 	mov.w	r3, #0
   119da:	60bb      	str	r3, [r7, #8]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   119dc:	f243 03f0 	movw	r3, #12528	; 0x30f0
   119e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119e4:	681b      	ldr	r3, [r3, #0]
   119e6:	2b00      	cmp	r3, #0
   119e8:	f040 80d5 	bne.w	11b96 <xTaskIncrementTick+0x1c6>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
   119ec:	f243 03cc 	movw	r3, #12492	; 0x30cc
   119f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   119f4:	681b      	ldr	r3, [r3, #0]
   119f6:	f103 0301 	add.w	r3, r3, #1
   119fa:	60fb      	str	r3, [r7, #12]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
   119fc:	f243 03cc 	movw	r3, #12492	; 0x30cc
   11a00:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a04:	68fa      	ldr	r2, [r7, #12]
   11a06:	601a      	str	r2, [r3, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
   11a08:	68fb      	ldr	r3, [r7, #12]
   11a0a:	2b00      	cmp	r3, #0
   11a0c:	d135      	bne.n	11a7a <xTaskIncrementTick+0xaa>
		{
			taskSWITCH_DELAYED_LISTS();
   11a0e:	f243 0380 	movw	r3, #12416	; 0x3080
   11a12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a16:	681b      	ldr	r3, [r3, #0]
   11a18:	681b      	ldr	r3, [r3, #0]
   11a1a:	2b00      	cmp	r3, #0
   11a1c:	d009      	beq.n	11a32 <xTaskIncrementTick+0x62>
   11a1e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11a22:	f383 8811 	msr	BASEPRI, r3
   11a26:	f3bf 8f6f 	isb	sy
   11a2a:	f3bf 8f4f 	dsb	sy
   11a2e:	617b      	str	r3, [r7, #20]
   11a30:	e7fe      	b.n	11a30 <xTaskIncrementTick+0x60>
   11a32:	f243 0380 	movw	r3, #12416	; 0x3080
   11a36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a3a:	681b      	ldr	r3, [r3, #0]
   11a3c:	613b      	str	r3, [r7, #16]
   11a3e:	f243 0384 	movw	r3, #12420	; 0x3084
   11a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a46:	681a      	ldr	r2, [r3, #0]
   11a48:	f243 0380 	movw	r3, #12416	; 0x3080
   11a4c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a50:	601a      	str	r2, [r3, #0]
   11a52:	f243 0384 	movw	r3, #12420	; 0x3084
   11a56:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a5a:	693a      	ldr	r2, [r7, #16]
   11a5c:	601a      	str	r2, [r3, #0]
   11a5e:	f243 03e0 	movw	r3, #12512	; 0x30e0
   11a62:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a66:	681b      	ldr	r3, [r3, #0]
   11a68:	f103 0201 	add.w	r2, r3, #1
   11a6c:	f243 03e0 	movw	r3, #12512	; 0x30e0
   11a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a74:	601a      	str	r2, [r3, #0]
   11a76:	f000 fd83 	bl	12580 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
   11a7a:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a82:	681b      	ldr	r3, [r3, #0]
   11a84:	68fa      	ldr	r2, [r7, #12]
   11a86:	429a      	cmp	r2, r3
   11a88:	d36c      	bcc.n	11b64 <xTaskIncrementTick+0x194>
   11a8a:	e000      	b.n	11a8e <xTaskIncrementTick+0xbe>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11a8c:	bf00      	nop
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   11a8e:	f243 0380 	movw	r3, #12416	; 0x3080
   11a92:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11a96:	681b      	ldr	r3, [r3, #0]
   11a98:	681b      	ldr	r3, [r3, #0]
   11a9a:	2b00      	cmp	r3, #0
   11a9c:	d107      	bne.n	11aae <xTaskIncrementTick+0xde>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   11a9e:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11aa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11aa6:	f04f 32ff 	mov.w	r2, #4294967295
   11aaa:	601a      	str	r2, [r3, #0]
					break;
   11aac:	e05a      	b.n	11b64 <xTaskIncrementTick+0x194>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11aae:	f243 0380 	movw	r3, #12416	; 0x3080
   11ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ab6:	681b      	ldr	r3, [r3, #0]
   11ab8:	68db      	ldr	r3, [r3, #12]
   11aba:	68db      	ldr	r3, [r3, #12]
   11abc:	603b      	str	r3, [r7, #0]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
   11abe:	683b      	ldr	r3, [r7, #0]
   11ac0:	685b      	ldr	r3, [r3, #4]
   11ac2:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
   11ac4:	68fa      	ldr	r2, [r7, #12]
   11ac6:	687b      	ldr	r3, [r7, #4]
   11ac8:	429a      	cmp	r2, r3
   11aca:	d206      	bcs.n	11ada <xTaskIncrementTick+0x10a>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
   11acc:	f243 03e8 	movw	r3, #12520	; 0x30e8
   11ad0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ad4:	687a      	ldr	r2, [r7, #4]
   11ad6:	601a      	str	r2, [r3, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
   11ad8:	e044      	b.n	11b64 <xTaskIncrementTick+0x194>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   11ada:	683b      	ldr	r3, [r7, #0]
   11adc:	f103 0304 	add.w	r3, r3, #4
   11ae0:	4618      	mov	r0, r3
   11ae2:	f7fd fc2f 	bl	f344 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   11ae6:	683b      	ldr	r3, [r7, #0]
   11ae8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   11aea:	2b00      	cmp	r3, #0
   11aec:	d005      	beq.n	11afa <xTaskIncrementTick+0x12a>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   11aee:	683b      	ldr	r3, [r7, #0]
   11af0:	f103 0318 	add.w	r3, r3, #24
   11af4:	4618      	mov	r0, r3
   11af6:	f7fd fc25 	bl	f344 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
   11afa:	683b      	ldr	r3, [r7, #0]
   11afc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11afe:	f04f 0201 	mov.w	r2, #1
   11b02:	fa02 f203 	lsl.w	r2, r2, r3
   11b06:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11b0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b0e:	681b      	ldr	r3, [r3, #0]
   11b10:	ea42 0203 	orr.w	r2, r2, r3
   11b14:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11b18:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b1c:	601a      	str	r2, [r3, #0]
   11b1e:	683b      	ldr	r3, [r7, #0]
   11b20:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11b22:	4613      	mov	r3, r2
   11b24:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b28:	4413      	add	r3, r2
   11b2a:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b2e:	461a      	mov	r2, r3
   11b30:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b38:	441a      	add	r2, r3
   11b3a:	683b      	ldr	r3, [r7, #0]
   11b3c:	f103 0304 	add.w	r3, r3, #4
   11b40:	4610      	mov	r0, r2
   11b42:	4619      	mov	r1, r3
   11b44:	f7fd fba0 	bl	f288 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   11b48:	683b      	ldr	r3, [r7, #0]
   11b4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11b4c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11b50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b54:	681b      	ldr	r3, [r3, #0]
   11b56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11b58:	429a      	cmp	r2, r3
   11b5a:	d397      	bcc.n	11a8c <xTaskIncrementTick+0xbc>
						{
							xSwitchRequired = pdTRUE;
   11b5c:	f04f 0301 	mov.w	r3, #1
   11b60:	60bb      	str	r3, [r7, #8]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_PREEMPTION */
				}
			}
   11b62:	e794      	b.n	11a8e <xTaskIncrementTick+0xbe>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   11b64:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11b68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b6c:	681b      	ldr	r3, [r3, #0]
   11b6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11b70:	4613      	mov	r3, r2
   11b72:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b76:	4413      	add	r3, r2
   11b78:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11b7c:	461a      	mov	r2, r3
   11b7e:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11b82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b86:	4413      	add	r3, r2
   11b88:	681b      	ldr	r3, [r3, #0]
   11b8a:	2b01      	cmp	r3, #1
   11b8c:	d910      	bls.n	11bb0 <xTaskIncrementTick+0x1e0>
			{
				xSwitchRequired = pdTRUE;
   11b8e:	f04f 0301 	mov.w	r3, #1
   11b92:	60bb      	str	r3, [r7, #8]
   11b94:	e00d      	b.n	11bb2 <xTaskIncrementTick+0x1e2>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   11b96:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11b9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11b9e:	681b      	ldr	r3, [r3, #0]
   11ba0:	f103 0201 	add.w	r2, r3, #1
   11ba4:	f243 03d8 	movw	r3, #12504	; 0x30d8
   11ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bac:	601a      	str	r2, [r3, #0]
   11bae:	e000      	b.n	11bb2 <xTaskIncrementTick+0x1e2>
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
			{
				xSwitchRequired = pdTRUE;
   11bb0:	bf00      	nop
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   11bb2:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bba:	681b      	ldr	r3, [r3, #0]
   11bbc:	2b00      	cmp	r3, #0
   11bbe:	d002      	beq.n	11bc6 <xTaskIncrementTick+0x1f6>
		{
			xSwitchRequired = pdTRUE;
   11bc0:	f04f 0301 	mov.w	r3, #1
   11bc4:	60bb      	str	r3, [r7, #8]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   11bc6:	68bb      	ldr	r3, [r7, #8]
}
   11bc8:	4618      	mov	r0, r3
   11bca:	f107 0718 	add.w	r7, r7, #24
   11bce:	46bd      	mov	sp, r7
   11bd0:	bd80      	pop	{r7, pc}
   11bd2:	bf00      	nop

00011bd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   11bd4:	b580      	push	{r7, lr}
   11bd6:	b088      	sub	sp, #32
   11bd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   11bda:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11be2:	681b      	ldr	r3, [r3, #0]
   11be4:	2b00      	cmp	r3, #0
   11be6:	d007      	beq.n	11bf8 <vTaskSwitchContext+0x24>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   11be8:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11bf0:	f04f 0201 	mov.w	r2, #1
   11bf4:	601a      	str	r2, [r3, #0]
   11bf6:	e0bc      	b.n	11d72 <vTaskSwitchContext+0x19e>
	}
	else
	{
		xYieldPending = pdFALSE;
   11bf8:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11bfc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c00:	f04f 0200 	mov.w	r2, #0
   11c04:	601a      	str	r2, [r3, #0]
		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
				#ifdef portALT_GET_RUN_TIME_COUNTER_VALUE
					portALT_GET_RUN_TIME_COUNTER_VALUE( ulTotalRunTime );
				#else
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
   11c06:	f7ef f805 	bl	c14 <ulGetRunTimeCounterValue>
   11c0a:	4602      	mov	r2, r0
   11c0c:	f243 03f8 	movw	r3, #12536	; 0x30f8
   11c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c14:	601a      	str	r2, [r3, #0]
				stored in ulTaskSwitchedInTime.  Note that there is no overflow
				protection here so count values are only valid until the timer
				overflows.  The guard against negative values is to protect
				against suspect run time stat counter implementations - which
				are provided by the application, not the kernel. */
				if( ulTotalRunTime > ulTaskSwitchedInTime )
   11c16:	f243 03f8 	movw	r3, #12536	; 0x30f8
   11c1a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c1e:	681a      	ldr	r2, [r3, #0]
   11c20:	f243 03f4 	movw	r3, #12532	; 0x30f4
   11c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c28:	681b      	ldr	r3, [r3, #0]
   11c2a:	429a      	cmp	r2, r3
   11c2c:	d913      	bls.n	11c56 <vTaskSwitchContext+0x82>
				{
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
   11c2e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11c32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c36:	681a      	ldr	r2, [r3, #0]
   11c38:	6d11      	ldr	r1, [r2, #80]	; 0x50
   11c3a:	f243 03f8 	movw	r3, #12536	; 0x30f8
   11c3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c42:	6818      	ldr	r0, [r3, #0]
   11c44:	f243 03f4 	movw	r3, #12532	; 0x30f4
   11c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c4c:	681b      	ldr	r3, [r3, #0]
   11c4e:	ebc3 0300 	rsb	r3, r3, r0
   11c52:	440b      	add	r3, r1
   11c54:	6513      	str	r3, [r2, #80]	; 0x50
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				ulTaskSwitchedInTime = ulTotalRunTime;
   11c56:	f243 03f8 	movw	r3, #12536	; 0x30f8
   11c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c5e:	681a      	ldr	r2, [r3, #0]
   11c60:	f243 03f4 	movw	r3, #12532	; 0x30f4
   11c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c68:	601a      	str	r2, [r3, #0]
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskCHECK_FOR_STACK_OVERFLOW();
   11c6a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11c6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11c72:	681b      	ldr	r3, [r3, #0]
   11c74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   11c76:	607b      	str	r3, [r7, #4]
   11c78:	f04f 33a5 	mov.w	r3, #2779096485	; 0xa5a5a5a5
   11c7c:	60bb      	str	r3, [r7, #8]
   11c7e:	687b      	ldr	r3, [r7, #4]
   11c80:	681a      	ldr	r2, [r3, #0]
   11c82:	68bb      	ldr	r3, [r7, #8]
   11c84:	429a      	cmp	r2, r3
   11c86:	d114      	bne.n	11cb2 <vTaskSwitchContext+0xde>
   11c88:	687b      	ldr	r3, [r7, #4]
   11c8a:	f103 0304 	add.w	r3, r3, #4
   11c8e:	681a      	ldr	r2, [r3, #0]
   11c90:	68bb      	ldr	r3, [r7, #8]
   11c92:	429a      	cmp	r2, r3
   11c94:	d10d      	bne.n	11cb2 <vTaskSwitchContext+0xde>
   11c96:	687b      	ldr	r3, [r7, #4]
   11c98:	f103 0308 	add.w	r3, r3, #8
   11c9c:	681a      	ldr	r2, [r3, #0]
   11c9e:	68bb      	ldr	r3, [r7, #8]
   11ca0:	429a      	cmp	r2, r3
   11ca2:	d106      	bne.n	11cb2 <vTaskSwitchContext+0xde>
   11ca4:	687b      	ldr	r3, [r7, #4]
   11ca6:	f103 030c 	add.w	r3, r3, #12
   11caa:	681a      	ldr	r2, [r3, #0]
   11cac:	68bb      	ldr	r3, [r7, #8]
   11cae:	429a      	cmp	r2, r3
   11cb0:	d00f      	beq.n	11cd2 <vTaskSwitchContext+0xfe>
   11cb2:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cba:	681a      	ldr	r2, [r3, #0]
   11cbc:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11cc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cc4:	681b      	ldr	r3, [r3, #0]
   11cc6:	f103 0334 	add.w	r3, r3, #52	; 0x34
   11cca:	4610      	mov	r0, r2
   11ccc:	4619      	mov	r1, r3
   11cce:	f7ee ff59 	bl	b84 <vApplicationStackOverflowHook>
		}
		#endif

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11cd2:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11cd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11cda:	681b      	ldr	r3, [r3, #0]
   11cdc:	617b      	str	r3, [r7, #20]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
   11cde:	697b      	ldr	r3, [r7, #20]
   11ce0:	fab3 f383 	clz	r3, r3
   11ce4:	76fb      	strb	r3, [r7, #27]
		return ucReturn;
   11ce6:	7efb      	ldrb	r3, [r7, #27]
   11ce8:	f1c3 031f 	rsb	r3, r3, #31
   11cec:	60fb      	str	r3, [r7, #12]
   11cee:	68fa      	ldr	r2, [r7, #12]
   11cf0:	4613      	mov	r3, r2
   11cf2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cf6:	4413      	add	r3, r2
   11cf8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11cfc:	461a      	mov	r2, r3
   11cfe:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11d02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d06:	4413      	add	r3, r2
   11d08:	681b      	ldr	r3, [r3, #0]
   11d0a:	2b00      	cmp	r3, #0
   11d0c:	d109      	bne.n	11d22 <vTaskSwitchContext+0x14e>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   11d0e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d12:	f383 8811 	msr	BASEPRI, r3
   11d16:	f3bf 8f6f 	isb	sy
   11d1a:	f3bf 8f4f 	dsb	sy
   11d1e:	61fb      	str	r3, [r7, #28]
   11d20:	e7fe      	b.n	11d20 <vTaskSwitchContext+0x14c>
   11d22:	68fa      	ldr	r2, [r7, #12]
   11d24:	4613      	mov	r3, r2
   11d26:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d2a:	4413      	add	r3, r2
   11d2c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11d30:	461a      	mov	r2, r3
   11d32:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d3a:	4413      	add	r3, r2
   11d3c:	613b      	str	r3, [r7, #16]
   11d3e:	693b      	ldr	r3, [r7, #16]
   11d40:	685b      	ldr	r3, [r3, #4]
   11d42:	685a      	ldr	r2, [r3, #4]
   11d44:	693b      	ldr	r3, [r7, #16]
   11d46:	605a      	str	r2, [r3, #4]
   11d48:	693b      	ldr	r3, [r7, #16]
   11d4a:	685a      	ldr	r2, [r3, #4]
   11d4c:	693b      	ldr	r3, [r7, #16]
   11d4e:	f103 0308 	add.w	r3, r3, #8
   11d52:	429a      	cmp	r2, r3
   11d54:	d104      	bne.n	11d60 <vTaskSwitchContext+0x18c>
   11d56:	693b      	ldr	r3, [r7, #16]
   11d58:	685b      	ldr	r3, [r3, #4]
   11d5a:	685a      	ldr	r2, [r3, #4]
   11d5c:	693b      	ldr	r3, [r7, #16]
   11d5e:	605a      	str	r2, [r3, #4]
   11d60:	693b      	ldr	r3, [r7, #16]
   11d62:	685b      	ldr	r3, [r3, #4]
   11d64:	68db      	ldr	r3, [r3, #12]
   11d66:	461a      	mov	r2, r3
   11d68:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11d6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11d70:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   11d72:	f107 0720 	add.w	r7, r7, #32
   11d76:	46bd      	mov	sp, r7
   11d78:	bd80      	pop	{r7, pc}
   11d7a:	bf00      	nop

00011d7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   11d7c:	b580      	push	{r7, lr}
   11d7e:	b084      	sub	sp, #16
   11d80:	af00      	add	r7, sp, #0
   11d82:	6078      	str	r0, [r7, #4]
   11d84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
   11d86:	687b      	ldr	r3, [r7, #4]
   11d88:	2b00      	cmp	r3, #0
   11d8a:	d109      	bne.n	11da0 <vTaskPlaceOnEventList+0x24>
   11d8c:	f04f 0328 	mov.w	r3, #40	; 0x28
   11d90:	f383 8811 	msr	BASEPRI, r3
   11d94:	f3bf 8f6f 	isb	sy
   11d98:	f3bf 8f4f 	dsb	sy
   11d9c:	60fb      	str	r3, [r7, #12]
   11d9e:	e7fe      	b.n	11d9e <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11da0:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11da4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11da8:	681b      	ldr	r3, [r3, #0]
   11daa:	f103 0318 	add.w	r3, r3, #24
   11dae:	6878      	ldr	r0, [r7, #4]
   11db0:	4619      	mov	r1, r3
   11db2:	f7fd fa8d 	bl	f2d0 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11db6:	6838      	ldr	r0, [r7, #0]
   11db8:	f04f 0101 	mov.w	r1, #1
   11dbc:	f001 fb6a 	bl	13494 <prvAddCurrentTaskToDelayedList>
}
   11dc0:	f107 0710 	add.w	r7, r7, #16
   11dc4:	46bd      	mov	sp, r7
   11dc6:	bd80      	pop	{r7, pc}

00011dc8 <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
   11dc8:	b580      	push	{r7, lr}
   11dca:	b086      	sub	sp, #24
   11dcc:	af00      	add	r7, sp, #0
   11dce:	60f8      	str	r0, [r7, #12]
   11dd0:	60b9      	str	r1, [r7, #8]
   11dd2:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
   11dd4:	68fb      	ldr	r3, [r7, #12]
   11dd6:	2b00      	cmp	r3, #0
   11dd8:	d109      	bne.n	11dee <vTaskPlaceOnUnorderedEventList+0x26>
   11dda:	f04f 0328 	mov.w	r3, #40	; 0x28
   11dde:	f383 8811 	msr	BASEPRI, r3
   11de2:	f3bf 8f6f 	isb	sy
   11de6:	f3bf 8f4f 	dsb	sy
   11dea:	613b      	str	r3, [r7, #16]
   11dec:	e7fe      	b.n	11dec <vTaskPlaceOnUnorderedEventList+0x24>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
   11dee:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11df6:	681b      	ldr	r3, [r3, #0]
   11df8:	2b00      	cmp	r3, #0
   11dfa:	d109      	bne.n	11e10 <vTaskPlaceOnUnorderedEventList+0x48>
   11dfc:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e00:	f383 8811 	msr	BASEPRI, r3
   11e04:	f3bf 8f6f 	isb	sy
   11e08:	f3bf 8f4f 	dsb	sy
   11e0c:	617b      	str	r3, [r7, #20]
   11e0e:	e7fe      	b.n	11e0e <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11e10:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11e14:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e18:	681b      	ldr	r3, [r3, #0]
   11e1a:	68ba      	ldr	r2, [r7, #8]
   11e1c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
   11e20:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11e22:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e2a:	681b      	ldr	r3, [r3, #0]
   11e2c:	f103 0318 	add.w	r3, r3, #24
   11e30:	68f8      	ldr	r0, [r7, #12]
   11e32:	4619      	mov	r1, r3
   11e34:	f7fd fa28 	bl	f288 <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   11e38:	6878      	ldr	r0, [r7, #4]
   11e3a:	f04f 0101 	mov.w	r1, #1
   11e3e:	f001 fb29 	bl	13494 <prvAddCurrentTaskToDelayedList>
}
   11e42:	f107 0718 	add.w	r7, r7, #24
   11e46:	46bd      	mov	sp, r7
   11e48:	bd80      	pop	{r7, pc}
   11e4a:	bf00      	nop

00011e4c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
   11e4c:	b580      	push	{r7, lr}
   11e4e:	b086      	sub	sp, #24
   11e50:	af00      	add	r7, sp, #0
   11e52:	60f8      	str	r0, [r7, #12]
   11e54:	60b9      	str	r1, [r7, #8]
   11e56:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
   11e58:	68fb      	ldr	r3, [r7, #12]
   11e5a:	2b00      	cmp	r3, #0
   11e5c:	d109      	bne.n	11e72 <vTaskPlaceOnEventListRestricted+0x26>
   11e5e:	f04f 0328 	mov.w	r3, #40	; 0x28
   11e62:	f383 8811 	msr	BASEPRI, r3
   11e66:	f3bf 8f6f 	isb	sy
   11e6a:	f3bf 8f4f 	dsb	sy
   11e6e:	617b      	str	r3, [r7, #20]
   11e70:	e7fe      	b.n	11e70 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   11e72:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11e76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11e7a:	681b      	ldr	r3, [r3, #0]
   11e7c:	f103 0318 	add.w	r3, r3, #24
   11e80:	68f8      	ldr	r0, [r7, #12]
   11e82:	4619      	mov	r1, r3
   11e84:	f7fd fa00 	bl	f288 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
   11e88:	687b      	ldr	r3, [r7, #4]
   11e8a:	2b00      	cmp	r3, #0
   11e8c:	d002      	beq.n	11e94 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
   11e8e:	f04f 33ff 	mov.w	r3, #4294967295
   11e92:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
   11e94:	68b8      	ldr	r0, [r7, #8]
   11e96:	6879      	ldr	r1, [r7, #4]
   11e98:	f001 fafc 	bl	13494 <prvAddCurrentTaskToDelayedList>
	}
   11e9c:	f107 0718 	add.w	r7, r7, #24
   11ea0:	46bd      	mov	sp, r7
   11ea2:	bd80      	pop	{r7, pc}

00011ea4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   11ea4:	b580      	push	{r7, lr}
   11ea6:	b086      	sub	sp, #24
   11ea8:	af00      	add	r7, sp, #0
   11eaa:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11eac:	687b      	ldr	r3, [r7, #4]
   11eae:	68db      	ldr	r3, [r3, #12]
   11eb0:	68db      	ldr	r3, [r3, #12]
   11eb2:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11eb4:	68fb      	ldr	r3, [r7, #12]
   11eb6:	2b00      	cmp	r3, #0
   11eb8:	d109      	bne.n	11ece <xTaskRemoveFromEventList+0x2a>
   11eba:	f04f 0328 	mov.w	r3, #40	; 0x28
   11ebe:	f383 8811 	msr	BASEPRI, r3
   11ec2:	f3bf 8f6f 	isb	sy
   11ec6:	f3bf 8f4f 	dsb	sy
   11eca:	617b      	str	r3, [r7, #20]
   11ecc:	e7fe      	b.n	11ecc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   11ece:	68fb      	ldr	r3, [r7, #12]
   11ed0:	f103 0318 	add.w	r3, r3, #24
   11ed4:	4618      	mov	r0, r3
   11ed6:	f7fd fa35 	bl	f344 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   11eda:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11ee2:	681b      	ldr	r3, [r3, #0]
   11ee4:	2b00      	cmp	r3, #0
   11ee6:	d12d      	bne.n	11f44 <xTaskRemoveFromEventList+0xa0>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11ee8:	68fb      	ldr	r3, [r7, #12]
   11eea:	f103 0304 	add.w	r3, r3, #4
   11eee:	4618      	mov	r0, r3
   11ef0:	f7fd fa28 	bl	f344 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
   11ef4:	68fb      	ldr	r3, [r7, #12]
   11ef6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11ef8:	f04f 0201 	mov.w	r2, #1
   11efc:	fa02 f203 	lsl.w	r2, r2, r3
   11f00:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11f04:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f08:	681b      	ldr	r3, [r3, #0]
   11f0a:	ea42 0203 	orr.w	r2, r2, r3
   11f0e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   11f12:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f16:	601a      	str	r2, [r3, #0]
   11f18:	68fb      	ldr	r3, [r7, #12]
   11f1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11f1c:	4613      	mov	r3, r2
   11f1e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11f22:	4413      	add	r3, r2
   11f24:	ea4f 0383 	mov.w	r3, r3, lsl #2
   11f28:	461a      	mov	r2, r3
   11f2a:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   11f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f32:	441a      	add	r2, r3
   11f34:	68fb      	ldr	r3, [r7, #12]
   11f36:	f103 0304 	add.w	r3, r3, #4
   11f3a:	4610      	mov	r0, r2
   11f3c:	4619      	mov	r1, r3
   11f3e:	f7fd f9a3 	bl	f288 <vListInsertEnd>
   11f42:	e009      	b.n	11f58 <xTaskRemoveFromEventList+0xb4>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   11f44:	68fb      	ldr	r3, [r7, #12]
   11f46:	f103 0318 	add.w	r3, r3, #24
   11f4a:	f243 0088 	movw	r0, #12424	; 0x3088
   11f4e:	f2c2 0000 	movt	r0, #8192	; 0x2000
   11f52:	4619      	mov	r1, r3
   11f54:	f7fd f998 	bl	f288 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   11f58:	68fb      	ldr	r3, [r7, #12]
   11f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   11f5c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   11f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f64:	681b      	ldr	r3, [r3, #0]
   11f66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   11f68:	429a      	cmp	r2, r3
   11f6a:	d90a      	bls.n	11f82 <xTaskRemoveFromEventList+0xde>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   11f6c:	f04f 0301 	mov.w	r3, #1
   11f70:	613b      	str	r3, [r7, #16]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   11f72:	f243 03dc 	movw	r3, #12508	; 0x30dc
   11f76:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11f7a:	f04f 0201 	mov.w	r2, #1
   11f7e:	601a      	str	r2, [r3, #0]
   11f80:	e002      	b.n	11f88 <xTaskRemoveFromEventList+0xe4>
	}
	else
	{
		xReturn = pdFALSE;
   11f82:	f04f 0300 	mov.w	r3, #0
   11f86:	613b      	str	r3, [r7, #16]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
   11f88:	693b      	ldr	r3, [r7, #16]
}
   11f8a:	4618      	mov	r0, r3
   11f8c:	f107 0718 	add.w	r7, r7, #24
   11f90:	46bd      	mov	sp, r7
   11f92:	bd80      	pop	{r7, pc}

00011f94 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
   11f94:	b580      	push	{r7, lr}
   11f96:	b086      	sub	sp, #24
   11f98:	af00      	add	r7, sp, #0
   11f9a:	6078      	str	r0, [r7, #4]
   11f9c:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
   11f9e:	f243 03f0 	movw	r3, #12528	; 0x30f0
   11fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   11fa6:	681b      	ldr	r3, [r3, #0]
   11fa8:	2b00      	cmp	r3, #0
   11faa:	d109      	bne.n	11fc0 <vTaskRemoveFromUnorderedEventList+0x2c>
   11fac:	f04f 0328 	mov.w	r3, #40	; 0x28
   11fb0:	f383 8811 	msr	BASEPRI, r3
   11fb4:	f3bf 8f6f 	isb	sy
   11fb8:	f3bf 8f4f 	dsb	sy
   11fbc:	613b      	str	r3, [r7, #16]
   11fbe:	e7fe      	b.n	11fbe <vTaskRemoveFromUnorderedEventList+0x2a>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
   11fc0:	683b      	ldr	r3, [r7, #0]
   11fc2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
   11fc6:	687b      	ldr	r3, [r7, #4]
   11fc8:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   11fca:	687b      	ldr	r3, [r7, #4]
   11fcc:	68db      	ldr	r3, [r3, #12]
   11fce:	60fb      	str	r3, [r7, #12]
	configASSERT( pxUnblockedTCB );
   11fd0:	68fb      	ldr	r3, [r7, #12]
   11fd2:	2b00      	cmp	r3, #0
   11fd4:	d109      	bne.n	11fea <vTaskRemoveFromUnorderedEventList+0x56>
   11fd6:	f04f 0328 	mov.w	r3, #40	; 0x28
   11fda:	f383 8811 	msr	BASEPRI, r3
   11fde:	f3bf 8f6f 	isb	sy
   11fe2:	f3bf 8f4f 	dsb	sy
   11fe6:	617b      	str	r3, [r7, #20]
   11fe8:	e7fe      	b.n	11fe8 <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
   11fea:	6878      	ldr	r0, [r7, #4]
   11fec:	f7fd f9aa 	bl	f344 <uxListRemove>

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
   11ff0:	68fb      	ldr	r3, [r7, #12]
   11ff2:	f103 0304 	add.w	r3, r3, #4
   11ff6:	4618      	mov	r0, r3
   11ff8:	f7fd f9a4 	bl	f344 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
   11ffc:	68fb      	ldr	r3, [r7, #12]
   11ffe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12000:	f04f 0201 	mov.w	r2, #1
   12004:	fa02 f203 	lsl.w	r2, r2, r3
   12008:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1200c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12010:	681b      	ldr	r3, [r3, #0]
   12012:	ea42 0203 	orr.w	r2, r2, r3
   12016:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1201a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1201e:	601a      	str	r2, [r3, #0]
   12020:	68fb      	ldr	r3, [r7, #12]
   12022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12024:	4613      	mov	r3, r2
   12026:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1202a:	4413      	add	r3, r2
   1202c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12030:	461a      	mov	r2, r3
   12032:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   12036:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1203a:	441a      	add	r2, r3
   1203c:	68fb      	ldr	r3, [r7, #12]
   1203e:	f103 0304 	add.w	r3, r3, #4
   12042:	4610      	mov	r0, r2
   12044:	4619      	mov	r1, r3
   12046:	f7fd f91f 	bl	f288 <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   1204a:	68fb      	ldr	r3, [r7, #12]
   1204c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1204e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12052:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12056:	681b      	ldr	r3, [r3, #0]
   12058:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1205a:	429a      	cmp	r2, r3
   1205c:	d906      	bls.n	1206c <vTaskRemoveFromUnorderedEventList+0xd8>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
   1205e:	f243 03dc 	movw	r3, #12508	; 0x30dc
   12062:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12066:	f04f 0201 	mov.w	r2, #1
   1206a:	601a      	str	r2, [r3, #0]
	}
}
   1206c:	f107 0718 	add.w	r7, r7, #24
   12070:	46bd      	mov	sp, r7
   12072:	bd80      	pop	{r7, pc}

00012074 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   12074:	b580      	push	{r7, lr}
   12076:	b084      	sub	sp, #16
   12078:	af00      	add	r7, sp, #0
   1207a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   1207c:	687b      	ldr	r3, [r7, #4]
   1207e:	2b00      	cmp	r3, #0
   12080:	d109      	bne.n	12096 <vTaskSetTimeOutState+0x22>
   12082:	f04f 0328 	mov.w	r3, #40	; 0x28
   12086:	f383 8811 	msr	BASEPRI, r3
   1208a:	f3bf 8f6f 	isb	sy
   1208e:	f3bf 8f4f 	dsb	sy
   12092:	60fb      	str	r3, [r7, #12]
   12094:	e7fe      	b.n	12094 <vTaskSetTimeOutState+0x20>
	taskENTER_CRITICAL();
   12096:	f002 f997 	bl	143c8 <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
   1209a:	f243 03e0 	movw	r3, #12512	; 0x30e0
   1209e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120a2:	681a      	ldr	r2, [r3, #0]
   120a4:	687b      	ldr	r3, [r7, #4]
   120a6:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
   120a8:	f243 03cc 	movw	r3, #12492	; 0x30cc
   120ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120b0:	681a      	ldr	r2, [r3, #0]
   120b2:	687b      	ldr	r3, [r7, #4]
   120b4:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
   120b6:	f002 f9bf 	bl	14438 <vPortExitCritical>
}
   120ba:	f107 0710 	add.w	r7, r7, #16
   120be:	46bd      	mov	sp, r7
   120c0:	bd80      	pop	{r7, pc}
   120c2:	bf00      	nop

000120c4 <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   120c4:	b480      	push	{r7}
   120c6:	b083      	sub	sp, #12
   120c8:	af00      	add	r7, sp, #0
   120ca:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   120cc:	f243 03e0 	movw	r3, #12512	; 0x30e0
   120d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120d4:	681a      	ldr	r2, [r3, #0]
   120d6:	687b      	ldr	r3, [r7, #4]
   120d8:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   120da:	f243 03cc 	movw	r3, #12492	; 0x30cc
   120de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   120e2:	681a      	ldr	r2, [r3, #0]
   120e4:	687b      	ldr	r3, [r7, #4]
   120e6:	605a      	str	r2, [r3, #4]
}
   120e8:	f107 070c 	add.w	r7, r7, #12
   120ec:	46bd      	mov	sp, r7
   120ee:	bc80      	pop	{r7}
   120f0:	4770      	bx	lr
   120f2:	bf00      	nop

000120f4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   120f4:	b580      	push	{r7, lr}
   120f6:	b088      	sub	sp, #32
   120f8:	af00      	add	r7, sp, #0
   120fa:	6078      	str	r0, [r7, #4]
   120fc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   120fe:	687b      	ldr	r3, [r7, #4]
   12100:	2b00      	cmp	r3, #0
   12102:	d109      	bne.n	12118 <xTaskCheckForTimeOut+0x24>
   12104:	f04f 0328 	mov.w	r3, #40	; 0x28
   12108:	f383 8811 	msr	BASEPRI, r3
   1210c:	f3bf 8f6f 	isb	sy
   12110:	f3bf 8f4f 	dsb	sy
   12114:	61bb      	str	r3, [r7, #24]
   12116:	e7fe      	b.n	12116 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
   12118:	683b      	ldr	r3, [r7, #0]
   1211a:	2b00      	cmp	r3, #0
   1211c:	d109      	bne.n	12132 <xTaskCheckForTimeOut+0x3e>
   1211e:	f04f 0328 	mov.w	r3, #40	; 0x28
   12122:	f383 8811 	msr	BASEPRI, r3
   12126:	f3bf 8f6f 	isb	sy
   1212a:	f3bf 8f4f 	dsb	sy
   1212e:	61fb      	str	r3, [r7, #28]
   12130:	e7fe      	b.n	12130 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
   12132:	f002 f949 	bl	143c8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   12136:	f243 03cc 	movw	r3, #12492	; 0x30cc
   1213a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1213e:	681b      	ldr	r3, [r3, #0]
   12140:	613b      	str	r3, [r7, #16]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
   12142:	687b      	ldr	r3, [r7, #4]
   12144:	685b      	ldr	r3, [r3, #4]
   12146:	693a      	ldr	r2, [r7, #16]
   12148:	ebc3 0302 	rsb	r3, r3, r2
   1214c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
   1214e:	683b      	ldr	r3, [r7, #0]
   12150:	681b      	ldr	r3, [r3, #0]
   12152:	f1b3 3fff 	cmp.w	r3, #4294967295
   12156:	d103      	bne.n	12160 <xTaskCheckForTimeOut+0x6c>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
   12158:	f04f 0300 	mov.w	r3, #0
   1215c:	60fb      	str	r3, [r7, #12]
   1215e:	e02b      	b.n	121b8 <xTaskCheckForTimeOut+0xc4>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   12160:	687b      	ldr	r3, [r7, #4]
   12162:	681a      	ldr	r2, [r3, #0]
   12164:	f243 03e0 	movw	r3, #12512	; 0x30e0
   12168:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1216c:	681b      	ldr	r3, [r3, #0]
   1216e:	429a      	cmp	r2, r3
   12170:	d008      	beq.n	12184 <xTaskCheckForTimeOut+0x90>
   12172:	687b      	ldr	r3, [r7, #4]
   12174:	685a      	ldr	r2, [r3, #4]
   12176:	693b      	ldr	r3, [r7, #16]
   12178:	429a      	cmp	r2, r3
   1217a:	d803      	bhi.n	12184 <xTaskCheckForTimeOut+0x90>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
   1217c:	f04f 0301 	mov.w	r3, #1
   12180:	60fb      	str	r3, [r7, #12]
				xReturn = pdFALSE;
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   12182:	e019      	b.n	121b8 <xTaskCheckForTimeOut+0xc4>
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
   12184:	683b      	ldr	r3, [r7, #0]
   12186:	681a      	ldr	r2, [r3, #0]
   12188:	697b      	ldr	r3, [r7, #20]
   1218a:	429a      	cmp	r2, r3
   1218c:	d90d      	bls.n	121aa <xTaskCheckForTimeOut+0xb6>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
   1218e:	683b      	ldr	r3, [r7, #0]
   12190:	681a      	ldr	r2, [r3, #0]
   12192:	697b      	ldr	r3, [r7, #20]
   12194:	ebc3 0202 	rsb	r2, r3, r2
   12198:	683b      	ldr	r3, [r7, #0]
   1219a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
   1219c:	6878      	ldr	r0, [r7, #4]
   1219e:	f7ff ff91 	bl	120c4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
   121a2:	f04f 0300 	mov.w	r3, #0
   121a6:	60fb      	str	r3, [r7, #12]
   121a8:	e006      	b.n	121b8 <xTaskCheckForTimeOut+0xc4>
		}
		else
		{
			*pxTicksToWait = 0;
   121aa:	683b      	ldr	r3, [r7, #0]
   121ac:	f04f 0200 	mov.w	r2, #0
   121b0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
   121b2:	f04f 0301 	mov.w	r3, #1
   121b6:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   121b8:	f002 f93e 	bl	14438 <vPortExitCritical>

	return xReturn;
   121bc:	68fb      	ldr	r3, [r7, #12]
}
   121be:	4618      	mov	r0, r3
   121c0:	f107 0720 	add.w	r7, r7, #32
   121c4:	46bd      	mov	sp, r7
   121c6:	bd80      	pop	{r7, pc}

000121c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   121c8:	b480      	push	{r7}
   121ca:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   121cc:	f243 03dc 	movw	r3, #12508	; 0x30dc
   121d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   121d4:	f04f 0201 	mov.w	r2, #1
   121d8:	601a      	str	r2, [r3, #0]
}
   121da:	46bd      	mov	sp, r7
   121dc:	bc80      	pop	{r7}
   121de:	4770      	bx	lr

000121e0 <uxTaskGetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTaskGetTaskNumber( TaskHandle_t xTask )
	{
   121e0:	b480      	push	{r7}
   121e2:	b085      	sub	sp, #20
   121e4:	af00      	add	r7, sp, #0
   121e6:	6078      	str	r0, [r7, #4]
	UBaseType_t uxReturn;
	TCB_t const *pxTCB;

		if( xTask != NULL )
   121e8:	687b      	ldr	r3, [r7, #4]
   121ea:	2b00      	cmp	r3, #0
   121ec:	d005      	beq.n	121fa <uxTaskGetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   121ee:	687b      	ldr	r3, [r7, #4]
   121f0:	60fb      	str	r3, [r7, #12]
			uxReturn = pxTCB->uxTaskNumber;
   121f2:	68fb      	ldr	r3, [r7, #12]
   121f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   121f6:	60bb      	str	r3, [r7, #8]
   121f8:	e002      	b.n	12200 <uxTaskGetTaskNumber+0x20>
		}
		else
		{
			uxReturn = 0U;
   121fa:	f04f 0300 	mov.w	r3, #0
   121fe:	60bb      	str	r3, [r7, #8]
		}

		return uxReturn;
   12200:	68bb      	ldr	r3, [r7, #8]
	}
   12202:	4618      	mov	r0, r3
   12204:	f107 0714 	add.w	r7, r7, #20
   12208:	46bd      	mov	sp, r7
   1220a:	bc80      	pop	{r7}
   1220c:	4770      	bx	lr
   1220e:	bf00      	nop

00012210 <vTaskSetTaskNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTaskSetTaskNumber( TaskHandle_t xTask, const UBaseType_t uxHandle )
	{
   12210:	b480      	push	{r7}
   12212:	b085      	sub	sp, #20
   12214:	af00      	add	r7, sp, #0
   12216:	6078      	str	r0, [r7, #4]
   12218:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;

		if( xTask != NULL )
   1221a:	687b      	ldr	r3, [r7, #4]
   1221c:	2b00      	cmp	r3, #0
   1221e:	d004      	beq.n	1222a <vTaskSetTaskNumber+0x1a>
		{
			pxTCB = xTask;
   12220:	687b      	ldr	r3, [r7, #4]
   12222:	60fb      	str	r3, [r7, #12]
			pxTCB->uxTaskNumber = uxHandle;
   12224:	68fb      	ldr	r3, [r7, #12]
   12226:	683a      	ldr	r2, [r7, #0]
   12228:	645a      	str	r2, [r3, #68]	; 0x44
		}
	}
   1222a:	f107 0714 	add.w	r7, r7, #20
   1222e:	46bd      	mov	sp, r7
   12230:	bc80      	pop	{r7}
   12232:	4770      	bx	lr

00012234 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   12234:	b580      	push	{r7, lr}
   12236:	b082      	sub	sp, #8
   12238:	af00      	add	r7, sp, #0
   1223a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
   1223c:	f000 f868 	bl	12310 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   12240:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   12244:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12248:	681b      	ldr	r3, [r3, #0]
   1224a:	2b01      	cmp	r3, #1
   1224c:	d90a      	bls.n	12264 <prvIdleTask+0x30>
			{
				taskYIELD();
   1224e:	f64e 5304 	movw	r3, #60676	; 0xed04
   12252:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1225a:	601a      	str	r2, [r3, #0]
   1225c:	f3bf 8f4f 	dsb	sy
   12260:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
   12264:	f7ee fc9e 	bl	ba4 <vApplicationIdleHook>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   12268:	e7e8      	b.n	1223c <prvIdleTask+0x8>
   1226a:	bf00      	nop

0001226c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   1226c:	b580      	push	{r7, lr}
   1226e:	b082      	sub	sp, #8
   12270:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   12272:	f04f 0300 	mov.w	r3, #0
   12276:	607b      	str	r3, [r7, #4]
   12278:	e013      	b.n	122a2 <prvInitialiseTaskLists+0x36>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   1227a:	687a      	ldr	r2, [r7, #4]
   1227c:	4613      	mov	r3, r2
   1227e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12282:	4413      	add	r3, r2
   12284:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12288:	461a      	mov	r2, r3
   1228a:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   1228e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12292:	4413      	add	r3, r2
   12294:	4618      	mov	r0, r3
   12296:	f7fc ffc5 	bl	f224 <vListInitialise>

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   1229a:	687b      	ldr	r3, [r7, #4]
   1229c:	f103 0301 	add.w	r3, r3, #1
   122a0:	607b      	str	r3, [r7, #4]
   122a2:	687b      	ldr	r3, [r7, #4]
   122a4:	2b04      	cmp	r3, #4
   122a6:	d9e8      	bls.n	1227a <prvInitialiseTaskLists+0xe>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   122a8:	f243 0058 	movw	r0, #12376	; 0x3058
   122ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
   122b0:	f7fc ffb8 	bl	f224 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
   122b4:	f243 006c 	movw	r0, #12396	; 0x306c
   122b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
   122bc:	f7fc ffb2 	bl	f224 <vListInitialise>
	vListInitialise( &xPendingReadyList );
   122c0:	f243 0088 	movw	r0, #12424	; 0x3088
   122c4:	f2c2 0000 	movt	r0, #8192	; 0x2000
   122c8:	f7fc ffac 	bl	f224 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   122cc:	f243 009c 	movw	r0, #12444	; 0x309c
   122d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   122d4:	f7fc ffa6 	bl	f224 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   122d8:	f243 00b4 	movw	r0, #12468	; 0x30b4
   122dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
   122e0:	f7fc ffa0 	bl	f224 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   122e4:	f243 0380 	movw	r3, #12416	; 0x3080
   122e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122ec:	f243 0258 	movw	r2, #12376	; 0x3058
   122f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
   122f4:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   122f6:	f243 0384 	movw	r3, #12420	; 0x3084
   122fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   122fe:	f243 026c 	movw	r2, #12396	; 0x306c
   12302:	f2c2 0200 	movt	r2, #8192	; 0x2000
   12306:	601a      	str	r2, [r3, #0]
}
   12308:	f107 0708 	add.w	r7, r7, #8
   1230c:	46bd      	mov	sp, r7
   1230e:	bd80      	pop	{r7, pc}

00012310 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   12310:	b580      	push	{r7, lr}
   12312:	b082      	sub	sp, #8
   12314:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12316:	e02b      	b.n	12370 <prvCheckTasksWaitingTermination+0x60>
		{
			taskENTER_CRITICAL();
   12318:	f002 f856 	bl	143c8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1231c:	f243 039c 	movw	r3, #12444	; 0x309c
   12320:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12324:	68db      	ldr	r3, [r3, #12]
   12326:	68db      	ldr	r3, [r3, #12]
   12328:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1232a:	687b      	ldr	r3, [r7, #4]
   1232c:	f103 0304 	add.w	r3, r3, #4
   12330:	4618      	mov	r0, r3
   12332:	f7fd f807 	bl	f344 <uxListRemove>
				--uxCurrentNumberOfTasks;
   12336:	f243 03c8 	movw	r3, #12488	; 0x30c8
   1233a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1233e:	681b      	ldr	r3, [r3, #0]
   12340:	f103 32ff 	add.w	r2, r3, #4294967295
   12344:	f243 03c8 	movw	r3, #12488	; 0x30c8
   12348:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1234c:	601a      	str	r2, [r3, #0]
				--uxDeletedTasksWaitingCleanUp;
   1234e:	f243 03b0 	movw	r3, #12464	; 0x30b0
   12352:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12356:	681b      	ldr	r3, [r3, #0]
   12358:	f103 32ff 	add.w	r2, r3, #4294967295
   1235c:	f243 03b0 	movw	r3, #12464	; 0x30b0
   12360:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12364:	601a      	str	r2, [r3, #0]
			}
			taskEXIT_CRITICAL();
   12366:	f002 f867 	bl	14438 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
   1236a:	6878      	ldr	r0, [r7, #4]
   1236c:	f000 f8f8 	bl	12560 <prvDeleteTCB>
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
   12370:	f243 03b0 	movw	r3, #12464	; 0x30b0
   12374:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12378:	681b      	ldr	r3, [r3, #0]
   1237a:	2b00      	cmp	r3, #0
   1237c:	d1cc      	bne.n	12318 <prvCheckTasksWaitingTermination+0x8>

			prvDeleteTCB( pxTCB );
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
   1237e:	f107 0708 	add.w	r7, r7, #8
   12382:	46bd      	mov	sp, r7
   12384:	bd80      	pop	{r7, pc}
   12386:	bf00      	nop

00012388 <vTaskGetInfo>:
/*-----------------------------------------------------------*/

#if( configUSE_TRACE_FACILITY == 1 )

	void vTaskGetInfo( TaskHandle_t xTask, TaskStatus_t *pxTaskStatus, BaseType_t xGetFreeStackSpace, eTaskState eState )
	{
   12388:	b580      	push	{r7, lr}
   1238a:	b086      	sub	sp, #24
   1238c:	af00      	add	r7, sp, #0
   1238e:	60f8      	str	r0, [r7, #12]
   12390:	60b9      	str	r1, [r7, #8]
   12392:	607a      	str	r2, [r7, #4]
   12394:	70fb      	strb	r3, [r7, #3]
	TCB_t *pxTCB;

		/* xTask is NULL then get the state of the calling task. */
		pxTCB = prvGetTCBFromHandle( xTask );
   12396:	68fb      	ldr	r3, [r7, #12]
   12398:	2b00      	cmp	r3, #0
   1239a:	d105      	bne.n	123a8 <vTaskGetInfo+0x20>
   1239c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   123a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123a4:	681b      	ldr	r3, [r3, #0]
   123a6:	e000      	b.n	123aa <vTaskGetInfo+0x22>
   123a8:	68fb      	ldr	r3, [r7, #12]
   123aa:	617b      	str	r3, [r7, #20]

		pxTaskStatus->xHandle = ( TaskHandle_t ) pxTCB;
   123ac:	68bb      	ldr	r3, [r7, #8]
   123ae:	697a      	ldr	r2, [r7, #20]
   123b0:	601a      	str	r2, [r3, #0]
		pxTaskStatus->pcTaskName = ( const char * ) &( pxTCB->pcTaskName [ 0 ] );
   123b2:	697b      	ldr	r3, [r7, #20]
   123b4:	f103 0234 	add.w	r2, r3, #52	; 0x34
   123b8:	68bb      	ldr	r3, [r7, #8]
   123ba:	605a      	str	r2, [r3, #4]
		pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
   123bc:	697b      	ldr	r3, [r7, #20]
   123be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   123c0:	68bb      	ldr	r3, [r7, #8]
   123c2:	611a      	str	r2, [r3, #16]
		pxTaskStatus->pxStackBase = pxTCB->pxStack;
   123c4:	697b      	ldr	r3, [r7, #20]
   123c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   123c8:	68bb      	ldr	r3, [r7, #8]
   123ca:	61da      	str	r2, [r3, #28]
		pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
   123cc:	697b      	ldr	r3, [r7, #20]
   123ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   123d0:	68bb      	ldr	r3, [r7, #8]
   123d2:	609a      	str	r2, [r3, #8]

		#if ( configUSE_MUTEXES == 1 )
		{
			pxTaskStatus->uxBasePriority = pxTCB->uxBasePriority;
   123d4:	697b      	ldr	r3, [r7, #20]
   123d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   123d8:	68bb      	ldr	r3, [r7, #8]
   123da:	615a      	str	r2, [r3, #20]
		}
		#endif

		#if ( configGENERATE_RUN_TIME_STATS == 1 )
		{
			pxTaskStatus->ulRunTimeCounter = pxTCB->ulRunTimeCounter;
   123dc:	697b      	ldr	r3, [r7, #20]
   123de:	6d1a      	ldr	r2, [r3, #80]	; 0x50
   123e0:	68bb      	ldr	r3, [r7, #8]
   123e2:	619a      	str	r2, [r3, #24]
		#endif

		/* Obtaining the task state is a little fiddly, so is only done if the
		value of eState passed into this function is eInvalid - otherwise the
		state is just set to whatever is passed in. */
		if( eState != eInvalid )
   123e4:	78fb      	ldrb	r3, [r7, #3]
   123e6:	2b05      	cmp	r3, #5
   123e8:	d01f      	beq.n	1242a <vTaskGetInfo+0xa2>
		{
			if( pxTCB == pxCurrentTCB )
   123ea:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   123ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   123f2:	681b      	ldr	r3, [r3, #0]
   123f4:	697a      	ldr	r2, [r7, #20]
   123f6:	429a      	cmp	r2, r3
   123f8:	d104      	bne.n	12404 <vTaskGetInfo+0x7c>
			{
				pxTaskStatus->eCurrentState = eRunning;
   123fa:	68bb      	ldr	r3, [r7, #8]
   123fc:	f04f 0200 	mov.w	r2, #0
   12400:	731a      	strb	r2, [r3, #12]
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   12402:	e01b      	b.n	1243c <vTaskGetInfo+0xb4>
			{
				pxTaskStatus->eCurrentState = eRunning;
			}
			else
			{
				pxTaskStatus->eCurrentState = eState;
   12404:	68bb      	ldr	r3, [r7, #8]
   12406:	78fa      	ldrb	r2, [r7, #3]
   12408:	731a      	strb	r2, [r3, #12]
				#if ( INCLUDE_vTaskSuspend == 1 )
				{
					/* If the task is in the suspended list then there is a
					chance it is actually just blocked indefinitely - so really
					it should be reported as being in the Blocked state. */
					if( eState == eSuspended )
   1240a:	78fb      	ldrb	r3, [r7, #3]
   1240c:	2b03      	cmp	r3, #3
   1240e:	d114      	bne.n	1243a <vTaskGetInfo+0xb2>
					{
						vTaskSuspendAll();
   12410:	f7ff f8f6 	bl	11600 <vTaskSuspendAll>
						{
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   12414:	697b      	ldr	r3, [r7, #20]
   12416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   12418:	2b00      	cmp	r3, #0
   1241a:	d003      	beq.n	12424 <vTaskGetInfo+0x9c>
							{
								pxTaskStatus->eCurrentState = eBlocked;
   1241c:	68bb      	ldr	r3, [r7, #8]
   1241e:	f04f 0202 	mov.w	r2, #2
   12422:	731a      	strb	r2, [r3, #12]
							}
						}
						( void ) xTaskResumeAll();
   12424:	f7ff f8fe 	bl	11624 <xTaskResumeAll>
   12428:	e008      	b.n	1243c <vTaskGetInfo+0xb4>
				#endif /* INCLUDE_vTaskSuspend */
			}
		}
		else
		{
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
   1242a:	6978      	ldr	r0, [r7, #20]
   1242c:	f7fe fd06 	bl	10e3c <eTaskGetState>
   12430:	4603      	mov	r3, r0
   12432:	461a      	mov	r2, r3
   12434:	68bb      	ldr	r3, [r7, #8]
   12436:	731a      	strb	r2, [r3, #12]
   12438:	e000      	b.n	1243c <vTaskGetInfo+0xb4>
							if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
							{
								pxTaskStatus->eCurrentState = eBlocked;
							}
						}
						( void ) xTaskResumeAll();
   1243a:	bf00      	nop
			pxTaskStatus->eCurrentState = eTaskGetState( pxTCB );
		}

		/* Obtaining the stack space takes some time, so the xGetFreeStackSpace
		parameter is provided to allow it to be skipped. */
		if( xGetFreeStackSpace != pdFALSE )
   1243c:	687b      	ldr	r3, [r7, #4]
   1243e:	2b00      	cmp	r3, #0
   12440:	d009      	beq.n	12456 <vTaskGetInfo+0xce>
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxEndOfStack );
			}
			#else
			{
				pxTaskStatus->usStackHighWaterMark = prvTaskCheckFreeStackSpace( ( uint8_t * ) pxTCB->pxStack );
   12442:	697b      	ldr	r3, [r7, #20]
   12444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   12446:	4618      	mov	r0, r3
   12448:	f000 f86a 	bl	12520 <prvTaskCheckFreeStackSpace>
   1244c:	4603      	mov	r3, r0
   1244e:	461a      	mov	r2, r3
   12450:	68bb      	ldr	r3, [r7, #8]
   12452:	841a      	strh	r2, [r3, #32]
   12454:	e003      	b.n	1245e <vTaskGetInfo+0xd6>
			}
			#endif
		}
		else
		{
			pxTaskStatus->usStackHighWaterMark = 0;
   12456:	68bb      	ldr	r3, [r7, #8]
   12458:	f04f 0200 	mov.w	r2, #0
   1245c:	841a      	strh	r2, [r3, #32]
		}
	}
   1245e:	f107 0718 	add.w	r7, r7, #24
   12462:	46bd      	mov	sp, r7
   12464:	bd80      	pop	{r7, pc}
   12466:	bf00      	nop

00012468 <prvListTasksWithinSingleList>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	static UBaseType_t prvListTasksWithinSingleList( TaskStatus_t *pxTaskStatusArray, List_t *pxList, eTaskState eState )
	{
   12468:	b580      	push	{r7, lr}
   1246a:	b08a      	sub	sp, #40	; 0x28
   1246c:	af00      	add	r7, sp, #0
   1246e:	60f8      	str	r0, [r7, #12]
   12470:	60b9      	str	r1, [r7, #8]
   12472:	4613      	mov	r3, r2
   12474:	71fb      	strb	r3, [r7, #7]
	configLIST_VOLATILE TCB_t *pxNextTCB, *pxFirstTCB;
	UBaseType_t uxTask = 0;
   12476:	f04f 0300 	mov.w	r3, #0
   1247a:	61fb      	str	r3, [r7, #28]

		if( listCURRENT_LIST_LENGTH( pxList ) > ( UBaseType_t ) 0 )
   1247c:	68bb      	ldr	r3, [r7, #8]
   1247e:	681b      	ldr	r3, [r3, #0]
   12480:	2b00      	cmp	r3, #0
   12482:	d046      	beq.n	12512 <prvListTasksWithinSingleList+0xaa>
		{
			listGET_OWNER_OF_NEXT_ENTRY( pxFirstTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   12484:	68bb      	ldr	r3, [r7, #8]
   12486:	623b      	str	r3, [r7, #32]
   12488:	6a3b      	ldr	r3, [r7, #32]
   1248a:	685b      	ldr	r3, [r3, #4]
   1248c:	685a      	ldr	r2, [r3, #4]
   1248e:	6a3b      	ldr	r3, [r7, #32]
   12490:	605a      	str	r2, [r3, #4]
   12492:	6a3b      	ldr	r3, [r7, #32]
   12494:	685a      	ldr	r2, [r3, #4]
   12496:	6a3b      	ldr	r3, [r7, #32]
   12498:	f103 0308 	add.w	r3, r3, #8
   1249c:	429a      	cmp	r2, r3
   1249e:	d104      	bne.n	124aa <prvListTasksWithinSingleList+0x42>
   124a0:	6a3b      	ldr	r3, [r7, #32]
   124a2:	685b      	ldr	r3, [r3, #4]
   124a4:	685a      	ldr	r2, [r3, #4]
   124a6:	6a3b      	ldr	r3, [r7, #32]
   124a8:	605a      	str	r2, [r3, #4]
   124aa:	6a3b      	ldr	r3, [r7, #32]
   124ac:	685b      	ldr	r3, [r3, #4]
   124ae:	68db      	ldr	r3, [r3, #12]
   124b0:	61bb      	str	r3, [r7, #24]
			pxTaskStatusArray array for each task that is referenced from
			pxList.  See the definition of TaskStatus_t in task.h for the
			meaning of each TaskStatus_t structure member. */
			do
			{
				listGET_OWNER_OF_NEXT_ENTRY( pxNextTCB, pxList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   124b2:	68bb      	ldr	r3, [r7, #8]
   124b4:	627b      	str	r3, [r7, #36]	; 0x24
   124b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124b8:	685b      	ldr	r3, [r3, #4]
   124ba:	685a      	ldr	r2, [r3, #4]
   124bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124be:	605a      	str	r2, [r3, #4]
   124c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124c2:	685a      	ldr	r2, [r3, #4]
   124c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124c6:	f103 0308 	add.w	r3, r3, #8
   124ca:	429a      	cmp	r2, r3
   124cc:	d104      	bne.n	124d8 <prvListTasksWithinSingleList+0x70>
   124ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124d0:	685b      	ldr	r3, [r3, #4]
   124d2:	685a      	ldr	r2, [r3, #4]
   124d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124d6:	605a      	str	r2, [r3, #4]
   124d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   124da:	685b      	ldr	r3, [r3, #4]
   124dc:	68db      	ldr	r3, [r3, #12]
   124de:	617b      	str	r3, [r7, #20]
				vTaskGetInfo( ( TaskHandle_t ) pxNextTCB, &( pxTaskStatusArray[ uxTask ] ), pdTRUE, eState );
   124e0:	69fa      	ldr	r2, [r7, #28]
   124e2:	4613      	mov	r3, r2
   124e4:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   124e8:	4413      	add	r3, r2
   124ea:	ea4f 0383 	mov.w	r3, r3, lsl #2
   124ee:	461a      	mov	r2, r3
   124f0:	68fb      	ldr	r3, [r7, #12]
   124f2:	441a      	add	r2, r3
   124f4:	79fb      	ldrb	r3, [r7, #7]
   124f6:	6978      	ldr	r0, [r7, #20]
   124f8:	4611      	mov	r1, r2
   124fa:	f04f 0201 	mov.w	r2, #1
   124fe:	f7ff ff43 	bl	12388 <vTaskGetInfo>
				uxTask++;
   12502:	69fb      	ldr	r3, [r7, #28]
   12504:	f103 0301 	add.w	r3, r3, #1
   12508:	61fb      	str	r3, [r7, #28]
			} while( pxNextTCB != pxFirstTCB );
   1250a:	697a      	ldr	r2, [r7, #20]
   1250c:	69bb      	ldr	r3, [r7, #24]
   1250e:	429a      	cmp	r2, r3
   12510:	d1cf      	bne.n	124b2 <prvListTasksWithinSingleList+0x4a>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return uxTask;
   12512:	69fb      	ldr	r3, [r7, #28]
	}
   12514:	4618      	mov	r0, r3
   12516:	f107 0728 	add.w	r7, r7, #40	; 0x28
   1251a:	46bd      	mov	sp, r7
   1251c:	bd80      	pop	{r7, pc}
   1251e:	bf00      	nop

00012520 <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
   12520:	b480      	push	{r7}
   12522:	b085      	sub	sp, #20
   12524:	af00      	add	r7, sp, #0
   12526:	6078      	str	r0, [r7, #4]
	uint32_t ulCount = 0U;
   12528:	f04f 0300 	mov.w	r3, #0
   1252c:	60fb      	str	r3, [r7, #12]

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   1252e:	e007      	b.n	12540 <prvTaskCheckFreeStackSpace+0x20>
		{
			pucStackByte -= portSTACK_GROWTH;
   12530:	687b      	ldr	r3, [r7, #4]
   12532:	f103 0301 	add.w	r3, r3, #1
   12536:	607b      	str	r3, [r7, #4]
			ulCount++;
   12538:	68fb      	ldr	r3, [r7, #12]
   1253a:	f103 0301 	add.w	r3, r3, #1
   1253e:	60fb      	str	r3, [r7, #12]

	static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
	{
	uint32_t ulCount = 0U;

		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
   12540:	687b      	ldr	r3, [r7, #4]
   12542:	781b      	ldrb	r3, [r3, #0]
   12544:	2ba5      	cmp	r3, #165	; 0xa5
   12546:	d0f3      	beq.n	12530 <prvTaskCheckFreeStackSpace+0x10>
		{
			pucStackByte -= portSTACK_GROWTH;
			ulCount++;
		}

		ulCount /= ( uint32_t ) sizeof( StackType_t ); /*lint !e961 Casting is not redundant on smaller architectures. */
   12548:	68fb      	ldr	r3, [r7, #12]
   1254a:	ea4f 0393 	mov.w	r3, r3, lsr #2
   1254e:	60fb      	str	r3, [r7, #12]

		return ( configSTACK_DEPTH_TYPE ) ulCount;
   12550:	68fb      	ldr	r3, [r7, #12]
   12552:	b29b      	uxth	r3, r3
	}
   12554:	4618      	mov	r0, r3
   12556:	f107 0714 	add.w	r7, r7, #20
   1255a:	46bd      	mov	sp, r7
   1255c:	bc80      	pop	{r7}
   1255e:	4770      	bx	lr

00012560 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   12560:	b580      	push	{r7, lr}
   12562:	b082      	sub	sp, #8
   12564:	af00      	add	r7, sp, #0
   12566:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
   12568:	687b      	ldr	r3, [r7, #4]
   1256a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   1256c:	4618      	mov	r0, r3
   1256e:	f001 fd61 	bl	14034 <vPortFree>
			vPortFree( pxTCB );
   12572:	6878      	ldr	r0, [r7, #4]
   12574:	f001 fd5e 	bl	14034 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
   12578:	f107 0708 	add.w	r7, r7, #8
   1257c:	46bd      	mov	sp, r7
   1257e:	bd80      	pop	{r7, pc}

00012580 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   12580:	b480      	push	{r7}
   12582:	b083      	sub	sp, #12
   12584:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   12586:	f243 0380 	movw	r3, #12416	; 0x3080
   1258a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1258e:	681b      	ldr	r3, [r3, #0]
   12590:	681b      	ldr	r3, [r3, #0]
   12592:	2b00      	cmp	r3, #0
   12594:	d107      	bne.n	125a6 <prvResetNextTaskUnblockTime+0x26>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   12596:	f243 03e8 	movw	r3, #12520	; 0x30e8
   1259a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1259e:	f04f 32ff 	mov.w	r2, #4294967295
   125a2:	601a      	str	r2, [r3, #0]
   125a4:	e00e      	b.n	125c4 <prvResetNextTaskUnblockTime+0x44>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   125a6:	f243 0380 	movw	r3, #12416	; 0x3080
   125aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125ae:	681b      	ldr	r3, [r3, #0]
   125b0:	68db      	ldr	r3, [r3, #12]
   125b2:	68db      	ldr	r3, [r3, #12]
   125b4:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
   125b6:	687b      	ldr	r3, [r7, #4]
   125b8:	685a      	ldr	r2, [r3, #4]
   125ba:	f243 03e8 	movw	r3, #12520	; 0x30e8
   125be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125c2:	601a      	str	r2, [r3, #0]
	}
}
   125c4:	f107 070c 	add.w	r7, r7, #12
   125c8:	46bd      	mov	sp, r7
   125ca:	bc80      	pop	{r7}
   125cc:	4770      	bx	lr
   125ce:	bf00      	nop

000125d0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
   125d0:	b480      	push	{r7}
   125d2:	b083      	sub	sp, #12
   125d4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
   125d6:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   125da:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125de:	681b      	ldr	r3, [r3, #0]
   125e0:	607b      	str	r3, [r7, #4]

		return xReturn;
   125e2:	687b      	ldr	r3, [r7, #4]
	}
   125e4:	4618      	mov	r0, r3
   125e6:	f107 070c 	add.w	r7, r7, #12
   125ea:	46bd      	mov	sp, r7
   125ec:	bc80      	pop	{r7}
   125ee:	4770      	bx	lr

000125f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   125f0:	b480      	push	{r7}
   125f2:	b083      	sub	sp, #12
   125f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   125f6:	f243 03d4 	movw	r3, #12500	; 0x30d4
   125fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
   125fe:	681b      	ldr	r3, [r3, #0]
   12600:	2b00      	cmp	r3, #0
   12602:	d103      	bne.n	1260c <xTaskGetSchedulerState+0x1c>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   12604:	f04f 0301 	mov.w	r3, #1
   12608:	607b      	str	r3, [r7, #4]
   1260a:	e00d      	b.n	12628 <xTaskGetSchedulerState+0x38>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1260c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   12610:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12614:	681b      	ldr	r3, [r3, #0]
   12616:	2b00      	cmp	r3, #0
   12618:	d103      	bne.n	12622 <xTaskGetSchedulerState+0x32>
			{
				xReturn = taskSCHEDULER_RUNNING;
   1261a:	f04f 0302 	mov.w	r3, #2
   1261e:	607b      	str	r3, [r7, #4]
   12620:	e002      	b.n	12628 <xTaskGetSchedulerState+0x38>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   12622:	f04f 0300 	mov.w	r3, #0
   12626:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   12628:	687b      	ldr	r3, [r7, #4]
	}
   1262a:	4618      	mov	r0, r3
   1262c:	f107 070c 	add.w	r7, r7, #12
   12630:	46bd      	mov	sp, r7
   12632:	bc80      	pop	{r7}
   12634:	4770      	bx	lr
   12636:	bf00      	nop

00012638 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   12638:	b580      	push	{r7, lr}
   1263a:	b084      	sub	sp, #16
   1263c:	af00      	add	r7, sp, #0
   1263e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
   12640:	687b      	ldr	r3, [r7, #4]
   12642:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   12644:	f04f 0300 	mov.w	r3, #0
   12648:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
   1264a:	687b      	ldr	r3, [r7, #4]
   1264c:	2b00      	cmp	r3, #0
   1264e:	f000 80a2 	beq.w	12796 <xTaskPriorityInherit+0x15e>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
   12652:	68bb      	ldr	r3, [r7, #8]
   12654:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12656:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1265a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1265e:	681b      	ldr	r3, [r3, #0]
   12660:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12662:	429a      	cmp	r2, r3
   12664:	f080 808a 	bcs.w	1277c <xTaskPriorityInherit+0x144>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12668:	68bb      	ldr	r3, [r7, #8]
   1266a:	699b      	ldr	r3, [r3, #24]
   1266c:	2b00      	cmp	r3, #0
   1266e:	db09      	blt.n	12684 <xTaskPriorityInherit+0x4c>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12670:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12674:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12678:	681b      	ldr	r3, [r3, #0]
   1267a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1267c:	f1c3 0205 	rsb	r2, r3, #5
   12680:	68bb      	ldr	r3, [r7, #8]
   12682:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
   12684:	68bb      	ldr	r3, [r7, #8]
   12686:	6959      	ldr	r1, [r3, #20]
   12688:	68bb      	ldr	r3, [r7, #8]
   1268a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1268c:	4613      	mov	r3, r2
   1268e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12692:	4413      	add	r3, r2
   12694:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12698:	461a      	mov	r2, r3
   1269a:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   1269e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126a2:	4413      	add	r3, r2
   126a4:	4299      	cmp	r1, r3
   126a6:	d15d      	bne.n	12764 <xTaskPriorityInherit+0x12c>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   126a8:	68bb      	ldr	r3, [r7, #8]
   126aa:	f103 0304 	add.w	r3, r3, #4
   126ae:	4618      	mov	r0, r3
   126b0:	f7fc fe48 	bl	f344 <uxListRemove>
   126b4:	4603      	mov	r3, r0
   126b6:	2b00      	cmp	r3, #0
   126b8:	d124      	bne.n	12704 <xTaskPriorityInherit+0xcc>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
   126ba:	68bb      	ldr	r3, [r7, #8]
   126bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   126be:	4613      	mov	r3, r2
   126c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126c4:	4413      	add	r3, r2
   126c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   126ca:	461a      	mov	r2, r3
   126cc:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   126d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126d4:	4413      	add	r3, r2
   126d6:	681b      	ldr	r3, [r3, #0]
   126d8:	2b00      	cmp	r3, #0
   126da:	d113      	bne.n	12704 <xTaskPriorityInherit+0xcc>
   126dc:	68bb      	ldr	r3, [r7, #8]
   126de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   126e0:	f04f 0201 	mov.w	r2, #1
   126e4:	fa02 f303 	lsl.w	r3, r2, r3
   126e8:	ea6f 0203 	mvn.w	r2, r3
   126ec:	f243 03d0 	movw	r3, #12496	; 0x30d0
   126f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   126f4:	681b      	ldr	r3, [r3, #0]
   126f6:	ea02 0203 	and.w	r2, r2, r3
   126fa:	f243 03d0 	movw	r3, #12496	; 0x30d0
   126fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12702:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12704:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12708:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1270c:	681b      	ldr	r3, [r3, #0]
   1270e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12710:	68bb      	ldr	r3, [r7, #8]
   12712:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
   12714:	68bb      	ldr	r3, [r7, #8]
   12716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12718:	f04f 0201 	mov.w	r2, #1
   1271c:	fa02 f203 	lsl.w	r2, r2, r3
   12720:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12724:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12728:	681b      	ldr	r3, [r3, #0]
   1272a:	ea42 0203 	orr.w	r2, r2, r3
   1272e:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12732:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12736:	601a      	str	r2, [r3, #0]
   12738:	68bb      	ldr	r3, [r7, #8]
   1273a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1273c:	4613      	mov	r3, r2
   1273e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12742:	4413      	add	r3, r2
   12744:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12748:	461a      	mov	r2, r3
   1274a:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   1274e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12752:	441a      	add	r2, r3
   12754:	68bb      	ldr	r3, [r7, #8]
   12756:	f103 0304 	add.w	r3, r3, #4
   1275a:	4610      	mov	r0, r2
   1275c:	4619      	mov	r1, r3
   1275e:	f7fc fd93 	bl	f288 <vListInsertEnd>
   12762:	e007      	b.n	12774 <xTaskPriorityInherit+0x13c>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
   12764:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12768:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1276c:	681b      	ldr	r3, [r3, #0]
   1276e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12770:	68bb      	ldr	r3, [r7, #8]
   12772:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
   12774:	f04f 0301 	mov.w	r3, #1
   12778:	60fb      	str	r3, [r7, #12]
   1277a:	e00c      	b.n	12796 <xTaskPriorityInherit+0x15e>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
   1277c:	68bb      	ldr	r3, [r7, #8]
   1277e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   12780:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12784:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12788:	681b      	ldr	r3, [r3, #0]
   1278a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1278c:	429a      	cmp	r2, r3
   1278e:	d202      	bcs.n	12796 <xTaskPriorityInherit+0x15e>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
   12790:	f04f 0301 	mov.w	r3, #1
   12794:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   12796:	68fb      	ldr	r3, [r7, #12]
	}
   12798:	4618      	mov	r0, r3
   1279a:	f107 0710 	add.w	r7, r7, #16
   1279e:	46bd      	mov	sp, r7
   127a0:	bd80      	pop	{r7, pc}
   127a2:	bf00      	nop

000127a4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   127a4:	b580      	push	{r7, lr}
   127a6:	b086      	sub	sp, #24
   127a8:	af00      	add	r7, sp, #0
   127aa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
   127ac:	687b      	ldr	r3, [r7, #4]
   127ae:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   127b0:	f04f 0300 	mov.w	r3, #0
   127b4:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   127b6:	687b      	ldr	r3, [r7, #4]
   127b8:	2b00      	cmp	r3, #0
   127ba:	f000 8092 	beq.w	128e2 <xTaskPriorityDisinherit+0x13e>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
   127be:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   127c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   127c6:	681b      	ldr	r3, [r3, #0]
   127c8:	68ba      	ldr	r2, [r7, #8]
   127ca:	429a      	cmp	r2, r3
   127cc:	d009      	beq.n	127e2 <xTaskPriorityDisinherit+0x3e>
   127ce:	f04f 0328 	mov.w	r3, #40	; 0x28
   127d2:	f383 8811 	msr	BASEPRI, r3
   127d6:	f3bf 8f6f 	isb	sy
   127da:	f3bf 8f4f 	dsb	sy
   127de:	613b      	str	r3, [r7, #16]
   127e0:	e7fe      	b.n	127e0 <xTaskPriorityDisinherit+0x3c>
			configASSERT( pxTCB->uxMutexesHeld );
   127e2:	68bb      	ldr	r3, [r7, #8]
   127e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   127e6:	2b00      	cmp	r3, #0
   127e8:	d109      	bne.n	127fe <xTaskPriorityDisinherit+0x5a>
   127ea:	f04f 0328 	mov.w	r3, #40	; 0x28
   127ee:	f383 8811 	msr	BASEPRI, r3
   127f2:	f3bf 8f6f 	isb	sy
   127f6:	f3bf 8f4f 	dsb	sy
   127fa:	617b      	str	r3, [r7, #20]
   127fc:	e7fe      	b.n	127fc <xTaskPriorityDisinherit+0x58>
			( pxTCB->uxMutexesHeld )--;
   127fe:	68bb      	ldr	r3, [r7, #8]
   12800:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12802:	f103 32ff 	add.w	r2, r3, #4294967295
   12806:	68bb      	ldr	r3, [r7, #8]
   12808:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   1280a:	68bb      	ldr	r3, [r7, #8]
   1280c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1280e:	68bb      	ldr	r3, [r7, #8]
   12810:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   12812:	429a      	cmp	r2, r3
   12814:	d065      	beq.n	128e2 <xTaskPriorityDisinherit+0x13e>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   12816:	68bb      	ldr	r3, [r7, #8]
   12818:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   1281a:	2b00      	cmp	r3, #0
   1281c:	d161      	bne.n	128e2 <xTaskPriorityDisinherit+0x13e>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   1281e:	68bb      	ldr	r3, [r7, #8]
   12820:	f103 0304 	add.w	r3, r3, #4
   12824:	4618      	mov	r0, r3
   12826:	f7fc fd8d 	bl	f344 <uxListRemove>
   1282a:	4603      	mov	r3, r0
   1282c:	2b00      	cmp	r3, #0
   1282e:	d124      	bne.n	1287a <xTaskPriorityDisinherit+0xd6>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   12830:	68bb      	ldr	r3, [r7, #8]
   12832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12834:	4613      	mov	r3, r2
   12836:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1283a:	4413      	add	r3, r2
   1283c:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12840:	461a      	mov	r2, r3
   12842:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   12846:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1284a:	4413      	add	r3, r2
   1284c:	681b      	ldr	r3, [r3, #0]
   1284e:	2b00      	cmp	r3, #0
   12850:	d113      	bne.n	1287a <xTaskPriorityDisinherit+0xd6>
   12852:	68bb      	ldr	r3, [r7, #8]
   12854:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12856:	f04f 0201 	mov.w	r2, #1
   1285a:	fa02 f303 	lsl.w	r3, r2, r3
   1285e:	ea6f 0203 	mvn.w	r2, r3
   12862:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12866:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1286a:	681b      	ldr	r3, [r3, #0]
   1286c:	ea02 0203 	and.w	r2, r2, r3
   12870:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12874:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12878:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   1287a:	68bb      	ldr	r3, [r7, #8]
   1287c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1287e:	68bb      	ldr	r3, [r7, #8]
   12880:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12882:	68bb      	ldr	r3, [r7, #8]
   12884:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12886:	f1c3 0205 	rsb	r2, r3, #5
   1288a:	68bb      	ldr	r3, [r7, #8]
   1288c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   1288e:	68bb      	ldr	r3, [r7, #8]
   12890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12892:	f04f 0201 	mov.w	r2, #1
   12896:	fa02 f203 	lsl.w	r2, r2, r3
   1289a:	f243 03d0 	movw	r3, #12496	; 0x30d0
   1289e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128a2:	681b      	ldr	r3, [r3, #0]
   128a4:	ea42 0203 	orr.w	r2, r2, r3
   128a8:	f243 03d0 	movw	r3, #12496	; 0x30d0
   128ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128b0:	601a      	str	r2, [r3, #0]
   128b2:	68bb      	ldr	r3, [r7, #8]
   128b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   128b6:	4613      	mov	r3, r2
   128b8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128bc:	4413      	add	r3, r2
   128be:	ea4f 0383 	mov.w	r3, r3, lsl #2
   128c2:	461a      	mov	r2, r3
   128c4:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   128c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   128cc:	441a      	add	r2, r3
   128ce:	68bb      	ldr	r3, [r7, #8]
   128d0:	f103 0304 	add.w	r3, r3, #4
   128d4:	4610      	mov	r0, r2
   128d6:	4619      	mov	r1, r3
   128d8:	f7fc fcd6 	bl	f288 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
   128dc:	f04f 0301 	mov.w	r3, #1
   128e0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   128e2:	68fb      	ldr	r3, [r7, #12]
	}
   128e4:	4618      	mov	r0, r3
   128e6:	f107 0718 	add.w	r7, r7, #24
   128ea:	46bd      	mov	sp, r7
   128ec:	bd80      	pop	{r7, pc}
   128ee:	bf00      	nop

000128f0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
   128f0:	b580      	push	{r7, lr}
   128f2:	b088      	sub	sp, #32
   128f4:	af00      	add	r7, sp, #0
   128f6:	6078      	str	r0, [r7, #4]
   128f8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
   128fa:	687b      	ldr	r3, [r7, #4]
   128fc:	60bb      	str	r3, [r7, #8]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
   128fe:	f04f 0301 	mov.w	r3, #1
   12902:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
   12904:	687b      	ldr	r3, [r7, #4]
   12906:	2b00      	cmp	r3, #0
   12908:	f000 80ac 	beq.w	12a64 <vTaskPriorityDisinheritAfterTimeout+0x174>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
   1290c:	68bb      	ldr	r3, [r7, #8]
   1290e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
   12910:	2b00      	cmp	r3, #0
   12912:	d109      	bne.n	12928 <vTaskPriorityDisinheritAfterTimeout+0x38>
   12914:	f04f 0328 	mov.w	r3, #40	; 0x28
   12918:	f383 8811 	msr	BASEPRI, r3
   1291c:	f3bf 8f6f 	isb	sy
   12920:	f3bf 8f4f 	dsb	sy
   12924:	61bb      	str	r3, [r7, #24]
   12926:	e7fe      	b.n	12926 <vTaskPriorityDisinheritAfterTimeout+0x36>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
   12928:	68bb      	ldr	r3, [r7, #8]
   1292a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
   1292c:	683b      	ldr	r3, [r7, #0]
   1292e:	429a      	cmp	r2, r3
   12930:	d202      	bcs.n	12938 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
   12932:	683b      	ldr	r3, [r7, #0]
   12934:	613b      	str	r3, [r7, #16]
   12936:	e002      	b.n	1293e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
   12938:	68bb      	ldr	r3, [r7, #8]
   1293a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   1293c:	613b      	str	r3, [r7, #16]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
   1293e:	68bb      	ldr	r3, [r7, #8]
   12940:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12942:	693b      	ldr	r3, [r7, #16]
   12944:	429a      	cmp	r2, r3
   12946:	f000 808d 	beq.w	12a64 <vTaskPriorityDisinheritAfterTimeout+0x174>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
   1294a:	68bb      	ldr	r3, [r7, #8]
   1294c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   1294e:	697b      	ldr	r3, [r7, #20]
   12950:	429a      	cmp	r2, r3
   12952:	f040 8087 	bne.w	12a64 <vTaskPriorityDisinheritAfterTimeout+0x174>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
   12956:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1295a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1295e:	681b      	ldr	r3, [r3, #0]
   12960:	68ba      	ldr	r2, [r7, #8]
   12962:	429a      	cmp	r2, r3
   12964:	d109      	bne.n	1297a <vTaskPriorityDisinheritAfterTimeout+0x8a>
   12966:	f04f 0328 	mov.w	r3, #40	; 0x28
   1296a:	f383 8811 	msr	BASEPRI, r3
   1296e:	f3bf 8f6f 	isb	sy
   12972:	f3bf 8f4f 	dsb	sy
   12976:	61fb      	str	r3, [r7, #28]
   12978:	e7fe      	b.n	12978 <vTaskPriorityDisinheritAfterTimeout+0x88>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
   1297a:	68bb      	ldr	r3, [r7, #8]
   1297c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1297e:	60fb      	str	r3, [r7, #12]
					pxTCB->uxPriority = uxPriorityToUse;
   12980:	68bb      	ldr	r3, [r7, #8]
   12982:	693a      	ldr	r2, [r7, #16]
   12984:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   12986:	68bb      	ldr	r3, [r7, #8]
   12988:	699b      	ldr	r3, [r3, #24]
   1298a:	2b00      	cmp	r3, #0
   1298c:	db04      	blt.n	12998 <vTaskPriorityDisinheritAfterTimeout+0xa8>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   1298e:	693b      	ldr	r3, [r7, #16]
   12990:	f1c3 0205 	rsb	r2, r3, #5
   12994:	68bb      	ldr	r3, [r7, #8]
   12996:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
   12998:	68bb      	ldr	r3, [r7, #8]
   1299a:	6959      	ldr	r1, [r3, #20]
   1299c:	68fa      	ldr	r2, [r7, #12]
   1299e:	4613      	mov	r3, r2
   129a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129a4:	4413      	add	r3, r2
   129a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129aa:	461a      	mov	r2, r3
   129ac:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   129b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129b4:	4413      	add	r3, r2
   129b6:	4299      	cmp	r1, r3
   129b8:	d154      	bne.n	12a64 <vTaskPriorityDisinheritAfterTimeout+0x174>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   129ba:	68bb      	ldr	r3, [r7, #8]
   129bc:	f103 0304 	add.w	r3, r3, #4
   129c0:	4618      	mov	r0, r3
   129c2:	f7fc fcbf 	bl	f344 <uxListRemove>
   129c6:	4603      	mov	r3, r0
   129c8:	2b00      	cmp	r3, #0
   129ca:	d124      	bne.n	12a16 <vTaskPriorityDisinheritAfterTimeout+0x126>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   129cc:	68bb      	ldr	r3, [r7, #8]
   129ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   129d0:	4613      	mov	r3, r2
   129d2:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129d6:	4413      	add	r3, r2
   129d8:	ea4f 0383 	mov.w	r3, r3, lsl #2
   129dc:	461a      	mov	r2, r3
   129de:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   129e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   129e6:	4413      	add	r3, r2
   129e8:	681b      	ldr	r3, [r3, #0]
   129ea:	2b00      	cmp	r3, #0
   129ec:	d113      	bne.n	12a16 <vTaskPriorityDisinheritAfterTimeout+0x126>
   129ee:	68bb      	ldr	r3, [r7, #8]
   129f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   129f2:	f04f 0201 	mov.w	r2, #1
   129f6:	fa02 f303 	lsl.w	r3, r2, r3
   129fa:	ea6f 0203 	mvn.w	r2, r3
   129fe:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a06:	681b      	ldr	r3, [r3, #0]
   12a08:	ea02 0203 	and.w	r2, r2, r3
   12a0c:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12a10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a14:	601a      	str	r2, [r3, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
   12a16:	68bb      	ldr	r3, [r7, #8]
   12a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12a1a:	f04f 0201 	mov.w	r2, #1
   12a1e:	fa02 f203 	lsl.w	r2, r2, r3
   12a22:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12a26:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a2a:	681b      	ldr	r3, [r3, #0]
   12a2c:	ea42 0203 	orr.w	r2, r2, r3
   12a30:	f243 03d0 	movw	r3, #12496	; 0x30d0
   12a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a38:	601a      	str	r2, [r3, #0]
   12a3a:	68bb      	ldr	r3, [r7, #8]
   12a3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   12a3e:	4613      	mov	r3, r2
   12a40:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a44:	4413      	add	r3, r2
   12a46:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12a4a:	461a      	mov	r2, r3
   12a4c:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   12a50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12a54:	441a      	add	r2, r3
   12a56:	68bb      	ldr	r3, [r7, #8]
   12a58:	f103 0304 	add.w	r3, r3, #4
   12a5c:	4610      	mov	r0, r2
   12a5e:	4619      	mov	r1, r3
   12a60:	f7fc fc12 	bl	f288 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12a64:	f107 0720 	add.w	r7, r7, #32
   12a68:	46bd      	mov	sp, r7
   12a6a:	bd80      	pop	{r7, pc}

00012a6c <prvWriteNameToBuffer>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) )

	static char *prvWriteNameToBuffer( char *pcBuffer, const char *pcTaskName )
	{
   12a6c:	b580      	push	{r7, lr}
   12a6e:	b084      	sub	sp, #16
   12a70:	af00      	add	r7, sp, #0
   12a72:	6078      	str	r0, [r7, #4]
   12a74:	6039      	str	r1, [r7, #0]
	size_t x;

		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );
   12a76:	6878      	ldr	r0, [r7, #4]
   12a78:	6839      	ldr	r1, [r7, #0]
   12a7a:	f002 ff1d 	bl	158b8 <strcpy>

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12a7e:	6878      	ldr	r0, [r7, #4]
   12a80:	f002 ff78 	bl	15974 <strlen>
   12a84:	4603      	mov	r3, r0
   12a86:	60fb      	str	r3, [r7, #12]
   12a88:	e009      	b.n	12a9e <prvWriteNameToBuffer+0x32>
		{
			pcBuffer[ x ] = ' ';
   12a8a:	687a      	ldr	r2, [r7, #4]
   12a8c:	68fb      	ldr	r3, [r7, #12]
   12a8e:	4413      	add	r3, r2
   12a90:	f04f 0220 	mov.w	r2, #32
   12a94:	701a      	strb	r2, [r3, #0]
		/* Start by copying the entire string. */
		strcpy( pcBuffer, pcTaskName );

		/* Pad the end of the string with spaces to ensure columns line up when
		printed out. */
		for( x = strlen( pcBuffer ); x < ( size_t ) ( configMAX_TASK_NAME_LEN - 1 ); x++ )
   12a96:	68fb      	ldr	r3, [r7, #12]
   12a98:	f103 0301 	add.w	r3, r3, #1
   12a9c:	60fb      	str	r3, [r7, #12]
   12a9e:	68fb      	ldr	r3, [r7, #12]
   12aa0:	2b08      	cmp	r3, #8
   12aa2:	d9f2      	bls.n	12a8a <prvWriteNameToBuffer+0x1e>
		{
			pcBuffer[ x ] = ' ';
		}

		/* Terminate. */
		pcBuffer[ x ] = ( char ) 0x00;
   12aa4:	687a      	ldr	r2, [r7, #4]
   12aa6:	68fb      	ldr	r3, [r7, #12]
   12aa8:	4413      	add	r3, r2
   12aaa:	f04f 0200 	mov.w	r2, #0
   12aae:	701a      	strb	r2, [r3, #0]

		/* Return the new end of string. */
		return &( pcBuffer[ x ] );
   12ab0:	687a      	ldr	r2, [r7, #4]
   12ab2:	68fb      	ldr	r3, [r7, #12]
   12ab4:	4413      	add	r3, r2
	}
   12ab6:	4618      	mov	r0, r3
   12ab8:	f107 0710 	add.w	r7, r7, #16
   12abc:	46bd      	mov	sp, r7
   12abe:	bd80      	pop	{r7, pc}

00012ac0 <vTaskList>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskList( char * pcWriteBuffer )
	{
   12ac0:	b580      	push	{r7, lr}
   12ac2:	b088      	sub	sp, #32
   12ac4:	af02      	add	r7, sp, #8
   12ac6:	6078      	str	r0, [r7, #4]
		 * through a call to vTaskList().
		 */


		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12ac8:	687b      	ldr	r3, [r7, #4]
   12aca:	f04f 0200 	mov.w	r2, #0
   12ace:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12ad0:	f243 03c8 	movw	r3, #12488	; 0x30c8
   12ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ad8:	681b      	ldr	r3, [r3, #0]
   12ada:	60fb      	str	r3, [r7, #12]

		/* Allocate an array index for each task.  NOTE!  if
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12adc:	f243 03c8 	movw	r3, #12488	; 0x30c8
   12ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ae4:	681a      	ldr	r2, [r3, #0]
   12ae6:	4613      	mov	r3, r2
   12ae8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12aec:	4413      	add	r3, r2
   12aee:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12af2:	4618      	mov	r0, r3
   12af4:	f001 f9e8 	bl	13ec8 <pvPortMalloc>
   12af8:	4603      	mov	r3, r0
   12afa:	60bb      	str	r3, [r7, #8]

		if( pxTaskStatusArray != NULL )
   12afc:	68bb      	ldr	r3, [r7, #8]
   12afe:	2b00      	cmp	r3, #0
   12b00:	f000 8091 	beq.w	12c26 <vTaskList+0x166>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );
   12b04:	68b8      	ldr	r0, [r7, #8]
   12b06:	68f9      	ldr	r1, [r7, #12]
   12b08:	f04f 0200 	mov.w	r2, #0
   12b0c:	f7fe feb0 	bl	11870 <uxTaskGetSystemState>
   12b10:	4603      	mov	r3, r0
   12b12:	60fb      	str	r3, [r7, #12]

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12b14:	f04f 0300 	mov.w	r3, #0
   12b18:	613b      	str	r3, [r7, #16]
   12b1a:	e07c      	b.n	12c16 <vTaskList+0x156>
			{
				switch( pxTaskStatusArray[ x ].eCurrentState )
   12b1c:	693a      	ldr	r2, [r7, #16]
   12b1e:	4613      	mov	r3, r2
   12b20:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b24:	4413      	add	r3, r2
   12b26:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b2a:	461a      	mov	r2, r3
   12b2c:	68bb      	ldr	r3, [r7, #8]
   12b2e:	4413      	add	r3, r2
   12b30:	7b1b      	ldrb	r3, [r3, #12]
   12b32:	2b04      	cmp	r3, #4
   12b34:	d820      	bhi.n	12b78 <vTaskList+0xb8>
   12b36:	a201      	add	r2, pc, #4	; (adr r2, 12b3c <vTaskList+0x7c>)
   12b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12b3c:	00012b51 	.word	0x00012b51
   12b40:	00012b59 	.word	0x00012b59
   12b44:	00012b61 	.word	0x00012b61
   12b48:	00012b69 	.word	0x00012b69
   12b4c:	00012b71 	.word	0x00012b71
				{
					case eRunning:		cStatus = tskRUNNING_CHAR;
   12b50:	f04f 0358 	mov.w	r3, #88	; 0x58
   12b54:	75fb      	strb	r3, [r7, #23]
										break;
   12b56:	e012      	b.n	12b7e <vTaskList+0xbe>

					case eReady:		cStatus = tskREADY_CHAR;
   12b58:	f04f 0352 	mov.w	r3, #82	; 0x52
   12b5c:	75fb      	strb	r3, [r7, #23]
										break;
   12b5e:	e00e      	b.n	12b7e <vTaskList+0xbe>

					case eBlocked:		cStatus = tskBLOCKED_CHAR;
   12b60:	f04f 0342 	mov.w	r3, #66	; 0x42
   12b64:	75fb      	strb	r3, [r7, #23]
										break;
   12b66:	e00a      	b.n	12b7e <vTaskList+0xbe>

					case eSuspended:	cStatus = tskSUSPENDED_CHAR;
   12b68:	f04f 0353 	mov.w	r3, #83	; 0x53
   12b6c:	75fb      	strb	r3, [r7, #23]
										break;
   12b6e:	e006      	b.n	12b7e <vTaskList+0xbe>

					case eDeleted:		cStatus = tskDELETED_CHAR;
   12b70:	f04f 0344 	mov.w	r3, #68	; 0x44
   12b74:	75fb      	strb	r3, [r7, #23]
										break;
   12b76:	e002      	b.n	12b7e <vTaskList+0xbe>

					case eInvalid:		/* Fall through. */
					default:			/* Should not get here, but it is included
										to prevent static checking errors. */
										cStatus = ( char ) 0x00;
   12b78:	f04f 0300 	mov.w	r3, #0
   12b7c:	75fb      	strb	r3, [r7, #23]
										break;
				}

				/* Write the task name to the string, padding with spaces so it
				can be printed in tabular form more easily. */
				pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12b7e:	693a      	ldr	r2, [r7, #16]
   12b80:	4613      	mov	r3, r2
   12b82:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12b86:	4413      	add	r3, r2
   12b88:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12b8c:	461a      	mov	r2, r3
   12b8e:	68bb      	ldr	r3, [r7, #8]
   12b90:	4413      	add	r3, r2
   12b92:	685b      	ldr	r3, [r3, #4]
   12b94:	6878      	ldr	r0, [r7, #4]
   12b96:	4619      	mov	r1, r3
   12b98:	f7ff ff68 	bl	12a6c <prvWriteNameToBuffer>
   12b9c:	4603      	mov	r3, r0
   12b9e:	607b      	str	r3, [r7, #4]

				/* Write the rest of the string. */
				sprintf( pcWriteBuffer, "\t%c\t%u\t%u\t%u\r\n", cStatus, ( unsigned int ) pxTaskStatusArray[ x ].uxCurrentPriority, ( unsigned int ) pxTaskStatusArray[ x ].usStackHighWaterMark, ( unsigned int ) pxTaskStatusArray[ x ].xTaskNumber ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12ba0:	f897 e017 	ldrb.w	lr, [r7, #23]
   12ba4:	693a      	ldr	r2, [r7, #16]
   12ba6:	4613      	mov	r3, r2
   12ba8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12bac:	4413      	add	r3, r2
   12bae:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bb2:	461a      	mov	r2, r3
   12bb4:	68bb      	ldr	r3, [r7, #8]
   12bb6:	4413      	add	r3, r2
   12bb8:	f8d3 c010 	ldr.w	ip, [r3, #16]
   12bbc:	693a      	ldr	r2, [r7, #16]
   12bbe:	4613      	mov	r3, r2
   12bc0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12bc4:	4413      	add	r3, r2
   12bc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12bca:	461a      	mov	r2, r3
   12bcc:	68bb      	ldr	r3, [r7, #8]
   12bce:	4413      	add	r3, r2
   12bd0:	8c1b      	ldrh	r3, [r3, #32]
   12bd2:	4619      	mov	r1, r3
   12bd4:	693a      	ldr	r2, [r7, #16]
   12bd6:	4613      	mov	r3, r2
   12bd8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12bdc:	4413      	add	r3, r2
   12bde:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12be2:	461a      	mov	r2, r3
   12be4:	68bb      	ldr	r3, [r7, #8]
   12be6:	4413      	add	r3, r2
   12be8:	689b      	ldr	r3, [r3, #8]
   12bea:	9100      	str	r1, [sp, #0]
   12bec:	9301      	str	r3, [sp, #4]
   12bee:	6878      	ldr	r0, [r7, #4]
   12bf0:	f24e 31f8 	movw	r1, #58360	; 0xe3f8
   12bf4:	f2c0 0102 	movt	r1, #2
   12bf8:	4672      	mov	r2, lr
   12bfa:	4663      	mov	r3, ip
   12bfc:	f002 fdb2 	bl	15764 <sprintf>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12c00:	6878      	ldr	r0, [r7, #4]
   12c02:	f002 feb7 	bl	15974 <strlen>
   12c06:	4603      	mov	r3, r0
   12c08:	687a      	ldr	r2, [r7, #4]
   12c0a:	4413      	add	r3, r2
   12c0c:	607b      	str	r3, [r7, #4]
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, NULL );

			/* Create a human readable table from the binary data. */
			for( x = 0; x < uxArraySize; x++ )
   12c0e:	693b      	ldr	r3, [r7, #16]
   12c10:	f103 0301 	add.w	r3, r3, #1
   12c14:	613b      	str	r3, [r7, #16]
   12c16:	693a      	ldr	r2, [r7, #16]
   12c18:	68fb      	ldr	r3, [r7, #12]
   12c1a:	429a      	cmp	r2, r3
   12c1c:	f4ff af7e 	bcc.w	12b1c <vTaskList+0x5c>
				pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12c20:	68b8      	ldr	r0, [r7, #8]
   12c22:	f001 fa07 	bl	14034 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12c26:	f107 0718 	add.w	r7, r7, #24
   12c2a:	46bd      	mov	sp, r7
   12c2c:	bd80      	pop	{r7, pc}
   12c2e:	bf00      	nop

00012c30 <vTaskGetRunTimeStats>:
/*----------------------------------------------------------*/

#if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	void vTaskGetRunTimeStats( char *pcWriteBuffer )
	{
   12c30:	b580      	push	{r7, lr}
   12c32:	b088      	sub	sp, #32
   12c34:	af00      	add	r7, sp, #0
   12c36:	6078      	str	r0, [r7, #4]
		 * directly to get access to raw stats data, rather than indirectly
		 * through a call to vTaskGetRunTimeStats().
		 */

		/* Make sure the write buffer does not contain a string. */
		*pcWriteBuffer = ( char ) 0x00;
   12c38:	687b      	ldr	r3, [r7, #4]
   12c3a:	f04f 0200 	mov.w	r2, #0
   12c3e:	701a      	strb	r2, [r3, #0]

		/* Take a snapshot of the number of tasks in case it changes while this
		function is executing. */
		uxArraySize = uxCurrentNumberOfTasks;
   12c40:	f243 03c8 	movw	r3, #12488	; 0x30c8
   12c44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c48:	681b      	ldr	r3, [r3, #0]
   12c4a:	617b      	str	r3, [r7, #20]

		/* Allocate an array index for each task.  NOTE!  If
		configSUPPORT_DYNAMIC_ALLOCATION is set to 0 then pvPortMalloc() will
		equate to NULL. */
		pxTaskStatusArray = pvPortMalloc( uxCurrentNumberOfTasks * sizeof( TaskStatus_t ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation allocates a struct that has the alignment requirements of a pointer. */
   12c4c:	f243 03c8 	movw	r3, #12488	; 0x30c8
   12c50:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12c54:	681a      	ldr	r2, [r3, #0]
   12c56:	4613      	mov	r3, r2
   12c58:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12c5c:	4413      	add	r3, r2
   12c5e:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12c62:	4618      	mov	r0, r3
   12c64:	f001 f930 	bl	13ec8 <pvPortMalloc>
   12c68:	4603      	mov	r3, r0
   12c6a:	613b      	str	r3, [r7, #16]

		if( pxTaskStatusArray != NULL )
   12c6c:	693b      	ldr	r3, [r7, #16]
   12c6e:	2b00      	cmp	r3, #0
   12c70:	d076      	beq.n	12d60 <vTaskGetRunTimeStats+0x130>
		{
			/* Generate the (binary) data. */
			uxArraySize = uxTaskGetSystemState( pxTaskStatusArray, uxArraySize, &ulTotalTime );
   12c72:	f107 030c 	add.w	r3, r7, #12
   12c76:	6938      	ldr	r0, [r7, #16]
   12c78:	6979      	ldr	r1, [r7, #20]
   12c7a:	461a      	mov	r2, r3
   12c7c:	f7fe fdf8 	bl	11870 <uxTaskGetSystemState>
   12c80:	4603      	mov	r3, r0
   12c82:	617b      	str	r3, [r7, #20]

			/* For percentage calculations. */
			ulTotalTime /= 100UL;
   12c84:	68fa      	ldr	r2, [r7, #12]
   12c86:	f248 531f 	movw	r3, #34079	; 0x851f
   12c8a:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   12c8e:	fba3 1302 	umull	r1, r3, r3, r2
   12c92:	ea4f 1353 	mov.w	r3, r3, lsr #5
   12c96:	60fb      	str	r3, [r7, #12]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
   12c98:	68fb      	ldr	r3, [r7, #12]
   12c9a:	2b00      	cmp	r3, #0
   12c9c:	d05d      	beq.n	12d5a <vTaskGetRunTimeStats+0x12a>
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12c9e:	f04f 0300 	mov.w	r3, #0
   12ca2:	61bb      	str	r3, [r7, #24]
   12ca4:	e055      	b.n	12d52 <vTaskGetRunTimeStats+0x122>
				{
					/* What percentage of the total run time has the task used?
					This will always be rounded down to the nearest integer.
					ulTotalRunTimeDiv100 has already been divided by 100. */
					ulStatsAsPercentage = pxTaskStatusArray[ x ].ulRunTimeCounter / ulTotalTime;
   12ca6:	69ba      	ldr	r2, [r7, #24]
   12ca8:	4613      	mov	r3, r2
   12caa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12cae:	4413      	add	r3, r2
   12cb0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cb4:	461a      	mov	r2, r3
   12cb6:	693b      	ldr	r3, [r7, #16]
   12cb8:	4413      	add	r3, r2
   12cba:	699a      	ldr	r2, [r3, #24]
   12cbc:	68fb      	ldr	r3, [r7, #12]
   12cbe:	fbb2 f3f3 	udiv	r3, r2, r3
   12cc2:	61fb      	str	r3, [r7, #28]

					/* Write the task name to the string, padding with
					spaces so it can be printed in tabular form more
					easily. */
					pcWriteBuffer = prvWriteNameToBuffer( pcWriteBuffer, pxTaskStatusArray[ x ].pcTaskName );
   12cc4:	69ba      	ldr	r2, [r7, #24]
   12cc6:	4613      	mov	r3, r2
   12cc8:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12ccc:	4413      	add	r3, r2
   12cce:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cd2:	461a      	mov	r2, r3
   12cd4:	693b      	ldr	r3, [r7, #16]
   12cd6:	4413      	add	r3, r2
   12cd8:	685b      	ldr	r3, [r3, #4]
   12cda:	6878      	ldr	r0, [r7, #4]
   12cdc:	4619      	mov	r1, r3
   12cde:	f7ff fec5 	bl	12a6c <prvWriteNameToBuffer>
   12ce2:	4603      	mov	r3, r0
   12ce4:	607b      	str	r3, [r7, #4]

					if( ulStatsAsPercentage > 0UL )
   12ce6:	69fb      	ldr	r3, [r7, #28]
   12ce8:	2b00      	cmp	r3, #0
   12cea:	d014      	beq.n	12d16 <vTaskGetRunTimeStats+0xe6>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t%u%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter, ( unsigned int ) ulStatsAsPercentage ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12cec:	69ba      	ldr	r2, [r7, #24]
   12cee:	4613      	mov	r3, r2
   12cf0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12cf4:	4413      	add	r3, r2
   12cf6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12cfa:	461a      	mov	r2, r3
   12cfc:	693b      	ldr	r3, [r7, #16]
   12cfe:	4413      	add	r3, r2
   12d00:	699b      	ldr	r3, [r3, #24]
   12d02:	6878      	ldr	r0, [r7, #4]
   12d04:	f24e 4108 	movw	r1, #58376	; 0xe408
   12d08:	f2c0 0102 	movt	r1, #2
   12d0c:	461a      	mov	r2, r3
   12d0e:	69fb      	ldr	r3, [r7, #28]
   12d10:	f002 fd28 	bl	15764 <sprintf>
   12d14:	e012      	b.n	12d3c <vTaskGetRunTimeStats+0x10c>
						}
						#else
						{
							/* sizeof( int ) == sizeof( long ) so a smaller
							printf() library can be used. */
							sprintf( pcWriteBuffer, "\t%u\t\t<1%%\r\n", ( unsigned int ) pxTaskStatusArray[ x ].ulRunTimeCounter ); /*lint !e586 sprintf() allowed as this is compiled with many compilers and this is a utility function only - not part of the core kernel implementation. */
   12d16:	69ba      	ldr	r2, [r7, #24]
   12d18:	4613      	mov	r3, r2
   12d1a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   12d1e:	4413      	add	r3, r2
   12d20:	ea4f 0383 	mov.w	r3, r3, lsl #2
   12d24:	461a      	mov	r2, r3
   12d26:	693b      	ldr	r3, [r7, #16]
   12d28:	4413      	add	r3, r2
   12d2a:	699b      	ldr	r3, [r3, #24]
   12d2c:	6878      	ldr	r0, [r7, #4]
   12d2e:	f24e 4114 	movw	r1, #58388	; 0xe414
   12d32:	f2c0 0102 	movt	r1, #2
   12d36:	461a      	mov	r2, r3
   12d38:	f002 fd14 	bl	15764 <sprintf>
						}
						#endif
					}

					pcWriteBuffer += strlen( pcWriteBuffer ); /*lint !e9016 Pointer arithmetic ok on char pointers especially as in this case where it best denotes the intent of the code. */
   12d3c:	6878      	ldr	r0, [r7, #4]
   12d3e:	f002 fe19 	bl	15974 <strlen>
   12d42:	4603      	mov	r3, r0
   12d44:	687a      	ldr	r2, [r7, #4]
   12d46:	4413      	add	r3, r2
   12d48:	607b      	str	r3, [r7, #4]

			/* Avoid divide by zero errors. */
			if( ulTotalTime > 0UL )
			{
				/* Create a human readable table from the binary data. */
				for( x = 0; x < uxArraySize; x++ )
   12d4a:	69bb      	ldr	r3, [r7, #24]
   12d4c:	f103 0301 	add.w	r3, r3, #1
   12d50:	61bb      	str	r3, [r7, #24]
   12d52:	69ba      	ldr	r2, [r7, #24]
   12d54:	697b      	ldr	r3, [r7, #20]
   12d56:	429a      	cmp	r2, r3
   12d58:	d3a5      	bcc.n	12ca6 <vTaskGetRunTimeStats+0x76>
				mtCOVERAGE_TEST_MARKER();
			}

			/* Free the array again.  NOTE!  If configSUPPORT_DYNAMIC_ALLOCATION
			is 0 then vPortFree() will be #defined to nothing. */
			vPortFree( pxTaskStatusArray );
   12d5a:	6938      	ldr	r0, [r7, #16]
   12d5c:	f001 f96a 	bl	14034 <vPortFree>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   12d60:	f107 0720 	add.w	r7, r7, #32
   12d64:	46bd      	mov	sp, r7
   12d66:	bd80      	pop	{r7, pc}

00012d68 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
   12d68:	b480      	push	{r7}
   12d6a:	b083      	sub	sp, #12
   12d6c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
   12d6e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d76:	681b      	ldr	r3, [r3, #0]
   12d78:	699b      	ldr	r3, [r3, #24]
   12d7a:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   12d7c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d84:	681a      	ldr	r2, [r3, #0]
   12d86:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12d8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12d8e:	681b      	ldr	r3, [r3, #0]
   12d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   12d92:	f1c3 0305 	rsb	r3, r3, #5
   12d96:	6193      	str	r3, [r2, #24]

	return uxReturn;
   12d98:	687b      	ldr	r3, [r7, #4]
}
   12d9a:	4618      	mov	r0, r3
   12d9c:	f107 070c 	add.w	r7, r7, #12
   12da0:	46bd      	mov	sp, r7
   12da2:	bc80      	pop	{r7}
   12da4:	4770      	bx	lr
   12da6:	bf00      	nop

00012da8 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
   12da8:	b480      	push	{r7}
   12daa:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   12dac:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12db0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12db4:	681b      	ldr	r3, [r3, #0]
   12db6:	2b00      	cmp	r3, #0
   12db8:	d008      	beq.n	12dcc <pvTaskIncrementMutexHeldCount+0x24>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   12dba:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12dbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dc2:	681b      	ldr	r3, [r3, #0]
   12dc4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
   12dc6:	f102 0201 	add.w	r2, r2, #1
   12dca:	64da      	str	r2, [r3, #76]	; 0x4c
		}

		return pxCurrentTCB;
   12dcc:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12dd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12dd4:	681b      	ldr	r3, [r3, #0]
	}
   12dd6:	4618      	mov	r0, r3
   12dd8:	46bd      	mov	sp, r7
   12dda:	bc80      	pop	{r7}
   12ddc:	4770      	bx	lr
   12dde:	bf00      	nop

00012de0 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
   12de0:	b580      	push	{r7, lr}
   12de2:	b084      	sub	sp, #16
   12de4:	af00      	add	r7, sp, #0
   12de6:	6078      	str	r0, [r7, #4]
   12de8:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
   12dea:	f001 faed 	bl	143c8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
   12dee:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12df2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12df6:	681b      	ldr	r3, [r3, #0]
   12df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12dfa:	2b00      	cmp	r3, #0
   12dfc:	d11b      	bne.n	12e36 <ulTaskNotifyTake+0x56>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12dfe:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e06:	681b      	ldr	r3, [r3, #0]
   12e08:	f04f 0201 	mov.w	r2, #1
   12e0c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12e10:	683b      	ldr	r3, [r7, #0]
   12e12:	2b00      	cmp	r3, #0
   12e14:	d00f      	beq.n	12e36 <ulTaskNotifyTake+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12e16:	6838      	ldr	r0, [r7, #0]
   12e18:	f04f 0101 	mov.w	r1, #1
   12e1c:	f000 fb3a 	bl	13494 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12e20:	f64e 5304 	movw	r3, #60676	; 0xed04
   12e24:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12e28:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12e2c:	601a      	str	r2, [r3, #0]
   12e2e:	f3bf 8f4f 	dsb	sy
   12e32:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12e36:	f001 faff 	bl	14438 <vPortExitCritical>

		taskENTER_CRITICAL();
   12e3a:	f001 fac5 	bl	143c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
   12e3e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e46:	681b      	ldr	r3, [r3, #0]
   12e48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   12e4a:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
   12e4c:	68fb      	ldr	r3, [r7, #12]
   12e4e:	2b00      	cmp	r3, #0
   12e50:	d014      	beq.n	12e7c <ulTaskNotifyTake+0x9c>
			{
				if( xClearCountOnExit != pdFALSE )
   12e52:	687b      	ldr	r3, [r7, #4]
   12e54:	2b00      	cmp	r3, #0
   12e56:	d008      	beq.n	12e6a <ulTaskNotifyTake+0x8a>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
   12e58:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12e5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e60:	681b      	ldr	r3, [r3, #0]
   12e62:	f04f 0200 	mov.w	r2, #0
   12e66:	655a      	str	r2, [r3, #84]	; 0x54
   12e68:	e008      	b.n	12e7c <ulTaskNotifyTake+0x9c>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
   12e6a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12e6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e72:	681b      	ldr	r3, [r3, #0]
   12e74:	68fa      	ldr	r2, [r7, #12]
   12e76:	f102 32ff 	add.w	r2, r2, #4294967295
   12e7a:	655a      	str	r2, [r3, #84]	; 0x54
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12e7c:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12e80:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12e84:	681b      	ldr	r3, [r3, #0]
   12e86:	f04f 0200 	mov.w	r2, #0
   12e8a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12e8e:	f001 fad3 	bl	14438 <vPortExitCritical>

		return ulReturn;
   12e92:	68fb      	ldr	r3, [r7, #12]
	}
   12e94:	4618      	mov	r0, r3
   12e96:	f107 0710 	add.w	r7, r7, #16
   12e9a:	46bd      	mov	sp, r7
   12e9c:	bd80      	pop	{r7, pc}
   12e9e:	bf00      	nop

00012ea0 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
   12ea0:	b580      	push	{r7, lr}
   12ea2:	b086      	sub	sp, #24
   12ea4:	af00      	add	r7, sp, #0
   12ea6:	60f8      	str	r0, [r7, #12]
   12ea8:	60b9      	str	r1, [r7, #8]
   12eaa:	607a      	str	r2, [r7, #4]
   12eac:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
   12eae:	f001 fa8b 	bl	143c8 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12eb2:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12eba:	681b      	ldr	r3, [r3, #0]
   12ebc:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12ec0:	b2db      	uxtb	r3, r3
   12ec2:	2b02      	cmp	r3, #2
   12ec4:	d027      	beq.n	12f16 <xTaskNotifyWait+0x76>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
   12ec6:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12eca:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ece:	681b      	ldr	r3, [r3, #0]
   12ed0:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12ed2:	68fa      	ldr	r2, [r7, #12]
   12ed4:	ea6f 0202 	mvn.w	r2, r2
   12ed8:	ea01 0202 	and.w	r2, r1, r2
   12edc:	655a      	str	r2, [r3, #84]	; 0x54

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
   12ede:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12ee2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12ee6:	681b      	ldr	r3, [r3, #0]
   12ee8:	f04f 0201 	mov.w	r2, #1
   12eec:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

				if( xTicksToWait > ( TickType_t ) 0 )
   12ef0:	683b      	ldr	r3, [r7, #0]
   12ef2:	2b00      	cmp	r3, #0
   12ef4:	d00f      	beq.n	12f16 <xTaskNotifyWait+0x76>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
   12ef6:	6838      	ldr	r0, [r7, #0]
   12ef8:	f04f 0101 	mov.w	r1, #1
   12efc:	f000 faca 	bl	13494 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
   12f00:	f64e 5304 	movw	r3, #60676	; 0xed04
   12f04:	f2ce 0300 	movt	r3, #57344	; 0xe000
   12f08:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   12f0c:	601a      	str	r2, [r3, #0]
   12f0e:	f3bf 8f4f 	dsb	sy
   12f12:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   12f16:	f001 fa8f 	bl	14438 <vPortExitCritical>

		taskENTER_CRITICAL();
   12f1a:	f001 fa55 	bl	143c8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
   12f1e:	687b      	ldr	r3, [r7, #4]
   12f20:	2b00      	cmp	r3, #0
   12f22:	d007      	beq.n	12f34 <xTaskNotifyWait+0x94>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
   12f24:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12f28:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f2c:	681b      	ldr	r3, [r3, #0]
   12f2e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12f30:	687b      	ldr	r3, [r7, #4]
   12f32:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
   12f34:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12f38:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f3c:	681b      	ldr	r3, [r3, #0]
   12f3e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12f42:	b2db      	uxtb	r3, r3
   12f44:	2b02      	cmp	r3, #2
   12f46:	d003      	beq.n	12f50 <xTaskNotifyWait+0xb0>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
   12f48:	f04f 0300 	mov.w	r3, #0
   12f4c:	617b      	str	r3, [r7, #20]
   12f4e:	e00e      	b.n	12f6e <xTaskNotifyWait+0xce>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
   12f50:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f58:	681b      	ldr	r3, [r3, #0]
   12f5a:	6d59      	ldr	r1, [r3, #84]	; 0x54
   12f5c:	68ba      	ldr	r2, [r7, #8]
   12f5e:	ea6f 0202 	mvn.w	r2, r2
   12f62:	ea01 0202 	and.w	r2, r1, r2
   12f66:	655a      	str	r2, [r3, #84]	; 0x54
				xReturn = pdTRUE;
   12f68:	f04f 0301 	mov.w	r3, #1
   12f6c:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   12f6e:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   12f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
   12f76:	681b      	ldr	r3, [r3, #0]
   12f78:	f04f 0200 	mov.w	r2, #0
   12f7c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
		}
		taskEXIT_CRITICAL();
   12f80:	f001 fa5a 	bl	14438 <vPortExitCritical>

		return xReturn;
   12f84:	697b      	ldr	r3, [r7, #20]
	}
   12f86:	4618      	mov	r0, r3
   12f88:	f107 0718 	add.w	r7, r7, #24
   12f8c:	46bd      	mov	sp, r7
   12f8e:	bd80      	pop	{r7, pc}

00012f90 <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
   12f90:	b580      	push	{r7, lr}
   12f92:	b08a      	sub	sp, #40	; 0x28
   12f94:	af00      	add	r7, sp, #0
   12f96:	60f8      	str	r0, [r7, #12]
   12f98:	60b9      	str	r1, [r7, #8]
   12f9a:	603b      	str	r3, [r7, #0]
   12f9c:	4613      	mov	r3, r2
   12f9e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
   12fa0:	f04f 0301 	mov.w	r3, #1
   12fa4:	617b      	str	r3, [r7, #20]
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
   12fa6:	68fb      	ldr	r3, [r7, #12]
   12fa8:	2b00      	cmp	r3, #0
   12faa:	d109      	bne.n	12fc0 <xTaskGenericNotify+0x30>
   12fac:	f04f 0328 	mov.w	r3, #40	; 0x28
   12fb0:	f383 8811 	msr	BASEPRI, r3
   12fb4:	f3bf 8f6f 	isb	sy
   12fb8:	f3bf 8f4f 	dsb	sy
   12fbc:	61fb      	str	r3, [r7, #28]
   12fbe:	e7fe      	b.n	12fbe <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
   12fc0:	68fb      	ldr	r3, [r7, #12]
   12fc2:	613b      	str	r3, [r7, #16]

		taskENTER_CRITICAL();
   12fc4:	f001 fa00 	bl	143c8 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
   12fc8:	683b      	ldr	r3, [r7, #0]
   12fca:	2b00      	cmp	r3, #0
   12fcc:	d003      	beq.n	12fd6 <xTaskGenericNotify+0x46>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   12fce:	693b      	ldr	r3, [r7, #16]
   12fd0:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   12fd2:	683b      	ldr	r3, [r7, #0]
   12fd4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   12fd6:	693b      	ldr	r3, [r7, #16]
   12fd8:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   12fdc:	76fb      	strb	r3, [r7, #27]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   12fde:	693b      	ldr	r3, [r7, #16]
   12fe0:	f04f 0202 	mov.w	r2, #2
   12fe4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   12fe8:	79fb      	ldrb	r3, [r7, #7]
   12fea:	2b04      	cmp	r3, #4
   12fec:	d82a      	bhi.n	13044 <xTaskGenericNotify+0xb4>
   12fee:	a201      	add	r2, pc, #4	; (adr r2, 12ff4 <xTaskGenericNotify+0x64>)
   12ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   12ff4:	00013063 	.word	0x00013063
   12ff8:	00013009 	.word	0x00013009
   12ffc:	00013019 	.word	0x00013019
   13000:	00013027 	.word	0x00013027
   13004:	0001302f 	.word	0x0001302f
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   13008:	693b      	ldr	r3, [r7, #16]
   1300a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1300c:	68bb      	ldr	r3, [r7, #8]
   1300e:	ea42 0203 	orr.w	r2, r2, r3
   13012:	693b      	ldr	r3, [r7, #16]
   13014:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13016:	e025      	b.n	13064 <xTaskGenericNotify+0xd4>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   13018:	693b      	ldr	r3, [r7, #16]
   1301a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   1301c:	f103 0201 	add.w	r2, r3, #1
   13020:	693b      	ldr	r3, [r7, #16]
   13022:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   13024:	e01e      	b.n	13064 <xTaskGenericNotify+0xd4>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   13026:	693b      	ldr	r3, [r7, #16]
   13028:	68ba      	ldr	r2, [r7, #8]
   1302a:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   1302c:	e01a      	b.n	13064 <xTaskGenericNotify+0xd4>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   1302e:	7efb      	ldrb	r3, [r7, #27]
   13030:	2b02      	cmp	r3, #2
   13032:	d003      	beq.n	1303c <xTaskGenericNotify+0xac>
					{
						pxTCB->ulNotifiedValue = ulValue;
   13034:	693b      	ldr	r3, [r7, #16]
   13036:	68ba      	ldr	r2, [r7, #8]
   13038:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   1303a:	e013      	b.n	13064 <xTaskGenericNotify+0xd4>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   1303c:	f04f 0300 	mov.w	r3, #0
   13040:	617b      	str	r3, [r7, #20]
					}
					break;
   13042:	e00f      	b.n	13064 <xTaskGenericNotify+0xd4>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   13044:	693b      	ldr	r3, [r7, #16]
   13046:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13048:	f1b3 3fff 	cmp.w	r3, #4294967295
   1304c:	d00a      	beq.n	13064 <xTaskGenericNotify+0xd4>
   1304e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13052:	f383 8811 	msr	BASEPRI, r3
   13056:	f3bf 8f6f 	isb	sy
   1305a:	f3bf 8f4f 	dsb	sy
   1305e:	623b      	str	r3, [r7, #32]
   13060:	e7fe      	b.n	13060 <xTaskGenericNotify+0xd0>
					break;

				case eNoAction:
					/* The task is being notified without its notify value being
					updated. */
					break;
   13062:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   13064:	7efb      	ldrb	r3, [r7, #27]
   13066:	2b01      	cmp	r3, #1
   13068:	d14f      	bne.n	1310a <xTaskGenericNotify+0x17a>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1306a:	693b      	ldr	r3, [r7, #16]
   1306c:	f103 0304 	add.w	r3, r3, #4
   13070:	4618      	mov	r0, r3
   13072:	f7fc f967 	bl	f344 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
   13076:	693b      	ldr	r3, [r7, #16]
   13078:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1307a:	f04f 0201 	mov.w	r2, #1
   1307e:	fa02 f203 	lsl.w	r2, r2, r3
   13082:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13086:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1308a:	681b      	ldr	r3, [r3, #0]
   1308c:	ea42 0203 	orr.w	r2, r2, r3
   13090:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13094:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13098:	601a      	str	r2, [r3, #0]
   1309a:	693b      	ldr	r3, [r7, #16]
   1309c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   1309e:	4613      	mov	r3, r2
   130a0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130a4:	4413      	add	r3, r2
   130a6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   130aa:	461a      	mov	r2, r3
   130ac:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   130b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130b4:	441a      	add	r2, r3
   130b6:	693b      	ldr	r3, [r7, #16]
   130b8:	f103 0304 	add.w	r3, r3, #4
   130bc:	4610      	mov	r0, r2
   130be:	4619      	mov	r1, r3
   130c0:	f7fc f8e2 	bl	f288 <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   130c4:	693b      	ldr	r3, [r7, #16]
   130c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   130c8:	2b00      	cmp	r3, #0
   130ca:	d009      	beq.n	130e0 <xTaskGenericNotify+0x150>
   130cc:	f04f 0328 	mov.w	r3, #40	; 0x28
   130d0:	f383 8811 	msr	BASEPRI, r3
   130d4:	f3bf 8f6f 	isb	sy
   130d8:	f3bf 8f4f 	dsb	sy
   130dc:	627b      	str	r3, [r7, #36]	; 0x24
   130de:	e7fe      	b.n	130de <xTaskGenericNotify+0x14e>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   130e0:	693b      	ldr	r3, [r7, #16]
   130e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   130e4:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   130e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   130ec:	681b      	ldr	r3, [r3, #0]
   130ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   130f0:	429a      	cmp	r2, r3
   130f2:	d90a      	bls.n	1310a <xTaskGenericNotify+0x17a>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
   130f4:	f64e 5304 	movw	r3, #60676	; 0xed04
   130f8:	f2ce 0300 	movt	r3, #57344	; 0xe000
   130fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   13100:	601a      	str	r2, [r3, #0]
   13102:	f3bf 8f4f 	dsb	sy
   13106:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
   1310a:	f001 f995 	bl	14438 <vPortExitCritical>

		return xReturn;
   1310e:	697b      	ldr	r3, [r7, #20]
	}
   13110:	4618      	mov	r0, r3
   13112:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13116:	46bd      	mov	sp, r7
   13118:	bd80      	pop	{r7, pc}
   1311a:	bf00      	nop

0001311c <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
   1311c:	b580      	push	{r7, lr}
   1311e:	b08e      	sub	sp, #56	; 0x38
   13120:	af00      	add	r7, sp, #0
   13122:	60f8      	str	r0, [r7, #12]
   13124:	60b9      	str	r1, [r7, #8]
   13126:	603b      	str	r3, [r7, #0]
   13128:	4613      	mov	r3, r2
   1312a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
   1312c:	f04f 0301 	mov.w	r3, #1
   13130:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   13132:	68fb      	ldr	r3, [r7, #12]
   13134:	2b00      	cmp	r3, #0
   13136:	d109      	bne.n	1314c <xTaskGenericNotifyFromISR+0x30>
   13138:	f04f 0328 	mov.w	r3, #40	; 0x28
   1313c:	f383 8811 	msr	BASEPRI, r3
   13140:	f3bf 8f6f 	isb	sy
   13144:	f3bf 8f4f 	dsb	sy
   13148:	623b      	str	r3, [r7, #32]
   1314a:	e7fe      	b.n	1314a <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   1314c:	f001 fa20 	bl	14590 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   13150:	68fb      	ldr	r3, [r7, #12]
   13152:	613b      	str	r3, [r7, #16]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   13154:	f3ef 8211 	mrs	r2, BASEPRI
   13158:	f04f 0328 	mov.w	r3, #40	; 0x28
   1315c:	f383 8811 	msr	BASEPRI, r3
   13160:	f3bf 8f6f 	isb	sy
   13164:	f3bf 8f4f 	dsb	sy
   13168:	62ba      	str	r2, [r7, #40]	; 0x28
   1316a:	627b      	str	r3, [r7, #36]	; 0x24
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   1316c:	6abb      	ldr	r3, [r7, #40]	; 0x28

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1316e:	61fb      	str	r3, [r7, #28]
		{
			if( pulPreviousNotificationValue != NULL )
   13170:	683b      	ldr	r3, [r7, #0]
   13172:	2b00      	cmp	r3, #0
   13174:	d003      	beq.n	1317e <xTaskGenericNotifyFromISR+0x62>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
   13176:	693b      	ldr	r3, [r7, #16]
   13178:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   1317a:	683b      	ldr	r3, [r7, #0]
   1317c:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
   1317e:	693b      	ldr	r3, [r7, #16]
   13180:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13184:	75fb      	strb	r3, [r7, #23]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   13186:	693b      	ldr	r3, [r7, #16]
   13188:	f04f 0202 	mov.w	r2, #2
   1318c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			switch( eAction )
   13190:	79fb      	ldrb	r3, [r7, #7]
   13192:	2b04      	cmp	r3, #4
   13194:	d82a      	bhi.n	131ec <xTaskGenericNotifyFromISR+0xd0>
   13196:	a201      	add	r2, pc, #4	; (adr r2, 1319c <xTaskGenericNotifyFromISR+0x80>)
   13198:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   1319c:	0001320b 	.word	0x0001320b
   131a0:	000131b1 	.word	0x000131b1
   131a4:	000131c1 	.word	0x000131c1
   131a8:	000131cf 	.word	0x000131cf
   131ac:	000131d7 	.word	0x000131d7
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
   131b0:	693b      	ldr	r3, [r7, #16]
   131b2:	6d5a      	ldr	r2, [r3, #84]	; 0x54
   131b4:	68bb      	ldr	r3, [r7, #8]
   131b6:	ea42 0203 	orr.w	r2, r2, r3
   131ba:	693b      	ldr	r3, [r7, #16]
   131bc:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131be:	e025      	b.n	1320c <xTaskGenericNotifyFromISR+0xf0>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
   131c0:	693b      	ldr	r3, [r7, #16]
   131c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131c4:	f103 0201 	add.w	r2, r3, #1
   131c8:	693b      	ldr	r3, [r7, #16]
   131ca:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131cc:	e01e      	b.n	1320c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
   131ce:	693b      	ldr	r3, [r7, #16]
   131d0:	68ba      	ldr	r2, [r7, #8]
   131d2:	655a      	str	r2, [r3, #84]	; 0x54
					break;
   131d4:	e01a      	b.n	1320c <xTaskGenericNotifyFromISR+0xf0>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
   131d6:	7dfb      	ldrb	r3, [r7, #23]
   131d8:	2b02      	cmp	r3, #2
   131da:	d003      	beq.n	131e4 <xTaskGenericNotifyFromISR+0xc8>
					{
						pxTCB->ulNotifiedValue = ulValue;
   131dc:	693b      	ldr	r3, [r7, #16]
   131de:	68ba      	ldr	r2, [r7, #8]
   131e0:	655a      	str	r2, [r3, #84]	; 0x54
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
   131e2:	e013      	b.n	1320c <xTaskGenericNotifyFromISR+0xf0>
						pxTCB->ulNotifiedValue = ulValue;
					}
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
   131e4:	f04f 0300 	mov.w	r3, #0
   131e8:	61bb      	str	r3, [r7, #24]
					}
					break;
   131ea:	e00f      	b.n	1320c <xTaskGenericNotifyFromISR+0xf0>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
   131ec:	693b      	ldr	r3, [r7, #16]
   131ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   131f0:	f1b3 3fff 	cmp.w	r3, #4294967295
   131f4:	d00a      	beq.n	1320c <xTaskGenericNotifyFromISR+0xf0>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   131f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   131fa:	f383 8811 	msr	BASEPRI, r3
   131fe:	f3bf 8f6f 	isb	sy
   13202:	f3bf 8f4f 	dsb	sy
   13206:	62fb      	str	r3, [r7, #44]	; 0x2c
   13208:	e7fe      	b.n	13208 <xTaskGenericNotifyFromISR+0xec>
					break;

				case eNoAction :
					/* The task is being notified without its notify value being
					updated. */
					break;
   1320a:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   1320c:	7dfb      	ldrb	r3, [r7, #23]
   1320e:	2b01      	cmp	r3, #1
   13210:	d164      	bne.n	132dc <xTaskGenericNotifyFromISR+0x1c0>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13212:	693b      	ldr	r3, [r7, #16]
   13214:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13216:	2b00      	cmp	r3, #0
   13218:	d009      	beq.n	1322e <xTaskGenericNotifyFromISR+0x112>
   1321a:	f04f 0328 	mov.w	r3, #40	; 0x28
   1321e:	f383 8811 	msr	BASEPRI, r3
   13222:	f3bf 8f6f 	isb	sy
   13226:	f3bf 8f4f 	dsb	sy
   1322a:	633b      	str	r3, [r7, #48]	; 0x30
   1322c:	e7fe      	b.n	1322c <xTaskGenericNotifyFromISR+0x110>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1322e:	f243 03f0 	movw	r3, #12528	; 0x30f0
   13232:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13236:	681b      	ldr	r3, [r3, #0]
   13238:	2b00      	cmp	r3, #0
   1323a:	d12d      	bne.n	13298 <xTaskGenericNotifyFromISR+0x17c>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1323c:	693b      	ldr	r3, [r7, #16]
   1323e:	f103 0304 	add.w	r3, r3, #4
   13242:	4618      	mov	r0, r3
   13244:	f7fc f87e 	bl	f344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   13248:	693b      	ldr	r3, [r7, #16]
   1324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1324c:	f04f 0201 	mov.w	r2, #1
   13250:	fa02 f203 	lsl.w	r2, r2, r3
   13254:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13258:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1325c:	681b      	ldr	r3, [r3, #0]
   1325e:	ea42 0203 	orr.w	r2, r2, r3
   13262:	f243 03d0 	movw	r3, #12496	; 0x30d0
   13266:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1326a:	601a      	str	r2, [r3, #0]
   1326c:	693b      	ldr	r3, [r7, #16]
   1326e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   13270:	4613      	mov	r3, r2
   13272:	ea4f 0383 	mov.w	r3, r3, lsl #2
   13276:	4413      	add	r3, r2
   13278:	ea4f 0383 	mov.w	r3, r3, lsl #2
   1327c:	461a      	mov	r2, r3
   1327e:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   13282:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13286:	441a      	add	r2, r3
   13288:	693b      	ldr	r3, [r7, #16]
   1328a:	f103 0304 	add.w	r3, r3, #4
   1328e:	4610      	mov	r0, r2
   13290:	4619      	mov	r1, r3
   13292:	f7fb fff9 	bl	f288 <vListInsertEnd>
   13296:	e009      	b.n	132ac <xTaskGenericNotifyFromISR+0x190>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   13298:	693b      	ldr	r3, [r7, #16]
   1329a:	f103 0318 	add.w	r3, r3, #24
   1329e:	f243 0088 	movw	r0, #12424	; 0x3088
   132a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
   132a6:	4619      	mov	r1, r3
   132a8:	f7fb ffee 	bl	f288 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   132ac:	693b      	ldr	r3, [r7, #16]
   132ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   132b0:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   132b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132b8:	681b      	ldr	r3, [r3, #0]
   132ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   132bc:	429a      	cmp	r2, r3
   132be:	d90d      	bls.n	132dc <xTaskGenericNotifyFromISR+0x1c0>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   132c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   132c2:	2b00      	cmp	r3, #0
   132c4:	d003      	beq.n	132ce <xTaskGenericNotifyFromISR+0x1b2>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   132c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
   132c8:	f04f 0201 	mov.w	r2, #1
   132cc:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   132ce:	f243 03dc 	movw	r3, #12508	; 0x30dc
   132d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   132d6:	f04f 0201 	mov.w	r2, #1
   132da:	601a      	str	r2, [r3, #0]
   132dc:	69fb      	ldr	r3, [r7, #28]
   132de:	637b      	str	r3, [r7, #52]	; 0x34
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   132e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   132e2:	f383 8811 	msr	BASEPRI, r3
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
   132e6:	69bb      	ldr	r3, [r7, #24]
	}
   132e8:	4618      	mov	r0, r3
   132ea:	f107 0738 	add.w	r7, r7, #56	; 0x38
   132ee:	46bd      	mov	sp, r7
   132f0:	bd80      	pop	{r7, pc}
   132f2:	bf00      	nop

000132f4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
   132f4:	b580      	push	{r7, lr}
   132f6:	b08a      	sub	sp, #40	; 0x28
   132f8:	af00      	add	r7, sp, #0
   132fa:	6078      	str	r0, [r7, #4]
   132fc:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
   132fe:	687b      	ldr	r3, [r7, #4]
   13300:	2b00      	cmp	r3, #0
   13302:	d109      	bne.n	13318 <vTaskNotifyGiveFromISR+0x24>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13304:	f04f 0328 	mov.w	r3, #40	; 0x28
   13308:	f383 8811 	msr	BASEPRI, r3
   1330c:	f3bf 8f6f 	isb	sy
   13310:	f3bf 8f4f 	dsb	sy
   13314:	617b      	str	r3, [r7, #20]
   13316:	e7fe      	b.n	13316 <vTaskNotifyGiveFromISR+0x22>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   13318:	f001 f93a 	bl	14590 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
   1331c:	687b      	ldr	r3, [r7, #4]
   1331e:	60bb      	str	r3, [r7, #8]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
   13320:	f3ef 8211 	mrs	r2, BASEPRI
   13324:	f04f 0328 	mov.w	r3, #40	; 0x28
   13328:	f383 8811 	msr	BASEPRI, r3
   1332c:	f3bf 8f6f 	isb	sy
   13330:	f3bf 8f4f 	dsb	sy
   13334:	61fa      	str	r2, [r7, #28]
   13336:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
   13338:	69fb      	ldr	r3, [r7, #28]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   1333a:	613b      	str	r3, [r7, #16]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
   1333c:	68bb      	ldr	r3, [r7, #8]
   1333e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13342:	73fb      	strb	r3, [r7, #15]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
   13344:	68bb      	ldr	r3, [r7, #8]
   13346:	f04f 0202 	mov.w	r2, #2
   1334a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
   1334e:	68bb      	ldr	r3, [r7, #8]
   13350:	6d5b      	ldr	r3, [r3, #84]	; 0x54
   13352:	f103 0201 	add.w	r2, r3, #1
   13356:	68bb      	ldr	r3, [r7, #8]
   13358:	655a      	str	r2, [r3, #84]	; 0x54

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
   1335a:	7bfb      	ldrb	r3, [r7, #15]
   1335c:	2b01      	cmp	r3, #1
   1335e:	d164      	bne.n	1342a <vTaskNotifyGiveFromISR+0x136>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
   13360:	68bb      	ldr	r3, [r7, #8]
   13362:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   13364:	2b00      	cmp	r3, #0
   13366:	d009      	beq.n	1337c <vTaskNotifyGiveFromISR+0x88>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   13368:	f04f 0328 	mov.w	r3, #40	; 0x28
   1336c:	f383 8811 	msr	BASEPRI, r3
   13370:	f3bf 8f6f 	isb	sy
   13374:	f3bf 8f4f 	dsb	sy
   13378:	623b      	str	r3, [r7, #32]
   1337a:	e7fe      	b.n	1337a <vTaskNotifyGiveFromISR+0x86>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   1337c:	f243 03f0 	movw	r3, #12528	; 0x30f0
   13380:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13384:	681b      	ldr	r3, [r3, #0]
   13386:	2b00      	cmp	r3, #0
   13388:	d12d      	bne.n	133e6 <vTaskNotifyGiveFromISR+0xf2>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
   1338a:	68bb      	ldr	r3, [r7, #8]
   1338c:	f103 0304 	add.w	r3, r3, #4
   13390:	4618      	mov	r0, r3
   13392:	f7fb ffd7 	bl	f344 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
   13396:	68bb      	ldr	r3, [r7, #8]
   13398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1339a:	f04f 0201 	mov.w	r2, #1
   1339e:	fa02 f203 	lsl.w	r2, r2, r3
   133a2:	f243 03d0 	movw	r3, #12496	; 0x30d0
   133a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133aa:	681b      	ldr	r3, [r3, #0]
   133ac:	ea42 0203 	orr.w	r2, r2, r3
   133b0:	f243 03d0 	movw	r3, #12496	; 0x30d0
   133b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133b8:	601a      	str	r2, [r3, #0]
   133ba:	68bb      	ldr	r3, [r7, #8]
   133bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   133be:	4613      	mov	r3, r2
   133c0:	ea4f 0383 	mov.w	r3, r3, lsl #2
   133c4:	4413      	add	r3, r2
   133c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
   133ca:	461a      	mov	r2, r3
   133cc:	f642 73f4 	movw	r3, #12276	; 0x2ff4
   133d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   133d4:	441a      	add	r2, r3
   133d6:	68bb      	ldr	r3, [r7, #8]
   133d8:	f103 0304 	add.w	r3, r3, #4
   133dc:	4610      	mov	r0, r2
   133de:	4619      	mov	r1, r3
   133e0:	f7fb ff52 	bl	f288 <vListInsertEnd>
   133e4:	e009      	b.n	133fa <vTaskNotifyGiveFromISR+0x106>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
   133e6:	68bb      	ldr	r3, [r7, #8]
   133e8:	f103 0318 	add.w	r3, r3, #24
   133ec:	f243 0088 	movw	r0, #12424	; 0x3088
   133f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
   133f4:	4619      	mov	r1, r3
   133f6:	f7fb ff47 	bl	f288 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
   133fa:	68bb      	ldr	r3, [r7, #8]
   133fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   133fe:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   13402:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13406:	681b      	ldr	r3, [r3, #0]
   13408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   1340a:	429a      	cmp	r2, r3
   1340c:	d90d      	bls.n	1342a <vTaskNotifyGiveFromISR+0x136>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
   1340e:	683b      	ldr	r3, [r7, #0]
   13410:	2b00      	cmp	r3, #0
   13412:	d003      	beq.n	1341c <vTaskNotifyGiveFromISR+0x128>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
   13414:	683b      	ldr	r3, [r7, #0]
   13416:	f04f 0201 	mov.w	r2, #1
   1341a:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
   1341c:	f243 03dc 	movw	r3, #12508	; 0x30dc
   13420:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13424:	f04f 0201 	mov.w	r2, #1
   13428:	601a      	str	r2, [r3, #0]
   1342a:	693b      	ldr	r3, [r7, #16]
   1342c:	627b      	str	r3, [r7, #36]	; 0x24
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1342e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13430:	f383 8811 	msr	BASEPRI, r3
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
   13434:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13438:	46bd      	mov	sp, r7
   1343a:	bd80      	pop	{r7, pc}

0001343c <xTaskNotifyStateClear>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyStateClear( TaskHandle_t xTask )
	{
   1343c:	b580      	push	{r7, lr}
   1343e:	b084      	sub	sp, #16
   13440:	af00      	add	r7, sp, #0
   13442:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;
	BaseType_t xReturn;

		/* If null is passed in here then it is the calling task that is having
		its notification state cleared. */
		pxTCB = prvGetTCBFromHandle( xTask );
   13444:	687b      	ldr	r3, [r7, #4]
   13446:	2b00      	cmp	r3, #0
   13448:	d105      	bne.n	13456 <xTaskNotifyStateClear+0x1a>
   1344a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1344e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13452:	681b      	ldr	r3, [r3, #0]
   13454:	e000      	b.n	13458 <xTaskNotifyStateClear+0x1c>
   13456:	687b      	ldr	r3, [r7, #4]
   13458:	60bb      	str	r3, [r7, #8]

		taskENTER_CRITICAL();
   1345a:	f000 ffb5 	bl	143c8 <vPortEnterCritical>
		{
			if( pxTCB->ucNotifyState == taskNOTIFICATION_RECEIVED )
   1345e:	68bb      	ldr	r3, [r7, #8]
   13460:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
   13464:	b2db      	uxtb	r3, r3
   13466:	2b02      	cmp	r3, #2
   13468:	d108      	bne.n	1347c <xTaskNotifyStateClear+0x40>
			{
				pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
   1346a:	68bb      	ldr	r3, [r7, #8]
   1346c:	f04f 0200 	mov.w	r2, #0
   13470:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
				xReturn = pdPASS;
   13474:	f04f 0301 	mov.w	r3, #1
   13478:	60fb      	str	r3, [r7, #12]
   1347a:	e002      	b.n	13482 <xTaskNotifyStateClear+0x46>
			}
			else
			{
				xReturn = pdFAIL;
   1347c:	f04f 0300 	mov.w	r3, #0
   13480:	60fb      	str	r3, [r7, #12]
			}
		}
		taskEXIT_CRITICAL();
   13482:	f000 ffd9 	bl	14438 <vPortExitCritical>

		return xReturn;
   13486:	68fb      	ldr	r3, [r7, #12]
	}
   13488:	4618      	mov	r0, r3
   1348a:	f107 0710 	add.w	r7, r7, #16
   1348e:	46bd      	mov	sp, r7
   13490:	bd80      	pop	{r7, pc}
   13492:	bf00      	nop

00013494 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
   13494:	b580      	push	{r7, lr}
   13496:	b084      	sub	sp, #16
   13498:	af00      	add	r7, sp, #0
   1349a:	6078      	str	r0, [r7, #4]
   1349c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
   1349e:	f243 03cc 	movw	r3, #12492	; 0x30cc
   134a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134a6:	681b      	ldr	r3, [r3, #0]
   134a8:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
   134aa:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   134ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134b2:	681b      	ldr	r3, [r3, #0]
   134b4:	f103 0304 	add.w	r3, r3, #4
   134b8:	4618      	mov	r0, r3
   134ba:	f7fb ff43 	bl	f344 <uxListRemove>
   134be:	4603      	mov	r3, r0
   134c0:	2b00      	cmp	r3, #0
   134c2:	d117      	bne.n	134f4 <prvAddCurrentTaskToDelayedList+0x60>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
   134c4:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   134c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134cc:	681b      	ldr	r3, [r3, #0]
   134ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   134d0:	f04f 0201 	mov.w	r2, #1
   134d4:	fa02 f303 	lsl.w	r3, r2, r3
   134d8:	ea6f 0203 	mvn.w	r2, r3
   134dc:	f243 03d0 	movw	r3, #12496	; 0x30d0
   134e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134e4:	681b      	ldr	r3, [r3, #0]
   134e6:	ea02 0203 	and.w	r2, r2, r3
   134ea:	f243 03d0 	movw	r3, #12496	; 0x30d0
   134ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   134f2:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   134f4:	687b      	ldr	r3, [r7, #4]
   134f6:	f1b3 3fff 	cmp.w	r3, #4294967295
   134fa:	d111      	bne.n	13520 <prvAddCurrentTaskToDelayedList+0x8c>
   134fc:	683b      	ldr	r3, [r7, #0]
   134fe:	2b00      	cmp	r3, #0
   13500:	d00e      	beq.n	13520 <prvAddCurrentTaskToDelayedList+0x8c>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13502:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   13506:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1350a:	681b      	ldr	r3, [r3, #0]
   1350c:	f103 0304 	add.w	r3, r3, #4
   13510:	f243 00b4 	movw	r0, #12468	; 0x30b4
   13514:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13518:	4619      	mov	r1, r3
   1351a:	f7fb feb5 	bl	f288 <vListInsertEnd>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
   1351e:	e03d      	b.n	1359c <prvAddCurrentTaskToDelayedList+0x108>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
   13520:	68fa      	ldr	r2, [r7, #12]
   13522:	687b      	ldr	r3, [r7, #4]
   13524:	4413      	add	r3, r2
   13526:	60bb      	str	r3, [r7, #8]

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
   13528:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1352c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13530:	681b      	ldr	r3, [r3, #0]
   13532:	68ba      	ldr	r2, [r7, #8]
   13534:	605a      	str	r2, [r3, #4]

			if( xTimeToWake < xConstTickCount )
   13536:	68ba      	ldr	r2, [r7, #8]
   13538:	68fb      	ldr	r3, [r7, #12]
   1353a:	429a      	cmp	r2, r3
   1353c:	d210      	bcs.n	13560 <prvAddCurrentTaskToDelayedList+0xcc>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   1353e:	f243 0384 	movw	r3, #12420	; 0x3084
   13542:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13546:	681a      	ldr	r2, [r3, #0]
   13548:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1354c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13550:	681b      	ldr	r3, [r3, #0]
   13552:	f103 0304 	add.w	r3, r3, #4
   13556:	4610      	mov	r0, r2
   13558:	4619      	mov	r1, r3
   1355a:	f7fb feb9 	bl	f2d0 <vListInsert>
   1355e:	e01d      	b.n	1359c <prvAddCurrentTaskToDelayedList+0x108>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
   13560:	f243 0380 	movw	r3, #12416	; 0x3080
   13564:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13568:	681a      	ldr	r2, [r3, #0]
   1356a:	f642 73f0 	movw	r3, #12272	; 0x2ff0
   1356e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13572:	681b      	ldr	r3, [r3, #0]
   13574:	f103 0304 	add.w	r3, r3, #4
   13578:	4610      	mov	r0, r2
   1357a:	4619      	mov	r1, r3
   1357c:	f7fb fea8 	bl	f2d0 <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
   13580:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13584:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13588:	681b      	ldr	r3, [r3, #0]
   1358a:	68ba      	ldr	r2, [r7, #8]
   1358c:	429a      	cmp	r2, r3
   1358e:	d205      	bcs.n	1359c <prvAddCurrentTaskToDelayedList+0x108>
				{
					xNextTaskUnblockTime = xTimeToWake;
   13590:	f243 03e8 	movw	r3, #12520	; 0x30e8
   13594:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13598:	68ba      	ldr	r2, [r7, #8]
   1359a:	601a      	str	r2, [r3, #0]

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   1359c:	f107 0710 	add.w	r7, r7, #16
   135a0:	46bd      	mov	sp, r7
   135a2:	bd80      	pop	{r7, pc}

000135a4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   135a4:	b580      	push	{r7, lr}
   135a6:	b084      	sub	sp, #16
   135a8:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
   135aa:	f04f 0300 	mov.w	r3, #0
   135ae:	603b      	str	r3, [r7, #0]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   135b0:	f000 fbce 	bl	13d50 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
   135b4:	f243 132c 	movw	r3, #12588	; 0x312c
   135b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135bc:	681b      	ldr	r3, [r3, #0]
   135be:	2b00      	cmp	r3, #0
   135c0:	d017      	beq.n	135f2 <xTimerCreateTimerTask+0x4e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
   135c2:	f04f 0302 	mov.w	r3, #2
   135c6:	9300      	str	r3, [sp, #0]
   135c8:	f243 1330 	movw	r3, #12592	; 0x3130
   135cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   135d0:	9301      	str	r3, [sp, #4]
   135d2:	f643 1001 	movw	r0, #14593	; 0x3901
   135d6:	f2c0 0001 	movt	r0, #1
   135da:	f24e 4120 	movw	r1, #58400	; 0xe420
   135de:	f2c0 0102 	movt	r1, #2
   135e2:	f04f 02b4 	mov.w	r2, #180	; 0xb4
   135e6:	f04f 0300 	mov.w	r3, #0
   135ea:	f7fd f925 	bl	10838 <xTaskCreate>
   135ee:	4603      	mov	r3, r0
   135f0:	603b      	str	r3, [r7, #0]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   135f2:	683b      	ldr	r3, [r7, #0]
   135f4:	2b00      	cmp	r3, #0
   135f6:	d109      	bne.n	1360c <xTimerCreateTimerTask+0x68>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   135f8:	f04f 0328 	mov.w	r3, #40	; 0x28
   135fc:	f383 8811 	msr	BASEPRI, r3
   13600:	f3bf 8f6f 	isb	sy
   13604:	f3bf 8f4f 	dsb	sy
   13608:	607b      	str	r3, [r7, #4]
   1360a:	e7fe      	b.n	1360a <xTimerCreateTimerTask+0x66>
	return xReturn;
   1360c:	683b      	ldr	r3, [r7, #0]
}
   1360e:	4618      	mov	r0, r3
   13610:	f107 0708 	add.w	r7, r7, #8
   13614:	46bd      	mov	sp, r7
   13616:	bd80      	pop	{r7, pc}

00013618 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
   13618:	b580      	push	{r7, lr}
   1361a:	b088      	sub	sp, #32
   1361c:	af02      	add	r7, sp, #8
   1361e:	60f8      	str	r0, [r7, #12]
   13620:	60b9      	str	r1, [r7, #8]
   13622:	607a      	str	r2, [r7, #4]
   13624:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
   13626:	f04f 002c 	mov.w	r0, #44	; 0x2c
   1362a:	f000 fc4d 	bl	13ec8 <pvPortMalloc>
   1362e:	4603      	mov	r3, r0
   13630:	617b      	str	r3, [r7, #20]

		if( pxNewTimer != NULL )
   13632:	697b      	ldr	r3, [r7, #20]
   13634:	2b00      	cmp	r3, #0
   13636:	d009      	beq.n	1364c <xTimerCreate+0x34>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
   13638:	6a3b      	ldr	r3, [r7, #32]
   1363a:	9300      	str	r3, [sp, #0]
   1363c:	697b      	ldr	r3, [r7, #20]
   1363e:	9301      	str	r3, [sp, #4]
   13640:	68f8      	ldr	r0, [r7, #12]
   13642:	68b9      	ldr	r1, [r7, #8]
   13644:	687a      	ldr	r2, [r7, #4]
   13646:	683b      	ldr	r3, [r7, #0]
   13648:	f000 f806 	bl	13658 <prvInitialiseNewTimer>
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
   1364c:	697b      	ldr	r3, [r7, #20]
	}
   1364e:	4618      	mov	r0, r3
   13650:	f107 0718 	add.w	r7, r7, #24
   13654:	46bd      	mov	sp, r7
   13656:	bd80      	pop	{r7, pc}

00013658 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
   13658:	b580      	push	{r7, lr}
   1365a:	b086      	sub	sp, #24
   1365c:	af00      	add	r7, sp, #0
   1365e:	60f8      	str	r0, [r7, #12]
   13660:	60b9      	str	r1, [r7, #8]
   13662:	607a      	str	r2, [r7, #4]
   13664:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
   13666:	68bb      	ldr	r3, [r7, #8]
   13668:	2b00      	cmp	r3, #0
   1366a:	d109      	bne.n	13680 <prvInitialiseNewTimer+0x28>
   1366c:	f04f 0328 	mov.w	r3, #40	; 0x28
   13670:	f383 8811 	msr	BASEPRI, r3
   13674:	f3bf 8f6f 	isb	sy
   13678:	f3bf 8f4f 	dsb	sy
   1367c:	617b      	str	r3, [r7, #20]
   1367e:	e7fe      	b.n	1367e <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
   13680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13682:	2b00      	cmp	r3, #0
   13684:	d016      	beq.n	136b4 <prvInitialiseNewTimer+0x5c>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
   13686:	f000 fb63 	bl	13d50 <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
   1368a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1368c:	68fa      	ldr	r2, [r7, #12]
   1368e:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
   13690:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13692:	68ba      	ldr	r2, [r7, #8]
   13694:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
   13696:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   13698:	687a      	ldr	r2, [r7, #4]
   1369a:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
   1369c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   1369e:	683a      	ldr	r2, [r7, #0]
   136a0:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
   136a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   136a4:	6a3a      	ldr	r2, [r7, #32]
   136a6:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
   136a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   136aa:	f103 0304 	add.w	r3, r3, #4
   136ae:	4618      	mov	r0, r3
   136b0:	f7fb fddc 	bl	f26c <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
   136b4:	f107 0718 	add.w	r7, r7, #24
   136b8:	46bd      	mov	sp, r7
   136ba:	bd80      	pop	{r7, pc}

000136bc <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   136bc:	b580      	push	{r7, lr}
   136be:	b08a      	sub	sp, #40	; 0x28
   136c0:	af00      	add	r7, sp, #0
   136c2:	60f8      	str	r0, [r7, #12]
   136c4:	60b9      	str	r1, [r7, #8]
   136c6:	607a      	str	r2, [r7, #4]
   136c8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   136ca:	f04f 0300 	mov.w	r3, #0
   136ce:	623b      	str	r3, [r7, #32]
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
   136d0:	68fb      	ldr	r3, [r7, #12]
   136d2:	2b00      	cmp	r3, #0
   136d4:	d109      	bne.n	136ea <xTimerGenericCommand+0x2e>
   136d6:	f04f 0328 	mov.w	r3, #40	; 0x28
   136da:	f383 8811 	msr	BASEPRI, r3
   136de:	f3bf 8f6f 	isb	sy
   136e2:	f3bf 8f4f 	dsb	sy
   136e6:	627b      	str	r3, [r7, #36]	; 0x24
   136e8:	e7fe      	b.n	136e8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   136ea:	f243 132c 	movw	r3, #12588	; 0x312c
   136ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
   136f2:	681b      	ldr	r3, [r3, #0]
   136f4:	2b00      	cmp	r3, #0
   136f6:	d040      	beq.n	1377a <xTimerGenericCommand+0xbe>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   136f8:	68bb      	ldr	r3, [r7, #8]
   136fa:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   136fc:	687b      	ldr	r3, [r7, #4]
   136fe:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
   13700:	68fb      	ldr	r3, [r7, #12]
   13702:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   13704:	68bb      	ldr	r3, [r7, #8]
   13706:	2b05      	cmp	r3, #5
   13708:	dc27      	bgt.n	1375a <xTimerGenericCommand+0x9e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   1370a:	f7fe ff71 	bl	125f0 <xTaskGetSchedulerState>
   1370e:	4603      	mov	r3, r0
   13710:	2b02      	cmp	r3, #2
   13712:	d110      	bne.n	13736 <xTimerGenericCommand+0x7a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   13714:	f243 132c 	movw	r3, #12588	; 0x312c
   13718:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1371c:	681a      	ldr	r2, [r3, #0]
   1371e:	f107 0314 	add.w	r3, r7, #20
   13722:	4610      	mov	r0, r2
   13724:	4619      	mov	r1, r3
   13726:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   13728:	f04f 0300 	mov.w	r3, #0
   1372c:	f7fb ffc0 	bl	f6b0 <xQueueGenericSend>
   13730:	4603      	mov	r3, r0
   13732:	623b      	str	r3, [r7, #32]
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   13734:	e021      	b.n	1377a <xTimerGenericCommand+0xbe>
   13736:	f243 132c 	movw	r3, #12588	; 0x312c
   1373a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1373e:	681a      	ldr	r2, [r3, #0]
   13740:	f107 0314 	add.w	r3, r7, #20
   13744:	4610      	mov	r0, r2
   13746:	4619      	mov	r1, r3
   13748:	f04f 0200 	mov.w	r2, #0
   1374c:	f04f 0300 	mov.w	r3, #0
   13750:	f7fb ffae 	bl	f6b0 <xQueueGenericSend>
   13754:	4603      	mov	r3, r0
   13756:	623b      	str	r3, [r7, #32]
   13758:	e00f      	b.n	1377a <xTimerGenericCommand+0xbe>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   1375a:	f243 132c 	movw	r3, #12588	; 0x312c
   1375e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13762:	681a      	ldr	r2, [r3, #0]
   13764:	f107 0314 	add.w	r3, r7, #20
   13768:	4610      	mov	r0, r2
   1376a:	4619      	mov	r1, r3
   1376c:	683a      	ldr	r2, [r7, #0]
   1376e:	f04f 0300 	mov.w	r3, #0
   13772:	f7fc f8b5 	bl	f8e0 <xQueueGenericSendFromISR>
   13776:	4603      	mov	r3, r0
   13778:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   1377a:	6a3b      	ldr	r3, [r7, #32]
}
   1377c:	4618      	mov	r0, r3
   1377e:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13782:	46bd      	mov	sp, r7
   13784:	bd80      	pop	{r7, pc}
   13786:	bf00      	nop

00013788 <xTimerGetTimerDaemonTaskHandle>:
/*-----------------------------------------------------------*/

TaskHandle_t xTimerGetTimerDaemonTaskHandle( void )
{
   13788:	b480      	push	{r7}
   1378a:	b083      	sub	sp, #12
   1378c:	af00      	add	r7, sp, #0
	/* If xTimerGetTimerDaemonTaskHandle() is called before the scheduler has been
	started, then xTimerTaskHandle will be NULL. */
	configASSERT( ( xTimerTaskHandle != NULL ) );
   1378e:	f243 1330 	movw	r3, #12592	; 0x3130
   13792:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13796:	681b      	ldr	r3, [r3, #0]
   13798:	2b00      	cmp	r3, #0
   1379a:	d109      	bne.n	137b0 <xTimerGetTimerDaemonTaskHandle+0x28>
   1379c:	f04f 0328 	mov.w	r3, #40	; 0x28
   137a0:	f383 8811 	msr	BASEPRI, r3
   137a4:	f3bf 8f6f 	isb	sy
   137a8:	f3bf 8f4f 	dsb	sy
   137ac:	607b      	str	r3, [r7, #4]
   137ae:	e7fe      	b.n	137ae <xTimerGetTimerDaemonTaskHandle+0x26>
	return xTimerTaskHandle;
   137b0:	f243 1330 	movw	r3, #12592	; 0x3130
   137b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   137b8:	681b      	ldr	r3, [r3, #0]
}
   137ba:	4618      	mov	r0, r3
   137bc:	f107 070c 	add.w	r7, r7, #12
   137c0:	46bd      	mov	sp, r7
   137c2:	bc80      	pop	{r7}
   137c4:	4770      	bx	lr
   137c6:	bf00      	nop

000137c8 <xTimerGetPeriod>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetPeriod( TimerHandle_t xTimer )
{
   137c8:	b480      	push	{r7}
   137ca:	b085      	sub	sp, #20
   137cc:	af00      	add	r7, sp, #0
   137ce:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   137d0:	687b      	ldr	r3, [r7, #4]
   137d2:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   137d4:	687b      	ldr	r3, [r7, #4]
   137d6:	2b00      	cmp	r3, #0
   137d8:	d109      	bne.n	137ee <xTimerGetPeriod+0x26>
   137da:	f04f 0328 	mov.w	r3, #40	; 0x28
   137de:	f383 8811 	msr	BASEPRI, r3
   137e2:	f3bf 8f6f 	isb	sy
   137e6:	f3bf 8f4f 	dsb	sy
   137ea:	60fb      	str	r3, [r7, #12]
   137ec:	e7fe      	b.n	137ec <xTimerGetPeriod+0x24>
	return pxTimer->xTimerPeriodInTicks;
   137ee:	68bb      	ldr	r3, [r7, #8]
   137f0:	699b      	ldr	r3, [r3, #24]
}
   137f2:	4618      	mov	r0, r3
   137f4:	f107 0714 	add.w	r7, r7, #20
   137f8:	46bd      	mov	sp, r7
   137fa:	bc80      	pop	{r7}
   137fc:	4770      	bx	lr
   137fe:	bf00      	nop

00013800 <xTimerGetExpiryTime>:
/*-----------------------------------------------------------*/

TickType_t xTimerGetExpiryTime( TimerHandle_t xTimer )
{
   13800:	b480      	push	{r7}
   13802:	b087      	sub	sp, #28
   13804:	af00      	add	r7, sp, #0
   13806:	6078      	str	r0, [r7, #4]
Timer_t * pxTimer =  xTimer;
   13808:	687b      	ldr	r3, [r7, #4]
   1380a:	60fb      	str	r3, [r7, #12]
TickType_t xReturn;

	configASSERT( xTimer );
   1380c:	687b      	ldr	r3, [r7, #4]
   1380e:	2b00      	cmp	r3, #0
   13810:	d109      	bne.n	13826 <xTimerGetExpiryTime+0x26>
   13812:	f04f 0328 	mov.w	r3, #40	; 0x28
   13816:	f383 8811 	msr	BASEPRI, r3
   1381a:	f3bf 8f6f 	isb	sy
   1381e:	f3bf 8f4f 	dsb	sy
   13822:	617b      	str	r3, [r7, #20]
   13824:	e7fe      	b.n	13824 <xTimerGetExpiryTime+0x24>
	xReturn = listGET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ) );
   13826:	68fb      	ldr	r3, [r7, #12]
   13828:	685b      	ldr	r3, [r3, #4]
   1382a:	613b      	str	r3, [r7, #16]
	return xReturn;
   1382c:	693b      	ldr	r3, [r7, #16]
}
   1382e:	4618      	mov	r0, r3
   13830:	f107 071c 	add.w	r7, r7, #28
   13834:	46bd      	mov	sp, r7
   13836:	bc80      	pop	{r7}
   13838:	4770      	bx	lr
   1383a:	bf00      	nop

0001383c <pcTimerGetName>:
/*-----------------------------------------------------------*/

const char * pcTimerGetName( TimerHandle_t xTimer ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   1383c:	b480      	push	{r7}
   1383e:	b085      	sub	sp, #20
   13840:	af00      	add	r7, sp, #0
   13842:	6078      	str	r0, [r7, #4]
Timer_t *pxTimer = xTimer;
   13844:	687b      	ldr	r3, [r7, #4]
   13846:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13848:	687b      	ldr	r3, [r7, #4]
   1384a:	2b00      	cmp	r3, #0
   1384c:	d109      	bne.n	13862 <pcTimerGetName+0x26>
   1384e:	f04f 0328 	mov.w	r3, #40	; 0x28
   13852:	f383 8811 	msr	BASEPRI, r3
   13856:	f3bf 8f6f 	isb	sy
   1385a:	f3bf 8f4f 	dsb	sy
   1385e:	60fb      	str	r3, [r7, #12]
   13860:	e7fe      	b.n	13860 <pcTimerGetName+0x24>
	return pxTimer->pcTimerName;
   13862:	68bb      	ldr	r3, [r7, #8]
   13864:	681b      	ldr	r3, [r3, #0]
}
   13866:	4618      	mov	r0, r3
   13868:	f107 0714 	add.w	r7, r7, #20
   1386c:	46bd      	mov	sp, r7
   1386e:	bc80      	pop	{r7}
   13870:	4770      	bx	lr
   13872:	bf00      	nop

00013874 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   13874:	b580      	push	{r7, lr}
   13876:	b088      	sub	sp, #32
   13878:	af02      	add	r7, sp, #8
   1387a:	6078      	str	r0, [r7, #4]
   1387c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   1387e:	f243 1324 	movw	r3, #12580	; 0x3124
   13882:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13886:	681b      	ldr	r3, [r3, #0]
   13888:	68db      	ldr	r3, [r3, #12]
   1388a:	68db      	ldr	r3, [r3, #12]
   1388c:	613b      	str	r3, [r7, #16]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   1388e:	693b      	ldr	r3, [r7, #16]
   13890:	f103 0304 	add.w	r3, r3, #4
   13894:	4618      	mov	r0, r3
   13896:	f7fb fd55 	bl	f344 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   1389a:	693b      	ldr	r3, [r7, #16]
   1389c:	69db      	ldr	r3, [r3, #28]
   1389e:	2b01      	cmp	r3, #1
   138a0:	d126      	bne.n	138f0 <prvProcessExpiredTimer+0x7c>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
   138a2:	693b      	ldr	r3, [r7, #16]
   138a4:	699a      	ldr	r2, [r3, #24]
   138a6:	687b      	ldr	r3, [r7, #4]
   138a8:	4413      	add	r3, r2
   138aa:	6938      	ldr	r0, [r7, #16]
   138ac:	4619      	mov	r1, r3
   138ae:	683a      	ldr	r2, [r7, #0]
   138b0:	687b      	ldr	r3, [r7, #4]
   138b2:	f000 f8e3 	bl	13a7c <prvInsertTimerInActiveList>
   138b6:	4603      	mov	r3, r0
   138b8:	2b00      	cmp	r3, #0
   138ba:	d019      	beq.n	138f0 <prvProcessExpiredTimer+0x7c>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   138bc:	f04f 0300 	mov.w	r3, #0
   138c0:	9300      	str	r3, [sp, #0]
   138c2:	6938      	ldr	r0, [r7, #16]
   138c4:	f04f 0100 	mov.w	r1, #0
   138c8:	687a      	ldr	r2, [r7, #4]
   138ca:	f04f 0300 	mov.w	r3, #0
   138ce:	f7ff fef5 	bl	136bc <xTimerGenericCommand>
   138d2:	4603      	mov	r3, r0
   138d4:	60fb      	str	r3, [r7, #12]
			configASSERT( xResult );
   138d6:	68fb      	ldr	r3, [r7, #12]
   138d8:	2b00      	cmp	r3, #0
   138da:	d109      	bne.n	138f0 <prvProcessExpiredTimer+0x7c>
   138dc:	f04f 0328 	mov.w	r3, #40	; 0x28
   138e0:	f383 8811 	msr	BASEPRI, r3
   138e4:	f3bf 8f6f 	isb	sy
   138e8:	f3bf 8f4f 	dsb	sy
   138ec:	617b      	str	r3, [r7, #20]
   138ee:	e7fe      	b.n	138ee <prvProcessExpiredTimer+0x7a>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   138f0:	693b      	ldr	r3, [r7, #16]
   138f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   138f4:	6938      	ldr	r0, [r7, #16]
   138f6:	4798      	blx	r3
}
   138f8:	f107 0718 	add.w	r7, r7, #24
   138fc:	46bd      	mov	sp, r7
   138fe:	bd80      	pop	{r7, pc}

00013900 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   13900:	b580      	push	{r7, lr}
   13902:	b084      	sub	sp, #16
   13904:	af00      	add	r7, sp, #0
   13906:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   13908:	f107 0308 	add.w	r3, r7, #8
   1390c:	4618      	mov	r0, r3
   1390e:	f000 f863 	bl	139d8 <prvGetNextExpireTime>
   13912:	4603      	mov	r3, r0
   13914:	60fb      	str	r3, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   13916:	68bb      	ldr	r3, [r7, #8]
   13918:	68f8      	ldr	r0, [r7, #12]
   1391a:	4619      	mov	r1, r3
   1391c:	f000 f804 	bl	13928 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   13920:	f000 f8f8 	bl	13b14 <prvProcessReceivedCommands>
	}
   13924:	e7f0      	b.n	13908 <prvTimerTask+0x8>
   13926:	bf00      	nop

00013928 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
   13928:	b580      	push	{r7, lr}
   1392a:	b084      	sub	sp, #16
   1392c:	af00      	add	r7, sp, #0
   1392e:	6078      	str	r0, [r7, #4]
   13930:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   13932:	f7fd fe65 	bl	11600 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13936:	f107 0308 	add.w	r3, r7, #8
   1393a:	4618      	mov	r0, r3
   1393c:	f000 f876 	bl	13a2c <prvSampleTimeNow>
   13940:	4603      	mov	r3, r0
   13942:	60fb      	str	r3, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   13944:	68bb      	ldr	r3, [r7, #8]
   13946:	2b00      	cmp	r3, #0
   13948:	d13e      	bne.n	139c8 <prvProcessTimerOrBlockTask+0xa0>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   1394a:	683b      	ldr	r3, [r7, #0]
   1394c:	2b00      	cmp	r3, #0
   1394e:	d10b      	bne.n	13968 <prvProcessTimerOrBlockTask+0x40>
   13950:	687a      	ldr	r2, [r7, #4]
   13952:	68fb      	ldr	r3, [r7, #12]
   13954:	429a      	cmp	r2, r3
   13956:	d807      	bhi.n	13968 <prvProcessTimerOrBlockTask+0x40>
			{
				( void ) xTaskResumeAll();
   13958:	f7fd fe64 	bl	11624 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   1395c:	6878      	ldr	r0, [r7, #4]
   1395e:	68f9      	ldr	r1, [r7, #12]
   13960:	f7ff ff88 	bl	13874 <prvProcessExpiredTimer>
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
		if( xTimerListsWereSwitched == pdFALSE )
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   13964:	bf00      	nop
   13966:	e033      	b.n	139d0 <prvProcessTimerOrBlockTask+0xa8>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				if( xListWasEmpty != pdFALSE )
   13968:	683b      	ldr	r3, [r7, #0]
   1396a:	2b00      	cmp	r3, #0
   1396c:	d00d      	beq.n	1398a <prvProcessTimerOrBlockTask+0x62>
				{
					/* The current timer list is empty - is the overflow list
					also empty? */
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
   1396e:	f243 1328 	movw	r3, #12584	; 0x3128
   13972:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13976:	681b      	ldr	r3, [r3, #0]
   13978:	681b      	ldr	r3, [r3, #0]
   1397a:	2b00      	cmp	r3, #0
   1397c:	d102      	bne.n	13984 <prvProcessTimerOrBlockTask+0x5c>
   1397e:	f04f 0301 	mov.w	r3, #1
   13982:	e001      	b.n	13988 <prvProcessTimerOrBlockTask+0x60>
   13984:	f04f 0300 	mov.w	r3, #0
   13988:	603b      	str	r3, [r7, #0]
				}

				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
   1398a:	f243 132c 	movw	r3, #12588	; 0x312c
   1398e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13992:	681a      	ldr	r2, [r3, #0]
   13994:	6879      	ldr	r1, [r7, #4]
   13996:	68fb      	ldr	r3, [r7, #12]
   13998:	ebc3 0301 	rsb	r3, r3, r1
   1399c:	4610      	mov	r0, r2
   1399e:	4619      	mov	r1, r3
   139a0:	683a      	ldr	r2, [r7, #0]
   139a2:	f7fc ff0f 	bl	107c4 <vQueueWaitForMessageRestricted>

				if( xTaskResumeAll() == pdFALSE )
   139a6:	f7fd fe3d 	bl	11624 <xTaskResumeAll>
   139aa:	4603      	mov	r3, r0
   139ac:	2b00      	cmp	r3, #0
   139ae:	d10e      	bne.n	139ce <prvProcessTimerOrBlockTask+0xa6>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   139b0:	f64e 5304 	movw	r3, #60676	; 0xed04
   139b4:	f2ce 0300 	movt	r3, #57344	; 0xe000
   139b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   139bc:	601a      	str	r2, [r3, #0]
   139be:	f3bf 8f4f 	dsb	sy
   139c2:	f3bf 8f6f 	isb	sy
   139c6:	e003      	b.n	139d0 <prvProcessTimerOrBlockTask+0xa8>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   139c8:	f7fd fe2c 	bl	11624 <xTaskResumeAll>
   139cc:	e000      	b.n	139d0 <prvProcessTimerOrBlockTask+0xa8>
				{
					/* Yield to wait for either a command to arrive, or the
					block time to expire.  If a command arrived between the
					critical section being exited and this yield then the yield
					will not cause the task to block. */
					portYIELD_WITHIN_API();
   139ce:	bf00      	nop
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
   139d0:	f107 0710 	add.w	r7, r7, #16
   139d4:	46bd      	mov	sp, r7
   139d6:	bd80      	pop	{r7, pc}

000139d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   139d8:	b480      	push	{r7}
   139da:	b085      	sub	sp, #20
   139dc:	af00      	add	r7, sp, #0
   139de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   139e0:	f243 1324 	movw	r3, #12580	; 0x3124
   139e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   139e8:	681b      	ldr	r3, [r3, #0]
   139ea:	681b      	ldr	r3, [r3, #0]
   139ec:	2b00      	cmp	r3, #0
   139ee:	d102      	bne.n	139f6 <prvGetNextExpireTime+0x1e>
   139f0:	f04f 0301 	mov.w	r3, #1
   139f4:	e001      	b.n	139fa <prvGetNextExpireTime+0x22>
   139f6:	f04f 0300 	mov.w	r3, #0
   139fa:	687a      	ldr	r2, [r7, #4]
   139fc:	6013      	str	r3, [r2, #0]
	if( *pxListWasEmpty == pdFALSE )
   139fe:	687b      	ldr	r3, [r7, #4]
   13a00:	681b      	ldr	r3, [r3, #0]
   13a02:	2b00      	cmp	r3, #0
   13a04:	d108      	bne.n	13a18 <prvGetNextExpireTime+0x40>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13a06:	f243 1324 	movw	r3, #12580	; 0x3124
   13a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a0e:	681b      	ldr	r3, [r3, #0]
   13a10:	68db      	ldr	r3, [r3, #12]
   13a12:	681b      	ldr	r3, [r3, #0]
   13a14:	60fb      	str	r3, [r7, #12]
   13a16:	e002      	b.n	13a1e <prvGetNextExpireTime+0x46>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   13a18:	f04f 0300 	mov.w	r3, #0
   13a1c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   13a1e:	68fb      	ldr	r3, [r7, #12]
}
   13a20:	4618      	mov	r0, r3
   13a22:	f107 0714 	add.w	r7, r7, #20
   13a26:	46bd      	mov	sp, r7
   13a28:	bc80      	pop	{r7}
   13a2a:	4770      	bx	lr

00013a2c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   13a2c:	b580      	push	{r7, lr}
   13a2e:	b084      	sub	sp, #16
   13a30:	af00      	add	r7, sp, #0
   13a32:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   13a34:	f7fd fec6 	bl	117c4 <xTaskGetTickCount>
   13a38:	4603      	mov	r3, r0
   13a3a:	60fb      	str	r3, [r7, #12]

	if( xTimeNow < xLastTime )
   13a3c:	f243 1334 	movw	r3, #12596	; 0x3134
   13a40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a44:	681b      	ldr	r3, [r3, #0]
   13a46:	68fa      	ldr	r2, [r7, #12]
   13a48:	429a      	cmp	r2, r3
   13a4a:	d206      	bcs.n	13a5a <prvSampleTimeNow+0x2e>
	{
		prvSwitchTimerLists();
   13a4c:	f000 f906 	bl	13c5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
   13a50:	687b      	ldr	r3, [r7, #4]
   13a52:	f04f 0201 	mov.w	r2, #1
   13a56:	601a      	str	r2, [r3, #0]
   13a58:	e003      	b.n	13a62 <prvSampleTimeNow+0x36>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   13a5a:	687b      	ldr	r3, [r7, #4]
   13a5c:	f04f 0200 	mov.w	r2, #0
   13a60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   13a62:	f243 1334 	movw	r3, #12596	; 0x3134
   13a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13a6a:	68fa      	ldr	r2, [r7, #12]
   13a6c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   13a6e:	68fb      	ldr	r3, [r7, #12]
}
   13a70:	4618      	mov	r0, r3
   13a72:	f107 0710 	add.w	r7, r7, #16
   13a76:	46bd      	mov	sp, r7
   13a78:	bd80      	pop	{r7, pc}
   13a7a:	bf00      	nop

00013a7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   13a7c:	b580      	push	{r7, lr}
   13a7e:	b086      	sub	sp, #24
   13a80:	af00      	add	r7, sp, #0
   13a82:	60f8      	str	r0, [r7, #12]
   13a84:	60b9      	str	r1, [r7, #8]
   13a86:	607a      	str	r2, [r7, #4]
   13a88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   13a8a:	f04f 0300 	mov.w	r3, #0
   13a8e:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   13a90:	68fb      	ldr	r3, [r7, #12]
   13a92:	68ba      	ldr	r2, [r7, #8]
   13a94:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13a96:	68fb      	ldr	r3, [r7, #12]
   13a98:	68fa      	ldr	r2, [r7, #12]
   13a9a:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   13a9c:	68ba      	ldr	r2, [r7, #8]
   13a9e:	687b      	ldr	r3, [r7, #4]
   13aa0:	429a      	cmp	r2, r3
   13aa2:	d818      	bhi.n	13ad6 <prvInsertTimerInActiveList+0x5a>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   13aa4:	687a      	ldr	r2, [r7, #4]
   13aa6:	683b      	ldr	r3, [r7, #0]
   13aa8:	ebc3 0202 	rsb	r2, r3, r2
   13aac:	68fb      	ldr	r3, [r7, #12]
   13aae:	699b      	ldr	r3, [r3, #24]
   13ab0:	429a      	cmp	r2, r3
   13ab2:	d303      	bcc.n	13abc <prvInsertTimerInActiveList+0x40>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   13ab4:	f04f 0301 	mov.w	r3, #1
   13ab8:	617b      	str	r3, [r7, #20]
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   13aba:	e024      	b.n	13b06 <prvInsertTimerInActiveList+0x8a>
   13abc:	f243 1328 	movw	r3, #12584	; 0x3128
   13ac0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ac4:	681a      	ldr	r2, [r3, #0]
   13ac6:	68fb      	ldr	r3, [r7, #12]
   13ac8:	f103 0304 	add.w	r3, r3, #4
   13acc:	4610      	mov	r0, r2
   13ace:	4619      	mov	r1, r3
   13ad0:	f7fb fbfe 	bl	f2d0 <vListInsert>
   13ad4:	e017      	b.n	13b06 <prvInsertTimerInActiveList+0x8a>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13ad6:	687a      	ldr	r2, [r7, #4]
   13ad8:	683b      	ldr	r3, [r7, #0]
   13ada:	429a      	cmp	r2, r3
   13adc:	d207      	bcs.n	13aee <prvInsertTimerInActiveList+0x72>
   13ade:	68ba      	ldr	r2, [r7, #8]
   13ae0:	683b      	ldr	r3, [r7, #0]
   13ae2:	429a      	cmp	r2, r3
   13ae4:	d303      	bcc.n	13aee <prvInsertTimerInActiveList+0x72>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   13ae6:	f04f 0301 	mov.w	r3, #1
   13aea:	617b      	str	r3, [r7, #20]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   13aec:	e00b      	b.n	13b06 <prvInsertTimerInActiveList+0x8a>
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13aee:	f243 1324 	movw	r3, #12580	; 0x3124
   13af2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13af6:	681a      	ldr	r2, [r3, #0]
   13af8:	68fb      	ldr	r3, [r7, #12]
   13afa:	f103 0304 	add.w	r3, r3, #4
   13afe:	4610      	mov	r0, r2
   13b00:	4619      	mov	r1, r3
   13b02:	f7fb fbe5 	bl	f2d0 <vListInsert>
		}
	}

	return xProcessTimerNow;
   13b06:	697b      	ldr	r3, [r7, #20]
}
   13b08:	4618      	mov	r0, r3
   13b0a:	f107 0718 	add.w	r7, r7, #24
   13b0e:	46bd      	mov	sp, r7
   13b10:	bd80      	pop	{r7, pc}
   13b12:	bf00      	nop

00013b14 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   13b14:	b580      	push	{r7, lr}
   13b16:	b08c      	sub	sp, #48	; 0x30
   13b18:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13b1a:	e089      	b.n	13c30 <prvProcessReceivedCommands+0x11c>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   13b1c:	68bb      	ldr	r3, [r7, #8]
   13b1e:	2b00      	cmp	r3, #0
   13b20:	f2c0 8086 	blt.w	13c30 <prvProcessReceivedCommands+0x11c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   13b24:	693b      	ldr	r3, [r7, #16]
   13b26:	617b      	str	r3, [r7, #20]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
   13b28:	697b      	ldr	r3, [r7, #20]
   13b2a:	695b      	ldr	r3, [r3, #20]
   13b2c:	2b00      	cmp	r3, #0
   13b2e:	d005      	beq.n	13b3c <prvProcessReceivedCommands+0x28>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13b30:	697b      	ldr	r3, [r7, #20]
   13b32:	f103 0304 	add.w	r3, r3, #4
   13b36:	4618      	mov	r0, r3
   13b38:	f7fb fc04 	bl	f344 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   13b3c:	f107 0304 	add.w	r3, r7, #4
   13b40:	4618      	mov	r0, r3
   13b42:	f7ff ff73 	bl	13a2c <prvSampleTimeNow>
   13b46:	4603      	mov	r3, r0
   13b48:	61fb      	str	r3, [r7, #28]

			switch( xMessage.xMessageID )
   13b4a:	68bb      	ldr	r3, [r7, #8]
   13b4c:	2b09      	cmp	r3, #9
   13b4e:	d86f      	bhi.n	13c30 <prvProcessReceivedCommands+0x11c>
   13b50:	a201      	add	r2, pc, #4	; (adr r2, 13b58 <prvProcessReceivedCommands+0x44>)
   13b52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   13b56:	bf00      	nop
   13b58:	00013b81 	.word	0x00013b81
   13b5c:	00013b81 	.word	0x00013b81
   13b60:	00013b81 	.word	0x00013b81
   13b64:	00013c31 	.word	0x00013c31
   13b68:	00013be7 	.word	0x00013be7
   13b6c:	00013c1f 	.word	0x00013c1f
   13b70:	00013b81 	.word	0x00013b81
   13b74:	00013b81 	.word	0x00013b81
   13b78:	00013c31 	.word	0x00013c31
   13b7c:	00013be7 	.word	0x00013be7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
   13b80:	68fa      	ldr	r2, [r7, #12]
   13b82:	697b      	ldr	r3, [r7, #20]
   13b84:	699b      	ldr	r3, [r3, #24]
   13b86:	441a      	add	r2, r3
   13b88:	68fb      	ldr	r3, [r7, #12]
   13b8a:	6978      	ldr	r0, [r7, #20]
   13b8c:	4611      	mov	r1, r2
   13b8e:	69fa      	ldr	r2, [r7, #28]
   13b90:	f7ff ff74 	bl	13a7c <prvInsertTimerInActiveList>
   13b94:	4603      	mov	r3, r0
   13b96:	2b00      	cmp	r3, #0
   13b98:	d045      	beq.n	13c26 <prvProcessReceivedCommands+0x112>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13b9a:	697b      	ldr	r3, [r7, #20]
   13b9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13b9e:	6978      	ldr	r0, [r7, #20]
   13ba0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13ba2:	697b      	ldr	r3, [r7, #20]
   13ba4:	69db      	ldr	r3, [r3, #28]
   13ba6:	2b01      	cmp	r3, #1
   13ba8:	d13f      	bne.n	13c2a <prvProcessReceivedCommands+0x116>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   13baa:	68fa      	ldr	r2, [r7, #12]
   13bac:	697b      	ldr	r3, [r7, #20]
   13bae:	699b      	ldr	r3, [r3, #24]
   13bb0:	4413      	add	r3, r2
   13bb2:	f04f 0200 	mov.w	r2, #0
   13bb6:	9200      	str	r2, [sp, #0]
   13bb8:	6978      	ldr	r0, [r7, #20]
   13bba:	f04f 0100 	mov.w	r1, #0
   13bbe:	461a      	mov	r2, r3
   13bc0:	f04f 0300 	mov.w	r3, #0
   13bc4:	f7ff fd7a 	bl	136bc <xTimerGenericCommand>
   13bc8:	4603      	mov	r3, r0
   13bca:	61bb      	str	r3, [r7, #24]
							configASSERT( xResult );
   13bcc:	69bb      	ldr	r3, [r7, #24]
   13bce:	2b00      	cmp	r3, #0
   13bd0:	d12d      	bne.n	13c2e <prvProcessReceivedCommands+0x11a>
   13bd2:	f04f 0328 	mov.w	r3, #40	; 0x28
   13bd6:	f383 8811 	msr	BASEPRI, r3
   13bda:	f3bf 8f6f 	isb	sy
   13bde:	f3bf 8f4f 	dsb	sy
   13be2:	623b      	str	r3, [r7, #32]
   13be4:	e7fe      	b.n	13be4 <prvProcessReceivedCommands+0xd0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   13be6:	68fa      	ldr	r2, [r7, #12]
   13be8:	697b      	ldr	r3, [r7, #20]
   13bea:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   13bec:	697b      	ldr	r3, [r7, #20]
   13bee:	699b      	ldr	r3, [r3, #24]
   13bf0:	2b00      	cmp	r3, #0
   13bf2:	d109      	bne.n	13c08 <prvProcessReceivedCommands+0xf4>
   13bf4:	f04f 0328 	mov.w	r3, #40	; 0x28
   13bf8:	f383 8811 	msr	BASEPRI, r3
   13bfc:	f3bf 8f6f 	isb	sy
   13c00:	f3bf 8f4f 	dsb	sy
   13c04:	627b      	str	r3, [r7, #36]	; 0x24
   13c06:	e7fe      	b.n	13c06 <prvProcessReceivedCommands+0xf2>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   13c08:	697b      	ldr	r3, [r7, #20]
   13c0a:	699a      	ldr	r2, [r3, #24]
   13c0c:	69fb      	ldr	r3, [r7, #28]
   13c0e:	4413      	add	r3, r2
   13c10:	6978      	ldr	r0, [r7, #20]
   13c12:	4619      	mov	r1, r3
   13c14:	69fa      	ldr	r2, [r7, #28]
   13c16:	69fb      	ldr	r3, [r7, #28]
   13c18:	f7ff ff30 	bl	13a7c <prvInsertTimerInActiveList>
					break;
   13c1c:	e008      	b.n	13c30 <prvProcessReceivedCommands+0x11c>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
   13c1e:	6978      	ldr	r0, [r7, #20]
   13c20:	f000 fa08 	bl	14034 <vPortFree>
   13c24:	e004      	b.n	13c30 <prvProcessReceivedCommands+0x11c>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   13c26:	bf00      	nop
   13c28:	e002      	b.n	13c30 <prvProcessReceivedCommands+0x11c>
   13c2a:	bf00      	nop
   13c2c:	e000      	b.n	13c30 <prvProcessReceivedCommands+0x11c>
   13c2e:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   13c30:	f243 132c 	movw	r3, #12588	; 0x312c
   13c34:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c38:	681a      	ldr	r2, [r3, #0]
   13c3a:	f107 0308 	add.w	r3, r7, #8
   13c3e:	4610      	mov	r0, r2
   13c40:	4619      	mov	r1, r3
   13c42:	f04f 0200 	mov.w	r2, #0
   13c46:	f7fb ff83 	bl	fb50 <xQueueReceive>
   13c4a:	4603      	mov	r3, r0
   13c4c:	2b00      	cmp	r3, #0
   13c4e:	f47f af65 	bne.w	13b1c <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   13c52:	f107 0728 	add.w	r7, r7, #40	; 0x28
   13c56:	46bd      	mov	sp, r7
   13c58:	bd80      	pop	{r7, pc}
   13c5a:	bf00      	nop

00013c5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   13c5c:	b580      	push	{r7, lr}
   13c5e:	b088      	sub	sp, #32
   13c60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13c62:	e053      	b.n	13d0c <prvSwitchTimerLists+0xb0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   13c64:	f243 1324 	movw	r3, #12580	; 0x3124
   13c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c6c:	681b      	ldr	r3, [r3, #0]
   13c6e:	68db      	ldr	r3, [r3, #12]
   13c70:	681b      	ldr	r3, [r3, #0]
   13c72:	603b      	str	r3, [r7, #0]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
   13c74:	f243 1324 	movw	r3, #12580	; 0x3124
   13c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13c7c:	681b      	ldr	r3, [r3, #0]
   13c7e:	68db      	ldr	r3, [r3, #12]
   13c80:	68db      	ldr	r3, [r3, #12]
   13c82:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   13c84:	68fb      	ldr	r3, [r7, #12]
   13c86:	f103 0304 	add.w	r3, r3, #4
   13c8a:	4618      	mov	r0, r3
   13c8c:	f7fb fb5a 	bl	f344 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   13c90:	68fb      	ldr	r3, [r7, #12]
   13c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   13c94:	68f8      	ldr	r0, [r7, #12]
   13c96:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   13c98:	68fb      	ldr	r3, [r7, #12]
   13c9a:	69db      	ldr	r3, [r3, #28]
   13c9c:	2b01      	cmp	r3, #1
   13c9e:	d135      	bne.n	13d0c <prvSwitchTimerLists+0xb0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   13ca0:	68fb      	ldr	r3, [r7, #12]
   13ca2:	699a      	ldr	r2, [r3, #24]
   13ca4:	683b      	ldr	r3, [r7, #0]
   13ca6:	4413      	add	r3, r2
   13ca8:	607b      	str	r3, [r7, #4]
			if( xReloadTime > xNextExpireTime )
   13caa:	687a      	ldr	r2, [r7, #4]
   13cac:	683b      	ldr	r3, [r7, #0]
   13cae:	429a      	cmp	r2, r3
   13cb0:	d912      	bls.n	13cd8 <prvSwitchTimerLists+0x7c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   13cb2:	68fb      	ldr	r3, [r7, #12]
   13cb4:	687a      	ldr	r2, [r7, #4]
   13cb6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   13cb8:	68fb      	ldr	r3, [r7, #12]
   13cba:	68fa      	ldr	r2, [r7, #12]
   13cbc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   13cbe:	f243 1324 	movw	r3, #12580	; 0x3124
   13cc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13cc6:	681a      	ldr	r2, [r3, #0]
   13cc8:	68fb      	ldr	r3, [r7, #12]
   13cca:	f103 0304 	add.w	r3, r3, #4
   13cce:	4610      	mov	r0, r2
   13cd0:	4619      	mov	r1, r3
   13cd2:	f7fb fafd 	bl	f2d0 <vListInsert>
   13cd6:	e019      	b.n	13d0c <prvSwitchTimerLists+0xb0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   13cd8:	f04f 0300 	mov.w	r3, #0
   13cdc:	9300      	str	r3, [sp, #0]
   13cde:	68f8      	ldr	r0, [r7, #12]
   13ce0:	f04f 0100 	mov.w	r1, #0
   13ce4:	683a      	ldr	r2, [r7, #0]
   13ce6:	f04f 0300 	mov.w	r3, #0
   13cea:	f7ff fce7 	bl	136bc <xTimerGenericCommand>
   13cee:	4603      	mov	r3, r0
   13cf0:	613b      	str	r3, [r7, #16]
				configASSERT( xResult );
   13cf2:	693b      	ldr	r3, [r7, #16]
   13cf4:	2b00      	cmp	r3, #0
   13cf6:	d109      	bne.n	13d0c <prvSwitchTimerLists+0xb0>
   13cf8:	f04f 0328 	mov.w	r3, #40	; 0x28
   13cfc:	f383 8811 	msr	BASEPRI, r3
   13d00:	f3bf 8f6f 	isb	sy
   13d04:	f3bf 8f4f 	dsb	sy
   13d08:	617b      	str	r3, [r7, #20]
   13d0a:	e7fe      	b.n	13d0a <prvSwitchTimerLists+0xae>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   13d0c:	f243 1324 	movw	r3, #12580	; 0x3124
   13d10:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d14:	681b      	ldr	r3, [r3, #0]
   13d16:	681b      	ldr	r3, [r3, #0]
   13d18:	2b00      	cmp	r3, #0
   13d1a:	d1a3      	bne.n	13c64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   13d1c:	f243 1324 	movw	r3, #12580	; 0x3124
   13d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d24:	681b      	ldr	r3, [r3, #0]
   13d26:	60bb      	str	r3, [r7, #8]
	pxCurrentTimerList = pxOverflowTimerList;
   13d28:	f243 1328 	movw	r3, #12584	; 0x3128
   13d2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d30:	681a      	ldr	r2, [r3, #0]
   13d32:	f243 1324 	movw	r3, #12580	; 0x3124
   13d36:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d3a:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   13d3c:	f243 1328 	movw	r3, #12584	; 0x3128
   13d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d44:	68ba      	ldr	r2, [r7, #8]
   13d46:	601a      	str	r2, [r3, #0]
}
   13d48:	f107 0718 	add.w	r7, r7, #24
   13d4c:	46bd      	mov	sp, r7
   13d4e:	bd80      	pop	{r7, pc}

00013d50 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   13d50:	b580      	push	{r7, lr}
   13d52:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   13d54:	f000 fb38 	bl	143c8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
   13d58:	f243 132c 	movw	r3, #12588	; 0x312c
   13d5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d60:	681b      	ldr	r3, [r3, #0]
   13d62:	2b00      	cmp	r3, #0
   13d64:	d12b      	bne.n	13dbe <prvCheckForValidListAndQueue+0x6e>
		{
			vListInitialise( &xActiveTimerList1 );
   13d66:	f243 00fc 	movw	r0, #12540	; 0x30fc
   13d6a:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13d6e:	f7fb fa59 	bl	f224 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
   13d72:	f243 1010 	movw	r0, #12560	; 0x3110
   13d76:	f2c2 0000 	movt	r0, #8192	; 0x2000
   13d7a:	f7fb fa53 	bl	f224 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
   13d7e:	f243 1324 	movw	r3, #12580	; 0x3124
   13d82:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d86:	f243 02fc 	movw	r2, #12540	; 0x30fc
   13d8a:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13d8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   13d90:	f243 1328 	movw	r3, #12584	; 0x3128
   13d94:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13d98:	f243 1210 	movw	r2, #12560	; 0x3110
   13d9c:	f2c2 0200 	movt	r2, #8192	; 0x2000
   13da0:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   13da2:	f04f 000a 	mov.w	r0, #10
   13da6:	f04f 010c 	mov.w	r1, #12
   13daa:	f04f 0200 	mov.w	r2, #0
   13dae:	f7fb fb6b 	bl	f488 <xQueueGenericCreate>
   13db2:	4602      	mov	r2, r0
   13db4:	f243 132c 	movw	r3, #12588	; 0x312c
   13db8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13dbc:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   13dbe:	f000 fb3b 	bl	14438 <vPortExitCritical>
}
   13dc2:	bd80      	pop	{r7, pc}

00013dc4 <xTimerIsTimerActive>:
/*-----------------------------------------------------------*/

BaseType_t xTimerIsTimerActive( TimerHandle_t xTimer )
{
   13dc4:	b580      	push	{r7, lr}
   13dc6:	b086      	sub	sp, #24
   13dc8:	af00      	add	r7, sp, #0
   13dca:	6078      	str	r0, [r7, #4]
BaseType_t xTimerIsInActiveList;
Timer_t *pxTimer = xTimer;
   13dcc:	687b      	ldr	r3, [r7, #4]
   13dce:	613b      	str	r3, [r7, #16]

	configASSERT( xTimer );
   13dd0:	687b      	ldr	r3, [r7, #4]
   13dd2:	2b00      	cmp	r3, #0
   13dd4:	d109      	bne.n	13dea <xTimerIsTimerActive+0x26>
   13dd6:	f04f 0328 	mov.w	r3, #40	; 0x28
   13dda:	f383 8811 	msr	BASEPRI, r3
   13dde:	f3bf 8f6f 	isb	sy
   13de2:	f3bf 8f4f 	dsb	sy
   13de6:	617b      	str	r3, [r7, #20]
   13de8:	e7fe      	b.n	13de8 <xTimerIsTimerActive+0x24>

	/* Is the timer in the list of active timers? */
	taskENTER_CRITICAL();
   13dea:	f000 faed 	bl	143c8 <vPortEnterCritical>
	{
		/* Checking to see if it is in the NULL list in effect checks to see if
		it is referenced from either the current or the overflow timer lists in
		one go, but the logic has to be reversed, hence the '!'. */
		if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdTRUE )
   13dee:	693b      	ldr	r3, [r7, #16]
   13df0:	695b      	ldr	r3, [r3, #20]
   13df2:	2b00      	cmp	r3, #0
   13df4:	d103      	bne.n	13dfe <xTimerIsTimerActive+0x3a>
		{
			xTimerIsInActiveList = pdFALSE;
   13df6:	f04f 0300 	mov.w	r3, #0
   13dfa:	60fb      	str	r3, [r7, #12]
   13dfc:	e002      	b.n	13e04 <xTimerIsTimerActive+0x40>
		}
		else
		{
			xTimerIsInActiveList = pdTRUE;
   13dfe:	f04f 0301 	mov.w	r3, #1
   13e02:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   13e04:	f000 fb18 	bl	14438 <vPortExitCritical>

	return xTimerIsInActiveList;
   13e08:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Can't be pointer to const due to the typedef. */
   13e0a:	4618      	mov	r0, r3
   13e0c:	f107 0718 	add.w	r7, r7, #24
   13e10:	46bd      	mov	sp, r7
   13e12:	bd80      	pop	{r7, pc}

00013e14 <pvTimerGetTimerID>:
/*-----------------------------------------------------------*/

void *pvTimerGetTimerID( const TimerHandle_t xTimer )
{
   13e14:	b580      	push	{r7, lr}
   13e16:	b086      	sub	sp, #24
   13e18:	af00      	add	r7, sp, #0
   13e1a:	6078      	str	r0, [r7, #4]
Timer_t * const pxTimer = xTimer;
   13e1c:	687b      	ldr	r3, [r7, #4]
   13e1e:	60fb      	str	r3, [r7, #12]
void *pvReturn;

	configASSERT( xTimer );
   13e20:	687b      	ldr	r3, [r7, #4]
   13e22:	2b00      	cmp	r3, #0
   13e24:	d109      	bne.n	13e3a <pvTimerGetTimerID+0x26>
   13e26:	f04f 0328 	mov.w	r3, #40	; 0x28
   13e2a:	f383 8811 	msr	BASEPRI, r3
   13e2e:	f3bf 8f6f 	isb	sy
   13e32:	f3bf 8f4f 	dsb	sy
   13e36:	617b      	str	r3, [r7, #20]
   13e38:	e7fe      	b.n	13e38 <pvTimerGetTimerID+0x24>

	taskENTER_CRITICAL();
   13e3a:	f000 fac5 	bl	143c8 <vPortEnterCritical>
	{
		pvReturn = pxTimer->pvTimerID;
   13e3e:	68fb      	ldr	r3, [r7, #12]
   13e40:	6a1b      	ldr	r3, [r3, #32]
   13e42:	613b      	str	r3, [r7, #16]
	}
	taskEXIT_CRITICAL();
   13e44:	f000 faf8 	bl	14438 <vPortExitCritical>

	return pvReturn;
   13e48:	693b      	ldr	r3, [r7, #16]
}
   13e4a:	4618      	mov	r0, r3
   13e4c:	f107 0718 	add.w	r7, r7, #24
   13e50:	46bd      	mov	sp, r7
   13e52:	bd80      	pop	{r7, pc}

00013e54 <vTimerSetTimerID>:
/*-----------------------------------------------------------*/

void vTimerSetTimerID( TimerHandle_t xTimer, void *pvNewID )
{
   13e54:	b580      	push	{r7, lr}
   13e56:	b084      	sub	sp, #16
   13e58:	af00      	add	r7, sp, #0
   13e5a:	6078      	str	r0, [r7, #4]
   13e5c:	6039      	str	r1, [r7, #0]
Timer_t * const pxTimer = xTimer;
   13e5e:	687b      	ldr	r3, [r7, #4]
   13e60:	60bb      	str	r3, [r7, #8]

	configASSERT( xTimer );
   13e62:	687b      	ldr	r3, [r7, #4]
   13e64:	2b00      	cmp	r3, #0
   13e66:	d109      	bne.n	13e7c <vTimerSetTimerID+0x28>
   13e68:	f04f 0328 	mov.w	r3, #40	; 0x28
   13e6c:	f383 8811 	msr	BASEPRI, r3
   13e70:	f3bf 8f6f 	isb	sy
   13e74:	f3bf 8f4f 	dsb	sy
   13e78:	60fb      	str	r3, [r7, #12]
   13e7a:	e7fe      	b.n	13e7a <vTimerSetTimerID+0x26>

	taskENTER_CRITICAL();
   13e7c:	f000 faa4 	bl	143c8 <vPortEnterCritical>
	{
		pxTimer->pvTimerID = pvNewID;
   13e80:	68bb      	ldr	r3, [r7, #8]
   13e82:	683a      	ldr	r2, [r7, #0]
   13e84:	621a      	str	r2, [r3, #32]
	}
	taskEXIT_CRITICAL();
   13e86:	f000 fad7 	bl	14438 <vPortExitCritical>
}
   13e8a:	f107 0710 	add.w	r7, r7, #16
   13e8e:	46bd      	mov	sp, r7
   13e90:	bd80      	pop	{r7, pc}
   13e92:	bf00      	nop

00013e94 <uxTimerGetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	UBaseType_t uxTimerGetTimerNumber( TimerHandle_t xTimer )
	{
   13e94:	b480      	push	{r7}
   13e96:	b083      	sub	sp, #12
   13e98:	af00      	add	r7, sp, #0
   13e9a:	6078      	str	r0, [r7, #4]
		return ( ( Timer_t * ) xTimer )->uxTimerNumber;
   13e9c:	687b      	ldr	r3, [r7, #4]
   13e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	}
   13ea0:	4618      	mov	r0, r3
   13ea2:	f107 070c 	add.w	r7, r7, #12
   13ea6:	46bd      	mov	sp, r7
   13ea8:	bc80      	pop	{r7}
   13eaa:	4770      	bx	lr

00013eac <vTimerSetTimerNumber>:
/*-----------------------------------------------------------*/

#if ( configUSE_TRACE_FACILITY == 1 )

	void vTimerSetTimerNumber( TimerHandle_t xTimer, UBaseType_t uxTimerNumber )
	{
   13eac:	b480      	push	{r7}
   13eae:	b083      	sub	sp, #12
   13eb0:	af00      	add	r7, sp, #0
   13eb2:	6078      	str	r0, [r7, #4]
   13eb4:	6039      	str	r1, [r7, #0]
		( ( Timer_t * ) xTimer )->uxTimerNumber = uxTimerNumber;
   13eb6:	687b      	ldr	r3, [r7, #4]
   13eb8:	683a      	ldr	r2, [r7, #0]
   13eba:	629a      	str	r2, [r3, #40]	; 0x28
	}
   13ebc:	f107 070c 	add.w	r7, r7, #12
   13ec0:	46bd      	mov	sp, r7
   13ec2:	bc80      	pop	{r7}
   13ec4:	4770      	bx	lr
   13ec6:	bf00      	nop

00013ec8 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   13ec8:	b580      	push	{r7, lr}
   13eca:	b088      	sub	sp, #32
   13ecc:	af00      	add	r7, sp, #0
   13ece:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
   13ed0:	f04f 0300 	mov.w	r3, #0
   13ed4:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
   13ed6:	f7fd fb93 	bl	11600 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
   13eda:	f64a 1348 	movw	r3, #43336	; 0xa948
   13ede:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ee2:	681b      	ldr	r3, [r3, #0]
   13ee4:	2b00      	cmp	r3, #0
   13ee6:	d108      	bne.n	13efa <pvPortMalloc+0x32>
		{
			prvHeapInit();
   13ee8:	f000 f8fa 	bl	140e0 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
   13eec:	f64a 1348 	movw	r3, #43336	; 0xa948
   13ef0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13ef4:	f04f 0201 	mov.w	r2, #1
   13ef8:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
   13efa:	687b      	ldr	r3, [r7, #4]
   13efc:	2b00      	cmp	r3, #0
   13efe:	d012      	beq.n	13f26 <pvPortMalloc+0x5e>
		{
			xWantedSize += heapSTRUCT_SIZE;
   13f00:	f24e 4328 	movw	r3, #58408	; 0xe428
   13f04:	f2c0 0302 	movt	r3, #2
   13f08:	881b      	ldrh	r3, [r3, #0]
   13f0a:	687a      	ldr	r2, [r7, #4]
   13f0c:	4413      	add	r3, r2
   13f0e:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
   13f10:	687b      	ldr	r3, [r7, #4]
   13f12:	f003 0307 	and.w	r3, r3, #7
   13f16:	2b00      	cmp	r3, #0
   13f18:	d005      	beq.n	13f26 <pvPortMalloc+0x5e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   13f1a:	687b      	ldr	r3, [r7, #4]
   13f1c:	f023 0307 	bic.w	r3, r3, #7
   13f20:	f103 0308 	add.w	r3, r3, #8
   13f24:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
   13f26:	687b      	ldr	r3, [r7, #4]
   13f28:	2b00      	cmp	r3, #0
   13f2a:	d075      	beq.n	14018 <pvPortMalloc+0x150>
   13f2c:	687a      	ldr	r2, [r7, #4]
   13f2e:	f247 73f7 	movw	r3, #30711	; 0x77f7
   13f32:	429a      	cmp	r2, r3
   13f34:	d870      	bhi.n	14018 <pvPortMalloc+0x150>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
   13f36:	f64a 1338 	movw	r3, #43320	; 0xa938
   13f3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f3e:	60fb      	str	r3, [r7, #12]
			pxBlock = xStart.pxNextFreeBlock;
   13f40:	f64a 1338 	movw	r3, #43320	; 0xa938
   13f44:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f48:	681b      	ldr	r3, [r3, #0]
   13f4a:	60bb      	str	r3, [r7, #8]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13f4c:	e004      	b.n	13f58 <pvPortMalloc+0x90>
			{
				pxPreviousBlock = pxBlock;
   13f4e:	68bb      	ldr	r3, [r7, #8]
   13f50:	60fb      	str	r3, [r7, #12]
				pxBlock = pxBlock->pxNextFreeBlock;
   13f52:	68bb      	ldr	r3, [r7, #8]
   13f54:	681b      	ldr	r3, [r3, #0]
   13f56:	60bb      	str	r3, [r7, #8]
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   13f58:	68bb      	ldr	r3, [r7, #8]
   13f5a:	685a      	ldr	r2, [r3, #4]
   13f5c:	687b      	ldr	r3, [r7, #4]
   13f5e:	429a      	cmp	r2, r3
   13f60:	d203      	bcs.n	13f6a <pvPortMalloc+0xa2>
   13f62:	68bb      	ldr	r3, [r7, #8]
   13f64:	681b      	ldr	r3, [r3, #0]
   13f66:	2b00      	cmp	r3, #0
   13f68:	d1f1      	bne.n	13f4e <pvPortMalloc+0x86>
				pxPreviousBlock = pxBlock;
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
   13f6a:	68ba      	ldr	r2, [r7, #8]
   13f6c:	f64a 1340 	movw	r3, #43328	; 0xa940
   13f70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13f74:	429a      	cmp	r2, r3
   13f76:	d04f      	beq.n	14018 <pvPortMalloc+0x150>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
   13f78:	68fb      	ldr	r3, [r7, #12]
   13f7a:	681a      	ldr	r2, [r3, #0]
   13f7c:	f24e 4328 	movw	r3, #58408	; 0xe428
   13f80:	f2c0 0302 	movt	r3, #2
   13f84:	881b      	ldrh	r3, [r3, #0]
   13f86:	4413      	add	r3, r2
   13f88:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   13f8a:	68bb      	ldr	r3, [r7, #8]
   13f8c:	681a      	ldr	r2, [r3, #0]
   13f8e:	68fb      	ldr	r3, [r7, #12]
   13f90:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   13f92:	68bb      	ldr	r3, [r7, #8]
   13f94:	685a      	ldr	r2, [r3, #4]
   13f96:	687b      	ldr	r3, [r7, #4]
   13f98:	ebc3 0202 	rsb	r2, r3, r2
   13f9c:	f24e 4328 	movw	r3, #58408	; 0xe428
   13fa0:	f2c0 0302 	movt	r3, #2
   13fa4:	881b      	ldrh	r3, [r3, #0]
   13fa6:	ea4f 0343 	mov.w	r3, r3, lsl #1
   13faa:	429a      	cmp	r2, r3
   13fac:	d926      	bls.n	13ffc <pvPortMalloc+0x134>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   13fae:	68ba      	ldr	r2, [r7, #8]
   13fb0:	687b      	ldr	r3, [r7, #4]
   13fb2:	4413      	add	r3, r2
   13fb4:	613b      	str	r3, [r7, #16]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   13fb6:	68bb      	ldr	r3, [r7, #8]
   13fb8:	685a      	ldr	r2, [r3, #4]
   13fba:	687b      	ldr	r3, [r7, #4]
   13fbc:	ebc3 0202 	rsb	r2, r3, r2
   13fc0:	693b      	ldr	r3, [r7, #16]
   13fc2:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
   13fc4:	68bb      	ldr	r3, [r7, #8]
   13fc6:	687a      	ldr	r2, [r7, #4]
   13fc8:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   13fca:	693b      	ldr	r3, [r7, #16]
   13fcc:	685b      	ldr	r3, [r3, #4]
   13fce:	61fb      	str	r3, [r7, #28]
   13fd0:	f64a 1338 	movw	r3, #43320	; 0xa938
   13fd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   13fd8:	61bb      	str	r3, [r7, #24]
   13fda:	e002      	b.n	13fe2 <pvPortMalloc+0x11a>
   13fdc:	69bb      	ldr	r3, [r7, #24]
   13fde:	681b      	ldr	r3, [r3, #0]
   13fe0:	61bb      	str	r3, [r7, #24]
   13fe2:	69bb      	ldr	r3, [r7, #24]
   13fe4:	681b      	ldr	r3, [r3, #0]
   13fe6:	685a      	ldr	r2, [r3, #4]
   13fe8:	69fb      	ldr	r3, [r7, #28]
   13fea:	429a      	cmp	r2, r3
   13fec:	d3f6      	bcc.n	13fdc <pvPortMalloc+0x114>
   13fee:	69bb      	ldr	r3, [r7, #24]
   13ff0:	681a      	ldr	r2, [r3, #0]
   13ff2:	693b      	ldr	r3, [r7, #16]
   13ff4:	601a      	str	r2, [r3, #0]
   13ff6:	69bb      	ldr	r3, [r7, #24]
   13ff8:	693a      	ldr	r2, [r7, #16]
   13ffa:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
   13ffc:	f240 1304 	movw	r3, #260	; 0x104
   14000:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14004:	681a      	ldr	r2, [r3, #0]
   14006:	68bb      	ldr	r3, [r7, #8]
   14008:	685b      	ldr	r3, [r3, #4]
   1400a:	ebc3 0202 	rsb	r2, r3, r2
   1400e:	f240 1304 	movw	r3, #260	; 0x104
   14012:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14016:	601a      	str	r2, [r3, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   14018:	f7fd fb04 	bl	11624 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   1401c:	697b      	ldr	r3, [r7, #20]
   1401e:	2b00      	cmp	r3, #0
   14020:	d101      	bne.n	14026 <pvPortMalloc+0x15e>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   14022:	f7ec fdab 	bl	b7c <vApplicationMallocFailedHook>
		}
	}
	#endif

	return pvReturn;
   14026:	697b      	ldr	r3, [r7, #20]
}
   14028:	4618      	mov	r0, r3
   1402a:	f107 0720 	add.w	r7, r7, #32
   1402e:	46bd      	mov	sp, r7
   14030:	bd80      	pop	{r7, pc}
   14032:	bf00      	nop

00014034 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   14034:	b580      	push	{r7, lr}
   14036:	b086      	sub	sp, #24
   14038:	af00      	add	r7, sp, #0
   1403a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   1403c:	687b      	ldr	r3, [r7, #4]
   1403e:	60bb      	str	r3, [r7, #8]
BlockLink_t *pxLink;

	if( pv != NULL )
   14040:	687b      	ldr	r3, [r7, #4]
   14042:	2b00      	cmp	r3, #0
   14044:	d035      	beq.n	140b2 <vPortFree+0x7e>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
   14046:	f24e 4328 	movw	r3, #58408	; 0xe428
   1404a:	f2c0 0302 	movt	r3, #2
   1404e:	881b      	ldrh	r3, [r3, #0]
   14050:	f1c3 0300 	rsb	r3, r3, #0
   14054:	68ba      	ldr	r2, [r7, #8]
   14056:	4413      	add	r3, r2
   14058:	60bb      	str	r3, [r7, #8]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
   1405a:	68bb      	ldr	r3, [r7, #8]
   1405c:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
   1405e:	f7fd facf 	bl	11600 <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   14062:	68fb      	ldr	r3, [r7, #12]
   14064:	685b      	ldr	r3, [r3, #4]
   14066:	617b      	str	r3, [r7, #20]
   14068:	f64a 1338 	movw	r3, #43320	; 0xa938
   1406c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14070:	613b      	str	r3, [r7, #16]
   14072:	e002      	b.n	1407a <vPortFree+0x46>
   14074:	693b      	ldr	r3, [r7, #16]
   14076:	681b      	ldr	r3, [r3, #0]
   14078:	613b      	str	r3, [r7, #16]
   1407a:	693b      	ldr	r3, [r7, #16]
   1407c:	681b      	ldr	r3, [r3, #0]
   1407e:	685a      	ldr	r2, [r3, #4]
   14080:	697b      	ldr	r3, [r7, #20]
   14082:	429a      	cmp	r2, r3
   14084:	d3f6      	bcc.n	14074 <vPortFree+0x40>
   14086:	693b      	ldr	r3, [r7, #16]
   14088:	681a      	ldr	r2, [r3, #0]
   1408a:	68fb      	ldr	r3, [r7, #12]
   1408c:	601a      	str	r2, [r3, #0]
   1408e:	693b      	ldr	r3, [r7, #16]
   14090:	68fa      	ldr	r2, [r7, #12]
   14092:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
   14094:	68fb      	ldr	r3, [r7, #12]
   14096:	685a      	ldr	r2, [r3, #4]
   14098:	f240 1304 	movw	r3, #260	; 0x104
   1409c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140a0:	681b      	ldr	r3, [r3, #0]
   140a2:	441a      	add	r2, r3
   140a4:	f240 1304 	movw	r3, #260	; 0x104
   140a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140ac:	601a      	str	r2, [r3, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
   140ae:	f7fd fab9 	bl	11624 <xTaskResumeAll>
	}
}
   140b2:	f107 0718 	add.w	r7, r7, #24
   140b6:	46bd      	mov	sp, r7
   140b8:	bd80      	pop	{r7, pc}
   140ba:	bf00      	nop

000140bc <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
   140bc:	b480      	push	{r7}
   140be:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
   140c0:	f240 1304 	movw	r3, #260	; 0x104
   140c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140c8:	681b      	ldr	r3, [r3, #0]
}
   140ca:	4618      	mov	r0, r3
   140cc:	46bd      	mov	sp, r7
   140ce:	bc80      	pop	{r7}
   140d0:	4770      	bx	lr
   140d2:	bf00      	nop

000140d4 <vPortInitialiseBlocks>:
/*-----------------------------------------------------------*/

void vPortInitialiseBlocks( void )
{
   140d4:	b480      	push	{r7}
   140d6:	af00      	add	r7, sp, #0
	/* This just exists to keep the linker quiet. */
}
   140d8:	46bd      	mov	sp, r7
   140da:	bc80      	pop	{r7}
   140dc:	4770      	bx	lr
   140de:	bf00      	nop

000140e0 <prvHeapInit>:
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   140e0:	b480      	push	{r7}
   140e2:	b083      	sub	sp, #12
   140e4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
   140e6:	4b18      	ldr	r3, [pc, #96]	; (14148 <prvHeapInit+0x68>)
   140e8:	f023 0307 	bic.w	r3, r3, #7
   140ec:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   140ee:	687a      	ldr	r2, [r7, #4]
   140f0:	f64a 1338 	movw	r3, #43320	; 0xa938
   140f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   140f8:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   140fa:	f64a 1338 	movw	r3, #43320	; 0xa938
   140fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14102:	f04f 0200 	mov.w	r2, #0
   14106:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
   14108:	f64a 1340 	movw	r3, #43328	; 0xa940
   1410c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14110:	f247 72f8 	movw	r2, #30712	; 0x77f8
   14114:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
   14116:	f64a 1340 	movw	r3, #43328	; 0xa940
   1411a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1411e:	f04f 0200 	mov.w	r2, #0
   14122:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   14124:	687b      	ldr	r3, [r7, #4]
   14126:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
   14128:	683b      	ldr	r3, [r7, #0]
   1412a:	f247 72f8 	movw	r2, #30712	; 0x77f8
   1412e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
   14130:	683a      	ldr	r2, [r7, #0]
   14132:	f64a 1340 	movw	r3, #43328	; 0xa940
   14136:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1413a:	6013      	str	r3, [r2, #0]
}
   1413c:	f107 070c 	add.w	r7, r7, #12
   14140:	46bd      	mov	sp, r7
   14142:	bc80      	pop	{r7}
   14144:	4770      	bx	lr
   14146:	bf00      	nop
   14148:	20003140 	.word	0x20003140

0001414c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   1414c:	b480      	push	{r7}
   1414e:	b085      	sub	sp, #20
   14150:	af00      	add	r7, sp, #0
   14152:	60f8      	str	r0, [r7, #12]
   14154:	60b9      	str	r1, [r7, #8]
   14156:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   14158:	68fb      	ldr	r3, [r7, #12]
   1415a:	f1a3 0304 	sub.w	r3, r3, #4
   1415e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   14160:	68fb      	ldr	r3, [r7, #12]
   14162:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   14166:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   14168:	68fb      	ldr	r3, [r7, #12]
   1416a:	f1a3 0304 	sub.w	r3, r3, #4
   1416e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
   14170:	68bb      	ldr	r3, [r7, #8]
   14172:	f023 0201 	bic.w	r2, r3, #1
   14176:	68fb      	ldr	r3, [r7, #12]
   14178:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   1417a:	68fb      	ldr	r3, [r7, #12]
   1417c:	f1a3 0304 	sub.w	r3, r3, #4
   14180:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   14182:	f244 13b5 	movw	r3, #16821	; 0x41b5
   14186:	f2c0 0301 	movt	r3, #1
   1418a:	68fa      	ldr	r2, [r7, #12]
   1418c:	6013      	str	r3, [r2, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   1418e:	68fb      	ldr	r3, [r7, #12]
   14190:	f1a3 0314 	sub.w	r3, r3, #20
   14194:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   14196:	687a      	ldr	r2, [r7, #4]
   14198:	68fb      	ldr	r3, [r7, #12]
   1419a:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   1419c:	68fb      	ldr	r3, [r7, #12]
   1419e:	f1a3 0320 	sub.w	r3, r3, #32
   141a2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   141a4:	68fb      	ldr	r3, [r7, #12]
}
   141a6:	4618      	mov	r0, r3
   141a8:	f107 0714 	add.w	r7, r7, #20
   141ac:	46bd      	mov	sp, r7
   141ae:	bc80      	pop	{r7}
   141b0:	4770      	bx	lr
   141b2:	bf00      	nop

000141b4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   141b4:	b480      	push	{r7}
   141b6:	b085      	sub	sp, #20
   141b8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
   141ba:	f04f 0300 	mov.w	r3, #0
   141be:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   141c0:	f240 1308 	movw	r3, #264	; 0x108
   141c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   141c8:	681b      	ldr	r3, [r3, #0]
   141ca:	f1b3 3fff 	cmp.w	r3, #4294967295
   141ce:	d009      	beq.n	141e4 <prvTaskExitError+0x30>
   141d0:	f04f 0328 	mov.w	r3, #40	; 0x28
   141d4:	f383 8811 	msr	BASEPRI, r3
   141d8:	f3bf 8f6f 	isb	sy
   141dc:	f3bf 8f4f 	dsb	sy
   141e0:	60bb      	str	r3, [r7, #8]
   141e2:	e7fe      	b.n	141e2 <prvTaskExitError+0x2e>
   141e4:	f04f 0328 	mov.w	r3, #40	; 0x28
   141e8:	f383 8811 	msr	BASEPRI, r3
   141ec:	f3bf 8f6f 	isb	sy
   141f0:	f3bf 8f4f 	dsb	sy
   141f4:	60fb      	str	r3, [r7, #12]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
   141f6:	687b      	ldr	r3, [r7, #4]
   141f8:	2b00      	cmp	r3, #0
   141fa:	d0fc      	beq.n	141f6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
   141fc:	f107 0714 	add.w	r7, r7, #20
   14200:	46bd      	mov	sp, r7
   14202:	bc80      	pop	{r7}
   14204:	4770      	bx	lr
   14206:	bf00      	nop
	...

00014210 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   14210:	4b07      	ldr	r3, [pc, #28]	; (14230 <pxCurrentTCBConst2>)
   14212:	6819      	ldr	r1, [r3, #0]
   14214:	6808      	ldr	r0, [r1, #0]
   14216:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   1421a:	f380 8809 	msr	PSP, r0
   1421e:	f3bf 8f6f 	isb	sy
   14222:	f04f 0000 	mov.w	r0, #0
   14226:	f380 8811 	msr	BASEPRI, r0
   1422a:	f04e 0e0d 	orr.w	lr, lr, #13
   1422e:	4770      	bx	lr

00014230 <pxCurrentTCBConst2>:
   14230:	20002ff0 	.word	0x20002ff0
   14234:	f3af 8000 	nop.w
   14238:	f3af 8000 	nop.w
   1423c:	f3af 8000 	nop.w

00014240 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   14240:	4806      	ldr	r0, [pc, #24]	; (1425c <prvPortStartFirstTask+0x1c>)
   14242:	6800      	ldr	r0, [r0, #0]
   14244:	6800      	ldr	r0, [r0, #0]
   14246:	f380 8808 	msr	MSP, r0
   1424a:	b662      	cpsie	i
   1424c:	b661      	cpsie	f
   1424e:	f3bf 8f4f 	dsb	sy
   14252:	f3bf 8f6f 	isb	sy
   14256:	df00      	svc	0
   14258:	bf00      	nop
   1425a:	0000      	.short	0x0000
   1425c:	e000ed08 	.word	0xe000ed08

00014260 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   14260:	b580      	push	{r7, lr}
   14262:	b084      	sub	sp, #16
   14264:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   14266:	f24e 4300 	movw	r3, #58368	; 0xe400
   1426a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1426e:	60bb      	str	r3, [r7, #8]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   14270:	68bb      	ldr	r3, [r7, #8]
   14272:	781b      	ldrb	r3, [r3, #0]
   14274:	b2db      	uxtb	r3, r3
   14276:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   14278:	68bb      	ldr	r3, [r7, #8]
   1427a:	f04f 32ff 	mov.w	r2, #4294967295
   1427e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   14280:	68bb      	ldr	r3, [r7, #8]
   14282:	781b      	ldrb	r3, [r3, #0]
   14284:	b2db      	uxtb	r3, r3
   14286:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   14288:	78fb      	ldrb	r3, [r7, #3]
   1428a:	b2db      	uxtb	r3, r3
   1428c:	461a      	mov	r2, r3
   1428e:	f002 0228 	and.w	r2, r2, #40	; 0x28
   14292:	f64a 134c 	movw	r3, #43340	; 0xa94c
   14296:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1429a:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   1429c:	f64a 1350 	movw	r3, #43344	; 0xa950
   142a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142a4:	f04f 0207 	mov.w	r2, #7
   142a8:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   142aa:	e011      	b.n	142d0 <xPortStartScheduler+0x70>
		{
			ulMaxPRIGROUPValue--;
   142ac:	f64a 1350 	movw	r3, #43344	; 0xa950
   142b0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142b4:	681b      	ldr	r3, [r3, #0]
   142b6:	f103 32ff 	add.w	r2, r3, #4294967295
   142ba:	f64a 1350 	movw	r3, #43344	; 0xa950
   142be:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142c2:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   142c4:	78fb      	ldrb	r3, [r7, #3]
   142c6:	b2db      	uxtb	r3, r3
   142c8:	ea4f 0343 	mov.w	r3, r3, lsl #1
   142cc:	b2db      	uxtb	r3, r3
   142ce:	70fb      	strb	r3, [r7, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   142d0:	78fb      	ldrb	r3, [r7, #3]
   142d2:	b2db      	uxtb	r3, r3
   142d4:	b25b      	sxtb	r3, r3
   142d6:	2b00      	cmp	r3, #0
   142d8:	dbe8      	blt.n	142ac <xPortStartScheduler+0x4c>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
   142da:	f64a 1350 	movw	r3, #43344	; 0xa950
   142de:	f2c2 0300 	movt	r3, #8192	; 0x2000
   142e2:	681b      	ldr	r3, [r3, #0]
   142e4:	f1c3 0307 	rsb	r3, r3, #7
   142e8:	2b05      	cmp	r3, #5
   142ea:	d009      	beq.n	14300 <xPortStartScheduler+0xa0>
   142ec:	f04f 0328 	mov.w	r3, #40	; 0x28
   142f0:	f383 8811 	msr	BASEPRI, r3
   142f4:	f3bf 8f6f 	isb	sy
   142f8:	f3bf 8f4f 	dsb	sy
   142fc:	60fb      	str	r3, [r7, #12]
   142fe:	e7fe      	b.n	142fe <xPortStartScheduler+0x9e>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   14300:	f64a 1350 	movw	r3, #43344	; 0xa950
   14304:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14308:	681b      	ldr	r3, [r3, #0]
   1430a:	ea4f 2203 	mov.w	r2, r3, lsl #8
   1430e:	f64a 1350 	movw	r3, #43344	; 0xa950
   14312:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14316:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   14318:	f64a 1350 	movw	r3, #43344	; 0xa950
   1431c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14320:	681b      	ldr	r3, [r3, #0]
   14322:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   14326:	f64a 1350 	movw	r3, #43344	; 0xa950
   1432a:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1432e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   14330:	687b      	ldr	r3, [r7, #4]
   14332:	b2da      	uxtb	r2, r3
   14334:	68bb      	ldr	r3, [r7, #8]
   14336:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   14338:	f64e 5320 	movw	r3, #60704	; 0xed20
   1433c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14340:	f64e 5220 	movw	r2, #60704	; 0xed20
   14344:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14348:	6812      	ldr	r2, [r2, #0]
   1434a:	f442 0278 	orr.w	r2, r2, #16252928	; 0xf80000
   1434e:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   14350:	f64e 5320 	movw	r3, #60704	; 0xed20
   14354:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14358:	f64e 5220 	movw	r2, #60704	; 0xed20
   1435c:	f2ce 0200 	movt	r2, #57344	; 0xe000
   14360:	6812      	ldr	r2, [r2, #0]
   14362:	f042 4278 	orr.w	r2, r2, #4160749568	; 0xf8000000
   14366:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   14368:	f000 f8e4 	bl	14534 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   1436c:	f240 1308 	movw	r3, #264	; 0x108
   14370:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14374:	f04f 0200 	mov.w	r2, #0
   14378:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   1437a:	f7ff ff61 	bl	14240 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
   1437e:	f7fd fc29 	bl	11bd4 <vTaskSwitchContext>
	prvTaskExitError();
   14382:	f7ff ff17 	bl	141b4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
   14386:	f04f 0300 	mov.w	r3, #0
}
   1438a:	4618      	mov	r0, r3
   1438c:	f107 0710 	add.w	r7, r7, #16
   14390:	46bd      	mov	sp, r7
   14392:	bd80      	pop	{r7, pc}

00014394 <vPortEndScheduler>:
/*-----------------------------------------------------------*/

void vPortEndScheduler( void )
{
   14394:	b480      	push	{r7}
   14396:	b083      	sub	sp, #12
   14398:	af00      	add	r7, sp, #0
	/* Not implemented in ports where there is nothing to return to.
	Artificially force an assert. */
	configASSERT( uxCriticalNesting == 1000UL );
   1439a:	f240 1308 	movw	r3, #264	; 0x108
   1439e:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143a2:	681b      	ldr	r3, [r3, #0]
   143a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
   143a8:	d009      	beq.n	143be <vPortEndScheduler+0x2a>
   143aa:	f04f 0328 	mov.w	r3, #40	; 0x28
   143ae:	f383 8811 	msr	BASEPRI, r3
   143b2:	f3bf 8f6f 	isb	sy
   143b6:	f3bf 8f4f 	dsb	sy
   143ba:	607b      	str	r3, [r7, #4]
   143bc:	e7fe      	b.n	143bc <vPortEndScheduler+0x28>
}
   143be:	f107 070c 	add.w	r7, r7, #12
   143c2:	46bd      	mov	sp, r7
   143c4:	bc80      	pop	{r7}
   143c6:	4770      	bx	lr

000143c8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   143c8:	b480      	push	{r7}
   143ca:	b083      	sub	sp, #12
   143cc:	af00      	add	r7, sp, #0
   143ce:	f04f 0328 	mov.w	r3, #40	; 0x28
   143d2:	f383 8811 	msr	BASEPRI, r3
   143d6:	f3bf 8f6f 	isb	sy
   143da:	f3bf 8f4f 	dsb	sy
   143de:	603b      	str	r3, [r7, #0]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
   143e0:	f240 1308 	movw	r3, #264	; 0x108
   143e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143e8:	681b      	ldr	r3, [r3, #0]
   143ea:	f103 0201 	add.w	r2, r3, #1
   143ee:	f240 1308 	movw	r3, #264	; 0x108
   143f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   143f6:	601a      	str	r2, [r3, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   143f8:	f240 1308 	movw	r3, #264	; 0x108
   143fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14400:	681b      	ldr	r3, [r3, #0]
   14402:	2b01      	cmp	r3, #1
   14404:	d112      	bne.n	1442c <vPortEnterCritical+0x64>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   14406:	f64e 5304 	movw	r3, #60676	; 0xed04
   1440a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1440e:	681b      	ldr	r3, [r3, #0]
   14410:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   14414:	2b00      	cmp	r3, #0
   14416:	d009      	beq.n	1442c <vPortEnterCritical+0x64>
   14418:	f04f 0328 	mov.w	r3, #40	; 0x28
   1441c:	f383 8811 	msr	BASEPRI, r3
   14420:	f3bf 8f6f 	isb	sy
   14424:	f3bf 8f4f 	dsb	sy
   14428:	607b      	str	r3, [r7, #4]
   1442a:	e7fe      	b.n	1442a <vPortEnterCritical+0x62>
	}
}
   1442c:	f107 070c 	add.w	r7, r7, #12
   14430:	46bd      	mov	sp, r7
   14432:	bc80      	pop	{r7}
   14434:	4770      	bx	lr
   14436:	bf00      	nop

00014438 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   14438:	b480      	push	{r7}
   1443a:	b083      	sub	sp, #12
   1443c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   1443e:	f240 1308 	movw	r3, #264	; 0x108
   14442:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14446:	681b      	ldr	r3, [r3, #0]
   14448:	2b00      	cmp	r3, #0
   1444a:	d109      	bne.n	14460 <vPortExitCritical+0x28>
   1444c:	f04f 0328 	mov.w	r3, #40	; 0x28
   14450:	f383 8811 	msr	BASEPRI, r3
   14454:	f3bf 8f6f 	isb	sy
   14458:	f3bf 8f4f 	dsb	sy
   1445c:	603b      	str	r3, [r7, #0]
   1445e:	e7fe      	b.n	1445e <vPortExitCritical+0x26>
	uxCriticalNesting--;
   14460:	f240 1308 	movw	r3, #264	; 0x108
   14464:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14468:	681b      	ldr	r3, [r3, #0]
   1446a:	f103 32ff 	add.w	r2, r3, #4294967295
   1446e:	f240 1308 	movw	r3, #264	; 0x108
   14472:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14476:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   14478:	f240 1308 	movw	r3, #264	; 0x108
   1447c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   14480:	681b      	ldr	r3, [r3, #0]
   14482:	2b00      	cmp	r3, #0
   14484:	d105      	bne.n	14492 <vPortExitCritical+0x5a>
   14486:	f04f 0300 	mov.w	r3, #0
   1448a:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   1448c:	687b      	ldr	r3, [r7, #4]
   1448e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
   14492:	f107 070c 	add.w	r7, r7, #12
   14496:	46bd      	mov	sp, r7
   14498:	bc80      	pop	{r7}
   1449a:	4770      	bx	lr
   1449c:	0000      	lsls	r0, r0, #0
	...

000144a0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   144a0:	f3ef 8009 	mrs	r0, PSP
   144a4:	f3bf 8f6f 	isb	sy
   144a8:	4b0d      	ldr	r3, [pc, #52]	; (144e0 <pxCurrentTCBConst>)
   144aa:	681a      	ldr	r2, [r3, #0]
   144ac:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   144b0:	6010      	str	r0, [r2, #0]
   144b2:	e92d 4008 	stmdb	sp!, {r3, lr}
   144b6:	f04f 0028 	mov.w	r0, #40	; 0x28
   144ba:	f380 8811 	msr	BASEPRI, r0
   144be:	f7fd fb89 	bl	11bd4 <vTaskSwitchContext>
   144c2:	f04f 0000 	mov.w	r0, #0
   144c6:	f380 8811 	msr	BASEPRI, r0
   144ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   144ce:	6819      	ldr	r1, [r3, #0]
   144d0:	6808      	ldr	r0, [r1, #0]
   144d2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   144d6:	f380 8809 	msr	PSP, r0
   144da:	f3bf 8f6f 	isb	sy
   144de:	4770      	bx	lr

000144e0 <pxCurrentTCBConst>:
   144e0:	20002ff0 	.word	0x20002ff0
   144e4:	f3af 8000 	nop.w
   144e8:	f3af 8000 	nop.w
   144ec:	f3af 8000 	nop.w

000144f0 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
   144f0:	b580      	push	{r7, lr}
   144f2:	b082      	sub	sp, #8
   144f4:	af00      	add	r7, sp, #0

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   144f6:	f04f 0328 	mov.w	r3, #40	; 0x28
   144fa:	f383 8811 	msr	BASEPRI, r3
   144fe:	f3bf 8f6f 	isb	sy
   14502:	f3bf 8f4f 	dsb	sy
   14506:	603b      	str	r3, [r7, #0]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
   14508:	f7fd fa62 	bl	119d0 <xTaskIncrementTick>
   1450c:	4603      	mov	r3, r0
   1450e:	2b00      	cmp	r3, #0
   14510:	d006      	beq.n	14520 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   14512:	f64e 5304 	movw	r3, #60676	; 0xed04
   14516:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1451a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   1451e:	601a      	str	r2, [r3, #0]
   14520:	f04f 0300 	mov.w	r3, #0
   14524:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
   14526:	687b      	ldr	r3, [r7, #4]
   14528:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
   1452c:	f107 0708 	add.w	r7, r7, #8
   14530:	46bd      	mov	sp, r7
   14532:	bd80      	pop	{r7, pc}

00014534 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   14534:	b480      	push	{r7}
   14536:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
   14538:	f24e 0310 	movw	r3, #57360	; 0xe010
   1453c:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14540:	f04f 0200 	mov.w	r2, #0
   14544:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
   14546:	f24e 0318 	movw	r3, #57368	; 0xe018
   1454a:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1454e:	f04f 0200 	mov.w	r2, #0
   14552:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   14554:	f24e 0314 	movw	r3, #57364	; 0xe014
   14558:	f2ce 0300 	movt	r3, #57344	; 0xe000
   1455c:	f240 02e8 	movw	r2, #232	; 0xe8
   14560:	f2c2 0200 	movt	r2, #8192	; 0x2000
   14564:	6811      	ldr	r1, [r2, #0]
   14566:	f644 52d3 	movw	r2, #19923	; 0x4dd3
   1456a:	f2c1 0262 	movt	r2, #4194	; 0x1062
   1456e:	fba2 0201 	umull	r0, r2, r2, r1
   14572:	ea4f 1292 	mov.w	r2, r2, lsr #6
   14576:	f102 32ff 	add.w	r2, r2, #4294967295
   1457a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   1457c:	f24e 0310 	movw	r3, #57360	; 0xe010
   14580:	f2ce 0300 	movt	r3, #57344	; 0xe000
   14584:	f04f 0207 	mov.w	r2, #7
   14588:	601a      	str	r2, [r3, #0]
}
   1458a:	46bd      	mov	sp, r7
   1458c:	bc80      	pop	{r7}
   1458e:	4770      	bx	lr

00014590 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   14590:	b480      	push	{r7}
   14592:	b085      	sub	sp, #20
   14594:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
   14596:	f3ef 8305 	mrs	r3, IPSR
   1459a:	603b      	str	r3, [r7, #0]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   1459c:	683b      	ldr	r3, [r7, #0]
   1459e:	2b0f      	cmp	r3, #15
   145a0:	d91a      	bls.n	145d8 <vPortValidateInterruptPriority+0x48>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   145a2:	f24e 432c 	movw	r3, #58412	; 0xe42c
   145a6:	f2c0 0302 	movt	r3, #2
   145aa:	681a      	ldr	r2, [r3, #0]
   145ac:	683b      	ldr	r3, [r7, #0]
   145ae:	4413      	add	r3, r2
   145b0:	781b      	ldrb	r3, [r3, #0]
   145b2:	71fb      	strb	r3, [r7, #7]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   145b4:	f64a 134c 	movw	r3, #43340	; 0xa94c
   145b8:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145bc:	781b      	ldrb	r3, [r3, #0]
   145be:	79fa      	ldrb	r2, [r7, #7]
   145c0:	429a      	cmp	r2, r3
   145c2:	d209      	bcs.n	145d8 <vPortValidateInterruptPriority+0x48>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
   145c4:	f04f 0328 	mov.w	r3, #40	; 0x28
   145c8:	f383 8811 	msr	BASEPRI, r3
   145cc:	f3bf 8f6f 	isb	sy
   145d0:	f3bf 8f4f 	dsb	sy
   145d4:	60bb      	str	r3, [r7, #8]
   145d6:	e7fe      	b.n	145d6 <vPortValidateInterruptPriority+0x46>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   145d8:	f64e 530c 	movw	r3, #60684	; 0xed0c
   145dc:	f2ce 0300 	movt	r3, #57344	; 0xe000
   145e0:	681b      	ldr	r3, [r3, #0]
   145e2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   145e6:	f64a 1350 	movw	r3, #43344	; 0xa950
   145ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
   145ee:	681b      	ldr	r3, [r3, #0]
   145f0:	429a      	cmp	r2, r3
   145f2:	d909      	bls.n	14608 <vPortValidateInterruptPriority+0x78>
   145f4:	f04f 0328 	mov.w	r3, #40	; 0x28
   145f8:	f383 8811 	msr	BASEPRI, r3
   145fc:	f3bf 8f6f 	isb	sy
   14600:	f3bf 8f4f 	dsb	sy
   14604:	60fb      	str	r3, [r7, #12]
   14606:	e7fe      	b.n	14606 <vPortValidateInterruptPriority+0x76>
	}
   14608:	f107 0714 	add.w	r7, r7, #20
   1460c:	46bd      	mov	sp, r7
   1460e:	bc80      	pop	{r7}
   14610:	4770      	bx	lr
   14612:	bf00      	nop

00014614 <__aeabi_drsub>:
   14614:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   14618:	e002      	b.n	14620 <__adddf3>
   1461a:	bf00      	nop

0001461c <__aeabi_dsub>:
   1461c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00014620 <__adddf3>:
   14620:	b530      	push	{r4, r5, lr}
   14622:	ea4f 0441 	mov.w	r4, r1, lsl #1
   14626:	ea4f 0543 	mov.w	r5, r3, lsl #1
   1462a:	ea94 0f05 	teq	r4, r5
   1462e:	bf08      	it	eq
   14630:	ea90 0f02 	teqeq	r0, r2
   14634:	bf1f      	itttt	ne
   14636:	ea54 0c00 	orrsne.w	ip, r4, r0
   1463a:	ea55 0c02 	orrsne.w	ip, r5, r2
   1463e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   14642:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14646:	f000 80e2 	beq.w	1480e <__adddf3+0x1ee>
   1464a:	ea4f 5454 	mov.w	r4, r4, lsr #21
   1464e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   14652:	bfb8      	it	lt
   14654:	426d      	neglt	r5, r5
   14656:	dd0c      	ble.n	14672 <__adddf3+0x52>
   14658:	442c      	add	r4, r5
   1465a:	ea80 0202 	eor.w	r2, r0, r2
   1465e:	ea81 0303 	eor.w	r3, r1, r3
   14662:	ea82 0000 	eor.w	r0, r2, r0
   14666:	ea83 0101 	eor.w	r1, r3, r1
   1466a:	ea80 0202 	eor.w	r2, r0, r2
   1466e:	ea81 0303 	eor.w	r3, r1, r3
   14672:	2d36      	cmp	r5, #54	; 0x36
   14674:	bf88      	it	hi
   14676:	bd30      	pophi	{r4, r5, pc}
   14678:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1467c:	ea4f 3101 	mov.w	r1, r1, lsl #12
   14680:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   14684:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   14688:	d002      	beq.n	14690 <__adddf3+0x70>
   1468a:	4240      	negs	r0, r0
   1468c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14690:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   14694:	ea4f 3303 	mov.w	r3, r3, lsl #12
   14698:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   1469c:	d002      	beq.n	146a4 <__adddf3+0x84>
   1469e:	4252      	negs	r2, r2
   146a0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   146a4:	ea94 0f05 	teq	r4, r5
   146a8:	f000 80a7 	beq.w	147fa <__adddf3+0x1da>
   146ac:	f1a4 0401 	sub.w	r4, r4, #1
   146b0:	f1d5 0e20 	rsbs	lr, r5, #32
   146b4:	db0d      	blt.n	146d2 <__adddf3+0xb2>
   146b6:	fa02 fc0e 	lsl.w	ip, r2, lr
   146ba:	fa22 f205 	lsr.w	r2, r2, r5
   146be:	1880      	adds	r0, r0, r2
   146c0:	f141 0100 	adc.w	r1, r1, #0
   146c4:	fa03 f20e 	lsl.w	r2, r3, lr
   146c8:	1880      	adds	r0, r0, r2
   146ca:	fa43 f305 	asr.w	r3, r3, r5
   146ce:	4159      	adcs	r1, r3
   146d0:	e00e      	b.n	146f0 <__adddf3+0xd0>
   146d2:	f1a5 0520 	sub.w	r5, r5, #32
   146d6:	f10e 0e20 	add.w	lr, lr, #32
   146da:	2a01      	cmp	r2, #1
   146dc:	fa03 fc0e 	lsl.w	ip, r3, lr
   146e0:	bf28      	it	cs
   146e2:	f04c 0c02 	orrcs.w	ip, ip, #2
   146e6:	fa43 f305 	asr.w	r3, r3, r5
   146ea:	18c0      	adds	r0, r0, r3
   146ec:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   146f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   146f4:	d507      	bpl.n	14706 <__adddf3+0xe6>
   146f6:	f04f 0e00 	mov.w	lr, #0
   146fa:	f1dc 0c00 	rsbs	ip, ip, #0
   146fe:	eb7e 0000 	sbcs.w	r0, lr, r0
   14702:	eb6e 0101 	sbc.w	r1, lr, r1
   14706:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   1470a:	d31b      	bcc.n	14744 <__adddf3+0x124>
   1470c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   14710:	d30c      	bcc.n	1472c <__adddf3+0x10c>
   14712:	0849      	lsrs	r1, r1, #1
   14714:	ea5f 0030 	movs.w	r0, r0, rrx
   14718:	ea4f 0c3c 	mov.w	ip, ip, rrx
   1471c:	f104 0401 	add.w	r4, r4, #1
   14720:	ea4f 5244 	mov.w	r2, r4, lsl #21
   14724:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   14728:	f080 809a 	bcs.w	14860 <__adddf3+0x240>
   1472c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   14730:	bf08      	it	eq
   14732:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14736:	f150 0000 	adcs.w	r0, r0, #0
   1473a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   1473e:	ea41 0105 	orr.w	r1, r1, r5
   14742:	bd30      	pop	{r4, r5, pc}
   14744:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   14748:	4140      	adcs	r0, r0
   1474a:	eb41 0101 	adc.w	r1, r1, r1
   1474e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14752:	f1a4 0401 	sub.w	r4, r4, #1
   14756:	d1e9      	bne.n	1472c <__adddf3+0x10c>
   14758:	f091 0f00 	teq	r1, #0
   1475c:	bf04      	itt	eq
   1475e:	4601      	moveq	r1, r0
   14760:	2000      	moveq	r0, #0
   14762:	fab1 f381 	clz	r3, r1
   14766:	bf08      	it	eq
   14768:	3320      	addeq	r3, #32
   1476a:	f1a3 030b 	sub.w	r3, r3, #11
   1476e:	f1b3 0220 	subs.w	r2, r3, #32
   14772:	da0c      	bge.n	1478e <__adddf3+0x16e>
   14774:	320c      	adds	r2, #12
   14776:	dd08      	ble.n	1478a <__adddf3+0x16a>
   14778:	f102 0c14 	add.w	ip, r2, #20
   1477c:	f1c2 020c 	rsb	r2, r2, #12
   14780:	fa01 f00c 	lsl.w	r0, r1, ip
   14784:	fa21 f102 	lsr.w	r1, r1, r2
   14788:	e00c      	b.n	147a4 <__adddf3+0x184>
   1478a:	f102 0214 	add.w	r2, r2, #20
   1478e:	bfd8      	it	le
   14790:	f1c2 0c20 	rsble	ip, r2, #32
   14794:	fa01 f102 	lsl.w	r1, r1, r2
   14798:	fa20 fc0c 	lsr.w	ip, r0, ip
   1479c:	bfdc      	itt	le
   1479e:	ea41 010c 	orrle.w	r1, r1, ip
   147a2:	4090      	lslle	r0, r2
   147a4:	1ae4      	subs	r4, r4, r3
   147a6:	bfa2      	ittt	ge
   147a8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   147ac:	4329      	orrge	r1, r5
   147ae:	bd30      	popge	{r4, r5, pc}
   147b0:	ea6f 0404 	mvn.w	r4, r4
   147b4:	3c1f      	subs	r4, #31
   147b6:	da1c      	bge.n	147f2 <__adddf3+0x1d2>
   147b8:	340c      	adds	r4, #12
   147ba:	dc0e      	bgt.n	147da <__adddf3+0x1ba>
   147bc:	f104 0414 	add.w	r4, r4, #20
   147c0:	f1c4 0220 	rsb	r2, r4, #32
   147c4:	fa20 f004 	lsr.w	r0, r0, r4
   147c8:	fa01 f302 	lsl.w	r3, r1, r2
   147cc:	ea40 0003 	orr.w	r0, r0, r3
   147d0:	fa21 f304 	lsr.w	r3, r1, r4
   147d4:	ea45 0103 	orr.w	r1, r5, r3
   147d8:	bd30      	pop	{r4, r5, pc}
   147da:	f1c4 040c 	rsb	r4, r4, #12
   147de:	f1c4 0220 	rsb	r2, r4, #32
   147e2:	fa20 f002 	lsr.w	r0, r0, r2
   147e6:	fa01 f304 	lsl.w	r3, r1, r4
   147ea:	ea40 0003 	orr.w	r0, r0, r3
   147ee:	4629      	mov	r1, r5
   147f0:	bd30      	pop	{r4, r5, pc}
   147f2:	fa21 f004 	lsr.w	r0, r1, r4
   147f6:	4629      	mov	r1, r5
   147f8:	bd30      	pop	{r4, r5, pc}
   147fa:	f094 0f00 	teq	r4, #0
   147fe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   14802:	bf06      	itte	eq
   14804:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   14808:	3401      	addeq	r4, #1
   1480a:	3d01      	subne	r5, #1
   1480c:	e74e      	b.n	146ac <__adddf3+0x8c>
   1480e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14812:	bf18      	it	ne
   14814:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   14818:	d029      	beq.n	1486e <__adddf3+0x24e>
   1481a:	ea94 0f05 	teq	r4, r5
   1481e:	bf08      	it	eq
   14820:	ea90 0f02 	teqeq	r0, r2
   14824:	d005      	beq.n	14832 <__adddf3+0x212>
   14826:	ea54 0c00 	orrs.w	ip, r4, r0
   1482a:	bf04      	itt	eq
   1482c:	4619      	moveq	r1, r3
   1482e:	4610      	moveq	r0, r2
   14830:	bd30      	pop	{r4, r5, pc}
   14832:	ea91 0f03 	teq	r1, r3
   14836:	bf1e      	ittt	ne
   14838:	2100      	movne	r1, #0
   1483a:	2000      	movne	r0, #0
   1483c:	bd30      	popne	{r4, r5, pc}
   1483e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   14842:	d105      	bne.n	14850 <__adddf3+0x230>
   14844:	0040      	lsls	r0, r0, #1
   14846:	4149      	adcs	r1, r1
   14848:	bf28      	it	cs
   1484a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   1484e:	bd30      	pop	{r4, r5, pc}
   14850:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   14854:	bf3c      	itt	cc
   14856:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   1485a:	bd30      	popcc	{r4, r5, pc}
   1485c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14860:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   14864:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14868:	f04f 0000 	mov.w	r0, #0
   1486c:	bd30      	pop	{r4, r5, pc}
   1486e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   14872:	bf1a      	itte	ne
   14874:	4619      	movne	r1, r3
   14876:	4610      	movne	r0, r2
   14878:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   1487c:	bf1c      	itt	ne
   1487e:	460b      	movne	r3, r1
   14880:	4602      	movne	r2, r0
   14882:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   14886:	bf06      	itte	eq
   14888:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   1488c:	ea91 0f03 	teqeq	r1, r3
   14890:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   14894:	bd30      	pop	{r4, r5, pc}
   14896:	bf00      	nop

00014898 <__aeabi_ui2d>:
   14898:	f090 0f00 	teq	r0, #0
   1489c:	bf04      	itt	eq
   1489e:	2100      	moveq	r1, #0
   148a0:	4770      	bxeq	lr
   148a2:	b530      	push	{r4, r5, lr}
   148a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   148a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   148ac:	f04f 0500 	mov.w	r5, #0
   148b0:	f04f 0100 	mov.w	r1, #0
   148b4:	e750      	b.n	14758 <__adddf3+0x138>
   148b6:	bf00      	nop

000148b8 <__aeabi_i2d>:
   148b8:	f090 0f00 	teq	r0, #0
   148bc:	bf04      	itt	eq
   148be:	2100      	moveq	r1, #0
   148c0:	4770      	bxeq	lr
   148c2:	b530      	push	{r4, r5, lr}
   148c4:	f44f 6480 	mov.w	r4, #1024	; 0x400
   148c8:	f104 0432 	add.w	r4, r4, #50	; 0x32
   148cc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   148d0:	bf48      	it	mi
   148d2:	4240      	negmi	r0, r0
   148d4:	f04f 0100 	mov.w	r1, #0
   148d8:	e73e      	b.n	14758 <__adddf3+0x138>
   148da:	bf00      	nop

000148dc <__aeabi_f2d>:
   148dc:	0042      	lsls	r2, r0, #1
   148de:	ea4f 01e2 	mov.w	r1, r2, asr #3
   148e2:	ea4f 0131 	mov.w	r1, r1, rrx
   148e6:	ea4f 7002 	mov.w	r0, r2, lsl #28
   148ea:	bf1f      	itttt	ne
   148ec:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   148f0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   148f4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   148f8:	4770      	bxne	lr
   148fa:	f092 0f00 	teq	r2, #0
   148fe:	bf14      	ite	ne
   14900:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   14904:	4770      	bxeq	lr
   14906:	b530      	push	{r4, r5, lr}
   14908:	f44f 7460 	mov.w	r4, #896	; 0x380
   1490c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   14910:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14914:	e720      	b.n	14758 <__adddf3+0x138>
   14916:	bf00      	nop

00014918 <__aeabi_ul2d>:
   14918:	ea50 0201 	orrs.w	r2, r0, r1
   1491c:	bf08      	it	eq
   1491e:	4770      	bxeq	lr
   14920:	b530      	push	{r4, r5, lr}
   14922:	f04f 0500 	mov.w	r5, #0
   14926:	e00a      	b.n	1493e <__aeabi_l2d+0x16>

00014928 <__aeabi_l2d>:
   14928:	ea50 0201 	orrs.w	r2, r0, r1
   1492c:	bf08      	it	eq
   1492e:	4770      	bxeq	lr
   14930:	b530      	push	{r4, r5, lr}
   14932:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   14936:	d502      	bpl.n	1493e <__aeabi_l2d+0x16>
   14938:	4240      	negs	r0, r0
   1493a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1493e:	f44f 6480 	mov.w	r4, #1024	; 0x400
   14942:	f104 0432 	add.w	r4, r4, #50	; 0x32
   14946:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   1494a:	f43f aedc 	beq.w	14706 <__adddf3+0xe6>
   1494e:	f04f 0203 	mov.w	r2, #3
   14952:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   14956:	bf18      	it	ne
   14958:	3203      	addne	r2, #3
   1495a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   1495e:	bf18      	it	ne
   14960:	3203      	addne	r2, #3
   14962:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   14966:	f1c2 0320 	rsb	r3, r2, #32
   1496a:	fa00 fc03 	lsl.w	ip, r0, r3
   1496e:	fa20 f002 	lsr.w	r0, r0, r2
   14972:	fa01 fe03 	lsl.w	lr, r1, r3
   14976:	ea40 000e 	orr.w	r0, r0, lr
   1497a:	fa21 f102 	lsr.w	r1, r1, r2
   1497e:	4414      	add	r4, r2
   14980:	e6c1      	b.n	14706 <__adddf3+0xe6>
   14982:	bf00      	nop

00014984 <__aeabi_dmul>:
   14984:	b570      	push	{r4, r5, r6, lr}
   14986:	f04f 0cff 	mov.w	ip, #255	; 0xff
   1498a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   1498e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   14992:	bf1d      	ittte	ne
   14994:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   14998:	ea94 0f0c 	teqne	r4, ip
   1499c:	ea95 0f0c 	teqne	r5, ip
   149a0:	f000 f8de 	bleq	14b60 <__aeabi_dmul+0x1dc>
   149a4:	442c      	add	r4, r5
   149a6:	ea81 0603 	eor.w	r6, r1, r3
   149aa:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
   149ae:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
   149b2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
   149b6:	bf18      	it	ne
   149b8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
   149bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   149c0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   149c4:	d038      	beq.n	14a38 <__aeabi_dmul+0xb4>
   149c6:	fba0 ce02 	umull	ip, lr, r0, r2
   149ca:	f04f 0500 	mov.w	r5, #0
   149ce:	fbe1 e502 	umlal	lr, r5, r1, r2
   149d2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
   149d6:	fbe0 e503 	umlal	lr, r5, r0, r3
   149da:	f04f 0600 	mov.w	r6, #0
   149de:	fbe1 5603 	umlal	r5, r6, r1, r3
   149e2:	f09c 0f00 	teq	ip, #0
   149e6:	bf18      	it	ne
   149e8:	f04e 0e01 	orrne.w	lr, lr, #1
   149ec:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
   149f0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
   149f4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
   149f8:	d204      	bcs.n	14a04 <__aeabi_dmul+0x80>
   149fa:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
   149fe:	416d      	adcs	r5, r5
   14a00:	eb46 0606 	adc.w	r6, r6, r6
   14a04:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
   14a08:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
   14a0c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
   14a10:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
   14a14:	ea4f 2ece 	mov.w	lr, lr, lsl #11
   14a18:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   14a1c:	bf88      	it	hi
   14a1e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   14a22:	d81e      	bhi.n	14a62 <__aeabi_dmul+0xde>
   14a24:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
   14a28:	bf08      	it	eq
   14a2a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
   14a2e:	f150 0000 	adcs.w	r0, r0, #0
   14a32:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   14a36:	bd70      	pop	{r4, r5, r6, pc}
   14a38:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
   14a3c:	ea46 0101 	orr.w	r1, r6, r1
   14a40:	ea40 0002 	orr.w	r0, r0, r2
   14a44:	ea81 0103 	eor.w	r1, r1, r3
   14a48:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
   14a4c:	bfc2      	ittt	gt
   14a4e:	ebd4 050c 	rsbsgt	r5, r4, ip
   14a52:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   14a56:	bd70      	popgt	{r4, r5, r6, pc}
   14a58:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14a5c:	f04f 0e00 	mov.w	lr, #0
   14a60:	3c01      	subs	r4, #1
   14a62:	f300 80ab 	bgt.w	14bbc <__aeabi_dmul+0x238>
   14a66:	f114 0f36 	cmn.w	r4, #54	; 0x36
   14a6a:	bfde      	ittt	le
   14a6c:	2000      	movle	r0, #0
   14a6e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
   14a72:	bd70      	pople	{r4, r5, r6, pc}
   14a74:	f1c4 0400 	rsb	r4, r4, #0
   14a78:	3c20      	subs	r4, #32
   14a7a:	da35      	bge.n	14ae8 <__aeabi_dmul+0x164>
   14a7c:	340c      	adds	r4, #12
   14a7e:	dc1b      	bgt.n	14ab8 <__aeabi_dmul+0x134>
   14a80:	f104 0414 	add.w	r4, r4, #20
   14a84:	f1c4 0520 	rsb	r5, r4, #32
   14a88:	fa00 f305 	lsl.w	r3, r0, r5
   14a8c:	fa20 f004 	lsr.w	r0, r0, r4
   14a90:	fa01 f205 	lsl.w	r2, r1, r5
   14a94:	ea40 0002 	orr.w	r0, r0, r2
   14a98:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
   14a9c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   14aa0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   14aa4:	fa21 f604 	lsr.w	r6, r1, r4
   14aa8:	eb42 0106 	adc.w	r1, r2, r6
   14aac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14ab0:	bf08      	it	eq
   14ab2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14ab6:	bd70      	pop	{r4, r5, r6, pc}
   14ab8:	f1c4 040c 	rsb	r4, r4, #12
   14abc:	f1c4 0520 	rsb	r5, r4, #32
   14ac0:	fa00 f304 	lsl.w	r3, r0, r4
   14ac4:	fa20 f005 	lsr.w	r0, r0, r5
   14ac8:	fa01 f204 	lsl.w	r2, r1, r4
   14acc:	ea40 0002 	orr.w	r0, r0, r2
   14ad0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14ad4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
   14ad8:	f141 0100 	adc.w	r1, r1, #0
   14adc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14ae0:	bf08      	it	eq
   14ae2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14ae6:	bd70      	pop	{r4, r5, r6, pc}
   14ae8:	f1c4 0520 	rsb	r5, r4, #32
   14aec:	fa00 f205 	lsl.w	r2, r0, r5
   14af0:	ea4e 0e02 	orr.w	lr, lr, r2
   14af4:	fa20 f304 	lsr.w	r3, r0, r4
   14af8:	fa01 f205 	lsl.w	r2, r1, r5
   14afc:	ea43 0302 	orr.w	r3, r3, r2
   14b00:	fa21 f004 	lsr.w	r0, r1, r4
   14b04:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14b08:	fa21 f204 	lsr.w	r2, r1, r4
   14b0c:	ea20 0002 	bic.w	r0, r0, r2
   14b10:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
   14b14:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
   14b18:	bf08      	it	eq
   14b1a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
   14b1e:	bd70      	pop	{r4, r5, r6, pc}
   14b20:	f094 0f00 	teq	r4, #0
   14b24:	d10f      	bne.n	14b46 <__aeabi_dmul+0x1c2>
   14b26:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
   14b2a:	0040      	lsls	r0, r0, #1
   14b2c:	eb41 0101 	adc.w	r1, r1, r1
   14b30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14b34:	bf08      	it	eq
   14b36:	3c01      	subeq	r4, #1
   14b38:	d0f7      	beq.n	14b2a <__aeabi_dmul+0x1a6>
   14b3a:	ea41 0106 	orr.w	r1, r1, r6
   14b3e:	f095 0f00 	teq	r5, #0
   14b42:	bf18      	it	ne
   14b44:	4770      	bxne	lr
   14b46:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
   14b4a:	0052      	lsls	r2, r2, #1
   14b4c:	eb43 0303 	adc.w	r3, r3, r3
   14b50:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   14b54:	bf08      	it	eq
   14b56:	3d01      	subeq	r5, #1
   14b58:	d0f7      	beq.n	14b4a <__aeabi_dmul+0x1c6>
   14b5a:	ea43 0306 	orr.w	r3, r3, r6
   14b5e:	4770      	bx	lr
   14b60:	ea94 0f0c 	teq	r4, ip
   14b64:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   14b68:	bf18      	it	ne
   14b6a:	ea95 0f0c 	teqne	r5, ip
   14b6e:	d00c      	beq.n	14b8a <__aeabi_dmul+0x206>
   14b70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   14b74:	bf18      	it	ne
   14b76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14b7a:	d1d1      	bne.n	14b20 <__aeabi_dmul+0x19c>
   14b7c:	ea81 0103 	eor.w	r1, r1, r3
   14b80:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14b84:	f04f 0000 	mov.w	r0, #0
   14b88:	bd70      	pop	{r4, r5, r6, pc}
   14b8a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   14b8e:	bf06      	itte	eq
   14b90:	4610      	moveq	r0, r2
   14b92:	4619      	moveq	r1, r3
   14b94:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14b98:	d019      	beq.n	14bce <__aeabi_dmul+0x24a>
   14b9a:	ea94 0f0c 	teq	r4, ip
   14b9e:	d102      	bne.n	14ba6 <__aeabi_dmul+0x222>
   14ba0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
   14ba4:	d113      	bne.n	14bce <__aeabi_dmul+0x24a>
   14ba6:	ea95 0f0c 	teq	r5, ip
   14baa:	d105      	bne.n	14bb8 <__aeabi_dmul+0x234>
   14bac:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
   14bb0:	bf1c      	itt	ne
   14bb2:	4610      	movne	r0, r2
   14bb4:	4619      	movne	r1, r3
   14bb6:	d10a      	bne.n	14bce <__aeabi_dmul+0x24a>
   14bb8:	ea81 0103 	eor.w	r1, r1, r3
   14bbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
   14bc0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   14bc4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   14bc8:	f04f 0000 	mov.w	r0, #0
   14bcc:	bd70      	pop	{r4, r5, r6, pc}
   14bce:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
   14bd2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
   14bd6:	bd70      	pop	{r4, r5, r6, pc}

00014bd8 <__aeabi_ddiv>:
   14bd8:	b570      	push	{r4, r5, r6, lr}
   14bda:	f04f 0cff 	mov.w	ip, #255	; 0xff
   14bde:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
   14be2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
   14be6:	bf1d      	ittte	ne
   14be8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
   14bec:	ea94 0f0c 	teqne	r4, ip
   14bf0:	ea95 0f0c 	teqne	r5, ip
   14bf4:	f000 f8a7 	bleq	14d46 <__aeabi_ddiv+0x16e>
   14bf8:	eba4 0405 	sub.w	r4, r4, r5
   14bfc:	ea81 0e03 	eor.w	lr, r1, r3
   14c00:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   14c04:	ea4f 3101 	mov.w	r1, r1, lsl #12
   14c08:	f000 8088 	beq.w	14d1c <__aeabi_ddiv+0x144>
   14c0c:	ea4f 3303 	mov.w	r3, r3, lsl #12
   14c10:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
   14c14:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
   14c18:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
   14c1c:	ea4f 2202 	mov.w	r2, r2, lsl #8
   14c20:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
   14c24:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
   14c28:	ea4f 2600 	mov.w	r6, r0, lsl #8
   14c2c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
   14c30:	429d      	cmp	r5, r3
   14c32:	bf08      	it	eq
   14c34:	4296      	cmpeq	r6, r2
   14c36:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
   14c3a:	f504 7440 	add.w	r4, r4, #768	; 0x300
   14c3e:	d202      	bcs.n	14c46 <__aeabi_ddiv+0x6e>
   14c40:	085b      	lsrs	r3, r3, #1
   14c42:	ea4f 0232 	mov.w	r2, r2, rrx
   14c46:	1ab6      	subs	r6, r6, r2
   14c48:	eb65 0503 	sbc.w	r5, r5, r3
   14c4c:	085b      	lsrs	r3, r3, #1
   14c4e:	ea4f 0232 	mov.w	r2, r2, rrx
   14c52:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
   14c56:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
   14c5a:	ebb6 0e02 	subs.w	lr, r6, r2
   14c5e:	eb75 0e03 	sbcs.w	lr, r5, r3
   14c62:	bf22      	ittt	cs
   14c64:	1ab6      	subcs	r6, r6, r2
   14c66:	4675      	movcs	r5, lr
   14c68:	ea40 000c 	orrcs.w	r0, r0, ip
   14c6c:	085b      	lsrs	r3, r3, #1
   14c6e:	ea4f 0232 	mov.w	r2, r2, rrx
   14c72:	ebb6 0e02 	subs.w	lr, r6, r2
   14c76:	eb75 0e03 	sbcs.w	lr, r5, r3
   14c7a:	bf22      	ittt	cs
   14c7c:	1ab6      	subcs	r6, r6, r2
   14c7e:	4675      	movcs	r5, lr
   14c80:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   14c84:	085b      	lsrs	r3, r3, #1
   14c86:	ea4f 0232 	mov.w	r2, r2, rrx
   14c8a:	ebb6 0e02 	subs.w	lr, r6, r2
   14c8e:	eb75 0e03 	sbcs.w	lr, r5, r3
   14c92:	bf22      	ittt	cs
   14c94:	1ab6      	subcs	r6, r6, r2
   14c96:	4675      	movcs	r5, lr
   14c98:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   14c9c:	085b      	lsrs	r3, r3, #1
   14c9e:	ea4f 0232 	mov.w	r2, r2, rrx
   14ca2:	ebb6 0e02 	subs.w	lr, r6, r2
   14ca6:	eb75 0e03 	sbcs.w	lr, r5, r3
   14caa:	bf22      	ittt	cs
   14cac:	1ab6      	subcs	r6, r6, r2
   14cae:	4675      	movcs	r5, lr
   14cb0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   14cb4:	ea55 0e06 	orrs.w	lr, r5, r6
   14cb8:	d018      	beq.n	14cec <__aeabi_ddiv+0x114>
   14cba:	ea4f 1505 	mov.w	r5, r5, lsl #4
   14cbe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
   14cc2:	ea4f 1606 	mov.w	r6, r6, lsl #4
   14cc6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
   14cca:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
   14cce:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   14cd2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
   14cd6:	d1c0      	bne.n	14c5a <__aeabi_ddiv+0x82>
   14cd8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14cdc:	d10b      	bne.n	14cf6 <__aeabi_ddiv+0x11e>
   14cde:	ea41 0100 	orr.w	r1, r1, r0
   14ce2:	f04f 0000 	mov.w	r0, #0
   14ce6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
   14cea:	e7b6      	b.n	14c5a <__aeabi_ddiv+0x82>
   14cec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   14cf0:	bf04      	itt	eq
   14cf2:	4301      	orreq	r1, r0
   14cf4:	2000      	moveq	r0, #0
   14cf6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
   14cfa:	bf88      	it	hi
   14cfc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
   14d00:	f63f aeaf 	bhi.w	14a62 <__aeabi_dmul+0xde>
   14d04:	ebb5 0c03 	subs.w	ip, r5, r3
   14d08:	bf04      	itt	eq
   14d0a:	ebb6 0c02 	subseq.w	ip, r6, r2
   14d0e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   14d12:	f150 0000 	adcs.w	r0, r0, #0
   14d16:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   14d1a:	bd70      	pop	{r4, r5, r6, pc}
   14d1c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
   14d20:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
   14d24:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
   14d28:	bfc2      	ittt	gt
   14d2a:	ebd4 050c 	rsbsgt	r5, r4, ip
   14d2e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
   14d32:	bd70      	popgt	{r4, r5, r6, pc}
   14d34:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14d38:	f04f 0e00 	mov.w	lr, #0
   14d3c:	3c01      	subs	r4, #1
   14d3e:	e690      	b.n	14a62 <__aeabi_dmul+0xde>
   14d40:	ea45 0e06 	orr.w	lr, r5, r6
   14d44:	e68d      	b.n	14a62 <__aeabi_dmul+0xde>
   14d46:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
   14d4a:	ea94 0f0c 	teq	r4, ip
   14d4e:	bf08      	it	eq
   14d50:	ea95 0f0c 	teqeq	r5, ip
   14d54:	f43f af3b 	beq.w	14bce <__aeabi_dmul+0x24a>
   14d58:	ea94 0f0c 	teq	r4, ip
   14d5c:	d10a      	bne.n	14d74 <__aeabi_ddiv+0x19c>
   14d5e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   14d62:	f47f af34 	bne.w	14bce <__aeabi_dmul+0x24a>
   14d66:	ea95 0f0c 	teq	r5, ip
   14d6a:	f47f af25 	bne.w	14bb8 <__aeabi_dmul+0x234>
   14d6e:	4610      	mov	r0, r2
   14d70:	4619      	mov	r1, r3
   14d72:	e72c      	b.n	14bce <__aeabi_dmul+0x24a>
   14d74:	ea95 0f0c 	teq	r5, ip
   14d78:	d106      	bne.n	14d88 <__aeabi_ddiv+0x1b0>
   14d7a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
   14d7e:	f43f aefd 	beq.w	14b7c <__aeabi_dmul+0x1f8>
   14d82:	4610      	mov	r0, r2
   14d84:	4619      	mov	r1, r3
   14d86:	e722      	b.n	14bce <__aeabi_dmul+0x24a>
   14d88:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
   14d8c:	bf18      	it	ne
   14d8e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
   14d92:	f47f aec5 	bne.w	14b20 <__aeabi_dmul+0x19c>
   14d96:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
   14d9a:	f47f af0d 	bne.w	14bb8 <__aeabi_dmul+0x234>
   14d9e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
   14da2:	f47f aeeb 	bne.w	14b7c <__aeabi_dmul+0x1f8>
   14da6:	e712      	b.n	14bce <__aeabi_dmul+0x24a>

00014da8 <__aeabi_d2f>:
   14da8:	ea4f 0241 	mov.w	r2, r1, lsl #1
   14dac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
   14db0:	bf24      	itt	cs
   14db2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
   14db6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
   14dba:	d90d      	bls.n	14dd8 <__aeabi_d2f+0x30>
   14dbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   14dc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
   14dc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
   14dc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
   14dcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
   14dd0:	bf08      	it	eq
   14dd2:	f020 0001 	biceq.w	r0, r0, #1
   14dd6:	4770      	bx	lr
   14dd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
   14ddc:	d121      	bne.n	14e22 <__aeabi_d2f+0x7a>
   14dde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
   14de2:	bfbc      	itt	lt
   14de4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
   14de8:	4770      	bxlt	lr
   14dea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
   14dee:	ea4f 5252 	mov.w	r2, r2, lsr #21
   14df2:	f1c2 0218 	rsb	r2, r2, #24
   14df6:	f1c2 0c20 	rsb	ip, r2, #32
   14dfa:	fa10 f30c 	lsls.w	r3, r0, ip
   14dfe:	fa20 f002 	lsr.w	r0, r0, r2
   14e02:	bf18      	it	ne
   14e04:	f040 0001 	orrne.w	r0, r0, #1
   14e08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   14e0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
   14e10:	fa03 fc0c 	lsl.w	ip, r3, ip
   14e14:	ea40 000c 	orr.w	r0, r0, ip
   14e18:	fa23 f302 	lsr.w	r3, r3, r2
   14e1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
   14e20:	e7cc      	b.n	14dbc <__aeabi_d2f+0x14>
   14e22:	ea7f 5362 	mvns.w	r3, r2, asr #21
   14e26:	d107      	bne.n	14e38 <__aeabi_d2f+0x90>
   14e28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
   14e2c:	bf1e      	ittt	ne
   14e2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
   14e32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
   14e36:	4770      	bxne	lr
   14e38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
   14e3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   14e40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14e44:	4770      	bx	lr
   14e46:	bf00      	nop

00014e48 <__aeabi_frsub>:
   14e48:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
   14e4c:	e002      	b.n	14e54 <__addsf3>
   14e4e:	bf00      	nop

00014e50 <__aeabi_fsub>:
   14e50:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00014e54 <__addsf3>:
   14e54:	0042      	lsls	r2, r0, #1
   14e56:	bf1f      	itttt	ne
   14e58:	ea5f 0341 	movsne.w	r3, r1, lsl #1
   14e5c:	ea92 0f03 	teqne	r2, r3
   14e60:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
   14e64:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   14e68:	d06a      	beq.n	14f40 <__addsf3+0xec>
   14e6a:	ea4f 6212 	mov.w	r2, r2, lsr #24
   14e6e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
   14e72:	bfc1      	itttt	gt
   14e74:	18d2      	addgt	r2, r2, r3
   14e76:	4041      	eorgt	r1, r0
   14e78:	4048      	eorgt	r0, r1
   14e7a:	4041      	eorgt	r1, r0
   14e7c:	bfb8      	it	lt
   14e7e:	425b      	neglt	r3, r3
   14e80:	2b19      	cmp	r3, #25
   14e82:	bf88      	it	hi
   14e84:	4770      	bxhi	lr
   14e86:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
   14e8a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14e8e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
   14e92:	bf18      	it	ne
   14e94:	4240      	negne	r0, r0
   14e96:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   14e9a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
   14e9e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
   14ea2:	bf18      	it	ne
   14ea4:	4249      	negne	r1, r1
   14ea6:	ea92 0f03 	teq	r2, r3
   14eaa:	d03f      	beq.n	14f2c <__addsf3+0xd8>
   14eac:	f1a2 0201 	sub.w	r2, r2, #1
   14eb0:	fa41 fc03 	asr.w	ip, r1, r3
   14eb4:	eb10 000c 	adds.w	r0, r0, ip
   14eb8:	f1c3 0320 	rsb	r3, r3, #32
   14ebc:	fa01 f103 	lsl.w	r1, r1, r3
   14ec0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14ec4:	d502      	bpl.n	14ecc <__addsf3+0x78>
   14ec6:	4249      	negs	r1, r1
   14ec8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
   14ecc:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
   14ed0:	d313      	bcc.n	14efa <__addsf3+0xa6>
   14ed2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
   14ed6:	d306      	bcc.n	14ee6 <__addsf3+0x92>
   14ed8:	0840      	lsrs	r0, r0, #1
   14eda:	ea4f 0131 	mov.w	r1, r1, rrx
   14ede:	f102 0201 	add.w	r2, r2, #1
   14ee2:	2afe      	cmp	r2, #254	; 0xfe
   14ee4:	d251      	bcs.n	14f8a <__addsf3+0x136>
   14ee6:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
   14eea:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   14eee:	bf08      	it	eq
   14ef0:	f020 0001 	biceq.w	r0, r0, #1
   14ef4:	ea40 0003 	orr.w	r0, r0, r3
   14ef8:	4770      	bx	lr
   14efa:	0049      	lsls	r1, r1, #1
   14efc:	eb40 0000 	adc.w	r0, r0, r0
   14f00:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
   14f04:	f1a2 0201 	sub.w	r2, r2, #1
   14f08:	d1ed      	bne.n	14ee6 <__addsf3+0x92>
   14f0a:	fab0 fc80 	clz	ip, r0
   14f0e:	f1ac 0c08 	sub.w	ip, ip, #8
   14f12:	ebb2 020c 	subs.w	r2, r2, ip
   14f16:	fa00 f00c 	lsl.w	r0, r0, ip
   14f1a:	bfaa      	itet	ge
   14f1c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
   14f20:	4252      	neglt	r2, r2
   14f22:	4318      	orrge	r0, r3
   14f24:	bfbc      	itt	lt
   14f26:	40d0      	lsrlt	r0, r2
   14f28:	4318      	orrlt	r0, r3
   14f2a:	4770      	bx	lr
   14f2c:	f092 0f00 	teq	r2, #0
   14f30:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
   14f34:	bf06      	itte	eq
   14f36:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
   14f3a:	3201      	addeq	r2, #1
   14f3c:	3b01      	subne	r3, #1
   14f3e:	e7b5      	b.n	14eac <__addsf3+0x58>
   14f40:	ea4f 0341 	mov.w	r3, r1, lsl #1
   14f44:	ea7f 6c22 	mvns.w	ip, r2, asr #24
   14f48:	bf18      	it	ne
   14f4a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
   14f4e:	d021      	beq.n	14f94 <__addsf3+0x140>
   14f50:	ea92 0f03 	teq	r2, r3
   14f54:	d004      	beq.n	14f60 <__addsf3+0x10c>
   14f56:	f092 0f00 	teq	r2, #0
   14f5a:	bf08      	it	eq
   14f5c:	4608      	moveq	r0, r1
   14f5e:	4770      	bx	lr
   14f60:	ea90 0f01 	teq	r0, r1
   14f64:	bf1c      	itt	ne
   14f66:	2000      	movne	r0, #0
   14f68:	4770      	bxne	lr
   14f6a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
   14f6e:	d104      	bne.n	14f7a <__addsf3+0x126>
   14f70:	0040      	lsls	r0, r0, #1
   14f72:	bf28      	it	cs
   14f74:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
   14f78:	4770      	bx	lr
   14f7a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
   14f7e:	bf3c      	itt	cc
   14f80:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
   14f84:	4770      	bxcc	lr
   14f86:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
   14f8a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
   14f8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   14f92:	4770      	bx	lr
   14f94:	ea7f 6222 	mvns.w	r2, r2, asr #24
   14f98:	bf16      	itet	ne
   14f9a:	4608      	movne	r0, r1
   14f9c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
   14fa0:	4601      	movne	r1, r0
   14fa2:	0242      	lsls	r2, r0, #9
   14fa4:	bf06      	itte	eq
   14fa6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
   14faa:	ea90 0f01 	teqeq	r0, r1
   14fae:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
   14fb2:	4770      	bx	lr

00014fb4 <__aeabi_ui2f>:
   14fb4:	f04f 0300 	mov.w	r3, #0
   14fb8:	e004      	b.n	14fc4 <__aeabi_i2f+0x8>
   14fba:	bf00      	nop

00014fbc <__aeabi_i2f>:
   14fbc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
   14fc0:	bf48      	it	mi
   14fc2:	4240      	negmi	r0, r0
   14fc4:	ea5f 0c00 	movs.w	ip, r0
   14fc8:	bf08      	it	eq
   14fca:	4770      	bxeq	lr
   14fcc:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
   14fd0:	4601      	mov	r1, r0
   14fd2:	f04f 0000 	mov.w	r0, #0
   14fd6:	e01c      	b.n	15012 <__aeabi_l2f+0x2a>

00014fd8 <__aeabi_ul2f>:
   14fd8:	ea50 0201 	orrs.w	r2, r0, r1
   14fdc:	bf08      	it	eq
   14fde:	4770      	bxeq	lr
   14fe0:	f04f 0300 	mov.w	r3, #0
   14fe4:	e00a      	b.n	14ffc <__aeabi_l2f+0x14>
   14fe6:	bf00      	nop

00014fe8 <__aeabi_l2f>:
   14fe8:	ea50 0201 	orrs.w	r2, r0, r1
   14fec:	bf08      	it	eq
   14fee:	4770      	bxeq	lr
   14ff0:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
   14ff4:	d502      	bpl.n	14ffc <__aeabi_l2f+0x14>
   14ff6:	4240      	negs	r0, r0
   14ff8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   14ffc:	ea5f 0c01 	movs.w	ip, r1
   15000:	bf02      	ittt	eq
   15002:	4684      	moveq	ip, r0
   15004:	4601      	moveq	r1, r0
   15006:	2000      	moveq	r0, #0
   15008:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
   1500c:	bf08      	it	eq
   1500e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
   15012:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
   15016:	fabc f28c 	clz	r2, ip
   1501a:	3a08      	subs	r2, #8
   1501c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
   15020:	db10      	blt.n	15044 <__aeabi_l2f+0x5c>
   15022:	fa01 fc02 	lsl.w	ip, r1, r2
   15026:	4463      	add	r3, ip
   15028:	fa00 fc02 	lsl.w	ip, r0, r2
   1502c:	f1c2 0220 	rsb	r2, r2, #32
   15030:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   15034:	fa20 f202 	lsr.w	r2, r0, r2
   15038:	eb43 0002 	adc.w	r0, r3, r2
   1503c:	bf08      	it	eq
   1503e:	f020 0001 	biceq.w	r0, r0, #1
   15042:	4770      	bx	lr
   15044:	f102 0220 	add.w	r2, r2, #32
   15048:	fa01 fc02 	lsl.w	ip, r1, r2
   1504c:	f1c2 0220 	rsb	r2, r2, #32
   15050:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
   15054:	fa21 f202 	lsr.w	r2, r1, r2
   15058:	eb43 0002 	adc.w	r0, r3, r2
   1505c:	bf08      	it	eq
   1505e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   15062:	4770      	bx	lr

00015064 <__aeabi_fmul>:
   15064:	f04f 0cff 	mov.w	ip, #255	; 0xff
   15068:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   1506c:	bf1e      	ittt	ne
   1506e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   15072:	ea92 0f0c 	teqne	r2, ip
   15076:	ea93 0f0c 	teqne	r3, ip
   1507a:	d06f      	beq.n	1515c <__aeabi_fmul+0xf8>
   1507c:	441a      	add	r2, r3
   1507e:	ea80 0c01 	eor.w	ip, r0, r1
   15082:	0240      	lsls	r0, r0, #9
   15084:	bf18      	it	ne
   15086:	ea5f 2141 	movsne.w	r1, r1, lsl #9
   1508a:	d01e      	beq.n	150ca <__aeabi_fmul+0x66>
   1508c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   15090:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
   15094:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
   15098:	fba0 3101 	umull	r3, r1, r0, r1
   1509c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   150a0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
   150a4:	bf3e      	ittt	cc
   150a6:	0049      	lslcc	r1, r1, #1
   150a8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
   150ac:	005b      	lslcc	r3, r3, #1
   150ae:	ea40 0001 	orr.w	r0, r0, r1
   150b2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
   150b6:	2afd      	cmp	r2, #253	; 0xfd
   150b8:	d81d      	bhi.n	150f6 <__aeabi_fmul+0x92>
   150ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
   150be:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   150c2:	bf08      	it	eq
   150c4:	f020 0001 	biceq.w	r0, r0, #1
   150c8:	4770      	bx	lr
   150ca:	f090 0f00 	teq	r0, #0
   150ce:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   150d2:	bf08      	it	eq
   150d4:	0249      	lsleq	r1, r1, #9
   150d6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   150da:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
   150de:	3a7f      	subs	r2, #127	; 0x7f
   150e0:	bfc2      	ittt	gt
   150e2:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   150e6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   150ea:	4770      	bxgt	lr
   150ec:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   150f0:	f04f 0300 	mov.w	r3, #0
   150f4:	3a01      	subs	r2, #1
   150f6:	dc5d      	bgt.n	151b4 <__aeabi_fmul+0x150>
   150f8:	f112 0f19 	cmn.w	r2, #25
   150fc:	bfdc      	itt	le
   150fe:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
   15102:	4770      	bxle	lr
   15104:	f1c2 0200 	rsb	r2, r2, #0
   15108:	0041      	lsls	r1, r0, #1
   1510a:	fa21 f102 	lsr.w	r1, r1, r2
   1510e:	f1c2 0220 	rsb	r2, r2, #32
   15112:	fa00 fc02 	lsl.w	ip, r0, r2
   15116:	ea5f 0031 	movs.w	r0, r1, rrx
   1511a:	f140 0000 	adc.w	r0, r0, #0
   1511e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
   15122:	bf08      	it	eq
   15124:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
   15128:	4770      	bx	lr
   1512a:	f092 0f00 	teq	r2, #0
   1512e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   15132:	bf02      	ittt	eq
   15134:	0040      	lsleq	r0, r0, #1
   15136:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   1513a:	3a01      	subeq	r2, #1
   1513c:	d0f9      	beq.n	15132 <__aeabi_fmul+0xce>
   1513e:	ea40 000c 	orr.w	r0, r0, ip
   15142:	f093 0f00 	teq	r3, #0
   15146:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   1514a:	bf02      	ittt	eq
   1514c:	0049      	lsleq	r1, r1, #1
   1514e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   15152:	3b01      	subeq	r3, #1
   15154:	d0f9      	beq.n	1514a <__aeabi_fmul+0xe6>
   15156:	ea41 010c 	orr.w	r1, r1, ip
   1515a:	e78f      	b.n	1507c <__aeabi_fmul+0x18>
   1515c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   15160:	ea92 0f0c 	teq	r2, ip
   15164:	bf18      	it	ne
   15166:	ea93 0f0c 	teqne	r3, ip
   1516a:	d00a      	beq.n	15182 <__aeabi_fmul+0x11e>
   1516c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   15170:	bf18      	it	ne
   15172:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   15176:	d1d8      	bne.n	1512a <__aeabi_fmul+0xc6>
   15178:	ea80 0001 	eor.w	r0, r0, r1
   1517c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   15180:	4770      	bx	lr
   15182:	f090 0f00 	teq	r0, #0
   15186:	bf17      	itett	ne
   15188:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
   1518c:	4608      	moveq	r0, r1
   1518e:	f091 0f00 	teqne	r1, #0
   15192:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
   15196:	d014      	beq.n	151c2 <__aeabi_fmul+0x15e>
   15198:	ea92 0f0c 	teq	r2, ip
   1519c:	d101      	bne.n	151a2 <__aeabi_fmul+0x13e>
   1519e:	0242      	lsls	r2, r0, #9
   151a0:	d10f      	bne.n	151c2 <__aeabi_fmul+0x15e>
   151a2:	ea93 0f0c 	teq	r3, ip
   151a6:	d103      	bne.n	151b0 <__aeabi_fmul+0x14c>
   151a8:	024b      	lsls	r3, r1, #9
   151aa:	bf18      	it	ne
   151ac:	4608      	movne	r0, r1
   151ae:	d108      	bne.n	151c2 <__aeabi_fmul+0x15e>
   151b0:	ea80 0001 	eor.w	r0, r0, r1
   151b4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
   151b8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   151bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   151c0:	4770      	bx	lr
   151c2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
   151c6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
   151ca:	4770      	bx	lr

000151cc <__aeabi_fdiv>:
   151cc:	f04f 0cff 	mov.w	ip, #255	; 0xff
   151d0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
   151d4:	bf1e      	ittt	ne
   151d6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
   151da:	ea92 0f0c 	teqne	r2, ip
   151de:	ea93 0f0c 	teqne	r3, ip
   151e2:	d069      	beq.n	152b8 <__aeabi_fdiv+0xec>
   151e4:	eba2 0203 	sub.w	r2, r2, r3
   151e8:	ea80 0c01 	eor.w	ip, r0, r1
   151ec:	0249      	lsls	r1, r1, #9
   151ee:	ea4f 2040 	mov.w	r0, r0, lsl #9
   151f2:	d037      	beq.n	15264 <__aeabi_fdiv+0x98>
   151f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   151f8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
   151fc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
   15200:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
   15204:	428b      	cmp	r3, r1
   15206:	bf38      	it	cc
   15208:	005b      	lslcc	r3, r3, #1
   1520a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
   1520e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
   15212:	428b      	cmp	r3, r1
   15214:	bf24      	itt	cs
   15216:	1a5b      	subcs	r3, r3, r1
   15218:	ea40 000c 	orrcs.w	r0, r0, ip
   1521c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
   15220:	bf24      	itt	cs
   15222:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
   15226:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
   1522a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
   1522e:	bf24      	itt	cs
   15230:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
   15234:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
   15238:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
   1523c:	bf24      	itt	cs
   1523e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
   15242:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
   15246:	011b      	lsls	r3, r3, #4
   15248:	bf18      	it	ne
   1524a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
   1524e:	d1e0      	bne.n	15212 <__aeabi_fdiv+0x46>
   15250:	2afd      	cmp	r2, #253	; 0xfd
   15252:	f63f af50 	bhi.w	150f6 <__aeabi_fmul+0x92>
   15256:	428b      	cmp	r3, r1
   15258:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
   1525c:	bf08      	it	eq
   1525e:	f020 0001 	biceq.w	r0, r0, #1
   15262:	4770      	bx	lr
   15264:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
   15268:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
   1526c:	327f      	adds	r2, #127	; 0x7f
   1526e:	bfc2      	ittt	gt
   15270:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
   15274:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
   15278:	4770      	bxgt	lr
   1527a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
   1527e:	f04f 0300 	mov.w	r3, #0
   15282:	3a01      	subs	r2, #1
   15284:	e737      	b.n	150f6 <__aeabi_fmul+0x92>
   15286:	f092 0f00 	teq	r2, #0
   1528a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
   1528e:	bf02      	ittt	eq
   15290:	0040      	lsleq	r0, r0, #1
   15292:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
   15296:	3a01      	subeq	r2, #1
   15298:	d0f9      	beq.n	1528e <__aeabi_fdiv+0xc2>
   1529a:	ea40 000c 	orr.w	r0, r0, ip
   1529e:	f093 0f00 	teq	r3, #0
   152a2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
   152a6:	bf02      	ittt	eq
   152a8:	0049      	lsleq	r1, r1, #1
   152aa:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
   152ae:	3b01      	subeq	r3, #1
   152b0:	d0f9      	beq.n	152a6 <__aeabi_fdiv+0xda>
   152b2:	ea41 010c 	orr.w	r1, r1, ip
   152b6:	e795      	b.n	151e4 <__aeabi_fdiv+0x18>
   152b8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
   152bc:	ea92 0f0c 	teq	r2, ip
   152c0:	d108      	bne.n	152d4 <__aeabi_fdiv+0x108>
   152c2:	0242      	lsls	r2, r0, #9
   152c4:	f47f af7d 	bne.w	151c2 <__aeabi_fmul+0x15e>
   152c8:	ea93 0f0c 	teq	r3, ip
   152cc:	f47f af70 	bne.w	151b0 <__aeabi_fmul+0x14c>
   152d0:	4608      	mov	r0, r1
   152d2:	e776      	b.n	151c2 <__aeabi_fmul+0x15e>
   152d4:	ea93 0f0c 	teq	r3, ip
   152d8:	d104      	bne.n	152e4 <__aeabi_fdiv+0x118>
   152da:	024b      	lsls	r3, r1, #9
   152dc:	f43f af4c 	beq.w	15178 <__aeabi_fmul+0x114>
   152e0:	4608      	mov	r0, r1
   152e2:	e76e      	b.n	151c2 <__aeabi_fmul+0x15e>
   152e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
   152e8:	bf18      	it	ne
   152ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
   152ee:	d1ca      	bne.n	15286 <__aeabi_fdiv+0xba>
   152f0:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
   152f4:	f47f af5c 	bne.w	151b0 <__aeabi_fmul+0x14c>
   152f8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
   152fc:	f47f af3c 	bne.w	15178 <__aeabi_fmul+0x114>
   15300:	e75f      	b.n	151c2 <__aeabi_fmul+0x15e>
   15302:	bf00      	nop

00015304 <gcvt>:
   15304:	b5f0      	push	{r4, r5, r6, r7, lr}
   15306:	4615      	mov	r5, r2
   15308:	461c      	mov	r4, r3
   1530a:	b085      	sub	sp, #20
   1530c:	2200      	movs	r2, #0
   1530e:	2300      	movs	r3, #0
   15310:	4606      	mov	r6, r0
   15312:	460f      	mov	r7, r1
   15314:	f005 fbb2 	bl	1aa7c <__aeabi_dcmplt>
   15318:	b9a8      	cbnz	r0, 15346 <gcvt+0x42>
   1531a:	4620      	mov	r0, r4
   1531c:	f240 110c 	movw	r1, #268	; 0x10c
   15320:	9500      	str	r5, [sp, #0]
   15322:	f2c2 0100 	movt	r1, #8192	; 0x2000
   15326:	9001      	str	r0, [sp, #4]
   15328:	4632      	mov	r2, r6
   1532a:	463b      	mov	r3, r7
   1532c:	6808      	ldr	r0, [r1, #0]
   1532e:	2167      	movs	r1, #103	; 0x67
   15330:	9102      	str	r1, [sp, #8]
   15332:	2100      	movs	r1, #0
   15334:	9103      	str	r1, [sp, #12]
   15336:	f003 f9df 	bl	186f8 <_gcvt>
   1533a:	2800      	cmp	r0, #0
   1533c:	bf14      	ite	ne
   1533e:	4620      	movne	r0, r4
   15340:	2000      	moveq	r0, #0
   15342:	b005      	add	sp, #20
   15344:	bdf0      	pop	{r4, r5, r6, r7, pc}
   15346:	4620      	mov	r0, r4
   15348:	232d      	movs	r3, #45	; 0x2d
   1534a:	3d01      	subs	r5, #1
   1534c:	f800 3b01 	strb.w	r3, [r0], #1
   15350:	e7e4      	b.n	1531c <gcvt+0x18>
   15352:	bf00      	nop

00015354 <gcvtf>:
   15354:	b570      	push	{r4, r5, r6, lr}
   15356:	4614      	mov	r4, r2
   15358:	460d      	mov	r5, r1
   1535a:	f7ff fabf 	bl	148dc <__aeabi_f2d>
   1535e:	462a      	mov	r2, r5
   15360:	4623      	mov	r3, r4
   15362:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   15366:	e7cd      	b.n	15304 <gcvt>

00015368 <ecvt>:
   15368:	b510      	push	{r4, lr}
   1536a:	b082      	sub	sp, #8
   1536c:	2400      	movs	r4, #0
   1536e:	9401      	str	r4, [sp, #4]
   15370:	9c04      	ldr	r4, [sp, #16]
   15372:	9400      	str	r4, [sp, #0]
   15374:	f003 fac4 	bl	18900 <ecvtbuf>
   15378:	b002      	add	sp, #8
   1537a:	bd10      	pop	{r4, pc}

0001537c <ecvtf>:
   1537c:	b570      	push	{r4, r5, r6, lr}
   1537e:	4615      	mov	r5, r2
   15380:	b082      	sub	sp, #8
   15382:	460e      	mov	r6, r1
   15384:	461c      	mov	r4, r3
   15386:	f7ff faa9 	bl	148dc <__aeabi_f2d>
   1538a:	4632      	mov	r2, r6
   1538c:	462b      	mov	r3, r5
   1538e:	9400      	str	r4, [sp, #0]
   15390:	f7ff ffea 	bl	15368 <ecvt>
   15394:	b002      	add	sp, #8
   15396:	bd70      	pop	{r4, r5, r6, pc}

00015398 <fcvt>:
   15398:	b510      	push	{r4, lr}
   1539a:	b082      	sub	sp, #8
   1539c:	2400      	movs	r4, #0
   1539e:	9401      	str	r4, [sp, #4]
   153a0:	9c04      	ldr	r4, [sp, #16]
   153a2:	9400      	str	r4, [sp, #0]
   153a4:	f003 fb06 	bl	189b4 <fcvtbuf>
   153a8:	b002      	add	sp, #8
   153aa:	bd10      	pop	{r4, pc}

000153ac <fcvtf>:
   153ac:	b570      	push	{r4, r5, r6, lr}
   153ae:	4615      	mov	r5, r2
   153b0:	b082      	sub	sp, #8
   153b2:	460e      	mov	r6, r1
   153b4:	461c      	mov	r4, r3
   153b6:	f7ff fa91 	bl	148dc <__aeabi_f2d>
   153ba:	4632      	mov	r2, r6
   153bc:	462b      	mov	r3, r5
   153be:	9400      	str	r4, [sp, #0]
   153c0:	f7ff ffea 	bl	15398 <fcvt>
   153c4:	b002      	add	sp, #8
   153c6:	bd70      	pop	{r4, r5, r6, pc}

000153c8 <__errno>:
   153c8:	f240 130c 	movw	r3, #268	; 0x10c
   153cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
   153d0:	6818      	ldr	r0, [r3, #0]
   153d2:	4770      	bx	lr

000153d4 <__libc_init_array>:
   153d4:	b570      	push	{r4, r5, r6, lr}
   153d6:	f24e 6678 	movw	r6, #59000	; 0xe678
   153da:	f24e 6578 	movw	r5, #59000	; 0xe678
   153de:	f2c0 0602 	movt	r6, #2
   153e2:	f2c0 0502 	movt	r5, #2
   153e6:	1b76      	subs	r6, r6, r5
   153e8:	10b6      	asrs	r6, r6, #2
   153ea:	d006      	beq.n	153fa <__libc_init_array+0x26>
   153ec:	2400      	movs	r4, #0
   153ee:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   153f2:	3401      	adds	r4, #1
   153f4:	4798      	blx	r3
   153f6:	42a6      	cmp	r6, r4
   153f8:	d8f9      	bhi.n	153ee <__libc_init_array+0x1a>
   153fa:	f24e 6578 	movw	r5, #59000	; 0xe678
   153fe:	f24e 667c 	movw	r6, #59004	; 0xe67c
   15402:	f2c0 0502 	movt	r5, #2
   15406:	f2c0 0602 	movt	r6, #2
   1540a:	1b76      	subs	r6, r6, r5
   1540c:	f019 f928 	bl	2e660 <_init>
   15410:	10b6      	asrs	r6, r6, #2
   15412:	d006      	beq.n	15422 <__libc_init_array+0x4e>
   15414:	2400      	movs	r4, #0
   15416:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
   1541a:	3401      	adds	r4, #1
   1541c:	4798      	blx	r3
   1541e:	42a6      	cmp	r6, r4
   15420:	d8f9      	bhi.n	15416 <__libc_init_array+0x42>
   15422:	bd70      	pop	{r4, r5, r6, pc}

00015424 <memcpy>:
   15424:	2a03      	cmp	r2, #3
   15426:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   1542a:	d80b      	bhi.n	15444 <memcpy+0x20>
   1542c:	b13a      	cbz	r2, 1543e <memcpy+0x1a>
   1542e:	2300      	movs	r3, #0
   15430:	f811 c003 	ldrb.w	ip, [r1, r3]
   15434:	f800 c003 	strb.w	ip, [r0, r3]
   15438:	3301      	adds	r3, #1
   1543a:	4293      	cmp	r3, r2
   1543c:	d1f8      	bne.n	15430 <memcpy+0xc>
   1543e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15442:	4770      	bx	lr
   15444:	1882      	adds	r2, r0, r2
   15446:	460c      	mov	r4, r1
   15448:	4603      	mov	r3, r0
   1544a:	e003      	b.n	15454 <memcpy+0x30>
   1544c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
   15450:	f803 1c01 	strb.w	r1, [r3, #-1]
   15454:	f003 0603 	and.w	r6, r3, #3
   15458:	4619      	mov	r1, r3
   1545a:	46a4      	mov	ip, r4
   1545c:	3301      	adds	r3, #1
   1545e:	3401      	adds	r4, #1
   15460:	2e00      	cmp	r6, #0
   15462:	d1f3      	bne.n	1544c <memcpy+0x28>
   15464:	f01c 0403 	ands.w	r4, ip, #3
   15468:	4663      	mov	r3, ip
   1546a:	bf08      	it	eq
   1546c:	ebc1 0c02 	rsbeq	ip, r1, r2
   15470:	d068      	beq.n	15544 <memcpy+0x120>
   15472:	4265      	negs	r5, r4
   15474:	f1c4 0a04 	rsb	sl, r4, #4
   15478:	eb0c 0705 	add.w	r7, ip, r5
   1547c:	4633      	mov	r3, r6
   1547e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
   15482:	f85c 6005 	ldr.w	r6, [ip, r5]
   15486:	ea4f 08c4 	mov.w	r8, r4, lsl #3
   1548a:	1a55      	subs	r5, r2, r1
   1548c:	e008      	b.n	154a0 <memcpy+0x7c>
   1548e:	f857 4f04 	ldr.w	r4, [r7, #4]!
   15492:	4626      	mov	r6, r4
   15494:	fa04 f40a 	lsl.w	r4, r4, sl
   15498:	ea49 0404 	orr.w	r4, r9, r4
   1549c:	50cc      	str	r4, [r1, r3]
   1549e:	3304      	adds	r3, #4
   154a0:	185c      	adds	r4, r3, r1
   154a2:	2d03      	cmp	r5, #3
   154a4:	fa26 f908 	lsr.w	r9, r6, r8
   154a8:	f1a5 0504 	sub.w	r5, r5, #4
   154ac:	eb0c 0603 	add.w	r6, ip, r3
   154b0:	dced      	bgt.n	1548e <memcpy+0x6a>
   154b2:	2300      	movs	r3, #0
   154b4:	e002      	b.n	154bc <memcpy+0x98>
   154b6:	5cf1      	ldrb	r1, [r6, r3]
   154b8:	54e1      	strb	r1, [r4, r3]
   154ba:	3301      	adds	r3, #1
   154bc:	1919      	adds	r1, r3, r4
   154be:	4291      	cmp	r1, r2
   154c0:	d3f9      	bcc.n	154b6 <memcpy+0x92>
   154c2:	e7bc      	b.n	1543e <memcpy+0x1a>
   154c4:	f853 4c40 	ldr.w	r4, [r3, #-64]
   154c8:	f841 4c40 	str.w	r4, [r1, #-64]
   154cc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
   154d0:	f841 4c3c 	str.w	r4, [r1, #-60]
   154d4:	f853 4c38 	ldr.w	r4, [r3, #-56]
   154d8:	f841 4c38 	str.w	r4, [r1, #-56]
   154dc:	f853 4c34 	ldr.w	r4, [r3, #-52]
   154e0:	f841 4c34 	str.w	r4, [r1, #-52]
   154e4:	f853 4c30 	ldr.w	r4, [r3, #-48]
   154e8:	f841 4c30 	str.w	r4, [r1, #-48]
   154ec:	f853 4c2c 	ldr.w	r4, [r3, #-44]
   154f0:	f841 4c2c 	str.w	r4, [r1, #-44]
   154f4:	f853 4c28 	ldr.w	r4, [r3, #-40]
   154f8:	f841 4c28 	str.w	r4, [r1, #-40]
   154fc:	f853 4c24 	ldr.w	r4, [r3, #-36]
   15500:	f841 4c24 	str.w	r4, [r1, #-36]
   15504:	f853 4c20 	ldr.w	r4, [r3, #-32]
   15508:	f841 4c20 	str.w	r4, [r1, #-32]
   1550c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
   15510:	f841 4c1c 	str.w	r4, [r1, #-28]
   15514:	f853 4c18 	ldr.w	r4, [r3, #-24]
   15518:	f841 4c18 	str.w	r4, [r1, #-24]
   1551c:	f853 4c14 	ldr.w	r4, [r3, #-20]
   15520:	f841 4c14 	str.w	r4, [r1, #-20]
   15524:	f853 4c10 	ldr.w	r4, [r3, #-16]
   15528:	f841 4c10 	str.w	r4, [r1, #-16]
   1552c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
   15530:	f841 4c0c 	str.w	r4, [r1, #-12]
   15534:	f853 4c08 	ldr.w	r4, [r3, #-8]
   15538:	f841 4c08 	str.w	r4, [r1, #-8]
   1553c:	f853 4c04 	ldr.w	r4, [r3, #-4]
   15540:	f841 4c04 	str.w	r4, [r1, #-4]
   15544:	461c      	mov	r4, r3
   15546:	460d      	mov	r5, r1
   15548:	3340      	adds	r3, #64	; 0x40
   1554a:	3140      	adds	r1, #64	; 0x40
   1554c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
   15550:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
   15554:	dcb6      	bgt.n	154c4 <memcpy+0xa0>
   15556:	4621      	mov	r1, r4
   15558:	462b      	mov	r3, r5
   1555a:	1b54      	subs	r4, r2, r5
   1555c:	e00f      	b.n	1557e <memcpy+0x15a>
   1555e:	f851 5c10 	ldr.w	r5, [r1, #-16]
   15562:	f843 5c10 	str.w	r5, [r3, #-16]
   15566:	f851 5c0c 	ldr.w	r5, [r1, #-12]
   1556a:	f843 5c0c 	str.w	r5, [r3, #-12]
   1556e:	f851 5c08 	ldr.w	r5, [r1, #-8]
   15572:	f843 5c08 	str.w	r5, [r3, #-8]
   15576:	f851 5c04 	ldr.w	r5, [r1, #-4]
   1557a:	f843 5c04 	str.w	r5, [r3, #-4]
   1557e:	2c0f      	cmp	r4, #15
   15580:	460d      	mov	r5, r1
   15582:	469c      	mov	ip, r3
   15584:	f101 0110 	add.w	r1, r1, #16
   15588:	f103 0310 	add.w	r3, r3, #16
   1558c:	f1a4 0410 	sub.w	r4, r4, #16
   15590:	dce5      	bgt.n	1555e <memcpy+0x13a>
   15592:	ebcc 0102 	rsb	r1, ip, r2
   15596:	2300      	movs	r3, #0
   15598:	e003      	b.n	155a2 <memcpy+0x17e>
   1559a:	58ec      	ldr	r4, [r5, r3]
   1559c:	f84c 4003 	str.w	r4, [ip, r3]
   155a0:	3304      	adds	r3, #4
   155a2:	195e      	adds	r6, r3, r5
   155a4:	2903      	cmp	r1, #3
   155a6:	eb03 040c 	add.w	r4, r3, ip
   155aa:	f1a1 0104 	sub.w	r1, r1, #4
   155ae:	dcf4      	bgt.n	1559a <memcpy+0x176>
   155b0:	e77f      	b.n	154b2 <memcpy+0x8e>
   155b2:	bf00      	nop

000155b4 <memset>:
   155b4:	2a03      	cmp	r2, #3
   155b6:	b2c9      	uxtb	r1, r1
   155b8:	b430      	push	{r4, r5}
   155ba:	d807      	bhi.n	155cc <memset+0x18>
   155bc:	b122      	cbz	r2, 155c8 <memset+0x14>
   155be:	2300      	movs	r3, #0
   155c0:	54c1      	strb	r1, [r0, r3]
   155c2:	3301      	adds	r3, #1
   155c4:	4293      	cmp	r3, r2
   155c6:	d1fb      	bne.n	155c0 <memset+0xc>
   155c8:	bc30      	pop	{r4, r5}
   155ca:	4770      	bx	lr
   155cc:	eb00 0c02 	add.w	ip, r0, r2
   155d0:	4603      	mov	r3, r0
   155d2:	e001      	b.n	155d8 <memset+0x24>
   155d4:	f803 1c01 	strb.w	r1, [r3, #-1]
   155d8:	f003 0403 	and.w	r4, r3, #3
   155dc:	461a      	mov	r2, r3
   155de:	3301      	adds	r3, #1
   155e0:	2c00      	cmp	r4, #0
   155e2:	d1f7      	bne.n	155d4 <memset+0x20>
   155e4:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
   155e8:	ebc2 040c 	rsb	r4, r2, ip
   155ec:	fb03 f301 	mul.w	r3, r3, r1
   155f0:	e01f      	b.n	15632 <memset+0x7e>
   155f2:	f842 3c40 	str.w	r3, [r2, #-64]
   155f6:	f842 3c3c 	str.w	r3, [r2, #-60]
   155fa:	f842 3c38 	str.w	r3, [r2, #-56]
   155fe:	f842 3c34 	str.w	r3, [r2, #-52]
   15602:	f842 3c30 	str.w	r3, [r2, #-48]
   15606:	f842 3c2c 	str.w	r3, [r2, #-44]
   1560a:	f842 3c28 	str.w	r3, [r2, #-40]
   1560e:	f842 3c24 	str.w	r3, [r2, #-36]
   15612:	f842 3c20 	str.w	r3, [r2, #-32]
   15616:	f842 3c1c 	str.w	r3, [r2, #-28]
   1561a:	f842 3c18 	str.w	r3, [r2, #-24]
   1561e:	f842 3c14 	str.w	r3, [r2, #-20]
   15622:	f842 3c10 	str.w	r3, [r2, #-16]
   15626:	f842 3c0c 	str.w	r3, [r2, #-12]
   1562a:	f842 3c08 	str.w	r3, [r2, #-8]
   1562e:	f842 3c04 	str.w	r3, [r2, #-4]
   15632:	4615      	mov	r5, r2
   15634:	3240      	adds	r2, #64	; 0x40
   15636:	2c3f      	cmp	r4, #63	; 0x3f
   15638:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
   1563c:	dcd9      	bgt.n	155f2 <memset+0x3e>
   1563e:	462a      	mov	r2, r5
   15640:	ebc5 040c 	rsb	r4, r5, ip
   15644:	e007      	b.n	15656 <memset+0xa2>
   15646:	f842 3c10 	str.w	r3, [r2, #-16]
   1564a:	f842 3c0c 	str.w	r3, [r2, #-12]
   1564e:	f842 3c08 	str.w	r3, [r2, #-8]
   15652:	f842 3c04 	str.w	r3, [r2, #-4]
   15656:	4615      	mov	r5, r2
   15658:	3210      	adds	r2, #16
   1565a:	2c0f      	cmp	r4, #15
   1565c:	f1a4 0410 	sub.w	r4, r4, #16
   15660:	dcf1      	bgt.n	15646 <memset+0x92>
   15662:	462a      	mov	r2, r5
   15664:	ebc5 050c 	rsb	r5, r5, ip
   15668:	e001      	b.n	1566e <memset+0xba>
   1566a:	f842 3c04 	str.w	r3, [r2, #-4]
   1566e:	4614      	mov	r4, r2
   15670:	3204      	adds	r2, #4
   15672:	2d03      	cmp	r5, #3
   15674:	f1a5 0504 	sub.w	r5, r5, #4
   15678:	dcf7      	bgt.n	1566a <memset+0xb6>
   1567a:	e001      	b.n	15680 <memset+0xcc>
   1567c:	f804 1b01 	strb.w	r1, [r4], #1
   15680:	4564      	cmp	r4, ip
   15682:	d3fb      	bcc.n	1567c <memset+0xc8>
   15684:	e7a0      	b.n	155c8 <memset+0x14>
   15686:	bf00      	nop

00015688 <snprintf>:
   15688:	b40c      	push	{r2, r3}
   1568a:	f240 130c 	movw	r3, #268	; 0x10c
   1568e:	b5f0      	push	{r4, r5, r6, r7, lr}
   15690:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15694:	1e0c      	subs	r4, r1, #0
   15696:	b09d      	sub	sp, #116	; 0x74
   15698:	4605      	mov	r5, r0
   1569a:	681e      	ldr	r6, [r3, #0]
   1569c:	db28      	blt.n	156f0 <snprintf+0x68>
   1569e:	af23      	add	r7, sp, #140	; 0x8c
   156a0:	9a22      	ldr	r2, [sp, #136]	; 0x88
   156a2:	463b      	mov	r3, r7
   156a4:	4630      	mov	r0, r6
   156a6:	a901      	add	r1, sp, #4
   156a8:	bf0c      	ite	eq
   156aa:	46a4      	moveq	ip, r4
   156ac:	f104 3cff 	addne.w	ip, r4, #4294967295
   156b0:	f44f 7e02 	mov.w	lr, #520	; 0x208
   156b4:	9505      	str	r5, [sp, #20]
   156b6:	f8ad e010 	strh.w	lr, [sp, #16]
   156ba:	f04f 3eff 	mov.w	lr, #4294967295
   156be:	f8cd c018 	str.w	ip, [sp, #24]
   156c2:	9501      	str	r5, [sp, #4]
   156c4:	f8ad e012 	strh.w	lr, [sp, #18]
   156c8:	f8cd c00c 	str.w	ip, [sp, #12]
   156cc:	971b      	str	r7, [sp, #108]	; 0x6c
   156ce:	f000 fd59 	bl	16184 <_svfprintf_r>
   156d2:	f1b0 3fff 	cmp.w	r0, #4294967295
   156d6:	db08      	blt.n	156ea <snprintf+0x62>
   156d8:	b114      	cbz	r4, 156e0 <snprintf+0x58>
   156da:	9b01      	ldr	r3, [sp, #4]
   156dc:	2200      	movs	r2, #0
   156de:	701a      	strb	r2, [r3, #0]
   156e0:	b01d      	add	sp, #116	; 0x74
   156e2:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   156e6:	b002      	add	sp, #8
   156e8:	4770      	bx	lr
   156ea:	238b      	movs	r3, #139	; 0x8b
   156ec:	6033      	str	r3, [r6, #0]
   156ee:	e7f3      	b.n	156d8 <snprintf+0x50>
   156f0:	238b      	movs	r3, #139	; 0x8b
   156f2:	f04f 30ff 	mov.w	r0, #4294967295
   156f6:	6033      	str	r3, [r6, #0]
   156f8:	e7f2      	b.n	156e0 <snprintf+0x58>
   156fa:	bf00      	nop

000156fc <_snprintf_r>:
   156fc:	b408      	push	{r3}
   156fe:	b5f0      	push	{r4, r5, r6, r7, lr}
   15700:	1e14      	subs	r4, r2, #0
   15702:	b09c      	sub	sp, #112	; 0x70
   15704:	4606      	mov	r6, r0
   15706:	460d      	mov	r5, r1
   15708:	db27      	blt.n	1575a <_snprintf_r+0x5e>
   1570a:	af22      	add	r7, sp, #136	; 0x88
   1570c:	9a21      	ldr	r2, [sp, #132]	; 0x84
   1570e:	463b      	mov	r3, r7
   15710:	a901      	add	r1, sp, #4
   15712:	bf0c      	ite	eq
   15714:	46a4      	moveq	ip, r4
   15716:	f104 3cff 	addne.w	ip, r4, #4294967295
   1571a:	f44f 7e02 	mov.w	lr, #520	; 0x208
   1571e:	9505      	str	r5, [sp, #20]
   15720:	f8ad e010 	strh.w	lr, [sp, #16]
   15724:	f04f 3eff 	mov.w	lr, #4294967295
   15728:	f8cd c018 	str.w	ip, [sp, #24]
   1572c:	9501      	str	r5, [sp, #4]
   1572e:	f8ad e012 	strh.w	lr, [sp, #18]
   15732:	f8cd c00c 	str.w	ip, [sp, #12]
   15736:	971b      	str	r7, [sp, #108]	; 0x6c
   15738:	f000 fd24 	bl	16184 <_svfprintf_r>
   1573c:	f1b0 3fff 	cmp.w	r0, #4294967295
   15740:	db08      	blt.n	15754 <_snprintf_r+0x58>
   15742:	b114      	cbz	r4, 1574a <_snprintf_r+0x4e>
   15744:	9b01      	ldr	r3, [sp, #4]
   15746:	2200      	movs	r2, #0
   15748:	701a      	strb	r2, [r3, #0]
   1574a:	b01c      	add	sp, #112	; 0x70
   1574c:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   15750:	b001      	add	sp, #4
   15752:	4770      	bx	lr
   15754:	238b      	movs	r3, #139	; 0x8b
   15756:	6033      	str	r3, [r6, #0]
   15758:	e7f3      	b.n	15742 <_snprintf_r+0x46>
   1575a:	238b      	movs	r3, #139	; 0x8b
   1575c:	6003      	str	r3, [r0, #0]
   1575e:	f04f 30ff 	mov.w	r0, #4294967295
   15762:	e7f2      	b.n	1574a <_snprintf_r+0x4e>

00015764 <sprintf>:
   15764:	b40e      	push	{r1, r2, r3}
   15766:	f240 130c 	movw	r3, #268	; 0x10c
   1576a:	b530      	push	{r4, r5, lr}
   1576c:	b09c      	sub	sp, #112	; 0x70
   1576e:	ac1f      	add	r4, sp, #124	; 0x7c
   15770:	f2c2 0300 	movt	r3, #8192	; 0x2000
   15774:	4605      	mov	r5, r0
   15776:	a901      	add	r1, sp, #4
   15778:	f854 2b04 	ldr.w	r2, [r4], #4
   1577c:	f04f 3cff 	mov.w	ip, #4294967295
   15780:	6818      	ldr	r0, [r3, #0]
   15782:	f44f 7302 	mov.w	r3, #520	; 0x208
   15786:	f8ad 3010 	strh.w	r3, [sp, #16]
   1578a:	4623      	mov	r3, r4
   1578c:	9505      	str	r5, [sp, #20]
   1578e:	9501      	str	r5, [sp, #4]
   15790:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
   15794:	f8ad c012 	strh.w	ip, [sp, #18]
   15798:	9506      	str	r5, [sp, #24]
   1579a:	9503      	str	r5, [sp, #12]
   1579c:	941b      	str	r4, [sp, #108]	; 0x6c
   1579e:	f000 fcf1 	bl	16184 <_svfprintf_r>
   157a2:	9b01      	ldr	r3, [sp, #4]
   157a4:	2200      	movs	r2, #0
   157a6:	701a      	strb	r2, [r3, #0]
   157a8:	b01c      	add	sp, #112	; 0x70
   157aa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
   157ae:	b003      	add	sp, #12
   157b0:	4770      	bx	lr
   157b2:	bf00      	nop

000157b4 <_sprintf_r>:
   157b4:	b40c      	push	{r2, r3}
   157b6:	460b      	mov	r3, r1
   157b8:	b510      	push	{r4, lr}
   157ba:	b09c      	sub	sp, #112	; 0x70
   157bc:	ac1e      	add	r4, sp, #120	; 0x78
   157be:	a901      	add	r1, sp, #4
   157c0:	9305      	str	r3, [sp, #20]
   157c2:	f44f 7c02 	mov.w	ip, #520	; 0x208
   157c6:	f854 2b04 	ldr.w	r2, [r4], #4
   157ca:	9301      	str	r3, [sp, #4]
   157cc:	f04f 33ff 	mov.w	r3, #4294967295
   157d0:	f8ad 3012 	strh.w	r3, [sp, #18]
   157d4:	4623      	mov	r3, r4
   157d6:	941b      	str	r4, [sp, #108]	; 0x6c
   157d8:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
   157dc:	f8ad c010 	strh.w	ip, [sp, #16]
   157e0:	9406      	str	r4, [sp, #24]
   157e2:	9403      	str	r4, [sp, #12]
   157e4:	f000 fcce 	bl	16184 <_svfprintf_r>
   157e8:	9b01      	ldr	r3, [sp, #4]
   157ea:	2200      	movs	r2, #0
   157ec:	701a      	strb	r2, [r3, #0]
   157ee:	b01c      	add	sp, #112	; 0x70
   157f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   157f4:	b002      	add	sp, #8
   157f6:	4770      	bx	lr

000157f8 <strchr>:
   157f8:	b2c9      	uxtb	r1, r1
   157fa:	b430      	push	{r4, r5}
   157fc:	b119      	cbz	r1, 15806 <strchr+0xe>
   157fe:	e024      	b.n	1584a <strchr+0x52>
   15800:	7803      	ldrb	r3, [r0, #0]
   15802:	b1d3      	cbz	r3, 1583a <strchr+0x42>
   15804:	3001      	adds	r0, #1
   15806:	f010 0f03 	tst.w	r0, #3
   1580a:	d1f9      	bne.n	15800 <strchr+0x8>
   1580c:	6803      	ldr	r3, [r0, #0]
   1580e:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15812:	ea22 0303 	bic.w	r3, r2, r3
   15816:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1581a:	d108      	bne.n	1582e <strchr+0x36>
   1581c:	f850 3f04 	ldr.w	r3, [r0, #4]!
   15820:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15824:	ea22 0303 	bic.w	r3, r2, r3
   15828:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1582c:	d0f6      	beq.n	1581c <strchr+0x24>
   1582e:	7803      	ldrb	r3, [r0, #0]
   15830:	b11b      	cbz	r3, 1583a <strchr+0x42>
   15832:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   15836:	2b00      	cmp	r3, #0
   15838:	d1fb      	bne.n	15832 <strchr+0x3a>
   1583a:	bc30      	pop	{r4, r5}
   1583c:	4770      	bx	lr
   1583e:	7803      	ldrb	r3, [r0, #0]
   15840:	2b00      	cmp	r3, #0
   15842:	d036      	beq.n	158b2 <strchr+0xba>
   15844:	4299      	cmp	r1, r3
   15846:	d0f8      	beq.n	1583a <strchr+0x42>
   15848:	3001      	adds	r0, #1
   1584a:	f010 0f03 	tst.w	r0, #3
   1584e:	d1f6      	bne.n	1583e <strchr+0x46>
   15850:	6803      	ldr	r3, [r0, #0]
   15852:	ea41 2501 	orr.w	r5, r1, r1, lsl #8
   15856:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   1585a:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   1585e:	ea22 0203 	bic.w	r2, r2, r3
   15862:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15866:	d11b      	bne.n	158a0 <strchr+0xa8>
   15868:	ea85 0303 	eor.w	r3, r5, r3
   1586c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   15870:	ea22 0303 	bic.w	r3, r2, r3
   15874:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   15878:	d003      	beq.n	15882 <strchr+0x8a>
   1587a:	e011      	b.n	158a0 <strchr+0xa8>
   1587c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15880:	d10e      	bne.n	158a0 <strchr+0xa8>
   15882:	f850 3f04 	ldr.w	r3, [r0, #4]!
   15886:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
   1588a:	ea85 0203 	eor.w	r2, r5, r3
   1588e:	ea24 0303 	bic.w	r3, r4, r3
   15892:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
   15896:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1589a:	ea2c 0202 	bic.w	r2, ip, r2
   1589e:	d0ed      	beq.n	1587c <strchr+0x84>
   158a0:	7803      	ldrb	r3, [r0, #0]
   158a2:	b91b      	cbnz	r3, 158ac <strchr+0xb4>
   158a4:	e005      	b.n	158b2 <strchr+0xba>
   158a6:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   158aa:	b113      	cbz	r3, 158b2 <strchr+0xba>
   158ac:	4299      	cmp	r1, r3
   158ae:	d1fa      	bne.n	158a6 <strchr+0xae>
   158b0:	e7c3      	b.n	1583a <strchr+0x42>
   158b2:	2000      	movs	r0, #0
   158b4:	e7c1      	b.n	1583a <strchr+0x42>
   158b6:	bf00      	nop

000158b8 <strcpy>:
   158b8:	ea80 0201 	eor.w	r2, r0, r1
   158bc:	4684      	mov	ip, r0
   158be:	f012 0f03 	tst.w	r2, #3
   158c2:	d14f      	bne.n	15964 <strcpy+0xac>
   158c4:	f011 0f03 	tst.w	r1, #3
   158c8:	d132      	bne.n	15930 <strcpy+0x78>
   158ca:	f84d 4d04 	str.w	r4, [sp, #-4]!
   158ce:	f011 0f04 	tst.w	r1, #4
   158d2:	f851 3b04 	ldr.w	r3, [r1], #4
   158d6:	d00b      	beq.n	158f0 <strcpy+0x38>
   158d8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   158dc:	439a      	bics	r2, r3
   158de:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   158e2:	bf04      	itt	eq
   158e4:	f84c 3b04 	streq.w	r3, [ip], #4
   158e8:	f851 3b04 	ldreq.w	r3, [r1], #4
   158ec:	d116      	bne.n	1591c <strcpy+0x64>
   158ee:	bf00      	nop
   158f0:	f851 4b04 	ldr.w	r4, [r1], #4
   158f4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
   158f8:	439a      	bics	r2, r3
   158fa:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   158fe:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
   15902:	d10b      	bne.n	1591c <strcpy+0x64>
   15904:	f84c 3b04 	str.w	r3, [ip], #4
   15908:	43a2      	bics	r2, r4
   1590a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   1590e:	bf04      	itt	eq
   15910:	f851 3b04 	ldreq.w	r3, [r1], #4
   15914:	f84c 4b04 	streq.w	r4, [ip], #4
   15918:	d0ea      	beq.n	158f0 <strcpy+0x38>
   1591a:	4623      	mov	r3, r4
   1591c:	f80c 3b01 	strb.w	r3, [ip], #1
   15920:	f013 0fff 	tst.w	r3, #255	; 0xff
   15924:	ea4f 2333 	mov.w	r3, r3, ror #8
   15928:	d1f8      	bne.n	1591c <strcpy+0x64>
   1592a:	f85d 4b04 	ldr.w	r4, [sp], #4
   1592e:	4770      	bx	lr
   15930:	f011 0f01 	tst.w	r1, #1
   15934:	d006      	beq.n	15944 <strcpy+0x8c>
   15936:	f811 2b01 	ldrb.w	r2, [r1], #1
   1593a:	f80c 2b01 	strb.w	r2, [ip], #1
   1593e:	2a00      	cmp	r2, #0
   15940:	bf08      	it	eq
   15942:	4770      	bxeq	lr
   15944:	f011 0f02 	tst.w	r1, #2
   15948:	d0bf      	beq.n	158ca <strcpy+0x12>
   1594a:	f831 2b02 	ldrh.w	r2, [r1], #2
   1594e:	f012 0fff 	tst.w	r2, #255	; 0xff
   15952:	bf16      	itet	ne
   15954:	f82c 2b02 	strhne.w	r2, [ip], #2
   15958:	f88c 2000 	strbeq.w	r2, [ip]
   1595c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
   15960:	d1b3      	bne.n	158ca <strcpy+0x12>
   15962:	4770      	bx	lr
   15964:	f811 2b01 	ldrb.w	r2, [r1], #1
   15968:	f80c 2b01 	strb.w	r2, [ip], #1
   1596c:	2a00      	cmp	r2, #0
   1596e:	d1f9      	bne.n	15964 <strcpy+0xac>
   15970:	4770      	bx	lr
   15972:	bf00      	nop

00015974 <strlen>:
   15974:	f020 0103 	bic.w	r1, r0, #3
   15978:	f010 0003 	ands.w	r0, r0, #3
   1597c:	f1c0 0000 	rsb	r0, r0, #0
   15980:	f851 3b04 	ldr.w	r3, [r1], #4
   15984:	f100 0c04 	add.w	ip, r0, #4
   15988:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   1598c:	f06f 0200 	mvn.w	r2, #0
   15990:	bf1c      	itt	ne
   15992:	fa22 f20c 	lsrne.w	r2, r2, ip
   15996:	4313      	orrne	r3, r2
   15998:	f04f 0c01 	mov.w	ip, #1
   1599c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   159a0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   159a4:	eba3 020c 	sub.w	r2, r3, ip
   159a8:	ea22 0203 	bic.w	r2, r2, r3
   159ac:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   159b0:	bf04      	itt	eq
   159b2:	f851 3b04 	ldreq.w	r3, [r1], #4
   159b6:	3004      	addeq	r0, #4
   159b8:	d0f4      	beq.n	159a4 <strlen+0x30>
   159ba:	f013 0fff 	tst.w	r3, #255	; 0xff
   159be:	bf1f      	itttt	ne
   159c0:	3001      	addne	r0, #1
   159c2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
   159c6:	3001      	addne	r0, #1
   159c8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
   159cc:	bf18      	it	ne
   159ce:	3001      	addne	r0, #1
   159d0:	4770      	bx	lr
   159d2:	bf00      	nop

000159d4 <strncmp>:
   159d4:	b430      	push	{r4, r5}
   159d6:	4613      	mov	r3, r2
   159d8:	2a00      	cmp	r2, #0
   159da:	d043      	beq.n	15a64 <strncmp+0x90>
   159dc:	ea41 0200 	orr.w	r2, r1, r0
   159e0:	f012 0f03 	tst.w	r2, #3
   159e4:	d125      	bne.n	15a32 <strncmp+0x5e>
   159e6:	2b03      	cmp	r3, #3
   159e8:	4604      	mov	r4, r0
   159ea:	460d      	mov	r5, r1
   159ec:	d93d      	bls.n	15a6a <strncmp+0x96>
   159ee:	6802      	ldr	r2, [r0, #0]
   159f0:	6809      	ldr	r1, [r1, #0]
   159f2:	428a      	cmp	r2, r1
   159f4:	d139      	bne.n	15a6a <strncmp+0x96>
   159f6:	3b04      	subs	r3, #4
   159f8:	d034      	beq.n	15a64 <strncmp+0x90>
   159fa:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   159fe:	ea21 0202 	bic.w	r2, r1, r2
   15a02:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   15a06:	d00d      	beq.n	15a24 <strncmp+0x50>
   15a08:	e02c      	b.n	15a64 <strncmp+0x90>
   15a0a:	6822      	ldr	r2, [r4, #0]
   15a0c:	6829      	ldr	r1, [r5, #0]
   15a0e:	f1a2 3001 	sub.w	r0, r2, #16843009	; 0x1010101
   15a12:	428a      	cmp	r2, r1
   15a14:	ea20 0002 	bic.w	r0, r0, r2
   15a18:	d127      	bne.n	15a6a <strncmp+0x96>
   15a1a:	3b04      	subs	r3, #4
   15a1c:	d022      	beq.n	15a64 <strncmp+0x90>
   15a1e:	f010 3f80 	tst.w	r0, #2155905152	; 0x80808080
   15a22:	d11f      	bne.n	15a64 <strncmp+0x90>
   15a24:	3404      	adds	r4, #4
   15a26:	3504      	adds	r5, #4
   15a28:	2b03      	cmp	r3, #3
   15a2a:	d8ee      	bhi.n	15a0a <strncmp+0x36>
   15a2c:	4620      	mov	r0, r4
   15a2e:	4629      	mov	r1, r5
   15a30:	b1f3      	cbz	r3, 15a70 <strncmp+0x9c>
   15a32:	7804      	ldrb	r4, [r0, #0]
   15a34:	3b01      	subs	r3, #1
   15a36:	f891 c000 	ldrb.w	ip, [r1]
   15a3a:	4564      	cmp	r4, ip
   15a3c:	d10f      	bne.n	15a5e <strncmp+0x8a>
   15a3e:	b18b      	cbz	r3, 15a64 <strncmp+0x90>
   15a40:	b184      	cbz	r4, 15a64 <strncmp+0x90>
   15a42:	3b01      	subs	r3, #1
   15a44:	2200      	movs	r2, #0
   15a46:	e002      	b.n	15a4e <strncmp+0x7a>
   15a48:	b163      	cbz	r3, 15a64 <strncmp+0x90>
   15a4a:	b15c      	cbz	r4, 15a64 <strncmp+0x90>
   15a4c:	3b01      	subs	r3, #1
   15a4e:	1884      	adds	r4, r0, r2
   15a50:	188d      	adds	r5, r1, r2
   15a52:	3201      	adds	r2, #1
   15a54:	7864      	ldrb	r4, [r4, #1]
   15a56:	f895 c001 	ldrb.w	ip, [r5, #1]
   15a5a:	4564      	cmp	r4, ip
   15a5c:	d0f4      	beq.n	15a48 <strncmp+0x74>
   15a5e:	ebcc 0004 	rsb	r0, ip, r4
   15a62:	e000      	b.n	15a66 <strncmp+0x92>
   15a64:	2000      	movs	r0, #0
   15a66:	bc30      	pop	{r4, r5}
   15a68:	4770      	bx	lr
   15a6a:	4620      	mov	r0, r4
   15a6c:	4629      	mov	r1, r5
   15a6e:	e7e0      	b.n	15a32 <strncmp+0x5e>
   15a70:	7824      	ldrb	r4, [r4, #0]
   15a72:	f895 c000 	ldrb.w	ip, [r5]
   15a76:	ebcc 0004 	rsb	r0, ip, r4
   15a7a:	e7f4      	b.n	15a66 <strncmp+0x92>

00015a7c <strncpy>:
   15a7c:	ea41 0300 	orr.w	r3, r1, r0
   15a80:	f013 0f03 	tst.w	r3, #3
   15a84:	bf14      	ite	ne
   15a86:	2300      	movne	r3, #0
   15a88:	2301      	moveq	r3, #1
   15a8a:	2a03      	cmp	r2, #3
   15a8c:	bf94      	ite	ls
   15a8e:	2300      	movls	r3, #0
   15a90:	f003 0301 	andhi.w	r3, r3, #1
   15a94:	b430      	push	{r4, r5}
   15a96:	2b00      	cmp	r3, #0
   15a98:	d02a      	beq.n	15af0 <strncpy+0x74>
   15a9a:	4604      	mov	r4, r0
   15a9c:	680b      	ldr	r3, [r1, #0]
   15a9e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   15aa2:	ea2c 0c03 	bic.w	ip, ip, r3
   15aa6:	f01c 3f80 	tst.w	ip, #2155905152	; 0x80808080
   15aaa:	d105      	bne.n	15ab8 <strncpy+0x3c>
   15aac:	3a04      	subs	r2, #4
   15aae:	3104      	adds	r1, #4
   15ab0:	2a03      	cmp	r2, #3
   15ab2:	f844 3b04 	str.w	r3, [r4], #4
   15ab6:	d8f1      	bhi.n	15a9c <strncpy+0x20>
   15ab8:	4623      	mov	r3, r4
   15aba:	b1ba      	cbz	r2, 15aec <strncpy+0x70>
   15abc:	780d      	ldrb	r5, [r1, #0]
   15abe:	461c      	mov	r4, r3
   15ac0:	3a01      	subs	r2, #1
   15ac2:	f804 5b01 	strb.w	r5, [r4], #1
   15ac6:	b155      	cbz	r5, 15ade <strncpy+0x62>
   15ac8:	3302      	adds	r3, #2
   15aca:	b17a      	cbz	r2, 15aec <strncpy+0x70>
   15acc:	f811 5f01 	ldrb.w	r5, [r1, #1]!
   15ad0:	461c      	mov	r4, r3
   15ad2:	3a01      	subs	r2, #1
   15ad4:	f803 5c01 	strb.w	r5, [r3, #-1]
   15ad8:	3301      	adds	r3, #1
   15ada:	2d00      	cmp	r5, #0
   15adc:	d1f5      	bne.n	15aca <strncpy+0x4e>
   15ade:	b12a      	cbz	r2, 15aec <strncpy+0x70>
   15ae0:	2300      	movs	r3, #0
   15ae2:	4619      	mov	r1, r3
   15ae4:	54e1      	strb	r1, [r4, r3]
   15ae6:	3301      	adds	r3, #1
   15ae8:	4293      	cmp	r3, r2
   15aea:	d1fb      	bne.n	15ae4 <strncpy+0x68>
   15aec:	bc30      	pop	{r4, r5}
   15aee:	4770      	bx	lr
   15af0:	4603      	mov	r3, r0
   15af2:	e7e2      	b.n	15aba <strncpy+0x3e>

00015af4 <strrchr>:
   15af4:	b570      	push	{r4, r5, r6, lr}
   15af6:	4603      	mov	r3, r0
   15af8:	460c      	mov	r4, r1
   15afa:	b161      	cbz	r1, 15b16 <strrchr+0x22>
   15afc:	2500      	movs	r5, #0
   15afe:	e000      	b.n	15b02 <strrchr+0xe>
   15b00:	4615      	mov	r5, r2
   15b02:	4618      	mov	r0, r3
   15b04:	4621      	mov	r1, r4
   15b06:	f7ff fe77 	bl	157f8 <strchr>
   15b0a:	4602      	mov	r2, r0
   15b0c:	1c43      	adds	r3, r0, #1
   15b0e:	2800      	cmp	r0, #0
   15b10:	d1f6      	bne.n	15b00 <strrchr+0xc>
   15b12:	4628      	mov	r0, r5
   15b14:	bd70      	pop	{r4, r5, r6, pc}
   15b16:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   15b1a:	f7ff be6d 	b.w	157f8 <strchr>
   15b1e:	bf00      	nop

00015b20 <critical_factorization>:
   15b20:	2301      	movs	r3, #1
   15b22:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15b26:	461c      	mov	r4, r3
   15b28:	2500      	movs	r5, #0
   15b2a:	f04f 36ff 	mov.w	r6, #4294967295
   15b2e:	eb04 0c05 	add.w	ip, r4, r5
   15b32:	19a7      	adds	r7, r4, r6
   15b34:	458c      	cmp	ip, r1
   15b36:	d20d      	bcs.n	15b54 <critical_factorization+0x34>
   15b38:	5c3f      	ldrb	r7, [r7, r0]
   15b3a:	f810 800c 	ldrb.w	r8, [r0, ip]
   15b3e:	45b8      	cmp	r8, r7
   15b40:	d22f      	bcs.n	15ba2 <critical_factorization+0x82>
   15b42:	ebc6 030c 	rsb	r3, r6, ip
   15b46:	2401      	movs	r4, #1
   15b48:	4665      	mov	r5, ip
   15b4a:	eb04 0c05 	add.w	ip, r4, r5
   15b4e:	19a7      	adds	r7, r4, r6
   15b50:	458c      	cmp	ip, r1
   15b52:	d3f1      	bcc.n	15b38 <critical_factorization+0x18>
   15b54:	f04f 0a01 	mov.w	sl, #1
   15b58:	2500      	movs	r5, #0
   15b5a:	4654      	mov	r4, sl
   15b5c:	f04f 37ff 	mov.w	r7, #4294967295
   15b60:	eb04 0c05 	add.w	ip, r4, r5
   15b64:	6013      	str	r3, [r2, #0]
   15b66:	4561      	cmp	r1, ip
   15b68:	eb04 0807 	add.w	r8, r4, r7
   15b6c:	d90f      	bls.n	15b8e <critical_factorization+0x6e>
   15b6e:	f818 8000 	ldrb.w	r8, [r8, r0]
   15b72:	f810 900c 	ldrb.w	r9, [r0, ip]
   15b76:	45c1      	cmp	r9, r8
   15b78:	d924      	bls.n	15bc4 <critical_factorization+0xa4>
   15b7a:	ebc7 0a0c 	rsb	sl, r7, ip
   15b7e:	2401      	movs	r4, #1
   15b80:	4665      	mov	r5, ip
   15b82:	eb04 0c05 	add.w	ip, r4, r5
   15b86:	eb04 0807 	add.w	r8, r4, r7
   15b8a:	4561      	cmp	r1, ip
   15b8c:	d8ef      	bhi.n	15b6e <critical_factorization+0x4e>
   15b8e:	3701      	adds	r7, #1
   15b90:	1c70      	adds	r0, r6, #1
   15b92:	4287      	cmp	r7, r0
   15b94:	bf24      	itt	cs
   15b96:	4653      	movcs	r3, sl
   15b98:	4638      	movcs	r0, r7
   15b9a:	6013      	str	r3, [r2, #0]
   15b9c:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
   15ba0:	4770      	bx	lr
   15ba2:	d006      	beq.n	15bb2 <critical_factorization+0x92>
   15ba4:	2301      	movs	r3, #1
   15ba6:	462e      	mov	r6, r5
   15ba8:	eb05 0c03 	add.w	ip, r5, r3
   15bac:	461c      	mov	r4, r3
   15bae:	4665      	mov	r5, ip
   15bb0:	e7cb      	b.n	15b4a <critical_factorization+0x2a>
   15bb2:	429c      	cmp	r4, r3
   15bb4:	f104 0401 	add.w	r4, r4, #1
   15bb8:	bf18      	it	ne
   15bba:	46ac      	movne	ip, r5
   15bbc:	d1c4      	bne.n	15b48 <critical_factorization+0x28>
   15bbe:	2401      	movs	r4, #1
   15bc0:	4665      	mov	r5, ip
   15bc2:	e7c2      	b.n	15b4a <critical_factorization+0x2a>
   15bc4:	d007      	beq.n	15bd6 <critical_factorization+0xb6>
   15bc6:	f04f 0a01 	mov.w	sl, #1
   15bca:	462f      	mov	r7, r5
   15bcc:	eb05 0c0a 	add.w	ip, r5, sl
   15bd0:	4654      	mov	r4, sl
   15bd2:	4665      	mov	r5, ip
   15bd4:	e7d5      	b.n	15b82 <critical_factorization+0x62>
   15bd6:	4554      	cmp	r4, sl
   15bd8:	f104 0401 	add.w	r4, r4, #1
   15bdc:	bf18      	it	ne
   15bde:	46ac      	movne	ip, r5
   15be0:	d1ce      	bne.n	15b80 <critical_factorization+0x60>
   15be2:	2401      	movs	r4, #1
   15be4:	4665      	mov	r5, ip
   15be6:	e7cc      	b.n	15b82 <critical_factorization+0x62>

00015be8 <two_way_long_needle>:
   15be8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15bec:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
   15bf0:	b081      	sub	sp, #4
   15bf2:	4606      	mov	r6, r0
   15bf4:	4610      	mov	r0, r2
   15bf6:	4689      	mov	r9, r1
   15bf8:	9203      	str	r2, [sp, #12]
   15bfa:	f50d 6282 	add.w	r2, sp, #1040	; 0x410
   15bfe:	4619      	mov	r1, r3
   15c00:	320c      	adds	r2, #12
   15c02:	461c      	mov	r4, r3
   15c04:	f7ff ff8c 	bl	15b20 <critical_factorization>
   15c08:	2300      	movs	r3, #0
   15c0a:	aa07      	add	r2, sp, #28
   15c0c:	4680      	mov	r8, r0
   15c0e:	50d4      	str	r4, [r2, r3]
   15c10:	3304      	adds	r3, #4
   15c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   15c16:	d1fa      	bne.n	15c0e <two_way_long_needle+0x26>
   15c18:	b164      	cbz	r4, 15c34 <two_way_long_needle+0x4c>
   15c1a:	f8dd c00c 	ldr.w	ip, [sp, #12]
   15c1e:	1e62      	subs	r2, r4, #1
   15c20:	2300      	movs	r3, #0
   15c22:	a807      	add	r0, sp, #28
   15c24:	f81c 1003 	ldrb.w	r1, [ip, r3]
   15c28:	3301      	adds	r3, #1
   15c2a:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
   15c2e:	3a01      	subs	r2, #1
   15c30:	429c      	cmp	r4, r3
   15c32:	d8f7      	bhi.n	15c24 <two_way_long_needle+0x3c>
   15c34:	9803      	ldr	r0, [sp, #12]
   15c36:	4642      	mov	r2, r8
   15c38:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15c3c:	1841      	adds	r1, r0, r1
   15c3e:	f003 fc91 	bl	19564 <memcmp>
   15c42:	4605      	mov	r5, r0
   15c44:	2800      	cmp	r0, #0
   15c46:	f040 808b 	bne.w	15d60 <two_way_long_needle+0x178>
   15c4a:	9402      	str	r4, [sp, #8]
   15c4c:	4682      	mov	sl, r0
   15c4e:	9b02      	ldr	r3, [sp, #8]
   15c50:	f1c8 0201 	rsb	r2, r8, #1
   15c54:	9903      	ldr	r1, [sp, #12]
   15c56:	1e67      	subs	r7, r4, #1
   15c58:	9205      	str	r2, [sp, #20]
   15c5a:	eb0a 0403 	add.w	r4, sl, r3
   15c5e:	464a      	mov	r2, r9
   15c60:	f108 30ff 	add.w	r0, r8, #4294967295
   15c64:	4441      	add	r1, r8
   15c66:	9001      	str	r0, [sp, #4]
   15c68:	9104      	str	r1, [sp, #16]
   15c6a:	18b0      	adds	r0, r6, r2
   15c6c:	2100      	movs	r1, #0
   15c6e:	1aa2      	subs	r2, r4, r2
   15c70:	f8dd b00c 	ldr.w	fp, [sp, #12]
   15c74:	f003 fc3c 	bl	194f0 <memchr>
   15c78:	4603      	mov	r3, r0
   15c7a:	2800      	cmp	r0, #0
   15c7c:	d159      	bne.n	15d32 <two_way_long_needle+0x14a>
   15c7e:	2c00      	cmp	r4, #0
   15c80:	d057      	beq.n	15d32 <two_way_long_needle+0x14a>
   15c82:	19a2      	adds	r2, r4, r6
   15c84:	a807      	add	r0, sp, #28
   15c86:	f812 2c01 	ldrb.w	r2, [r2, #-1]
   15c8a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   15c8e:	2a00      	cmp	r2, #0
   15c90:	d15b      	bne.n	15d4a <two_way_long_needle+0x162>
   15c92:	4545      	cmp	r5, r8
   15c94:	bf2c      	ite	cs
   15c96:	462b      	movcs	r3, r5
   15c98:	4643      	movcc	r3, r8
   15c9a:	42bb      	cmp	r3, r7
   15c9c:	d213      	bcs.n	15cc6 <two_way_long_needle+0xde>
   15c9e:	eb03 000a 	add.w	r0, r3, sl
   15ca2:	f81b c003 	ldrb.w	ip, [fp, r3]
   15ca6:	1832      	adds	r2, r6, r0
   15ca8:	eb0b 0103 	add.w	r1, fp, r3
   15cac:	5c30      	ldrb	r0, [r6, r0]
   15cae:	4584      	cmp	ip, r0
   15cb0:	d006      	beq.n	15cc0 <two_way_long_needle+0xd8>
   15cb2:	e044      	b.n	15d3e <two_way_long_needle+0x156>
   15cb4:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15cb8:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15cbc:	4584      	cmp	ip, r0
   15cbe:	d13e      	bne.n	15d3e <two_way_long_needle+0x156>
   15cc0:	3301      	adds	r3, #1
   15cc2:	42bb      	cmp	r3, r7
   15cc4:	d3f6      	bcc.n	15cb4 <two_way_long_needle+0xcc>
   15cc6:	4545      	cmp	r5, r8
   15cc8:	f080 80b0 	bcs.w	15e2c <two_way_long_needle+0x244>
   15ccc:	9901      	ldr	r1, [sp, #4]
   15cce:	9b01      	ldr	r3, [sp, #4]
   15cd0:	eb01 020a 	add.w	r2, r1, sl
   15cd4:	f81b 1001 	ldrb.w	r1, [fp, r1]
   15cd8:	5d92      	ldrb	r2, [r2, r6]
   15cda:	4291      	cmp	r1, r2
   15cdc:	f040 80a6 	bne.w	15e2c <two_way_long_needle+0x244>
   15ce0:	eb0a 0208 	add.w	r2, sl, r8
   15ce4:	9904      	ldr	r1, [sp, #16]
   15ce6:	18b2      	adds	r2, r6, r2
   15ce8:	46a1      	mov	r9, r4
   15cea:	e008      	b.n	15cfe <two_way_long_needle+0x116>
   15cec:	f811 4c02 	ldrb.w	r4, [r1, #-2]
   15cf0:	3901      	subs	r1, #1
   15cf2:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15cf6:	3a01      	subs	r2, #1
   15cf8:	4564      	cmp	r4, ip
   15cfa:	d104      	bne.n	15d06 <two_way_long_needle+0x11e>
   15cfc:	4603      	mov	r3, r0
   15cfe:	429d      	cmp	r5, r3
   15d00:	f103 30ff 	add.w	r0, r3, #4294967295
   15d04:	d3f2      	bcc.n	15cec <two_way_long_needle+0x104>
   15d06:	3501      	adds	r5, #1
   15d08:	464c      	mov	r4, r9
   15d0a:	429d      	cmp	r5, r3
   15d0c:	f200 8093 	bhi.w	15e36 <two_way_long_needle+0x24e>
   15d10:	f8dd 541c 	ldr.w	r5, [sp, #1052]	; 0x41c
   15d14:	9a02      	ldr	r2, [sp, #8]
   15d16:	44aa      	add	sl, r5
   15d18:	1b55      	subs	r5, r2, r5
   15d1a:	4622      	mov	r2, r4
   15d1c:	9b02      	ldr	r3, [sp, #8]
   15d1e:	18b0      	adds	r0, r6, r2
   15d20:	2100      	movs	r1, #0
   15d22:	eb0a 0403 	add.w	r4, sl, r3
   15d26:	1aa2      	subs	r2, r4, r2
   15d28:	f003 fbe2 	bl	194f0 <memchr>
   15d2c:	4603      	mov	r3, r0
   15d2e:	2800      	cmp	r0, #0
   15d30:	d0a5      	beq.n	15c7e <two_way_long_needle+0x96>
   15d32:	2000      	movs	r0, #0
   15d34:	b009      	add	sp, #36	; 0x24
   15d36:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
   15d3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15d3e:	9905      	ldr	r1, [sp, #20]
   15d40:	2500      	movs	r5, #0
   15d42:	4622      	mov	r2, r4
   15d44:	448a      	add	sl, r1
   15d46:	449a      	add	sl, r3
   15d48:	e7e8      	b.n	15d1c <two_way_long_needle+0x134>
   15d4a:	b135      	cbz	r5, 15d5a <two_way_long_needle+0x172>
   15d4c:	f8dd 141c 	ldr.w	r1, [sp, #1052]	; 0x41c
   15d50:	428a      	cmp	r2, r1
   15d52:	d202      	bcs.n	15d5a <two_way_long_needle+0x172>
   15d54:	9802      	ldr	r0, [sp, #8]
   15d56:	461d      	mov	r5, r3
   15d58:	1a42      	subs	r2, r0, r1
   15d5a:	4492      	add	sl, r2
   15d5c:	4622      	mov	r2, r4
   15d5e:	e7dd      	b.n	15d1c <two_way_long_needle+0x134>
   15d60:	9803      	ldr	r0, [sp, #12]
   15d62:	ebc8 0304 	rsb	r3, r8, r4
   15d66:	464a      	mov	r2, r9
   15d68:	2700      	movs	r7, #0
   15d6a:	1e65      	subs	r5, r4, #1
   15d6c:	f108 3aff 	add.w	sl, r8, #4294967295
   15d70:	eb00 0b08 	add.w	fp, r0, r8
   15d74:	46a1      	mov	r9, r4
   15d76:	4543      	cmp	r3, r8
   15d78:	bf38      	it	cc
   15d7a:	4643      	movcc	r3, r8
   15d7c:	f1c8 0101 	rsb	r1, r8, #1
   15d80:	3301      	adds	r3, #1
   15d82:	9101      	str	r1, [sp, #4]
   15d84:	f8cd 341c 	str.w	r3, [sp, #1052]	; 0x41c
   15d88:	eb07 0409 	add.w	r4, r7, r9
   15d8c:	18b0      	adds	r0, r6, r2
   15d8e:	2100      	movs	r1, #0
   15d90:	1aa2      	subs	r2, r4, r2
   15d92:	f003 fbad 	bl	194f0 <memchr>
   15d96:	2800      	cmp	r0, #0
   15d98:	d1cb      	bne.n	15d32 <two_way_long_needle+0x14a>
   15d9a:	2c00      	cmp	r4, #0
   15d9c:	d0c9      	beq.n	15d32 <two_way_long_needle+0x14a>
   15d9e:	19a3      	adds	r3, r4, r6
   15da0:	aa07      	add	r2, sp, #28
   15da2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
   15da6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   15daa:	2b00      	cmp	r3, #0
   15dac:	d135      	bne.n	15e1a <two_way_long_needle+0x232>
   15dae:	45a8      	cmp	r8, r5
   15db0:	d214      	bcs.n	15ddc <two_way_long_needle+0x1f4>
   15db2:	eb07 0308 	add.w	r3, r7, r8
   15db6:	f89b 2000 	ldrb.w	r2, [fp]
   15dba:	18f1      	adds	r1, r6, r3
   15dbc:	5cf3      	ldrb	r3, [r6, r3]
   15dbe:	429a      	cmp	r2, r3
   15dc0:	bf04      	itt	eq
   15dc2:	465a      	moveq	r2, fp
   15dc4:	4643      	moveq	r3, r8
   15dc6:	d006      	beq.n	15dd6 <two_way_long_needle+0x1ee>
   15dc8:	e02a      	b.n	15e20 <two_way_long_needle+0x238>
   15dca:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15dce:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15dd2:	4584      	cmp	ip, r0
   15dd4:	d125      	bne.n	15e22 <two_way_long_needle+0x23a>
   15dd6:	3301      	adds	r3, #1
   15dd8:	42ab      	cmp	r3, r5
   15dda:	d3f6      	bcc.n	15dca <two_way_long_needle+0x1e2>
   15ddc:	f1ba 3fff 	cmp.w	sl, #4294967295
   15de0:	4653      	mov	r3, sl
   15de2:	d016      	beq.n	15e12 <two_way_long_needle+0x22a>
   15de4:	9803      	ldr	r0, [sp, #12]
   15de6:	eb0a 0207 	add.w	r2, sl, r7
   15dea:	5d92      	ldrb	r2, [r2, r6]
   15dec:	f810 100a 	ldrb.w	r1, [r0, sl]
   15df0:	4291      	cmp	r1, r2
   15df2:	d110      	bne.n	15e16 <two_way_long_needle+0x22e>
   15df4:	eb07 0208 	add.w	r2, r7, r8
   15df8:	4659      	mov	r1, fp
   15dfa:	18b2      	adds	r2, r6, r2
   15dfc:	e007      	b.n	15e0e <two_way_long_needle+0x226>
   15dfe:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   15e02:	3901      	subs	r1, #1
   15e04:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   15e08:	3a01      	subs	r2, #1
   15e0a:	4584      	cmp	ip, r0
   15e0c:	d103      	bne.n	15e16 <two_way_long_needle+0x22e>
   15e0e:	3b01      	subs	r3, #1
   15e10:	d2f5      	bcs.n	15dfe <two_way_long_needle+0x216>
   15e12:	19f0      	adds	r0, r6, r7
   15e14:	e78e      	b.n	15d34 <two_way_long_needle+0x14c>
   15e16:	f8dd 341c 	ldr.w	r3, [sp, #1052]	; 0x41c
   15e1a:	18ff      	adds	r7, r7, r3
   15e1c:	4622      	mov	r2, r4
   15e1e:	e7b3      	b.n	15d88 <two_way_long_needle+0x1a0>
   15e20:	4643      	mov	r3, r8
   15e22:	9a01      	ldr	r2, [sp, #4]
   15e24:	19d7      	adds	r7, r2, r7
   15e26:	4622      	mov	r2, r4
   15e28:	18ff      	adds	r7, r7, r3
   15e2a:	e7ad      	b.n	15d88 <two_way_long_needle+0x1a0>
   15e2c:	4643      	mov	r3, r8
   15e2e:	3501      	adds	r5, #1
   15e30:	429d      	cmp	r5, r3
   15e32:	f67f af6d 	bls.w	15d10 <two_way_long_needle+0x128>
   15e36:	eb06 000a 	add.w	r0, r6, sl
   15e3a:	e77b      	b.n	15d34 <two_way_long_needle+0x14c>

00015e3c <strstr>:
   15e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   15e40:	7803      	ldrb	r3, [r0, #0]
   15e42:	b087      	sub	sp, #28
   15e44:	4606      	mov	r6, r0
   15e46:	460d      	mov	r5, r1
   15e48:	2b00      	cmp	r3, #0
   15e4a:	f000 8104 	beq.w	16056 <strstr+0x21a>
   15e4e:	780a      	ldrb	r2, [r1, #0]
   15e50:	b192      	cbz	r2, 15e78 <strstr+0x3c>
   15e52:	4601      	mov	r1, r0
   15e54:	462c      	mov	r4, r5
   15e56:	2001      	movs	r0, #1
   15e58:	e001      	b.n	15e5e <strstr+0x22>
   15e5a:	7822      	ldrb	r2, [r4, #0]
   15e5c:	b182      	cbz	r2, 15e80 <strstr+0x44>
   15e5e:	4293      	cmp	r3, r2
   15e60:	bf14      	ite	ne
   15e62:	2000      	movne	r0, #0
   15e64:	f000 0001 	andeq.w	r0, r0, #1
   15e68:	784b      	ldrb	r3, [r1, #1]
   15e6a:	3401      	adds	r4, #1
   15e6c:	3101      	adds	r1, #1
   15e6e:	2b00      	cmp	r3, #0
   15e70:	d1f3      	bne.n	15e5a <strstr+0x1e>
   15e72:	7823      	ldrb	r3, [r4, #0]
   15e74:	b123      	cbz	r3, 15e80 <strstr+0x44>
   15e76:	2600      	movs	r6, #0
   15e78:	4630      	mov	r0, r6
   15e7a:	b007      	add	sp, #28
   15e7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15e80:	2800      	cmp	r0, #0
   15e82:	d1f9      	bne.n	15e78 <strstr+0x3c>
   15e84:	1c70      	adds	r0, r6, #1
   15e86:	7829      	ldrb	r1, [r5, #0]
   15e88:	f7ff fcb6 	bl	157f8 <strchr>
   15e8c:	1b64      	subs	r4, r4, r5
   15e8e:	2c01      	cmp	r4, #1
   15e90:	bf14      	ite	ne
   15e92:	2300      	movne	r3, #0
   15e94:	2301      	moveq	r3, #1
   15e96:	2800      	cmp	r0, #0
   15e98:	bf08      	it	eq
   15e9a:	f043 0301 	orreq.w	r3, r3, #1
   15e9e:	4607      	mov	r7, r0
   15ea0:	b97b      	cbnz	r3, 15ec2 <strstr+0x86>
   15ea2:	1936      	adds	r6, r6, r4
   15ea4:	42b0      	cmp	r0, r6
   15ea6:	bf8c      	ite	hi
   15ea8:	f04f 0a01 	movhi.w	sl, #1
   15eac:	ebc0 0a06 	rsbls	sl, r0, r6
   15eb0:	2c1f      	cmp	r4, #31
   15eb2:	d908      	bls.n	15ec6 <strstr+0x8a>
   15eb4:	4651      	mov	r1, sl
   15eb6:	462a      	mov	r2, r5
   15eb8:	4623      	mov	r3, r4
   15eba:	f7ff fe95 	bl	15be8 <two_way_long_needle>
   15ebe:	4606      	mov	r6, r0
   15ec0:	e7da      	b.n	15e78 <strstr+0x3c>
   15ec2:	4606      	mov	r6, r0
   15ec4:	e7d8      	b.n	15e78 <strstr+0x3c>
   15ec6:	4621      	mov	r1, r4
   15ec8:	aa05      	add	r2, sp, #20
   15eca:	4628      	mov	r0, r5
   15ecc:	f7ff fe28 	bl	15b20 <critical_factorization>
   15ed0:	9905      	ldr	r1, [sp, #20]
   15ed2:	1869      	adds	r1, r5, r1
   15ed4:	4680      	mov	r8, r0
   15ed6:	4628      	mov	r0, r5
   15ed8:	4642      	mov	r2, r8
   15eda:	f003 fb43 	bl	19564 <memcmp>
   15ede:	4606      	mov	r6, r0
   15ee0:	2800      	cmp	r0, #0
   15ee2:	d158      	bne.n	15f96 <strstr+0x15a>
   15ee4:	f108 32ff 	add.w	r2, r8, #4294967295
   15ee8:	eb05 0308 	add.w	r3, r5, r8
   15eec:	9201      	str	r2, [sp, #4]
   15eee:	46c3      	mov	fp, r8
   15ef0:	f1c8 0201 	rsb	r2, r8, #1
   15ef4:	4681      	mov	r9, r0
   15ef6:	9203      	str	r2, [sp, #12]
   15ef8:	46a8      	mov	r8, r5
   15efa:	4652      	mov	r2, sl
   15efc:	9302      	str	r3, [sp, #8]
   15efe:	eb09 0504 	add.w	r5, r9, r4
   15f02:	18b8      	adds	r0, r7, r2
   15f04:	2100      	movs	r1, #0
   15f06:	1aaa      	subs	r2, r5, r2
   15f08:	f003 faf2 	bl	194f0 <memchr>
   15f0c:	2800      	cmp	r0, #0
   15f0e:	d1b2      	bne.n	15e76 <strstr+0x3a>
   15f10:	2d00      	cmp	r5, #0
   15f12:	d0b0      	beq.n	15e76 <strstr+0x3a>
   15f14:	455e      	cmp	r6, fp
   15f16:	bf2c      	ite	cs
   15f18:	4633      	movcs	r3, r6
   15f1a:	465b      	movcc	r3, fp
   15f1c:	429c      	cmp	r4, r3
   15f1e:	d913      	bls.n	15f48 <strstr+0x10c>
   15f20:	eb03 0009 	add.w	r0, r3, r9
   15f24:	f818 c003 	ldrb.w	ip, [r8, r3]
   15f28:	183a      	adds	r2, r7, r0
   15f2a:	eb08 0103 	add.w	r1, r8, r3
   15f2e:	5c38      	ldrb	r0, [r7, r0]
   15f30:	4584      	cmp	ip, r0
   15f32:	d006      	beq.n	15f42 <strstr+0x106>
   15f34:	e085      	b.n	16042 <strstr+0x206>
   15f36:	f811 cf01 	ldrb.w	ip, [r1, #1]!
   15f3a:	f812 0f01 	ldrb.w	r0, [r2, #1]!
   15f3e:	4584      	cmp	ip, r0
   15f40:	d17f      	bne.n	16042 <strstr+0x206>
   15f42:	3301      	adds	r3, #1
   15f44:	429c      	cmp	r4, r3
   15f46:	d8f6      	bhi.n	15f36 <strstr+0xfa>
   15f48:	45b3      	cmp	fp, r6
   15f4a:	f240 8087 	bls.w	1605c <strstr+0x220>
   15f4e:	9b01      	ldr	r3, [sp, #4]
   15f50:	eb03 0209 	add.w	r2, r3, r9
   15f54:	f818 1003 	ldrb.w	r1, [r8, r3]
   15f58:	5dd2      	ldrb	r2, [r2, r7]
   15f5a:	4291      	cmp	r1, r2
   15f5c:	d17e      	bne.n	1605c <strstr+0x220>
   15f5e:	eb09 020b 	add.w	r2, r9, fp
   15f62:	9902      	ldr	r1, [sp, #8]
   15f64:	18ba      	adds	r2, r7, r2
   15f66:	46aa      	mov	sl, r5
   15f68:	e008      	b.n	15f7c <strstr+0x140>
   15f6a:	f811 5c02 	ldrb.w	r5, [r1, #-2]
   15f6e:	3901      	subs	r1, #1
   15f70:	f812 cc02 	ldrb.w	ip, [r2, #-2]
   15f74:	3a01      	subs	r2, #1
   15f76:	4565      	cmp	r5, ip
   15f78:	d104      	bne.n	15f84 <strstr+0x148>
   15f7a:	4603      	mov	r3, r0
   15f7c:	429e      	cmp	r6, r3
   15f7e:	f103 30ff 	add.w	r0, r3, #4294967295
   15f82:	d3f2      	bcc.n	15f6a <strstr+0x12e>
   15f84:	4655      	mov	r5, sl
   15f86:	3601      	adds	r6, #1
   15f88:	429e      	cmp	r6, r3
   15f8a:	d869      	bhi.n	16060 <strstr+0x224>
   15f8c:	9e05      	ldr	r6, [sp, #20]
   15f8e:	462a      	mov	r2, r5
   15f90:	44b1      	add	r9, r6
   15f92:	1ba6      	subs	r6, r4, r6
   15f94:	e7b3      	b.n	15efe <strstr+0xc2>
   15f96:	f1c8 0201 	rsb	r2, r8, #1
   15f9a:	ebc8 0304 	rsb	r3, r8, r4
   15f9e:	9201      	str	r2, [sp, #4]
   15fa0:	2600      	movs	r6, #0
   15fa2:	4652      	mov	r2, sl
   15fa4:	eb05 0908 	add.w	r9, r5, r8
   15fa8:	f108 3bff 	add.w	fp, r8, #4294967295
   15fac:	46aa      	mov	sl, r5
   15fae:	4543      	cmp	r3, r8
   15fb0:	bf38      	it	cc
   15fb2:	4643      	movcc	r3, r8
   15fb4:	3301      	adds	r3, #1
   15fb6:	9305      	str	r3, [sp, #20]
   15fb8:	1935      	adds	r5, r6, r4
   15fba:	18b8      	adds	r0, r7, r2
   15fbc:	2100      	movs	r1, #0
   15fbe:	1aaa      	subs	r2, r5, r2
   15fc0:	f003 fa96 	bl	194f0 <memchr>
   15fc4:	2800      	cmp	r0, #0
   15fc6:	f47f af56 	bne.w	15e76 <strstr+0x3a>
   15fca:	2d00      	cmp	r5, #0
   15fcc:	f43f af53 	beq.w	15e76 <strstr+0x3a>
   15fd0:	4544      	cmp	r4, r8
   15fd2:	d915      	bls.n	16000 <strstr+0x1c4>
   15fd4:	eb06 0308 	add.w	r3, r6, r8
   15fd8:	f899 2000 	ldrb.w	r2, [r9]
   15fdc:	18f9      	adds	r1, r7, r3
   15fde:	5cfb      	ldrb	r3, [r7, r3]
   15fe0:	429a      	cmp	r2, r3
   15fe2:	bf12      	itee	ne
   15fe4:	4643      	movne	r3, r8
   15fe6:	464a      	moveq	r2, r9
   15fe8:	4643      	moveq	r3, r8
   15fea:	d006      	beq.n	15ffa <strstr+0x1be>
   15fec:	e024      	b.n	16038 <strstr+0x1fc>
   15fee:	f812 cf01 	ldrb.w	ip, [r2, #1]!
   15ff2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
   15ff6:	4584      	cmp	ip, r0
   15ff8:	d11e      	bne.n	16038 <strstr+0x1fc>
   15ffa:	3301      	adds	r3, #1
   15ffc:	429c      	cmp	r4, r3
   15ffe:	d8f6      	bhi.n	15fee <strstr+0x1b2>
   16000:	f1bb 3fff 	cmp.w	fp, #4294967295
   16004:	465b      	mov	r3, fp
   16006:	d015      	beq.n	16034 <strstr+0x1f8>
   16008:	eb06 020b 	add.w	r2, r6, fp
   1600c:	f81a 100b 	ldrb.w	r1, [sl, fp]
   16010:	5dd2      	ldrb	r2, [r2, r7]
   16012:	4291      	cmp	r1, r2
   16014:	d11b      	bne.n	1604e <strstr+0x212>
   16016:	eb06 0208 	add.w	r2, r6, r8
   1601a:	4649      	mov	r1, r9
   1601c:	18ba      	adds	r2, r7, r2
   1601e:	e007      	b.n	16030 <strstr+0x1f4>
   16020:	f811 cc02 	ldrb.w	ip, [r1, #-2]
   16024:	3901      	subs	r1, #1
   16026:	f812 0c02 	ldrb.w	r0, [r2, #-2]
   1602a:	3a01      	subs	r2, #1
   1602c:	4584      	cmp	ip, r0
   1602e:	d10e      	bne.n	1604e <strstr+0x212>
   16030:	3b01      	subs	r3, #1
   16032:	d2f5      	bcs.n	16020 <strstr+0x1e4>
   16034:	19be      	adds	r6, r7, r6
   16036:	e71f      	b.n	15e78 <strstr+0x3c>
   16038:	9a01      	ldr	r2, [sp, #4]
   1603a:	1996      	adds	r6, r2, r6
   1603c:	462a      	mov	r2, r5
   1603e:	18f6      	adds	r6, r6, r3
   16040:	e7ba      	b.n	15fb8 <strstr+0x17c>
   16042:	9a03      	ldr	r2, [sp, #12]
   16044:	2600      	movs	r6, #0
   16046:	4491      	add	r9, r2
   16048:	462a      	mov	r2, r5
   1604a:	4499      	add	r9, r3
   1604c:	e757      	b.n	15efe <strstr+0xc2>
   1604e:	9b05      	ldr	r3, [sp, #20]
   16050:	462a      	mov	r2, r5
   16052:	18f6      	adds	r6, r6, r3
   16054:	e7b0      	b.n	15fb8 <strstr+0x17c>
   16056:	460c      	mov	r4, r1
   16058:	2001      	movs	r0, #1
   1605a:	e70a      	b.n	15e72 <strstr+0x36>
   1605c:	465b      	mov	r3, fp
   1605e:	e792      	b.n	15f86 <strstr+0x14a>
   16060:	eb07 0609 	add.w	r6, r7, r9
   16064:	e708      	b.n	15e78 <strstr+0x3c>
   16066:	bf00      	nop

00016068 <__sprint_r>:
   16068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1606c:	b085      	sub	sp, #20
   1606e:	4692      	mov	sl, r2
   16070:	460c      	mov	r4, r1
   16072:	9003      	str	r0, [sp, #12]
   16074:	6890      	ldr	r0, [r2, #8]
   16076:	6817      	ldr	r7, [r2, #0]
   16078:	2800      	cmp	r0, #0
   1607a:	f000 8081 	beq.w	16180 <__sprint_r+0x118>
   1607e:	f04f 0900 	mov.w	r9, #0
   16082:	680b      	ldr	r3, [r1, #0]
   16084:	464d      	mov	r5, r9
   16086:	2d00      	cmp	r5, #0
   16088:	d054      	beq.n	16134 <__sprint_r+0xcc>
   1608a:	68a6      	ldr	r6, [r4, #8]
   1608c:	42b5      	cmp	r5, r6
   1608e:	46b0      	mov	r8, r6
   16090:	bf3e      	ittt	cc
   16092:	4618      	movcc	r0, r3
   16094:	462e      	movcc	r6, r5
   16096:	46a8      	movcc	r8, r5
   16098:	d33c      	bcc.n	16114 <__sprint_r+0xac>
   1609a:	89a0      	ldrh	r0, [r4, #12]
   1609c:	f410 6f90 	tst.w	r0, #1152	; 0x480
   160a0:	bf08      	it	eq
   160a2:	4618      	moveq	r0, r3
   160a4:	d036      	beq.n	16114 <__sprint_r+0xac>
   160a6:	6962      	ldr	r2, [r4, #20]
   160a8:	6921      	ldr	r1, [r4, #16]
   160aa:	eb02 0b42 	add.w	fp, r2, r2, lsl #1
   160ae:	1a5b      	subs	r3, r3, r1
   160b0:	f103 0c01 	add.w	ip, r3, #1
   160b4:	eb0b 7bdb 	add.w	fp, fp, fp, lsr #31
   160b8:	44ac      	add	ip, r5
   160ba:	ea4f 0b6b 	mov.w	fp, fp, asr #1
   160be:	45e3      	cmp	fp, ip
   160c0:	465a      	mov	r2, fp
   160c2:	bf3c      	itt	cc
   160c4:	46e3      	movcc	fp, ip
   160c6:	465a      	movcc	r2, fp
   160c8:	f410 6f80 	tst.w	r0, #1024	; 0x400
   160cc:	d037      	beq.n	1613e <__sprint_r+0xd6>
   160ce:	4611      	mov	r1, r2
   160d0:	9803      	ldr	r0, [sp, #12]
   160d2:	9301      	str	r3, [sp, #4]
   160d4:	f002 ff3a 	bl	18f4c <_malloc_r>
   160d8:	9b01      	ldr	r3, [sp, #4]
   160da:	2800      	cmp	r0, #0
   160dc:	d03b      	beq.n	16156 <__sprint_r+0xee>
   160de:	461a      	mov	r2, r3
   160e0:	6921      	ldr	r1, [r4, #16]
   160e2:	9301      	str	r3, [sp, #4]
   160e4:	9002      	str	r0, [sp, #8]
   160e6:	f7ff f99d 	bl	15424 <memcpy>
   160ea:	89a2      	ldrh	r2, [r4, #12]
   160ec:	9b01      	ldr	r3, [sp, #4]
   160ee:	f8dd c008 	ldr.w	ip, [sp, #8]
   160f2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
   160f6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
   160fa:	81a2      	strh	r2, [r4, #12]
   160fc:	462e      	mov	r6, r5
   160fe:	46a8      	mov	r8, r5
   16100:	ebc3 020b 	rsb	r2, r3, fp
   16104:	eb0c 0003 	add.w	r0, ip, r3
   16108:	60a2      	str	r2, [r4, #8]
   1610a:	f8c4 c010 	str.w	ip, [r4, #16]
   1610e:	6020      	str	r0, [r4, #0]
   16110:	f8c4 b014 	str.w	fp, [r4, #20]
   16114:	4642      	mov	r2, r8
   16116:	4649      	mov	r1, r9
   16118:	f003 fa56 	bl	195c8 <memmove>
   1611c:	68a2      	ldr	r2, [r4, #8]
   1611e:	6823      	ldr	r3, [r4, #0]
   16120:	1b96      	subs	r6, r2, r6
   16122:	60a6      	str	r6, [r4, #8]
   16124:	f8da 2008 	ldr.w	r2, [sl, #8]
   16128:	4443      	add	r3, r8
   1612a:	6023      	str	r3, [r4, #0]
   1612c:	1b55      	subs	r5, r2, r5
   1612e:	f8ca 5008 	str.w	r5, [sl, #8]
   16132:	b1fd      	cbz	r5, 16174 <__sprint_r+0x10c>
   16134:	f8d7 9000 	ldr.w	r9, [r7]
   16138:	687d      	ldr	r5, [r7, #4]
   1613a:	3708      	adds	r7, #8
   1613c:	e7a3      	b.n	16086 <__sprint_r+0x1e>
   1613e:	9803      	ldr	r0, [sp, #12]
   16140:	9301      	str	r3, [sp, #4]
   16142:	f003 ff4d 	bl	19fe0 <_realloc_r>
   16146:	9b01      	ldr	r3, [sp, #4]
   16148:	4684      	mov	ip, r0
   1614a:	2800      	cmp	r0, #0
   1614c:	d1d6      	bne.n	160fc <__sprint_r+0x94>
   1614e:	9803      	ldr	r0, [sp, #12]
   16150:	6921      	ldr	r1, [r4, #16]
   16152:	f002 fdd1 	bl	18cf8 <_free_r>
   16156:	9a03      	ldr	r2, [sp, #12]
   16158:	230c      	movs	r3, #12
   1615a:	f04f 30ff 	mov.w	r0, #4294967295
   1615e:	6013      	str	r3, [r2, #0]
   16160:	2300      	movs	r3, #0
   16162:	89a2      	ldrh	r2, [r4, #12]
   16164:	f8ca 3004 	str.w	r3, [sl, #4]
   16168:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   1616c:	f8ca 3008 	str.w	r3, [sl, #8]
   16170:	81a2      	strh	r2, [r4, #12]
   16172:	e002      	b.n	1617a <__sprint_r+0x112>
   16174:	4628      	mov	r0, r5
   16176:	f8ca 5004 	str.w	r5, [sl, #4]
   1617a:	b005      	add	sp, #20
   1617c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16180:	6050      	str	r0, [r2, #4]
   16182:	e7fa      	b.n	1617a <__sprint_r+0x112>

00016184 <_svfprintf_r>:
   16184:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16188:	b0c5      	sub	sp, #276	; 0x114
   1618a:	460e      	mov	r6, r1
   1618c:	469a      	mov	sl, r3
   1618e:	4615      	mov	r5, r2
   16190:	9009      	str	r0, [sp, #36]	; 0x24
   16192:	f002 fe97 	bl	18ec4 <_localeconv_r>
   16196:	89b3      	ldrh	r3, [r6, #12]
   16198:	f013 0f80 	tst.w	r3, #128	; 0x80
   1619c:	6800      	ldr	r0, [r0, #0]
   1619e:	901b      	str	r0, [sp, #108]	; 0x6c
   161a0:	d003      	beq.n	161aa <_svfprintf_r+0x26>
   161a2:	6933      	ldr	r3, [r6, #16]
   161a4:	2b00      	cmp	r3, #0
   161a6:	f001 808c 	beq.w	172c2 <_svfprintf_r+0x113e>
   161aa:	f10d 0974 	add.w	r9, sp, #116	; 0x74
   161ae:	46b3      	mov	fp, r6
   161b0:	464c      	mov	r4, r9
   161b2:	2200      	movs	r2, #0
   161b4:	9210      	str	r2, [sp, #64]	; 0x40
   161b6:	2300      	movs	r3, #0
   161b8:	9218      	str	r2, [sp, #96]	; 0x60
   161ba:	9217      	str	r2, [sp, #92]	; 0x5c
   161bc:	921a      	str	r2, [sp, #104]	; 0x68
   161be:	920d      	str	r2, [sp, #52]	; 0x34
   161c0:	aa2d      	add	r2, sp, #180	; 0xb4
   161c2:	9319      	str	r3, [sp, #100]	; 0x64
   161c4:	3228      	adds	r2, #40	; 0x28
   161c6:	f10d 03f7 	add.w	r3, sp, #247	; 0xf7
   161ca:	9216      	str	r2, [sp, #88]	; 0x58
   161cc:	9307      	str	r3, [sp, #28]
   161ce:	2300      	movs	r3, #0
   161d0:	f8cd 90dc 	str.w	r9, [sp, #220]	; 0xdc
   161d4:	9338      	str	r3, [sp, #224]	; 0xe0
   161d6:	9339      	str	r3, [sp, #228]	; 0xe4
   161d8:	782b      	ldrb	r3, [r5, #0]
   161da:	f1b3 0225 	subs.w	r2, r3, #37	; 0x25
   161de:	bf18      	it	ne
   161e0:	2201      	movne	r2, #1
   161e2:	2b00      	cmp	r3, #0
   161e4:	bf0c      	ite	eq
   161e6:	2200      	moveq	r2, #0
   161e8:	f002 0201 	andne.w	r2, r2, #1
   161ec:	b302      	cbz	r2, 16230 <_svfprintf_r+0xac>
   161ee:	462e      	mov	r6, r5
   161f0:	f816 3f01 	ldrb.w	r3, [r6, #1]!
   161f4:	1e1a      	subs	r2, r3, #0
   161f6:	bf18      	it	ne
   161f8:	2201      	movne	r2, #1
   161fa:	2b25      	cmp	r3, #37	; 0x25
   161fc:	bf0c      	ite	eq
   161fe:	2200      	moveq	r2, #0
   16200:	f002 0201 	andne.w	r2, r2, #1
   16204:	2a00      	cmp	r2, #0
   16206:	d1f3      	bne.n	161f0 <_svfprintf_r+0x6c>
   16208:	1b77      	subs	r7, r6, r5
   1620a:	bf08      	it	eq
   1620c:	4635      	moveq	r5, r6
   1620e:	d00f      	beq.n	16230 <_svfprintf_r+0xac>
   16210:	6067      	str	r7, [r4, #4]
   16212:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16214:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16216:	3301      	adds	r3, #1
   16218:	6025      	str	r5, [r4, #0]
   1621a:	19d2      	adds	r2, r2, r7
   1621c:	2b07      	cmp	r3, #7
   1621e:	9239      	str	r2, [sp, #228]	; 0xe4
   16220:	9338      	str	r3, [sp, #224]	; 0xe0
   16222:	dc79      	bgt.n	16318 <_svfprintf_r+0x194>
   16224:	3408      	adds	r4, #8
   16226:	980d      	ldr	r0, [sp, #52]	; 0x34
   16228:	4635      	mov	r5, r6
   1622a:	19c0      	adds	r0, r0, r7
   1622c:	900d      	str	r0, [sp, #52]	; 0x34
   1622e:	7833      	ldrb	r3, [r6, #0]
   16230:	2b00      	cmp	r3, #0
   16232:	f000 8737 	beq.w	170a4 <_svfprintf_r+0xf20>
   16236:	2100      	movs	r1, #0
   16238:	f04f 0200 	mov.w	r2, #0
   1623c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
   16240:	1c6b      	adds	r3, r5, #1
   16242:	910c      	str	r1, [sp, #48]	; 0x30
   16244:	f04f 38ff 	mov.w	r8, #4294967295
   16248:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   1624c:	468a      	mov	sl, r1
   1624e:	786a      	ldrb	r2, [r5, #1]
   16250:	202b      	movs	r0, #43	; 0x2b
   16252:	f04f 0c20 	mov.w	ip, #32
   16256:	1c5d      	adds	r5, r3, #1
   16258:	f1a2 0320 	sub.w	r3, r2, #32
   1625c:	2b58      	cmp	r3, #88	; 0x58
   1625e:	f200 8219 	bhi.w	16694 <_svfprintf_r+0x510>
   16262:	e8df f013 	tbh	[pc, r3, lsl #1]
   16266:	0229      	.short	0x0229
   16268:	02170217 	.word	0x02170217
   1626c:	02170235 	.word	0x02170235
   16270:	02170217 	.word	0x02170217
   16274:	02170217 	.word	0x02170217
   16278:	023c0217 	.word	0x023c0217
   1627c:	02170248 	.word	0x02170248
   16280:	02cf02c8 	.word	0x02cf02c8
   16284:	02ef0217 	.word	0x02ef0217
   16288:	02f602f6 	.word	0x02f602f6
   1628c:	02f602f6 	.word	0x02f602f6
   16290:	02f602f6 	.word	0x02f602f6
   16294:	02f602f6 	.word	0x02f602f6
   16298:	021702f6 	.word	0x021702f6
   1629c:	02170217 	.word	0x02170217
   162a0:	02170217 	.word	0x02170217
   162a4:	02170217 	.word	0x02170217
   162a8:	02170217 	.word	0x02170217
   162ac:	024f0217 	.word	0x024f0217
   162b0:	02170288 	.word	0x02170288
   162b4:	02170288 	.word	0x02170288
   162b8:	02170217 	.word	0x02170217
   162bc:	02c10217 	.word	0x02c10217
   162c0:	02170217 	.word	0x02170217
   162c4:	021703ee 	.word	0x021703ee
   162c8:	02170217 	.word	0x02170217
   162cc:	02170217 	.word	0x02170217
   162d0:	02170393 	.word	0x02170393
   162d4:	03ad0217 	.word	0x03ad0217
   162d8:	02170217 	.word	0x02170217
   162dc:	02170217 	.word	0x02170217
   162e0:	02170217 	.word	0x02170217
   162e4:	02170217 	.word	0x02170217
   162e8:	02170217 	.word	0x02170217
   162ec:	03d803c7 	.word	0x03d803c7
   162f0:	02880288 	.word	0x02880288
   162f4:	030b0288 	.word	0x030b0288
   162f8:	021703d8 	.word	0x021703d8
   162fc:	030f0217 	.word	0x030f0217
   16300:	03190217 	.word	0x03190217
   16304:	033e0329 	.word	0x033e0329
   16308:	0217038c 	.word	0x0217038c
   1630c:	02170359 	.word	0x02170359
   16310:	02170384 	.word	0x02170384
   16314:	00ea0217 	.word	0x00ea0217
   16318:	9809      	ldr	r0, [sp, #36]	; 0x24
   1631a:	4659      	mov	r1, fp
   1631c:	aa37      	add	r2, sp, #220	; 0xdc
   1631e:	f7ff fea3 	bl	16068 <__sprint_r>
   16322:	2800      	cmp	r0, #0
   16324:	d17c      	bne.n	16420 <_svfprintf_r+0x29c>
   16326:	464c      	mov	r4, r9
   16328:	e77d      	b.n	16226 <_svfprintf_r+0xa2>
   1632a:	9918      	ldr	r1, [sp, #96]	; 0x60
   1632c:	2901      	cmp	r1, #1
   1632e:	f340 8452 	ble.w	16bd6 <_svfprintf_r+0xa52>
   16332:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16334:	2301      	movs	r3, #1
   16336:	6063      	str	r3, [r4, #4]
   16338:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1633a:	6022      	str	r2, [r4, #0]
   1633c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1633e:	3301      	adds	r3, #1
   16340:	9338      	str	r3, [sp, #224]	; 0xe0
   16342:	3201      	adds	r2, #1
   16344:	2b07      	cmp	r3, #7
   16346:	9239      	str	r2, [sp, #228]	; 0xe4
   16348:	f300 8596 	bgt.w	16e78 <_svfprintf_r+0xcf4>
   1634c:	3408      	adds	r4, #8
   1634e:	2301      	movs	r3, #1
   16350:	6063      	str	r3, [r4, #4]
   16352:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16354:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16356:	3301      	adds	r3, #1
   16358:	981b      	ldr	r0, [sp, #108]	; 0x6c
   1635a:	3201      	adds	r2, #1
   1635c:	2b07      	cmp	r3, #7
   1635e:	9239      	str	r2, [sp, #228]	; 0xe4
   16360:	6020      	str	r0, [r4, #0]
   16362:	9338      	str	r3, [sp, #224]	; 0xe0
   16364:	f300 857d 	bgt.w	16e62 <_svfprintf_r+0xcde>
   16368:	3408      	adds	r4, #8
   1636a:	9810      	ldr	r0, [sp, #64]	; 0x40
   1636c:	2200      	movs	r2, #0
   1636e:	2300      	movs	r3, #0
   16370:	9919      	ldr	r1, [sp, #100]	; 0x64
   16372:	f004 fb79 	bl	1aa68 <__aeabi_dcmpeq>
   16376:	2800      	cmp	r0, #0
   16378:	f040 8503 	bne.w	16d82 <_svfprintf_r+0xbfe>
   1637c:	9918      	ldr	r1, [sp, #96]	; 0x60
   1637e:	9b11      	ldr	r3, [sp, #68]	; 0x44
   16380:	1e4a      	subs	r2, r1, #1
   16382:	6062      	str	r2, [r4, #4]
   16384:	1c59      	adds	r1, r3, #1
   16386:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16388:	6021      	str	r1, [r4, #0]
   1638a:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1638c:	3301      	adds	r3, #1
   1638e:	9338      	str	r3, [sp, #224]	; 0xe0
   16390:	188a      	adds	r2, r1, r2
   16392:	2b07      	cmp	r3, #7
   16394:	9239      	str	r2, [sp, #228]	; 0xe4
   16396:	f300 842f 	bgt.w	16bf8 <_svfprintf_r+0xa74>
   1639a:	3408      	adds	r4, #8
   1639c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
   1639e:	981a      	ldr	r0, [sp, #104]	; 0x68
   163a0:	6062      	str	r2, [r4, #4]
   163a2:	aa3e      	add	r2, sp, #248	; 0xf8
   163a4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   163a6:	6022      	str	r2, [r4, #0]
   163a8:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   163aa:	3301      	adds	r3, #1
   163ac:	9338      	str	r3, [sp, #224]	; 0xe0
   163ae:	1812      	adds	r2, r2, r0
   163b0:	2b07      	cmp	r3, #7
   163b2:	9239      	str	r2, [sp, #228]	; 0xe4
   163b4:	f300 814f 	bgt.w	16656 <_svfprintf_r+0x4d2>
   163b8:	f104 0308 	add.w	r3, r4, #8
   163bc:	f01a 0f04 	tst.w	sl, #4
   163c0:	f000 8156 	beq.w	16670 <_svfprintf_r+0x4ec>
   163c4:	990c      	ldr	r1, [sp, #48]	; 0x30
   163c6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   163c8:	1a8e      	subs	r6, r1, r2
   163ca:	2e00      	cmp	r6, #0
   163cc:	f340 8150 	ble.w	16670 <_svfprintf_r+0x4ec>
   163d0:	2e10      	cmp	r6, #16
   163d2:	f24e 4738 	movw	r7, #58424	; 0xe438
   163d6:	bfd8      	it	le
   163d8:	f2c0 0702 	movtle	r7, #2
   163dc:	f340 83de 	ble.w	16b9c <_svfprintf_r+0xa18>
   163e0:	2410      	movs	r4, #16
   163e2:	f2c0 0702 	movt	r7, #2
   163e6:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   163ea:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
   163ee:	e003      	b.n	163f8 <_svfprintf_r+0x274>
   163f0:	3e10      	subs	r6, #16
   163f2:	2e10      	cmp	r6, #16
   163f4:	f340 83d2 	ble.w	16b9c <_svfprintf_r+0xa18>
   163f8:	605c      	str	r4, [r3, #4]
   163fa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   163fc:	9939      	ldr	r1, [sp, #228]	; 0xe4
   163fe:	3201      	adds	r2, #1
   16400:	601f      	str	r7, [r3, #0]
   16402:	3110      	adds	r1, #16
   16404:	2a07      	cmp	r2, #7
   16406:	9139      	str	r1, [sp, #228]	; 0xe4
   16408:	f103 0308 	add.w	r3, r3, #8
   1640c:	9238      	str	r2, [sp, #224]	; 0xe0
   1640e:	ddef      	ble.n	163f0 <_svfprintf_r+0x26c>
   16410:	4650      	mov	r0, sl
   16412:	4659      	mov	r1, fp
   16414:	4642      	mov	r2, r8
   16416:	f7ff fe27 	bl	16068 <__sprint_r>
   1641a:	464b      	mov	r3, r9
   1641c:	2800      	cmp	r0, #0
   1641e:	d0e7      	beq.n	163f0 <_svfprintf_r+0x26c>
   16420:	465e      	mov	r6, fp
   16422:	89b3      	ldrh	r3, [r6, #12]
   16424:	980d      	ldr	r0, [sp, #52]	; 0x34
   16426:	f013 0f40 	tst.w	r3, #64	; 0x40
   1642a:	bf18      	it	ne
   1642c:	f04f 30ff 	movne.w	r0, #4294967295
   16430:	900d      	str	r0, [sp, #52]	; 0x34
   16432:	980d      	ldr	r0, [sp, #52]	; 0x34
   16434:	b045      	add	sp, #276	; 0x114
   16436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1643a:	f01a 0f20 	tst.w	sl, #32
   1643e:	f24e 407c 	movw	r0, #58492	; 0xe47c
   16442:	f2c0 0002 	movt	r0, #2
   16446:	9214      	str	r2, [sp, #80]	; 0x50
   16448:	9017      	str	r0, [sp, #92]	; 0x5c
   1644a:	f000 82c3 	beq.w	169d4 <_svfprintf_r+0x850>
   1644e:	990a      	ldr	r1, [sp, #40]	; 0x28
   16450:	1dcb      	adds	r3, r1, #7
   16452:	f023 0307 	bic.w	r3, r3, #7
   16456:	f103 0208 	add.w	r2, r3, #8
   1645a:	920a      	str	r2, [sp, #40]	; 0x28
   1645c:	e9d3 6700 	ldrd	r6, r7, [r3]
   16460:	ea56 0107 	orrs.w	r1, r6, r7
   16464:	bf0c      	ite	eq
   16466:	2200      	moveq	r2, #0
   16468:	2201      	movne	r2, #1
   1646a:	ea1a 0f02 	tst.w	sl, r2
   1646e:	f040 84bc 	bne.w	16dea <_svfprintf_r+0xc66>
   16472:	2302      	movs	r3, #2
   16474:	f04f 0100 	mov.w	r1, #0
   16478:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   1647c:	f1b8 0f00 	cmp.w	r8, #0
   16480:	bfa8      	it	ge
   16482:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   16486:	f1b8 0f00 	cmp.w	r8, #0
   1648a:	bf18      	it	ne
   1648c:	f042 0201 	orrne.w	r2, r2, #1
   16490:	2a00      	cmp	r2, #0
   16492:	f000 8160 	beq.w	16756 <_svfprintf_r+0x5d2>
   16496:	2b01      	cmp	r3, #1
   16498:	f000 8434 	beq.w	16d04 <_svfprintf_r+0xb80>
   1649c:	2b02      	cmp	r3, #2
   1649e:	f000 8417 	beq.w	16cd0 <_svfprintf_r+0xb4c>
   164a2:	9916      	ldr	r1, [sp, #88]	; 0x58
   164a4:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   164a8:	9111      	str	r1, [sp, #68]	; 0x44
   164aa:	ea4f 08d6 	mov.w	r8, r6, lsr #3
   164ae:	ea4f 0cd7 	mov.w	ip, r7, lsr #3
   164b2:	ea48 7847 	orr.w	r8, r8, r7, lsl #29
   164b6:	f006 0007 	and.w	r0, r6, #7
   164ba:	4667      	mov	r7, ip
   164bc:	4646      	mov	r6, r8
   164be:	3030      	adds	r0, #48	; 0x30
   164c0:	ea56 0207 	orrs.w	r2, r6, r7
   164c4:	f801 0d01 	strb.w	r0, [r1, #-1]!
   164c8:	d1ef      	bne.n	164aa <_svfprintf_r+0x326>
   164ca:	f01a 0f01 	tst.w	sl, #1
   164ce:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   164d2:	9111      	str	r1, [sp, #68]	; 0x44
   164d4:	f040 84db 	bne.w	16e8e <_svfprintf_r+0xd0a>
   164d8:	9b16      	ldr	r3, [sp, #88]	; 0x58
   164da:	1a5b      	subs	r3, r3, r1
   164dc:	930e      	str	r3, [sp, #56]	; 0x38
   164de:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   164e0:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
   164e4:	4543      	cmp	r3, r8
   164e6:	bfb8      	it	lt
   164e8:	4643      	movlt	r3, r8
   164ea:	930b      	str	r3, [sp, #44]	; 0x2c
   164ec:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   164f0:	b113      	cbz	r3, 164f8 <_svfprintf_r+0x374>
   164f2:	990b      	ldr	r1, [sp, #44]	; 0x2c
   164f4:	3101      	adds	r1, #1
   164f6:	910b      	str	r1, [sp, #44]	; 0x2c
   164f8:	f01a 0202 	ands.w	r2, sl, #2
   164fc:	9213      	str	r2, [sp, #76]	; 0x4c
   164fe:	d002      	beq.n	16506 <_svfprintf_r+0x382>
   16500:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   16502:	3302      	adds	r3, #2
   16504:	930b      	str	r3, [sp, #44]	; 0x2c
   16506:	f01a 0084 	ands.w	r0, sl, #132	; 0x84
   1650a:	9012      	str	r0, [sp, #72]	; 0x48
   1650c:	d138      	bne.n	16580 <_svfprintf_r+0x3fc>
   1650e:	990c      	ldr	r1, [sp, #48]	; 0x30
   16510:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16512:	1a8e      	subs	r6, r1, r2
   16514:	2e00      	cmp	r6, #0
   16516:	dd33      	ble.n	16580 <_svfprintf_r+0x3fc>
   16518:	2e10      	cmp	r6, #16
   1651a:	f24e 4738 	movw	r7, #58424	; 0xe438
   1651e:	bfd8      	it	le
   16520:	f2c0 0702 	movtle	r7, #2
   16524:	dd20      	ble.n	16568 <_svfprintf_r+0x3e4>
   16526:	f04f 0810 	mov.w	r8, #16
   1652a:	f2c0 0702 	movt	r7, #2
   1652e:	e002      	b.n	16536 <_svfprintf_r+0x3b2>
   16530:	3e10      	subs	r6, #16
   16532:	2e10      	cmp	r6, #16
   16534:	dd18      	ble.n	16568 <_svfprintf_r+0x3e4>
   16536:	f8c4 8004 	str.w	r8, [r4, #4]
   1653a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1653c:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   1653e:	3301      	adds	r3, #1
   16540:	6027      	str	r7, [r4, #0]
   16542:	3210      	adds	r2, #16
   16544:	2b07      	cmp	r3, #7
   16546:	9239      	str	r2, [sp, #228]	; 0xe4
   16548:	f104 0408 	add.w	r4, r4, #8
   1654c:	9338      	str	r3, [sp, #224]	; 0xe0
   1654e:	ddef      	ble.n	16530 <_svfprintf_r+0x3ac>
   16550:	9809      	ldr	r0, [sp, #36]	; 0x24
   16552:	4659      	mov	r1, fp
   16554:	aa37      	add	r2, sp, #220	; 0xdc
   16556:	464c      	mov	r4, r9
   16558:	f7ff fd86 	bl	16068 <__sprint_r>
   1655c:	2800      	cmp	r0, #0
   1655e:	f47f af5f 	bne.w	16420 <_svfprintf_r+0x29c>
   16562:	3e10      	subs	r6, #16
   16564:	2e10      	cmp	r6, #16
   16566:	dce6      	bgt.n	16536 <_svfprintf_r+0x3b2>
   16568:	6066      	str	r6, [r4, #4]
   1656a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1656c:	6027      	str	r7, [r4, #0]
   1656e:	1c5a      	adds	r2, r3, #1
   16570:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16572:	9238      	str	r2, [sp, #224]	; 0xe0
   16574:	199b      	adds	r3, r3, r6
   16576:	2a07      	cmp	r2, #7
   16578:	9339      	str	r3, [sp, #228]	; 0xe4
   1657a:	f300 83f7 	bgt.w	16d6c <_svfprintf_r+0xbe8>
   1657e:	3408      	adds	r4, #8
   16580:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16584:	b173      	cbz	r3, 165a4 <_svfprintf_r+0x420>
   16586:	2301      	movs	r3, #1
   16588:	6063      	str	r3, [r4, #4]
   1658a:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   1658c:	aa43      	add	r2, sp, #268	; 0x10c
   1658e:	3203      	adds	r2, #3
   16590:	6022      	str	r2, [r4, #0]
   16592:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16594:	3301      	adds	r3, #1
   16596:	9338      	str	r3, [sp, #224]	; 0xe0
   16598:	3201      	adds	r2, #1
   1659a:	2b07      	cmp	r3, #7
   1659c:	9239      	str	r2, [sp, #228]	; 0xe4
   1659e:	f300 8340 	bgt.w	16c22 <_svfprintf_r+0xa9e>
   165a2:	3408      	adds	r4, #8
   165a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
   165a6:	b16b      	cbz	r3, 165c4 <_svfprintf_r+0x440>
   165a8:	2302      	movs	r3, #2
   165aa:	6063      	str	r3, [r4, #4]
   165ac:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   165ae:	aa43      	add	r2, sp, #268	; 0x10c
   165b0:	6022      	str	r2, [r4, #0]
   165b2:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   165b4:	3301      	adds	r3, #1
   165b6:	9338      	str	r3, [sp, #224]	; 0xe0
   165b8:	3202      	adds	r2, #2
   165ba:	2b07      	cmp	r3, #7
   165bc:	9239      	str	r2, [sp, #228]	; 0xe4
   165be:	f300 833a 	bgt.w	16c36 <_svfprintf_r+0xab2>
   165c2:	3408      	adds	r4, #8
   165c4:	9812      	ldr	r0, [sp, #72]	; 0x48
   165c6:	2880      	cmp	r0, #128	; 0x80
   165c8:	f000 82b2 	beq.w	16b30 <_svfprintf_r+0x9ac>
   165cc:	9815      	ldr	r0, [sp, #84]	; 0x54
   165ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   165d0:	1ac6      	subs	r6, r0, r3
   165d2:	2e00      	cmp	r6, #0
   165d4:	dd2e      	ble.n	16634 <_svfprintf_r+0x4b0>
   165d6:	2e10      	cmp	r6, #16
   165d8:	4fa7      	ldr	r7, [pc, #668]	; (16878 <_svfprintf_r+0x6f4>)
   165da:	bfc8      	it	gt
   165dc:	f04f 0810 	movgt.w	r8, #16
   165e0:	dc03      	bgt.n	165ea <_svfprintf_r+0x466>
   165e2:	e01b      	b.n	1661c <_svfprintf_r+0x498>
   165e4:	3e10      	subs	r6, #16
   165e6:	2e10      	cmp	r6, #16
   165e8:	dd18      	ble.n	1661c <_svfprintf_r+0x498>
   165ea:	f8c4 8004 	str.w	r8, [r4, #4]
   165ee:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   165f0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   165f2:	3301      	adds	r3, #1
   165f4:	6027      	str	r7, [r4, #0]
   165f6:	3210      	adds	r2, #16
   165f8:	2b07      	cmp	r3, #7
   165fa:	9239      	str	r2, [sp, #228]	; 0xe4
   165fc:	f104 0408 	add.w	r4, r4, #8
   16600:	9338      	str	r3, [sp, #224]	; 0xe0
   16602:	ddef      	ble.n	165e4 <_svfprintf_r+0x460>
   16604:	9809      	ldr	r0, [sp, #36]	; 0x24
   16606:	4659      	mov	r1, fp
   16608:	aa37      	add	r2, sp, #220	; 0xdc
   1660a:	464c      	mov	r4, r9
   1660c:	f7ff fd2c 	bl	16068 <__sprint_r>
   16610:	2800      	cmp	r0, #0
   16612:	f47f af05 	bne.w	16420 <_svfprintf_r+0x29c>
   16616:	3e10      	subs	r6, #16
   16618:	2e10      	cmp	r6, #16
   1661a:	dce6      	bgt.n	165ea <_svfprintf_r+0x466>
   1661c:	6066      	str	r6, [r4, #4]
   1661e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16620:	6027      	str	r7, [r4, #0]
   16622:	1c5a      	adds	r2, r3, #1
   16624:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16626:	9238      	str	r2, [sp, #224]	; 0xe0
   16628:	199b      	adds	r3, r3, r6
   1662a:	2a07      	cmp	r2, #7
   1662c:	9339      	str	r3, [sp, #228]	; 0xe4
   1662e:	f300 82ee 	bgt.w	16c0e <_svfprintf_r+0xa8a>
   16632:	3408      	adds	r4, #8
   16634:	f41a 7f80 	tst.w	sl, #256	; 0x100
   16638:	f040 8219 	bne.w	16a6e <_svfprintf_r+0x8ea>
   1663c:	990e      	ldr	r1, [sp, #56]	; 0x38
   1663e:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16640:	6061      	str	r1, [r4, #4]
   16642:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16644:	6022      	str	r2, [r4, #0]
   16646:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16648:	3301      	adds	r3, #1
   1664a:	9338      	str	r3, [sp, #224]	; 0xe0
   1664c:	1852      	adds	r2, r2, r1
   1664e:	2b07      	cmp	r3, #7
   16650:	9239      	str	r2, [sp, #228]	; 0xe4
   16652:	f77f aeb1 	ble.w	163b8 <_svfprintf_r+0x234>
   16656:	9809      	ldr	r0, [sp, #36]	; 0x24
   16658:	4659      	mov	r1, fp
   1665a:	aa37      	add	r2, sp, #220	; 0xdc
   1665c:	f7ff fd04 	bl	16068 <__sprint_r>
   16660:	2800      	cmp	r0, #0
   16662:	f47f aedd 	bne.w	16420 <_svfprintf_r+0x29c>
   16666:	f01a 0f04 	tst.w	sl, #4
   1666a:	464b      	mov	r3, r9
   1666c:	f47f aeaa 	bne.w	163c4 <_svfprintf_r+0x240>
   16670:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16672:	980d      	ldr	r0, [sp, #52]	; 0x34
   16674:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16676:	990c      	ldr	r1, [sp, #48]	; 0x30
   16678:	428a      	cmp	r2, r1
   1667a:	bfac      	ite	ge
   1667c:	1880      	addge	r0, r0, r2
   1667e:	1840      	addlt	r0, r0, r1
   16680:	900d      	str	r0, [sp, #52]	; 0x34
   16682:	2b00      	cmp	r3, #0
   16684:	f040 829e 	bne.w	16bc4 <_svfprintf_r+0xa40>
   16688:	2300      	movs	r3, #0
   1668a:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
   1668e:	9338      	str	r3, [sp, #224]	; 0xe0
   16690:	464c      	mov	r4, r9
   16692:	e5a1      	b.n	161d8 <_svfprintf_r+0x54>
   16694:	9214      	str	r2, [sp, #80]	; 0x50
   16696:	2a00      	cmp	r2, #0
   16698:	f000 8504 	beq.w	170a4 <_svfprintf_r+0xf20>
   1669c:	2001      	movs	r0, #1
   1669e:	f88d 20b4 	strb.w	r2, [sp, #180]	; 0xb4
   166a2:	f04f 0100 	mov.w	r1, #0
   166a6:	aa2d      	add	r2, sp, #180	; 0xb4
   166a8:	900b      	str	r0, [sp, #44]	; 0x2c
   166aa:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   166ae:	9211      	str	r2, [sp, #68]	; 0x44
   166b0:	900e      	str	r0, [sp, #56]	; 0x38
   166b2:	2100      	movs	r1, #0
   166b4:	9115      	str	r1, [sp, #84]	; 0x54
   166b6:	e71f      	b.n	164f8 <_svfprintf_r+0x374>
   166b8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   166bc:	2b00      	cmp	r3, #0
   166be:	f040 840c 	bne.w	16eda <_svfprintf_r+0xd56>
   166c2:	990a      	ldr	r1, [sp, #40]	; 0x28
   166c4:	462b      	mov	r3, r5
   166c6:	f88d c10f 	strb.w	ip, [sp, #271]	; 0x10f
   166ca:	782a      	ldrb	r2, [r5, #0]
   166cc:	910a      	str	r1, [sp, #40]	; 0x28
   166ce:	e5c2      	b.n	16256 <_svfprintf_r+0xd2>
   166d0:	990a      	ldr	r1, [sp, #40]	; 0x28
   166d2:	f04a 0a01 	orr.w	sl, sl, #1
   166d6:	782a      	ldrb	r2, [r5, #0]
   166d8:	462b      	mov	r3, r5
   166da:	910a      	str	r1, [sp, #40]	; 0x28
   166dc:	e5bb      	b.n	16256 <_svfprintf_r+0xd2>
   166de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   166e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   166e2:	681b      	ldr	r3, [r3, #0]
   166e4:	1d11      	adds	r1, r2, #4
   166e6:	2b00      	cmp	r3, #0
   166e8:	930c      	str	r3, [sp, #48]	; 0x30
   166ea:	f2c0 85b2 	blt.w	17252 <_svfprintf_r+0x10ce>
   166ee:	782a      	ldrb	r2, [r5, #0]
   166f0:	462b      	mov	r3, r5
   166f2:	910a      	str	r1, [sp, #40]	; 0x28
   166f4:	e5af      	b.n	16256 <_svfprintf_r+0xd2>
   166f6:	990a      	ldr	r1, [sp, #40]	; 0x28
   166f8:	462b      	mov	r3, r5
   166fa:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
   166fe:	782a      	ldrb	r2, [r5, #0]
   16700:	910a      	str	r1, [sp, #40]	; 0x28
   16702:	e5a8      	b.n	16256 <_svfprintf_r+0xd2>
   16704:	f04a 0a10 	orr.w	sl, sl, #16
   16708:	9214      	str	r2, [sp, #80]	; 0x50
   1670a:	f01a 0f20 	tst.w	sl, #32
   1670e:	f000 8187 	beq.w	16a20 <_svfprintf_r+0x89c>
   16712:	980a      	ldr	r0, [sp, #40]	; 0x28
   16714:	1dc3      	adds	r3, r0, #7
   16716:	f023 0307 	bic.w	r3, r3, #7
   1671a:	f103 0108 	add.w	r1, r3, #8
   1671e:	910a      	str	r1, [sp, #40]	; 0x28
   16720:	e9d3 6700 	ldrd	r6, r7, [r3]
   16724:	2e00      	cmp	r6, #0
   16726:	f177 0000 	sbcs.w	r0, r7, #0
   1672a:	f2c0 8376 	blt.w	16e1a <_svfprintf_r+0xc96>
   1672e:	ea56 0107 	orrs.w	r1, r6, r7
   16732:	f04f 0301 	mov.w	r3, #1
   16736:	bf0c      	ite	eq
   16738:	2200      	moveq	r2, #0
   1673a:	2201      	movne	r2, #1
   1673c:	f1b8 0f00 	cmp.w	r8, #0
   16740:	bfa8      	it	ge
   16742:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
   16746:	f1b8 0f00 	cmp.w	r8, #0
   1674a:	bf18      	it	ne
   1674c:	f042 0201 	orrne.w	r2, r2, #1
   16750:	2a00      	cmp	r2, #0
   16752:	f47f aea0 	bne.w	16496 <_svfprintf_r+0x312>
   16756:	2b00      	cmp	r3, #0
   16758:	f040 81e5 	bne.w	16b26 <_svfprintf_r+0x9a2>
   1675c:	f01a 0f01 	tst.w	sl, #1
   16760:	f000 81e1 	beq.w	16b26 <_svfprintf_r+0x9a2>
   16764:	2330      	movs	r3, #48	; 0x30
   16766:	f88d 30db 	strb.w	r3, [sp, #219]	; 0xdb
   1676a:	ab2d      	add	r3, sp, #180	; 0xb4
   1676c:	2001      	movs	r0, #1
   1676e:	3327      	adds	r3, #39	; 0x27
   16770:	900e      	str	r0, [sp, #56]	; 0x38
   16772:	9311      	str	r3, [sp, #68]	; 0x44
   16774:	e6b3      	b.n	164de <_svfprintf_r+0x35a>
   16776:	f01a 0f08 	tst.w	sl, #8
   1677a:	9214      	str	r2, [sp, #80]	; 0x50
   1677c:	f000 83bf 	beq.w	16efe <_svfprintf_r+0xd7a>
   16780:	980a      	ldr	r0, [sp, #40]	; 0x28
   16782:	1dc3      	adds	r3, r0, #7
   16784:	f023 0307 	bic.w	r3, r3, #7
   16788:	f103 0108 	add.w	r1, r3, #8
   1678c:	910a      	str	r1, [sp, #40]	; 0x28
   1678e:	685e      	ldr	r6, [r3, #4]
   16790:	681f      	ldr	r7, [r3, #0]
   16792:	9619      	str	r6, [sp, #100]	; 0x64
   16794:	9710      	str	r7, [sp, #64]	; 0x40
   16796:	4638      	mov	r0, r7
   16798:	4631      	mov	r1, r6
   1679a:	f003 fdfb 	bl	1a394 <__isinfd>
   1679e:	4603      	mov	r3, r0
   167a0:	2800      	cmp	r0, #0
   167a2:	f000 8493 	beq.w	170cc <_svfprintf_r+0xf48>
   167a6:	4638      	mov	r0, r7
   167a8:	2200      	movs	r2, #0
   167aa:	2300      	movs	r3, #0
   167ac:	4631      	mov	r1, r6
   167ae:	f004 f965 	bl	1aa7c <__aeabi_dcmplt>
   167b2:	2800      	cmp	r0, #0
   167b4:	f040 8415 	bne.w	16fe2 <_svfprintf_r+0xe5e>
   167b8:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   167bc:	2003      	movs	r0, #3
   167be:	f24e 4270 	movw	r2, #58480	; 0xe470
   167c2:	f24e 416c 	movw	r1, #58476	; 0xe46c
   167c6:	900b      	str	r0, [sp, #44]	; 0x2c
   167c8:	9814      	ldr	r0, [sp, #80]	; 0x50
   167ca:	f2c0 0102 	movt	r1, #2
   167ce:	f2c0 0202 	movt	r2, #2
   167d2:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   167d6:	2847      	cmp	r0, #71	; 0x47
   167d8:	bfd8      	it	le
   167da:	460a      	movle	r2, r1
   167dc:	2103      	movs	r1, #3
   167de:	9211      	str	r2, [sp, #68]	; 0x44
   167e0:	2200      	movs	r2, #0
   167e2:	910e      	str	r1, [sp, #56]	; 0x38
   167e4:	9215      	str	r2, [sp, #84]	; 0x54
   167e6:	e683      	b.n	164f0 <_svfprintf_r+0x36c>
   167e8:	990a      	ldr	r1, [sp, #40]	; 0x28
   167ea:	f04a 0a08 	orr.w	sl, sl, #8
   167ee:	782a      	ldrb	r2, [r5, #0]
   167f0:	462b      	mov	r3, r5
   167f2:	910a      	str	r1, [sp, #40]	; 0x28
   167f4:	e52f      	b.n	16256 <_svfprintf_r+0xd2>
   167f6:	990a      	ldr	r1, [sp, #40]	; 0x28
   167f8:	782a      	ldrb	r2, [r5, #0]
   167fa:	f04a 0a04 	orr.w	sl, sl, #4
   167fe:	462b      	mov	r3, r5
   16800:	910a      	str	r1, [sp, #40]	; 0x28
   16802:	e528      	b.n	16256 <_svfprintf_r+0xd2>
   16804:	462b      	mov	r3, r5
   16806:	f813 2b01 	ldrb.w	r2, [r3], #1
   1680a:	2a2a      	cmp	r2, #42	; 0x2a
   1680c:	f000 86cf 	beq.w	175ae <_svfprintf_r+0x142a>
   16810:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16814:	2909      	cmp	r1, #9
   16816:	bf88      	it	hi
   16818:	f04f 0800 	movhi.w	r8, #0
   1681c:	d810      	bhi.n	16840 <_svfprintf_r+0x6bc>
   1681e:	3502      	adds	r5, #2
   16820:	f04f 0800 	mov.w	r8, #0
   16824:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   16828:	eb08 0888 	add.w	r8, r8, r8, lsl #2
   1682c:	462b      	mov	r3, r5
   1682e:	3501      	adds	r5, #1
   16830:	eb01 0848 	add.w	r8, r1, r8, lsl #1
   16834:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16838:	2909      	cmp	r1, #9
   1683a:	d9f3      	bls.n	16824 <_svfprintf_r+0x6a0>
   1683c:	ea48 78e8 	orr.w	r8, r8, r8, asr #31
   16840:	461d      	mov	r5, r3
   16842:	e509      	b.n	16258 <_svfprintf_r+0xd4>
   16844:	990a      	ldr	r1, [sp, #40]	; 0x28
   16846:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
   1684a:	782a      	ldrb	r2, [r5, #0]
   1684c:	462b      	mov	r3, r5
   1684e:	910a      	str	r1, [sp, #40]	; 0x28
   16850:	e501      	b.n	16256 <_svfprintf_r+0xd2>
   16852:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   16856:	2600      	movs	r6, #0
   16858:	462b      	mov	r3, r5
   1685a:	eb06 0686 	add.w	r6, r6, r6, lsl #2
   1685e:	f813 2b01 	ldrb.w	r2, [r3], #1
   16862:	eb01 0646 	add.w	r6, r1, r6, lsl #1
   16866:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
   1686a:	461d      	mov	r5, r3
   1686c:	2909      	cmp	r1, #9
   1686e:	d9f3      	bls.n	16858 <_svfprintf_r+0x6d4>
   16870:	960c      	str	r6, [sp, #48]	; 0x30
   16872:	461d      	mov	r5, r3
   16874:	e4f0      	b.n	16258 <_svfprintf_r+0xd4>
   16876:	bf00      	nop
   16878:	0002e448 	.word	0x0002e448
   1687c:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
   16880:	990a      	ldr	r1, [sp, #40]	; 0x28
   16882:	e734      	b.n	166ee <_svfprintf_r+0x56a>
   16884:	782a      	ldrb	r2, [r5, #0]
   16886:	2a6c      	cmp	r2, #108	; 0x6c
   16888:	f000 8418 	beq.w	170bc <_svfprintf_r+0xf38>
   1688c:	990a      	ldr	r1, [sp, #40]	; 0x28
   1688e:	f04a 0a10 	orr.w	sl, sl, #16
   16892:	462b      	mov	r3, r5
   16894:	910a      	str	r1, [sp, #40]	; 0x28
   16896:	e4de      	b.n	16256 <_svfprintf_r+0xd2>
   16898:	f01a 0f20 	tst.w	sl, #32
   1689c:	f000 8323 	beq.w	16ee6 <_svfprintf_r+0xd62>
   168a0:	990a      	ldr	r1, [sp, #40]	; 0x28
   168a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
   168a4:	680b      	ldr	r3, [r1, #0]
   168a6:	4610      	mov	r0, r2
   168a8:	ea4f 71e0 	mov.w	r1, r0, asr #31
   168ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   168ae:	e9c3 0100 	strd	r0, r1, [r3]
   168b2:	f102 0a04 	add.w	sl, r2, #4
   168b6:	e48f      	b.n	161d8 <_svfprintf_r+0x54>
   168b8:	f01a 0320 	ands.w	r3, sl, #32
   168bc:	9214      	str	r2, [sp, #80]	; 0x50
   168be:	f000 80c7 	beq.w	16a50 <_svfprintf_r+0x8cc>
   168c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   168c4:	1dda      	adds	r2, r3, #7
   168c6:	2300      	movs	r3, #0
   168c8:	f022 0207 	bic.w	r2, r2, #7
   168cc:	f102 0008 	add.w	r0, r2, #8
   168d0:	900a      	str	r0, [sp, #40]	; 0x28
   168d2:	e9d2 6700 	ldrd	r6, r7, [r2]
   168d6:	ea56 0107 	orrs.w	r1, r6, r7
   168da:	bf0c      	ite	eq
   168dc:	2200      	moveq	r2, #0
   168de:	2201      	movne	r2, #1
   168e0:	e5c8      	b.n	16474 <_svfprintf_r+0x2f0>
   168e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   168e4:	f24e 407c 	movw	r0, #58492	; 0xe47c
   168e8:	990a      	ldr	r1, [sp, #40]	; 0x28
   168ea:	2378      	movs	r3, #120	; 0x78
   168ec:	f2c0 0002 	movt	r0, #2
   168f0:	9314      	str	r3, [sp, #80]	; 0x50
   168f2:	6816      	ldr	r6, [r2, #0]
   168f4:	3104      	adds	r1, #4
   168f6:	f88d 310d 	strb.w	r3, [sp, #269]	; 0x10d
   168fa:	f04a 0a02 	orr.w	sl, sl, #2
   168fe:	2330      	movs	r3, #48	; 0x30
   16900:	1e32      	subs	r2, r6, #0
   16902:	bf18      	it	ne
   16904:	2201      	movne	r2, #1
   16906:	f88d 310c 	strb.w	r3, [sp, #268]	; 0x10c
   1690a:	4636      	mov	r6, r6
   1690c:	f04f 0700 	mov.w	r7, #0
   16910:	9017      	str	r0, [sp, #92]	; 0x5c
   16912:	2302      	movs	r3, #2
   16914:	910a      	str	r1, [sp, #40]	; 0x28
   16916:	e5ad      	b.n	16474 <_svfprintf_r+0x2f0>
   16918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1691a:	9214      	str	r2, [sp, #80]	; 0x50
   1691c:	f04f 0200 	mov.w	r2, #0
   16920:	1d18      	adds	r0, r3, #4
   16922:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
   16926:	681b      	ldr	r3, [r3, #0]
   16928:	900a      	str	r0, [sp, #40]	; 0x28
   1692a:	9311      	str	r3, [sp, #68]	; 0x44
   1692c:	2b00      	cmp	r3, #0
   1692e:	f000 854d 	beq.w	173cc <_svfprintf_r+0x1248>
   16932:	f1b8 0f00 	cmp.w	r8, #0
   16936:	9811      	ldr	r0, [sp, #68]	; 0x44
   16938:	f2c0 852a 	blt.w	17390 <_svfprintf_r+0x120c>
   1693c:	2100      	movs	r1, #0
   1693e:	4642      	mov	r2, r8
   16940:	f002 fdd6 	bl	194f0 <memchr>
   16944:	4603      	mov	r3, r0
   16946:	2800      	cmp	r0, #0
   16948:	f000 856e 	beq.w	17428 <_svfprintf_r+0x12a4>
   1694c:	9811      	ldr	r0, [sp, #68]	; 0x44
   1694e:	1a1b      	subs	r3, r3, r0
   16950:	930e      	str	r3, [sp, #56]	; 0x38
   16952:	4543      	cmp	r3, r8
   16954:	f340 8482 	ble.w	1725c <_svfprintf_r+0x10d8>
   16958:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   1695c:	2100      	movs	r1, #0
   1695e:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   16962:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   16966:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   1696a:	9115      	str	r1, [sp, #84]	; 0x54
   1696c:	e5c0      	b.n	164f0 <_svfprintf_r+0x36c>
   1696e:	f01a 0f20 	tst.w	sl, #32
   16972:	9214      	str	r2, [sp, #80]	; 0x50
   16974:	d010      	beq.n	16998 <_svfprintf_r+0x814>
   16976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16978:	1dda      	adds	r2, r3, #7
   1697a:	2301      	movs	r3, #1
   1697c:	e7a4      	b.n	168c8 <_svfprintf_r+0x744>
   1697e:	990a      	ldr	r1, [sp, #40]	; 0x28
   16980:	f04a 0a20 	orr.w	sl, sl, #32
   16984:	782a      	ldrb	r2, [r5, #0]
   16986:	462b      	mov	r3, r5
   16988:	910a      	str	r1, [sp, #40]	; 0x28
   1698a:	e464      	b.n	16256 <_svfprintf_r+0xd2>
   1698c:	f04a 0a10 	orr.w	sl, sl, #16
   16990:	9214      	str	r2, [sp, #80]	; 0x50
   16992:	f01a 0f20 	tst.w	sl, #32
   16996:	d1ee      	bne.n	16976 <_svfprintf_r+0x7f2>
   16998:	f01a 0f10 	tst.w	sl, #16
   1699c:	f040 8254 	bne.w	16e48 <_svfprintf_r+0xcc4>
   169a0:	f01a 0f40 	tst.w	sl, #64	; 0x40
   169a4:	f000 8250 	beq.w	16e48 <_svfprintf_r+0xcc4>
   169a8:	980a      	ldr	r0, [sp, #40]	; 0x28
   169aa:	2301      	movs	r3, #1
   169ac:	1d01      	adds	r1, r0, #4
   169ae:	910a      	str	r1, [sp, #40]	; 0x28
   169b0:	8806      	ldrh	r6, [r0, #0]
   169b2:	1e32      	subs	r2, r6, #0
   169b4:	bf18      	it	ne
   169b6:	2201      	movne	r2, #1
   169b8:	4636      	mov	r6, r6
   169ba:	f04f 0700 	mov.w	r7, #0
   169be:	e559      	b.n	16474 <_svfprintf_r+0x2f0>
   169c0:	f01a 0f20 	tst.w	sl, #32
   169c4:	9214      	str	r2, [sp, #80]	; 0x50
   169c6:	f24e 4258 	movw	r2, #58456	; 0xe458
   169ca:	f2c0 0202 	movt	r2, #2
   169ce:	9217      	str	r2, [sp, #92]	; 0x5c
   169d0:	f47f ad3d 	bne.w	1644e <_svfprintf_r+0x2ca>
   169d4:	f01a 0f10 	tst.w	sl, #16
   169d8:	f040 822d 	bne.w	16e36 <_svfprintf_r+0xcb2>
   169dc:	f01a 0f40 	tst.w	sl, #64	; 0x40
   169e0:	f000 8229 	beq.w	16e36 <_svfprintf_r+0xcb2>
   169e4:	990a      	ldr	r1, [sp, #40]	; 0x28
   169e6:	1d0a      	adds	r2, r1, #4
   169e8:	920a      	str	r2, [sp, #40]	; 0x28
   169ea:	880e      	ldrh	r6, [r1, #0]
   169ec:	4636      	mov	r6, r6
   169ee:	f04f 0700 	mov.w	r7, #0
   169f2:	e535      	b.n	16460 <_svfprintf_r+0x2dc>
   169f4:	9214      	str	r2, [sp, #80]	; 0x50
   169f6:	2001      	movs	r0, #1
   169f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   169fa:	f04f 0100 	mov.w	r1, #0
   169fe:	900b      	str	r0, [sp, #44]	; 0x2c
   16a00:	900e      	str	r0, [sp, #56]	; 0x38
   16a02:	6813      	ldr	r3, [r2, #0]
   16a04:	3204      	adds	r2, #4
   16a06:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
   16a0a:	920a      	str	r2, [sp, #40]	; 0x28
   16a0c:	aa2d      	add	r2, sp, #180	; 0xb4
   16a0e:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
   16a12:	9211      	str	r2, [sp, #68]	; 0x44
   16a14:	e64d      	b.n	166b2 <_svfprintf_r+0x52e>
   16a16:	f01a 0f20 	tst.w	sl, #32
   16a1a:	9214      	str	r2, [sp, #80]	; 0x50
   16a1c:	f47f ae79 	bne.w	16712 <_svfprintf_r+0x58e>
   16a20:	f01a 0f10 	tst.w	sl, #16
   16a24:	f040 81ed 	bne.w	16e02 <_svfprintf_r+0xc7e>
   16a28:	f01a 0f40 	tst.w	sl, #64	; 0x40
   16a2c:	f000 81e9 	beq.w	16e02 <_svfprintf_r+0xc7e>
   16a30:	980a      	ldr	r0, [sp, #40]	; 0x28
   16a32:	1d01      	adds	r1, r0, #4
   16a34:	910a      	str	r1, [sp, #40]	; 0x28
   16a36:	f9b0 6000 	ldrsh.w	r6, [r0]
   16a3a:	4636      	mov	r6, r6
   16a3c:	ea4f 77e6 	mov.w	r7, r6, asr #31
   16a40:	e670      	b.n	16724 <_svfprintf_r+0x5a0>
   16a42:	f04a 0a10 	orr.w	sl, sl, #16
   16a46:	9214      	str	r2, [sp, #80]	; 0x50
   16a48:	f01a 0320 	ands.w	r3, sl, #32
   16a4c:	f47f af39 	bne.w	168c2 <_svfprintf_r+0x73e>
   16a50:	f01a 0210 	ands.w	r2, sl, #16
   16a54:	f000 825f 	beq.w	16f16 <_svfprintf_r+0xd92>
   16a58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16a5a:	1d10      	adds	r0, r2, #4
   16a5c:	900a      	str	r0, [sp, #40]	; 0x28
   16a5e:	6816      	ldr	r6, [r2, #0]
   16a60:	1e32      	subs	r2, r6, #0
   16a62:	bf18      	it	ne
   16a64:	2201      	movne	r2, #1
   16a66:	4636      	mov	r6, r6
   16a68:	f04f 0700 	mov.w	r7, #0
   16a6c:	e502      	b.n	16474 <_svfprintf_r+0x2f0>
   16a6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
   16a70:	2b65      	cmp	r3, #101	; 0x65
   16a72:	f77f ac5a 	ble.w	1632a <_svfprintf_r+0x1a6>
   16a76:	9810      	ldr	r0, [sp, #64]	; 0x40
   16a78:	2200      	movs	r2, #0
   16a7a:	2300      	movs	r3, #0
   16a7c:	9919      	ldr	r1, [sp, #100]	; 0x64
   16a7e:	f003 fff3 	bl	1aa68 <__aeabi_dcmpeq>
   16a82:	2800      	cmp	r0, #0
   16a84:	f000 80e1 	beq.w	16c4a <_svfprintf_r+0xac6>
   16a88:	2301      	movs	r3, #1
   16a8a:	6063      	str	r3, [r4, #4]
   16a8c:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16a8e:	f24e 4398 	movw	r3, #58520	; 0xe498
   16a92:	f2c0 0302 	movt	r3, #2
   16a96:	6023      	str	r3, [r4, #0]
   16a98:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16a9a:	3201      	adds	r2, #1
   16a9c:	9238      	str	r2, [sp, #224]	; 0xe0
   16a9e:	3301      	adds	r3, #1
   16aa0:	2a07      	cmp	r2, #7
   16aa2:	9339      	str	r3, [sp, #228]	; 0xe4
   16aa4:	bfd8      	it	le
   16aa6:	f104 0308 	addle.w	r3, r4, #8
   16aaa:	f300 829f 	bgt.w	16fec <_svfprintf_r+0xe68>
   16aae:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16ab0:	9818      	ldr	r0, [sp, #96]	; 0x60
   16ab2:	4282      	cmp	r2, r0
   16ab4:	db03      	blt.n	16abe <_svfprintf_r+0x93a>
   16ab6:	f01a 0f01 	tst.w	sl, #1
   16aba:	f43f ac7f 	beq.w	163bc <_svfprintf_r+0x238>
   16abe:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16ac0:	2201      	movs	r2, #1
   16ac2:	605a      	str	r2, [r3, #4]
   16ac4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16ac6:	6019      	str	r1, [r3, #0]
   16ac8:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16aca:	3201      	adds	r2, #1
   16acc:	9238      	str	r2, [sp, #224]	; 0xe0
   16ace:	3101      	adds	r1, #1
   16ad0:	2a07      	cmp	r2, #7
   16ad2:	9139      	str	r1, [sp, #228]	; 0xe4
   16ad4:	f300 83eb 	bgt.w	172ae <_svfprintf_r+0x112a>
   16ad8:	3308      	adds	r3, #8
   16ada:	9a18      	ldr	r2, [sp, #96]	; 0x60
   16adc:	1e56      	subs	r6, r2, #1
   16ade:	2e00      	cmp	r6, #0
   16ae0:	f77f ac6c 	ble.w	163bc <_svfprintf_r+0x238>
   16ae4:	2e10      	cmp	r6, #16
   16ae6:	4fa0      	ldr	r7, [pc, #640]	; (16d68 <_svfprintf_r+0xbe4>)
   16ae8:	f340 81e9 	ble.w	16ebe <_svfprintf_r+0xd3a>
   16aec:	2410      	movs	r4, #16
   16aee:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16af2:	e003      	b.n	16afc <_svfprintf_r+0x978>
   16af4:	3e10      	subs	r6, #16
   16af6:	2e10      	cmp	r6, #16
   16af8:	f340 81e1 	ble.w	16ebe <_svfprintf_r+0xd3a>
   16afc:	605c      	str	r4, [r3, #4]
   16afe:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16b00:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16b02:	3201      	adds	r2, #1
   16b04:	601f      	str	r7, [r3, #0]
   16b06:	3110      	adds	r1, #16
   16b08:	2a07      	cmp	r2, #7
   16b0a:	9139      	str	r1, [sp, #228]	; 0xe4
   16b0c:	f103 0308 	add.w	r3, r3, #8
   16b10:	9238      	str	r2, [sp, #224]	; 0xe0
   16b12:	ddef      	ble.n	16af4 <_svfprintf_r+0x970>
   16b14:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b16:	4659      	mov	r1, fp
   16b18:	4642      	mov	r2, r8
   16b1a:	f7ff faa5 	bl	16068 <__sprint_r>
   16b1e:	464b      	mov	r3, r9
   16b20:	2800      	cmp	r0, #0
   16b22:	d0e7      	beq.n	16af4 <_svfprintf_r+0x970>
   16b24:	e47c      	b.n	16420 <_svfprintf_r+0x29c>
   16b26:	9916      	ldr	r1, [sp, #88]	; 0x58
   16b28:	2200      	movs	r2, #0
   16b2a:	920e      	str	r2, [sp, #56]	; 0x38
   16b2c:	9111      	str	r1, [sp, #68]	; 0x44
   16b2e:	e4d6      	b.n	164de <_svfprintf_r+0x35a>
   16b30:	990c      	ldr	r1, [sp, #48]	; 0x30
   16b32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   16b34:	1a8e      	subs	r6, r1, r2
   16b36:	2e00      	cmp	r6, #0
   16b38:	f77f ad48 	ble.w	165cc <_svfprintf_r+0x448>
   16b3c:	2e10      	cmp	r6, #16
   16b3e:	4f8a      	ldr	r7, [pc, #552]	; (16d68 <_svfprintf_r+0xbe4>)
   16b40:	bfc8      	it	gt
   16b42:	f04f 0810 	movgt.w	r8, #16
   16b46:	dc03      	bgt.n	16b50 <_svfprintf_r+0x9cc>
   16b48:	e01b      	b.n	16b82 <_svfprintf_r+0x9fe>
   16b4a:	3e10      	subs	r6, #16
   16b4c:	2e10      	cmp	r6, #16
   16b4e:	dd18      	ble.n	16b82 <_svfprintf_r+0x9fe>
   16b50:	f8c4 8004 	str.w	r8, [r4, #4]
   16b54:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16b56:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16b58:	3301      	adds	r3, #1
   16b5a:	6027      	str	r7, [r4, #0]
   16b5c:	3210      	adds	r2, #16
   16b5e:	2b07      	cmp	r3, #7
   16b60:	9239      	str	r2, [sp, #228]	; 0xe4
   16b62:	f104 0408 	add.w	r4, r4, #8
   16b66:	9338      	str	r3, [sp, #224]	; 0xe0
   16b68:	ddef      	ble.n	16b4a <_svfprintf_r+0x9c6>
   16b6a:	9809      	ldr	r0, [sp, #36]	; 0x24
   16b6c:	4659      	mov	r1, fp
   16b6e:	aa37      	add	r2, sp, #220	; 0xdc
   16b70:	464c      	mov	r4, r9
   16b72:	f7ff fa79 	bl	16068 <__sprint_r>
   16b76:	2800      	cmp	r0, #0
   16b78:	f47f ac52 	bne.w	16420 <_svfprintf_r+0x29c>
   16b7c:	3e10      	subs	r6, #16
   16b7e:	2e10      	cmp	r6, #16
   16b80:	dce6      	bgt.n	16b50 <_svfprintf_r+0x9cc>
   16b82:	6066      	str	r6, [r4, #4]
   16b84:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16b86:	6027      	str	r7, [r4, #0]
   16b88:	1c5a      	adds	r2, r3, #1
   16b8a:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16b8c:	9238      	str	r2, [sp, #224]	; 0xe0
   16b8e:	199b      	adds	r3, r3, r6
   16b90:	2a07      	cmp	r2, #7
   16b92:	9339      	str	r3, [sp, #228]	; 0xe4
   16b94:	f300 8188 	bgt.w	16ea8 <_svfprintf_r+0xd24>
   16b98:	3408      	adds	r4, #8
   16b9a:	e517      	b.n	165cc <_svfprintf_r+0x448>
   16b9c:	605e      	str	r6, [r3, #4]
   16b9e:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16ba0:	601f      	str	r7, [r3, #0]
   16ba2:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   16ba4:	3201      	adds	r2, #1
   16ba6:	9238      	str	r2, [sp, #224]	; 0xe0
   16ba8:	18f3      	adds	r3, r6, r3
   16baa:	2a07      	cmp	r2, #7
   16bac:	9339      	str	r3, [sp, #228]	; 0xe4
   16bae:	f77f ad60 	ble.w	16672 <_svfprintf_r+0x4ee>
   16bb2:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bb4:	4659      	mov	r1, fp
   16bb6:	aa37      	add	r2, sp, #220	; 0xdc
   16bb8:	f7ff fa56 	bl	16068 <__sprint_r>
   16bbc:	2800      	cmp	r0, #0
   16bbe:	f43f ad57 	beq.w	16670 <_svfprintf_r+0x4ec>
   16bc2:	e42d      	b.n	16420 <_svfprintf_r+0x29c>
   16bc4:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bc6:	4659      	mov	r1, fp
   16bc8:	aa37      	add	r2, sp, #220	; 0xdc
   16bca:	f7ff fa4d 	bl	16068 <__sprint_r>
   16bce:	2800      	cmp	r0, #0
   16bd0:	f43f ad5a 	beq.w	16688 <_svfprintf_r+0x504>
   16bd4:	e424      	b.n	16420 <_svfprintf_r+0x29c>
   16bd6:	f01a 0f01 	tst.w	sl, #1
   16bda:	f47f abaa 	bne.w	16332 <_svfprintf_r+0x1ae>
   16bde:	2301      	movs	r3, #1
   16be0:	6063      	str	r3, [r4, #4]
   16be2:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16be4:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16be6:	3301      	adds	r3, #1
   16be8:	9911      	ldr	r1, [sp, #68]	; 0x44
   16bea:	3201      	adds	r2, #1
   16bec:	2b07      	cmp	r3, #7
   16bee:	9239      	str	r2, [sp, #228]	; 0xe4
   16bf0:	6021      	str	r1, [r4, #0]
   16bf2:	9338      	str	r3, [sp, #224]	; 0xe0
   16bf4:	f77f abd1 	ble.w	1639a <_svfprintf_r+0x216>
   16bf8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16bfa:	4659      	mov	r1, fp
   16bfc:	aa37      	add	r2, sp, #220	; 0xdc
   16bfe:	f7ff fa33 	bl	16068 <__sprint_r>
   16c02:	2800      	cmp	r0, #0
   16c04:	f47f ac0c 	bne.w	16420 <_svfprintf_r+0x29c>
   16c08:	464c      	mov	r4, r9
   16c0a:	f7ff bbc7 	b.w	1639c <_svfprintf_r+0x218>
   16c0e:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c10:	4659      	mov	r1, fp
   16c12:	aa37      	add	r2, sp, #220	; 0xdc
   16c14:	f7ff fa28 	bl	16068 <__sprint_r>
   16c18:	2800      	cmp	r0, #0
   16c1a:	f47f ac01 	bne.w	16420 <_svfprintf_r+0x29c>
   16c1e:	464c      	mov	r4, r9
   16c20:	e508      	b.n	16634 <_svfprintf_r+0x4b0>
   16c22:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c24:	4659      	mov	r1, fp
   16c26:	aa37      	add	r2, sp, #220	; 0xdc
   16c28:	f7ff fa1e 	bl	16068 <__sprint_r>
   16c2c:	2800      	cmp	r0, #0
   16c2e:	f47f abf7 	bne.w	16420 <_svfprintf_r+0x29c>
   16c32:	464c      	mov	r4, r9
   16c34:	e4b6      	b.n	165a4 <_svfprintf_r+0x420>
   16c36:	9809      	ldr	r0, [sp, #36]	; 0x24
   16c38:	4659      	mov	r1, fp
   16c3a:	aa37      	add	r2, sp, #220	; 0xdc
   16c3c:	f7ff fa14 	bl	16068 <__sprint_r>
   16c40:	2800      	cmp	r0, #0
   16c42:	f47f abed 	bne.w	16420 <_svfprintf_r+0x29c>
   16c46:	464c      	mov	r4, r9
   16c48:	e4bc      	b.n	165c4 <_svfprintf_r+0x440>
   16c4a:	9b42      	ldr	r3, [sp, #264]	; 0x108
   16c4c:	2b00      	cmp	r3, #0
   16c4e:	f340 81d9 	ble.w	17004 <_svfprintf_r+0xe80>
   16c52:	9918      	ldr	r1, [sp, #96]	; 0x60
   16c54:	428b      	cmp	r3, r1
   16c56:	f2c0 816f 	blt.w	16f38 <_svfprintf_r+0xdb4>
   16c5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16c5c:	6061      	str	r1, [r4, #4]
   16c5e:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16c60:	6022      	str	r2, [r4, #0]
   16c62:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16c64:	3301      	adds	r3, #1
   16c66:	9338      	str	r3, [sp, #224]	; 0xe0
   16c68:	1852      	adds	r2, r2, r1
   16c6a:	2b07      	cmp	r3, #7
   16c6c:	9239      	str	r2, [sp, #228]	; 0xe4
   16c6e:	bfd8      	it	le
   16c70:	f104 0308 	addle.w	r3, r4, #8
   16c74:	f300 83ba 	bgt.w	173ec <_svfprintf_r+0x1268>
   16c78:	9c42      	ldr	r4, [sp, #264]	; 0x108
   16c7a:	9818      	ldr	r0, [sp, #96]	; 0x60
   16c7c:	1a24      	subs	r4, r4, r0
   16c7e:	2c00      	cmp	r4, #0
   16c80:	f340 819b 	ble.w	16fba <_svfprintf_r+0xe36>
   16c84:	2c10      	cmp	r4, #16
   16c86:	4f38      	ldr	r7, [pc, #224]	; (16d68 <_svfprintf_r+0xbe4>)
   16c88:	f340 818b 	ble.w	16fa2 <_svfprintf_r+0xe1e>
   16c8c:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
   16c90:	2610      	movs	r6, #16
   16c92:	46aa      	mov	sl, r5
   16c94:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   16c98:	9d09      	ldr	r5, [sp, #36]	; 0x24
   16c9a:	e003      	b.n	16ca4 <_svfprintf_r+0xb20>
   16c9c:	3c10      	subs	r4, #16
   16c9e:	2c10      	cmp	r4, #16
   16ca0:	f340 817c 	ble.w	16f9c <_svfprintf_r+0xe18>
   16ca4:	605e      	str	r6, [r3, #4]
   16ca6:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16ca8:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16caa:	3201      	adds	r2, #1
   16cac:	601f      	str	r7, [r3, #0]
   16cae:	3110      	adds	r1, #16
   16cb0:	2a07      	cmp	r2, #7
   16cb2:	9139      	str	r1, [sp, #228]	; 0xe4
   16cb4:	f103 0308 	add.w	r3, r3, #8
   16cb8:	9238      	str	r2, [sp, #224]	; 0xe0
   16cba:	ddef      	ble.n	16c9c <_svfprintf_r+0xb18>
   16cbc:	4628      	mov	r0, r5
   16cbe:	4659      	mov	r1, fp
   16cc0:	4642      	mov	r2, r8
   16cc2:	f7ff f9d1 	bl	16068 <__sprint_r>
   16cc6:	464b      	mov	r3, r9
   16cc8:	2800      	cmp	r0, #0
   16cca:	d0e7      	beq.n	16c9c <_svfprintf_r+0xb18>
   16ccc:	f7ff bba8 	b.w	16420 <_svfprintf_r+0x29c>
   16cd0:	9816      	ldr	r0, [sp, #88]	; 0x58
   16cd2:	f8dd c05c 	ldr.w	ip, [sp, #92]	; 0x5c
   16cd6:	4603      	mov	r3, r0
   16cd8:	9011      	str	r0, [sp, #68]	; 0x44
   16cda:	0931      	lsrs	r1, r6, #4
   16cdc:	f006 020f 	and.w	r2, r6, #15
   16ce0:	ea41 7107 	orr.w	r1, r1, r7, lsl #28
   16ce4:	0938      	lsrs	r0, r7, #4
   16ce6:	f81c 2002 	ldrb.w	r2, [ip, r2]
   16cea:	460e      	mov	r6, r1
   16cec:	4607      	mov	r7, r0
   16cee:	ea56 0107 	orrs.w	r1, r6, r7
   16cf2:	f803 2d01 	strb.w	r2, [r3, #-1]!
   16cf6:	d1f0      	bne.n	16cda <_svfprintf_r+0xb56>
   16cf8:	9a16      	ldr	r2, [sp, #88]	; 0x58
   16cfa:	9311      	str	r3, [sp, #68]	; 0x44
   16cfc:	1ad2      	subs	r2, r2, r3
   16cfe:	920e      	str	r2, [sp, #56]	; 0x38
   16d00:	f7ff bbed 	b.w	164de <_svfprintf_r+0x35a>
   16d04:	2300      	movs	r3, #0
   16d06:	2209      	movs	r2, #9
   16d08:	42b2      	cmp	r2, r6
   16d0a:	eb73 0007 	sbcs.w	r0, r3, r7
   16d0e:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16d10:	bf3e      	ittt	cc
   16d12:	f8cd 802c 	strcc.w	r8, [sp, #44]	; 0x2c
   16d16:	46a0      	movcc	r8, r4
   16d18:	461c      	movcc	r4, r3
   16d1a:	d21a      	bcs.n	16d52 <_svfprintf_r+0xbce>
   16d1c:	4630      	mov	r0, r6
   16d1e:	4639      	mov	r1, r7
   16d20:	220a      	movs	r2, #10
   16d22:	2300      	movs	r3, #0
   16d24:	f003 fefa 	bl	1ab1c <__aeabi_uldivmod>
   16d28:	4630      	mov	r0, r6
   16d2a:	4639      	mov	r1, r7
   16d2c:	2300      	movs	r3, #0
   16d2e:	f102 0c30 	add.w	ip, r2, #48	; 0x30
   16d32:	220a      	movs	r2, #10
   16d34:	f804 cd01 	strb.w	ip, [r4, #-1]!
   16d38:	f003 fef0 	bl	1ab1c <__aeabi_uldivmod>
   16d3c:	4606      	mov	r6, r0
   16d3e:	460f      	mov	r7, r1
   16d40:	2009      	movs	r0, #9
   16d42:	2100      	movs	r1, #0
   16d44:	42b0      	cmp	r0, r6
   16d46:	41b9      	sbcs	r1, r7
   16d48:	d3e8      	bcc.n	16d1c <_svfprintf_r+0xb98>
   16d4a:	4623      	mov	r3, r4
   16d4c:	4644      	mov	r4, r8
   16d4e:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
   16d52:	1e5a      	subs	r2, r3, #1
   16d54:	3630      	adds	r6, #48	; 0x30
   16d56:	9211      	str	r2, [sp, #68]	; 0x44
   16d58:	f803 6c01 	strb.w	r6, [r3, #-1]
   16d5c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16d5e:	1a9b      	subs	r3, r3, r2
   16d60:	930e      	str	r3, [sp, #56]	; 0x38
   16d62:	f7ff bbbc 	b.w	164de <_svfprintf_r+0x35a>
   16d66:	bf00      	nop
   16d68:	0002e448 	.word	0x0002e448
   16d6c:	9809      	ldr	r0, [sp, #36]	; 0x24
   16d6e:	4659      	mov	r1, fp
   16d70:	aa37      	add	r2, sp, #220	; 0xdc
   16d72:	f7ff f979 	bl	16068 <__sprint_r>
   16d76:	2800      	cmp	r0, #0
   16d78:	f47f ab52 	bne.w	16420 <_svfprintf_r+0x29c>
   16d7c:	464c      	mov	r4, r9
   16d7e:	f7ff bbff 	b.w	16580 <_svfprintf_r+0x3fc>
   16d82:	9818      	ldr	r0, [sp, #96]	; 0x60
   16d84:	1e46      	subs	r6, r0, #1
   16d86:	2e00      	cmp	r6, #0
   16d88:	f77f ab08 	ble.w	1639c <_svfprintf_r+0x218>
   16d8c:	2e10      	cmp	r6, #16
   16d8e:	4f9c      	ldr	r7, [pc, #624]	; (17000 <_svfprintf_r+0xe7c>)
   16d90:	bfc8      	it	gt
   16d92:	f04f 0810 	movgt.w	r8, #16
   16d96:	dc03      	bgt.n	16da0 <_svfprintf_r+0xc1c>
   16d98:	e01b      	b.n	16dd2 <_svfprintf_r+0xc4e>
   16d9a:	3e10      	subs	r6, #16
   16d9c:	2e10      	cmp	r6, #16
   16d9e:	dd18      	ble.n	16dd2 <_svfprintf_r+0xc4e>
   16da0:	f8c4 8004 	str.w	r8, [r4, #4]
   16da4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16da6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16da8:	3301      	adds	r3, #1
   16daa:	6027      	str	r7, [r4, #0]
   16dac:	3210      	adds	r2, #16
   16dae:	2b07      	cmp	r3, #7
   16db0:	9239      	str	r2, [sp, #228]	; 0xe4
   16db2:	f104 0408 	add.w	r4, r4, #8
   16db6:	9338      	str	r3, [sp, #224]	; 0xe0
   16db8:	ddef      	ble.n	16d9a <_svfprintf_r+0xc16>
   16dba:	9809      	ldr	r0, [sp, #36]	; 0x24
   16dbc:	4659      	mov	r1, fp
   16dbe:	aa37      	add	r2, sp, #220	; 0xdc
   16dc0:	464c      	mov	r4, r9
   16dc2:	f7ff f951 	bl	16068 <__sprint_r>
   16dc6:	2800      	cmp	r0, #0
   16dc8:	f47f ab2a 	bne.w	16420 <_svfprintf_r+0x29c>
   16dcc:	3e10      	subs	r6, #16
   16dce:	2e10      	cmp	r6, #16
   16dd0:	dce6      	bgt.n	16da0 <_svfprintf_r+0xc1c>
   16dd2:	6066      	str	r6, [r4, #4]
   16dd4:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16dd6:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16dd8:	3301      	adds	r3, #1
   16dda:	6027      	str	r7, [r4, #0]
   16ddc:	1992      	adds	r2, r2, r6
   16dde:	2b07      	cmp	r3, #7
   16de0:	9239      	str	r2, [sp, #228]	; 0xe4
   16de2:	9338      	str	r3, [sp, #224]	; 0xe0
   16de4:	f77f aad9 	ble.w	1639a <_svfprintf_r+0x216>
   16de8:	e706      	b.n	16bf8 <_svfprintf_r+0xa74>
   16dea:	9814      	ldr	r0, [sp, #80]	; 0x50
   16dec:	2130      	movs	r1, #48	; 0x30
   16dee:	f04a 0a02 	orr.w	sl, sl, #2
   16df2:	2201      	movs	r2, #1
   16df4:	2302      	movs	r3, #2
   16df6:	f88d 110c 	strb.w	r1, [sp, #268]	; 0x10c
   16dfa:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
   16dfe:	f7ff bb39 	b.w	16474 <_svfprintf_r+0x2f0>
   16e02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16e04:	1d13      	adds	r3, r2, #4
   16e06:	6816      	ldr	r6, [r2, #0]
   16e08:	930a      	str	r3, [sp, #40]	; 0x28
   16e0a:	4636      	mov	r6, r6
   16e0c:	ea4f 77e6 	mov.w	r7, r6, asr #31
   16e10:	2e00      	cmp	r6, #0
   16e12:	f177 0000 	sbcs.w	r0, r7, #0
   16e16:	f6bf ac8a 	bge.w	1672e <_svfprintf_r+0x5aa>
   16e1a:	4276      	negs	r6, r6
   16e1c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
   16e20:	232d      	movs	r3, #45	; 0x2d
   16e22:	ea56 0207 	orrs.w	r2, r6, r7
   16e26:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16e2a:	bf0c      	ite	eq
   16e2c:	2200      	moveq	r2, #0
   16e2e:	2201      	movne	r2, #1
   16e30:	2301      	movs	r3, #1
   16e32:	f7ff bb23 	b.w	1647c <_svfprintf_r+0x2f8>
   16e36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   16e38:	1d18      	adds	r0, r3, #4
   16e3a:	681e      	ldr	r6, [r3, #0]
   16e3c:	900a      	str	r0, [sp, #40]	; 0x28
   16e3e:	4636      	mov	r6, r6
   16e40:	f04f 0700 	mov.w	r7, #0
   16e44:	f7ff bb0c 	b.w	16460 <_svfprintf_r+0x2dc>
   16e48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16e4a:	1d13      	adds	r3, r2, #4
   16e4c:	6816      	ldr	r6, [r2, #0]
   16e4e:	930a      	str	r3, [sp, #40]	; 0x28
   16e50:	2301      	movs	r3, #1
   16e52:	1e32      	subs	r2, r6, #0
   16e54:	bf18      	it	ne
   16e56:	2201      	movne	r2, #1
   16e58:	4636      	mov	r6, r6
   16e5a:	f04f 0700 	mov.w	r7, #0
   16e5e:	f7ff bb09 	b.w	16474 <_svfprintf_r+0x2f0>
   16e62:	9809      	ldr	r0, [sp, #36]	; 0x24
   16e64:	4659      	mov	r1, fp
   16e66:	aa37      	add	r2, sp, #220	; 0xdc
   16e68:	f7ff f8fe 	bl	16068 <__sprint_r>
   16e6c:	2800      	cmp	r0, #0
   16e6e:	f47f aad7 	bne.w	16420 <_svfprintf_r+0x29c>
   16e72:	464c      	mov	r4, r9
   16e74:	f7ff ba79 	b.w	1636a <_svfprintf_r+0x1e6>
   16e78:	9809      	ldr	r0, [sp, #36]	; 0x24
   16e7a:	4659      	mov	r1, fp
   16e7c:	aa37      	add	r2, sp, #220	; 0xdc
   16e7e:	f7ff f8f3 	bl	16068 <__sprint_r>
   16e82:	2800      	cmp	r0, #0
   16e84:	f47f aacc 	bne.w	16420 <_svfprintf_r+0x29c>
   16e88:	464c      	mov	r4, r9
   16e8a:	f7ff ba60 	b.w	1634e <_svfprintf_r+0x1ca>
   16e8e:	2830      	cmp	r0, #48	; 0x30
   16e90:	f000 8296 	beq.w	173c0 <_svfprintf_r+0x123c>
   16e94:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16e96:	2330      	movs	r3, #48	; 0x30
   16e98:	f802 3d01 	strb.w	r3, [r2, #-1]!
   16e9c:	9b16      	ldr	r3, [sp, #88]	; 0x58
   16e9e:	9211      	str	r2, [sp, #68]	; 0x44
   16ea0:	1a9b      	subs	r3, r3, r2
   16ea2:	930e      	str	r3, [sp, #56]	; 0x38
   16ea4:	f7ff bb1b 	b.w	164de <_svfprintf_r+0x35a>
   16ea8:	9809      	ldr	r0, [sp, #36]	; 0x24
   16eaa:	4659      	mov	r1, fp
   16eac:	aa37      	add	r2, sp, #220	; 0xdc
   16eae:	f7ff f8db 	bl	16068 <__sprint_r>
   16eb2:	2800      	cmp	r0, #0
   16eb4:	f47f aab4 	bne.w	16420 <_svfprintf_r+0x29c>
   16eb8:	464c      	mov	r4, r9
   16eba:	f7ff bb87 	b.w	165cc <_svfprintf_r+0x448>
   16ebe:	605e      	str	r6, [r3, #4]
   16ec0:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16ec2:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16ec4:	3201      	adds	r2, #1
   16ec6:	601f      	str	r7, [r3, #0]
   16ec8:	1989      	adds	r1, r1, r6
   16eca:	2a07      	cmp	r2, #7
   16ecc:	9139      	str	r1, [sp, #228]	; 0xe4
   16ece:	9238      	str	r2, [sp, #224]	; 0xe0
   16ed0:	f73f abc1 	bgt.w	16656 <_svfprintf_r+0x4d2>
   16ed4:	3308      	adds	r3, #8
   16ed6:	f7ff ba71 	b.w	163bc <_svfprintf_r+0x238>
   16eda:	990a      	ldr	r1, [sp, #40]	; 0x28
   16edc:	462b      	mov	r3, r5
   16ede:	782a      	ldrb	r2, [r5, #0]
   16ee0:	910a      	str	r1, [sp, #40]	; 0x28
   16ee2:	f7ff b9b8 	b.w	16256 <_svfprintf_r+0xd2>
   16ee6:	f01a 0f10 	tst.w	sl, #16
   16eea:	f000 81cd 	beq.w	17288 <_svfprintf_r+0x1104>
   16eee:	980a      	ldr	r0, [sp, #40]	; 0x28
   16ef0:	990d      	ldr	r1, [sp, #52]	; 0x34
   16ef2:	f100 0a04 	add.w	sl, r0, #4
   16ef6:	6803      	ldr	r3, [r0, #0]
   16ef8:	6019      	str	r1, [r3, #0]
   16efa:	f7ff b96d 	b.w	161d8 <_svfprintf_r+0x54>
   16efe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
   16f00:	1dd3      	adds	r3, r2, #7
   16f02:	f023 0307 	bic.w	r3, r3, #7
   16f06:	f103 0008 	add.w	r0, r3, #8
   16f0a:	900a      	str	r0, [sp, #40]	; 0x28
   16f0c:	685e      	ldr	r6, [r3, #4]
   16f0e:	681f      	ldr	r7, [r3, #0]
   16f10:	9619      	str	r6, [sp, #100]	; 0x64
   16f12:	9710      	str	r7, [sp, #64]	; 0x40
   16f14:	e43f      	b.n	16796 <_svfprintf_r+0x612>
   16f16:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
   16f1a:	f000 81a9 	beq.w	17270 <_svfprintf_r+0x10ec>
   16f1e:	990a      	ldr	r1, [sp, #40]	; 0x28
   16f20:	4613      	mov	r3, r2
   16f22:	1d0a      	adds	r2, r1, #4
   16f24:	920a      	str	r2, [sp, #40]	; 0x28
   16f26:	880e      	ldrh	r6, [r1, #0]
   16f28:	1e32      	subs	r2, r6, #0
   16f2a:	bf18      	it	ne
   16f2c:	2201      	movne	r2, #1
   16f2e:	4636      	mov	r6, r6
   16f30:	f04f 0700 	mov.w	r7, #0
   16f34:	f7ff ba9e 	b.w	16474 <_svfprintf_r+0x2f0>
   16f38:	9a11      	ldr	r2, [sp, #68]	; 0x44
   16f3a:	6063      	str	r3, [r4, #4]
   16f3c:	9938      	ldr	r1, [sp, #224]	; 0xe0
   16f3e:	6022      	str	r2, [r4, #0]
   16f40:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16f42:	3101      	adds	r1, #1
   16f44:	9138      	str	r1, [sp, #224]	; 0xe0
   16f46:	18d3      	adds	r3, r2, r3
   16f48:	2907      	cmp	r1, #7
   16f4a:	9339      	str	r3, [sp, #228]	; 0xe4
   16f4c:	f300 8262 	bgt.w	17414 <_svfprintf_r+0x1290>
   16f50:	3408      	adds	r4, #8
   16f52:	2301      	movs	r3, #1
   16f54:	9e42      	ldr	r6, [sp, #264]	; 0x108
   16f56:	6063      	str	r3, [r4, #4]
   16f58:	9b38      	ldr	r3, [sp, #224]	; 0xe0
   16f5a:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   16f5c:	3301      	adds	r3, #1
   16f5e:	981b      	ldr	r0, [sp, #108]	; 0x6c
   16f60:	3201      	adds	r2, #1
   16f62:	2b07      	cmp	r3, #7
   16f64:	9338      	str	r3, [sp, #224]	; 0xe0
   16f66:	bfd8      	it	le
   16f68:	f104 0308 	addle.w	r3, r4, #8
   16f6c:	6020      	str	r0, [r4, #0]
   16f6e:	9239      	str	r2, [sp, #228]	; 0xe4
   16f70:	f300 8246 	bgt.w	17400 <_svfprintf_r+0x127c>
   16f74:	9a42      	ldr	r2, [sp, #264]	; 0x108
   16f76:	9911      	ldr	r1, [sp, #68]	; 0x44
   16f78:	9818      	ldr	r0, [sp, #96]	; 0x60
   16f7a:	198e      	adds	r6, r1, r6
   16f7c:	601e      	str	r6, [r3, #0]
   16f7e:	1a81      	subs	r1, r0, r2
   16f80:	6059      	str	r1, [r3, #4]
   16f82:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16f84:	1a8a      	subs	r2, r1, r2
   16f86:	9938      	ldr	r1, [sp, #224]	; 0xe0
   16f88:	1812      	adds	r2, r2, r0
   16f8a:	9239      	str	r2, [sp, #228]	; 0xe4
   16f8c:	3101      	adds	r1, #1
   16f8e:	9138      	str	r1, [sp, #224]	; 0xe0
   16f90:	2907      	cmp	r1, #7
   16f92:	f73f ab60 	bgt.w	16656 <_svfprintf_r+0x4d2>
   16f96:	3308      	adds	r3, #8
   16f98:	f7ff ba10 	b.w	163bc <_svfprintf_r+0x238>
   16f9c:	4655      	mov	r5, sl
   16f9e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
   16fa2:	605c      	str	r4, [r3, #4]
   16fa4:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16fa6:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16fa8:	3201      	adds	r2, #1
   16faa:	601f      	str	r7, [r3, #0]
   16fac:	1909      	adds	r1, r1, r4
   16fae:	2a07      	cmp	r2, #7
   16fb0:	9139      	str	r1, [sp, #228]	; 0xe4
   16fb2:	9238      	str	r2, [sp, #224]	; 0xe0
   16fb4:	f300 827f 	bgt.w	174b6 <_svfprintf_r+0x1332>
   16fb8:	3308      	adds	r3, #8
   16fba:	f01a 0f01 	tst.w	sl, #1
   16fbe:	f43f a9fd 	beq.w	163bc <_svfprintf_r+0x238>
   16fc2:	991b      	ldr	r1, [sp, #108]	; 0x6c
   16fc4:	2201      	movs	r2, #1
   16fc6:	605a      	str	r2, [r3, #4]
   16fc8:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   16fca:	6019      	str	r1, [r3, #0]
   16fcc:	9939      	ldr	r1, [sp, #228]	; 0xe4
   16fce:	3201      	adds	r2, #1
   16fd0:	9238      	str	r2, [sp, #224]	; 0xe0
   16fd2:	3101      	adds	r1, #1
   16fd4:	2a07      	cmp	r2, #7
   16fd6:	9139      	str	r1, [sp, #228]	; 0xe4
   16fd8:	f73f ab3d 	bgt.w	16656 <_svfprintf_r+0x4d2>
   16fdc:	3308      	adds	r3, #8
   16fde:	f7ff b9ed 	b.w	163bc <_svfprintf_r+0x238>
   16fe2:	232d      	movs	r3, #45	; 0x2d
   16fe4:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   16fe8:	f7ff bbe8 	b.w	167bc <_svfprintf_r+0x638>
   16fec:	9809      	ldr	r0, [sp, #36]	; 0x24
   16fee:	4659      	mov	r1, fp
   16ff0:	aa37      	add	r2, sp, #220	; 0xdc
   16ff2:	f7ff f839 	bl	16068 <__sprint_r>
   16ff6:	2800      	cmp	r0, #0
   16ff8:	f47f aa12 	bne.w	16420 <_svfprintf_r+0x29c>
   16ffc:	464b      	mov	r3, r9
   16ffe:	e556      	b.n	16aae <_svfprintf_r+0x92a>
   17000:	0002e448 	.word	0x0002e448
   17004:	2301      	movs	r3, #1
   17006:	6063      	str	r3, [r4, #4]
   17008:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1700a:	f24e 4398 	movw	r3, #58520	; 0xe498
   1700e:	f2c0 0302 	movt	r3, #2
   17012:	6023      	str	r3, [r4, #0]
   17014:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   17016:	3201      	adds	r2, #1
   17018:	9238      	str	r2, [sp, #224]	; 0xe0
   1701a:	3301      	adds	r3, #1
   1701c:	2a07      	cmp	r2, #7
   1701e:	9339      	str	r3, [sp, #228]	; 0xe4
   17020:	bfd8      	it	le
   17022:	f104 0308 	addle.w	r3, r4, #8
   17026:	f300 8173 	bgt.w	17310 <_svfprintf_r+0x118c>
   1702a:	9a42      	ldr	r2, [sp, #264]	; 0x108
   1702c:	b92a      	cbnz	r2, 1703a <_svfprintf_r+0xeb6>
   1702e:	9818      	ldr	r0, [sp, #96]	; 0x60
   17030:	b918      	cbnz	r0, 1703a <_svfprintf_r+0xeb6>
   17032:	f01a 0f01 	tst.w	sl, #1
   17036:	f43f a9c1 	beq.w	163bc <_svfprintf_r+0x238>
   1703a:	991b      	ldr	r1, [sp, #108]	; 0x6c
   1703c:	2201      	movs	r2, #1
   1703e:	605a      	str	r2, [r3, #4]
   17040:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   17042:	6019      	str	r1, [r3, #0]
   17044:	9939      	ldr	r1, [sp, #228]	; 0xe4
   17046:	3201      	adds	r2, #1
   17048:	9238      	str	r2, [sp, #224]	; 0xe0
   1704a:	3101      	adds	r1, #1
   1704c:	2a07      	cmp	r2, #7
   1704e:	9139      	str	r1, [sp, #228]	; 0xe4
   17050:	f300 8168 	bgt.w	17324 <_svfprintf_r+0x11a0>
   17054:	3308      	adds	r3, #8
   17056:	9c42      	ldr	r4, [sp, #264]	; 0x108
   17058:	4264      	negs	r4, r4
   1705a:	2c00      	cmp	r4, #0
   1705c:	f340 8187 	ble.w	1736e <_svfprintf_r+0x11ea>
   17060:	2c10      	cmp	r4, #16
   17062:	4f9e      	ldr	r7, [pc, #632]	; (172dc <_svfprintf_r+0x1158>)
   17064:	f340 81a0 	ble.w	173a8 <_svfprintf_r+0x1224>
   17068:	2610      	movs	r6, #16
   1706a:	f10d 08dc 	add.w	r8, sp, #220	; 0xdc
   1706e:	e003      	b.n	17078 <_svfprintf_r+0xef4>
   17070:	3c10      	subs	r4, #16
   17072:	2c10      	cmp	r4, #16
   17074:	f340 8198 	ble.w	173a8 <_svfprintf_r+0x1224>
   17078:	605e      	str	r6, [r3, #4]
   1707a:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   1707c:	9939      	ldr	r1, [sp, #228]	; 0xe4
   1707e:	3201      	adds	r2, #1
   17080:	601f      	str	r7, [r3, #0]
   17082:	3110      	adds	r1, #16
   17084:	2a07      	cmp	r2, #7
   17086:	9139      	str	r1, [sp, #228]	; 0xe4
   17088:	f103 0308 	add.w	r3, r3, #8
   1708c:	9238      	str	r2, [sp, #224]	; 0xe0
   1708e:	ddef      	ble.n	17070 <_svfprintf_r+0xeec>
   17090:	9809      	ldr	r0, [sp, #36]	; 0x24
   17092:	4659      	mov	r1, fp
   17094:	4642      	mov	r2, r8
   17096:	f7fe ffe7 	bl	16068 <__sprint_r>
   1709a:	464b      	mov	r3, r9
   1709c:	2800      	cmp	r0, #0
   1709e:	d0e7      	beq.n	17070 <_svfprintf_r+0xeec>
   170a0:	f7ff b9be 	b.w	16420 <_svfprintf_r+0x29c>
   170a4:	9b39      	ldr	r3, [sp, #228]	; 0xe4
   170a6:	465e      	mov	r6, fp
   170a8:	2b00      	cmp	r3, #0
   170aa:	f43f a9ba 	beq.w	16422 <_svfprintf_r+0x29e>
   170ae:	9809      	ldr	r0, [sp, #36]	; 0x24
   170b0:	4659      	mov	r1, fp
   170b2:	aa37      	add	r2, sp, #220	; 0xdc
   170b4:	f7fe ffd8 	bl	16068 <__sprint_r>
   170b8:	f7ff b9b3 	b.w	16422 <_svfprintf_r+0x29e>
   170bc:	990a      	ldr	r1, [sp, #40]	; 0x28
   170be:	f04a 0a20 	orr.w	sl, sl, #32
   170c2:	786a      	ldrb	r2, [r5, #1]
   170c4:	1c6b      	adds	r3, r5, #1
   170c6:	910a      	str	r1, [sp, #40]	; 0x28
   170c8:	f7ff b8c5 	b.w	16256 <_svfprintf_r+0xd2>
   170cc:	4638      	mov	r0, r7
   170ce:	4631      	mov	r1, r6
   170d0:	9308      	str	r3, [sp, #32]
   170d2:	f003 f971 	bl	1a3b8 <__isnand>
   170d6:	9b08      	ldr	r3, [sp, #32]
   170d8:	2800      	cmp	r0, #0
   170da:	f040 8101 	bne.w	172e0 <_svfprintf_r+0x115c>
   170de:	f1b8 3fff 	cmp.w	r8, #4294967295
   170e2:	bf08      	it	eq
   170e4:	f108 0807 	addeq.w	r8, r8, #7
   170e8:	d00e      	beq.n	17108 <_svfprintf_r+0xf84>
   170ea:	9a14      	ldr	r2, [sp, #80]	; 0x50
   170ec:	2a67      	cmp	r2, #103	; 0x67
   170ee:	bf14      	ite	ne
   170f0:	2300      	movne	r3, #0
   170f2:	2301      	moveq	r3, #1
   170f4:	2a47      	cmp	r2, #71	; 0x47
   170f6:	bf08      	it	eq
   170f8:	f043 0301 	orreq.w	r3, r3, #1
   170fc:	b123      	cbz	r3, 17108 <_svfprintf_r+0xf84>
   170fe:	f1b8 0f00 	cmp.w	r8, #0
   17102:	bf08      	it	eq
   17104:	f04f 0801 	moveq.w	r8, #1
   17108:	4633      	mov	r3, r6
   1710a:	463a      	mov	r2, r7
   1710c:	e9cd 233a 	strd	r2, r3, [sp, #232]	; 0xe8
   17110:	f44a 7a80 	orr.w	sl, sl, #256	; 0x100
   17114:	9b3b      	ldr	r3, [sp, #236]	; 0xec
   17116:	2b00      	cmp	r3, #0
   17118:	f2c0 820a 	blt.w	17530 <_svfprintf_r+0x13ac>
   1711c:	2300      	movs	r3, #0
   1711e:	9315      	str	r3, [sp, #84]	; 0x54
   17120:	9914      	ldr	r1, [sp, #80]	; 0x50
   17122:	2966      	cmp	r1, #102	; 0x66
   17124:	bf14      	ite	ne
   17126:	2300      	movne	r3, #0
   17128:	2301      	moveq	r3, #1
   1712a:	2946      	cmp	r1, #70	; 0x46
   1712c:	bf08      	it	eq
   1712e:	f043 0301 	orreq.w	r3, r3, #1
   17132:	9312      	str	r3, [sp, #72]	; 0x48
   17134:	2b00      	cmp	r3, #0
   17136:	f000 818a 	beq.w	1744e <_svfprintf_r+0x12ca>
   1713a:	2303      	movs	r3, #3
   1713c:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   17140:	990b      	ldr	r1, [sp, #44]	; 0x2c
   17142:	970e      	str	r7, [sp, #56]	; 0x38
   17144:	960f      	str	r6, [sp, #60]	; 0x3c
   17146:	9300      	str	r3, [sp, #0]
   17148:	9809      	ldr	r0, [sp, #36]	; 0x24
   1714a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1714e:	9101      	str	r1, [sp, #4]
   17150:	a942      	add	r1, sp, #264	; 0x108
   17152:	9102      	str	r1, [sp, #8]
   17154:	a941      	add	r1, sp, #260	; 0x104
   17156:	9103      	str	r1, [sp, #12]
   17158:	a940      	add	r1, sp, #256	; 0x100
   1715a:	9104      	str	r1, [sp, #16]
   1715c:	f000 fae8 	bl	17730 <_dtoa_r>
   17160:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17162:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
   17166:	bf18      	it	ne
   17168:	2301      	movne	r3, #1
   1716a:	2a47      	cmp	r2, #71	; 0x47
   1716c:	bf0c      	ite	eq
   1716e:	2300      	moveq	r3, #0
   17170:	f003 0301 	andne.w	r3, r3, #1
   17174:	9011      	str	r0, [sp, #68]	; 0x44
   17176:	b92b      	cbnz	r3, 17184 <_svfprintf_r+0x1000>
   17178:	f01a 0f01 	tst.w	sl, #1
   1717c:	bf08      	it	eq
   1717e:	f8dd c100 	ldreq.w	ip, [sp, #256]	; 0x100
   17182:	d01a      	beq.n	171ba <_svfprintf_r+0x1036>
   17184:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17186:	980b      	ldr	r0, [sp, #44]	; 0x2c
   17188:	9912      	ldr	r1, [sp, #72]	; 0x48
   1718a:	eb03 0c00 	add.w	ip, r3, r0
   1718e:	b129      	cbz	r1, 1719c <_svfprintf_r+0x1018>
   17190:	781b      	ldrb	r3, [r3, #0]
   17192:	2b30      	cmp	r3, #48	; 0x30
   17194:	f000 80d0 	beq.w	17338 <_svfprintf_r+0x11b4>
   17198:	9b42      	ldr	r3, [sp, #264]	; 0x108
   1719a:	449c      	add	ip, r3
   1719c:	4638      	mov	r0, r7
   1719e:	2200      	movs	r2, #0
   171a0:	2300      	movs	r3, #0
   171a2:	4631      	mov	r1, r6
   171a4:	f8cd c020 	str.w	ip, [sp, #32]
   171a8:	f003 fc5e 	bl	1aa68 <__aeabi_dcmpeq>
   171ac:	f8dd c020 	ldr.w	ip, [sp, #32]
   171b0:	2800      	cmp	r0, #0
   171b2:	f000 8173 	beq.w	1749c <_svfprintf_r+0x1318>
   171b6:	f8cd c100 	str.w	ip, [sp, #256]	; 0x100
   171ba:	9814      	ldr	r0, [sp, #80]	; 0x50
   171bc:	9911      	ldr	r1, [sp, #68]	; 0x44
   171be:	2867      	cmp	r0, #103	; 0x67
   171c0:	bf14      	ite	ne
   171c2:	2300      	movne	r3, #0
   171c4:	2301      	moveq	r3, #1
   171c6:	2847      	cmp	r0, #71	; 0x47
   171c8:	bf08      	it	eq
   171ca:	f043 0301 	orreq.w	r3, r3, #1
   171ce:	ebc1 010c 	rsb	r1, r1, ip
   171d2:	9118      	str	r1, [sp, #96]	; 0x60
   171d4:	2b00      	cmp	r3, #0
   171d6:	f000 814a 	beq.w	1746e <_svfprintf_r+0x12ea>
   171da:	9a42      	ldr	r2, [sp, #264]	; 0x108
   171dc:	f112 0f03 	cmn.w	r2, #3
   171e0:	920e      	str	r2, [sp, #56]	; 0x38
   171e2:	db02      	blt.n	171ea <_svfprintf_r+0x1066>
   171e4:	4590      	cmp	r8, r2
   171e6:	f280 814b 	bge.w	17480 <_svfprintf_r+0x12fc>
   171ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
   171ec:	3b02      	subs	r3, #2
   171ee:	9314      	str	r3, [sp, #80]	; 0x50
   171f0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   171f2:	9814      	ldr	r0, [sp, #80]	; 0x50
   171f4:	1e53      	subs	r3, r2, #1
   171f6:	9342      	str	r3, [sp, #264]	; 0x108
   171f8:	2b00      	cmp	r3, #0
   171fa:	f88d 00f8 	strb.w	r0, [sp, #248]	; 0xf8
   171fe:	f2c0 81d1 	blt.w	175a4 <_svfprintf_r+0x1420>
   17202:	222b      	movs	r2, #43	; 0x2b
   17204:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   17208:	2b09      	cmp	r3, #9
   1720a:	f300 8162 	bgt.w	174d2 <_svfprintf_r+0x134e>
   1720e:	a93f      	add	r1, sp, #252	; 0xfc
   17210:	3330      	adds	r3, #48	; 0x30
   17212:	f88d 30fb 	strb.w	r3, [sp, #251]	; 0xfb
   17216:	2330      	movs	r3, #48	; 0x30
   17218:	f88d 30fa 	strb.w	r3, [sp, #250]	; 0xfa
   1721c:	ab3e      	add	r3, sp, #248	; 0xf8
   1721e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17220:	1acb      	subs	r3, r1, r3
   17222:	9918      	ldr	r1, [sp, #96]	; 0x60
   17224:	931a      	str	r3, [sp, #104]	; 0x68
   17226:	1859      	adds	r1, r3, r1
   17228:	2a01      	cmp	r2, #1
   1722a:	910e      	str	r1, [sp, #56]	; 0x38
   1722c:	f340 81cc 	ble.w	175c8 <_svfprintf_r+0x1444>
   17230:	980e      	ldr	r0, [sp, #56]	; 0x38
   17232:	3001      	adds	r0, #1
   17234:	900e      	str	r0, [sp, #56]	; 0x38
   17236:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
   1723a:	910b      	str	r1, [sp, #44]	; 0x2c
   1723c:	9b15      	ldr	r3, [sp, #84]	; 0x54
   1723e:	2b00      	cmp	r3, #0
   17240:	f000 80fd 	beq.w	1743e <_svfprintf_r+0x12ba>
   17244:	232d      	movs	r3, #45	; 0x2d
   17246:	2000      	movs	r0, #0
   17248:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
   1724c:	9015      	str	r0, [sp, #84]	; 0x54
   1724e:	f7ff b950 	b.w	164f2 <_svfprintf_r+0x36e>
   17252:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   17254:	425b      	negs	r3, r3
   17256:	930c      	str	r3, [sp, #48]	; 0x30
   17258:	f7ff bace 	b.w	167f8 <_svfprintf_r+0x674>
   1725c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   1725e:	2000      	movs	r0, #0
   17260:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   17264:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
   17268:	9015      	str	r0, [sp, #84]	; 0x54
   1726a:	920b      	str	r2, [sp, #44]	; 0x2c
   1726c:	f7ff b940 	b.w	164f0 <_svfprintf_r+0x36c>
   17270:	980a      	ldr	r0, [sp, #40]	; 0x28
   17272:	1d01      	adds	r1, r0, #4
   17274:	910a      	str	r1, [sp, #40]	; 0x28
   17276:	6806      	ldr	r6, [r0, #0]
   17278:	1e32      	subs	r2, r6, #0
   1727a:	bf18      	it	ne
   1727c:	2201      	movne	r2, #1
   1727e:	4636      	mov	r6, r6
   17280:	f04f 0700 	mov.w	r7, #0
   17284:	f7ff b8f6 	b.w	16474 <_svfprintf_r+0x2f0>
   17288:	f01a 0f40 	tst.w	sl, #64	; 0x40
   1728c:	bf17      	itett	ne
   1728e:	9a0a      	ldrne	r2, [sp, #40]	; 0x28
   17290:	990a      	ldreq	r1, [sp, #40]	; 0x28
   17292:	980d      	ldrne	r0, [sp, #52]	; 0x34
   17294:	f102 0a04 	addne.w	sl, r2, #4
   17298:	bf11      	iteee	ne
   1729a:	6813      	ldrne	r3, [r2, #0]
   1729c:	f101 0a04 	addeq.w	sl, r1, #4
   172a0:	680b      	ldreq	r3, [r1, #0]
   172a2:	9a0d      	ldreq	r2, [sp, #52]	; 0x34
   172a4:	bf14      	ite	ne
   172a6:	8018      	strhne	r0, [r3, #0]
   172a8:	601a      	streq	r2, [r3, #0]
   172aa:	f7fe bf95 	b.w	161d8 <_svfprintf_r+0x54>
   172ae:	9809      	ldr	r0, [sp, #36]	; 0x24
   172b0:	4659      	mov	r1, fp
   172b2:	aa37      	add	r2, sp, #220	; 0xdc
   172b4:	f7fe fed8 	bl	16068 <__sprint_r>
   172b8:	2800      	cmp	r0, #0
   172ba:	f47f a8b1 	bne.w	16420 <_svfprintf_r+0x29c>
   172be:	464b      	mov	r3, r9
   172c0:	e40b      	b.n	16ada <_svfprintf_r+0x956>
   172c2:	9809      	ldr	r0, [sp, #36]	; 0x24
   172c4:	2140      	movs	r1, #64	; 0x40
   172c6:	f001 fe41 	bl	18f4c <_malloc_r>
   172ca:	6030      	str	r0, [r6, #0]
   172cc:	6130      	str	r0, [r6, #16]
   172ce:	2800      	cmp	r0, #0
   172d0:	f000 818d 	beq.w	175ee <_svfprintf_r+0x146a>
   172d4:	2340      	movs	r3, #64	; 0x40
   172d6:	6173      	str	r3, [r6, #20]
   172d8:	f7fe bf67 	b.w	161aa <_svfprintf_r+0x26>
   172dc:	0002e448 	.word	0x0002e448
   172e0:	2003      	movs	r0, #3
   172e2:	f24e 4278 	movw	r2, #58488	; 0xe478
   172e6:	f24e 4174 	movw	r1, #58484	; 0xe474
   172ea:	900b      	str	r0, [sp, #44]	; 0x2c
   172ec:	9814      	ldr	r0, [sp, #80]	; 0x50
   172ee:	f2c0 0102 	movt	r1, #2
   172f2:	f2c0 0202 	movt	r2, #2
   172f6:	9315      	str	r3, [sp, #84]	; 0x54
   172f8:	2847      	cmp	r0, #71	; 0x47
   172fa:	bfd8      	it	le
   172fc:	460a      	movle	r2, r1
   172fe:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
   17302:	2103      	movs	r1, #3
   17304:	9211      	str	r2, [sp, #68]	; 0x44
   17306:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1730a:	910e      	str	r1, [sp, #56]	; 0x38
   1730c:	f7ff b8f0 	b.w	164f0 <_svfprintf_r+0x36c>
   17310:	9809      	ldr	r0, [sp, #36]	; 0x24
   17312:	4659      	mov	r1, fp
   17314:	aa37      	add	r2, sp, #220	; 0xdc
   17316:	f7fe fea7 	bl	16068 <__sprint_r>
   1731a:	2800      	cmp	r0, #0
   1731c:	f47f a880 	bne.w	16420 <_svfprintf_r+0x29c>
   17320:	464b      	mov	r3, r9
   17322:	e682      	b.n	1702a <_svfprintf_r+0xea6>
   17324:	9809      	ldr	r0, [sp, #36]	; 0x24
   17326:	4659      	mov	r1, fp
   17328:	aa37      	add	r2, sp, #220	; 0xdc
   1732a:	f7fe fe9d 	bl	16068 <__sprint_r>
   1732e:	2800      	cmp	r0, #0
   17330:	f47f a876 	bne.w	16420 <_svfprintf_r+0x29c>
   17334:	464b      	mov	r3, r9
   17336:	e68e      	b.n	17056 <_svfprintf_r+0xed2>
   17338:	4638      	mov	r0, r7
   1733a:	2200      	movs	r2, #0
   1733c:	2300      	movs	r3, #0
   1733e:	4631      	mov	r1, r6
   17340:	f8cd c020 	str.w	ip, [sp, #32]
   17344:	f003 fb90 	bl	1aa68 <__aeabi_dcmpeq>
   17348:	f8dd c020 	ldr.w	ip, [sp, #32]
   1734c:	2800      	cmp	r0, #0
   1734e:	f47f af23 	bne.w	17198 <_svfprintf_r+0x1014>
   17352:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   17354:	f1c2 0301 	rsb	r3, r2, #1
   17358:	9342      	str	r3, [sp, #264]	; 0x108
   1735a:	e71e      	b.n	1719a <_svfprintf_r+0x1016>
   1735c:	9809      	ldr	r0, [sp, #36]	; 0x24
   1735e:	4659      	mov	r1, fp
   17360:	aa37      	add	r2, sp, #220	; 0xdc
   17362:	f7fe fe81 	bl	16068 <__sprint_r>
   17366:	2800      	cmp	r0, #0
   17368:	f47f a85a 	bne.w	16420 <_svfprintf_r+0x29c>
   1736c:	464b      	mov	r3, r9
   1736e:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17370:	9811      	ldr	r0, [sp, #68]	; 0x44
   17372:	605a      	str	r2, [r3, #4]
   17374:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   17376:	9939      	ldr	r1, [sp, #228]	; 0xe4
   17378:	6018      	str	r0, [r3, #0]
   1737a:	3201      	adds	r2, #1
   1737c:	9818      	ldr	r0, [sp, #96]	; 0x60
   1737e:	9238      	str	r2, [sp, #224]	; 0xe0
   17380:	1809      	adds	r1, r1, r0
   17382:	2a07      	cmp	r2, #7
   17384:	9139      	str	r1, [sp, #228]	; 0xe4
   17386:	f73f a966 	bgt.w	16656 <_svfprintf_r+0x4d2>
   1738a:	3308      	adds	r3, #8
   1738c:	f7ff b816 	b.w	163bc <_svfprintf_r+0x238>
   17390:	2100      	movs	r1, #0
   17392:	9115      	str	r1, [sp, #84]	; 0x54
   17394:	f7fe faee 	bl	15974 <strlen>
   17398:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1739c:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
   173a0:	900e      	str	r0, [sp, #56]	; 0x38
   173a2:	920b      	str	r2, [sp, #44]	; 0x2c
   173a4:	f7ff b8a4 	b.w	164f0 <_svfprintf_r+0x36c>
   173a8:	605c      	str	r4, [r3, #4]
   173aa:	9a38      	ldr	r2, [sp, #224]	; 0xe0
   173ac:	601f      	str	r7, [r3, #0]
   173ae:	1c51      	adds	r1, r2, #1
   173b0:	9a39      	ldr	r2, [sp, #228]	; 0xe4
   173b2:	9138      	str	r1, [sp, #224]	; 0xe0
   173b4:	1912      	adds	r2, r2, r4
   173b6:	2907      	cmp	r1, #7
   173b8:	9239      	str	r2, [sp, #228]	; 0xe4
   173ba:	dccf      	bgt.n	1735c <_svfprintf_r+0x11d8>
   173bc:	3308      	adds	r3, #8
   173be:	e7d6      	b.n	1736e <_svfprintf_r+0x11ea>
   173c0:	9916      	ldr	r1, [sp, #88]	; 0x58
   173c2:	9811      	ldr	r0, [sp, #68]	; 0x44
   173c4:	1a08      	subs	r0, r1, r0
   173c6:	900e      	str	r0, [sp, #56]	; 0x38
   173c8:	f7ff b889 	b.w	164de <_svfprintf_r+0x35a>
   173cc:	f1b8 0f06 	cmp.w	r8, #6
   173d0:	bf34      	ite	cc
   173d2:	4641      	movcc	r1, r8
   173d4:	2106      	movcs	r1, #6
   173d6:	f24e 4290 	movw	r2, #58512	; 0xe490
   173da:	f2c0 0202 	movt	r2, #2
   173de:	ea21 73e1 	bic.w	r3, r1, r1, asr #31
   173e2:	910e      	str	r1, [sp, #56]	; 0x38
   173e4:	9211      	str	r2, [sp, #68]	; 0x44
   173e6:	930b      	str	r3, [sp, #44]	; 0x2c
   173e8:	f7ff b963 	b.w	166b2 <_svfprintf_r+0x52e>
   173ec:	9809      	ldr	r0, [sp, #36]	; 0x24
   173ee:	4659      	mov	r1, fp
   173f0:	aa37      	add	r2, sp, #220	; 0xdc
   173f2:	f7fe fe39 	bl	16068 <__sprint_r>
   173f6:	2800      	cmp	r0, #0
   173f8:	f47f a812 	bne.w	16420 <_svfprintf_r+0x29c>
   173fc:	464b      	mov	r3, r9
   173fe:	e43b      	b.n	16c78 <_svfprintf_r+0xaf4>
   17400:	9809      	ldr	r0, [sp, #36]	; 0x24
   17402:	4659      	mov	r1, fp
   17404:	aa37      	add	r2, sp, #220	; 0xdc
   17406:	f7fe fe2f 	bl	16068 <__sprint_r>
   1740a:	2800      	cmp	r0, #0
   1740c:	f47f a808 	bne.w	16420 <_svfprintf_r+0x29c>
   17410:	464b      	mov	r3, r9
   17412:	e5af      	b.n	16f74 <_svfprintf_r+0xdf0>
   17414:	9809      	ldr	r0, [sp, #36]	; 0x24
   17416:	4659      	mov	r1, fp
   17418:	aa37      	add	r2, sp, #220	; 0xdc
   1741a:	f7fe fe25 	bl	16068 <__sprint_r>
   1741e:	2800      	cmp	r0, #0
   17420:	f47e affe 	bne.w	16420 <_svfprintf_r+0x29c>
   17424:	464c      	mov	r4, r9
   17426:	e594      	b.n	16f52 <_svfprintf_r+0xdce>
   17428:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
   1742c:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
   17430:	9015      	str	r0, [sp, #84]	; 0x54
   17432:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   17436:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   1743a:	f7ff b859 	b.w	164f0 <_svfprintf_r+0x36c>
   1743e:	980e      	ldr	r0, [sp, #56]	; 0x38
   17440:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
   17444:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
   17448:	900b      	str	r0, [sp, #44]	; 0x2c
   1744a:	f7ff b851 	b.w	164f0 <_svfprintf_r+0x36c>
   1744e:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17450:	2a65      	cmp	r2, #101	; 0x65
   17452:	bf14      	ite	ne
   17454:	2300      	movne	r3, #0
   17456:	2301      	moveq	r3, #1
   17458:	2a45      	cmp	r2, #69	; 0x45
   1745a:	bf08      	it	eq
   1745c:	f043 0301 	orreq.w	r3, r3, #1
   17460:	2b00      	cmp	r3, #0
   17462:	d032      	beq.n	174ca <_svfprintf_r+0x1346>
   17464:	f108 0301 	add.w	r3, r8, #1
   17468:	930b      	str	r3, [sp, #44]	; 0x2c
   1746a:	2302      	movs	r3, #2
   1746c:	e668      	b.n	17140 <_svfprintf_r+0xfbc>
   1746e:	9814      	ldr	r0, [sp, #80]	; 0x50
   17470:	2865      	cmp	r0, #101	; 0x65
   17472:	dd62      	ble.n	1753a <_svfprintf_r+0x13b6>
   17474:	9a14      	ldr	r2, [sp, #80]	; 0x50
   17476:	2a66      	cmp	r2, #102	; 0x66
   17478:	bf1c      	itt	ne
   1747a:	9b42      	ldrne	r3, [sp, #264]	; 0x108
   1747c:	930e      	strne	r3, [sp, #56]	; 0x38
   1747e:	d06f      	beq.n	17560 <_svfprintf_r+0x13dc>
   17480:	9a18      	ldr	r2, [sp, #96]	; 0x60
   17482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   17484:	429a      	cmp	r2, r3
   17486:	dc5b      	bgt.n	17540 <_svfprintf_r+0x13bc>
   17488:	f01a 0f01 	tst.w	sl, #1
   1748c:	f040 8081 	bne.w	17592 <_svfprintf_r+0x140e>
   17490:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
   17494:	2167      	movs	r1, #103	; 0x67
   17496:	900b      	str	r0, [sp, #44]	; 0x2c
   17498:	9114      	str	r1, [sp, #80]	; 0x50
   1749a:	e6cf      	b.n	1723c <_svfprintf_r+0x10b8>
   1749c:	9b40      	ldr	r3, [sp, #256]	; 0x100
   1749e:	459c      	cmp	ip, r3
   174a0:	bf98      	it	ls
   174a2:	469c      	movls	ip, r3
   174a4:	f67f ae89 	bls.w	171ba <_svfprintf_r+0x1036>
   174a8:	2230      	movs	r2, #48	; 0x30
   174aa:	f803 2b01 	strb.w	r2, [r3], #1
   174ae:	459c      	cmp	ip, r3
   174b0:	9340      	str	r3, [sp, #256]	; 0x100
   174b2:	d8fa      	bhi.n	174aa <_svfprintf_r+0x1326>
   174b4:	e681      	b.n	171ba <_svfprintf_r+0x1036>
   174b6:	9809      	ldr	r0, [sp, #36]	; 0x24
   174b8:	4659      	mov	r1, fp
   174ba:	aa37      	add	r2, sp, #220	; 0xdc
   174bc:	f7fe fdd4 	bl	16068 <__sprint_r>
   174c0:	2800      	cmp	r0, #0
   174c2:	f47e afad 	bne.w	16420 <_svfprintf_r+0x29c>
   174c6:	464b      	mov	r3, r9
   174c8:	e577      	b.n	16fba <_svfprintf_r+0xe36>
   174ca:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
   174ce:	3302      	adds	r3, #2
   174d0:	e636      	b.n	17140 <_svfprintf_r+0xfbc>
   174d2:	f246 6c67 	movw	ip, #26215	; 0x6667
   174d6:	f10d 00f7 	add.w	r0, sp, #247	; 0xf7
   174da:	f2c6 6c66 	movt	ip, #26214	; 0x6666
   174de:	fb8c 2103 	smull	r2, r1, ip, r3
   174e2:	17da      	asrs	r2, r3, #31
   174e4:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
   174e8:	eb02 0182 	add.w	r1, r2, r2, lsl #2
   174ec:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
   174f0:	4613      	mov	r3, r2
   174f2:	3130      	adds	r1, #48	; 0x30
   174f4:	2a09      	cmp	r2, #9
   174f6:	f800 1d01 	strb.w	r1, [r0, #-1]!
   174fa:	dcf0      	bgt.n	174de <_svfprintf_r+0x135a>
   174fc:	3330      	adds	r3, #48	; 0x30
   174fe:	1e42      	subs	r2, r0, #1
   17500:	b2d9      	uxtb	r1, r3
   17502:	f800 1c01 	strb.w	r1, [r0, #-1]
   17506:	9b07      	ldr	r3, [sp, #28]
   17508:	4293      	cmp	r3, r2
   1750a:	bf98      	it	ls
   1750c:	f10d 01fa 	addls.w	r1, sp, #250	; 0xfa
   17510:	f67f ae84 	bls.w	1721c <_svfprintf_r+0x1098>
   17514:	4602      	mov	r2, r0
   17516:	f10d 03fb 	add.w	r3, sp, #251	; 0xfb
   1751a:	e001      	b.n	17520 <_svfprintf_r+0x139c>
   1751c:	f812 1b01 	ldrb.w	r1, [r2], #1
   17520:	f803 1c01 	strb.w	r1, [r3, #-1]
   17524:	4619      	mov	r1, r3
   17526:	9807      	ldr	r0, [sp, #28]
   17528:	3301      	adds	r3, #1
   1752a:	4290      	cmp	r0, r2
   1752c:	d8f6      	bhi.n	1751c <_svfprintf_r+0x1398>
   1752e:	e675      	b.n	1721c <_svfprintf_r+0x1098>
   17530:	202d      	movs	r0, #45	; 0x2d
   17532:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
   17536:	9015      	str	r0, [sp, #84]	; 0x54
   17538:	e5f2      	b.n	17120 <_svfprintf_r+0xf9c>
   1753a:	9942      	ldr	r1, [sp, #264]	; 0x108
   1753c:	910e      	str	r1, [sp, #56]	; 0x38
   1753e:	e657      	b.n	171f0 <_svfprintf_r+0x106c>
   17540:	990e      	ldr	r1, [sp, #56]	; 0x38
   17542:	9818      	ldr	r0, [sp, #96]	; 0x60
   17544:	2900      	cmp	r1, #0
   17546:	bfda      	itte	le
   17548:	9a0e      	ldrle	r2, [sp, #56]	; 0x38
   1754a:	f1c2 0302 	rsble	r3, r2, #2
   1754e:	2301      	movgt	r3, #1
   17550:	181b      	adds	r3, r3, r0
   17552:	2167      	movs	r1, #103	; 0x67
   17554:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
   17558:	930e      	str	r3, [sp, #56]	; 0x38
   1755a:	9114      	str	r1, [sp, #80]	; 0x50
   1755c:	920b      	str	r2, [sp, #44]	; 0x2c
   1755e:	e66d      	b.n	1723c <_svfprintf_r+0x10b8>
   17560:	9842      	ldr	r0, [sp, #264]	; 0x108
   17562:	2800      	cmp	r0, #0
   17564:	900e      	str	r0, [sp, #56]	; 0x38
   17566:	dd38      	ble.n	175da <_svfprintf_r+0x1456>
   17568:	f1b8 0f00 	cmp.w	r8, #0
   1756c:	d107      	bne.n	1757e <_svfprintf_r+0x13fa>
   1756e:	f01a 0f01 	tst.w	sl, #1
   17572:	bf04      	itt	eq
   17574:	ea20 71e0 	biceq.w	r1, r0, r0, asr #31
   17578:	910b      	streq	r1, [sp, #44]	; 0x2c
   1757a:	f43f ae5f 	beq.w	1723c <_svfprintf_r+0x10b8>
   1757e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17580:	2066      	movs	r0, #102	; 0x66
   17582:	9014      	str	r0, [sp, #80]	; 0x50
   17584:	1c53      	adds	r3, r2, #1
   17586:	4443      	add	r3, r8
   17588:	930e      	str	r3, [sp, #56]	; 0x38
   1758a:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   1758e:	910b      	str	r1, [sp, #44]	; 0x2c
   17590:	e654      	b.n	1723c <_svfprintf_r+0x10b8>
   17592:	9a0e      	ldr	r2, [sp, #56]	; 0x38
   17594:	2367      	movs	r3, #103	; 0x67
   17596:	9314      	str	r3, [sp, #80]	; 0x50
   17598:	3201      	adds	r2, #1
   1759a:	920e      	str	r2, [sp, #56]	; 0x38
   1759c:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
   175a0:	900b      	str	r0, [sp, #44]	; 0x2c
   175a2:	e64b      	b.n	1723c <_svfprintf_r+0x10b8>
   175a4:	222d      	movs	r2, #45	; 0x2d
   175a6:	425b      	negs	r3, r3
   175a8:	f88d 20f9 	strb.w	r2, [sp, #249]	; 0xf9
   175ac:	e62c      	b.n	17208 <_svfprintf_r+0x1084>
   175ae:	990a      	ldr	r1, [sp, #40]	; 0x28
   175b0:	781a      	ldrb	r2, [r3, #0]
   175b2:	f8d1 8000 	ldr.w	r8, [r1]
   175b6:	3104      	adds	r1, #4
   175b8:	910a      	str	r1, [sp, #40]	; 0x28
   175ba:	f1b8 0f00 	cmp.w	r8, #0
   175be:	bfb8      	it	lt
   175c0:	f04f 38ff 	movlt.w	r8, #4294967295
   175c4:	f7fe be47 	b.w	16256 <_svfprintf_r+0xd2>
   175c8:	f01a 0f01 	tst.w	sl, #1
   175cc:	bf04      	itt	eq
   175ce:	ea21 73e1 	biceq.w	r3, r1, r1, asr #31
   175d2:	930b      	streq	r3, [sp, #44]	; 0x2c
   175d4:	f43f ae32 	beq.w	1723c <_svfprintf_r+0x10b8>
   175d8:	e62a      	b.n	17230 <_svfprintf_r+0x10ac>
   175da:	f1b8 0f00 	cmp.w	r8, #0
   175de:	d10e      	bne.n	175fe <_svfprintf_r+0x147a>
   175e0:	f01a 0f01 	tst.w	sl, #1
   175e4:	d10b      	bne.n	175fe <_svfprintf_r+0x147a>
   175e6:	2201      	movs	r2, #1
   175e8:	920b      	str	r2, [sp, #44]	; 0x2c
   175ea:	920e      	str	r2, [sp, #56]	; 0x38
   175ec:	e626      	b.n	1723c <_svfprintf_r+0x10b8>
   175ee:	9809      	ldr	r0, [sp, #36]	; 0x24
   175f0:	230c      	movs	r3, #12
   175f2:	f04f 31ff 	mov.w	r1, #4294967295
   175f6:	910d      	str	r1, [sp, #52]	; 0x34
   175f8:	6003      	str	r3, [r0, #0]
   175fa:	f7fe bf1a 	b.w	16432 <_svfprintf_r+0x2ae>
   175fe:	f108 0302 	add.w	r3, r8, #2
   17602:	2066      	movs	r0, #102	; 0x66
   17604:	ea23 71e3 	bic.w	r1, r3, r3, asr #31
   17608:	930e      	str	r3, [sp, #56]	; 0x38
   1760a:	9014      	str	r0, [sp, #80]	; 0x50
   1760c:	910b      	str	r1, [sp, #44]	; 0x2c
   1760e:	e615      	b.n	1723c <_svfprintf_r+0x10b8>

00017610 <quorem>:
   17610:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17614:	6903      	ldr	r3, [r0, #16]
   17616:	690e      	ldr	r6, [r1, #16]
   17618:	4682      	mov	sl, r0
   1761a:	4689      	mov	r9, r1
   1761c:	429e      	cmp	r6, r3
   1761e:	f300 8083 	bgt.w	17728 <quorem+0x118>
   17622:	1cf2      	adds	r2, r6, #3
   17624:	f101 0514 	add.w	r5, r1, #20
   17628:	f100 0414 	add.w	r4, r0, #20
   1762c:	3e01      	subs	r6, #1
   1762e:	0092      	lsls	r2, r2, #2
   17630:	188b      	adds	r3, r1, r2
   17632:	1812      	adds	r2, r2, r0
   17634:	f103 0804 	add.w	r8, r3, #4
   17638:	6859      	ldr	r1, [r3, #4]
   1763a:	6850      	ldr	r0, [r2, #4]
   1763c:	3101      	adds	r1, #1
   1763e:	f003 f87f 	bl	1a740 <__aeabi_uidiv>
   17642:	4607      	mov	r7, r0
   17644:	2800      	cmp	r0, #0
   17646:	d039      	beq.n	176bc <quorem+0xac>
   17648:	2300      	movs	r3, #0
   1764a:	469c      	mov	ip, r3
   1764c:	461a      	mov	r2, r3
   1764e:	58e9      	ldr	r1, [r5, r3]
   17650:	58e0      	ldr	r0, [r4, r3]
   17652:	fa1f fe81 	uxth.w	lr, r1
   17656:	ea4f 4b11 	mov.w	fp, r1, lsr #16
   1765a:	b281      	uxth	r1, r0
   1765c:	fb0e ce07 	mla	lr, lr, r7, ip
   17660:	1851      	adds	r1, r2, r1
   17662:	fb0b fc07 	mul.w	ip, fp, r7
   17666:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
   1766a:	fa1f fe8e 	uxth.w	lr, lr
   1766e:	ebce 0101 	rsb	r1, lr, r1
   17672:	fa1f f28c 	uxth.w	r2, ip
   17676:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   1767a:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   1767e:	fa1f fe81 	uxth.w	lr, r1
   17682:	eb02 4221 	add.w	r2, r2, r1, asr #16
   17686:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
   1768a:	50e1      	str	r1, [r4, r3]
   1768c:	3304      	adds	r3, #4
   1768e:	1412      	asrs	r2, r2, #16
   17690:	1959      	adds	r1, r3, r5
   17692:	4588      	cmp	r8, r1
   17694:	d2db      	bcs.n	1764e <quorem+0x3e>
   17696:	1d32      	adds	r2, r6, #4
   17698:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   1769c:	6859      	ldr	r1, [r3, #4]
   1769e:	b969      	cbnz	r1, 176bc <quorem+0xac>
   176a0:	429c      	cmp	r4, r3
   176a2:	d209      	bcs.n	176b8 <quorem+0xa8>
   176a4:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   176a8:	b112      	cbz	r2, 176b0 <quorem+0xa0>
   176aa:	e005      	b.n	176b8 <quorem+0xa8>
   176ac:	681a      	ldr	r2, [r3, #0]
   176ae:	b91a      	cbnz	r2, 176b8 <quorem+0xa8>
   176b0:	3b04      	subs	r3, #4
   176b2:	3e01      	subs	r6, #1
   176b4:	429c      	cmp	r4, r3
   176b6:	d3f9      	bcc.n	176ac <quorem+0x9c>
   176b8:	f8ca 6010 	str.w	r6, [sl, #16]
   176bc:	4649      	mov	r1, r9
   176be:	4650      	mov	r0, sl
   176c0:	f002 f834 	bl	1972c <__mcmp>
   176c4:	2800      	cmp	r0, #0
   176c6:	db2c      	blt.n	17722 <quorem+0x112>
   176c8:	2300      	movs	r3, #0
   176ca:	3701      	adds	r7, #1
   176cc:	469c      	mov	ip, r3
   176ce:	58ea      	ldr	r2, [r5, r3]
   176d0:	58e0      	ldr	r0, [r4, r3]
   176d2:	b291      	uxth	r1, r2
   176d4:	0c12      	lsrs	r2, r2, #16
   176d6:	fa1f f980 	uxth.w	r9, r0
   176da:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
   176de:	ebc1 0109 	rsb	r1, r1, r9
   176e2:	4461      	add	r1, ip
   176e4:	eb02 4221 	add.w	r2, r2, r1, asr #16
   176e8:	b289      	uxth	r1, r1
   176ea:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
   176ee:	50e1      	str	r1, [r4, r3]
   176f0:	3304      	adds	r3, #4
   176f2:	ea4f 4c22 	mov.w	ip, r2, asr #16
   176f6:	195a      	adds	r2, r3, r5
   176f8:	4590      	cmp	r8, r2
   176fa:	d2e8      	bcs.n	176ce <quorem+0xbe>
   176fc:	1d32      	adds	r2, r6, #4
   176fe:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
   17702:	6859      	ldr	r1, [r3, #4]
   17704:	b969      	cbnz	r1, 17722 <quorem+0x112>
   17706:	429c      	cmp	r4, r3
   17708:	d209      	bcs.n	1771e <quorem+0x10e>
   1770a:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
   1770e:	b112      	cbz	r2, 17716 <quorem+0x106>
   17710:	e005      	b.n	1771e <quorem+0x10e>
   17712:	681a      	ldr	r2, [r3, #0]
   17714:	b91a      	cbnz	r2, 1771e <quorem+0x10e>
   17716:	3b04      	subs	r3, #4
   17718:	3e01      	subs	r6, #1
   1771a:	429c      	cmp	r4, r3
   1771c:	d3f9      	bcc.n	17712 <quorem+0x102>
   1771e:	f8ca 6010 	str.w	r6, [sl, #16]
   17722:	4638      	mov	r0, r7
   17724:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17728:	2000      	movs	r0, #0
   1772a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1772e:	bf00      	nop

00017730 <_dtoa_r>:
   17730:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17734:	6a46      	ldr	r6, [r0, #36]	; 0x24
   17736:	b0a1      	sub	sp, #132	; 0x84
   17738:	4604      	mov	r4, r0
   1773a:	4690      	mov	r8, r2
   1773c:	4699      	mov	r9, r3
   1773e:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
   17740:	2e00      	cmp	r6, #0
   17742:	f000 8423 	beq.w	17f8c <_dtoa_r+0x85c>
   17746:	6832      	ldr	r2, [r6, #0]
   17748:	b182      	cbz	r2, 1776c <_dtoa_r+0x3c>
   1774a:	6a61      	ldr	r1, [r4, #36]	; 0x24
   1774c:	f04f 0c01 	mov.w	ip, #1
   17750:	6876      	ldr	r6, [r6, #4]
   17752:	4620      	mov	r0, r4
   17754:	680b      	ldr	r3, [r1, #0]
   17756:	6056      	str	r6, [r2, #4]
   17758:	684a      	ldr	r2, [r1, #4]
   1775a:	4619      	mov	r1, r3
   1775c:	fa0c f202 	lsl.w	r2, ip, r2
   17760:	609a      	str	r2, [r3, #8]
   17762:	f002 f91d 	bl	199a0 <_Bfree>
   17766:	6a63      	ldr	r3, [r4, #36]	; 0x24
   17768:	2200      	movs	r2, #0
   1776a:	601a      	str	r2, [r3, #0]
   1776c:	f1b9 0600 	subs.w	r6, r9, #0
   17770:	db38      	blt.n	177e4 <_dtoa_r+0xb4>
   17772:	2300      	movs	r3, #0
   17774:	602b      	str	r3, [r5, #0]
   17776:	f240 0300 	movw	r3, #0
   1777a:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   1777e:	461a      	mov	r2, r3
   17780:	ea06 0303 	and.w	r3, r6, r3
   17784:	4293      	cmp	r3, r2
   17786:	d017      	beq.n	177b8 <_dtoa_r+0x88>
   17788:	2200      	movs	r2, #0
   1778a:	2300      	movs	r3, #0
   1778c:	4640      	mov	r0, r8
   1778e:	4649      	mov	r1, r9
   17790:	e9cd 8906 	strd	r8, r9, [sp, #24]
   17794:	f003 f968 	bl	1aa68 <__aeabi_dcmpeq>
   17798:	2800      	cmp	r0, #0
   1779a:	d029      	beq.n	177f0 <_dtoa_r+0xc0>
   1779c:	982c      	ldr	r0, [sp, #176]	; 0xb0
   1779e:	2301      	movs	r3, #1
   177a0:	992e      	ldr	r1, [sp, #184]	; 0xb8
   177a2:	6003      	str	r3, [r0, #0]
   177a4:	2900      	cmp	r1, #0
   177a6:	f000 80d0 	beq.w	1794a <_dtoa_r+0x21a>
   177aa:	4b79      	ldr	r3, [pc, #484]	; (17990 <_dtoa_r+0x260>)
   177ac:	1e58      	subs	r0, r3, #1
   177ae:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   177b0:	6013      	str	r3, [r2, #0]
   177b2:	b021      	add	sp, #132	; 0x84
   177b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   177b8:	982c      	ldr	r0, [sp, #176]	; 0xb0
   177ba:	f242 730f 	movw	r3, #9999	; 0x270f
   177be:	6003      	str	r3, [r0, #0]
   177c0:	f1b8 0f00 	cmp.w	r8, #0
   177c4:	f000 8095 	beq.w	178f2 <_dtoa_r+0x1c2>
   177c8:	f24e 40a8 	movw	r0, #58536	; 0xe4a8
   177cc:	f2c0 0002 	movt	r0, #2
   177d0:	992e      	ldr	r1, [sp, #184]	; 0xb8
   177d2:	2900      	cmp	r1, #0
   177d4:	d0ed      	beq.n	177b2 <_dtoa_r+0x82>
   177d6:	78c2      	ldrb	r2, [r0, #3]
   177d8:	1cc3      	adds	r3, r0, #3
   177da:	2a00      	cmp	r2, #0
   177dc:	d0e7      	beq.n	177ae <_dtoa_r+0x7e>
   177de:	f100 0308 	add.w	r3, r0, #8
   177e2:	e7e4      	b.n	177ae <_dtoa_r+0x7e>
   177e4:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
   177e8:	2301      	movs	r3, #1
   177ea:	46b1      	mov	r9, r6
   177ec:	602b      	str	r3, [r5, #0]
   177ee:	e7c2      	b.n	17776 <_dtoa_r+0x46>
   177f0:	4620      	mov	r0, r4
   177f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   177f6:	a91e      	add	r1, sp, #120	; 0x78
   177f8:	9100      	str	r1, [sp, #0]
   177fa:	a91f      	add	r1, sp, #124	; 0x7c
   177fc:	9101      	str	r1, [sp, #4]
   177fe:	f002 f921 	bl	19a44 <__d2b>
   17802:	f3c6 550a 	ubfx	r5, r6, #20, #11
   17806:	4683      	mov	fp, r0
   17808:	2d00      	cmp	r5, #0
   1780a:	d07e      	beq.n	1790a <_dtoa_r+0x1da>
   1780c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   17810:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
   17814:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   17816:	3d07      	subs	r5, #7
   17818:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1781c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   17820:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
   17824:	2300      	movs	r3, #0
   17826:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
   1782a:	9319      	str	r3, [sp, #100]	; 0x64
   1782c:	f240 0300 	movw	r3, #0
   17830:	2200      	movs	r2, #0
   17832:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
   17836:	f7fc fef1 	bl	1461c <__aeabi_dsub>
   1783a:	a34f      	add	r3, pc, #316	; (adr r3, 17978 <_dtoa_r+0x248>)
   1783c:	e9d3 2300 	ldrd	r2, r3, [r3]
   17840:	f7fd f8a0 	bl	14984 <__aeabi_dmul>
   17844:	a34e      	add	r3, pc, #312	; (adr r3, 17980 <_dtoa_r+0x250>)
   17846:	e9d3 2300 	ldrd	r2, r3, [r3]
   1784a:	f7fc fee9 	bl	14620 <__adddf3>
   1784e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   17852:	4628      	mov	r0, r5
   17854:	f7fd f830 	bl	148b8 <__aeabi_i2d>
   17858:	a34b      	add	r3, pc, #300	; (adr r3, 17988 <_dtoa_r+0x258>)
   1785a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1785e:	f7fd f891 	bl	14984 <__aeabi_dmul>
   17862:	4602      	mov	r2, r0
   17864:	460b      	mov	r3, r1
   17866:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1786a:	f7fc fed9 	bl	14620 <__adddf3>
   1786e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   17872:	f003 f92b 	bl	1aacc <__aeabi_d2iz>
   17876:	2200      	movs	r2, #0
   17878:	2300      	movs	r3, #0
   1787a:	4606      	mov	r6, r0
   1787c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   17880:	f003 f8fc 	bl	1aa7c <__aeabi_dcmplt>
   17884:	b140      	cbz	r0, 17898 <_dtoa_r+0x168>
   17886:	4630      	mov	r0, r6
   17888:	f7fd f816 	bl	148b8 <__aeabi_i2d>
   1788c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   17890:	f003 f8ea 	bl	1aa68 <__aeabi_dcmpeq>
   17894:	b900      	cbnz	r0, 17898 <_dtoa_r+0x168>
   17896:	3e01      	subs	r6, #1
   17898:	2e16      	cmp	r6, #22
   1789a:	d95b      	bls.n	17954 <_dtoa_r+0x224>
   1789c:	2301      	movs	r3, #1
   1789e:	9318      	str	r3, [sp, #96]	; 0x60
   178a0:	3f01      	subs	r7, #1
   178a2:	ebb7 0a05 	subs.w	sl, r7, r5
   178a6:	bf42      	ittt	mi
   178a8:	f1ca 0a00 	rsbmi	sl, sl, #0
   178ac:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
   178b0:	f04f 0a00 	movmi.w	sl, #0
   178b4:	d401      	bmi.n	178ba <_dtoa_r+0x18a>
   178b6:	2200      	movs	r2, #0
   178b8:	920f      	str	r2, [sp, #60]	; 0x3c
   178ba:	2e00      	cmp	r6, #0
   178bc:	f2c0 8371 	blt.w	17fa2 <_dtoa_r+0x872>
   178c0:	44b2      	add	sl, r6
   178c2:	2300      	movs	r3, #0
   178c4:	9617      	str	r6, [sp, #92]	; 0x5c
   178c6:	9315      	str	r3, [sp, #84]	; 0x54
   178c8:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
   178ca:	2b09      	cmp	r3, #9
   178cc:	d862      	bhi.n	17994 <_dtoa_r+0x264>
   178ce:	2b05      	cmp	r3, #5
   178d0:	f340 8677 	ble.w	185c2 <_dtoa_r+0xe92>
   178d4:	982a      	ldr	r0, [sp, #168]	; 0xa8
   178d6:	2700      	movs	r7, #0
   178d8:	3804      	subs	r0, #4
   178da:	902a      	str	r0, [sp, #168]	; 0xa8
   178dc:	992a      	ldr	r1, [sp, #168]	; 0xa8
   178de:	1e8b      	subs	r3, r1, #2
   178e0:	2b03      	cmp	r3, #3
   178e2:	f200 83dd 	bhi.w	180a0 <_dtoa_r+0x970>
   178e6:	e8df f013 	tbh	[pc, r3, lsl #1]
   178ea:	03a5      	.short	0x03a5
   178ec:	03d503d8 	.word	0x03d503d8
   178f0:	03c4      	.short	0x03c4
   178f2:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
   178f6:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
   178fa:	2e00      	cmp	r6, #0
   178fc:	f47f af64 	bne.w	177c8 <_dtoa_r+0x98>
   17900:	f24e 409c 	movw	r0, #58524	; 0xe49c
   17904:	f2c0 0002 	movt	r0, #2
   17908:	e762      	b.n	177d0 <_dtoa_r+0xa0>
   1790a:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
   1790c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   1790e:	18fb      	adds	r3, r7, r3
   17910:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   17914:	1c9d      	adds	r5, r3, #2
   17916:	2d20      	cmp	r5, #32
   17918:	bfdc      	itt	le
   1791a:	f1c5 0020 	rsble	r0, r5, #32
   1791e:	fa08 f000 	lslle.w	r0, r8, r0
   17922:	dd08      	ble.n	17936 <_dtoa_r+0x206>
   17924:	3b1e      	subs	r3, #30
   17926:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
   1792a:	fa16 f202 	lsls.w	r2, r6, r2
   1792e:	fa28 f303 	lsr.w	r3, r8, r3
   17932:	ea42 0003 	orr.w	r0, r2, r3
   17936:	f7fc ffaf 	bl	14898 <__aeabi_ui2d>
   1793a:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
   1793e:	2201      	movs	r2, #1
   17940:	3d03      	subs	r5, #3
   17942:	9219      	str	r2, [sp, #100]	; 0x64
   17944:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
   17948:	e770      	b.n	1782c <_dtoa_r+0xfc>
   1794a:	f24e 4098 	movw	r0, #58520	; 0xe498
   1794e:	f2c0 0002 	movt	r0, #2
   17952:	e72e      	b.n	177b2 <_dtoa_r+0x82>
   17954:	f24e 43f0 	movw	r3, #58608	; 0xe4f0
   17958:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1795c:	f2c0 0302 	movt	r3, #2
   17960:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   17964:	e9d3 2300 	ldrd	r2, r3, [r3]
   17968:	f003 f888 	bl	1aa7c <__aeabi_dcmplt>
   1796c:	2800      	cmp	r0, #0
   1796e:	f040 8320 	bne.w	17fb2 <_dtoa_r+0x882>
   17972:	9018      	str	r0, [sp, #96]	; 0x60
   17974:	e794      	b.n	178a0 <_dtoa_r+0x170>
   17976:	bf00      	nop
   17978:	636f4361 	.word	0x636f4361
   1797c:	3fd287a7 	.word	0x3fd287a7
   17980:	8b60c8b3 	.word	0x8b60c8b3
   17984:	3fc68a28 	.word	0x3fc68a28
   17988:	509f79fb 	.word	0x509f79fb
   1798c:	3fd34413 	.word	0x3fd34413
   17990:	0002e499 	.word	0x0002e499
   17994:	2300      	movs	r3, #0
   17996:	f04f 30ff 	mov.w	r0, #4294967295
   1799a:	461f      	mov	r7, r3
   1799c:	2101      	movs	r1, #1
   1799e:	932a      	str	r3, [sp, #168]	; 0xa8
   179a0:	9011      	str	r0, [sp, #68]	; 0x44
   179a2:	9116      	str	r1, [sp, #88]	; 0x58
   179a4:	9008      	str	r0, [sp, #32]
   179a6:	932b      	str	r3, [sp, #172]	; 0xac
   179a8:	6a65      	ldr	r5, [r4, #36]	; 0x24
   179aa:	2300      	movs	r3, #0
   179ac:	606b      	str	r3, [r5, #4]
   179ae:	4620      	mov	r0, r4
   179b0:	6869      	ldr	r1, [r5, #4]
   179b2:	f002 f811 	bl	199d8 <_Balloc>
   179b6:	6a63      	ldr	r3, [r4, #36]	; 0x24
   179b8:	6028      	str	r0, [r5, #0]
   179ba:	681b      	ldr	r3, [r3, #0]
   179bc:	9310      	str	r3, [sp, #64]	; 0x40
   179be:	2f00      	cmp	r7, #0
   179c0:	f000 815b 	beq.w	17c7a <_dtoa_r+0x54a>
   179c4:	2e00      	cmp	r6, #0
   179c6:	f340 842a 	ble.w	1821e <_dtoa_r+0xaee>
   179ca:	f24e 43f0 	movw	r3, #58608	; 0xe4f0
   179ce:	f006 020f 	and.w	r2, r6, #15
   179d2:	f2c0 0302 	movt	r3, #2
   179d6:	1135      	asrs	r5, r6, #4
   179d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
   179dc:	f015 0f10 	tst.w	r5, #16
   179e0:	e9d3 0100 	ldrd	r0, r1, [r3]
   179e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   179e8:	f000 82e7 	beq.w	17fba <_dtoa_r+0x88a>
   179ec:	f24e 53c8 	movw	r3, #58824	; 0xe5c8
   179f0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   179f4:	f2c0 0302 	movt	r3, #2
   179f8:	f005 050f 	and.w	r5, r5, #15
   179fc:	f04f 0803 	mov.w	r8, #3
   17a00:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
   17a04:	f7fd f8e8 	bl	14bd8 <__aeabi_ddiv>
   17a08:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
   17a0c:	b1bd      	cbz	r5, 17a3e <_dtoa_r+0x30e>
   17a0e:	f24e 57c8 	movw	r7, #58824	; 0xe5c8
   17a12:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17a16:	f2c0 0702 	movt	r7, #2
   17a1a:	f015 0f01 	tst.w	r5, #1
   17a1e:	4610      	mov	r0, r2
   17a20:	4619      	mov	r1, r3
   17a22:	d007      	beq.n	17a34 <_dtoa_r+0x304>
   17a24:	e9d7 2300 	ldrd	r2, r3, [r7]
   17a28:	f108 0801 	add.w	r8, r8, #1
   17a2c:	f7fc ffaa 	bl	14984 <__aeabi_dmul>
   17a30:	4602      	mov	r2, r0
   17a32:	460b      	mov	r3, r1
   17a34:	3708      	adds	r7, #8
   17a36:	106d      	asrs	r5, r5, #1
   17a38:	d1ef      	bne.n	17a1a <_dtoa_r+0x2ea>
   17a3a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   17a3e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17a42:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
   17a46:	f7fd f8c7 	bl	14bd8 <__aeabi_ddiv>
   17a4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17a4e:	9918      	ldr	r1, [sp, #96]	; 0x60
   17a50:	2900      	cmp	r1, #0
   17a52:	f000 80de 	beq.w	17c12 <_dtoa_r+0x4e2>
   17a56:	f240 0300 	movw	r3, #0
   17a5a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17a5e:	2200      	movs	r2, #0
   17a60:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   17a64:	f04f 0500 	mov.w	r5, #0
   17a68:	f003 f808 	bl	1aa7c <__aeabi_dcmplt>
   17a6c:	b108      	cbz	r0, 17a72 <_dtoa_r+0x342>
   17a6e:	f04f 0501 	mov.w	r5, #1
   17a72:	9a08      	ldr	r2, [sp, #32]
   17a74:	2a00      	cmp	r2, #0
   17a76:	bfd4      	ite	le
   17a78:	2500      	movle	r5, #0
   17a7a:	f005 0501 	andgt.w	r5, r5, #1
   17a7e:	2d00      	cmp	r5, #0
   17a80:	f000 80c7 	beq.w	17c12 <_dtoa_r+0x4e2>
   17a84:	9b11      	ldr	r3, [sp, #68]	; 0x44
   17a86:	2b00      	cmp	r3, #0
   17a88:	f340 80f5 	ble.w	17c76 <_dtoa_r+0x546>
   17a8c:	f240 0300 	movw	r3, #0
   17a90:	2200      	movs	r2, #0
   17a92:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17a96:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17a9a:	f7fc ff73 	bl	14984 <__aeabi_dmul>
   17a9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17aa2:	f108 0001 	add.w	r0, r8, #1
   17aa6:	1e71      	subs	r1, r6, #1
   17aa8:	9112      	str	r1, [sp, #72]	; 0x48
   17aaa:	f7fc ff05 	bl	148b8 <__aeabi_i2d>
   17aae:	4602      	mov	r2, r0
   17ab0:	460b      	mov	r3, r1
   17ab2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17ab6:	f7fc ff65 	bl	14984 <__aeabi_dmul>
   17aba:	f240 0300 	movw	r3, #0
   17abe:	2200      	movs	r2, #0
   17ac0:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17ac4:	f7fc fdac 	bl	14620 <__adddf3>
   17ac8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
   17acc:	4680      	mov	r8, r0
   17ace:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
   17ad2:	9b16      	ldr	r3, [sp, #88]	; 0x58
   17ad4:	2b00      	cmp	r3, #0
   17ad6:	f000 83ad 	beq.w	18234 <_dtoa_r+0xb04>
   17ada:	f24e 43f0 	movw	r3, #58608	; 0xe4f0
   17ade:	f240 0100 	movw	r1, #0
   17ae2:	f2c0 0302 	movt	r3, #2
   17ae6:	2000      	movs	r0, #0
   17ae8:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
   17aec:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   17af0:	f8cd c00c 	str.w	ip, [sp, #12]
   17af4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
   17af8:	f7fd f86e 	bl	14bd8 <__aeabi_ddiv>
   17afc:	4642      	mov	r2, r8
   17afe:	464b      	mov	r3, r9
   17b00:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17b02:	f7fc fd8b 	bl	1461c <__aeabi_dsub>
   17b06:	4680      	mov	r8, r0
   17b08:	4689      	mov	r9, r1
   17b0a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17b0e:	f002 ffdd 	bl	1aacc <__aeabi_d2iz>
   17b12:	4607      	mov	r7, r0
   17b14:	f7fc fed0 	bl	148b8 <__aeabi_i2d>
   17b18:	4602      	mov	r2, r0
   17b1a:	460b      	mov	r3, r1
   17b1c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17b20:	f7fc fd7c 	bl	1461c <__aeabi_dsub>
   17b24:	f107 0330 	add.w	r3, r7, #48	; 0x30
   17b28:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17b2c:	4640      	mov	r0, r8
   17b2e:	f805 3b01 	strb.w	r3, [r5], #1
   17b32:	4649      	mov	r1, r9
   17b34:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17b38:	f002 ffbe 	bl	1aab8 <__aeabi_dcmpgt>
   17b3c:	2800      	cmp	r0, #0
   17b3e:	f040 8213 	bne.w	17f68 <_dtoa_r+0x838>
   17b42:	f240 0100 	movw	r1, #0
   17b46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17b4a:	2000      	movs	r0, #0
   17b4c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   17b50:	f7fc fd64 	bl	1461c <__aeabi_dsub>
   17b54:	4602      	mov	r2, r0
   17b56:	460b      	mov	r3, r1
   17b58:	4640      	mov	r0, r8
   17b5a:	4649      	mov	r1, r9
   17b5c:	f002 ffac 	bl	1aab8 <__aeabi_dcmpgt>
   17b60:	f8dd c00c 	ldr.w	ip, [sp, #12]
   17b64:	2800      	cmp	r0, #0
   17b66:	f040 83e7 	bne.w	18338 <_dtoa_r+0xc08>
   17b6a:	f1bc 0f01 	cmp.w	ip, #1
   17b6e:	f340 8082 	ble.w	17c76 <_dtoa_r+0x546>
   17b72:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
   17b76:	2701      	movs	r7, #1
   17b78:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
   17b7c:	961d      	str	r6, [sp, #116]	; 0x74
   17b7e:	4666      	mov	r6, ip
   17b80:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
   17b84:	940c      	str	r4, [sp, #48]	; 0x30
   17b86:	e010      	b.n	17baa <_dtoa_r+0x47a>
   17b88:	f240 0100 	movw	r1, #0
   17b8c:	2000      	movs	r0, #0
   17b8e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   17b92:	f7fc fd43 	bl	1461c <__aeabi_dsub>
   17b96:	4642      	mov	r2, r8
   17b98:	464b      	mov	r3, r9
   17b9a:	f002 ff6f 	bl	1aa7c <__aeabi_dcmplt>
   17b9e:	2800      	cmp	r0, #0
   17ba0:	f040 83c7 	bne.w	18332 <_dtoa_r+0xc02>
   17ba4:	42b7      	cmp	r7, r6
   17ba6:	f280 848b 	bge.w	184c0 <_dtoa_r+0xd90>
   17baa:	f240 0300 	movw	r3, #0
   17bae:	4640      	mov	r0, r8
   17bb0:	4649      	mov	r1, r9
   17bb2:	2200      	movs	r2, #0
   17bb4:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17bb8:	3501      	adds	r5, #1
   17bba:	f7fc fee3 	bl	14984 <__aeabi_dmul>
   17bbe:	f240 0300 	movw	r3, #0
   17bc2:	2200      	movs	r2, #0
   17bc4:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17bc8:	4680      	mov	r8, r0
   17bca:	4689      	mov	r9, r1
   17bcc:	4650      	mov	r0, sl
   17bce:	4659      	mov	r1, fp
   17bd0:	f7fc fed8 	bl	14984 <__aeabi_dmul>
   17bd4:	468b      	mov	fp, r1
   17bd6:	4682      	mov	sl, r0
   17bd8:	f002 ff78 	bl	1aacc <__aeabi_d2iz>
   17bdc:	4604      	mov	r4, r0
   17bde:	f7fc fe6b 	bl	148b8 <__aeabi_i2d>
   17be2:	3430      	adds	r4, #48	; 0x30
   17be4:	4602      	mov	r2, r0
   17be6:	460b      	mov	r3, r1
   17be8:	4650      	mov	r0, sl
   17bea:	4659      	mov	r1, fp
   17bec:	f7fc fd16 	bl	1461c <__aeabi_dsub>
   17bf0:	9a10      	ldr	r2, [sp, #64]	; 0x40
   17bf2:	464b      	mov	r3, r9
   17bf4:	55d4      	strb	r4, [r2, r7]
   17bf6:	4642      	mov	r2, r8
   17bf8:	3701      	adds	r7, #1
   17bfa:	4682      	mov	sl, r0
   17bfc:	468b      	mov	fp, r1
   17bfe:	f002 ff3d 	bl	1aa7c <__aeabi_dcmplt>
   17c02:	4652      	mov	r2, sl
   17c04:	465b      	mov	r3, fp
   17c06:	2800      	cmp	r0, #0
   17c08:	d0be      	beq.n	17b88 <_dtoa_r+0x458>
   17c0a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   17c0e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   17c10:	e1aa      	b.n	17f68 <_dtoa_r+0x838>
   17c12:	4640      	mov	r0, r8
   17c14:	f7fc fe50 	bl	148b8 <__aeabi_i2d>
   17c18:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   17c1c:	f7fc feb2 	bl	14984 <__aeabi_dmul>
   17c20:	f240 0300 	movw	r3, #0
   17c24:	2200      	movs	r2, #0
   17c26:	f2c4 031c 	movt	r3, #16412	; 0x401c
   17c2a:	f7fc fcf9 	bl	14620 <__adddf3>
   17c2e:	9a08      	ldr	r2, [sp, #32]
   17c30:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
   17c34:	4680      	mov	r8, r0
   17c36:	46a9      	mov	r9, r5
   17c38:	2a00      	cmp	r2, #0
   17c3a:	f040 82ec 	bne.w	18216 <_dtoa_r+0xae6>
   17c3e:	f240 0300 	movw	r3, #0
   17c42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17c46:	2200      	movs	r2, #0
   17c48:	f2c4 0314 	movt	r3, #16404	; 0x4014
   17c4c:	f7fc fce6 	bl	1461c <__aeabi_dsub>
   17c50:	4642      	mov	r2, r8
   17c52:	462b      	mov	r3, r5
   17c54:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   17c58:	f002 ff2e 	bl	1aab8 <__aeabi_dcmpgt>
   17c5c:	2800      	cmp	r0, #0
   17c5e:	f040 824a 	bne.w	180f6 <_dtoa_r+0x9c6>
   17c62:	4642      	mov	r2, r8
   17c64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   17c68:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
   17c6c:	f002 ff06 	bl	1aa7c <__aeabi_dcmplt>
   17c70:	2800      	cmp	r0, #0
   17c72:	f040 81d5 	bne.w	18020 <_dtoa_r+0x8f0>
   17c76:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
   17c7a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
   17c7c:	ea6f 0703 	mvn.w	r7, r3
   17c80:	ea4f 77d7 	mov.w	r7, r7, lsr #31
   17c84:	2e0e      	cmp	r6, #14
   17c86:	bfcc      	ite	gt
   17c88:	2700      	movgt	r7, #0
   17c8a:	f007 0701 	andle.w	r7, r7, #1
   17c8e:	2f00      	cmp	r7, #0
   17c90:	f000 80b7 	beq.w	17e02 <_dtoa_r+0x6d2>
   17c94:	982b      	ldr	r0, [sp, #172]	; 0xac
   17c96:	f24e 43f0 	movw	r3, #58608	; 0xe4f0
   17c9a:	f2c0 0302 	movt	r3, #2
   17c9e:	9908      	ldr	r1, [sp, #32]
   17ca0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
   17ca4:	0fc2      	lsrs	r2, r0, #31
   17ca6:	2900      	cmp	r1, #0
   17ca8:	bfcc      	ite	gt
   17caa:	2200      	movgt	r2, #0
   17cac:	f002 0201 	andle.w	r2, r2, #1
   17cb0:	e9d3 0100 	ldrd	r0, r1, [r3]
   17cb4:	e9cd 0104 	strd	r0, r1, [sp, #16]
   17cb8:	2a00      	cmp	r2, #0
   17cba:	f040 81a0 	bne.w	17ffe <_dtoa_r+0x8ce>
   17cbe:	4602      	mov	r2, r0
   17cc0:	460b      	mov	r3, r1
   17cc2:	4640      	mov	r0, r8
   17cc4:	4649      	mov	r1, r9
   17cc6:	f7fc ff87 	bl	14bd8 <__aeabi_ddiv>
   17cca:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17ccc:	f002 fefe 	bl	1aacc <__aeabi_d2iz>
   17cd0:	4682      	mov	sl, r0
   17cd2:	f7fc fdf1 	bl	148b8 <__aeabi_i2d>
   17cd6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17cda:	f7fc fe53 	bl	14984 <__aeabi_dmul>
   17cde:	4602      	mov	r2, r0
   17ce0:	460b      	mov	r3, r1
   17ce2:	4640      	mov	r0, r8
   17ce4:	4649      	mov	r1, r9
   17ce6:	f7fc fc99 	bl	1461c <__aeabi_dsub>
   17cea:	f10a 0330 	add.w	r3, sl, #48	; 0x30
   17cee:	f805 3b01 	strb.w	r3, [r5], #1
   17cf2:	9a08      	ldr	r2, [sp, #32]
   17cf4:	2a01      	cmp	r2, #1
   17cf6:	4680      	mov	r8, r0
   17cf8:	4689      	mov	r9, r1
   17cfa:	d052      	beq.n	17da2 <_dtoa_r+0x672>
   17cfc:	f240 0300 	movw	r3, #0
   17d00:	2200      	movs	r2, #0
   17d02:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17d06:	f7fc fe3d 	bl	14984 <__aeabi_dmul>
   17d0a:	2200      	movs	r2, #0
   17d0c:	2300      	movs	r3, #0
   17d0e:	e9cd 0106 	strd	r0, r1, [sp, #24]
   17d12:	f002 fea9 	bl	1aa68 <__aeabi_dcmpeq>
   17d16:	2800      	cmp	r0, #0
   17d18:	f040 81eb 	bne.w	180f2 <_dtoa_r+0x9c2>
   17d1c:	9810      	ldr	r0, [sp, #64]	; 0x40
   17d1e:	f04f 0801 	mov.w	r8, #1
   17d22:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
   17d26:	46a3      	mov	fp, r4
   17d28:	1c87      	adds	r7, r0, #2
   17d2a:	960f      	str	r6, [sp, #60]	; 0x3c
   17d2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
   17d30:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
   17d34:	e00a      	b.n	17d4c <_dtoa_r+0x61c>
   17d36:	f7fc fe25 	bl	14984 <__aeabi_dmul>
   17d3a:	2200      	movs	r2, #0
   17d3c:	2300      	movs	r3, #0
   17d3e:	4604      	mov	r4, r0
   17d40:	460d      	mov	r5, r1
   17d42:	f002 fe91 	bl	1aa68 <__aeabi_dcmpeq>
   17d46:	2800      	cmp	r0, #0
   17d48:	f040 81ce 	bne.w	180e8 <_dtoa_r+0x9b8>
   17d4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17d50:	4620      	mov	r0, r4
   17d52:	4629      	mov	r1, r5
   17d54:	f108 0801 	add.w	r8, r8, #1
   17d58:	f7fc ff3e 	bl	14bd8 <__aeabi_ddiv>
   17d5c:	463e      	mov	r6, r7
   17d5e:	f002 feb5 	bl	1aacc <__aeabi_d2iz>
   17d62:	4682      	mov	sl, r0
   17d64:	f7fc fda8 	bl	148b8 <__aeabi_i2d>
   17d68:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   17d6c:	f7fc fe0a 	bl	14984 <__aeabi_dmul>
   17d70:	4602      	mov	r2, r0
   17d72:	460b      	mov	r3, r1
   17d74:	4620      	mov	r0, r4
   17d76:	4629      	mov	r1, r5
   17d78:	f7fc fc50 	bl	1461c <__aeabi_dsub>
   17d7c:	2200      	movs	r2, #0
   17d7e:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
   17d82:	f807 cc01 	strb.w	ip, [r7, #-1]
   17d86:	3701      	adds	r7, #1
   17d88:	45c1      	cmp	r9, r8
   17d8a:	f240 0300 	movw	r3, #0
   17d8e:	f2c4 0324 	movt	r3, #16420	; 0x4024
   17d92:	d1d0      	bne.n	17d36 <_dtoa_r+0x606>
   17d94:	4635      	mov	r5, r6
   17d96:	465c      	mov	r4, fp
   17d98:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   17d9a:	4680      	mov	r8, r0
   17d9c:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   17da0:	4689      	mov	r9, r1
   17da2:	4642      	mov	r2, r8
   17da4:	464b      	mov	r3, r9
   17da6:	4640      	mov	r0, r8
   17da8:	4649      	mov	r1, r9
   17daa:	f7fc fc39 	bl	14620 <__adddf3>
   17dae:	4680      	mov	r8, r0
   17db0:	4689      	mov	r9, r1
   17db2:	4642      	mov	r2, r8
   17db4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17db8:	464b      	mov	r3, r9
   17dba:	f002 fe5f 	bl	1aa7c <__aeabi_dcmplt>
   17dbe:	b960      	cbnz	r0, 17dda <_dtoa_r+0x6aa>
   17dc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   17dc4:	4642      	mov	r2, r8
   17dc6:	464b      	mov	r3, r9
   17dc8:	f002 fe4e 	bl	1aa68 <__aeabi_dcmpeq>
   17dcc:	2800      	cmp	r0, #0
   17dce:	f000 8190 	beq.w	180f2 <_dtoa_r+0x9c2>
   17dd2:	f01a 0f01 	tst.w	sl, #1
   17dd6:	f000 818c 	beq.w	180f2 <_dtoa_r+0x9c2>
   17dda:	9910      	ldr	r1, [sp, #64]	; 0x40
   17ddc:	e000      	b.n	17de0 <_dtoa_r+0x6b0>
   17dde:	461d      	mov	r5, r3
   17de0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   17de4:	1e6b      	subs	r3, r5, #1
   17de6:	2a39      	cmp	r2, #57	; 0x39
   17de8:	f040 8367 	bne.w	184ba <_dtoa_r+0xd8a>
   17dec:	428b      	cmp	r3, r1
   17dee:	d1f6      	bne.n	17dde <_dtoa_r+0x6ae>
   17df0:	9910      	ldr	r1, [sp, #64]	; 0x40
   17df2:	2330      	movs	r3, #48	; 0x30
   17df4:	3601      	adds	r6, #1
   17df6:	2231      	movs	r2, #49	; 0x31
   17df8:	700b      	strb	r3, [r1, #0]
   17dfa:	9b10      	ldr	r3, [sp, #64]	; 0x40
   17dfc:	701a      	strb	r2, [r3, #0]
   17dfe:	9612      	str	r6, [sp, #72]	; 0x48
   17e00:	e0b2      	b.n	17f68 <_dtoa_r+0x838>
   17e02:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17e04:	2a00      	cmp	r2, #0
   17e06:	f040 80df 	bne.w	17fc8 <_dtoa_r+0x898>
   17e0a:	9f15      	ldr	r7, [sp, #84]	; 0x54
   17e0c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   17e0e:	920c      	str	r2, [sp, #48]	; 0x30
   17e10:	2d00      	cmp	r5, #0
   17e12:	bfd4      	ite	le
   17e14:	2300      	movle	r3, #0
   17e16:	2301      	movgt	r3, #1
   17e18:	f1ba 0f00 	cmp.w	sl, #0
   17e1c:	bfd4      	ite	le
   17e1e:	2300      	movle	r3, #0
   17e20:	f003 0301 	andgt.w	r3, r3, #1
   17e24:	b14b      	cbz	r3, 17e3a <_dtoa_r+0x70a>
   17e26:	45aa      	cmp	sl, r5
   17e28:	bfb4      	ite	lt
   17e2a:	4653      	movlt	r3, sl
   17e2c:	462b      	movge	r3, r5
   17e2e:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17e30:	ebc3 0a0a 	rsb	sl, r3, sl
   17e34:	1aed      	subs	r5, r5, r3
   17e36:	1ac0      	subs	r0, r0, r3
   17e38:	900f      	str	r0, [sp, #60]	; 0x3c
   17e3a:	9915      	ldr	r1, [sp, #84]	; 0x54
   17e3c:	2900      	cmp	r1, #0
   17e3e:	dd1c      	ble.n	17e7a <_dtoa_r+0x74a>
   17e40:	9a16      	ldr	r2, [sp, #88]	; 0x58
   17e42:	2a00      	cmp	r2, #0
   17e44:	f000 82e9 	beq.w	1841a <_dtoa_r+0xcea>
   17e48:	2f00      	cmp	r7, #0
   17e4a:	dd12      	ble.n	17e72 <_dtoa_r+0x742>
   17e4c:	990c      	ldr	r1, [sp, #48]	; 0x30
   17e4e:	463a      	mov	r2, r7
   17e50:	4620      	mov	r0, r4
   17e52:	f002 f821 	bl	19e98 <__pow5mult>
   17e56:	465a      	mov	r2, fp
   17e58:	900c      	str	r0, [sp, #48]	; 0x30
   17e5a:	4620      	mov	r0, r4
   17e5c:	990c      	ldr	r1, [sp, #48]	; 0x30
   17e5e:	f001 ff33 	bl	19cc8 <__multiply>
   17e62:	4659      	mov	r1, fp
   17e64:	4603      	mov	r3, r0
   17e66:	4620      	mov	r0, r4
   17e68:	9303      	str	r3, [sp, #12]
   17e6a:	f001 fd99 	bl	199a0 <_Bfree>
   17e6e:	9b03      	ldr	r3, [sp, #12]
   17e70:	469b      	mov	fp, r3
   17e72:	9b15      	ldr	r3, [sp, #84]	; 0x54
   17e74:	1bda      	subs	r2, r3, r7
   17e76:	f040 8311 	bne.w	1849c <_dtoa_r+0xd6c>
   17e7a:	2101      	movs	r1, #1
   17e7c:	4620      	mov	r0, r4
   17e7e:	f001 ffbd 	bl	19dfc <__i2b>
   17e82:	9006      	str	r0, [sp, #24]
   17e84:	9817      	ldr	r0, [sp, #92]	; 0x5c
   17e86:	2800      	cmp	r0, #0
   17e88:	dd05      	ble.n	17e96 <_dtoa_r+0x766>
   17e8a:	9906      	ldr	r1, [sp, #24]
   17e8c:	4620      	mov	r0, r4
   17e8e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   17e90:	f002 f802 	bl	19e98 <__pow5mult>
   17e94:	9006      	str	r0, [sp, #24]
   17e96:	992a      	ldr	r1, [sp, #168]	; 0xa8
   17e98:	2901      	cmp	r1, #1
   17e9a:	f340 810a 	ble.w	180b2 <_dtoa_r+0x982>
   17e9e:	2700      	movs	r7, #0
   17ea0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
   17ea2:	2b00      	cmp	r3, #0
   17ea4:	f040 8261 	bne.w	1836a <_dtoa_r+0xc3a>
   17ea8:	2301      	movs	r3, #1
   17eaa:	4453      	add	r3, sl
   17eac:	f013 031f 	ands.w	r3, r3, #31
   17eb0:	f040 812a 	bne.w	18108 <_dtoa_r+0x9d8>
   17eb4:	231c      	movs	r3, #28
   17eb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17eb8:	449a      	add	sl, r3
   17eba:	18ed      	adds	r5, r5, r3
   17ebc:	18d2      	adds	r2, r2, r3
   17ebe:	920f      	str	r2, [sp, #60]	; 0x3c
   17ec0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   17ec2:	2b00      	cmp	r3, #0
   17ec4:	dd05      	ble.n	17ed2 <_dtoa_r+0x7a2>
   17ec6:	4659      	mov	r1, fp
   17ec8:	461a      	mov	r2, r3
   17eca:	4620      	mov	r0, r4
   17ecc:	f001 fe9e 	bl	19c0c <__lshift>
   17ed0:	4683      	mov	fp, r0
   17ed2:	f1ba 0f00 	cmp.w	sl, #0
   17ed6:	dd05      	ble.n	17ee4 <_dtoa_r+0x7b4>
   17ed8:	9906      	ldr	r1, [sp, #24]
   17eda:	4652      	mov	r2, sl
   17edc:	4620      	mov	r0, r4
   17ede:	f001 fe95 	bl	19c0c <__lshift>
   17ee2:	9006      	str	r0, [sp, #24]
   17ee4:	9818      	ldr	r0, [sp, #96]	; 0x60
   17ee6:	2800      	cmp	r0, #0
   17ee8:	f040 8229 	bne.w	1833e <_dtoa_r+0xc0e>
   17eec:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17eee:	9908      	ldr	r1, [sp, #32]
   17ef0:	2802      	cmp	r0, #2
   17ef2:	bfd4      	ite	le
   17ef4:	2300      	movle	r3, #0
   17ef6:	2301      	movgt	r3, #1
   17ef8:	2900      	cmp	r1, #0
   17efa:	bfcc      	ite	gt
   17efc:	2300      	movgt	r3, #0
   17efe:	f003 0301 	andle.w	r3, r3, #1
   17f02:	2b00      	cmp	r3, #0
   17f04:	f000 810c 	beq.w	18120 <_dtoa_r+0x9f0>
   17f08:	2900      	cmp	r1, #0
   17f0a:	f040 808c 	bne.w	18026 <_dtoa_r+0x8f6>
   17f0e:	2205      	movs	r2, #5
   17f10:	9906      	ldr	r1, [sp, #24]
   17f12:	9b08      	ldr	r3, [sp, #32]
   17f14:	4620      	mov	r0, r4
   17f16:	f001 ff7b 	bl	19e10 <__multadd>
   17f1a:	9006      	str	r0, [sp, #24]
   17f1c:	4658      	mov	r0, fp
   17f1e:	9906      	ldr	r1, [sp, #24]
   17f20:	f001 fc04 	bl	1972c <__mcmp>
   17f24:	2800      	cmp	r0, #0
   17f26:	dd7e      	ble.n	18026 <_dtoa_r+0x8f6>
   17f28:	9d10      	ldr	r5, [sp, #64]	; 0x40
   17f2a:	3601      	adds	r6, #1
   17f2c:	2700      	movs	r7, #0
   17f2e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   17f32:	2331      	movs	r3, #49	; 0x31
   17f34:	f805 3b01 	strb.w	r3, [r5], #1
   17f38:	9906      	ldr	r1, [sp, #24]
   17f3a:	4620      	mov	r0, r4
   17f3c:	f001 fd30 	bl	199a0 <_Bfree>
   17f40:	f1ba 0f00 	cmp.w	sl, #0
   17f44:	f000 80d5 	beq.w	180f2 <_dtoa_r+0x9c2>
   17f48:	1e3b      	subs	r3, r7, #0
   17f4a:	bf18      	it	ne
   17f4c:	2301      	movne	r3, #1
   17f4e:	4557      	cmp	r7, sl
   17f50:	bf0c      	ite	eq
   17f52:	2300      	moveq	r3, #0
   17f54:	f003 0301 	andne.w	r3, r3, #1
   17f58:	2b00      	cmp	r3, #0
   17f5a:	f040 80d0 	bne.w	180fe <_dtoa_r+0x9ce>
   17f5e:	4651      	mov	r1, sl
   17f60:	4620      	mov	r0, r4
   17f62:	f001 fd1d 	bl	199a0 <_Bfree>
   17f66:	9612      	str	r6, [sp, #72]	; 0x48
   17f68:	4620      	mov	r0, r4
   17f6a:	4659      	mov	r1, fp
   17f6c:	f001 fd18 	bl	199a0 <_Bfree>
   17f70:	9a12      	ldr	r2, [sp, #72]	; 0x48
   17f72:	1c53      	adds	r3, r2, #1
   17f74:	2200      	movs	r2, #0
   17f76:	702a      	strb	r2, [r5, #0]
   17f78:	982c      	ldr	r0, [sp, #176]	; 0xb0
   17f7a:	992e      	ldr	r1, [sp, #184]	; 0xb8
   17f7c:	6003      	str	r3, [r0, #0]
   17f7e:	2900      	cmp	r1, #0
   17f80:	f000 81d4 	beq.w	1832c <_dtoa_r+0xbfc>
   17f84:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
   17f86:	9810      	ldr	r0, [sp, #64]	; 0x40
   17f88:	6015      	str	r5, [r2, #0]
   17f8a:	e412      	b.n	177b2 <_dtoa_r+0x82>
   17f8c:	2010      	movs	r0, #16
   17f8e:	f000 ffd5 	bl	18f3c <malloc>
   17f92:	60c6      	str	r6, [r0, #12]
   17f94:	6046      	str	r6, [r0, #4]
   17f96:	6086      	str	r6, [r0, #8]
   17f98:	6006      	str	r6, [r0, #0]
   17f9a:	4606      	mov	r6, r0
   17f9c:	6260      	str	r0, [r4, #36]	; 0x24
   17f9e:	f7ff bbd2 	b.w	17746 <_dtoa_r+0x16>
   17fa2:	980f      	ldr	r0, [sp, #60]	; 0x3c
   17fa4:	4271      	negs	r1, r6
   17fa6:	2200      	movs	r2, #0
   17fa8:	9115      	str	r1, [sp, #84]	; 0x54
   17faa:	1b80      	subs	r0, r0, r6
   17fac:	9217      	str	r2, [sp, #92]	; 0x5c
   17fae:	900f      	str	r0, [sp, #60]	; 0x3c
   17fb0:	e48a      	b.n	178c8 <_dtoa_r+0x198>
   17fb2:	2100      	movs	r1, #0
   17fb4:	3e01      	subs	r6, #1
   17fb6:	9118      	str	r1, [sp, #96]	; 0x60
   17fb8:	e472      	b.n	178a0 <_dtoa_r+0x170>
   17fba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
   17fbe:	f04f 0802 	mov.w	r8, #2
   17fc2:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
   17fc6:	e521      	b.n	17a0c <_dtoa_r+0x2dc>
   17fc8:	982a      	ldr	r0, [sp, #168]	; 0xa8
   17fca:	2801      	cmp	r0, #1
   17fcc:	f340 826c 	ble.w	184a8 <_dtoa_r+0xd78>
   17fd0:	9a08      	ldr	r2, [sp, #32]
   17fd2:	9815      	ldr	r0, [sp, #84]	; 0x54
   17fd4:	1e53      	subs	r3, r2, #1
   17fd6:	4298      	cmp	r0, r3
   17fd8:	f2c0 8258 	blt.w	1848c <_dtoa_r+0xd5c>
   17fdc:	1ac7      	subs	r7, r0, r3
   17fde:	9b08      	ldr	r3, [sp, #32]
   17fe0:	2b00      	cmp	r3, #0
   17fe2:	bfa8      	it	ge
   17fe4:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
   17fe6:	f2c0 8273 	blt.w	184d0 <_dtoa_r+0xda0>
   17fea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   17fec:	4620      	mov	r0, r4
   17fee:	2101      	movs	r1, #1
   17ff0:	449a      	add	sl, r3
   17ff2:	18d2      	adds	r2, r2, r3
   17ff4:	920f      	str	r2, [sp, #60]	; 0x3c
   17ff6:	f001 ff01 	bl	19dfc <__i2b>
   17ffa:	900c      	str	r0, [sp, #48]	; 0x30
   17ffc:	e708      	b.n	17e10 <_dtoa_r+0x6e0>
   17ffe:	9b08      	ldr	r3, [sp, #32]
   18000:	b973      	cbnz	r3, 18020 <_dtoa_r+0x8f0>
   18002:	f240 0300 	movw	r3, #0
   18006:	2200      	movs	r2, #0
   18008:	f2c4 0314 	movt	r3, #16404	; 0x4014
   1800c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   18010:	f7fc fcb8 	bl	14984 <__aeabi_dmul>
   18014:	4642      	mov	r2, r8
   18016:	464b      	mov	r3, r9
   18018:	f002 fd44 	bl	1aaa4 <__aeabi_dcmpge>
   1801c:	2800      	cmp	r0, #0
   1801e:	d06a      	beq.n	180f6 <_dtoa_r+0x9c6>
   18020:	2200      	movs	r2, #0
   18022:	9206      	str	r2, [sp, #24]
   18024:	920c      	str	r2, [sp, #48]	; 0x30
   18026:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   18028:	2700      	movs	r7, #0
   1802a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   1802e:	43de      	mvns	r6, r3
   18030:	9d10      	ldr	r5, [sp, #64]	; 0x40
   18032:	e781      	b.n	17f38 <_dtoa_r+0x808>
   18034:	2100      	movs	r1, #0
   18036:	9116      	str	r1, [sp, #88]	; 0x58
   18038:	982b      	ldr	r0, [sp, #172]	; 0xac
   1803a:	2800      	cmp	r0, #0
   1803c:	f340 819f 	ble.w	1837e <_dtoa_r+0xc4e>
   18040:	982b      	ldr	r0, [sp, #172]	; 0xac
   18042:	4601      	mov	r1, r0
   18044:	9011      	str	r0, [sp, #68]	; 0x44
   18046:	9008      	str	r0, [sp, #32]
   18048:	6a65      	ldr	r5, [r4, #36]	; 0x24
   1804a:	2200      	movs	r2, #0
   1804c:	2917      	cmp	r1, #23
   1804e:	606a      	str	r2, [r5, #4]
   18050:	f240 82ab 	bls.w	185aa <_dtoa_r+0xe7a>
   18054:	2304      	movs	r3, #4
   18056:	005b      	lsls	r3, r3, #1
   18058:	3201      	adds	r2, #1
   1805a:	f103 0014 	add.w	r0, r3, #20
   1805e:	4288      	cmp	r0, r1
   18060:	d9f9      	bls.n	18056 <_dtoa_r+0x926>
   18062:	9b08      	ldr	r3, [sp, #32]
   18064:	606a      	str	r2, [r5, #4]
   18066:	2b0e      	cmp	r3, #14
   18068:	bf8c      	ite	hi
   1806a:	2700      	movhi	r7, #0
   1806c:	f007 0701 	andls.w	r7, r7, #1
   18070:	e49d      	b.n	179ae <_dtoa_r+0x27e>
   18072:	2201      	movs	r2, #1
   18074:	9216      	str	r2, [sp, #88]	; 0x58
   18076:	9b2b      	ldr	r3, [sp, #172]	; 0xac
   18078:	18f3      	adds	r3, r6, r3
   1807a:	9311      	str	r3, [sp, #68]	; 0x44
   1807c:	1c59      	adds	r1, r3, #1
   1807e:	2900      	cmp	r1, #0
   18080:	bfc8      	it	gt
   18082:	9108      	strgt	r1, [sp, #32]
   18084:	dce0      	bgt.n	18048 <_dtoa_r+0x918>
   18086:	290e      	cmp	r1, #14
   18088:	bf8c      	ite	hi
   1808a:	2700      	movhi	r7, #0
   1808c:	f007 0701 	andls.w	r7, r7, #1
   18090:	9108      	str	r1, [sp, #32]
   18092:	e489      	b.n	179a8 <_dtoa_r+0x278>
   18094:	2301      	movs	r3, #1
   18096:	9316      	str	r3, [sp, #88]	; 0x58
   18098:	e7ce      	b.n	18038 <_dtoa_r+0x908>
   1809a:	2200      	movs	r2, #0
   1809c:	9216      	str	r2, [sp, #88]	; 0x58
   1809e:	e7ea      	b.n	18076 <_dtoa_r+0x946>
   180a0:	f04f 33ff 	mov.w	r3, #4294967295
   180a4:	2700      	movs	r7, #0
   180a6:	2001      	movs	r0, #1
   180a8:	9311      	str	r3, [sp, #68]	; 0x44
   180aa:	9016      	str	r0, [sp, #88]	; 0x58
   180ac:	9308      	str	r3, [sp, #32]
   180ae:	972b      	str	r7, [sp, #172]	; 0xac
   180b0:	e47a      	b.n	179a8 <_dtoa_r+0x278>
   180b2:	f1b8 0f00 	cmp.w	r8, #0
   180b6:	f47f aef2 	bne.w	17e9e <_dtoa_r+0x76e>
   180ba:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
   180be:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   180c2:	2b00      	cmp	r3, #0
   180c4:	f47f aeeb 	bne.w	17e9e <_dtoa_r+0x76e>
   180c8:	f240 0300 	movw	r3, #0
   180cc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   180d0:	ea09 0303 	and.w	r3, r9, r3
   180d4:	2b00      	cmp	r3, #0
   180d6:	f43f aee2 	beq.w	17e9e <_dtoa_r+0x76e>
   180da:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   180dc:	f10a 0a01 	add.w	sl, sl, #1
   180e0:	2701      	movs	r7, #1
   180e2:	3201      	adds	r2, #1
   180e4:	920f      	str	r2, [sp, #60]	; 0x3c
   180e6:	e6db      	b.n	17ea0 <_dtoa_r+0x770>
   180e8:	4635      	mov	r5, r6
   180ea:	465c      	mov	r4, fp
   180ec:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
   180ee:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
   180f2:	9612      	str	r6, [sp, #72]	; 0x48
   180f4:	e738      	b.n	17f68 <_dtoa_r+0x838>
   180f6:	2000      	movs	r0, #0
   180f8:	9006      	str	r0, [sp, #24]
   180fa:	900c      	str	r0, [sp, #48]	; 0x30
   180fc:	e714      	b.n	17f28 <_dtoa_r+0x7f8>
   180fe:	4639      	mov	r1, r7
   18100:	4620      	mov	r0, r4
   18102:	f001 fc4d 	bl	199a0 <_Bfree>
   18106:	e72a      	b.n	17f5e <_dtoa_r+0x82e>
   18108:	f1c3 0320 	rsb	r3, r3, #32
   1810c:	2b04      	cmp	r3, #4
   1810e:	f340 8254 	ble.w	185ba <_dtoa_r+0xe8a>
   18112:	990f      	ldr	r1, [sp, #60]	; 0x3c
   18114:	3b04      	subs	r3, #4
   18116:	449a      	add	sl, r3
   18118:	18ed      	adds	r5, r5, r3
   1811a:	18c9      	adds	r1, r1, r3
   1811c:	910f      	str	r1, [sp, #60]	; 0x3c
   1811e:	e6cf      	b.n	17ec0 <_dtoa_r+0x790>
   18120:	9916      	ldr	r1, [sp, #88]	; 0x58
   18122:	2900      	cmp	r1, #0
   18124:	f000 8131 	beq.w	1838a <_dtoa_r+0xc5a>
   18128:	2d00      	cmp	r5, #0
   1812a:	dd05      	ble.n	18138 <_dtoa_r+0xa08>
   1812c:	990c      	ldr	r1, [sp, #48]	; 0x30
   1812e:	462a      	mov	r2, r5
   18130:	4620      	mov	r0, r4
   18132:	f001 fd6b 	bl	19c0c <__lshift>
   18136:	900c      	str	r0, [sp, #48]	; 0x30
   18138:	2f00      	cmp	r7, #0
   1813a:	f040 81ea 	bne.w	18512 <_dtoa_r+0xde2>
   1813e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   18142:	9d10      	ldr	r5, [sp, #64]	; 0x40
   18144:	2301      	movs	r3, #1
   18146:	f008 0001 	and.w	r0, r8, #1
   1814a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
   1814c:	9011      	str	r0, [sp, #68]	; 0x44
   1814e:	950f      	str	r5, [sp, #60]	; 0x3c
   18150:	461d      	mov	r5, r3
   18152:	960c      	str	r6, [sp, #48]	; 0x30
   18154:	9906      	ldr	r1, [sp, #24]
   18156:	4658      	mov	r0, fp
   18158:	f7ff fa5a 	bl	17610 <quorem>
   1815c:	4639      	mov	r1, r7
   1815e:	3030      	adds	r0, #48	; 0x30
   18160:	900b      	str	r0, [sp, #44]	; 0x2c
   18162:	4658      	mov	r0, fp
   18164:	f001 fae2 	bl	1972c <__mcmp>
   18168:	9906      	ldr	r1, [sp, #24]
   1816a:	4652      	mov	r2, sl
   1816c:	4606      	mov	r6, r0
   1816e:	4620      	mov	r0, r4
   18170:	f001 fcd0 	bl	19b14 <__mdiff>
   18174:	68c3      	ldr	r3, [r0, #12]
   18176:	4680      	mov	r8, r0
   18178:	2b00      	cmp	r3, #0
   1817a:	d03d      	beq.n	181f8 <_dtoa_r+0xac8>
   1817c:	f04f 0901 	mov.w	r9, #1
   18180:	4641      	mov	r1, r8
   18182:	4620      	mov	r0, r4
   18184:	f001 fc0c 	bl	199a0 <_Bfree>
   18188:	992a      	ldr	r1, [sp, #168]	; 0xa8
   1818a:	ea59 0101 	orrs.w	r1, r9, r1
   1818e:	d103      	bne.n	18198 <_dtoa_r+0xa68>
   18190:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18192:	2a00      	cmp	r2, #0
   18194:	f000 81eb 	beq.w	1856e <_dtoa_r+0xe3e>
   18198:	2e00      	cmp	r6, #0
   1819a:	f2c0 819e 	blt.w	184da <_dtoa_r+0xdaa>
   1819e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
   181a0:	4332      	orrs	r2, r6
   181a2:	d103      	bne.n	181ac <_dtoa_r+0xa7c>
   181a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
   181a6:	2b00      	cmp	r3, #0
   181a8:	f000 8197 	beq.w	184da <_dtoa_r+0xdaa>
   181ac:	f1b9 0f00 	cmp.w	r9, #0
   181b0:	f300 81ce 	bgt.w	18550 <_dtoa_r+0xe20>
   181b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
   181b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   181b8:	f801 2b01 	strb.w	r2, [r1], #1
   181bc:	9b08      	ldr	r3, [sp, #32]
   181be:	910f      	str	r1, [sp, #60]	; 0x3c
   181c0:	429d      	cmp	r5, r3
   181c2:	f000 81c2 	beq.w	1854a <_dtoa_r+0xe1a>
   181c6:	4659      	mov	r1, fp
   181c8:	220a      	movs	r2, #10
   181ca:	2300      	movs	r3, #0
   181cc:	4620      	mov	r0, r4
   181ce:	f001 fe1f 	bl	19e10 <__multadd>
   181d2:	4557      	cmp	r7, sl
   181d4:	4639      	mov	r1, r7
   181d6:	4683      	mov	fp, r0
   181d8:	d014      	beq.n	18204 <_dtoa_r+0xad4>
   181da:	220a      	movs	r2, #10
   181dc:	2300      	movs	r3, #0
   181de:	4620      	mov	r0, r4
   181e0:	3501      	adds	r5, #1
   181e2:	f001 fe15 	bl	19e10 <__multadd>
   181e6:	4651      	mov	r1, sl
   181e8:	220a      	movs	r2, #10
   181ea:	2300      	movs	r3, #0
   181ec:	4607      	mov	r7, r0
   181ee:	4620      	mov	r0, r4
   181f0:	f001 fe0e 	bl	19e10 <__multadd>
   181f4:	4682      	mov	sl, r0
   181f6:	e7ad      	b.n	18154 <_dtoa_r+0xa24>
   181f8:	4658      	mov	r0, fp
   181fa:	4641      	mov	r1, r8
   181fc:	f001 fa96 	bl	1972c <__mcmp>
   18200:	4681      	mov	r9, r0
   18202:	e7bd      	b.n	18180 <_dtoa_r+0xa50>
   18204:	4620      	mov	r0, r4
   18206:	220a      	movs	r2, #10
   18208:	2300      	movs	r3, #0
   1820a:	3501      	adds	r5, #1
   1820c:	f001 fe00 	bl	19e10 <__multadd>
   18210:	4607      	mov	r7, r0
   18212:	4682      	mov	sl, r0
   18214:	e79e      	b.n	18154 <_dtoa_r+0xa24>
   18216:	9612      	str	r6, [sp, #72]	; 0x48
   18218:	f8dd c020 	ldr.w	ip, [sp, #32]
   1821c:	e459      	b.n	17ad2 <_dtoa_r+0x3a2>
   1821e:	4275      	negs	r5, r6
   18220:	2d00      	cmp	r5, #0
   18222:	f040 8101 	bne.w	18428 <_dtoa_r+0xcf8>
   18226:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1822a:	f04f 0802 	mov.w	r8, #2
   1822e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   18232:	e40c      	b.n	17a4e <_dtoa_r+0x31e>
   18234:	f24e 41f0 	movw	r1, #58608	; 0xe4f0
   18238:	4642      	mov	r2, r8
   1823a:	f2c0 0102 	movt	r1, #2
   1823e:	464b      	mov	r3, r9
   18240:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
   18244:	f8cd c00c 	str.w	ip, [sp, #12]
   18248:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1824a:	e951 0102 	ldrd	r0, r1, [r1, #-8]
   1824e:	f7fc fb99 	bl	14984 <__aeabi_dmul>
   18252:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
   18256:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1825a:	f002 fc37 	bl	1aacc <__aeabi_d2iz>
   1825e:	4607      	mov	r7, r0
   18260:	f7fc fb2a 	bl	148b8 <__aeabi_i2d>
   18264:	460b      	mov	r3, r1
   18266:	4602      	mov	r2, r0
   18268:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1826c:	f7fc f9d6 	bl	1461c <__aeabi_dsub>
   18270:	f107 0330 	add.w	r3, r7, #48	; 0x30
   18274:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   18278:	f805 3b01 	strb.w	r3, [r5], #1
   1827c:	f8dd c00c 	ldr.w	ip, [sp, #12]
   18280:	f1bc 0f01 	cmp.w	ip, #1
   18284:	d029      	beq.n	182da <_dtoa_r+0xbaa>
   18286:	46d1      	mov	r9, sl
   18288:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1828c:	46b2      	mov	sl, r6
   1828e:	9e10      	ldr	r6, [sp, #64]	; 0x40
   18290:	951c      	str	r5, [sp, #112]	; 0x70
   18292:	2701      	movs	r7, #1
   18294:	4665      	mov	r5, ip
   18296:	46a0      	mov	r8, r4
   18298:	f240 0300 	movw	r3, #0
   1829c:	2200      	movs	r2, #0
   1829e:	f2c4 0324 	movt	r3, #16420	; 0x4024
   182a2:	f7fc fb6f 	bl	14984 <__aeabi_dmul>
   182a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   182aa:	f002 fc0f 	bl	1aacc <__aeabi_d2iz>
   182ae:	4604      	mov	r4, r0
   182b0:	f7fc fb02 	bl	148b8 <__aeabi_i2d>
   182b4:	3430      	adds	r4, #48	; 0x30
   182b6:	4602      	mov	r2, r0
   182b8:	460b      	mov	r3, r1
   182ba:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   182be:	f7fc f9ad 	bl	1461c <__aeabi_dsub>
   182c2:	55f4      	strb	r4, [r6, r7]
   182c4:	3701      	adds	r7, #1
   182c6:	42af      	cmp	r7, r5
   182c8:	d1e6      	bne.n	18298 <_dtoa_r+0xb68>
   182ca:	9d1c      	ldr	r5, [sp, #112]	; 0x70
   182cc:	3f01      	subs	r7, #1
   182ce:	4656      	mov	r6, sl
   182d0:	4644      	mov	r4, r8
   182d2:	46ca      	mov	sl, r9
   182d4:	19ed      	adds	r5, r5, r7
   182d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   182da:	f240 0300 	movw	r3, #0
   182de:	2200      	movs	r2, #0
   182e0:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   182e4:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
   182e8:	f7fc f99a 	bl	14620 <__adddf3>
   182ec:	4602      	mov	r2, r0
   182ee:	460b      	mov	r3, r1
   182f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   182f4:	f002 fbe0 	bl	1aab8 <__aeabi_dcmpgt>
   182f8:	b9f0      	cbnz	r0, 18338 <_dtoa_r+0xc08>
   182fa:	f240 0100 	movw	r1, #0
   182fe:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
   18302:	2000      	movs	r0, #0
   18304:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   18308:	f7fc f988 	bl	1461c <__aeabi_dsub>
   1830c:	4602      	mov	r2, r0
   1830e:	460b      	mov	r3, r1
   18310:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   18314:	f002 fbb2 	bl	1aa7c <__aeabi_dcmplt>
   18318:	2800      	cmp	r0, #0
   1831a:	f43f acac 	beq.w	17c76 <_dtoa_r+0x546>
   1831e:	462b      	mov	r3, r5
   18320:	461d      	mov	r5, r3
   18322:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   18326:	2a30      	cmp	r2, #48	; 0x30
   18328:	d0fa      	beq.n	18320 <_dtoa_r+0xbf0>
   1832a:	e61d      	b.n	17f68 <_dtoa_r+0x838>
   1832c:	9810      	ldr	r0, [sp, #64]	; 0x40
   1832e:	f7ff ba40 	b.w	177b2 <_dtoa_r+0x82>
   18332:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   18336:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   18338:	9e12      	ldr	r6, [sp, #72]	; 0x48
   1833a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1833c:	e550      	b.n	17de0 <_dtoa_r+0x6b0>
   1833e:	4658      	mov	r0, fp
   18340:	9906      	ldr	r1, [sp, #24]
   18342:	f001 f9f3 	bl	1972c <__mcmp>
   18346:	2800      	cmp	r0, #0
   18348:	f6bf add0 	bge.w	17eec <_dtoa_r+0x7bc>
   1834c:	4659      	mov	r1, fp
   1834e:	4620      	mov	r0, r4
   18350:	220a      	movs	r2, #10
   18352:	2300      	movs	r3, #0
   18354:	f001 fd5c 	bl	19e10 <__multadd>
   18358:	9916      	ldr	r1, [sp, #88]	; 0x58
   1835a:	3e01      	subs	r6, #1
   1835c:	4683      	mov	fp, r0
   1835e:	2900      	cmp	r1, #0
   18360:	f040 8119 	bne.w	18596 <_dtoa_r+0xe66>
   18364:	9a11      	ldr	r2, [sp, #68]	; 0x44
   18366:	9208      	str	r2, [sp, #32]
   18368:	e5c0      	b.n	17eec <_dtoa_r+0x7bc>
   1836a:	9806      	ldr	r0, [sp, #24]
   1836c:	6903      	ldr	r3, [r0, #16]
   1836e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   18372:	6918      	ldr	r0, [r3, #16]
   18374:	f001 f988 	bl	19688 <__hi0bits>
   18378:	f1c0 0320 	rsb	r3, r0, #32
   1837c:	e595      	b.n	17eaa <_dtoa_r+0x77a>
   1837e:	2101      	movs	r1, #1
   18380:	9111      	str	r1, [sp, #68]	; 0x44
   18382:	9108      	str	r1, [sp, #32]
   18384:	912b      	str	r1, [sp, #172]	; 0xac
   18386:	f7ff bb0f 	b.w	179a8 <_dtoa_r+0x278>
   1838a:	9d10      	ldr	r5, [sp, #64]	; 0x40
   1838c:	46b1      	mov	r9, r6
   1838e:	9f16      	ldr	r7, [sp, #88]	; 0x58
   18390:	46aa      	mov	sl, r5
   18392:	f8dd 8018 	ldr.w	r8, [sp, #24]
   18396:	9e08      	ldr	r6, [sp, #32]
   18398:	e002      	b.n	183a0 <_dtoa_r+0xc70>
   1839a:	f001 fd39 	bl	19e10 <__multadd>
   1839e:	4683      	mov	fp, r0
   183a0:	4641      	mov	r1, r8
   183a2:	4658      	mov	r0, fp
   183a4:	f7ff f934 	bl	17610 <quorem>
   183a8:	3501      	adds	r5, #1
   183aa:	220a      	movs	r2, #10
   183ac:	2300      	movs	r3, #0
   183ae:	4659      	mov	r1, fp
   183b0:	f100 0c30 	add.w	ip, r0, #48	; 0x30
   183b4:	f80a c007 	strb.w	ip, [sl, r7]
   183b8:	3701      	adds	r7, #1
   183ba:	4620      	mov	r0, r4
   183bc:	42be      	cmp	r6, r7
   183be:	dcec      	bgt.n	1839a <_dtoa_r+0xc6a>
   183c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
   183c4:	464e      	mov	r6, r9
   183c6:	2700      	movs	r7, #0
   183c8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
   183cc:	4659      	mov	r1, fp
   183ce:	2201      	movs	r2, #1
   183d0:	4620      	mov	r0, r4
   183d2:	f001 fc1b 	bl	19c0c <__lshift>
   183d6:	9906      	ldr	r1, [sp, #24]
   183d8:	4683      	mov	fp, r0
   183da:	f001 f9a7 	bl	1972c <__mcmp>
   183de:	2800      	cmp	r0, #0
   183e0:	dd0f      	ble.n	18402 <_dtoa_r+0xcd2>
   183e2:	9910      	ldr	r1, [sp, #64]	; 0x40
   183e4:	e000      	b.n	183e8 <_dtoa_r+0xcb8>
   183e6:	461d      	mov	r5, r3
   183e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
   183ec:	1e6b      	subs	r3, r5, #1
   183ee:	2a39      	cmp	r2, #57	; 0x39
   183f0:	f040 808c 	bne.w	1850c <_dtoa_r+0xddc>
   183f4:	428b      	cmp	r3, r1
   183f6:	d1f6      	bne.n	183e6 <_dtoa_r+0xcb6>
   183f8:	9910      	ldr	r1, [sp, #64]	; 0x40
   183fa:	2331      	movs	r3, #49	; 0x31
   183fc:	3601      	adds	r6, #1
   183fe:	700b      	strb	r3, [r1, #0]
   18400:	e59a      	b.n	17f38 <_dtoa_r+0x808>
   18402:	d103      	bne.n	1840c <_dtoa_r+0xcdc>
   18404:	980b      	ldr	r0, [sp, #44]	; 0x2c
   18406:	f010 0f01 	tst.w	r0, #1
   1840a:	d1ea      	bne.n	183e2 <_dtoa_r+0xcb2>
   1840c:	462b      	mov	r3, r5
   1840e:	461d      	mov	r5, r3
   18410:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
   18414:	2a30      	cmp	r2, #48	; 0x30
   18416:	d0fa      	beq.n	1840e <_dtoa_r+0xcde>
   18418:	e58e      	b.n	17f38 <_dtoa_r+0x808>
   1841a:	4659      	mov	r1, fp
   1841c:	9a15      	ldr	r2, [sp, #84]	; 0x54
   1841e:	4620      	mov	r0, r4
   18420:	f001 fd3a 	bl	19e98 <__pow5mult>
   18424:	4683      	mov	fp, r0
   18426:	e528      	b.n	17e7a <_dtoa_r+0x74a>
   18428:	f005 030f 	and.w	r3, r5, #15
   1842c:	f24e 42f0 	movw	r2, #58608	; 0xe4f0
   18430:	f2c0 0202 	movt	r2, #2
   18434:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   18438:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
   1843c:	e9d3 2300 	ldrd	r2, r3, [r3]
   18440:	f7fc faa0 	bl	14984 <__aeabi_dmul>
   18444:	112d      	asrs	r5, r5, #4
   18446:	bf08      	it	eq
   18448:	f04f 0802 	moveq.w	r8, #2
   1844c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   18450:	f43f aafd 	beq.w	17a4e <_dtoa_r+0x31e>
   18454:	f24e 57c8 	movw	r7, #58824	; 0xe5c8
   18458:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1845c:	f04f 0802 	mov.w	r8, #2
   18460:	f2c0 0702 	movt	r7, #2
   18464:	f015 0f01 	tst.w	r5, #1
   18468:	4610      	mov	r0, r2
   1846a:	4619      	mov	r1, r3
   1846c:	d007      	beq.n	1847e <_dtoa_r+0xd4e>
   1846e:	e9d7 2300 	ldrd	r2, r3, [r7]
   18472:	f108 0801 	add.w	r8, r8, #1
   18476:	f7fc fa85 	bl	14984 <__aeabi_dmul>
   1847a:	4602      	mov	r2, r0
   1847c:	460b      	mov	r3, r1
   1847e:	3708      	adds	r7, #8
   18480:	106d      	asrs	r5, r5, #1
   18482:	d1ef      	bne.n	18464 <_dtoa_r+0xd34>
   18484:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   18488:	f7ff bae1 	b.w	17a4e <_dtoa_r+0x31e>
   1848c:	9915      	ldr	r1, [sp, #84]	; 0x54
   1848e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
   18490:	1a5b      	subs	r3, r3, r1
   18492:	18c9      	adds	r1, r1, r3
   18494:	18d2      	adds	r2, r2, r3
   18496:	9115      	str	r1, [sp, #84]	; 0x54
   18498:	9217      	str	r2, [sp, #92]	; 0x5c
   1849a:	e5a0      	b.n	17fde <_dtoa_r+0x8ae>
   1849c:	4659      	mov	r1, fp
   1849e:	4620      	mov	r0, r4
   184a0:	f001 fcfa 	bl	19e98 <__pow5mult>
   184a4:	4683      	mov	fp, r0
   184a6:	e4e8      	b.n	17e7a <_dtoa_r+0x74a>
   184a8:	9919      	ldr	r1, [sp, #100]	; 0x64
   184aa:	2900      	cmp	r1, #0
   184ac:	d047      	beq.n	1853e <_dtoa_r+0xe0e>
   184ae:	f503 6386 	add.w	r3, r3, #1072	; 0x430
   184b2:	9f15      	ldr	r7, [sp, #84]	; 0x54
   184b4:	3303      	adds	r3, #3
   184b6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   184b8:	e597      	b.n	17fea <_dtoa_r+0x8ba>
   184ba:	3201      	adds	r2, #1
   184bc:	b2d2      	uxtb	r2, r2
   184be:	e49d      	b.n	17dfc <_dtoa_r+0x6cc>
   184c0:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
   184c4:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
   184c8:	9e1d      	ldr	r6, [sp, #116]	; 0x74
   184ca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
   184cc:	f7ff bbd3 	b.w	17c76 <_dtoa_r+0x546>
   184d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
   184d2:	2300      	movs	r3, #0
   184d4:	9808      	ldr	r0, [sp, #32]
   184d6:	1a0d      	subs	r5, r1, r0
   184d8:	e587      	b.n	17fea <_dtoa_r+0x8ba>
   184da:	f1b9 0f00 	cmp.w	r9, #0
   184de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   184e0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   184e2:	dd0f      	ble.n	18504 <_dtoa_r+0xdd4>
   184e4:	4659      	mov	r1, fp
   184e6:	2201      	movs	r2, #1
   184e8:	4620      	mov	r0, r4
   184ea:	f001 fb8f 	bl	19c0c <__lshift>
   184ee:	9906      	ldr	r1, [sp, #24]
   184f0:	4683      	mov	fp, r0
   184f2:	f001 f91b 	bl	1972c <__mcmp>
   184f6:	2800      	cmp	r0, #0
   184f8:	dd47      	ble.n	1858a <_dtoa_r+0xe5a>
   184fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
   184fc:	2939      	cmp	r1, #57	; 0x39
   184fe:	d031      	beq.n	18564 <_dtoa_r+0xe34>
   18500:	3101      	adds	r1, #1
   18502:	910b      	str	r1, [sp, #44]	; 0x2c
   18504:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
   18506:	f805 2b01 	strb.w	r2, [r5], #1
   1850a:	e515      	b.n	17f38 <_dtoa_r+0x808>
   1850c:	3201      	adds	r2, #1
   1850e:	701a      	strb	r2, [r3, #0]
   18510:	e512      	b.n	17f38 <_dtoa_r+0x808>
   18512:	9a0c      	ldr	r2, [sp, #48]	; 0x30
   18514:	4620      	mov	r0, r4
   18516:	6851      	ldr	r1, [r2, #4]
   18518:	f001 fa5e 	bl	199d8 <_Balloc>
   1851c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   1851e:	f103 010c 	add.w	r1, r3, #12
   18522:	691a      	ldr	r2, [r3, #16]
   18524:	3202      	adds	r2, #2
   18526:	0092      	lsls	r2, r2, #2
   18528:	4605      	mov	r5, r0
   1852a:	300c      	adds	r0, #12
   1852c:	f7fc ff7a 	bl	15424 <memcpy>
   18530:	4620      	mov	r0, r4
   18532:	4629      	mov	r1, r5
   18534:	2201      	movs	r2, #1
   18536:	f001 fb69 	bl	19c0c <__lshift>
   1853a:	4682      	mov	sl, r0
   1853c:	e601      	b.n	18142 <_dtoa_r+0xa12>
   1853e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
   18540:	9f15      	ldr	r7, [sp, #84]	; 0x54
   18542:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   18544:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
   18548:	e54f      	b.n	17fea <_dtoa_r+0x8ba>
   1854a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   1854c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   1854e:	e73d      	b.n	183cc <_dtoa_r+0xc9c>
   18550:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
   18552:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   18554:	2b39      	cmp	r3, #57	; 0x39
   18556:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   18558:	d004      	beq.n	18564 <_dtoa_r+0xe34>
   1855a:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1855c:	1c43      	adds	r3, r0, #1
   1855e:	f805 3b01 	strb.w	r3, [r5], #1
   18562:	e4e9      	b.n	17f38 <_dtoa_r+0x808>
   18564:	2339      	movs	r3, #57	; 0x39
   18566:	f805 3b01 	strb.w	r3, [r5], #1
   1856a:	9910      	ldr	r1, [sp, #64]	; 0x40
   1856c:	e73c      	b.n	183e8 <_dtoa_r+0xcb8>
   1856e:	980b      	ldr	r0, [sp, #44]	; 0x2c
   18570:	4633      	mov	r3, r6
   18572:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
   18574:	2839      	cmp	r0, #57	; 0x39
   18576:	9e0c      	ldr	r6, [sp, #48]	; 0x30
   18578:	d0f4      	beq.n	18564 <_dtoa_r+0xe34>
   1857a:	2b00      	cmp	r3, #0
   1857c:	dd01      	ble.n	18582 <_dtoa_r+0xe52>
   1857e:	3001      	adds	r0, #1
   18580:	900b      	str	r0, [sp, #44]	; 0x2c
   18582:	990b      	ldr	r1, [sp, #44]	; 0x2c
   18584:	f805 1b01 	strb.w	r1, [r5], #1
   18588:	e4d6      	b.n	17f38 <_dtoa_r+0x808>
   1858a:	d1bb      	bne.n	18504 <_dtoa_r+0xdd4>
   1858c:	980b      	ldr	r0, [sp, #44]	; 0x2c
   1858e:	f010 0f01 	tst.w	r0, #1
   18592:	d0b7      	beq.n	18504 <_dtoa_r+0xdd4>
   18594:	e7b1      	b.n	184fa <_dtoa_r+0xdca>
   18596:	2300      	movs	r3, #0
   18598:	990c      	ldr	r1, [sp, #48]	; 0x30
   1859a:	4620      	mov	r0, r4
   1859c:	220a      	movs	r2, #10
   1859e:	f001 fc37 	bl	19e10 <__multadd>
   185a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
   185a4:	9308      	str	r3, [sp, #32]
   185a6:	900c      	str	r0, [sp, #48]	; 0x30
   185a8:	e4a0      	b.n	17eec <_dtoa_r+0x7bc>
   185aa:	9908      	ldr	r1, [sp, #32]
   185ac:	290e      	cmp	r1, #14
   185ae:	bf8c      	ite	hi
   185b0:	2700      	movhi	r7, #0
   185b2:	f007 0701 	andls.w	r7, r7, #1
   185b6:	f7ff b9fa 	b.w	179ae <_dtoa_r+0x27e>
   185ba:	f43f ac81 	beq.w	17ec0 <_dtoa_r+0x790>
   185be:	331c      	adds	r3, #28
   185c0:	e479      	b.n	17eb6 <_dtoa_r+0x786>
   185c2:	2701      	movs	r7, #1
   185c4:	f7ff b98a 	b.w	178dc <_dtoa_r+0x1ac>

000185c8 <print_e>:
   185c8:	b5f0      	push	{r4, r5, r6, r7, lr}
   185ca:	b08b      	sub	sp, #44	; 0x2c
   185cc:	460e      	mov	r6, r1
   185ce:	2102      	movs	r1, #2
   185d0:	9c10      	ldr	r4, [sp, #64]	; 0x40
   185d2:	9100      	str	r1, [sp, #0]
   185d4:	9f12      	ldr	r7, [sp, #72]	; 0x48
   185d6:	1c61      	adds	r1, r4, #1
   185d8:	f89d 5044 	ldrb.w	r5, [sp, #68]	; 0x44
   185dc:	9101      	str	r1, [sp, #4]
   185de:	a907      	add	r1, sp, #28
   185e0:	9102      	str	r1, [sp, #8]
   185e2:	a909      	add	r1, sp, #36	; 0x24
   185e4:	9103      	str	r1, [sp, #12]
   185e6:	a908      	add	r1, sp, #32
   185e8:	9104      	str	r1, [sp, #16]
   185ea:	f7ff f8a1 	bl	17730 <_dtoa_r>
   185ee:	f242 730f 	movw	r3, #9999	; 0x270f
   185f2:	4601      	mov	r1, r0
   185f4:	9807      	ldr	r0, [sp, #28]
   185f6:	4298      	cmp	r0, r3
   185f8:	d079      	beq.n	186ee <print_e+0x126>
   185fa:	780a      	ldrb	r2, [r1, #0]
   185fc:	4633      	mov	r3, r6
   185fe:	4327      	orrs	r7, r4
   18600:	bf08      	it	eq
   18602:	463c      	moveq	r4, r7
   18604:	f803 2b01 	strb.w	r2, [r3], #1
   18608:	d020      	beq.n	1864c <print_e+0x84>
   1860a:	222e      	movs	r2, #46	; 0x2e
   1860c:	7072      	strb	r2, [r6, #1]
   1860e:	784a      	ldrb	r2, [r1, #1]
   18610:	2c00      	cmp	r4, #0
   18612:	bfd4      	ite	le
   18614:	2700      	movle	r7, #0
   18616:	2701      	movgt	r7, #1
   18618:	3301      	adds	r3, #1
   1861a:	2a00      	cmp	r2, #0
   1861c:	bf0c      	ite	eq
   1861e:	2700      	moveq	r7, #0
   18620:	f007 0701 	andne.w	r7, r7, #1
   18624:	b197      	cbz	r7, 1864c <print_e+0x84>
   18626:	3603      	adds	r6, #3
   18628:	f806 2c01 	strb.w	r2, [r6, #-1]
   1862c:	3c01      	subs	r4, #1
   1862e:	788a      	ldrb	r2, [r1, #2]
   18630:	4633      	mov	r3, r6
   18632:	3101      	adds	r1, #1
   18634:	3601      	adds	r6, #1
   18636:	1e10      	subs	r0, r2, #0
   18638:	bf18      	it	ne
   1863a:	2001      	movne	r0, #1
   1863c:	2c00      	cmp	r4, #0
   1863e:	bfd4      	ite	le
   18640:	2000      	movle	r0, #0
   18642:	f000 0001 	andgt.w	r0, r0, #1
   18646:	2800      	cmp	r0, #0
   18648:	d1ee      	bne.n	18628 <print_e+0x60>
   1864a:	9807      	ldr	r0, [sp, #28]
   1864c:	2d67      	cmp	r5, #103	; 0x67
   1864e:	d040      	beq.n	186d2 <print_e+0x10a>
   18650:	2d47      	cmp	r5, #71	; 0x47
   18652:	d04a      	beq.n	186ea <print_e+0x122>
   18654:	2c00      	cmp	r4, #0
   18656:	dd06      	ble.n	18666 <print_e+0x9e>
   18658:	2200      	movs	r2, #0
   1865a:	2130      	movs	r1, #48	; 0x30
   1865c:	5499      	strb	r1, [r3, r2]
   1865e:	3201      	adds	r2, #1
   18660:	42a2      	cmp	r2, r4
   18662:	d1fb      	bne.n	1865c <print_e+0x94>
   18664:	189b      	adds	r3, r3, r2
   18666:	461c      	mov	r4, r3
   18668:	3801      	subs	r0, #1
   1866a:	f804 5b01 	strb.w	r5, [r4], #1
   1866e:	d436      	bmi.n	186de <print_e+0x116>
   18670:	3401      	adds	r4, #1
   18672:	4602      	mov	r2, r0
   18674:	212b      	movs	r1, #43	; 0x2b
   18676:	7059      	strb	r1, [r3, #1]
   18678:	2a63      	cmp	r2, #99	; 0x63
   1867a:	dd11      	ble.n	186a0 <print_e+0xd8>
   1867c:	f248 531f 	movw	r3, #34079	; 0x851f
   18680:	17d1      	asrs	r1, r2, #31
   18682:	f2c5 13eb 	movt	r3, #20971	; 0x51eb
   18686:	fb83 5302 	smull	r5, r3, r3, r2
   1868a:	ebc1 1363 	rsb	r3, r1, r3, asr #5
   1868e:	f103 0230 	add.w	r2, r3, #48	; 0x30
   18692:	f804 2b01 	strb.w	r2, [r4], #1
   18696:	f06f 0263 	mvn.w	r2, #99	; 0x63
   1869a:	fb02 0203 	mla	r2, r2, r3, r0
   1869e:	4610      	mov	r0, r2
   186a0:	f246 6167 	movw	r1, #26215	; 0x6667
   186a4:	ea4f 7ce2 	mov.w	ip, r2, asr #31
   186a8:	f2c6 6166 	movt	r1, #26214	; 0x6666
   186ac:	4623      	mov	r3, r4
   186ae:	fb81 5202 	smull	r5, r2, r1, r2
   186b2:	ebcc 02a2 	rsb	r2, ip, r2, asr #2
   186b6:	f102 0130 	add.w	r1, r2, #48	; 0x30
   186ba:	f803 1b01 	strb.w	r1, [r3], #1
   186be:	f06f 0109 	mvn.w	r1, #9
   186c2:	fb01 0202 	mla	r2, r1, r2, r0
   186c6:	3230      	adds	r2, #48	; 0x30
   186c8:	7062      	strb	r2, [r4, #1]
   186ca:	2200      	movs	r2, #0
   186cc:	705a      	strb	r2, [r3, #1]
   186ce:	b00b      	add	sp, #44	; 0x2c
   186d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
   186d2:	2565      	movs	r5, #101	; 0x65
   186d4:	461c      	mov	r4, r3
   186d6:	3801      	subs	r0, #1
   186d8:	f804 5b01 	strb.w	r5, [r4], #1
   186dc:	d5c8      	bpl.n	18670 <print_e+0xa8>
   186de:	4242      	negs	r2, r0
   186e0:	212d      	movs	r1, #45	; 0x2d
   186e2:	3401      	adds	r4, #1
   186e4:	7059      	strb	r1, [r3, #1]
   186e6:	4610      	mov	r0, r2
   186e8:	e7c6      	b.n	18678 <print_e+0xb0>
   186ea:	2545      	movs	r5, #69	; 0x45
   186ec:	e7bb      	b.n	18666 <print_e+0x9e>
   186ee:	4630      	mov	r0, r6
   186f0:	f7fd f8e2 	bl	158b8 <strcpy>
   186f4:	e7eb      	b.n	186ce <print_e+0x106>
   186f6:	bf00      	nop

000186f8 <_gcvt>:
   186f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   186fc:	4616      	mov	r6, r2
   186fe:	b08b      	sub	sp, #44	; 0x2c
   18700:	461d      	mov	r5, r3
   18702:	4680      	mov	r8, r0
   18704:	469b      	mov	fp, r3
   18706:	2200      	movs	r2, #0
   18708:	2300      	movs	r3, #0
   1870a:	4630      	mov	r0, r6
   1870c:	4629      	mov	r1, r5
   1870e:	9c14      	ldr	r4, [sp, #80]	; 0x50
   18710:	9f15      	ldr	r7, [sp, #84]	; 0x54
   18712:	f8dd 905c 	ldr.w	r9, [sp, #92]	; 0x5c
   18716:	f89d a058 	ldrb.w	sl, [sp, #88]	; 0x58
   1871a:	f002 f9af 	bl	1aa7c <__aeabi_dcmplt>
   1871e:	b108      	cbz	r0, 18724 <_gcvt+0x2c>
   18720:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
   18724:	4630      	mov	r0, r6
   18726:	2200      	movs	r2, #0
   18728:	2300      	movs	r3, #0
   1872a:	4629      	mov	r1, r5
   1872c:	f002 f99c 	bl	1aa68 <__aeabi_dcmpeq>
   18730:	2800      	cmp	r0, #0
   18732:	f040 80c5 	bne.w	188c0 <_gcvt+0x1c8>
   18736:	4630      	mov	r0, r6
   18738:	a36f      	add	r3, pc, #444	; (adr r3, 188f8 <_gcvt+0x200>)
   1873a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1873e:	4629      	mov	r1, r5
   18740:	f002 f9a6 	bl	1aa90 <__aeabi_dcmple>
   18744:	2800      	cmp	r0, #0
   18746:	f040 80ab 	bne.w	188a0 <_gcvt+0x1a8>
   1874a:	4620      	mov	r0, r4
   1874c:	f001 f8b8 	bl	198c0 <_mprec_log10>
   18750:	4632      	mov	r2, r6
   18752:	462b      	mov	r3, r5
   18754:	f002 f99c 	bl	1aa90 <__aeabi_dcmple>
   18758:	2800      	cmp	r0, #0
   1875a:	f040 80a1 	bne.w	188a0 <_gcvt+0x1a8>
   1875e:	f240 0300 	movw	r3, #0
   18762:	4630      	mov	r0, r6
   18764:	2200      	movs	r2, #0
   18766:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1876a:	4629      	mov	r1, r5
   1876c:	f002 f986 	bl	1aa7c <__aeabi_dcmplt>
   18770:	2800      	cmp	r0, #0
   18772:	f040 80aa 	bne.w	188ca <_gcvt+0x1d2>
   18776:	4632      	mov	r2, r6
   18778:	4640      	mov	r0, r8
   1877a:	462b      	mov	r3, r5
   1877c:	2102      	movs	r1, #2
   1877e:	9401      	str	r4, [sp, #4]
   18780:	9100      	str	r1, [sp, #0]
   18782:	a909      	add	r1, sp, #36	; 0x24
   18784:	9102      	str	r1, [sp, #8]
   18786:	a908      	add	r1, sp, #32
   18788:	9103      	str	r1, [sp, #12]
   1878a:	a907      	add	r1, sp, #28
   1878c:	9104      	str	r1, [sp, #16]
   1878e:	f7fe ffcf 	bl	17730 <_dtoa_r>
   18792:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18794:	f242 730f 	movw	r3, #9999	; 0x270f
   18798:	429a      	cmp	r2, r3
   1879a:	f000 80a1 	beq.w	188e0 <_gcvt+0x1e8>
   1879e:	7805      	ldrb	r5, [r0, #0]
   187a0:	2d00      	cmp	r5, #0
   187a2:	f000 80a2 	beq.w	188ea <_gcvt+0x1f2>
   187a6:	2a00      	cmp	r2, #0
   187a8:	bfc8      	it	gt
   187aa:	463b      	movgt	r3, r7
   187ac:	dc02      	bgt.n	187b4 <_gcvt+0xbc>
   187ae:	e09e      	b.n	188ee <_gcvt+0x1f6>
   187b0:	2a00      	cmp	r2, #0
   187b2:	dd25      	ble.n	18800 <_gcvt+0x108>
   187b4:	f803 5b01 	strb.w	r5, [r3], #1
   187b8:	3c01      	subs	r4, #1
   187ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
   187bc:	3a01      	subs	r2, #1
   187be:	9209      	str	r2, [sp, #36]	; 0x24
   187c0:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   187c4:	2d00      	cmp	r5, #0
   187c6:	d1f3      	bne.n	187b0 <_gcvt+0xb8>
   187c8:	2a00      	cmp	r2, #0
   187ca:	bfd4      	ite	le
   187cc:	2200      	movle	r2, #0
   187ce:	2201      	movgt	r2, #1
   187d0:	2c00      	cmp	r4, #0
   187d2:	bfd4      	ite	le
   187d4:	2200      	movle	r2, #0
   187d6:	f002 0201 	andgt.w	r2, r2, #1
   187da:	b18a      	cbz	r2, 18800 <_gcvt+0x108>
   187dc:	2130      	movs	r1, #48	; 0x30
   187de:	f803 1b01 	strb.w	r1, [r3], #1
   187e2:	3c01      	subs	r4, #1
   187e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
   187e6:	3a01      	subs	r2, #1
   187e8:	9209      	str	r2, [sp, #36]	; 0x24
   187ea:	2a00      	cmp	r2, #0
   187ec:	bfd4      	ite	le
   187ee:	2200      	movle	r2, #0
   187f0:	2201      	movgt	r2, #1
   187f2:	2c00      	cmp	r4, #0
   187f4:	bfd4      	ite	le
   187f6:	2200      	movle	r2, #0
   187f8:	f002 0201 	andgt.w	r2, r2, #1
   187fc:	2a00      	cmp	r2, #0
   187fe:	d1ee      	bne.n	187de <_gcvt+0xe6>
   18800:	f1b9 0f00 	cmp.w	r9, #0
   18804:	d102      	bne.n	1880c <_gcvt+0x114>
   18806:	7802      	ldrb	r2, [r0, #0]
   18808:	2a00      	cmp	r2, #0
   1880a:	d046      	beq.n	1889a <_gcvt+0x1a2>
   1880c:	42bb      	cmp	r3, r7
   1880e:	bf18      	it	ne
   18810:	461a      	movne	r2, r3
   18812:	d060      	beq.n	188d6 <_gcvt+0x1de>
   18814:	4613      	mov	r3, r2
   18816:	212e      	movs	r1, #46	; 0x2e
   18818:	2c00      	cmp	r4, #0
   1881a:	bfd4      	ite	le
   1881c:	f04f 0c00 	movle.w	ip, #0
   18820:	f04f 0c01 	movgt.w	ip, #1
   18824:	f803 1b01 	strb.w	r1, [r3], #1
   18828:	9909      	ldr	r1, [sp, #36]	; 0x24
   1882a:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   1882e:	d012      	beq.n	18856 <_gcvt+0x15e>
   18830:	3202      	adds	r2, #2
   18832:	2530      	movs	r5, #48	; 0x30
   18834:	f802 5c01 	strb.w	r5, [r2, #-1]
   18838:	3c01      	subs	r4, #1
   1883a:	9909      	ldr	r1, [sp, #36]	; 0x24
   1883c:	2c00      	cmp	r4, #0
   1883e:	bfd4      	ite	le
   18840:	f04f 0c00 	movle.w	ip, #0
   18844:	f04f 0c01 	movgt.w	ip, #1
   18848:	4613      	mov	r3, r2
   1884a:	3201      	adds	r2, #1
   1884c:	3101      	adds	r1, #1
   1884e:	9109      	str	r1, [sp, #36]	; 0x24
   18850:	ea1c 71d1 	ands.w	r1, ip, r1, lsr #31
   18854:	d1ee      	bne.n	18834 <_gcvt+0x13c>
   18856:	7802      	ldrb	r2, [r0, #0]
   18858:	2a00      	cmp	r2, #0
   1885a:	bf0c      	ite	eq
   1885c:	2100      	moveq	r1, #0
   1885e:	f00c 0101 	andne.w	r1, ip, #1
   18862:	b171      	cbz	r1, 18882 <_gcvt+0x18a>
   18864:	f803 2b01 	strb.w	r2, [r3], #1
   18868:	3c01      	subs	r4, #1
   1886a:	f810 2f01 	ldrb.w	r2, [r0, #1]!
   1886e:	1e11      	subs	r1, r2, #0
   18870:	bf18      	it	ne
   18872:	2101      	movne	r1, #1
   18874:	2c00      	cmp	r4, #0
   18876:	bfd4      	ite	le
   18878:	2100      	movle	r1, #0
   1887a:	f001 0101 	andgt.w	r1, r1, #1
   1887e:	2900      	cmp	r1, #0
   18880:	d1f0      	bne.n	18864 <_gcvt+0x16c>
   18882:	f1b9 0f00 	cmp.w	r9, #0
   18886:	d008      	beq.n	1889a <_gcvt+0x1a2>
   18888:	2c00      	cmp	r4, #0
   1888a:	dd06      	ble.n	1889a <_gcvt+0x1a2>
   1888c:	2200      	movs	r2, #0
   1888e:	2130      	movs	r1, #48	; 0x30
   18890:	5499      	strb	r1, [r3, r2]
   18892:	3201      	adds	r2, #1
   18894:	42a2      	cmp	r2, r4
   18896:	d1fb      	bne.n	18890 <_gcvt+0x198>
   18898:	189b      	adds	r3, r3, r2
   1889a:	2200      	movs	r2, #0
   1889c:	701a      	strb	r2, [r3, #0]
   1889e:	e00b      	b.n	188b8 <_gcvt+0x1c0>
   188a0:	4632      	mov	r2, r6
   188a2:	4640      	mov	r0, r8
   188a4:	462b      	mov	r3, r5
   188a6:	4639      	mov	r1, r7
   188a8:	3c01      	subs	r4, #1
   188aa:	f8cd a004 	str.w	sl, [sp, #4]
   188ae:	f8cd 9008 	str.w	r9, [sp, #8]
   188b2:	9400      	str	r4, [sp, #0]
   188b4:	f7ff fe88 	bl	185c8 <print_e>
   188b8:	4638      	mov	r0, r7
   188ba:	b00b      	add	sp, #44	; 0x2c
   188bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   188c0:	2330      	movs	r3, #48	; 0x30
   188c2:	703b      	strb	r3, [r7, #0]
   188c4:	2300      	movs	r3, #0
   188c6:	707b      	strb	r3, [r7, #1]
   188c8:	e7f6      	b.n	188b8 <_gcvt+0x1c0>
   188ca:	4632      	mov	r2, r6
   188cc:	4640      	mov	r0, r8
   188ce:	462b      	mov	r3, r5
   188d0:	9401      	str	r4, [sp, #4]
   188d2:	2103      	movs	r1, #3
   188d4:	e754      	b.n	18780 <_gcvt+0x88>
   188d6:	463a      	mov	r2, r7
   188d8:	2330      	movs	r3, #48	; 0x30
   188da:	f802 3b01 	strb.w	r3, [r2], #1
   188de:	e799      	b.n	18814 <_gcvt+0x11c>
   188e0:	4601      	mov	r1, r0
   188e2:	4638      	mov	r0, r7
   188e4:	f7fc ffe8 	bl	158b8 <strcpy>
   188e8:	e7e6      	b.n	188b8 <_gcvt+0x1c0>
   188ea:	463b      	mov	r3, r7
   188ec:	e76c      	b.n	187c8 <_gcvt+0xd0>
   188ee:	463b      	mov	r3, r7
   188f0:	e786      	b.n	18800 <_gcvt+0x108>
   188f2:	bf00      	nop
   188f4:	f3af 8000 	nop.w
   188f8:	eb1c432d 	.word	0xeb1c432d
   188fc:	3f1a36e2 	.word	0x3f1a36e2

00018900 <ecvtbuf>:
   18900:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   18904:	b08b      	sub	sp, #44	; 0x2c
   18906:	4615      	mov	r5, r2
   18908:	461e      	mov	r6, r3
   1890a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
   1890c:	4680      	mov	r8, r0
   1890e:	4689      	mov	r9, r1
   18910:	2c00      	cmp	r4, #0
   18912:	d033      	beq.n	1897c <ecvtbuf+0x7c>
   18914:	f240 130c 	movw	r3, #268	; 0x10c
   18918:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1891c:	6818      	ldr	r0, [r3, #0]
   1891e:	9912      	ldr	r1, [sp, #72]	; 0x48
   18920:	464b      	mov	r3, r9
   18922:	4642      	mov	r2, r8
   18924:	9602      	str	r6, [sp, #8]
   18926:	9501      	str	r5, [sp, #4]
   18928:	9103      	str	r1, [sp, #12]
   1892a:	2102      	movs	r1, #2
   1892c:	9100      	str	r1, [sp, #0]
   1892e:	a909      	add	r1, sp, #36	; 0x24
   18930:	9104      	str	r1, [sp, #16]
   18932:	f7fe fefd 	bl	17730 <_dtoa_r>
   18936:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18938:	4298      	cmp	r0, r3
   1893a:	d237      	bcs.n	189ac <ecvtbuf+0xac>
   1893c:	4602      	mov	r2, r0
   1893e:	4621      	mov	r1, r4
   18940:	2300      	movs	r3, #0
   18942:	f810 c003 	ldrb.w	ip, [r0, r3]
   18946:	3201      	adds	r2, #1
   18948:	3101      	adds	r1, #1
   1894a:	f804 c003 	strb.w	ip, [r4, r3]
   1894e:	3301      	adds	r3, #1
   18950:	9e09      	ldr	r6, [sp, #36]	; 0x24
   18952:	4296      	cmp	r6, r2
   18954:	d8f5      	bhi.n	18942 <ecvtbuf+0x42>
   18956:	429d      	cmp	r5, r3
   18958:	dd0a      	ble.n	18970 <ecvtbuf+0x70>
   1895a:	2200      	movs	r2, #0
   1895c:	f04f 0c30 	mov.w	ip, #48	; 0x30
   18960:	f801 c002 	strb.w	ip, [r1, r2]
   18964:	3201      	adds	r2, #1
   18966:	18d0      	adds	r0, r2, r3
   18968:	4285      	cmp	r5, r0
   1896a:	dcf9      	bgt.n	18960 <ecvtbuf+0x60>
   1896c:	1aed      	subs	r5, r5, r3
   1896e:	1949      	adds	r1, r1, r5
   18970:	2300      	movs	r3, #0
   18972:	700b      	strb	r3, [r1, #0]
   18974:	4620      	mov	r0, r4
   18976:	b00b      	add	sp, #44	; 0x2c
   18978:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1897c:	f240 170c 	movw	r7, #268	; 0x10c
   18980:	f2c2 0700 	movt	r7, #8192	; 0x2000
   18984:	6838      	ldr	r0, [r7, #0]
   18986:	6b03      	ldr	r3, [r0, #48]	; 0x30
   18988:	4293      	cmp	r3, r2
   1898a:	bfc8      	it	gt
   1898c:	6b44      	ldrgt	r4, [r0, #52]	; 0x34
   1898e:	dcc6      	bgt.n	1891e <ecvtbuf+0x1e>
   18990:	1c53      	adds	r3, r2, #1
   18992:	6b41      	ldr	r1, [r0, #52]	; 0x34
   18994:	461a      	mov	r2, r3
   18996:	9307      	str	r3, [sp, #28]
   18998:	f001 fb22 	bl	19fe0 <_realloc_r>
   1899c:	9b07      	ldr	r3, [sp, #28]
   1899e:	4604      	mov	r4, r0
   189a0:	2800      	cmp	r0, #0
   189a2:	d0e7      	beq.n	18974 <ecvtbuf+0x74>
   189a4:	6838      	ldr	r0, [r7, #0]
   189a6:	6303      	str	r3, [r0, #48]	; 0x30
   189a8:	6344      	str	r4, [r0, #52]	; 0x34
   189aa:	e7b8      	b.n	1891e <ecvtbuf+0x1e>
   189ac:	4621      	mov	r1, r4
   189ae:	2300      	movs	r3, #0
   189b0:	e7d1      	b.n	18956 <ecvtbuf+0x56>
   189b2:	bf00      	nop

000189b4 <fcvtbuf>:
   189b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   189b8:	b08b      	sub	sp, #44	; 0x2c
   189ba:	4614      	mov	r4, r2
   189bc:	461e      	mov	r6, r3
   189be:	9d15      	ldr	r5, [sp, #84]	; 0x54
   189c0:	4680      	mov	r8, r0
   189c2:	4689      	mov	r9, r1
   189c4:	f8dd a050 	ldr.w	sl, [sp, #80]	; 0x50
   189c8:	2d00      	cmp	r5, #0
   189ca:	d04e      	beq.n	18a6a <fcvtbuf+0xb6>
   189cc:	f240 130c 	movw	r3, #268	; 0x10c
   189d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
   189d4:	681f      	ldr	r7, [r3, #0]
   189d6:	f240 0300 	movw	r3, #0
   189da:	4640      	mov	r0, r8
   189dc:	4649      	mov	r1, r9
   189de:	2200      	movs	r2, #0
   189e0:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   189e4:	f002 f84a 	bl	1aa7c <__aeabi_dcmplt>
   189e8:	b150      	cbz	r0, 18a00 <fcvtbuf+0x4c>
   189ea:	f240 0300 	movw	r3, #0
   189ee:	4640      	mov	r0, r8
   189f0:	4649      	mov	r1, r9
   189f2:	2200      	movs	r2, #0
   189f4:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   189f8:	f002 f85e 	bl	1aab8 <__aeabi_dcmpgt>
   189fc:	2800      	cmp	r0, #0
   189fe:	d12d      	bne.n	18a5c <fcvtbuf+0xa8>
   18a00:	4638      	mov	r0, r7
   18a02:	4642      	mov	r2, r8
   18a04:	464b      	mov	r3, r9
   18a06:	2103      	movs	r1, #3
   18a08:	f8cd a00c 	str.w	sl, [sp, #12]
   18a0c:	9100      	str	r1, [sp, #0]
   18a0e:	a909      	add	r1, sp, #36	; 0x24
   18a10:	9401      	str	r4, [sp, #4]
   18a12:	9104      	str	r1, [sp, #16]
   18a14:	9602      	str	r6, [sp, #8]
   18a16:	f7fe fe8b 	bl	17730 <_dtoa_r>
   18a1a:	6831      	ldr	r1, [r6, #0]
   18a1c:	462a      	mov	r2, r5
   18a1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18a20:	4249      	negs	r1, r1
   18a22:	4298      	cmp	r0, r3
   18a24:	d207      	bcs.n	18a36 <fcvtbuf+0x82>
   18a26:	f810 3b01 	ldrb.w	r3, [r0], #1
   18a2a:	3101      	adds	r1, #1
   18a2c:	f802 3b01 	strb.w	r3, [r2], #1
   18a30:	9b09      	ldr	r3, [sp, #36]	; 0x24
   18a32:	4283      	cmp	r3, r0
   18a34:	d8f7      	bhi.n	18a26 <fcvtbuf+0x72>
   18a36:	428c      	cmp	r4, r1
   18a38:	dd0a      	ble.n	18a50 <fcvtbuf+0x9c>
   18a3a:	2300      	movs	r3, #0
   18a3c:	f04f 0c30 	mov.w	ip, #48	; 0x30
   18a40:	f802 c003 	strb.w	ip, [r2, r3]
   18a44:	3301      	adds	r3, #1
   18a46:	1858      	adds	r0, r3, r1
   18a48:	4284      	cmp	r4, r0
   18a4a:	dcf9      	bgt.n	18a40 <fcvtbuf+0x8c>
   18a4c:	1a64      	subs	r4, r4, r1
   18a4e:	1912      	adds	r2, r2, r4
   18a50:	2300      	movs	r3, #0
   18a52:	7013      	strb	r3, [r2, #0]
   18a54:	4628      	mov	r0, r5
   18a56:	b00b      	add	sp, #44	; 0x2c
   18a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18a5c:	4638      	mov	r0, r7
   18a5e:	4642      	mov	r2, r8
   18a60:	464b      	mov	r3, r9
   18a62:	f8cd a00c 	str.w	sl, [sp, #12]
   18a66:	2102      	movs	r1, #2
   18a68:	e7d0      	b.n	18a0c <fcvtbuf+0x58>
   18a6a:	f240 130c 	movw	r3, #268	; 0x10c
   18a6e:	3223      	adds	r2, #35	; 0x23
   18a70:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18a74:	681f      	ldr	r7, [r3, #0]
   18a76:	6b39      	ldr	r1, [r7, #48]	; 0x30
   18a78:	4291      	cmp	r1, r2
   18a7a:	bfc8      	it	gt
   18a7c:	6b7d      	ldrgt	r5, [r7, #52]	; 0x34
   18a7e:	dcaa      	bgt.n	189d6 <fcvtbuf+0x22>
   18a80:	f104 0b24 	add.w	fp, r4, #36	; 0x24
   18a84:	4638      	mov	r0, r7
   18a86:	465a      	mov	r2, fp
   18a88:	6b79      	ldr	r1, [r7, #52]	; 0x34
   18a8a:	9307      	str	r3, [sp, #28]
   18a8c:	f001 faa8 	bl	19fe0 <_realloc_r>
   18a90:	9b07      	ldr	r3, [sp, #28]
   18a92:	4605      	mov	r5, r0
   18a94:	2800      	cmp	r0, #0
   18a96:	d0dd      	beq.n	18a54 <fcvtbuf+0xa0>
   18a98:	681f      	ldr	r7, [r3, #0]
   18a9a:	f8c7 b030 	str.w	fp, [r7, #48]	; 0x30
   18a9e:	6378      	str	r0, [r7, #52]	; 0x34
   18aa0:	e799      	b.n	189d6 <fcvtbuf+0x22>
   18aa2:	bf00      	nop

00018aa4 <_dcvt>:
   18aa4:	b5f0      	push	{r4, r5, r6, r7, lr}
   18aa6:	b08b      	sub	sp, #44	; 0x2c
   18aa8:	460d      	mov	r5, r1
   18aaa:	f89d 6048 	ldrb.w	r6, [sp, #72]	; 0x48
   18aae:	9c10      	ldr	r4, [sp, #64]	; 0x40
   18ab0:	f1a6 0145 	sub.w	r1, r6, #69	; 0x45
   18ab4:	9f13      	ldr	r7, [sp, #76]	; 0x4c
   18ab6:	2922      	cmp	r1, #34	; 0x22
   18ab8:	d86f      	bhi.n	18b9a <_dcvt+0xf6>
   18aba:	e8df f011 	tbh	[pc, r1, lsl #1]
   18abe:	00b1      	.short	0x00b1
   18ac0:	0071007b 	.word	0x0071007b
   18ac4:	006e006e 	.word	0x006e006e
   18ac8:	006e006e 	.word	0x006e006e
   18acc:	006e006e 	.word	0x006e006e
   18ad0:	006e006e 	.word	0x006e006e
   18ad4:	006e006e 	.word	0x006e006e
   18ad8:	006e006e 	.word	0x006e006e
   18adc:	006e006e 	.word	0x006e006e
   18ae0:	006e006e 	.word	0x006e006e
   18ae4:	006e006e 	.word	0x006e006e
   18ae8:	006e006e 	.word	0x006e006e
   18aec:	006e006e 	.word	0x006e006e
   18af0:	006e006e 	.word	0x006e006e
   18af4:	006e006e 	.word	0x006e006e
   18af8:	006e006e 	.word	0x006e006e
   18afc:	00b1006e 	.word	0x00b1006e
   18b00:	0071007b 	.word	0x0071007b
   18b04:	4601      	mov	r1, r0
   18b06:	462b      	mov	r3, r5
   18b08:	2f00      	cmp	r7, #0
   18b0a:	f000 8090 	beq.w	18c2e <_dcvt+0x18a>
   18b0e:	4288      	cmp	r0, r1
   18b10:	461a      	mov	r2, r3
   18b12:	f000 8090 	beq.w	18c36 <_dcvt+0x192>
   18b16:	4613      	mov	r3, r2
   18b18:	202e      	movs	r0, #46	; 0x2e
   18b1a:	2c00      	cmp	r4, #0
   18b1c:	bfd4      	ite	le
   18b1e:	f04f 0c00 	movle.w	ip, #0
   18b22:	f04f 0c01 	movgt.w	ip, #1
   18b26:	f803 0b01 	strb.w	r0, [r3], #1
   18b2a:	9809      	ldr	r0, [sp, #36]	; 0x24
   18b2c:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   18b30:	d012      	beq.n	18b58 <_dcvt+0xb4>
   18b32:	3202      	adds	r2, #2
   18b34:	2630      	movs	r6, #48	; 0x30
   18b36:	f802 6c01 	strb.w	r6, [r2, #-1]
   18b3a:	3c01      	subs	r4, #1
   18b3c:	9809      	ldr	r0, [sp, #36]	; 0x24
   18b3e:	2c00      	cmp	r4, #0
   18b40:	bfd4      	ite	le
   18b42:	f04f 0c00 	movle.w	ip, #0
   18b46:	f04f 0c01 	movgt.w	ip, #1
   18b4a:	4613      	mov	r3, r2
   18b4c:	3201      	adds	r2, #1
   18b4e:	3001      	adds	r0, #1
   18b50:	9009      	str	r0, [sp, #36]	; 0x24
   18b52:	ea1c 70d0 	ands.w	r0, ip, r0, lsr #31
   18b56:	d1ee      	bne.n	18b36 <_dcvt+0x92>
   18b58:	780a      	ldrb	r2, [r1, #0]
   18b5a:	2a00      	cmp	r2, #0
   18b5c:	bf0c      	ite	eq
   18b5e:	2000      	moveq	r0, #0
   18b60:	f00c 0001 	andne.w	r0, ip, #1
   18b64:	b170      	cbz	r0, 18b84 <_dcvt+0xe0>
   18b66:	f803 2b01 	strb.w	r2, [r3], #1
   18b6a:	3c01      	subs	r4, #1
   18b6c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
   18b70:	1e10      	subs	r0, r2, #0
   18b72:	bf18      	it	ne
   18b74:	2001      	movne	r0, #1
   18b76:	2c00      	cmp	r4, #0
   18b78:	bfd4      	ite	le
   18b7a:	2000      	movle	r0, #0
   18b7c:	f000 0001 	andgt.w	r0, r0, #1
   18b80:	2800      	cmp	r0, #0
   18b82:	d1f0      	bne.n	18b66 <_dcvt+0xc2>
   18b84:	2c00      	cmp	r4, #0
   18b86:	dd06      	ble.n	18b96 <_dcvt+0xf2>
   18b88:	2200      	movs	r2, #0
   18b8a:	2130      	movs	r1, #48	; 0x30
   18b8c:	5499      	strb	r1, [r3, r2]
   18b8e:	3201      	adds	r2, #1
   18b90:	42a2      	cmp	r2, r4
   18b92:	d1fb      	bne.n	18b8c <_dcvt+0xe8>
   18b94:	189b      	adds	r3, r3, r2
   18b96:	2200      	movs	r2, #0
   18b98:	701a      	strb	r2, [r3, #0]
   18b9a:	4628      	mov	r0, r5
   18b9c:	b00b      	add	sp, #44	; 0x2c
   18b9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   18ba0:	2c00      	cmp	r4, #0
   18ba2:	bf08      	it	eq
   18ba4:	2401      	moveq	r4, #1
   18ba6:	9602      	str	r6, [sp, #8]
   18ba8:	9703      	str	r7, [sp, #12]
   18baa:	9400      	str	r4, [sp, #0]
   18bac:	9501      	str	r5, [sp, #4]
   18bae:	f7ff fda3 	bl	186f8 <_gcvt>
   18bb2:	e7f2      	b.n	18b9a <_dcvt+0xf6>
   18bb4:	2103      	movs	r1, #3
   18bb6:	9401      	str	r4, [sp, #4]
   18bb8:	9100      	str	r1, [sp, #0]
   18bba:	a909      	add	r1, sp, #36	; 0x24
   18bbc:	9102      	str	r1, [sp, #8]
   18bbe:	a908      	add	r1, sp, #32
   18bc0:	9103      	str	r1, [sp, #12]
   18bc2:	a907      	add	r1, sp, #28
   18bc4:	9104      	str	r1, [sp, #16]
   18bc6:	f7fe fdb3 	bl	17730 <_dtoa_r>
   18bca:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18bcc:	f242 730f 	movw	r3, #9999	; 0x270f
   18bd0:	2c00      	cmp	r4, #0
   18bd2:	bf18      	it	ne
   18bd4:	2701      	movne	r7, #1
   18bd6:	429a      	cmp	r2, r3
   18bd8:	d031      	beq.n	18c3e <_dcvt+0x19a>
   18bda:	7806      	ldrb	r6, [r0, #0]
   18bdc:	2e00      	cmp	r6, #0
   18bde:	d033      	beq.n	18c48 <_dcvt+0x1a4>
   18be0:	2a00      	cmp	r2, #0
   18be2:	bfc4      	itt	gt
   18be4:	462b      	movgt	r3, r5
   18be6:	4601      	movgt	r1, r0
   18be8:	dc02      	bgt.n	18bf0 <_dcvt+0x14c>
   18bea:	e78b      	b.n	18b04 <_dcvt+0x60>
   18bec:	2a00      	cmp	r2, #0
   18bee:	dd8b      	ble.n	18b08 <_dcvt+0x64>
   18bf0:	f803 6b01 	strb.w	r6, [r3], #1
   18bf4:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18bf6:	3a01      	subs	r2, #1
   18bf8:	9209      	str	r2, [sp, #36]	; 0x24
   18bfa:	f811 6f01 	ldrb.w	r6, [r1, #1]!
   18bfe:	2e00      	cmp	r6, #0
   18c00:	d1f4      	bne.n	18bec <_dcvt+0x148>
   18c02:	2a00      	cmp	r2, #0
   18c04:	dd80      	ble.n	18b08 <_dcvt+0x64>
   18c06:	f04f 0c30 	mov.w	ip, #48	; 0x30
   18c0a:	f803 cb01 	strb.w	ip, [r3], #1
   18c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
   18c10:	3a01      	subs	r2, #1
   18c12:	9209      	str	r2, [sp, #36]	; 0x24
   18c14:	2a00      	cmp	r2, #0
   18c16:	dcf8      	bgt.n	18c0a <_dcvt+0x166>
   18c18:	2f00      	cmp	r7, #0
   18c1a:	f47f af78 	bne.w	18b0e <_dcvt+0x6a>
   18c1e:	e006      	b.n	18c2e <_dcvt+0x18a>
   18c20:	4629      	mov	r1, r5
   18c22:	9400      	str	r4, [sp, #0]
   18c24:	9601      	str	r6, [sp, #4]
   18c26:	9702      	str	r7, [sp, #8]
   18c28:	f7ff fcce 	bl	185c8 <print_e>
   18c2c:	e7b5      	b.n	18b9a <_dcvt+0xf6>
   18c2e:	780a      	ldrb	r2, [r1, #0]
   18c30:	2a00      	cmp	r2, #0
   18c32:	d0b0      	beq.n	18b96 <_dcvt+0xf2>
   18c34:	e76b      	b.n	18b0e <_dcvt+0x6a>
   18c36:	2330      	movs	r3, #48	; 0x30
   18c38:	f802 3b01 	strb.w	r3, [r2], #1
   18c3c:	e76b      	b.n	18b16 <_dcvt+0x72>
   18c3e:	4601      	mov	r1, r0
   18c40:	4628      	mov	r0, r5
   18c42:	f7fc fe39 	bl	158b8 <strcpy>
   18c46:	e7a8      	b.n	18b9a <_dcvt+0xf6>
   18c48:	4601      	mov	r1, r0
   18c4a:	462b      	mov	r3, r5
   18c4c:	e7d9      	b.n	18c02 <_dcvt+0x15e>
   18c4e:	bf00      	nop

00018c50 <_malloc_trim_r>:
   18c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   18c52:	f240 2410 	movw	r4, #528	; 0x210
   18c56:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18c5a:	460f      	mov	r7, r1
   18c5c:	4605      	mov	r5, r0
   18c5e:	f000 fd0f 	bl	19680 <__malloc_lock>
   18c62:	68a3      	ldr	r3, [r4, #8]
   18c64:	685e      	ldr	r6, [r3, #4]
   18c66:	f026 0603 	bic.w	r6, r6, #3
   18c6a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
   18c6e:	330f      	adds	r3, #15
   18c70:	1bdf      	subs	r7, r3, r7
   18c72:	0b3f      	lsrs	r7, r7, #12
   18c74:	3f01      	subs	r7, #1
   18c76:	033f      	lsls	r7, r7, #12
   18c78:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
   18c7c:	db07      	blt.n	18c8e <_malloc_trim_r+0x3e>
   18c7e:	2100      	movs	r1, #0
   18c80:	4628      	mov	r0, r5
   18c82:	f001 fba7 	bl	1a3d4 <_sbrk_r>
   18c86:	68a3      	ldr	r3, [r4, #8]
   18c88:	18f3      	adds	r3, r6, r3
   18c8a:	4283      	cmp	r3, r0
   18c8c:	d004      	beq.n	18c98 <_malloc_trim_r+0x48>
   18c8e:	4628      	mov	r0, r5
   18c90:	f000 fcf8 	bl	19684 <__malloc_unlock>
   18c94:	2000      	movs	r0, #0
   18c96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18c98:	4279      	negs	r1, r7
   18c9a:	4628      	mov	r0, r5
   18c9c:	f001 fb9a 	bl	1a3d4 <_sbrk_r>
   18ca0:	f1b0 3fff 	cmp.w	r0, #4294967295
   18ca4:	d010      	beq.n	18cc8 <_malloc_trim_r+0x78>
   18ca6:	68a2      	ldr	r2, [r4, #8]
   18ca8:	f64a 1364 	movw	r3, #43364	; 0xa964
   18cac:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18cb0:	1bf6      	subs	r6, r6, r7
   18cb2:	f046 0601 	orr.w	r6, r6, #1
   18cb6:	4628      	mov	r0, r5
   18cb8:	6056      	str	r6, [r2, #4]
   18cba:	681a      	ldr	r2, [r3, #0]
   18cbc:	1bd7      	subs	r7, r2, r7
   18cbe:	601f      	str	r7, [r3, #0]
   18cc0:	f000 fce0 	bl	19684 <__malloc_unlock>
   18cc4:	2001      	movs	r0, #1
   18cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   18cc8:	2100      	movs	r1, #0
   18cca:	4628      	mov	r0, r5
   18ccc:	f001 fb82 	bl	1a3d4 <_sbrk_r>
   18cd0:	68a3      	ldr	r3, [r4, #8]
   18cd2:	1ac2      	subs	r2, r0, r3
   18cd4:	2a0f      	cmp	r2, #15
   18cd6:	ddda      	ble.n	18c8e <_malloc_trim_r+0x3e>
   18cd8:	f240 6418 	movw	r4, #1560	; 0x618
   18cdc:	f64a 1164 	movw	r1, #43364	; 0xa964
   18ce0:	f2c2 0400 	movt	r4, #8192	; 0x2000
   18ce4:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18ce8:	f042 0201 	orr.w	r2, r2, #1
   18cec:	6824      	ldr	r4, [r4, #0]
   18cee:	1b00      	subs	r0, r0, r4
   18cf0:	6008      	str	r0, [r1, #0]
   18cf2:	605a      	str	r2, [r3, #4]
   18cf4:	e7cb      	b.n	18c8e <_malloc_trim_r+0x3e>
   18cf6:	bf00      	nop

00018cf8 <_free_r>:
   18cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   18cfc:	4605      	mov	r5, r0
   18cfe:	460c      	mov	r4, r1
   18d00:	2900      	cmp	r1, #0
   18d02:	f000 8088 	beq.w	18e16 <_free_r+0x11e>
   18d06:	f000 fcbb 	bl	19680 <__malloc_lock>
   18d0a:	f1a4 0208 	sub.w	r2, r4, #8
   18d0e:	f240 2010 	movw	r0, #528	; 0x210
   18d12:	6856      	ldr	r6, [r2, #4]
   18d14:	f2c2 0000 	movt	r0, #8192	; 0x2000
   18d18:	f026 0301 	bic.w	r3, r6, #1
   18d1c:	f8d0 c008 	ldr.w	ip, [r0, #8]
   18d20:	18d1      	adds	r1, r2, r3
   18d22:	458c      	cmp	ip, r1
   18d24:	684f      	ldr	r7, [r1, #4]
   18d26:	f027 0703 	bic.w	r7, r7, #3
   18d2a:	f000 8095 	beq.w	18e58 <_free_r+0x160>
   18d2e:	f016 0601 	ands.w	r6, r6, #1
   18d32:	604f      	str	r7, [r1, #4]
   18d34:	d05f      	beq.n	18df6 <_free_r+0xfe>
   18d36:	2600      	movs	r6, #0
   18d38:	19cc      	adds	r4, r1, r7
   18d3a:	6864      	ldr	r4, [r4, #4]
   18d3c:	f014 0f01 	tst.w	r4, #1
   18d40:	d106      	bne.n	18d50 <_free_r+0x58>
   18d42:	19db      	adds	r3, r3, r7
   18d44:	2e00      	cmp	r6, #0
   18d46:	d07a      	beq.n	18e3e <_free_r+0x146>
   18d48:	688c      	ldr	r4, [r1, #8]
   18d4a:	68c9      	ldr	r1, [r1, #12]
   18d4c:	608c      	str	r4, [r1, #8]
   18d4e:	60e1      	str	r1, [r4, #12]
   18d50:	f043 0101 	orr.w	r1, r3, #1
   18d54:	50d3      	str	r3, [r2, r3]
   18d56:	6051      	str	r1, [r2, #4]
   18d58:	2e00      	cmp	r6, #0
   18d5a:	d147      	bne.n	18dec <_free_r+0xf4>
   18d5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   18d60:	d35b      	bcc.n	18e1a <_free_r+0x122>
   18d62:	0a59      	lsrs	r1, r3, #9
   18d64:	2904      	cmp	r1, #4
   18d66:	bf9e      	ittt	ls
   18d68:	ea4f 1c93 	movls.w	ip, r3, lsr #6
   18d6c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
   18d70:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18d74:	d928      	bls.n	18dc8 <_free_r+0xd0>
   18d76:	2914      	cmp	r1, #20
   18d78:	bf9c      	itt	ls
   18d7a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
   18d7e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18d82:	d921      	bls.n	18dc8 <_free_r+0xd0>
   18d84:	2954      	cmp	r1, #84	; 0x54
   18d86:	bf9e      	ittt	ls
   18d88:	ea4f 3c13 	movls.w	ip, r3, lsr #12
   18d8c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
   18d90:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18d94:	d918      	bls.n	18dc8 <_free_r+0xd0>
   18d96:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
   18d9a:	bf9e      	ittt	ls
   18d9c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
   18da0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
   18da4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18da8:	d90e      	bls.n	18dc8 <_free_r+0xd0>
   18daa:	f240 5c54 	movw	ip, #1364	; 0x554
   18dae:	4561      	cmp	r1, ip
   18db0:	bf95      	itete	ls
   18db2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
   18db6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
   18dba:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
   18dbe:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
   18dc2:	bf98      	it	ls
   18dc4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
   18dc8:	1904      	adds	r4, r0, r4
   18dca:	68a1      	ldr	r1, [r4, #8]
   18dcc:	42a1      	cmp	r1, r4
   18dce:	d103      	bne.n	18dd8 <_free_r+0xe0>
   18dd0:	e064      	b.n	18e9c <_free_r+0x1a4>
   18dd2:	6889      	ldr	r1, [r1, #8]
   18dd4:	428c      	cmp	r4, r1
   18dd6:	d004      	beq.n	18de2 <_free_r+0xea>
   18dd8:	6848      	ldr	r0, [r1, #4]
   18dda:	f020 0003 	bic.w	r0, r0, #3
   18dde:	4283      	cmp	r3, r0
   18de0:	d3f7      	bcc.n	18dd2 <_free_r+0xda>
   18de2:	68cb      	ldr	r3, [r1, #12]
   18de4:	60d3      	str	r3, [r2, #12]
   18de6:	6091      	str	r1, [r2, #8]
   18de8:	60ca      	str	r2, [r1, #12]
   18dea:	609a      	str	r2, [r3, #8]
   18dec:	4628      	mov	r0, r5
   18dee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   18df2:	f000 bc47 	b.w	19684 <__malloc_unlock>
   18df6:	f854 4c08 	ldr.w	r4, [r4, #-8]
   18dfa:	f100 0c08 	add.w	ip, r0, #8
   18dfe:	1b12      	subs	r2, r2, r4
   18e00:	191b      	adds	r3, r3, r4
   18e02:	6894      	ldr	r4, [r2, #8]
   18e04:	4564      	cmp	r4, ip
   18e06:	d047      	beq.n	18e98 <_free_r+0x1a0>
   18e08:	f8d2 c00c 	ldr.w	ip, [r2, #12]
   18e0c:	f8cc 4008 	str.w	r4, [ip, #8]
   18e10:	f8c4 c00c 	str.w	ip, [r4, #12]
   18e14:	e790      	b.n	18d38 <_free_r+0x40>
   18e16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   18e1a:	08db      	lsrs	r3, r3, #3
   18e1c:	f04f 0c01 	mov.w	ip, #1
   18e20:	6846      	ldr	r6, [r0, #4]
   18e22:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
   18e26:	109b      	asrs	r3, r3, #2
   18e28:	fa0c f303 	lsl.w	r3, ip, r3
   18e2c:	60d1      	str	r1, [r2, #12]
   18e2e:	688c      	ldr	r4, [r1, #8]
   18e30:	ea46 0303 	orr.w	r3, r6, r3
   18e34:	6043      	str	r3, [r0, #4]
   18e36:	6094      	str	r4, [r2, #8]
   18e38:	60e2      	str	r2, [r4, #12]
   18e3a:	608a      	str	r2, [r1, #8]
   18e3c:	e7d6      	b.n	18dec <_free_r+0xf4>
   18e3e:	688c      	ldr	r4, [r1, #8]
   18e40:	4f1c      	ldr	r7, [pc, #112]	; (18eb4 <_free_r+0x1bc>)
   18e42:	42bc      	cmp	r4, r7
   18e44:	d181      	bne.n	18d4a <_free_r+0x52>
   18e46:	50d3      	str	r3, [r2, r3]
   18e48:	f043 0301 	orr.w	r3, r3, #1
   18e4c:	60e2      	str	r2, [r4, #12]
   18e4e:	60a2      	str	r2, [r4, #8]
   18e50:	6053      	str	r3, [r2, #4]
   18e52:	6094      	str	r4, [r2, #8]
   18e54:	60d4      	str	r4, [r2, #12]
   18e56:	e7c9      	b.n	18dec <_free_r+0xf4>
   18e58:	18fb      	adds	r3, r7, r3
   18e5a:	f016 0f01 	tst.w	r6, #1
   18e5e:	d107      	bne.n	18e70 <_free_r+0x178>
   18e60:	f854 1c08 	ldr.w	r1, [r4, #-8]
   18e64:	1a52      	subs	r2, r2, r1
   18e66:	185b      	adds	r3, r3, r1
   18e68:	68d4      	ldr	r4, [r2, #12]
   18e6a:	6891      	ldr	r1, [r2, #8]
   18e6c:	60a1      	str	r1, [r4, #8]
   18e6e:	60cc      	str	r4, [r1, #12]
   18e70:	f240 611c 	movw	r1, #1564	; 0x61c
   18e74:	6082      	str	r2, [r0, #8]
   18e76:	f2c2 0100 	movt	r1, #8192	; 0x2000
   18e7a:	f043 0001 	orr.w	r0, r3, #1
   18e7e:	6050      	str	r0, [r2, #4]
   18e80:	680a      	ldr	r2, [r1, #0]
   18e82:	4293      	cmp	r3, r2
   18e84:	d3b2      	bcc.n	18dec <_free_r+0xf4>
   18e86:	f64a 1360 	movw	r3, #43360	; 0xa960
   18e8a:	4628      	mov	r0, r5
   18e8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18e90:	6819      	ldr	r1, [r3, #0]
   18e92:	f7ff fedd 	bl	18c50 <_malloc_trim_r>
   18e96:	e7a9      	b.n	18dec <_free_r+0xf4>
   18e98:	2601      	movs	r6, #1
   18e9a:	e74d      	b.n	18d38 <_free_r+0x40>
   18e9c:	2601      	movs	r6, #1
   18e9e:	6844      	ldr	r4, [r0, #4]
   18ea0:	ea4f 0cac 	mov.w	ip, ip, asr #2
   18ea4:	460b      	mov	r3, r1
   18ea6:	fa06 fc0c 	lsl.w	ip, r6, ip
   18eaa:	ea44 040c 	orr.w	r4, r4, ip
   18eae:	6044      	str	r4, [r0, #4]
   18eb0:	e798      	b.n	18de4 <_free_r+0xec>
   18eb2:	bf00      	nop
   18eb4:	20000218 	.word	0x20000218

00018eb8 <__locale_charset>:
   18eb8:	f24e 43ac 	movw	r3, #58540	; 0xe4ac
   18ebc:	f2c0 0302 	movt	r3, #2
   18ec0:	6818      	ldr	r0, [r3, #0]
   18ec2:	4770      	bx	lr

00018ec4 <_localeconv_r>:
   18ec4:	4800      	ldr	r0, [pc, #0]	; (18ec8 <_localeconv_r+0x4>)
   18ec6:	4770      	bx	lr
   18ec8:	0002e4b0 	.word	0x0002e4b0

00018ecc <localeconv>:
   18ecc:	4800      	ldr	r0, [pc, #0]	; (18ed0 <localeconv+0x4>)
   18ece:	4770      	bx	lr
   18ed0:	0002e4b0 	.word	0x0002e4b0

00018ed4 <_setlocale_r>:
   18ed4:	b570      	push	{r4, r5, r6, lr}
   18ed6:	4605      	mov	r5, r0
   18ed8:	460e      	mov	r6, r1
   18eda:	4614      	mov	r4, r2
   18edc:	b172      	cbz	r2, 18efc <_setlocale_r+0x28>
   18ede:	f24e 4134 	movw	r1, #58420	; 0xe434
   18ee2:	4610      	mov	r0, r2
   18ee4:	f2c0 0102 	movt	r1, #2
   18ee8:	f001 fa88 	bl	1a3fc <strcmp>
   18eec:	b958      	cbnz	r0, 18f06 <_setlocale_r+0x32>
   18eee:	f24e 4034 	movw	r0, #58420	; 0xe434
   18ef2:	622c      	str	r4, [r5, #32]
   18ef4:	f2c0 0002 	movt	r0, #2
   18ef8:	61ee      	str	r6, [r5, #28]
   18efa:	bd70      	pop	{r4, r5, r6, pc}
   18efc:	f24e 4034 	movw	r0, #58420	; 0xe434
   18f00:	f2c0 0002 	movt	r0, #2
   18f04:	bd70      	pop	{r4, r5, r6, pc}
   18f06:	f24e 4168 	movw	r1, #58472	; 0xe468
   18f0a:	4620      	mov	r0, r4
   18f0c:	f2c0 0102 	movt	r1, #2
   18f10:	f001 fa74 	bl	1a3fc <strcmp>
   18f14:	2800      	cmp	r0, #0
   18f16:	d0ea      	beq.n	18eee <_setlocale_r+0x1a>
   18f18:	2000      	movs	r0, #0
   18f1a:	bd70      	pop	{r4, r5, r6, pc}

00018f1c <setlocale>:
   18f1c:	f240 130c 	movw	r3, #268	; 0x10c
   18f20:	460a      	mov	r2, r1
   18f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18f26:	4601      	mov	r1, r0
   18f28:	6818      	ldr	r0, [r3, #0]
   18f2a:	e7d3      	b.n	18ed4 <_setlocale_r>

00018f2c <free>:
   18f2c:	f240 130c 	movw	r3, #268	; 0x10c
   18f30:	4601      	mov	r1, r0
   18f32:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18f36:	6818      	ldr	r0, [r3, #0]
   18f38:	f7ff bede 	b.w	18cf8 <_free_r>

00018f3c <malloc>:
   18f3c:	f240 130c 	movw	r3, #268	; 0x10c
   18f40:	4601      	mov	r1, r0
   18f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
   18f46:	6818      	ldr	r0, [r3, #0]
   18f48:	f000 b800 	b.w	18f4c <_malloc_r>

00018f4c <_malloc_r>:
   18f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   18f50:	f101 040b 	add.w	r4, r1, #11
   18f54:	2c16      	cmp	r4, #22
   18f56:	b083      	sub	sp, #12
   18f58:	4606      	mov	r6, r0
   18f5a:	d82f      	bhi.n	18fbc <_malloc_r+0x70>
   18f5c:	2300      	movs	r3, #0
   18f5e:	2410      	movs	r4, #16
   18f60:	428c      	cmp	r4, r1
   18f62:	bf2c      	ite	cs
   18f64:	4619      	movcs	r1, r3
   18f66:	f043 0101 	orrcc.w	r1, r3, #1
   18f6a:	2900      	cmp	r1, #0
   18f6c:	d130      	bne.n	18fd0 <_malloc_r+0x84>
   18f6e:	4630      	mov	r0, r6
   18f70:	f000 fb86 	bl	19680 <__malloc_lock>
   18f74:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
   18f78:	d22e      	bcs.n	18fd8 <_malloc_r+0x8c>
   18f7a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
   18f7e:	f240 2510 	movw	r5, #528	; 0x210
   18f82:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18f86:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
   18f8a:	68d3      	ldr	r3, [r2, #12]
   18f8c:	4293      	cmp	r3, r2
   18f8e:	f000 8206 	beq.w	1939e <_malloc_r+0x452>
   18f92:	685a      	ldr	r2, [r3, #4]
   18f94:	f103 0508 	add.w	r5, r3, #8
   18f98:	68d9      	ldr	r1, [r3, #12]
   18f9a:	4630      	mov	r0, r6
   18f9c:	f022 0c03 	bic.w	ip, r2, #3
   18fa0:	689a      	ldr	r2, [r3, #8]
   18fa2:	4463      	add	r3, ip
   18fa4:	685c      	ldr	r4, [r3, #4]
   18fa6:	608a      	str	r2, [r1, #8]
   18fa8:	f044 0401 	orr.w	r4, r4, #1
   18fac:	60d1      	str	r1, [r2, #12]
   18fae:	605c      	str	r4, [r3, #4]
   18fb0:	f000 fb68 	bl	19684 <__malloc_unlock>
   18fb4:	4628      	mov	r0, r5
   18fb6:	b003      	add	sp, #12
   18fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   18fbc:	f024 0407 	bic.w	r4, r4, #7
   18fc0:	0fe3      	lsrs	r3, r4, #31
   18fc2:	428c      	cmp	r4, r1
   18fc4:	bf2c      	ite	cs
   18fc6:	4619      	movcs	r1, r3
   18fc8:	f043 0101 	orrcc.w	r1, r3, #1
   18fcc:	2900      	cmp	r1, #0
   18fce:	d0ce      	beq.n	18f6e <_malloc_r+0x22>
   18fd0:	230c      	movs	r3, #12
   18fd2:	2500      	movs	r5, #0
   18fd4:	6033      	str	r3, [r6, #0]
   18fd6:	e7ed      	b.n	18fb4 <_malloc_r+0x68>
   18fd8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
   18fdc:	bf04      	itt	eq
   18fde:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
   18fe2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
   18fe6:	f040 8090 	bne.w	1910a <_malloc_r+0x1be>
   18fea:	f240 2510 	movw	r5, #528	; 0x210
   18fee:	f2c2 0500 	movt	r5, #8192	; 0x2000
   18ff2:	1828      	adds	r0, r5, r0
   18ff4:	68c3      	ldr	r3, [r0, #12]
   18ff6:	4298      	cmp	r0, r3
   18ff8:	d106      	bne.n	19008 <_malloc_r+0xbc>
   18ffa:	e00d      	b.n	19018 <_malloc_r+0xcc>
   18ffc:	2a00      	cmp	r2, #0
   18ffe:	f280 816f 	bge.w	192e0 <_malloc_r+0x394>
   19002:	68db      	ldr	r3, [r3, #12]
   19004:	4298      	cmp	r0, r3
   19006:	d007      	beq.n	19018 <_malloc_r+0xcc>
   19008:	6859      	ldr	r1, [r3, #4]
   1900a:	f021 0103 	bic.w	r1, r1, #3
   1900e:	1b0a      	subs	r2, r1, r4
   19010:	2a0f      	cmp	r2, #15
   19012:	ddf3      	ble.n	18ffc <_malloc_r+0xb0>
   19014:	f10e 3eff 	add.w	lr, lr, #4294967295
   19018:	f10e 0e01 	add.w	lr, lr, #1
   1901c:	f240 2710 	movw	r7, #528	; 0x210
   19020:	f2c2 0700 	movt	r7, #8192	; 0x2000
   19024:	f107 0108 	add.w	r1, r7, #8
   19028:	688b      	ldr	r3, [r1, #8]
   1902a:	4299      	cmp	r1, r3
   1902c:	bf08      	it	eq
   1902e:	687a      	ldreq	r2, [r7, #4]
   19030:	d026      	beq.n	19080 <_malloc_r+0x134>
   19032:	685a      	ldr	r2, [r3, #4]
   19034:	f022 0c03 	bic.w	ip, r2, #3
   19038:	ebc4 020c 	rsb	r2, r4, ip
   1903c:	2a0f      	cmp	r2, #15
   1903e:	f300 8194 	bgt.w	1936a <_malloc_r+0x41e>
   19042:	2a00      	cmp	r2, #0
   19044:	60c9      	str	r1, [r1, #12]
   19046:	6089      	str	r1, [r1, #8]
   19048:	f280 8099 	bge.w	1917e <_malloc_r+0x232>
   1904c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
   19050:	f080 8165 	bcs.w	1931e <_malloc_r+0x3d2>
   19054:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
   19058:	f04f 0a01 	mov.w	sl, #1
   1905c:	687a      	ldr	r2, [r7, #4]
   1905e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
   19062:	ea4f 0cac 	mov.w	ip, ip, asr #2
   19066:	fa0a fc0c 	lsl.w	ip, sl, ip
   1906a:	60d8      	str	r0, [r3, #12]
   1906c:	f8d0 8008 	ldr.w	r8, [r0, #8]
   19070:	ea4c 0202 	orr.w	r2, ip, r2
   19074:	607a      	str	r2, [r7, #4]
   19076:	f8c3 8008 	str.w	r8, [r3, #8]
   1907a:	f8c8 300c 	str.w	r3, [r8, #12]
   1907e:	6083      	str	r3, [r0, #8]
   19080:	f04f 0c01 	mov.w	ip, #1
   19084:	ea4f 03ae 	mov.w	r3, lr, asr #2
   19088:	fa0c fc03 	lsl.w	ip, ip, r3
   1908c:	4594      	cmp	ip, r2
   1908e:	f200 8082 	bhi.w	19196 <_malloc_r+0x24a>
   19092:	ea12 0f0c 	tst.w	r2, ip
   19096:	d108      	bne.n	190aa <_malloc_r+0x15e>
   19098:	f02e 0e03 	bic.w	lr, lr, #3
   1909c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   190a0:	f10e 0e04 	add.w	lr, lr, #4
   190a4:	ea12 0f0c 	tst.w	r2, ip
   190a8:	d0f8      	beq.n	1909c <_malloc_r+0x150>
   190aa:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
   190ae:	46f2      	mov	sl, lr
   190b0:	46c8      	mov	r8, r9
   190b2:	f8d8 300c 	ldr.w	r3, [r8, #12]
   190b6:	4598      	cmp	r8, r3
   190b8:	d107      	bne.n	190ca <_malloc_r+0x17e>
   190ba:	e168      	b.n	1938e <_malloc_r+0x442>
   190bc:	2a00      	cmp	r2, #0
   190be:	f280 8178 	bge.w	193b2 <_malloc_r+0x466>
   190c2:	68db      	ldr	r3, [r3, #12]
   190c4:	4598      	cmp	r8, r3
   190c6:	f000 8162 	beq.w	1938e <_malloc_r+0x442>
   190ca:	6858      	ldr	r0, [r3, #4]
   190cc:	f020 0003 	bic.w	r0, r0, #3
   190d0:	1b02      	subs	r2, r0, r4
   190d2:	2a0f      	cmp	r2, #15
   190d4:	ddf2      	ble.n	190bc <_malloc_r+0x170>
   190d6:	461d      	mov	r5, r3
   190d8:	191f      	adds	r7, r3, r4
   190da:	f8d3 c00c 	ldr.w	ip, [r3, #12]
   190de:	f044 0e01 	orr.w	lr, r4, #1
   190e2:	f855 4f08 	ldr.w	r4, [r5, #8]!
   190e6:	4630      	mov	r0, r6
   190e8:	50ba      	str	r2, [r7, r2]
   190ea:	f042 0201 	orr.w	r2, r2, #1
   190ee:	f8c3 e004 	str.w	lr, [r3, #4]
   190f2:	f8cc 4008 	str.w	r4, [ip, #8]
   190f6:	f8c4 c00c 	str.w	ip, [r4, #12]
   190fa:	608f      	str	r7, [r1, #8]
   190fc:	60cf      	str	r7, [r1, #12]
   190fe:	607a      	str	r2, [r7, #4]
   19100:	60b9      	str	r1, [r7, #8]
   19102:	60f9      	str	r1, [r7, #12]
   19104:	f000 fabe 	bl	19684 <__malloc_unlock>
   19108:	e754      	b.n	18fb4 <_malloc_r+0x68>
   1910a:	f1be 0f04 	cmp.w	lr, #4
   1910e:	bf9e      	ittt	ls
   19110:	ea4f 1e94 	movls.w	lr, r4, lsr #6
   19114:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
   19118:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1911c:	f67f af65 	bls.w	18fea <_malloc_r+0x9e>
   19120:	f1be 0f14 	cmp.w	lr, #20
   19124:	bf9c      	itt	ls
   19126:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
   1912a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1912e:	f67f af5c 	bls.w	18fea <_malloc_r+0x9e>
   19132:	f1be 0f54 	cmp.w	lr, #84	; 0x54
   19136:	bf9e      	ittt	ls
   19138:	ea4f 3e14 	movls.w	lr, r4, lsr #12
   1913c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
   19140:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   19144:	f67f af51 	bls.w	18fea <_malloc_r+0x9e>
   19148:	f5be 7faa 	cmp.w	lr, #340	; 0x154
   1914c:	bf9e      	ittt	ls
   1914e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
   19152:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
   19156:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1915a:	f67f af46 	bls.w	18fea <_malloc_r+0x9e>
   1915e:	f240 5354 	movw	r3, #1364	; 0x554
   19162:	459e      	cmp	lr, r3
   19164:	bf95      	itete	ls
   19166:	ea4f 4e94 	movls.w	lr, r4, lsr #18
   1916a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
   1916e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
   19172:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
   19176:	bf98      	it	ls
   19178:	ea4f 00ce 	movls.w	r0, lr, lsl #3
   1917c:	e735      	b.n	18fea <_malloc_r+0x9e>
   1917e:	eb03 020c 	add.w	r2, r3, ip
   19182:	f103 0508 	add.w	r5, r3, #8
   19186:	4630      	mov	r0, r6
   19188:	6853      	ldr	r3, [r2, #4]
   1918a:	f043 0301 	orr.w	r3, r3, #1
   1918e:	6053      	str	r3, [r2, #4]
   19190:	f000 fa78 	bl	19684 <__malloc_unlock>
   19194:	e70e      	b.n	18fb4 <_malloc_r+0x68>
   19196:	f8d7 8008 	ldr.w	r8, [r7, #8]
   1919a:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1919e:	f023 0903 	bic.w	r9, r3, #3
   191a2:	ebc4 0209 	rsb	r2, r4, r9
   191a6:	454c      	cmp	r4, r9
   191a8:	bf94      	ite	ls
   191aa:	2300      	movls	r3, #0
   191ac:	2301      	movhi	r3, #1
   191ae:	2a0f      	cmp	r2, #15
   191b0:	bfd8      	it	le
   191b2:	f043 0301 	orrle.w	r3, r3, #1
   191b6:	2b00      	cmp	r3, #0
   191b8:	f000 80a1 	beq.w	192fe <_malloc_r+0x3b2>
   191bc:	f64a 1b60 	movw	fp, #43360	; 0xa960
   191c0:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
   191c4:	f2c2 0b00 	movt	fp, #8192	; 0x2000
   191c8:	f8db 3000 	ldr.w	r3, [fp]
   191cc:	3310      	adds	r3, #16
   191ce:	191b      	adds	r3, r3, r4
   191d0:	f1b2 3fff 	cmp.w	r2, #4294967295
   191d4:	d006      	beq.n	191e4 <_malloc_r+0x298>
   191d6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
   191da:	331f      	adds	r3, #31
   191dc:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
   191e0:	f023 031f 	bic.w	r3, r3, #31
   191e4:	4619      	mov	r1, r3
   191e6:	4630      	mov	r0, r6
   191e8:	9301      	str	r3, [sp, #4]
   191ea:	f001 f8f3 	bl	1a3d4 <_sbrk_r>
   191ee:	9b01      	ldr	r3, [sp, #4]
   191f0:	f1b0 3fff 	cmp.w	r0, #4294967295
   191f4:	4682      	mov	sl, r0
   191f6:	f000 80f4 	beq.w	193e2 <_malloc_r+0x496>
   191fa:	eb08 0109 	add.w	r1, r8, r9
   191fe:	4281      	cmp	r1, r0
   19200:	f200 80ec 	bhi.w	193dc <_malloc_r+0x490>
   19204:	f8db 2004 	ldr.w	r2, [fp, #4]
   19208:	189a      	adds	r2, r3, r2
   1920a:	4551      	cmp	r1, sl
   1920c:	f8cb 2004 	str.w	r2, [fp, #4]
   19210:	f000 8145 	beq.w	1949e <_malloc_r+0x552>
   19214:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
   19218:	f240 2010 	movw	r0, #528	; 0x210
   1921c:	f2c2 0000 	movt	r0, #8192	; 0x2000
   19220:	f1b5 3fff 	cmp.w	r5, #4294967295
   19224:	bf08      	it	eq
   19226:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
   1922a:	d003      	beq.n	19234 <_malloc_r+0x2e8>
   1922c:	4452      	add	r2, sl
   1922e:	1a51      	subs	r1, r2, r1
   19230:	f8cb 1004 	str.w	r1, [fp, #4]
   19234:	f01a 0507 	ands.w	r5, sl, #7
   19238:	4630      	mov	r0, r6
   1923a:	bf17      	itett	ne
   1923c:	f1c5 0508 	rsbne	r5, r5, #8
   19240:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
   19244:	44aa      	addne	sl, r5
   19246:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
   1924a:	4453      	add	r3, sl
   1924c:	051b      	lsls	r3, r3, #20
   1924e:	0d1b      	lsrs	r3, r3, #20
   19250:	1aed      	subs	r5, r5, r3
   19252:	4629      	mov	r1, r5
   19254:	f001 f8be 	bl	1a3d4 <_sbrk_r>
   19258:	f1b0 3fff 	cmp.w	r0, #4294967295
   1925c:	f000 812c 	beq.w	194b8 <_malloc_r+0x56c>
   19260:	ebca 0100 	rsb	r1, sl, r0
   19264:	1949      	adds	r1, r1, r5
   19266:	f041 0101 	orr.w	r1, r1, #1
   1926a:	f8db 2004 	ldr.w	r2, [fp, #4]
   1926e:	f64a 1360 	movw	r3, #43360	; 0xa960
   19272:	f8c7 a008 	str.w	sl, [r7, #8]
   19276:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1927a:	18aa      	adds	r2, r5, r2
   1927c:	45b8      	cmp	r8, r7
   1927e:	f8cb 2004 	str.w	r2, [fp, #4]
   19282:	f8ca 1004 	str.w	r1, [sl, #4]
   19286:	d017      	beq.n	192b8 <_malloc_r+0x36c>
   19288:	f1b9 0f0f 	cmp.w	r9, #15
   1928c:	f240 80df 	bls.w	1944e <_malloc_r+0x502>
   19290:	f1a9 010c 	sub.w	r1, r9, #12
   19294:	2505      	movs	r5, #5
   19296:	f021 0107 	bic.w	r1, r1, #7
   1929a:	eb08 0001 	add.w	r0, r8, r1
   1929e:	290f      	cmp	r1, #15
   192a0:	6085      	str	r5, [r0, #8]
   192a2:	6045      	str	r5, [r0, #4]
   192a4:	f8d8 0004 	ldr.w	r0, [r8, #4]
   192a8:	f000 0001 	and.w	r0, r0, #1
   192ac:	ea41 0000 	orr.w	r0, r1, r0
   192b0:	f8c8 0004 	str.w	r0, [r8, #4]
   192b4:	f200 80ac 	bhi.w	19410 <_malloc_r+0x4c4>
   192b8:	46d0      	mov	r8, sl
   192ba:	f64a 1360 	movw	r3, #43360	; 0xa960
   192be:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
   192c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
   192c6:	428a      	cmp	r2, r1
   192c8:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
   192cc:	bf88      	it	hi
   192ce:	62da      	strhi	r2, [r3, #44]	; 0x2c
   192d0:	f64a 1360 	movw	r3, #43360	; 0xa960
   192d4:	f2c2 0300 	movt	r3, #8192	; 0x2000
   192d8:	428a      	cmp	r2, r1
   192da:	bf88      	it	hi
   192dc:	631a      	strhi	r2, [r3, #48]	; 0x30
   192de:	e082      	b.n	193e6 <_malloc_r+0x49a>
   192e0:	185c      	adds	r4, r3, r1
   192e2:	689a      	ldr	r2, [r3, #8]
   192e4:	68d9      	ldr	r1, [r3, #12]
   192e6:	4630      	mov	r0, r6
   192e8:	6866      	ldr	r6, [r4, #4]
   192ea:	f103 0508 	add.w	r5, r3, #8
   192ee:	608a      	str	r2, [r1, #8]
   192f0:	f046 0301 	orr.w	r3, r6, #1
   192f4:	60d1      	str	r1, [r2, #12]
   192f6:	6063      	str	r3, [r4, #4]
   192f8:	f000 f9c4 	bl	19684 <__malloc_unlock>
   192fc:	e65a      	b.n	18fb4 <_malloc_r+0x68>
   192fe:	eb08 0304 	add.w	r3, r8, r4
   19302:	f042 0201 	orr.w	r2, r2, #1
   19306:	f044 0401 	orr.w	r4, r4, #1
   1930a:	4630      	mov	r0, r6
   1930c:	f8c8 4004 	str.w	r4, [r8, #4]
   19310:	f108 0508 	add.w	r5, r8, #8
   19314:	605a      	str	r2, [r3, #4]
   19316:	60bb      	str	r3, [r7, #8]
   19318:	f000 f9b4 	bl	19684 <__malloc_unlock>
   1931c:	e64a      	b.n	18fb4 <_malloc_r+0x68>
   1931e:	ea4f 225c 	mov.w	r2, ip, lsr #9
   19322:	2a04      	cmp	r2, #4
   19324:	d954      	bls.n	193d0 <_malloc_r+0x484>
   19326:	2a14      	cmp	r2, #20
   19328:	f200 8089 	bhi.w	1943e <_malloc_r+0x4f2>
   1932c:	325b      	adds	r2, #91	; 0x5b
   1932e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   19332:	44a8      	add	r8, r5
   19334:	f240 2710 	movw	r7, #528	; 0x210
   19338:	f2c2 0700 	movt	r7, #8192	; 0x2000
   1933c:	f8d8 0008 	ldr.w	r0, [r8, #8]
   19340:	4540      	cmp	r0, r8
   19342:	d103      	bne.n	1934c <_malloc_r+0x400>
   19344:	e06f      	b.n	19426 <_malloc_r+0x4da>
   19346:	6880      	ldr	r0, [r0, #8]
   19348:	4580      	cmp	r8, r0
   1934a:	d004      	beq.n	19356 <_malloc_r+0x40a>
   1934c:	6842      	ldr	r2, [r0, #4]
   1934e:	f022 0203 	bic.w	r2, r2, #3
   19352:	4594      	cmp	ip, r2
   19354:	d3f7      	bcc.n	19346 <_malloc_r+0x3fa>
   19356:	f8d0 c00c 	ldr.w	ip, [r0, #12]
   1935a:	f8c3 c00c 	str.w	ip, [r3, #12]
   1935e:	6098      	str	r0, [r3, #8]
   19360:	687a      	ldr	r2, [r7, #4]
   19362:	60c3      	str	r3, [r0, #12]
   19364:	f8cc 3008 	str.w	r3, [ip, #8]
   19368:	e68a      	b.n	19080 <_malloc_r+0x134>
   1936a:	191f      	adds	r7, r3, r4
   1936c:	4630      	mov	r0, r6
   1936e:	f044 0401 	orr.w	r4, r4, #1
   19372:	60cf      	str	r7, [r1, #12]
   19374:	605c      	str	r4, [r3, #4]
   19376:	f103 0508 	add.w	r5, r3, #8
   1937a:	50ba      	str	r2, [r7, r2]
   1937c:	f042 0201 	orr.w	r2, r2, #1
   19380:	608f      	str	r7, [r1, #8]
   19382:	607a      	str	r2, [r7, #4]
   19384:	60b9      	str	r1, [r7, #8]
   19386:	60f9      	str	r1, [r7, #12]
   19388:	f000 f97c 	bl	19684 <__malloc_unlock>
   1938c:	e612      	b.n	18fb4 <_malloc_r+0x68>
   1938e:	f10a 0a01 	add.w	sl, sl, #1
   19392:	f01a 0f03 	tst.w	sl, #3
   19396:	d05f      	beq.n	19458 <_malloc_r+0x50c>
   19398:	f103 0808 	add.w	r8, r3, #8
   1939c:	e689      	b.n	190b2 <_malloc_r+0x166>
   1939e:	f103 0208 	add.w	r2, r3, #8
   193a2:	68d3      	ldr	r3, [r2, #12]
   193a4:	429a      	cmp	r2, r3
   193a6:	bf08      	it	eq
   193a8:	f10e 0e02 	addeq.w	lr, lr, #2
   193ac:	f43f ae36 	beq.w	1901c <_malloc_r+0xd0>
   193b0:	e5ef      	b.n	18f92 <_malloc_r+0x46>
   193b2:	461d      	mov	r5, r3
   193b4:	1819      	adds	r1, r3, r0
   193b6:	68da      	ldr	r2, [r3, #12]
   193b8:	4630      	mov	r0, r6
   193ba:	f855 3f08 	ldr.w	r3, [r5, #8]!
   193be:	684c      	ldr	r4, [r1, #4]
   193c0:	6093      	str	r3, [r2, #8]
   193c2:	f044 0401 	orr.w	r4, r4, #1
   193c6:	60da      	str	r2, [r3, #12]
   193c8:	604c      	str	r4, [r1, #4]
   193ca:	f000 f95b 	bl	19684 <__malloc_unlock>
   193ce:	e5f1      	b.n	18fb4 <_malloc_r+0x68>
   193d0:	ea4f 129c 	mov.w	r2, ip, lsr #6
   193d4:	3238      	adds	r2, #56	; 0x38
   193d6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   193da:	e7aa      	b.n	19332 <_malloc_r+0x3e6>
   193dc:	45b8      	cmp	r8, r7
   193de:	f43f af11 	beq.w	19204 <_malloc_r+0x2b8>
   193e2:	f8d7 8008 	ldr.w	r8, [r7, #8]
   193e6:	f8d8 2004 	ldr.w	r2, [r8, #4]
   193ea:	f022 0203 	bic.w	r2, r2, #3
   193ee:	4294      	cmp	r4, r2
   193f0:	bf94      	ite	ls
   193f2:	2300      	movls	r3, #0
   193f4:	2301      	movhi	r3, #1
   193f6:	1b12      	subs	r2, r2, r4
   193f8:	2a0f      	cmp	r2, #15
   193fa:	bfd8      	it	le
   193fc:	f043 0301 	orrle.w	r3, r3, #1
   19400:	2b00      	cmp	r3, #0
   19402:	f43f af7c 	beq.w	192fe <_malloc_r+0x3b2>
   19406:	4630      	mov	r0, r6
   19408:	2500      	movs	r5, #0
   1940a:	f000 f93b 	bl	19684 <__malloc_unlock>
   1940e:	e5d1      	b.n	18fb4 <_malloc_r+0x68>
   19410:	f108 0108 	add.w	r1, r8, #8
   19414:	4630      	mov	r0, r6
   19416:	9301      	str	r3, [sp, #4]
   19418:	f7ff fc6e 	bl	18cf8 <_free_r>
   1941c:	9b01      	ldr	r3, [sp, #4]
   1941e:	f8d7 8008 	ldr.w	r8, [r7, #8]
   19422:	685a      	ldr	r2, [r3, #4]
   19424:	e749      	b.n	192ba <_malloc_r+0x36e>
   19426:	f04f 0a01 	mov.w	sl, #1
   1942a:	f8d7 8004 	ldr.w	r8, [r7, #4]
   1942e:	1092      	asrs	r2, r2, #2
   19430:	4684      	mov	ip, r0
   19432:	fa0a f202 	lsl.w	r2, sl, r2
   19436:	ea48 0202 	orr.w	r2, r8, r2
   1943a:	607a      	str	r2, [r7, #4]
   1943c:	e78d      	b.n	1935a <_malloc_r+0x40e>
   1943e:	2a54      	cmp	r2, #84	; 0x54
   19440:	d824      	bhi.n	1948c <_malloc_r+0x540>
   19442:	ea4f 321c 	mov.w	r2, ip, lsr #12
   19446:	326e      	adds	r2, #110	; 0x6e
   19448:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1944c:	e771      	b.n	19332 <_malloc_r+0x3e6>
   1944e:	2301      	movs	r3, #1
   19450:	46d0      	mov	r8, sl
   19452:	f8ca 3004 	str.w	r3, [sl, #4]
   19456:	e7c6      	b.n	193e6 <_malloc_r+0x49a>
   19458:	464a      	mov	r2, r9
   1945a:	f01e 0f03 	tst.w	lr, #3
   1945e:	4613      	mov	r3, r2
   19460:	f10e 3eff 	add.w	lr, lr, #4294967295
   19464:	d033      	beq.n	194ce <_malloc_r+0x582>
   19466:	f853 2908 	ldr.w	r2, [r3], #-8
   1946a:	429a      	cmp	r2, r3
   1946c:	d0f5      	beq.n	1945a <_malloc_r+0x50e>
   1946e:	687b      	ldr	r3, [r7, #4]
   19470:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   19474:	459c      	cmp	ip, r3
   19476:	f63f ae8e 	bhi.w	19196 <_malloc_r+0x24a>
   1947a:	f1bc 0f00 	cmp.w	ip, #0
   1947e:	f43f ae8a 	beq.w	19196 <_malloc_r+0x24a>
   19482:	ea1c 0f03 	tst.w	ip, r3
   19486:	d027      	beq.n	194d8 <_malloc_r+0x58c>
   19488:	46d6      	mov	lr, sl
   1948a:	e60e      	b.n	190aa <_malloc_r+0x15e>
   1948c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   19490:	d815      	bhi.n	194be <_malloc_r+0x572>
   19492:	ea4f 32dc 	mov.w	r2, ip, lsr #15
   19496:	3277      	adds	r2, #119	; 0x77
   19498:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   1949c:	e749      	b.n	19332 <_malloc_r+0x3e6>
   1949e:	0508      	lsls	r0, r1, #20
   194a0:	0d00      	lsrs	r0, r0, #20
   194a2:	2800      	cmp	r0, #0
   194a4:	f47f aeb6 	bne.w	19214 <_malloc_r+0x2c8>
   194a8:	f8d7 8008 	ldr.w	r8, [r7, #8]
   194ac:	444b      	add	r3, r9
   194ae:	f043 0301 	orr.w	r3, r3, #1
   194b2:	f8c8 3004 	str.w	r3, [r8, #4]
   194b6:	e700      	b.n	192ba <_malloc_r+0x36e>
   194b8:	2101      	movs	r1, #1
   194ba:	2500      	movs	r5, #0
   194bc:	e6d5      	b.n	1926a <_malloc_r+0x31e>
   194be:	f240 5054 	movw	r0, #1364	; 0x554
   194c2:	4282      	cmp	r2, r0
   194c4:	d90d      	bls.n	194e2 <_malloc_r+0x596>
   194c6:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
   194ca:	227e      	movs	r2, #126	; 0x7e
   194cc:	e731      	b.n	19332 <_malloc_r+0x3e6>
   194ce:	687b      	ldr	r3, [r7, #4]
   194d0:	ea23 030c 	bic.w	r3, r3, ip
   194d4:	607b      	str	r3, [r7, #4]
   194d6:	e7cb      	b.n	19470 <_malloc_r+0x524>
   194d8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
   194dc:	f10a 0a04 	add.w	sl, sl, #4
   194e0:	e7cf      	b.n	19482 <_malloc_r+0x536>
   194e2:	ea4f 429c 	mov.w	r2, ip, lsr #18
   194e6:	327c      	adds	r2, #124	; 0x7c
   194e8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
   194ec:	e721      	b.n	19332 <_malloc_r+0x3e6>
   194ee:	bf00      	nop

000194f0 <memchr>:
   194f0:	f010 0f03 	tst.w	r0, #3
   194f4:	b2c9      	uxtb	r1, r1
   194f6:	b410      	push	{r4}
   194f8:	d010      	beq.n	1951c <memchr+0x2c>
   194fa:	2a00      	cmp	r2, #0
   194fc:	d02f      	beq.n	1955e <memchr+0x6e>
   194fe:	7803      	ldrb	r3, [r0, #0]
   19500:	428b      	cmp	r3, r1
   19502:	d02a      	beq.n	1955a <memchr+0x6a>
   19504:	3a01      	subs	r2, #1
   19506:	e005      	b.n	19514 <memchr+0x24>
   19508:	2a00      	cmp	r2, #0
   1950a:	d028      	beq.n	1955e <memchr+0x6e>
   1950c:	7803      	ldrb	r3, [r0, #0]
   1950e:	3a01      	subs	r2, #1
   19510:	428b      	cmp	r3, r1
   19512:	d022      	beq.n	1955a <memchr+0x6a>
   19514:	3001      	adds	r0, #1
   19516:	f010 0f03 	tst.w	r0, #3
   1951a:	d1f5      	bne.n	19508 <memchr+0x18>
   1951c:	2a03      	cmp	r2, #3
   1951e:	d911      	bls.n	19544 <memchr+0x54>
   19520:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
   19524:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
   19528:	6803      	ldr	r3, [r0, #0]
   1952a:	ea84 0303 	eor.w	r3, r4, r3
   1952e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
   19532:	ea2c 0303 	bic.w	r3, ip, r3
   19536:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
   1953a:	d103      	bne.n	19544 <memchr+0x54>
   1953c:	3a04      	subs	r2, #4
   1953e:	3004      	adds	r0, #4
   19540:	2a03      	cmp	r2, #3
   19542:	d8f1      	bhi.n	19528 <memchr+0x38>
   19544:	b15a      	cbz	r2, 1955e <memchr+0x6e>
   19546:	7803      	ldrb	r3, [r0, #0]
   19548:	428b      	cmp	r3, r1
   1954a:	d006      	beq.n	1955a <memchr+0x6a>
   1954c:	3a01      	subs	r2, #1
   1954e:	b132      	cbz	r2, 1955e <memchr+0x6e>
   19550:	f810 3f01 	ldrb.w	r3, [r0, #1]!
   19554:	3a01      	subs	r2, #1
   19556:	428b      	cmp	r3, r1
   19558:	d1f9      	bne.n	1954e <memchr+0x5e>
   1955a:	bc10      	pop	{r4}
   1955c:	4770      	bx	lr
   1955e:	2000      	movs	r0, #0
   19560:	e7fb      	b.n	1955a <memchr+0x6a>
   19562:	bf00      	nop

00019564 <memcmp>:
   19564:	2a03      	cmp	r2, #3
   19566:	b430      	push	{r4, r5}
   19568:	4605      	mov	r5, r0
   1956a:	460c      	mov	r4, r1
   1956c:	d925      	bls.n	195ba <memcmp+0x56>
   1956e:	ea41 0300 	orr.w	r3, r1, r0
   19572:	f013 0f03 	tst.w	r3, #3
   19576:	d015      	beq.n	195a4 <memcmp+0x40>
   19578:	7828      	ldrb	r0, [r5, #0]
   1957a:	f894 c000 	ldrb.w	ip, [r4]
   1957e:	4560      	cmp	r0, ip
   19580:	d11e      	bne.n	195c0 <memcmp+0x5c>
   19582:	3a01      	subs	r2, #1
   19584:	2300      	movs	r3, #0
   19586:	e006      	b.n	19596 <memcmp+0x32>
   19588:	7840      	ldrb	r0, [r0, #1]
   1958a:	3301      	adds	r3, #1
   1958c:	f891 c001 	ldrb.w	ip, [r1, #1]
   19590:	3a01      	subs	r2, #1
   19592:	4560      	cmp	r0, ip
   19594:	d114      	bne.n	195c0 <memcmp+0x5c>
   19596:	18e8      	adds	r0, r5, r3
   19598:	18e1      	adds	r1, r4, r3
   1959a:	2a00      	cmp	r2, #0
   1959c:	d1f4      	bne.n	19588 <memcmp+0x24>
   1959e:	2000      	movs	r0, #0
   195a0:	bc30      	pop	{r4, r5}
   195a2:	4770      	bx	lr
   195a4:	6804      	ldr	r4, [r0, #0]
   195a6:	680b      	ldr	r3, [r1, #0]
   195a8:	429c      	cmp	r4, r3
   195aa:	d104      	bne.n	195b6 <memcmp+0x52>
   195ac:	3a04      	subs	r2, #4
   195ae:	3004      	adds	r0, #4
   195b0:	3104      	adds	r1, #4
   195b2:	2a03      	cmp	r2, #3
   195b4:	d8f6      	bhi.n	195a4 <memcmp+0x40>
   195b6:	4605      	mov	r5, r0
   195b8:	460c      	mov	r4, r1
   195ba:	2a00      	cmp	r2, #0
   195bc:	d1dc      	bne.n	19578 <memcmp+0x14>
   195be:	e7ee      	b.n	1959e <memcmp+0x3a>
   195c0:	ebcc 0000 	rsb	r0, ip, r0
   195c4:	e7ec      	b.n	195a0 <memcmp+0x3c>
   195c6:	bf00      	nop

000195c8 <memmove>:
   195c8:	4288      	cmp	r0, r1
   195ca:	468c      	mov	ip, r1
   195cc:	b470      	push	{r4, r5, r6}
   195ce:	4605      	mov	r5, r0
   195d0:	4614      	mov	r4, r2
   195d2:	d90e      	bls.n	195f2 <memmove+0x2a>
   195d4:	188b      	adds	r3, r1, r2
   195d6:	4298      	cmp	r0, r3
   195d8:	d20b      	bcs.n	195f2 <memmove+0x2a>
   195da:	b142      	cbz	r2, 195ee <memmove+0x26>
   195dc:	ebc2 0c03 	rsb	ip, r2, r3
   195e0:	4601      	mov	r1, r0
   195e2:	1e53      	subs	r3, r2, #1
   195e4:	f81c 2003 	ldrb.w	r2, [ip, r3]
   195e8:	54ca      	strb	r2, [r1, r3]
   195ea:	3b01      	subs	r3, #1
   195ec:	d2fa      	bcs.n	195e4 <memmove+0x1c>
   195ee:	bc70      	pop	{r4, r5, r6}
   195f0:	4770      	bx	lr
   195f2:	2a0f      	cmp	r2, #15
   195f4:	d809      	bhi.n	1960a <memmove+0x42>
   195f6:	2c00      	cmp	r4, #0
   195f8:	d0f9      	beq.n	195ee <memmove+0x26>
   195fa:	2300      	movs	r3, #0
   195fc:	f81c 2003 	ldrb.w	r2, [ip, r3]
   19600:	54ea      	strb	r2, [r5, r3]
   19602:	3301      	adds	r3, #1
   19604:	42a3      	cmp	r3, r4
   19606:	d1f9      	bne.n	195fc <memmove+0x34>
   19608:	e7f1      	b.n	195ee <memmove+0x26>
   1960a:	ea41 0300 	orr.w	r3, r1, r0
   1960e:	f013 0f03 	tst.w	r3, #3
   19612:	d1f0      	bne.n	195f6 <memmove+0x2e>
   19614:	4694      	mov	ip, r2
   19616:	460c      	mov	r4, r1
   19618:	4603      	mov	r3, r0
   1961a:	6825      	ldr	r5, [r4, #0]
   1961c:	f1ac 0c10 	sub.w	ip, ip, #16
   19620:	601d      	str	r5, [r3, #0]
   19622:	6865      	ldr	r5, [r4, #4]
   19624:	605d      	str	r5, [r3, #4]
   19626:	68a5      	ldr	r5, [r4, #8]
   19628:	609d      	str	r5, [r3, #8]
   1962a:	68e5      	ldr	r5, [r4, #12]
   1962c:	3410      	adds	r4, #16
   1962e:	60dd      	str	r5, [r3, #12]
   19630:	3310      	adds	r3, #16
   19632:	f1bc 0f0f 	cmp.w	ip, #15
   19636:	d8f0      	bhi.n	1961a <memmove+0x52>
   19638:	3a10      	subs	r2, #16
   1963a:	ea4f 1c12 	mov.w	ip, r2, lsr #4
   1963e:	f10c 0501 	add.w	r5, ip, #1
   19642:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
   19646:	012d      	lsls	r5, r5, #4
   19648:	eb02 160c 	add.w	r6, r2, ip, lsl #4
   1964c:	eb01 0c05 	add.w	ip, r1, r5
   19650:	1945      	adds	r5, r0, r5
   19652:	2e03      	cmp	r6, #3
   19654:	4634      	mov	r4, r6
   19656:	d9ce      	bls.n	195f6 <memmove+0x2e>
   19658:	2300      	movs	r3, #0
   1965a:	f85c 2003 	ldr.w	r2, [ip, r3]
   1965e:	50ea      	str	r2, [r5, r3]
   19660:	3304      	adds	r3, #4
   19662:	1af2      	subs	r2, r6, r3
   19664:	2a03      	cmp	r2, #3
   19666:	d8f8      	bhi.n	1965a <memmove+0x92>
   19668:	3e04      	subs	r6, #4
   1966a:	08b3      	lsrs	r3, r6, #2
   1966c:	1c5a      	adds	r2, r3, #1
   1966e:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
   19672:	0092      	lsls	r2, r2, #2
   19674:	4494      	add	ip, r2
   19676:	eb06 0483 	add.w	r4, r6, r3, lsl #2
   1967a:	18ad      	adds	r5, r5, r2
   1967c:	e7bb      	b.n	195f6 <memmove+0x2e>
   1967e:	bf00      	nop

00019680 <__malloc_lock>:
   19680:	4770      	bx	lr
   19682:	bf00      	nop

00019684 <__malloc_unlock>:
   19684:	4770      	bx	lr
   19686:	bf00      	nop

00019688 <__hi0bits>:
   19688:	0c02      	lsrs	r2, r0, #16
   1968a:	4603      	mov	r3, r0
   1968c:	0412      	lsls	r2, r2, #16
   1968e:	b1b2      	cbz	r2, 196be <__hi0bits+0x36>
   19690:	2000      	movs	r0, #0
   19692:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
   19696:	d101      	bne.n	1969c <__hi0bits+0x14>
   19698:	3008      	adds	r0, #8
   1969a:	021b      	lsls	r3, r3, #8
   1969c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
   196a0:	d101      	bne.n	196a6 <__hi0bits+0x1e>
   196a2:	3004      	adds	r0, #4
   196a4:	011b      	lsls	r3, r3, #4
   196a6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
   196aa:	d101      	bne.n	196b0 <__hi0bits+0x28>
   196ac:	3002      	adds	r0, #2
   196ae:	009b      	lsls	r3, r3, #2
   196b0:	2b00      	cmp	r3, #0
   196b2:	db03      	blt.n	196bc <__hi0bits+0x34>
   196b4:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
   196b8:	d004      	beq.n	196c4 <__hi0bits+0x3c>
   196ba:	3001      	adds	r0, #1
   196bc:	4770      	bx	lr
   196be:	0403      	lsls	r3, r0, #16
   196c0:	2010      	movs	r0, #16
   196c2:	e7e6      	b.n	19692 <__hi0bits+0xa>
   196c4:	2020      	movs	r0, #32
   196c6:	4770      	bx	lr

000196c8 <__lo0bits>:
   196c8:	6803      	ldr	r3, [r0, #0]
   196ca:	4602      	mov	r2, r0
   196cc:	f013 0007 	ands.w	r0, r3, #7
   196d0:	d009      	beq.n	196e6 <__lo0bits+0x1e>
   196d2:	f013 0f01 	tst.w	r3, #1
   196d6:	d121      	bne.n	1971c <__lo0bits+0x54>
   196d8:	f013 0f02 	tst.w	r3, #2
   196dc:	d122      	bne.n	19724 <__lo0bits+0x5c>
   196de:	089b      	lsrs	r3, r3, #2
   196e0:	2002      	movs	r0, #2
   196e2:	6013      	str	r3, [r2, #0]
   196e4:	4770      	bx	lr
   196e6:	b299      	uxth	r1, r3
   196e8:	b909      	cbnz	r1, 196ee <__lo0bits+0x26>
   196ea:	0c1b      	lsrs	r3, r3, #16
   196ec:	2010      	movs	r0, #16
   196ee:	f013 0fff 	tst.w	r3, #255	; 0xff
   196f2:	d101      	bne.n	196f8 <__lo0bits+0x30>
   196f4:	3008      	adds	r0, #8
   196f6:	0a1b      	lsrs	r3, r3, #8
   196f8:	f013 0f0f 	tst.w	r3, #15
   196fc:	d101      	bne.n	19702 <__lo0bits+0x3a>
   196fe:	3004      	adds	r0, #4
   19700:	091b      	lsrs	r3, r3, #4
   19702:	f013 0f03 	tst.w	r3, #3
   19706:	d101      	bne.n	1970c <__lo0bits+0x44>
   19708:	3002      	adds	r0, #2
   1970a:	089b      	lsrs	r3, r3, #2
   1970c:	f013 0f01 	tst.w	r3, #1
   19710:	d102      	bne.n	19718 <__lo0bits+0x50>
   19712:	085b      	lsrs	r3, r3, #1
   19714:	d004      	beq.n	19720 <__lo0bits+0x58>
   19716:	3001      	adds	r0, #1
   19718:	6013      	str	r3, [r2, #0]
   1971a:	4770      	bx	lr
   1971c:	2000      	movs	r0, #0
   1971e:	4770      	bx	lr
   19720:	2020      	movs	r0, #32
   19722:	4770      	bx	lr
   19724:	085b      	lsrs	r3, r3, #1
   19726:	2001      	movs	r0, #1
   19728:	6013      	str	r3, [r2, #0]
   1972a:	4770      	bx	lr

0001972c <__mcmp>:
   1972c:	4603      	mov	r3, r0
   1972e:	690a      	ldr	r2, [r1, #16]
   19730:	6900      	ldr	r0, [r0, #16]
   19732:	b410      	push	{r4}
   19734:	1a80      	subs	r0, r0, r2
   19736:	d111      	bne.n	1975c <__mcmp+0x30>
   19738:	3204      	adds	r2, #4
   1973a:	f103 0c14 	add.w	ip, r3, #20
   1973e:	0092      	lsls	r2, r2, #2
   19740:	189b      	adds	r3, r3, r2
   19742:	1889      	adds	r1, r1, r2
   19744:	3104      	adds	r1, #4
   19746:	3304      	adds	r3, #4
   19748:	f853 4c04 	ldr.w	r4, [r3, #-4]
   1974c:	3b04      	subs	r3, #4
   1974e:	f851 2c04 	ldr.w	r2, [r1, #-4]
   19752:	3904      	subs	r1, #4
   19754:	4294      	cmp	r4, r2
   19756:	d103      	bne.n	19760 <__mcmp+0x34>
   19758:	459c      	cmp	ip, r3
   1975a:	d3f5      	bcc.n	19748 <__mcmp+0x1c>
   1975c:	bc10      	pop	{r4}
   1975e:	4770      	bx	lr
   19760:	bf38      	it	cc
   19762:	f04f 30ff 	movcc.w	r0, #4294967295
   19766:	d3f9      	bcc.n	1975c <__mcmp+0x30>
   19768:	2001      	movs	r0, #1
   1976a:	e7f7      	b.n	1975c <__mcmp+0x30>

0001976c <__ulp>:
   1976c:	f240 0300 	movw	r3, #0
   19770:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
   19774:	ea01 0303 	and.w	r3, r1, r3
   19778:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
   1977c:	2b00      	cmp	r3, #0
   1977e:	dd02      	ble.n	19786 <__ulp+0x1a>
   19780:	4619      	mov	r1, r3
   19782:	2000      	movs	r0, #0
   19784:	4770      	bx	lr
   19786:	425b      	negs	r3, r3
   19788:	151b      	asrs	r3, r3, #20
   1978a:	2b13      	cmp	r3, #19
   1978c:	dd0e      	ble.n	197ac <__ulp+0x40>
   1978e:	3b14      	subs	r3, #20
   19790:	2b1e      	cmp	r3, #30
   19792:	dd03      	ble.n	1979c <__ulp+0x30>
   19794:	2301      	movs	r3, #1
   19796:	2100      	movs	r1, #0
   19798:	4618      	mov	r0, r3
   1979a:	4770      	bx	lr
   1979c:	2201      	movs	r2, #1
   1979e:	f1c3 031f 	rsb	r3, r3, #31
   197a2:	2100      	movs	r1, #0
   197a4:	fa12 f303 	lsls.w	r3, r2, r3
   197a8:	4618      	mov	r0, r3
   197aa:	4770      	bx	lr
   197ac:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   197b0:	2000      	movs	r0, #0
   197b2:	fa52 f103 	asrs.w	r1, r2, r3
   197b6:	4770      	bx	lr

000197b8 <__b2d>:
   197b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   197bc:	6904      	ldr	r4, [r0, #16]
   197be:	f100 0614 	add.w	r6, r0, #20
   197c2:	460f      	mov	r7, r1
   197c4:	3404      	adds	r4, #4
   197c6:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
   197ca:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   197ce:	46a0      	mov	r8, r4
   197d0:	4628      	mov	r0, r5
   197d2:	f7ff ff59 	bl	19688 <__hi0bits>
   197d6:	280a      	cmp	r0, #10
   197d8:	f1c0 0320 	rsb	r3, r0, #32
   197dc:	603b      	str	r3, [r7, #0]
   197de:	dc14      	bgt.n	1980a <__b2d+0x52>
   197e0:	42a6      	cmp	r6, r4
   197e2:	f1c0 030b 	rsb	r3, r0, #11
   197e6:	d237      	bcs.n	19858 <__b2d+0xa0>
   197e8:	f854 1c04 	ldr.w	r1, [r4, #-4]
   197ec:	40d9      	lsrs	r1, r3
   197ee:	fa25 fc03 	lsr.w	ip, r5, r3
   197f2:	3015      	adds	r0, #21
   197f4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
   197f8:	4085      	lsls	r5, r0
   197fa:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
   197fe:	ea41 0205 	orr.w	r2, r1, r5
   19802:	4610      	mov	r0, r2
   19804:	4619      	mov	r1, r3
   19806:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   1980a:	42a6      	cmp	r6, r4
   1980c:	d320      	bcc.n	19850 <__b2d+0x98>
   1980e:	2100      	movs	r1, #0
   19810:	380b      	subs	r0, #11
   19812:	bf02      	ittt	eq
   19814:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
   19818:	460a      	moveq	r2, r1
   1981a:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
   1981e:	d0f0      	beq.n	19802 <__b2d+0x4a>
   19820:	42b4      	cmp	r4, r6
   19822:	f1c0 0320 	rsb	r3, r0, #32
   19826:	d919      	bls.n	1985c <__b2d+0xa4>
   19828:	f854 4c04 	ldr.w	r4, [r4, #-4]
   1982c:	40dc      	lsrs	r4, r3
   1982e:	4085      	lsls	r5, r0
   19830:	fa21 fc03 	lsr.w	ip, r1, r3
   19834:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
   19838:	fa11 f000 	lsls.w	r0, r1, r0
   1983c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
   19840:	ea44 0200 	orr.w	r2, r4, r0
   19844:	ea45 030c 	orr.w	r3, r5, ip
   19848:	4610      	mov	r0, r2
   1984a:	4619      	mov	r1, r3
   1984c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19850:	f854 1c04 	ldr.w	r1, [r4, #-4]
   19854:	3c04      	subs	r4, #4
   19856:	e7db      	b.n	19810 <__b2d+0x58>
   19858:	2100      	movs	r1, #0
   1985a:	e7c8      	b.n	197ee <__b2d+0x36>
   1985c:	2400      	movs	r4, #0
   1985e:	e7e6      	b.n	1982e <__b2d+0x76>

00019860 <__ratio>:
   19860:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   19864:	b083      	sub	sp, #12
   19866:	460e      	mov	r6, r1
   19868:	a901      	add	r1, sp, #4
   1986a:	4607      	mov	r7, r0
   1986c:	f7ff ffa4 	bl	197b8 <__b2d>
   19870:	460d      	mov	r5, r1
   19872:	4604      	mov	r4, r0
   19874:	4669      	mov	r1, sp
   19876:	4630      	mov	r0, r6
   19878:	f7ff ff9e 	bl	197b8 <__b2d>
   1987c:	f8dd c004 	ldr.w	ip, [sp, #4]
   19880:	46a9      	mov	r9, r5
   19882:	46a0      	mov	r8, r4
   19884:	460b      	mov	r3, r1
   19886:	4602      	mov	r2, r0
   19888:	6931      	ldr	r1, [r6, #16]
   1988a:	4616      	mov	r6, r2
   1988c:	6938      	ldr	r0, [r7, #16]
   1988e:	461f      	mov	r7, r3
   19890:	1a40      	subs	r0, r0, r1
   19892:	9900      	ldr	r1, [sp, #0]
   19894:	ebc1 010c 	rsb	r1, r1, ip
   19898:	eb01 1140 	add.w	r1, r1, r0, lsl #5
   1989c:	2900      	cmp	r1, #0
   1989e:	bfc9      	itett	gt
   198a0:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
   198a4:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
   198a8:	4624      	movgt	r4, r4
   198aa:	464d      	movgt	r5, r9
   198ac:	bfdc      	itt	le
   198ae:	4612      	movle	r2, r2
   198b0:	463b      	movle	r3, r7
   198b2:	4620      	mov	r0, r4
   198b4:	4629      	mov	r1, r5
   198b6:	f7fb f98f 	bl	14bd8 <__aeabi_ddiv>
   198ba:	b003      	add	sp, #12
   198bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

000198c0 <_mprec_log10>:
   198c0:	2817      	cmp	r0, #23
   198c2:	b510      	push	{r4, lr}
   198c4:	4604      	mov	r4, r0
   198c6:	dd0e      	ble.n	198e6 <_mprec_log10+0x26>
   198c8:	f240 0100 	movw	r1, #0
   198cc:	2000      	movs	r0, #0
   198ce:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   198d2:	f240 0300 	movw	r3, #0
   198d6:	2200      	movs	r2, #0
   198d8:	f2c4 0324 	movt	r3, #16420	; 0x4024
   198dc:	f7fb f852 	bl	14984 <__aeabi_dmul>
   198e0:	3c01      	subs	r4, #1
   198e2:	d1f6      	bne.n	198d2 <_mprec_log10+0x12>
   198e4:	bd10      	pop	{r4, pc}
   198e6:	f24e 43f0 	movw	r3, #58608	; 0xe4f0
   198ea:	f2c0 0302 	movt	r3, #2
   198ee:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
   198f2:	e9d3 0100 	ldrd	r0, r1, [r3]
   198f6:	bd10      	pop	{r4, pc}

000198f8 <__copybits>:
   198f8:	6913      	ldr	r3, [r2, #16]
   198fa:	3901      	subs	r1, #1
   198fc:	f102 0c14 	add.w	ip, r2, #20
   19900:	b410      	push	{r4}
   19902:	eb02 0283 	add.w	r2, r2, r3, lsl #2
   19906:	114c      	asrs	r4, r1, #5
   19908:	3214      	adds	r2, #20
   1990a:	3401      	adds	r4, #1
   1990c:	4594      	cmp	ip, r2
   1990e:	eb00 0484 	add.w	r4, r0, r4, lsl #2
   19912:	d20f      	bcs.n	19934 <__copybits+0x3c>
   19914:	2300      	movs	r3, #0
   19916:	f85c 1003 	ldr.w	r1, [ip, r3]
   1991a:	50c1      	str	r1, [r0, r3]
   1991c:	3304      	adds	r3, #4
   1991e:	eb03 010c 	add.w	r1, r3, ip
   19922:	428a      	cmp	r2, r1
   19924:	d8f7      	bhi.n	19916 <__copybits+0x1e>
   19926:	ea6f 0c0c 	mvn.w	ip, ip
   1992a:	4462      	add	r2, ip
   1992c:	f022 0203 	bic.w	r2, r2, #3
   19930:	3204      	adds	r2, #4
   19932:	1880      	adds	r0, r0, r2
   19934:	4284      	cmp	r4, r0
   19936:	d904      	bls.n	19942 <__copybits+0x4a>
   19938:	2300      	movs	r3, #0
   1993a:	f840 3b04 	str.w	r3, [r0], #4
   1993e:	4284      	cmp	r4, r0
   19940:	d8fb      	bhi.n	1993a <__copybits+0x42>
   19942:	bc10      	pop	{r4}
   19944:	4770      	bx	lr
   19946:	bf00      	nop

00019948 <__any_on>:
   19948:	6902      	ldr	r2, [r0, #16]
   1994a:	114b      	asrs	r3, r1, #5
   1994c:	429a      	cmp	r2, r3
   1994e:	db10      	blt.n	19972 <__any_on+0x2a>
   19950:	dd0e      	ble.n	19970 <__any_on+0x28>
   19952:	f011 011f 	ands.w	r1, r1, #31
   19956:	d00b      	beq.n	19970 <__any_on+0x28>
   19958:	461a      	mov	r2, r3
   1995a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
   1995e:	695b      	ldr	r3, [r3, #20]
   19960:	fa23 fc01 	lsr.w	ip, r3, r1
   19964:	fa0c f101 	lsl.w	r1, ip, r1
   19968:	4299      	cmp	r1, r3
   1996a:	d002      	beq.n	19972 <__any_on+0x2a>
   1996c:	2001      	movs	r0, #1
   1996e:	4770      	bx	lr
   19970:	461a      	mov	r2, r3
   19972:	3204      	adds	r2, #4
   19974:	f100 0114 	add.w	r1, r0, #20
   19978:	eb00 0382 	add.w	r3, r0, r2, lsl #2
   1997c:	f103 0c04 	add.w	ip, r3, #4
   19980:	4561      	cmp	r1, ip
   19982:	d20b      	bcs.n	1999c <__any_on+0x54>
   19984:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   19988:	2a00      	cmp	r2, #0
   1998a:	d1ef      	bne.n	1996c <__any_on+0x24>
   1998c:	4299      	cmp	r1, r3
   1998e:	d205      	bcs.n	1999c <__any_on+0x54>
   19990:	f853 2d04 	ldr.w	r2, [r3, #-4]!
   19994:	2a00      	cmp	r2, #0
   19996:	d1e9      	bne.n	1996c <__any_on+0x24>
   19998:	4299      	cmp	r1, r3
   1999a:	d3f9      	bcc.n	19990 <__any_on+0x48>
   1999c:	2000      	movs	r0, #0
   1999e:	4770      	bx	lr

000199a0 <_Bfree>:
   199a0:	b530      	push	{r4, r5, lr}
   199a2:	6a45      	ldr	r5, [r0, #36]	; 0x24
   199a4:	b083      	sub	sp, #12
   199a6:	4604      	mov	r4, r0
   199a8:	b155      	cbz	r5, 199c0 <_Bfree+0x20>
   199aa:	b139      	cbz	r1, 199bc <_Bfree+0x1c>
   199ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
   199ae:	684a      	ldr	r2, [r1, #4]
   199b0:	68db      	ldr	r3, [r3, #12]
   199b2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
   199b6:	6008      	str	r0, [r1, #0]
   199b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
   199bc:	b003      	add	sp, #12
   199be:	bd30      	pop	{r4, r5, pc}
   199c0:	2010      	movs	r0, #16
   199c2:	9101      	str	r1, [sp, #4]
   199c4:	f7ff faba 	bl	18f3c <malloc>
   199c8:	9901      	ldr	r1, [sp, #4]
   199ca:	6260      	str	r0, [r4, #36]	; 0x24
   199cc:	60c5      	str	r5, [r0, #12]
   199ce:	6045      	str	r5, [r0, #4]
   199d0:	6085      	str	r5, [r0, #8]
   199d2:	6005      	str	r5, [r0, #0]
   199d4:	e7e9      	b.n	199aa <_Bfree+0xa>
   199d6:	bf00      	nop

000199d8 <_Balloc>:
   199d8:	b570      	push	{r4, r5, r6, lr}
   199da:	6a44      	ldr	r4, [r0, #36]	; 0x24
   199dc:	4606      	mov	r6, r0
   199de:	460d      	mov	r5, r1
   199e0:	b164      	cbz	r4, 199fc <_Balloc+0x24>
   199e2:	68e2      	ldr	r2, [r4, #12]
   199e4:	b1a2      	cbz	r2, 19a10 <_Balloc+0x38>
   199e6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
   199ea:	b1eb      	cbz	r3, 19a28 <_Balloc+0x50>
   199ec:	6819      	ldr	r1, [r3, #0]
   199ee:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
   199f2:	2200      	movs	r2, #0
   199f4:	60da      	str	r2, [r3, #12]
   199f6:	611a      	str	r2, [r3, #16]
   199f8:	4618      	mov	r0, r3
   199fa:	bd70      	pop	{r4, r5, r6, pc}
   199fc:	2010      	movs	r0, #16
   199fe:	f7ff fa9d 	bl	18f3c <malloc>
   19a02:	2300      	movs	r3, #0
   19a04:	4604      	mov	r4, r0
   19a06:	6270      	str	r0, [r6, #36]	; 0x24
   19a08:	60c3      	str	r3, [r0, #12]
   19a0a:	6043      	str	r3, [r0, #4]
   19a0c:	6083      	str	r3, [r0, #8]
   19a0e:	6003      	str	r3, [r0, #0]
   19a10:	2210      	movs	r2, #16
   19a12:	4630      	mov	r0, r6
   19a14:	2104      	movs	r1, #4
   19a16:	f000 fddf 	bl	1a5d8 <_calloc_r>
   19a1a:	6a73      	ldr	r3, [r6, #36]	; 0x24
   19a1c:	60e0      	str	r0, [r4, #12]
   19a1e:	68da      	ldr	r2, [r3, #12]
   19a20:	2a00      	cmp	r2, #0
   19a22:	d1e0      	bne.n	199e6 <_Balloc+0xe>
   19a24:	4613      	mov	r3, r2
   19a26:	e7e7      	b.n	199f8 <_Balloc+0x20>
   19a28:	2401      	movs	r4, #1
   19a2a:	4630      	mov	r0, r6
   19a2c:	4621      	mov	r1, r4
   19a2e:	40ac      	lsls	r4, r5
   19a30:	1d62      	adds	r2, r4, #5
   19a32:	0092      	lsls	r2, r2, #2
   19a34:	f000 fdd0 	bl	1a5d8 <_calloc_r>
   19a38:	4603      	mov	r3, r0
   19a3a:	2800      	cmp	r0, #0
   19a3c:	d0dc      	beq.n	199f8 <_Balloc+0x20>
   19a3e:	6045      	str	r5, [r0, #4]
   19a40:	6084      	str	r4, [r0, #8]
   19a42:	e7d6      	b.n	199f2 <_Balloc+0x1a>

00019a44 <__d2b>:
   19a44:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   19a48:	b083      	sub	sp, #12
   19a4a:	2101      	movs	r1, #1
   19a4c:	461d      	mov	r5, r3
   19a4e:	4614      	mov	r4, r2
   19a50:	9f0a      	ldr	r7, [sp, #40]	; 0x28
   19a52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
   19a54:	f7ff ffc0 	bl	199d8 <_Balloc>
   19a58:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
   19a5c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
   19a60:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   19a64:	4615      	mov	r5, r2
   19a66:	ea5f 5a12 	movs.w	sl, r2, lsr #20
   19a6a:	9300      	str	r3, [sp, #0]
   19a6c:	bf1c      	itt	ne
   19a6e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
   19a72:	9300      	strne	r3, [sp, #0]
   19a74:	4680      	mov	r8, r0
   19a76:	2c00      	cmp	r4, #0
   19a78:	d023      	beq.n	19ac2 <__d2b+0x7e>
   19a7a:	a802      	add	r0, sp, #8
   19a7c:	f840 4d04 	str.w	r4, [r0, #-4]!
   19a80:	f7ff fe22 	bl	196c8 <__lo0bits>
   19a84:	4603      	mov	r3, r0
   19a86:	2800      	cmp	r0, #0
   19a88:	d137      	bne.n	19afa <__d2b+0xb6>
   19a8a:	9901      	ldr	r1, [sp, #4]
   19a8c:	9a00      	ldr	r2, [sp, #0]
   19a8e:	f8c8 1014 	str.w	r1, [r8, #20]
   19a92:	2a00      	cmp	r2, #0
   19a94:	bf14      	ite	ne
   19a96:	2402      	movne	r4, #2
   19a98:	2401      	moveq	r4, #1
   19a9a:	f8c8 2018 	str.w	r2, [r8, #24]
   19a9e:	f8c8 4010 	str.w	r4, [r8, #16]
   19aa2:	f1ba 0f00 	cmp.w	sl, #0
   19aa6:	d01b      	beq.n	19ae0 <__d2b+0x9c>
   19aa8:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
   19aac:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
   19ab0:	f1aa 0a03 	sub.w	sl, sl, #3
   19ab4:	4453      	add	r3, sl
   19ab6:	603b      	str	r3, [r7, #0]
   19ab8:	6032      	str	r2, [r6, #0]
   19aba:	4640      	mov	r0, r8
   19abc:	b003      	add	sp, #12
   19abe:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19ac2:	4668      	mov	r0, sp
   19ac4:	f7ff fe00 	bl	196c8 <__lo0bits>
   19ac8:	2301      	movs	r3, #1
   19aca:	461c      	mov	r4, r3
   19acc:	f8c8 3010 	str.w	r3, [r8, #16]
   19ad0:	9b00      	ldr	r3, [sp, #0]
   19ad2:	f8c8 3014 	str.w	r3, [r8, #20]
   19ad6:	f100 0320 	add.w	r3, r0, #32
   19ada:	f1ba 0f00 	cmp.w	sl, #0
   19ade:	d1e3      	bne.n	19aa8 <__d2b+0x64>
   19ae0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
   19ae4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
   19ae8:	3b02      	subs	r3, #2
   19aea:	603b      	str	r3, [r7, #0]
   19aec:	6910      	ldr	r0, [r2, #16]
   19aee:	f7ff fdcb 	bl	19688 <__hi0bits>
   19af2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
   19af6:	6030      	str	r0, [r6, #0]
   19af8:	e7df      	b.n	19aba <__d2b+0x76>
   19afa:	9a00      	ldr	r2, [sp, #0]
   19afc:	f1c0 0120 	rsb	r1, r0, #32
   19b00:	fa12 f101 	lsls.w	r1, r2, r1
   19b04:	40c2      	lsrs	r2, r0
   19b06:	9801      	ldr	r0, [sp, #4]
   19b08:	4301      	orrs	r1, r0
   19b0a:	f8c8 1014 	str.w	r1, [r8, #20]
   19b0e:	9200      	str	r2, [sp, #0]
   19b10:	e7bf      	b.n	19a92 <__d2b+0x4e>
   19b12:	bf00      	nop

00019b14 <__mdiff>:
   19b14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19b18:	6913      	ldr	r3, [r2, #16]
   19b1a:	690f      	ldr	r7, [r1, #16]
   19b1c:	460c      	mov	r4, r1
   19b1e:	4615      	mov	r5, r2
   19b20:	1aff      	subs	r7, r7, r3
   19b22:	2f00      	cmp	r7, #0
   19b24:	d04f      	beq.n	19bc6 <__mdiff+0xb2>
   19b26:	db6a      	blt.n	19bfe <__mdiff+0xea>
   19b28:	2700      	movs	r7, #0
   19b2a:	f101 0614 	add.w	r6, r1, #20
   19b2e:	6861      	ldr	r1, [r4, #4]
   19b30:	f7ff ff52 	bl	199d8 <_Balloc>
   19b34:	f8d5 8010 	ldr.w	r8, [r5, #16]
   19b38:	f8d4 c010 	ldr.w	ip, [r4, #16]
   19b3c:	f105 0114 	add.w	r1, r5, #20
   19b40:	2200      	movs	r2, #0
   19b42:	eb05 0588 	add.w	r5, r5, r8, lsl #2
   19b46:	eb04 048c 	add.w	r4, r4, ip, lsl #2
   19b4a:	f105 0814 	add.w	r8, r5, #20
   19b4e:	3414      	adds	r4, #20
   19b50:	f100 0314 	add.w	r3, r0, #20
   19b54:	60c7      	str	r7, [r0, #12]
   19b56:	f851 7b04 	ldr.w	r7, [r1], #4
   19b5a:	f856 5b04 	ldr.w	r5, [r6], #4
   19b5e:	46bb      	mov	fp, r7
   19b60:	fa1f fa87 	uxth.w	sl, r7
   19b64:	0c3f      	lsrs	r7, r7, #16
   19b66:	fa1f f985 	uxth.w	r9, r5
   19b6a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
   19b6e:	ebca 0a09 	rsb	sl, sl, r9
   19b72:	4452      	add	r2, sl
   19b74:	eb07 4722 	add.w	r7, r7, r2, asr #16
   19b78:	b292      	uxth	r2, r2
   19b7a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
   19b7e:	f843 2b04 	str.w	r2, [r3], #4
   19b82:	143a      	asrs	r2, r7, #16
   19b84:	4588      	cmp	r8, r1
   19b86:	d8e6      	bhi.n	19b56 <__mdiff+0x42>
   19b88:	42a6      	cmp	r6, r4
   19b8a:	d20e      	bcs.n	19baa <__mdiff+0x96>
   19b8c:	f856 1b04 	ldr.w	r1, [r6], #4
   19b90:	b28d      	uxth	r5, r1
   19b92:	0c09      	lsrs	r1, r1, #16
   19b94:	1952      	adds	r2, r2, r5
   19b96:	eb01 4122 	add.w	r1, r1, r2, asr #16
   19b9a:	b292      	uxth	r2, r2
   19b9c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
   19ba0:	f843 2b04 	str.w	r2, [r3], #4
   19ba4:	140a      	asrs	r2, r1, #16
   19ba6:	42b4      	cmp	r4, r6
   19ba8:	d8f0      	bhi.n	19b8c <__mdiff+0x78>
   19baa:	f853 2c04 	ldr.w	r2, [r3, #-4]
   19bae:	b932      	cbnz	r2, 19bbe <__mdiff+0xaa>
   19bb0:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19bb4:	f10c 3cff 	add.w	ip, ip, #4294967295
   19bb8:	3b04      	subs	r3, #4
   19bba:	2a00      	cmp	r2, #0
   19bbc:	d0f8      	beq.n	19bb0 <__mdiff+0x9c>
   19bbe:	f8c0 c010 	str.w	ip, [r0, #16]
   19bc2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bc6:	3304      	adds	r3, #4
   19bc8:	f101 0614 	add.w	r6, r1, #20
   19bcc:	009b      	lsls	r3, r3, #2
   19bce:	18d2      	adds	r2, r2, r3
   19bd0:	18cb      	adds	r3, r1, r3
   19bd2:	3304      	adds	r3, #4
   19bd4:	3204      	adds	r2, #4
   19bd6:	f853 cc04 	ldr.w	ip, [r3, #-4]
   19bda:	3b04      	subs	r3, #4
   19bdc:	f852 1c04 	ldr.w	r1, [r2, #-4]
   19be0:	3a04      	subs	r2, #4
   19be2:	458c      	cmp	ip, r1
   19be4:	d10a      	bne.n	19bfc <__mdiff+0xe8>
   19be6:	429e      	cmp	r6, r3
   19be8:	d3f5      	bcc.n	19bd6 <__mdiff+0xc2>
   19bea:	2100      	movs	r1, #0
   19bec:	f7ff fef4 	bl	199d8 <_Balloc>
   19bf0:	2301      	movs	r3, #1
   19bf2:	6103      	str	r3, [r0, #16]
   19bf4:	2300      	movs	r3, #0
   19bf6:	6143      	str	r3, [r0, #20]
   19bf8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19bfc:	d297      	bcs.n	19b2e <__mdiff+0x1a>
   19bfe:	4623      	mov	r3, r4
   19c00:	462c      	mov	r4, r5
   19c02:	2701      	movs	r7, #1
   19c04:	461d      	mov	r5, r3
   19c06:	f104 0614 	add.w	r6, r4, #20
   19c0a:	e790      	b.n	19b2e <__mdiff+0x1a>

00019c0c <__lshift>:
   19c0c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19c10:	690d      	ldr	r5, [r1, #16]
   19c12:	688b      	ldr	r3, [r1, #8]
   19c14:	1156      	asrs	r6, r2, #5
   19c16:	3501      	adds	r5, #1
   19c18:	460c      	mov	r4, r1
   19c1a:	19ad      	adds	r5, r5, r6
   19c1c:	4690      	mov	r8, r2
   19c1e:	429d      	cmp	r5, r3
   19c20:	4682      	mov	sl, r0
   19c22:	6849      	ldr	r1, [r1, #4]
   19c24:	dd03      	ble.n	19c2e <__lshift+0x22>
   19c26:	005b      	lsls	r3, r3, #1
   19c28:	3101      	adds	r1, #1
   19c2a:	429d      	cmp	r5, r3
   19c2c:	dcfb      	bgt.n	19c26 <__lshift+0x1a>
   19c2e:	4650      	mov	r0, sl
   19c30:	f7ff fed2 	bl	199d8 <_Balloc>
   19c34:	2e00      	cmp	r6, #0
   19c36:	4607      	mov	r7, r0
   19c38:	f100 0214 	add.w	r2, r0, #20
   19c3c:	dd0a      	ble.n	19c54 <__lshift+0x48>
   19c3e:	2300      	movs	r3, #0
   19c40:	4619      	mov	r1, r3
   19c42:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
   19c46:	3301      	adds	r3, #1
   19c48:	42b3      	cmp	r3, r6
   19c4a:	d1fa      	bne.n	19c42 <__lshift+0x36>
   19c4c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   19c50:	f103 0214 	add.w	r2, r3, #20
   19c54:	6920      	ldr	r0, [r4, #16]
   19c56:	f104 0314 	add.w	r3, r4, #20
   19c5a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
   19c5e:	3014      	adds	r0, #20
   19c60:	f018 081f 	ands.w	r8, r8, #31
   19c64:	d01b      	beq.n	19c9e <__lshift+0x92>
   19c66:	f1c8 0e20 	rsb	lr, r8, #32
   19c6a:	2100      	movs	r1, #0
   19c6c:	681e      	ldr	r6, [r3, #0]
   19c6e:	fa06 fc08 	lsl.w	ip, r6, r8
   19c72:	ea41 010c 	orr.w	r1, r1, ip
   19c76:	f842 1b04 	str.w	r1, [r2], #4
   19c7a:	f853 1b04 	ldr.w	r1, [r3], #4
   19c7e:	4298      	cmp	r0, r3
   19c80:	fa21 f10e 	lsr.w	r1, r1, lr
   19c84:	d8f2      	bhi.n	19c6c <__lshift+0x60>
   19c86:	6011      	str	r1, [r2, #0]
   19c88:	b101      	cbz	r1, 19c8c <__lshift+0x80>
   19c8a:	3501      	adds	r5, #1
   19c8c:	4650      	mov	r0, sl
   19c8e:	3d01      	subs	r5, #1
   19c90:	4621      	mov	r1, r4
   19c92:	613d      	str	r5, [r7, #16]
   19c94:	f7ff fe84 	bl	199a0 <_Bfree>
   19c98:	4638      	mov	r0, r7
   19c9a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19c9e:	f853 1008 	ldr.w	r1, [r3, r8]
   19ca2:	f842 1008 	str.w	r1, [r2, r8]
   19ca6:	f108 0804 	add.w	r8, r8, #4
   19caa:	eb08 0103 	add.w	r1, r8, r3
   19cae:	4288      	cmp	r0, r1
   19cb0:	d9ec      	bls.n	19c8c <__lshift+0x80>
   19cb2:	f853 1008 	ldr.w	r1, [r3, r8]
   19cb6:	f842 1008 	str.w	r1, [r2, r8]
   19cba:	f108 0804 	add.w	r8, r8, #4
   19cbe:	eb08 0103 	add.w	r1, r8, r3
   19cc2:	4288      	cmp	r0, r1
   19cc4:	d8eb      	bhi.n	19c9e <__lshift+0x92>
   19cc6:	e7e1      	b.n	19c8c <__lshift+0x80>

00019cc8 <__multiply>:
   19cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19ccc:	f8d1 8010 	ldr.w	r8, [r1, #16]
   19cd0:	6917      	ldr	r7, [r2, #16]
   19cd2:	460d      	mov	r5, r1
   19cd4:	4616      	mov	r6, r2
   19cd6:	b087      	sub	sp, #28
   19cd8:	45b8      	cmp	r8, r7
   19cda:	bfb5      	itete	lt
   19cdc:	4615      	movlt	r5, r2
   19cde:	463b      	movge	r3, r7
   19ce0:	460b      	movlt	r3, r1
   19ce2:	4647      	movge	r7, r8
   19ce4:	bfb4      	ite	lt
   19ce6:	461e      	movlt	r6, r3
   19ce8:	4698      	movge	r8, r3
   19cea:	68ab      	ldr	r3, [r5, #8]
   19cec:	eb08 0407 	add.w	r4, r8, r7
   19cf0:	6869      	ldr	r1, [r5, #4]
   19cf2:	429c      	cmp	r4, r3
   19cf4:	bfc8      	it	gt
   19cf6:	3101      	addgt	r1, #1
   19cf8:	f7ff fe6e 	bl	199d8 <_Balloc>
   19cfc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
   19d00:	f100 0b14 	add.w	fp, r0, #20
   19d04:	3314      	adds	r3, #20
   19d06:	9003      	str	r0, [sp, #12]
   19d08:	459b      	cmp	fp, r3
   19d0a:	9304      	str	r3, [sp, #16]
   19d0c:	d206      	bcs.n	19d1c <__multiply+0x54>
   19d0e:	9904      	ldr	r1, [sp, #16]
   19d10:	465b      	mov	r3, fp
   19d12:	2200      	movs	r2, #0
   19d14:	f843 2b04 	str.w	r2, [r3], #4
   19d18:	4299      	cmp	r1, r3
   19d1a:	d8fb      	bhi.n	19d14 <__multiply+0x4c>
   19d1c:	eb06 0888 	add.w	r8, r6, r8, lsl #2
   19d20:	f106 0914 	add.w	r9, r6, #20
   19d24:	f108 0814 	add.w	r8, r8, #20
   19d28:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
   19d2c:	3514      	adds	r5, #20
   19d2e:	45c1      	cmp	r9, r8
   19d30:	f8cd 8004 	str.w	r8, [sp, #4]
   19d34:	f10c 0c14 	add.w	ip, ip, #20
   19d38:	9502      	str	r5, [sp, #8]
   19d3a:	d24b      	bcs.n	19dd4 <__multiply+0x10c>
   19d3c:	f04f 0a00 	mov.w	sl, #0
   19d40:	9405      	str	r4, [sp, #20]
   19d42:	f859 400a 	ldr.w	r4, [r9, sl]
   19d46:	eb0a 080b 	add.w	r8, sl, fp
   19d4a:	b2a0      	uxth	r0, r4
   19d4c:	b1d8      	cbz	r0, 19d86 <__multiply+0xbe>
   19d4e:	9a02      	ldr	r2, [sp, #8]
   19d50:	4643      	mov	r3, r8
   19d52:	2400      	movs	r4, #0
   19d54:	f852 5b04 	ldr.w	r5, [r2], #4
   19d58:	6819      	ldr	r1, [r3, #0]
   19d5a:	b2af      	uxth	r7, r5
   19d5c:	0c2d      	lsrs	r5, r5, #16
   19d5e:	b28e      	uxth	r6, r1
   19d60:	0c09      	lsrs	r1, r1, #16
   19d62:	fb00 6607 	mla	r6, r0, r7, r6
   19d66:	fb00 1105 	mla	r1, r0, r5, r1
   19d6a:	1936      	adds	r6, r6, r4
   19d6c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
   19d70:	b2b6      	uxth	r6, r6
   19d72:	0c0c      	lsrs	r4, r1, #16
   19d74:	4594      	cmp	ip, r2
   19d76:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
   19d7a:	f843 6b04 	str.w	r6, [r3], #4
   19d7e:	d8e9      	bhi.n	19d54 <__multiply+0x8c>
   19d80:	601c      	str	r4, [r3, #0]
   19d82:	f859 400a 	ldr.w	r4, [r9, sl]
   19d86:	0c24      	lsrs	r4, r4, #16
   19d88:	d01c      	beq.n	19dc4 <__multiply+0xfc>
   19d8a:	f85b 200a 	ldr.w	r2, [fp, sl]
   19d8e:	4641      	mov	r1, r8
   19d90:	9b02      	ldr	r3, [sp, #8]
   19d92:	2500      	movs	r5, #0
   19d94:	4610      	mov	r0, r2
   19d96:	881e      	ldrh	r6, [r3, #0]
   19d98:	b297      	uxth	r7, r2
   19d9a:	fb06 5504 	mla	r5, r6, r4, r5
   19d9e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
   19da2:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
   19da6:	600f      	str	r7, [r1, #0]
   19da8:	f851 0f04 	ldr.w	r0, [r1, #4]!
   19dac:	f853 2b04 	ldr.w	r2, [r3], #4
   19db0:	b286      	uxth	r6, r0
   19db2:	0c12      	lsrs	r2, r2, #16
   19db4:	fb02 6204 	mla	r2, r2, r4, r6
   19db8:	eb02 4215 	add.w	r2, r2, r5, lsr #16
   19dbc:	0c15      	lsrs	r5, r2, #16
   19dbe:	459c      	cmp	ip, r3
   19dc0:	d8e9      	bhi.n	19d96 <__multiply+0xce>
   19dc2:	600a      	str	r2, [r1, #0]
   19dc4:	f10a 0a04 	add.w	sl, sl, #4
   19dc8:	9a01      	ldr	r2, [sp, #4]
   19dca:	eb0a 0309 	add.w	r3, sl, r9
   19dce:	429a      	cmp	r2, r3
   19dd0:	d8b7      	bhi.n	19d42 <__multiply+0x7a>
   19dd2:	9c05      	ldr	r4, [sp, #20]
   19dd4:	2c00      	cmp	r4, #0
   19dd6:	dd0b      	ble.n	19df0 <__multiply+0x128>
   19dd8:	9a04      	ldr	r2, [sp, #16]
   19dda:	f852 3c04 	ldr.w	r3, [r2, #-4]
   19dde:	b93b      	cbnz	r3, 19df0 <__multiply+0x128>
   19de0:	4613      	mov	r3, r2
   19de2:	e003      	b.n	19dec <__multiply+0x124>
   19de4:	f853 2c08 	ldr.w	r2, [r3, #-8]
   19de8:	3b04      	subs	r3, #4
   19dea:	b90a      	cbnz	r2, 19df0 <__multiply+0x128>
   19dec:	3c01      	subs	r4, #1
   19dee:	d1f9      	bne.n	19de4 <__multiply+0x11c>
   19df0:	9b03      	ldr	r3, [sp, #12]
   19df2:	4618      	mov	r0, r3
   19df4:	611c      	str	r4, [r3, #16]
   19df6:	b007      	add	sp, #28
   19df8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00019dfc <__i2b>:
   19dfc:	b510      	push	{r4, lr}
   19dfe:	460c      	mov	r4, r1
   19e00:	2101      	movs	r1, #1
   19e02:	f7ff fde9 	bl	199d8 <_Balloc>
   19e06:	2201      	movs	r2, #1
   19e08:	6144      	str	r4, [r0, #20]
   19e0a:	6102      	str	r2, [r0, #16]
   19e0c:	bd10      	pop	{r4, pc}
   19e0e:	bf00      	nop

00019e10 <__multadd>:
   19e10:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
   19e14:	460d      	mov	r5, r1
   19e16:	2100      	movs	r1, #0
   19e18:	4606      	mov	r6, r0
   19e1a:	692c      	ldr	r4, [r5, #16]
   19e1c:	b083      	sub	sp, #12
   19e1e:	f105 0814 	add.w	r8, r5, #20
   19e22:	4608      	mov	r0, r1
   19e24:	f858 7001 	ldr.w	r7, [r8, r1]
   19e28:	3001      	adds	r0, #1
   19e2a:	fa1f fa87 	uxth.w	sl, r7
   19e2e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
   19e32:	fb0a 3302 	mla	r3, sl, r2, r3
   19e36:	fb0c fc02 	mul.w	ip, ip, r2
   19e3a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
   19e3e:	b29b      	uxth	r3, r3
   19e40:	eb03 430c 	add.w	r3, r3, ip, lsl #16
   19e44:	f848 3001 	str.w	r3, [r8, r1]
   19e48:	3104      	adds	r1, #4
   19e4a:	4284      	cmp	r4, r0
   19e4c:	ea4f 431c 	mov.w	r3, ip, lsr #16
   19e50:	dce8      	bgt.n	19e24 <__multadd+0x14>
   19e52:	b13b      	cbz	r3, 19e64 <__multadd+0x54>
   19e54:	68aa      	ldr	r2, [r5, #8]
   19e56:	4294      	cmp	r4, r2
   19e58:	da08      	bge.n	19e6c <__multadd+0x5c>
   19e5a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
   19e5e:	3401      	adds	r4, #1
   19e60:	612c      	str	r4, [r5, #16]
   19e62:	6153      	str	r3, [r2, #20]
   19e64:	4628      	mov	r0, r5
   19e66:	b003      	add	sp, #12
   19e68:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
   19e6c:	6869      	ldr	r1, [r5, #4]
   19e6e:	4630      	mov	r0, r6
   19e70:	9301      	str	r3, [sp, #4]
   19e72:	3101      	adds	r1, #1
   19e74:	f7ff fdb0 	bl	199d8 <_Balloc>
   19e78:	692a      	ldr	r2, [r5, #16]
   19e7a:	f105 010c 	add.w	r1, r5, #12
   19e7e:	3202      	adds	r2, #2
   19e80:	0092      	lsls	r2, r2, #2
   19e82:	4607      	mov	r7, r0
   19e84:	300c      	adds	r0, #12
   19e86:	f7fb facd 	bl	15424 <memcpy>
   19e8a:	4629      	mov	r1, r5
   19e8c:	4630      	mov	r0, r6
   19e8e:	463d      	mov	r5, r7
   19e90:	f7ff fd86 	bl	199a0 <_Bfree>
   19e94:	9b01      	ldr	r3, [sp, #4]
   19e96:	e7e0      	b.n	19e5a <__multadd+0x4a>

00019e98 <__pow5mult>:
   19e98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   19e9c:	4615      	mov	r5, r2
   19e9e:	f012 0203 	ands.w	r2, r2, #3
   19ea2:	4604      	mov	r4, r0
   19ea4:	4688      	mov	r8, r1
   19ea6:	d12c      	bne.n	19f02 <__pow5mult+0x6a>
   19ea8:	10ad      	asrs	r5, r5, #2
   19eaa:	d01e      	beq.n	19eea <__pow5mult+0x52>
   19eac:	6a66      	ldr	r6, [r4, #36]	; 0x24
   19eae:	2e00      	cmp	r6, #0
   19eb0:	d034      	beq.n	19f1c <__pow5mult+0x84>
   19eb2:	68b7      	ldr	r7, [r6, #8]
   19eb4:	2f00      	cmp	r7, #0
   19eb6:	d03b      	beq.n	19f30 <__pow5mult+0x98>
   19eb8:	f015 0f01 	tst.w	r5, #1
   19ebc:	d108      	bne.n	19ed0 <__pow5mult+0x38>
   19ebe:	106d      	asrs	r5, r5, #1
   19ec0:	d013      	beq.n	19eea <__pow5mult+0x52>
   19ec2:	683e      	ldr	r6, [r7, #0]
   19ec4:	b1a6      	cbz	r6, 19ef0 <__pow5mult+0x58>
   19ec6:	4630      	mov	r0, r6
   19ec8:	4607      	mov	r7, r0
   19eca:	f015 0f01 	tst.w	r5, #1
   19ece:	d0f6      	beq.n	19ebe <__pow5mult+0x26>
   19ed0:	4641      	mov	r1, r8
   19ed2:	463a      	mov	r2, r7
   19ed4:	4620      	mov	r0, r4
   19ed6:	f7ff fef7 	bl	19cc8 <__multiply>
   19eda:	4641      	mov	r1, r8
   19edc:	4606      	mov	r6, r0
   19ede:	4620      	mov	r0, r4
   19ee0:	f7ff fd5e 	bl	199a0 <_Bfree>
   19ee4:	106d      	asrs	r5, r5, #1
   19ee6:	46b0      	mov	r8, r6
   19ee8:	d1eb      	bne.n	19ec2 <__pow5mult+0x2a>
   19eea:	4640      	mov	r0, r8
   19eec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   19ef0:	4639      	mov	r1, r7
   19ef2:	463a      	mov	r2, r7
   19ef4:	4620      	mov	r0, r4
   19ef6:	f7ff fee7 	bl	19cc8 <__multiply>
   19efa:	6038      	str	r0, [r7, #0]
   19efc:	4607      	mov	r7, r0
   19efe:	6006      	str	r6, [r0, #0]
   19f00:	e7e3      	b.n	19eca <__pow5mult+0x32>
   19f02:	f24e 4cf0 	movw	ip, #58608	; 0xe4f0
   19f06:	2300      	movs	r3, #0
   19f08:	f2c0 0c02 	movt	ip, #2
   19f0c:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
   19f10:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
   19f14:	f7ff ff7c 	bl	19e10 <__multadd>
   19f18:	4680      	mov	r8, r0
   19f1a:	e7c5      	b.n	19ea8 <__pow5mult+0x10>
   19f1c:	2010      	movs	r0, #16
   19f1e:	f7ff f80d 	bl	18f3c <malloc>
   19f22:	2300      	movs	r3, #0
   19f24:	4606      	mov	r6, r0
   19f26:	6260      	str	r0, [r4, #36]	; 0x24
   19f28:	60c3      	str	r3, [r0, #12]
   19f2a:	6043      	str	r3, [r0, #4]
   19f2c:	6083      	str	r3, [r0, #8]
   19f2e:	6003      	str	r3, [r0, #0]
   19f30:	4620      	mov	r0, r4
   19f32:	f240 2171 	movw	r1, #625	; 0x271
   19f36:	f7ff ff61 	bl	19dfc <__i2b>
   19f3a:	2300      	movs	r3, #0
   19f3c:	60b0      	str	r0, [r6, #8]
   19f3e:	4607      	mov	r7, r0
   19f40:	6003      	str	r3, [r0, #0]
   19f42:	e7b9      	b.n	19eb8 <__pow5mult+0x20>

00019f44 <__s2b>:
   19f44:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
   19f48:	461e      	mov	r6, r3
   19f4a:	f648 6339 	movw	r3, #36409	; 0x8e39
   19f4e:	f106 0c08 	add.w	ip, r6, #8
   19f52:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
   19f56:	4688      	mov	r8, r1
   19f58:	4605      	mov	r5, r0
   19f5a:	4617      	mov	r7, r2
   19f5c:	fb83 130c 	smull	r1, r3, r3, ip
   19f60:	ea4f 7cec 	mov.w	ip, ip, asr #31
   19f64:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
   19f68:	f1bc 0f01 	cmp.w	ip, #1
   19f6c:	dd35      	ble.n	19fda <__s2b+0x96>
   19f6e:	2100      	movs	r1, #0
   19f70:	2201      	movs	r2, #1
   19f72:	0052      	lsls	r2, r2, #1
   19f74:	3101      	adds	r1, #1
   19f76:	4594      	cmp	ip, r2
   19f78:	dcfb      	bgt.n	19f72 <__s2b+0x2e>
   19f7a:	4628      	mov	r0, r5
   19f7c:	f7ff fd2c 	bl	199d8 <_Balloc>
   19f80:	9b08      	ldr	r3, [sp, #32]
   19f82:	6143      	str	r3, [r0, #20]
   19f84:	2301      	movs	r3, #1
   19f86:	2f09      	cmp	r7, #9
   19f88:	6103      	str	r3, [r0, #16]
   19f8a:	dd22      	ble.n	19fd2 <__s2b+0x8e>
   19f8c:	f108 0a09 	add.w	sl, r8, #9
   19f90:	2409      	movs	r4, #9
   19f92:	f818 3004 	ldrb.w	r3, [r8, r4]
   19f96:	4601      	mov	r1, r0
   19f98:	220a      	movs	r2, #10
   19f9a:	3401      	adds	r4, #1
   19f9c:	3b30      	subs	r3, #48	; 0x30
   19f9e:	4628      	mov	r0, r5
   19fa0:	f7ff ff36 	bl	19e10 <__multadd>
   19fa4:	42a7      	cmp	r7, r4
   19fa6:	dcf4      	bgt.n	19f92 <__s2b+0x4e>
   19fa8:	eb0a 0807 	add.w	r8, sl, r7
   19fac:	f1a8 0808 	sub.w	r8, r8, #8
   19fb0:	42be      	cmp	r6, r7
   19fb2:	dd0c      	ble.n	19fce <__s2b+0x8a>
   19fb4:	2400      	movs	r4, #0
   19fb6:	f818 3004 	ldrb.w	r3, [r8, r4]
   19fba:	4601      	mov	r1, r0
   19fbc:	3401      	adds	r4, #1
   19fbe:	220a      	movs	r2, #10
   19fc0:	3b30      	subs	r3, #48	; 0x30
   19fc2:	4628      	mov	r0, r5
   19fc4:	f7ff ff24 	bl	19e10 <__multadd>
   19fc8:	19e3      	adds	r3, r4, r7
   19fca:	429e      	cmp	r6, r3
   19fcc:	dcf3      	bgt.n	19fb6 <__s2b+0x72>
   19fce:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
   19fd2:	f108 080a 	add.w	r8, r8, #10
   19fd6:	2709      	movs	r7, #9
   19fd8:	e7ea      	b.n	19fb0 <__s2b+0x6c>
   19fda:	2100      	movs	r1, #0
   19fdc:	e7cd      	b.n	19f7a <__s2b+0x36>
   19fde:	bf00      	nop

00019fe0 <_realloc_r>:
   19fe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19fe4:	4691      	mov	r9, r2
   19fe6:	b083      	sub	sp, #12
   19fe8:	4607      	mov	r7, r0
   19fea:	460e      	mov	r6, r1
   19fec:	2900      	cmp	r1, #0
   19fee:	f000 813a 	beq.w	1a266 <_realloc_r+0x286>
   19ff2:	f1a1 0808 	sub.w	r8, r1, #8
   19ff6:	f109 040b 	add.w	r4, r9, #11
   19ffa:	f7ff fb41 	bl	19680 <__malloc_lock>
   19ffe:	2c16      	cmp	r4, #22
   1a000:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1a004:	460b      	mov	r3, r1
   1a006:	f200 80a0 	bhi.w	1a14a <_realloc_r+0x16a>
   1a00a:	2210      	movs	r2, #16
   1a00c:	2500      	movs	r5, #0
   1a00e:	4614      	mov	r4, r2
   1a010:	454c      	cmp	r4, r9
   1a012:	bf38      	it	cc
   1a014:	f045 0501 	orrcc.w	r5, r5, #1
   1a018:	2d00      	cmp	r5, #0
   1a01a:	f040 812a 	bne.w	1a272 <_realloc_r+0x292>
   1a01e:	f021 0a03 	bic.w	sl, r1, #3
   1a022:	4592      	cmp	sl, r2
   1a024:	bfa2      	ittt	ge
   1a026:	4640      	movge	r0, r8
   1a028:	4655      	movge	r5, sl
   1a02a:	f108 0808 	addge.w	r8, r8, #8
   1a02e:	da75      	bge.n	1a11c <_realloc_r+0x13c>
   1a030:	f240 2310 	movw	r3, #528	; 0x210
   1a034:	eb08 000a 	add.w	r0, r8, sl
   1a038:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1a03c:	f8d3 e008 	ldr.w	lr, [r3, #8]
   1a040:	4586      	cmp	lr, r0
   1a042:	f000 811a 	beq.w	1a27a <_realloc_r+0x29a>
   1a046:	f8d0 c004 	ldr.w	ip, [r0, #4]
   1a04a:	f02c 0b01 	bic.w	fp, ip, #1
   1a04e:	4483      	add	fp, r0
   1a050:	f8db b004 	ldr.w	fp, [fp, #4]
   1a054:	f01b 0f01 	tst.w	fp, #1
   1a058:	d07c      	beq.n	1a154 <_realloc_r+0x174>
   1a05a:	46ac      	mov	ip, r5
   1a05c:	4628      	mov	r0, r5
   1a05e:	f011 0f01 	tst.w	r1, #1
   1a062:	f040 809b 	bne.w	1a19c <_realloc_r+0x1bc>
   1a066:	f856 1c08 	ldr.w	r1, [r6, #-8]
   1a06a:	ebc1 0b08 	rsb	fp, r1, r8
   1a06e:	f8db 5004 	ldr.w	r5, [fp, #4]
   1a072:	f025 0503 	bic.w	r5, r5, #3
   1a076:	2800      	cmp	r0, #0
   1a078:	f000 80dd 	beq.w	1a236 <_realloc_r+0x256>
   1a07c:	4570      	cmp	r0, lr
   1a07e:	f000 811f 	beq.w	1a2c0 <_realloc_r+0x2e0>
   1a082:	eb05 030a 	add.w	r3, r5, sl
   1a086:	eb0c 0503 	add.w	r5, ip, r3
   1a08a:	4295      	cmp	r5, r2
   1a08c:	bfb8      	it	lt
   1a08e:	461d      	movlt	r5, r3
   1a090:	f2c0 80d2 	blt.w	1a238 <_realloc_r+0x258>
   1a094:	6881      	ldr	r1, [r0, #8]
   1a096:	465b      	mov	r3, fp
   1a098:	68c0      	ldr	r0, [r0, #12]
   1a09a:	f1aa 0204 	sub.w	r2, sl, #4
   1a09e:	2a24      	cmp	r2, #36	; 0x24
   1a0a0:	6081      	str	r1, [r0, #8]
   1a0a2:	60c8      	str	r0, [r1, #12]
   1a0a4:	f853 1f08 	ldr.w	r1, [r3, #8]!
   1a0a8:	f8db 000c 	ldr.w	r0, [fp, #12]
   1a0ac:	6081      	str	r1, [r0, #8]
   1a0ae:	60c8      	str	r0, [r1, #12]
   1a0b0:	f200 80d0 	bhi.w	1a254 <_realloc_r+0x274>
   1a0b4:	2a13      	cmp	r2, #19
   1a0b6:	469c      	mov	ip, r3
   1a0b8:	d921      	bls.n	1a0fe <_realloc_r+0x11e>
   1a0ba:	4631      	mov	r1, r6
   1a0bc:	f10b 0c10 	add.w	ip, fp, #16
   1a0c0:	f851 0b04 	ldr.w	r0, [r1], #4
   1a0c4:	f8cb 0008 	str.w	r0, [fp, #8]
   1a0c8:	6870      	ldr	r0, [r6, #4]
   1a0ca:	1d0e      	adds	r6, r1, #4
   1a0cc:	2a1b      	cmp	r2, #27
   1a0ce:	f8cb 000c 	str.w	r0, [fp, #12]
   1a0d2:	d914      	bls.n	1a0fe <_realloc_r+0x11e>
   1a0d4:	6848      	ldr	r0, [r1, #4]
   1a0d6:	1d31      	adds	r1, r6, #4
   1a0d8:	f10b 0c18 	add.w	ip, fp, #24
   1a0dc:	f8cb 0010 	str.w	r0, [fp, #16]
   1a0e0:	6870      	ldr	r0, [r6, #4]
   1a0e2:	1d0e      	adds	r6, r1, #4
   1a0e4:	2a24      	cmp	r2, #36	; 0x24
   1a0e6:	f8cb 0014 	str.w	r0, [fp, #20]
   1a0ea:	d108      	bne.n	1a0fe <_realloc_r+0x11e>
   1a0ec:	684a      	ldr	r2, [r1, #4]
   1a0ee:	f10b 0c20 	add.w	ip, fp, #32
   1a0f2:	f8cb 2018 	str.w	r2, [fp, #24]
   1a0f6:	6872      	ldr	r2, [r6, #4]
   1a0f8:	3608      	adds	r6, #8
   1a0fa:	f8cb 201c 	str.w	r2, [fp, #28]
   1a0fe:	4631      	mov	r1, r6
   1a100:	4698      	mov	r8, r3
   1a102:	4662      	mov	r2, ip
   1a104:	4658      	mov	r0, fp
   1a106:	f851 3b04 	ldr.w	r3, [r1], #4
   1a10a:	f842 3b04 	str.w	r3, [r2], #4
   1a10e:	6873      	ldr	r3, [r6, #4]
   1a110:	f8cc 3004 	str.w	r3, [ip, #4]
   1a114:	684b      	ldr	r3, [r1, #4]
   1a116:	6053      	str	r3, [r2, #4]
   1a118:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a11c:	ebc4 0c05 	rsb	ip, r4, r5
   1a120:	f1bc 0f0f 	cmp.w	ip, #15
   1a124:	d826      	bhi.n	1a174 <_realloc_r+0x194>
   1a126:	1942      	adds	r2, r0, r5
   1a128:	f003 0301 	and.w	r3, r3, #1
   1a12c:	ea43 0505 	orr.w	r5, r3, r5
   1a130:	6045      	str	r5, [r0, #4]
   1a132:	6853      	ldr	r3, [r2, #4]
   1a134:	f043 0301 	orr.w	r3, r3, #1
   1a138:	6053      	str	r3, [r2, #4]
   1a13a:	4638      	mov	r0, r7
   1a13c:	4645      	mov	r5, r8
   1a13e:	f7ff faa1 	bl	19684 <__malloc_unlock>
   1a142:	4628      	mov	r0, r5
   1a144:	b003      	add	sp, #12
   1a146:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a14a:	f024 0407 	bic.w	r4, r4, #7
   1a14e:	4622      	mov	r2, r4
   1a150:	0fe5      	lsrs	r5, r4, #31
   1a152:	e75d      	b.n	1a010 <_realloc_r+0x30>
   1a154:	f02c 0c03 	bic.w	ip, ip, #3
   1a158:	eb0c 050a 	add.w	r5, ip, sl
   1a15c:	4295      	cmp	r5, r2
   1a15e:	f6ff af7e 	blt.w	1a05e <_realloc_r+0x7e>
   1a162:	6882      	ldr	r2, [r0, #8]
   1a164:	460b      	mov	r3, r1
   1a166:	68c1      	ldr	r1, [r0, #12]
   1a168:	4640      	mov	r0, r8
   1a16a:	f108 0808 	add.w	r8, r8, #8
   1a16e:	608a      	str	r2, [r1, #8]
   1a170:	60d1      	str	r1, [r2, #12]
   1a172:	e7d3      	b.n	1a11c <_realloc_r+0x13c>
   1a174:	1901      	adds	r1, r0, r4
   1a176:	f003 0301 	and.w	r3, r3, #1
   1a17a:	eb01 020c 	add.w	r2, r1, ip
   1a17e:	ea43 0404 	orr.w	r4, r3, r4
   1a182:	f04c 0301 	orr.w	r3, ip, #1
   1a186:	6044      	str	r4, [r0, #4]
   1a188:	604b      	str	r3, [r1, #4]
   1a18a:	4638      	mov	r0, r7
   1a18c:	6853      	ldr	r3, [r2, #4]
   1a18e:	3108      	adds	r1, #8
   1a190:	f043 0301 	orr.w	r3, r3, #1
   1a194:	6053      	str	r3, [r2, #4]
   1a196:	f7fe fdaf 	bl	18cf8 <_free_r>
   1a19a:	e7ce      	b.n	1a13a <_realloc_r+0x15a>
   1a19c:	4649      	mov	r1, r9
   1a19e:	4638      	mov	r0, r7
   1a1a0:	f7fe fed4 	bl	18f4c <_malloc_r>
   1a1a4:	4605      	mov	r5, r0
   1a1a6:	2800      	cmp	r0, #0
   1a1a8:	d041      	beq.n	1a22e <_realloc_r+0x24e>
   1a1aa:	f8d8 3004 	ldr.w	r3, [r8, #4]
   1a1ae:	f1a0 0208 	sub.w	r2, r0, #8
   1a1b2:	f023 0101 	bic.w	r1, r3, #1
   1a1b6:	4441      	add	r1, r8
   1a1b8:	428a      	cmp	r2, r1
   1a1ba:	f000 80d7 	beq.w	1a36c <_realloc_r+0x38c>
   1a1be:	f1aa 0204 	sub.w	r2, sl, #4
   1a1c2:	4631      	mov	r1, r6
   1a1c4:	2a24      	cmp	r2, #36	; 0x24
   1a1c6:	d878      	bhi.n	1a2ba <_realloc_r+0x2da>
   1a1c8:	2a13      	cmp	r2, #19
   1a1ca:	4603      	mov	r3, r0
   1a1cc:	d921      	bls.n	1a212 <_realloc_r+0x232>
   1a1ce:	4634      	mov	r4, r6
   1a1d0:	f854 3b04 	ldr.w	r3, [r4], #4
   1a1d4:	1d21      	adds	r1, r4, #4
   1a1d6:	f840 3b04 	str.w	r3, [r0], #4
   1a1da:	1d03      	adds	r3, r0, #4
   1a1dc:	f8d6 c004 	ldr.w	ip, [r6, #4]
   1a1e0:	2a1b      	cmp	r2, #27
   1a1e2:	f8c5 c004 	str.w	ip, [r5, #4]
   1a1e6:	d914      	bls.n	1a212 <_realloc_r+0x232>
   1a1e8:	f8d4 e004 	ldr.w	lr, [r4, #4]
   1a1ec:	1d1c      	adds	r4, r3, #4
   1a1ee:	f101 0c04 	add.w	ip, r1, #4
   1a1f2:	f8c0 e004 	str.w	lr, [r0, #4]
   1a1f6:	6848      	ldr	r0, [r1, #4]
   1a1f8:	f10c 0104 	add.w	r1, ip, #4
   1a1fc:	6058      	str	r0, [r3, #4]
   1a1fe:	1d23      	adds	r3, r4, #4
   1a200:	2a24      	cmp	r2, #36	; 0x24
   1a202:	d106      	bne.n	1a212 <_realloc_r+0x232>
   1a204:	f8dc 2004 	ldr.w	r2, [ip, #4]
   1a208:	6062      	str	r2, [r4, #4]
   1a20a:	684a      	ldr	r2, [r1, #4]
   1a20c:	3108      	adds	r1, #8
   1a20e:	605a      	str	r2, [r3, #4]
   1a210:	3308      	adds	r3, #8
   1a212:	4608      	mov	r0, r1
   1a214:	461a      	mov	r2, r3
   1a216:	f850 4b04 	ldr.w	r4, [r0], #4
   1a21a:	f842 4b04 	str.w	r4, [r2], #4
   1a21e:	6849      	ldr	r1, [r1, #4]
   1a220:	6059      	str	r1, [r3, #4]
   1a222:	6843      	ldr	r3, [r0, #4]
   1a224:	6053      	str	r3, [r2, #4]
   1a226:	4631      	mov	r1, r6
   1a228:	4638      	mov	r0, r7
   1a22a:	f7fe fd65 	bl	18cf8 <_free_r>
   1a22e:	4638      	mov	r0, r7
   1a230:	f7ff fa28 	bl	19684 <__malloc_unlock>
   1a234:	e785      	b.n	1a142 <_realloc_r+0x162>
   1a236:	4455      	add	r5, sl
   1a238:	4295      	cmp	r5, r2
   1a23a:	dbaf      	blt.n	1a19c <_realloc_r+0x1bc>
   1a23c:	465b      	mov	r3, fp
   1a23e:	f8db 000c 	ldr.w	r0, [fp, #12]
   1a242:	f1aa 0204 	sub.w	r2, sl, #4
   1a246:	f853 1f08 	ldr.w	r1, [r3, #8]!
   1a24a:	2a24      	cmp	r2, #36	; 0x24
   1a24c:	6081      	str	r1, [r0, #8]
   1a24e:	60c8      	str	r0, [r1, #12]
   1a250:	f67f af30 	bls.w	1a0b4 <_realloc_r+0xd4>
   1a254:	4618      	mov	r0, r3
   1a256:	4631      	mov	r1, r6
   1a258:	4698      	mov	r8, r3
   1a25a:	f7ff f9b5 	bl	195c8 <memmove>
   1a25e:	4658      	mov	r0, fp
   1a260:	f8db 3004 	ldr.w	r3, [fp, #4]
   1a264:	e75a      	b.n	1a11c <_realloc_r+0x13c>
   1a266:	4611      	mov	r1, r2
   1a268:	b003      	add	sp, #12
   1a26a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a26e:	f7fe be6d 	b.w	18f4c <_malloc_r>
   1a272:	230c      	movs	r3, #12
   1a274:	2500      	movs	r5, #0
   1a276:	603b      	str	r3, [r7, #0]
   1a278:	e763      	b.n	1a142 <_realloc_r+0x162>
   1a27a:	f8de 5004 	ldr.w	r5, [lr, #4]
   1a27e:	f104 0b10 	add.w	fp, r4, #16
   1a282:	f025 0c03 	bic.w	ip, r5, #3
   1a286:	eb0c 000a 	add.w	r0, ip, sl
   1a28a:	4558      	cmp	r0, fp
   1a28c:	bfb8      	it	lt
   1a28e:	4670      	movlt	r0, lr
   1a290:	f6ff aee5 	blt.w	1a05e <_realloc_r+0x7e>
   1a294:	eb08 0204 	add.w	r2, r8, r4
   1a298:	1b01      	subs	r1, r0, r4
   1a29a:	f041 0101 	orr.w	r1, r1, #1
   1a29e:	609a      	str	r2, [r3, #8]
   1a2a0:	6051      	str	r1, [r2, #4]
   1a2a2:	4638      	mov	r0, r7
   1a2a4:	f8d8 1004 	ldr.w	r1, [r8, #4]
   1a2a8:	4635      	mov	r5, r6
   1a2aa:	f001 0301 	and.w	r3, r1, #1
   1a2ae:	431c      	orrs	r4, r3
   1a2b0:	f8c8 4004 	str.w	r4, [r8, #4]
   1a2b4:	f7ff f9e6 	bl	19684 <__malloc_unlock>
   1a2b8:	e743      	b.n	1a142 <_realloc_r+0x162>
   1a2ba:	f7ff f985 	bl	195c8 <memmove>
   1a2be:	e7b2      	b.n	1a226 <_realloc_r+0x246>
   1a2c0:	4455      	add	r5, sl
   1a2c2:	f104 0110 	add.w	r1, r4, #16
   1a2c6:	44ac      	add	ip, r5
   1a2c8:	458c      	cmp	ip, r1
   1a2ca:	dbb5      	blt.n	1a238 <_realloc_r+0x258>
   1a2cc:	465d      	mov	r5, fp
   1a2ce:	f8db 000c 	ldr.w	r0, [fp, #12]
   1a2d2:	f1aa 0204 	sub.w	r2, sl, #4
   1a2d6:	f855 1f08 	ldr.w	r1, [r5, #8]!
   1a2da:	2a24      	cmp	r2, #36	; 0x24
   1a2dc:	6081      	str	r1, [r0, #8]
   1a2de:	60c8      	str	r0, [r1, #12]
   1a2e0:	d84c      	bhi.n	1a37c <_realloc_r+0x39c>
   1a2e2:	2a13      	cmp	r2, #19
   1a2e4:	4628      	mov	r0, r5
   1a2e6:	d924      	bls.n	1a332 <_realloc_r+0x352>
   1a2e8:	4631      	mov	r1, r6
   1a2ea:	f10b 0010 	add.w	r0, fp, #16
   1a2ee:	f851 eb04 	ldr.w	lr, [r1], #4
   1a2f2:	f8cb e008 	str.w	lr, [fp, #8]
   1a2f6:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1a2fa:	1d0e      	adds	r6, r1, #4
   1a2fc:	2a1b      	cmp	r2, #27
   1a2fe:	f8cb e00c 	str.w	lr, [fp, #12]
   1a302:	d916      	bls.n	1a332 <_realloc_r+0x352>
   1a304:	f8d1 e004 	ldr.w	lr, [r1, #4]
   1a308:	1d31      	adds	r1, r6, #4
   1a30a:	f10b 0018 	add.w	r0, fp, #24
   1a30e:	f8cb e010 	str.w	lr, [fp, #16]
   1a312:	f8d6 e004 	ldr.w	lr, [r6, #4]
   1a316:	1d0e      	adds	r6, r1, #4
   1a318:	2a24      	cmp	r2, #36	; 0x24
   1a31a:	f8cb e014 	str.w	lr, [fp, #20]
   1a31e:	d108      	bne.n	1a332 <_realloc_r+0x352>
   1a320:	684a      	ldr	r2, [r1, #4]
   1a322:	f10b 0020 	add.w	r0, fp, #32
   1a326:	f8cb 2018 	str.w	r2, [fp, #24]
   1a32a:	6872      	ldr	r2, [r6, #4]
   1a32c:	3608      	adds	r6, #8
   1a32e:	f8cb 201c 	str.w	r2, [fp, #28]
   1a332:	4631      	mov	r1, r6
   1a334:	4602      	mov	r2, r0
   1a336:	f851 eb04 	ldr.w	lr, [r1], #4
   1a33a:	f842 eb04 	str.w	lr, [r2], #4
   1a33e:	6876      	ldr	r6, [r6, #4]
   1a340:	6046      	str	r6, [r0, #4]
   1a342:	6849      	ldr	r1, [r1, #4]
   1a344:	6051      	str	r1, [r2, #4]
   1a346:	eb0b 0204 	add.w	r2, fp, r4
   1a34a:	ebc4 010c 	rsb	r1, r4, ip
   1a34e:	f041 0101 	orr.w	r1, r1, #1
   1a352:	609a      	str	r2, [r3, #8]
   1a354:	6051      	str	r1, [r2, #4]
   1a356:	4638      	mov	r0, r7
   1a358:	f8db 1004 	ldr.w	r1, [fp, #4]
   1a35c:	f001 0301 	and.w	r3, r1, #1
   1a360:	431c      	orrs	r4, r3
   1a362:	f8cb 4004 	str.w	r4, [fp, #4]
   1a366:	f7ff f98d 	bl	19684 <__malloc_unlock>
   1a36a:	e6ea      	b.n	1a142 <_realloc_r+0x162>
   1a36c:	6855      	ldr	r5, [r2, #4]
   1a36e:	4640      	mov	r0, r8
   1a370:	f108 0808 	add.w	r8, r8, #8
   1a374:	f025 0503 	bic.w	r5, r5, #3
   1a378:	4455      	add	r5, sl
   1a37a:	e6cf      	b.n	1a11c <_realloc_r+0x13c>
   1a37c:	4631      	mov	r1, r6
   1a37e:	4628      	mov	r0, r5
   1a380:	9300      	str	r3, [sp, #0]
   1a382:	f8cd c004 	str.w	ip, [sp, #4]
   1a386:	f7ff f91f 	bl	195c8 <memmove>
   1a38a:	f8dd c004 	ldr.w	ip, [sp, #4]
   1a38e:	9b00      	ldr	r3, [sp, #0]
   1a390:	e7d9      	b.n	1a346 <_realloc_r+0x366>
   1a392:	bf00      	nop

0001a394 <__isinfd>:
   1a394:	4602      	mov	r2, r0
   1a396:	4240      	negs	r0, r0
   1a398:	ea40 0302 	orr.w	r3, r0, r2
   1a39c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a3a0:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
   1a3a4:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
   1a3a8:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
   1a3ac:	4258      	negs	r0, r3
   1a3ae:	ea40 0303 	orr.w	r3, r0, r3
   1a3b2:	17d8      	asrs	r0, r3, #31
   1a3b4:	3001      	adds	r0, #1
   1a3b6:	4770      	bx	lr

0001a3b8 <__isnand>:
   1a3b8:	4602      	mov	r2, r0
   1a3ba:	4240      	negs	r0, r0
   1a3bc:	4310      	orrs	r0, r2
   1a3be:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1a3c2:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
   1a3c6:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
   1a3ca:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
   1a3ce:	0fc0      	lsrs	r0, r0, #31
   1a3d0:	4770      	bx	lr
   1a3d2:	bf00      	nop

0001a3d4 <_sbrk_r>:
   1a3d4:	b538      	push	{r3, r4, r5, lr}
   1a3d6:	f64c 44a0 	movw	r4, #52384	; 0xcca0
   1a3da:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1a3de:	4605      	mov	r5, r0
   1a3e0:	4608      	mov	r0, r1
   1a3e2:	2300      	movs	r3, #0
   1a3e4:	6023      	str	r3, [r4, #0]
   1a3e6:	f7f0 f98b 	bl	a700 <_sbrk>
   1a3ea:	f1b0 3fff 	cmp.w	r0, #4294967295
   1a3ee:	d000      	beq.n	1a3f2 <_sbrk_r+0x1e>
   1a3f0:	bd38      	pop	{r3, r4, r5, pc}
   1a3f2:	6823      	ldr	r3, [r4, #0]
   1a3f4:	2b00      	cmp	r3, #0
   1a3f6:	d0fb      	beq.n	1a3f0 <_sbrk_r+0x1c>
   1a3f8:	602b      	str	r3, [r5, #0]
   1a3fa:	bd38      	pop	{r3, r4, r5, pc}

0001a3fc <strcmp>:
   1a3fc:	ea80 0201 	eor.w	r2, r0, r1
   1a400:	f012 0f03 	tst.w	r2, #3
   1a404:	d13a      	bne.n	1a47c <strcmp_unaligned>
   1a406:	f010 0203 	ands.w	r2, r0, #3
   1a40a:	f020 0003 	bic.w	r0, r0, #3
   1a40e:	f021 0103 	bic.w	r1, r1, #3
   1a412:	f850 cb04 	ldr.w	ip, [r0], #4
   1a416:	bf08      	it	eq
   1a418:	f851 3b04 	ldreq.w	r3, [r1], #4
   1a41c:	d00d      	beq.n	1a43a <strcmp+0x3e>
   1a41e:	f082 0203 	eor.w	r2, r2, #3
   1a422:	ea4f 02c2 	mov.w	r2, r2, lsl #3
   1a426:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
   1a42a:	fa23 f202 	lsr.w	r2, r3, r2
   1a42e:	f851 3b04 	ldr.w	r3, [r1], #4
   1a432:	ea4c 0c02 	orr.w	ip, ip, r2
   1a436:	ea43 0302 	orr.w	r3, r3, r2
   1a43a:	bf00      	nop
   1a43c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
   1a440:	459c      	cmp	ip, r3
   1a442:	bf01      	itttt	eq
   1a444:	ea22 020c 	biceq.w	r2, r2, ip
   1a448:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
   1a44c:	f850 cb04 	ldreq.w	ip, [r0], #4
   1a450:	f851 3b04 	ldreq.w	r3, [r1], #4
   1a454:	d0f2      	beq.n	1a43c <strcmp+0x40>
   1a456:	ea4f 600c 	mov.w	r0, ip, lsl #24
   1a45a:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
   1a45e:	2801      	cmp	r0, #1
   1a460:	bf28      	it	cs
   1a462:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
   1a466:	bf08      	it	eq
   1a468:	0a1b      	lsreq	r3, r3, #8
   1a46a:	d0f4      	beq.n	1a456 <strcmp+0x5a>
   1a46c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
   1a470:	ea4f 6010 	mov.w	r0, r0, lsr #24
   1a474:	eba0 0003 	sub.w	r0, r0, r3
   1a478:	4770      	bx	lr
   1a47a:	bf00      	nop

0001a47c <strcmp_unaligned>:
   1a47c:	f010 0f03 	tst.w	r0, #3
   1a480:	d00a      	beq.n	1a498 <strcmp_unaligned+0x1c>
   1a482:	f810 2b01 	ldrb.w	r2, [r0], #1
   1a486:	f811 3b01 	ldrb.w	r3, [r1], #1
   1a48a:	2a01      	cmp	r2, #1
   1a48c:	bf28      	it	cs
   1a48e:	429a      	cmpcs	r2, r3
   1a490:	d0f4      	beq.n	1a47c <strcmp_unaligned>
   1a492:	eba2 0003 	sub.w	r0, r2, r3
   1a496:	4770      	bx	lr
   1a498:	f84d 5d04 	str.w	r5, [sp, #-4]!
   1a49c:	f84d 4d04 	str.w	r4, [sp, #-4]!
   1a4a0:	f04f 0201 	mov.w	r2, #1
   1a4a4:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
   1a4a8:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
   1a4ac:	f001 0c03 	and.w	ip, r1, #3
   1a4b0:	f021 0103 	bic.w	r1, r1, #3
   1a4b4:	f850 4b04 	ldr.w	r4, [r0], #4
   1a4b8:	f851 5b04 	ldr.w	r5, [r1], #4
   1a4bc:	f1bc 0f02 	cmp.w	ip, #2
   1a4c0:	d026      	beq.n	1a510 <strcmp_unaligned+0x94>
   1a4c2:	d84b      	bhi.n	1a55c <strcmp_unaligned+0xe0>
   1a4c4:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
   1a4c8:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
   1a4cc:	eba4 0302 	sub.w	r3, r4, r2
   1a4d0:	ea23 0304 	bic.w	r3, r3, r4
   1a4d4:	d10d      	bne.n	1a4f2 <strcmp_unaligned+0x76>
   1a4d6:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a4da:	bf08      	it	eq
   1a4dc:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a4e0:	d10a      	bne.n	1a4f8 <strcmp_unaligned+0x7c>
   1a4e2:	ea8c 0c04 	eor.w	ip, ip, r4
   1a4e6:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
   1a4ea:	d10c      	bne.n	1a506 <strcmp_unaligned+0x8a>
   1a4ec:	f850 4b04 	ldr.w	r4, [r0], #4
   1a4f0:	e7e8      	b.n	1a4c4 <strcmp_unaligned+0x48>
   1a4f2:	ea4f 2515 	mov.w	r5, r5, lsr #8
   1a4f6:	e05c      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a4f8:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
   1a4fc:	d152      	bne.n	1a5a4 <strcmp_unaligned+0x128>
   1a4fe:	780d      	ldrb	r5, [r1, #0]
   1a500:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   1a504:	e055      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a506:	ea4f 6c14 	mov.w	ip, r4, lsr #24
   1a50a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
   1a50e:	e050      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a510:	ea4f 4c04 	mov.w	ip, r4, lsl #16
   1a514:	eba4 0302 	sub.w	r3, r4, r2
   1a518:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
   1a51c:	ea23 0304 	bic.w	r3, r3, r4
   1a520:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
   1a524:	d117      	bne.n	1a556 <strcmp_unaligned+0xda>
   1a526:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a52a:	bf08      	it	eq
   1a52c:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a530:	d107      	bne.n	1a542 <strcmp_unaligned+0xc6>
   1a532:	ea8c 0c04 	eor.w	ip, ip, r4
   1a536:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
   1a53a:	d108      	bne.n	1a54e <strcmp_unaligned+0xd2>
   1a53c:	f850 4b04 	ldr.w	r4, [r0], #4
   1a540:	e7e6      	b.n	1a510 <strcmp_unaligned+0x94>
   1a542:	041b      	lsls	r3, r3, #16
   1a544:	d12e      	bne.n	1a5a4 <strcmp_unaligned+0x128>
   1a546:	880d      	ldrh	r5, [r1, #0]
   1a548:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   1a54c:	e031      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a54e:	ea4f 4505 	mov.w	r5, r5, lsl #16
   1a552:	ea4f 4c14 	mov.w	ip, r4, lsr #16
   1a556:	ea4f 4515 	mov.w	r5, r5, lsr #16
   1a55a:	e02a      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a55c:	f004 0cff 	and.w	ip, r4, #255	; 0xff
   1a560:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
   1a564:	eba4 0302 	sub.w	r3, r4, r2
   1a568:	ea23 0304 	bic.w	r3, r3, r4
   1a56c:	d10d      	bne.n	1a58a <strcmp_unaligned+0x10e>
   1a56e:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
   1a572:	bf08      	it	eq
   1a574:	f851 5b04 	ldreq.w	r5, [r1], #4
   1a578:	d10a      	bne.n	1a590 <strcmp_unaligned+0x114>
   1a57a:	ea8c 0c04 	eor.w	ip, ip, r4
   1a57e:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
   1a582:	d10a      	bne.n	1a59a <strcmp_unaligned+0x11e>
   1a584:	f850 4b04 	ldr.w	r4, [r0], #4
   1a588:	e7e8      	b.n	1a55c <strcmp_unaligned+0xe0>
   1a58a:	ea4f 6515 	mov.w	r5, r5, lsr #24
   1a58e:	e010      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a590:	f014 0fff 	tst.w	r4, #255	; 0xff
   1a594:	d006      	beq.n	1a5a4 <strcmp_unaligned+0x128>
   1a596:	f851 5b04 	ldr.w	r5, [r1], #4
   1a59a:	ea4f 2c14 	mov.w	ip, r4, lsr #8
   1a59e:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
   1a5a2:	e006      	b.n	1a5b2 <strcmp_unaligned+0x136>
   1a5a4:	f04f 0000 	mov.w	r0, #0
   1a5a8:	f85d 4b04 	ldr.w	r4, [sp], #4
   1a5ac:	f85d 5b04 	ldr.w	r5, [sp], #4
   1a5b0:	4770      	bx	lr
   1a5b2:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
   1a5b6:	f005 00ff 	and.w	r0, r5, #255	; 0xff
   1a5ba:	2801      	cmp	r0, #1
   1a5bc:	bf28      	it	cs
   1a5be:	4290      	cmpcs	r0, r2
   1a5c0:	bf04      	itt	eq
   1a5c2:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
   1a5c6:	0a2d      	lsreq	r5, r5, #8
   1a5c8:	d0f3      	beq.n	1a5b2 <strcmp_unaligned+0x136>
   1a5ca:	eba2 0000 	sub.w	r0, r2, r0
   1a5ce:	f85d 4b04 	ldr.w	r4, [sp], #4
   1a5d2:	f85d 5b04 	ldr.w	r5, [sp], #4
   1a5d6:	4770      	bx	lr

0001a5d8 <_calloc_r>:
   1a5d8:	b538      	push	{r3, r4, r5, lr}
   1a5da:	fb01 f102 	mul.w	r1, r1, r2
   1a5de:	f7fe fcb5 	bl	18f4c <_malloc_r>
   1a5e2:	4604      	mov	r4, r0
   1a5e4:	b1f8      	cbz	r0, 1a626 <_calloc_r+0x4e>
   1a5e6:	f850 2c04 	ldr.w	r2, [r0, #-4]
   1a5ea:	f022 0203 	bic.w	r2, r2, #3
   1a5ee:	3a04      	subs	r2, #4
   1a5f0:	2a24      	cmp	r2, #36	; 0x24
   1a5f2:	d81a      	bhi.n	1a62a <_calloc_r+0x52>
   1a5f4:	2a13      	cmp	r2, #19
   1a5f6:	4603      	mov	r3, r0
   1a5f8:	d90f      	bls.n	1a61a <_calloc_r+0x42>
   1a5fa:	2100      	movs	r1, #0
   1a5fc:	f840 1b04 	str.w	r1, [r0], #4
   1a600:	1d03      	adds	r3, r0, #4
   1a602:	2a1b      	cmp	r2, #27
   1a604:	6061      	str	r1, [r4, #4]
   1a606:	d908      	bls.n	1a61a <_calloc_r+0x42>
   1a608:	1d1d      	adds	r5, r3, #4
   1a60a:	6041      	str	r1, [r0, #4]
   1a60c:	6059      	str	r1, [r3, #4]
   1a60e:	1d2b      	adds	r3, r5, #4
   1a610:	2a24      	cmp	r2, #36	; 0x24
   1a612:	bf02      	ittt	eq
   1a614:	6069      	streq	r1, [r5, #4]
   1a616:	6059      	streq	r1, [r3, #4]
   1a618:	3308      	addeq	r3, #8
   1a61a:	461a      	mov	r2, r3
   1a61c:	2100      	movs	r1, #0
   1a61e:	f842 1b04 	str.w	r1, [r2], #4
   1a622:	6059      	str	r1, [r3, #4]
   1a624:	6051      	str	r1, [r2, #4]
   1a626:	4620      	mov	r0, r4
   1a628:	bd38      	pop	{r3, r4, r5, pc}
   1a62a:	2100      	movs	r1, #0
   1a62c:	f7fa ffc2 	bl	155b4 <memset>
   1a630:	4620      	mov	r0, r4
   1a632:	bd38      	pop	{r3, r4, r5, pc}

0001a634 <_wrapup_reent>:
   1a634:	b570      	push	{r4, r5, r6, lr}
   1a636:	4604      	mov	r4, r0
   1a638:	b188      	cbz	r0, 1a65e <_wrapup_reent+0x2a>
   1a63a:	f104 0248 	add.w	r2, r4, #72	; 0x48
   1a63e:	6853      	ldr	r3, [r2, #4]
   1a640:	1e5d      	subs	r5, r3, #1
   1a642:	d407      	bmi.n	1a654 <_wrapup_reent+0x20>
   1a644:	3302      	adds	r3, #2
   1a646:	eb02 0683 	add.w	r6, r2, r3, lsl #2
   1a64a:	f856 3d04 	ldr.w	r3, [r6, #-4]!
   1a64e:	4798      	blx	r3
   1a650:	3d01      	subs	r5, #1
   1a652:	d5fa      	bpl.n	1a64a <_wrapup_reent+0x16>
   1a654:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   1a656:	b10b      	cbz	r3, 1a65c <_wrapup_reent+0x28>
   1a658:	4620      	mov	r0, r4
   1a65a:	4798      	blx	r3
   1a65c:	bd70      	pop	{r4, r5, r6, pc}
   1a65e:	f240 130c 	movw	r3, #268	; 0x10c
   1a662:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1a666:	681c      	ldr	r4, [r3, #0]
   1a668:	e7e7      	b.n	1a63a <_wrapup_reent+0x6>
   1a66a:	bf00      	nop

0001a66c <cleanup_glue>:
   1a66c:	b570      	push	{r4, r5, r6, lr}
   1a66e:	460c      	mov	r4, r1
   1a670:	6809      	ldr	r1, [r1, #0]
   1a672:	4605      	mov	r5, r0
   1a674:	b109      	cbz	r1, 1a67a <cleanup_glue+0xe>
   1a676:	f7ff fff9 	bl	1a66c <cleanup_glue>
   1a67a:	4628      	mov	r0, r5
   1a67c:	4621      	mov	r1, r4
   1a67e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1a682:	f7fe bb39 	b.w	18cf8 <_free_r>
   1a686:	bf00      	nop

0001a688 <_reclaim_reent>:
   1a688:	f240 130c 	movw	r3, #268	; 0x10c
   1a68c:	f2c2 0300 	movt	r3, #8192	; 0x2000
   1a690:	b570      	push	{r4, r5, r6, lr}
   1a692:	681b      	ldr	r3, [r3, #0]
   1a694:	4605      	mov	r5, r0
   1a696:	4298      	cmp	r0, r3
   1a698:	d046      	beq.n	1a728 <_reclaim_reent+0xa0>
   1a69a:	6a43      	ldr	r3, [r0, #36]	; 0x24
   1a69c:	4619      	mov	r1, r3
   1a69e:	b1bb      	cbz	r3, 1a6d0 <_reclaim_reent+0x48>
   1a6a0:	68da      	ldr	r2, [r3, #12]
   1a6a2:	b1aa      	cbz	r2, 1a6d0 <_reclaim_reent+0x48>
   1a6a4:	2600      	movs	r6, #0
   1a6a6:	5991      	ldr	r1, [r2, r6]
   1a6a8:	b141      	cbz	r1, 1a6bc <_reclaim_reent+0x34>
   1a6aa:	680c      	ldr	r4, [r1, #0]
   1a6ac:	4628      	mov	r0, r5
   1a6ae:	f7fe fb23 	bl	18cf8 <_free_r>
   1a6b2:	4621      	mov	r1, r4
   1a6b4:	2c00      	cmp	r4, #0
   1a6b6:	d1f8      	bne.n	1a6aa <_reclaim_reent+0x22>
   1a6b8:	6a6b      	ldr	r3, [r5, #36]	; 0x24
   1a6ba:	68da      	ldr	r2, [r3, #12]
   1a6bc:	3604      	adds	r6, #4
   1a6be:	2e3c      	cmp	r6, #60	; 0x3c
   1a6c0:	d001      	beq.n	1a6c6 <_reclaim_reent+0x3e>
   1a6c2:	68da      	ldr	r2, [r3, #12]
   1a6c4:	e7ef      	b.n	1a6a6 <_reclaim_reent+0x1e>
   1a6c6:	4611      	mov	r1, r2
   1a6c8:	4628      	mov	r0, r5
   1a6ca:	f7fe fb15 	bl	18cf8 <_free_r>
   1a6ce:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1a6d0:	6809      	ldr	r1, [r1, #0]
   1a6d2:	b111      	cbz	r1, 1a6da <_reclaim_reent+0x52>
   1a6d4:	4628      	mov	r0, r5
   1a6d6:	f7fe fb0f 	bl	18cf8 <_free_r>
   1a6da:	6969      	ldr	r1, [r5, #20]
   1a6dc:	b111      	cbz	r1, 1a6e4 <_reclaim_reent+0x5c>
   1a6de:	4628      	mov	r0, r5
   1a6e0:	f7fe fb0a 	bl	18cf8 <_free_r>
   1a6e4:	6a69      	ldr	r1, [r5, #36]	; 0x24
   1a6e6:	b111      	cbz	r1, 1a6ee <_reclaim_reent+0x66>
   1a6e8:	4628      	mov	r0, r5
   1a6ea:	f7fe fb05 	bl	18cf8 <_free_r>
   1a6ee:	6ba9      	ldr	r1, [r5, #56]	; 0x38
   1a6f0:	b111      	cbz	r1, 1a6f8 <_reclaim_reent+0x70>
   1a6f2:	4628      	mov	r0, r5
   1a6f4:	f7fe fb00 	bl	18cf8 <_free_r>
   1a6f8:	6be9      	ldr	r1, [r5, #60]	; 0x3c
   1a6fa:	b111      	cbz	r1, 1a702 <_reclaim_reent+0x7a>
   1a6fc:	4628      	mov	r0, r5
   1a6fe:	f7fe fafb 	bl	18cf8 <_free_r>
   1a702:	6c29      	ldr	r1, [r5, #64]	; 0x40
   1a704:	b111      	cbz	r1, 1a70c <_reclaim_reent+0x84>
   1a706:	4628      	mov	r0, r5
   1a708:	f7fe faf6 	bl	18cf8 <_free_r>
   1a70c:	6cab      	ldr	r3, [r5, #72]	; 0x48
   1a70e:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
   1a712:	b111      	cbz	r1, 1a71a <_reclaim_reent+0x92>
   1a714:	4628      	mov	r0, r5
   1a716:	f7fe faef 	bl	18cf8 <_free_r>
   1a71a:	6b69      	ldr	r1, [r5, #52]	; 0x34
   1a71c:	b111      	cbz	r1, 1a724 <_reclaim_reent+0x9c>
   1a71e:	4628      	mov	r0, r5
   1a720:	f7fe faea 	bl	18cf8 <_free_r>
   1a724:	69ab      	ldr	r3, [r5, #24]
   1a726:	b903      	cbnz	r3, 1a72a <_reclaim_reent+0xa2>
   1a728:	bd70      	pop	{r4, r5, r6, pc}
   1a72a:	6aab      	ldr	r3, [r5, #40]	; 0x28
   1a72c:	4628      	mov	r0, r5
   1a72e:	4798      	blx	r3
   1a730:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
   1a734:	2900      	cmp	r1, #0
   1a736:	d0f7      	beq.n	1a728 <_reclaim_reent+0xa0>
   1a738:	4628      	mov	r0, r5
   1a73a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
   1a73e:	e795      	b.n	1a66c <cleanup_glue>

0001a740 <__aeabi_uidiv>:
   1a740:	1e4a      	subs	r2, r1, #1
   1a742:	bf08      	it	eq
   1a744:	4770      	bxeq	lr
   1a746:	f0c0 8124 	bcc.w	1a992 <__aeabi_uidiv+0x252>
   1a74a:	4288      	cmp	r0, r1
   1a74c:	f240 8116 	bls.w	1a97c <__aeabi_uidiv+0x23c>
   1a750:	4211      	tst	r1, r2
   1a752:	f000 8117 	beq.w	1a984 <__aeabi_uidiv+0x244>
   1a756:	fab0 f380 	clz	r3, r0
   1a75a:	fab1 f281 	clz	r2, r1
   1a75e:	eba2 0303 	sub.w	r3, r2, r3
   1a762:	f1c3 031f 	rsb	r3, r3, #31
   1a766:	a204      	add	r2, pc, #16	; (adr r2, 1a778 <__aeabi_uidiv+0x38>)
   1a768:	eb02 1303 	add.w	r3, r2, r3, lsl #4
   1a76c:	f04f 0200 	mov.w	r2, #0
   1a770:	469f      	mov	pc, r3
   1a772:	bf00      	nop
   1a774:	f3af 8000 	nop.w
   1a778:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
   1a77c:	bf00      	nop
   1a77e:	eb42 0202 	adc.w	r2, r2, r2
   1a782:	bf28      	it	cs
   1a784:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
   1a788:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
   1a78c:	bf00      	nop
   1a78e:	eb42 0202 	adc.w	r2, r2, r2
   1a792:	bf28      	it	cs
   1a794:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
   1a798:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
   1a79c:	bf00      	nop
   1a79e:	eb42 0202 	adc.w	r2, r2, r2
   1a7a2:	bf28      	it	cs
   1a7a4:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
   1a7a8:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
   1a7ac:	bf00      	nop
   1a7ae:	eb42 0202 	adc.w	r2, r2, r2
   1a7b2:	bf28      	it	cs
   1a7b4:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
   1a7b8:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
   1a7bc:	bf00      	nop
   1a7be:	eb42 0202 	adc.w	r2, r2, r2
   1a7c2:	bf28      	it	cs
   1a7c4:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
   1a7c8:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
   1a7cc:	bf00      	nop
   1a7ce:	eb42 0202 	adc.w	r2, r2, r2
   1a7d2:	bf28      	it	cs
   1a7d4:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
   1a7d8:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
   1a7dc:	bf00      	nop
   1a7de:	eb42 0202 	adc.w	r2, r2, r2
   1a7e2:	bf28      	it	cs
   1a7e4:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
   1a7e8:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
   1a7ec:	bf00      	nop
   1a7ee:	eb42 0202 	adc.w	r2, r2, r2
   1a7f2:	bf28      	it	cs
   1a7f4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
   1a7f8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
   1a7fc:	bf00      	nop
   1a7fe:	eb42 0202 	adc.w	r2, r2, r2
   1a802:	bf28      	it	cs
   1a804:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
   1a808:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
   1a80c:	bf00      	nop
   1a80e:	eb42 0202 	adc.w	r2, r2, r2
   1a812:	bf28      	it	cs
   1a814:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
   1a818:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
   1a81c:	bf00      	nop
   1a81e:	eb42 0202 	adc.w	r2, r2, r2
   1a822:	bf28      	it	cs
   1a824:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
   1a828:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
   1a82c:	bf00      	nop
   1a82e:	eb42 0202 	adc.w	r2, r2, r2
   1a832:	bf28      	it	cs
   1a834:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
   1a838:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
   1a83c:	bf00      	nop
   1a83e:	eb42 0202 	adc.w	r2, r2, r2
   1a842:	bf28      	it	cs
   1a844:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
   1a848:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
   1a84c:	bf00      	nop
   1a84e:	eb42 0202 	adc.w	r2, r2, r2
   1a852:	bf28      	it	cs
   1a854:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
   1a858:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
   1a85c:	bf00      	nop
   1a85e:	eb42 0202 	adc.w	r2, r2, r2
   1a862:	bf28      	it	cs
   1a864:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
   1a868:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
   1a86c:	bf00      	nop
   1a86e:	eb42 0202 	adc.w	r2, r2, r2
   1a872:	bf28      	it	cs
   1a874:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
   1a878:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
   1a87c:	bf00      	nop
   1a87e:	eb42 0202 	adc.w	r2, r2, r2
   1a882:	bf28      	it	cs
   1a884:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
   1a888:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
   1a88c:	bf00      	nop
   1a88e:	eb42 0202 	adc.w	r2, r2, r2
   1a892:	bf28      	it	cs
   1a894:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
   1a898:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
   1a89c:	bf00      	nop
   1a89e:	eb42 0202 	adc.w	r2, r2, r2
   1a8a2:	bf28      	it	cs
   1a8a4:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
   1a8a8:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
   1a8ac:	bf00      	nop
   1a8ae:	eb42 0202 	adc.w	r2, r2, r2
   1a8b2:	bf28      	it	cs
   1a8b4:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
   1a8b8:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
   1a8bc:	bf00      	nop
   1a8be:	eb42 0202 	adc.w	r2, r2, r2
   1a8c2:	bf28      	it	cs
   1a8c4:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
   1a8c8:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
   1a8cc:	bf00      	nop
   1a8ce:	eb42 0202 	adc.w	r2, r2, r2
   1a8d2:	bf28      	it	cs
   1a8d4:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
   1a8d8:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
   1a8dc:	bf00      	nop
   1a8de:	eb42 0202 	adc.w	r2, r2, r2
   1a8e2:	bf28      	it	cs
   1a8e4:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
   1a8e8:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
   1a8ec:	bf00      	nop
   1a8ee:	eb42 0202 	adc.w	r2, r2, r2
   1a8f2:	bf28      	it	cs
   1a8f4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
   1a8f8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
   1a8fc:	bf00      	nop
   1a8fe:	eb42 0202 	adc.w	r2, r2, r2
   1a902:	bf28      	it	cs
   1a904:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
   1a908:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
   1a90c:	bf00      	nop
   1a90e:	eb42 0202 	adc.w	r2, r2, r2
   1a912:	bf28      	it	cs
   1a914:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
   1a918:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
   1a91c:	bf00      	nop
   1a91e:	eb42 0202 	adc.w	r2, r2, r2
   1a922:	bf28      	it	cs
   1a924:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
   1a928:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
   1a92c:	bf00      	nop
   1a92e:	eb42 0202 	adc.w	r2, r2, r2
   1a932:	bf28      	it	cs
   1a934:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
   1a938:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
   1a93c:	bf00      	nop
   1a93e:	eb42 0202 	adc.w	r2, r2, r2
   1a942:	bf28      	it	cs
   1a944:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
   1a948:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
   1a94c:	bf00      	nop
   1a94e:	eb42 0202 	adc.w	r2, r2, r2
   1a952:	bf28      	it	cs
   1a954:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
   1a958:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
   1a95c:	bf00      	nop
   1a95e:	eb42 0202 	adc.w	r2, r2, r2
   1a962:	bf28      	it	cs
   1a964:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
   1a968:	ebb0 0f01 	cmp.w	r0, r1
   1a96c:	bf00      	nop
   1a96e:	eb42 0202 	adc.w	r2, r2, r2
   1a972:	bf28      	it	cs
   1a974:	eba0 0001 	subcs.w	r0, r0, r1
   1a978:	4610      	mov	r0, r2
   1a97a:	4770      	bx	lr
   1a97c:	bf0c      	ite	eq
   1a97e:	2001      	moveq	r0, #1
   1a980:	2000      	movne	r0, #0
   1a982:	4770      	bx	lr
   1a984:	fab1 f281 	clz	r2, r1
   1a988:	f1c2 021f 	rsb	r2, r2, #31
   1a98c:	fa20 f002 	lsr.w	r0, r0, r2
   1a990:	4770      	bx	lr
   1a992:	b108      	cbz	r0, 1a998 <__aeabi_uidiv+0x258>
   1a994:	f04f 30ff 	mov.w	r0, #4294967295
   1a998:	f000 b80e 	b.w	1a9b8 <__aeabi_idiv0>

0001a99c <__aeabi_uidivmod>:
   1a99c:	2900      	cmp	r1, #0
   1a99e:	d0f8      	beq.n	1a992 <__aeabi_uidiv+0x252>
   1a9a0:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
   1a9a4:	f7ff fecc 	bl	1a740 <__aeabi_uidiv>
   1a9a8:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
   1a9ac:	fb02 f300 	mul.w	r3, r2, r0
   1a9b0:	eba1 0103 	sub.w	r1, r1, r3
   1a9b4:	4770      	bx	lr
   1a9b6:	bf00      	nop

0001a9b8 <__aeabi_idiv0>:
   1a9b8:	4770      	bx	lr
   1a9ba:	bf00      	nop

0001a9bc <__gedf2>:
   1a9bc:	f04f 3cff 	mov.w	ip, #4294967295
   1a9c0:	e006      	b.n	1a9d0 <__cmpdf2+0x4>
   1a9c2:	bf00      	nop

0001a9c4 <__ledf2>:
   1a9c4:	f04f 0c01 	mov.w	ip, #1
   1a9c8:	e002      	b.n	1a9d0 <__cmpdf2+0x4>
   1a9ca:	bf00      	nop

0001a9cc <__cmpdf2>:
   1a9cc:	f04f 0c01 	mov.w	ip, #1
   1a9d0:	f84d cd04 	str.w	ip, [sp, #-4]!
   1a9d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1a9d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1a9dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1a9e0:	bf18      	it	ne
   1a9e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
   1a9e6:	d01b      	beq.n	1aa20 <__cmpdf2+0x54>
   1a9e8:	b001      	add	sp, #4
   1a9ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
   1a9ee:	bf0c      	ite	eq
   1a9f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
   1a9f4:	ea91 0f03 	teqne	r1, r3
   1a9f8:	bf02      	ittt	eq
   1a9fa:	ea90 0f02 	teqeq	r0, r2
   1a9fe:	2000      	moveq	r0, #0
   1aa00:	4770      	bxeq	lr
   1aa02:	f110 0f00 	cmn.w	r0, #0
   1aa06:	ea91 0f03 	teq	r1, r3
   1aa0a:	bf58      	it	pl
   1aa0c:	4299      	cmppl	r1, r3
   1aa0e:	bf08      	it	eq
   1aa10:	4290      	cmpeq	r0, r2
   1aa12:	bf2c      	ite	cs
   1aa14:	17d8      	asrcs	r0, r3, #31
   1aa16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
   1aa1a:	f040 0001 	orr.w	r0, r0, #1
   1aa1e:	4770      	bx	lr
   1aa20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
   1aa24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1aa28:	d102      	bne.n	1aa30 <__cmpdf2+0x64>
   1aa2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
   1aa2e:	d107      	bne.n	1aa40 <__cmpdf2+0x74>
   1aa30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
   1aa34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
   1aa38:	d1d6      	bne.n	1a9e8 <__cmpdf2+0x1c>
   1aa3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
   1aa3e:	d0d3      	beq.n	1a9e8 <__cmpdf2+0x1c>
   1aa40:	f85d 0b04 	ldr.w	r0, [sp], #4
   1aa44:	4770      	bx	lr
   1aa46:	bf00      	nop

0001aa48 <__aeabi_cdrcmple>:
   1aa48:	4684      	mov	ip, r0
   1aa4a:	4610      	mov	r0, r2
   1aa4c:	4662      	mov	r2, ip
   1aa4e:	468c      	mov	ip, r1
   1aa50:	4619      	mov	r1, r3
   1aa52:	4663      	mov	r3, ip
   1aa54:	e000      	b.n	1aa58 <__aeabi_cdcmpeq>
   1aa56:	bf00      	nop

0001aa58 <__aeabi_cdcmpeq>:
   1aa58:	b501      	push	{r0, lr}
   1aa5a:	f7ff ffb7 	bl	1a9cc <__cmpdf2>
   1aa5e:	2800      	cmp	r0, #0
   1aa60:	bf48      	it	mi
   1aa62:	f110 0f00 	cmnmi.w	r0, #0
   1aa66:	bd01      	pop	{r0, pc}

0001aa68 <__aeabi_dcmpeq>:
   1aa68:	f84d ed08 	str.w	lr, [sp, #-8]!
   1aa6c:	f7ff fff4 	bl	1aa58 <__aeabi_cdcmpeq>
   1aa70:	bf0c      	ite	eq
   1aa72:	2001      	moveq	r0, #1
   1aa74:	2000      	movne	r0, #0
   1aa76:	f85d fb08 	ldr.w	pc, [sp], #8
   1aa7a:	bf00      	nop

0001aa7c <__aeabi_dcmplt>:
   1aa7c:	f84d ed08 	str.w	lr, [sp, #-8]!
   1aa80:	f7ff ffea 	bl	1aa58 <__aeabi_cdcmpeq>
   1aa84:	bf34      	ite	cc
   1aa86:	2001      	movcc	r0, #1
   1aa88:	2000      	movcs	r0, #0
   1aa8a:	f85d fb08 	ldr.w	pc, [sp], #8
   1aa8e:	bf00      	nop

0001aa90 <__aeabi_dcmple>:
   1aa90:	f84d ed08 	str.w	lr, [sp, #-8]!
   1aa94:	f7ff ffe0 	bl	1aa58 <__aeabi_cdcmpeq>
   1aa98:	bf94      	ite	ls
   1aa9a:	2001      	movls	r0, #1
   1aa9c:	2000      	movhi	r0, #0
   1aa9e:	f85d fb08 	ldr.w	pc, [sp], #8
   1aaa2:	bf00      	nop

0001aaa4 <__aeabi_dcmpge>:
   1aaa4:	f84d ed08 	str.w	lr, [sp, #-8]!
   1aaa8:	f7ff ffce 	bl	1aa48 <__aeabi_cdrcmple>
   1aaac:	bf94      	ite	ls
   1aaae:	2001      	movls	r0, #1
   1aab0:	2000      	movhi	r0, #0
   1aab2:	f85d fb08 	ldr.w	pc, [sp], #8
   1aab6:	bf00      	nop

0001aab8 <__aeabi_dcmpgt>:
   1aab8:	f84d ed08 	str.w	lr, [sp, #-8]!
   1aabc:	f7ff ffc4 	bl	1aa48 <__aeabi_cdrcmple>
   1aac0:	bf34      	ite	cc
   1aac2:	2001      	movcc	r0, #1
   1aac4:	2000      	movcs	r0, #0
   1aac6:	f85d fb08 	ldr.w	pc, [sp], #8
   1aaca:	bf00      	nop

0001aacc <__aeabi_d2iz>:
   1aacc:	ea4f 0241 	mov.w	r2, r1, lsl #1
   1aad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   1aad4:	d215      	bcs.n	1ab02 <__aeabi_d2iz+0x36>
   1aad6:	d511      	bpl.n	1aafc <__aeabi_d2iz+0x30>
   1aad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   1aadc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   1aae0:	d912      	bls.n	1ab08 <__aeabi_d2iz+0x3c>
   1aae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   1aae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   1aaea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   1aaee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   1aaf2:	fa23 f002 	lsr.w	r0, r3, r2
   1aaf6:	bf18      	it	ne
   1aaf8:	4240      	negne	r0, r0
   1aafa:	4770      	bx	lr
   1aafc:	f04f 0000 	mov.w	r0, #0
   1ab00:	4770      	bx	lr
   1ab02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   1ab06:	d105      	bne.n	1ab14 <__aeabi_d2iz+0x48>
   1ab08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
   1ab0c:	bf08      	it	eq
   1ab0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
   1ab12:	4770      	bx	lr
   1ab14:	f04f 0000 	mov.w	r0, #0
   1ab18:	4770      	bx	lr
   1ab1a:	bf00      	nop

0001ab1c <__aeabi_uldivmod>:
   1ab1c:	b94b      	cbnz	r3, 1ab32 <__aeabi_uldivmod+0x16>
   1ab1e:	b942      	cbnz	r2, 1ab32 <__aeabi_uldivmod+0x16>
   1ab20:	2900      	cmp	r1, #0
   1ab22:	bf08      	it	eq
   1ab24:	2800      	cmpeq	r0, #0
   1ab26:	d002      	beq.n	1ab2e <__aeabi_uldivmod+0x12>
   1ab28:	f04f 31ff 	mov.w	r1, #4294967295
   1ab2c:	4608      	mov	r0, r1
   1ab2e:	f7ff bf43 	b.w	1a9b8 <__aeabi_idiv0>
   1ab32:	b082      	sub	sp, #8
   1ab34:	46ec      	mov	ip, sp
   1ab36:	e92d 5000 	stmdb	sp!, {ip, lr}
   1ab3a:	f000 f805 	bl	1ab48 <__gnu_uldivmod_helper>
   1ab3e:	f8dd e004 	ldr.w	lr, [sp, #4]
   1ab42:	b002      	add	sp, #8
   1ab44:	bc0c      	pop	{r2, r3}
   1ab46:	4770      	bx	lr

0001ab48 <__gnu_uldivmod_helper>:
   1ab48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ab4a:	4614      	mov	r4, r2
   1ab4c:	461d      	mov	r5, r3
   1ab4e:	4606      	mov	r6, r0
   1ab50:	460f      	mov	r7, r1
   1ab52:	f000 f9d7 	bl	1af04 <__udivdi3>
   1ab56:	fb00 f505 	mul.w	r5, r0, r5
   1ab5a:	fba0 2304 	umull	r2, r3, r0, r4
   1ab5e:	fb04 5401 	mla	r4, r4, r1, r5
   1ab62:	18e3      	adds	r3, r4, r3
   1ab64:	1ab6      	subs	r6, r6, r2
   1ab66:	eb67 0703 	sbc.w	r7, r7, r3
   1ab6a:	9b06      	ldr	r3, [sp, #24]
   1ab6c:	e9c3 6700 	strd	r6, r7, [r3]
   1ab70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1ab72:	bf00      	nop

0001ab74 <__gnu_ldivmod_helper>:
   1ab74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   1ab76:	4614      	mov	r4, r2
   1ab78:	461d      	mov	r5, r3
   1ab7a:	4606      	mov	r6, r0
   1ab7c:	460f      	mov	r7, r1
   1ab7e:	f000 f80f 	bl	1aba0 <__divdi3>
   1ab82:	fb00 f505 	mul.w	r5, r0, r5
   1ab86:	fba0 2304 	umull	r2, r3, r0, r4
   1ab8a:	fb04 5401 	mla	r4, r4, r1, r5
   1ab8e:	18e3      	adds	r3, r4, r3
   1ab90:	1ab6      	subs	r6, r6, r2
   1ab92:	eb67 0703 	sbc.w	r7, r7, r3
   1ab96:	9b06      	ldr	r3, [sp, #24]
   1ab98:	e9c3 6700 	strd	r6, r7, [r3]
   1ab9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   1ab9e:	bf00      	nop

0001aba0 <__divdi3>:
   1aba0:	2900      	cmp	r1, #0
   1aba2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1aba6:	b085      	sub	sp, #20
   1aba8:	f2c0 80c8 	blt.w	1ad3c <__divdi3+0x19c>
   1abac:	2600      	movs	r6, #0
   1abae:	2b00      	cmp	r3, #0
   1abb0:	f2c0 80bf 	blt.w	1ad32 <__divdi3+0x192>
   1abb4:	4689      	mov	r9, r1
   1abb6:	4614      	mov	r4, r2
   1abb8:	4605      	mov	r5, r0
   1abba:	469b      	mov	fp, r3
   1abbc:	2b00      	cmp	r3, #0
   1abbe:	d14a      	bne.n	1ac56 <__divdi3+0xb6>
   1abc0:	428a      	cmp	r2, r1
   1abc2:	d957      	bls.n	1ac74 <__divdi3+0xd4>
   1abc4:	fab2 f382 	clz	r3, r2
   1abc8:	b153      	cbz	r3, 1abe0 <__divdi3+0x40>
   1abca:	f1c3 0020 	rsb	r0, r3, #32
   1abce:	fa01 f903 	lsl.w	r9, r1, r3
   1abd2:	fa25 f800 	lsr.w	r8, r5, r0
   1abd6:	fa12 f403 	lsls.w	r4, r2, r3
   1abda:	409d      	lsls	r5, r3
   1abdc:	ea48 0909 	orr.w	r9, r8, r9
   1abe0:	0c27      	lsrs	r7, r4, #16
   1abe2:	4648      	mov	r0, r9
   1abe4:	4639      	mov	r1, r7
   1abe6:	fa1f fb84 	uxth.w	fp, r4
   1abea:	f7ff fda9 	bl	1a740 <__aeabi_uidiv>
   1abee:	4639      	mov	r1, r7
   1abf0:	4682      	mov	sl, r0
   1abf2:	4648      	mov	r0, r9
   1abf4:	f7ff fed2 	bl	1a99c <__aeabi_uidivmod>
   1abf8:	0c2a      	lsrs	r2, r5, #16
   1abfa:	fb0b f30a 	mul.w	r3, fp, sl
   1abfe:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
   1ac02:	454b      	cmp	r3, r9
   1ac04:	d909      	bls.n	1ac1a <__divdi3+0x7a>
   1ac06:	eb19 0904 	adds.w	r9, r9, r4
   1ac0a:	f10a 3aff 	add.w	sl, sl, #4294967295
   1ac0e:	d204      	bcs.n	1ac1a <__divdi3+0x7a>
   1ac10:	454b      	cmp	r3, r9
   1ac12:	bf84      	itt	hi
   1ac14:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1ac18:	44a1      	addhi	r9, r4
   1ac1a:	ebc3 0909 	rsb	r9, r3, r9
   1ac1e:	4639      	mov	r1, r7
   1ac20:	4648      	mov	r0, r9
   1ac22:	b2ad      	uxth	r5, r5
   1ac24:	f7ff fd8c 	bl	1a740 <__aeabi_uidiv>
   1ac28:	4639      	mov	r1, r7
   1ac2a:	4680      	mov	r8, r0
   1ac2c:	4648      	mov	r0, r9
   1ac2e:	f7ff feb5 	bl	1a99c <__aeabi_uidivmod>
   1ac32:	fb0b fb08 	mul.w	fp, fp, r8
   1ac36:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1ac3a:	45ab      	cmp	fp, r5
   1ac3c:	d907      	bls.n	1ac4e <__divdi3+0xae>
   1ac3e:	192d      	adds	r5, r5, r4
   1ac40:	f108 38ff 	add.w	r8, r8, #4294967295
   1ac44:	d203      	bcs.n	1ac4e <__divdi3+0xae>
   1ac46:	45ab      	cmp	fp, r5
   1ac48:	bf88      	it	hi
   1ac4a:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1ac4e:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1ac52:	2700      	movs	r7, #0
   1ac54:	e003      	b.n	1ac5e <__divdi3+0xbe>
   1ac56:	428b      	cmp	r3, r1
   1ac58:	d957      	bls.n	1ad0a <__divdi3+0x16a>
   1ac5a:	2700      	movs	r7, #0
   1ac5c:	46b8      	mov	r8, r7
   1ac5e:	4642      	mov	r2, r8
   1ac60:	463b      	mov	r3, r7
   1ac62:	b116      	cbz	r6, 1ac6a <__divdi3+0xca>
   1ac64:	4252      	negs	r2, r2
   1ac66:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1ac6a:	4619      	mov	r1, r3
   1ac6c:	4610      	mov	r0, r2
   1ac6e:	b005      	add	sp, #20
   1ac70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ac74:	b922      	cbnz	r2, 1ac80 <__divdi3+0xe0>
   1ac76:	4611      	mov	r1, r2
   1ac78:	2001      	movs	r0, #1
   1ac7a:	f7ff fd61 	bl	1a740 <__aeabi_uidiv>
   1ac7e:	4604      	mov	r4, r0
   1ac80:	fab4 f884 	clz	r8, r4
   1ac84:	f1b8 0f00 	cmp.w	r8, #0
   1ac88:	d15e      	bne.n	1ad48 <__divdi3+0x1a8>
   1ac8a:	ebc4 0809 	rsb	r8, r4, r9
   1ac8e:	0c27      	lsrs	r7, r4, #16
   1ac90:	fa1f f984 	uxth.w	r9, r4
   1ac94:	2101      	movs	r1, #1
   1ac96:	9102      	str	r1, [sp, #8]
   1ac98:	4639      	mov	r1, r7
   1ac9a:	4640      	mov	r0, r8
   1ac9c:	f7ff fd50 	bl	1a740 <__aeabi_uidiv>
   1aca0:	4639      	mov	r1, r7
   1aca2:	4682      	mov	sl, r0
   1aca4:	4640      	mov	r0, r8
   1aca6:	f7ff fe79 	bl	1a99c <__aeabi_uidivmod>
   1acaa:	ea4f 4815 	mov.w	r8, r5, lsr #16
   1acae:	fb09 f30a 	mul.w	r3, r9, sl
   1acb2:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
   1acb6:	455b      	cmp	r3, fp
   1acb8:	d909      	bls.n	1acce <__divdi3+0x12e>
   1acba:	eb1b 0b04 	adds.w	fp, fp, r4
   1acbe:	f10a 3aff 	add.w	sl, sl, #4294967295
   1acc2:	d204      	bcs.n	1acce <__divdi3+0x12e>
   1acc4:	455b      	cmp	r3, fp
   1acc6:	bf84      	itt	hi
   1acc8:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1accc:	44a3      	addhi	fp, r4
   1acce:	ebc3 0b0b 	rsb	fp, r3, fp
   1acd2:	4639      	mov	r1, r7
   1acd4:	4658      	mov	r0, fp
   1acd6:	b2ad      	uxth	r5, r5
   1acd8:	f7ff fd32 	bl	1a740 <__aeabi_uidiv>
   1acdc:	4639      	mov	r1, r7
   1acde:	4680      	mov	r8, r0
   1ace0:	4658      	mov	r0, fp
   1ace2:	f7ff fe5b 	bl	1a99c <__aeabi_uidivmod>
   1ace6:	fb09 f908 	mul.w	r9, r9, r8
   1acea:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
   1acee:	45a9      	cmp	r9, r5
   1acf0:	d907      	bls.n	1ad02 <__divdi3+0x162>
   1acf2:	192d      	adds	r5, r5, r4
   1acf4:	f108 38ff 	add.w	r8, r8, #4294967295
   1acf8:	d203      	bcs.n	1ad02 <__divdi3+0x162>
   1acfa:	45a9      	cmp	r9, r5
   1acfc:	bf88      	it	hi
   1acfe:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1ad02:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
   1ad06:	9f02      	ldr	r7, [sp, #8]
   1ad08:	e7a9      	b.n	1ac5e <__divdi3+0xbe>
   1ad0a:	fab3 f783 	clz	r7, r3
   1ad0e:	2f00      	cmp	r7, #0
   1ad10:	d168      	bne.n	1ade4 <__divdi3+0x244>
   1ad12:	428b      	cmp	r3, r1
   1ad14:	bf2c      	ite	cs
   1ad16:	f04f 0900 	movcs.w	r9, #0
   1ad1a:	f04f 0901 	movcc.w	r9, #1
   1ad1e:	4282      	cmp	r2, r0
   1ad20:	bf8c      	ite	hi
   1ad22:	464c      	movhi	r4, r9
   1ad24:	f049 0401 	orrls.w	r4, r9, #1
   1ad28:	2c00      	cmp	r4, #0
   1ad2a:	d096      	beq.n	1ac5a <__divdi3+0xba>
   1ad2c:	f04f 0801 	mov.w	r8, #1
   1ad30:	e795      	b.n	1ac5e <__divdi3+0xbe>
   1ad32:	4252      	negs	r2, r2
   1ad34:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   1ad38:	43f6      	mvns	r6, r6
   1ad3a:	e73b      	b.n	1abb4 <__divdi3+0x14>
   1ad3c:	4240      	negs	r0, r0
   1ad3e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   1ad42:	f04f 36ff 	mov.w	r6, #4294967295
   1ad46:	e732      	b.n	1abae <__divdi3+0xe>
   1ad48:	fa04 f408 	lsl.w	r4, r4, r8
   1ad4c:	f1c8 0720 	rsb	r7, r8, #32
   1ad50:	fa35 f307 	lsrs.w	r3, r5, r7
   1ad54:	fa29 fa07 	lsr.w	sl, r9, r7
   1ad58:	0c27      	lsrs	r7, r4, #16
   1ad5a:	fa09 fb08 	lsl.w	fp, r9, r8
   1ad5e:	4639      	mov	r1, r7
   1ad60:	4650      	mov	r0, sl
   1ad62:	ea43 020b 	orr.w	r2, r3, fp
   1ad66:	9202      	str	r2, [sp, #8]
   1ad68:	f7ff fcea 	bl	1a740 <__aeabi_uidiv>
   1ad6c:	4639      	mov	r1, r7
   1ad6e:	fa1f f984 	uxth.w	r9, r4
   1ad72:	4683      	mov	fp, r0
   1ad74:	4650      	mov	r0, sl
   1ad76:	f7ff fe11 	bl	1a99c <__aeabi_uidivmod>
   1ad7a:	9802      	ldr	r0, [sp, #8]
   1ad7c:	fb09 f20b 	mul.w	r2, r9, fp
   1ad80:	0c03      	lsrs	r3, r0, #16
   1ad82:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
   1ad86:	429a      	cmp	r2, r3
   1ad88:	d904      	bls.n	1ad94 <__divdi3+0x1f4>
   1ad8a:	191b      	adds	r3, r3, r4
   1ad8c:	f10b 3bff 	add.w	fp, fp, #4294967295
   1ad90:	f0c0 80b1 	bcc.w	1aef6 <__divdi3+0x356>
   1ad94:	1a9b      	subs	r3, r3, r2
   1ad96:	4639      	mov	r1, r7
   1ad98:	4618      	mov	r0, r3
   1ad9a:	9301      	str	r3, [sp, #4]
   1ad9c:	f7ff fcd0 	bl	1a740 <__aeabi_uidiv>
   1ada0:	9901      	ldr	r1, [sp, #4]
   1ada2:	4682      	mov	sl, r0
   1ada4:	4608      	mov	r0, r1
   1ada6:	4639      	mov	r1, r7
   1ada8:	f7ff fdf8 	bl	1a99c <__aeabi_uidivmod>
   1adac:	f8dd c008 	ldr.w	ip, [sp, #8]
   1adb0:	fb09 f30a 	mul.w	r3, r9, sl
   1adb4:	fa1f f08c 	uxth.w	r0, ip
   1adb8:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
   1adbc:	4293      	cmp	r3, r2
   1adbe:	d908      	bls.n	1add2 <__divdi3+0x232>
   1adc0:	1912      	adds	r2, r2, r4
   1adc2:	f10a 3aff 	add.w	sl, sl, #4294967295
   1adc6:	d204      	bcs.n	1add2 <__divdi3+0x232>
   1adc8:	4293      	cmp	r3, r2
   1adca:	bf84      	itt	hi
   1adcc:	f10a 3aff 	addhi.w	sl, sl, #4294967295
   1add0:	1912      	addhi	r2, r2, r4
   1add2:	fa05 f508 	lsl.w	r5, r5, r8
   1add6:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
   1adda:	ebc3 0802 	rsb	r8, r3, r2
   1adde:	f8cd e008 	str.w	lr, [sp, #8]
   1ade2:	e759      	b.n	1ac98 <__divdi3+0xf8>
   1ade4:	f1c7 0020 	rsb	r0, r7, #32
   1ade8:	fa03 fa07 	lsl.w	sl, r3, r7
   1adec:	40c2      	lsrs	r2, r0
   1adee:	fa35 f300 	lsrs.w	r3, r5, r0
   1adf2:	ea42 0b0a 	orr.w	fp, r2, sl
   1adf6:	fa21 f800 	lsr.w	r8, r1, r0
   1adfa:	fa01 f907 	lsl.w	r9, r1, r7
   1adfe:	4640      	mov	r0, r8
   1ae00:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
   1ae04:	ea43 0109 	orr.w	r1, r3, r9
   1ae08:	9102      	str	r1, [sp, #8]
   1ae0a:	4651      	mov	r1, sl
   1ae0c:	fa1f f28b 	uxth.w	r2, fp
   1ae10:	9203      	str	r2, [sp, #12]
   1ae12:	f7ff fc95 	bl	1a740 <__aeabi_uidiv>
   1ae16:	4651      	mov	r1, sl
   1ae18:	4681      	mov	r9, r0
   1ae1a:	4640      	mov	r0, r8
   1ae1c:	f7ff fdbe 	bl	1a99c <__aeabi_uidivmod>
   1ae20:	9b03      	ldr	r3, [sp, #12]
   1ae22:	f8dd c008 	ldr.w	ip, [sp, #8]
   1ae26:	fb03 f209 	mul.w	r2, r3, r9
   1ae2a:	ea4f 401c 	mov.w	r0, ip, lsr #16
   1ae2e:	fa14 f307 	lsls.w	r3, r4, r7
   1ae32:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
   1ae36:	42a2      	cmp	r2, r4
   1ae38:	d904      	bls.n	1ae44 <__divdi3+0x2a4>
   1ae3a:	eb14 040b 	adds.w	r4, r4, fp
   1ae3e:	f109 39ff 	add.w	r9, r9, #4294967295
   1ae42:	d352      	bcc.n	1aeea <__divdi3+0x34a>
   1ae44:	1aa4      	subs	r4, r4, r2
   1ae46:	4651      	mov	r1, sl
   1ae48:	4620      	mov	r0, r4
   1ae4a:	9301      	str	r3, [sp, #4]
   1ae4c:	f7ff fc78 	bl	1a740 <__aeabi_uidiv>
   1ae50:	4651      	mov	r1, sl
   1ae52:	4680      	mov	r8, r0
   1ae54:	4620      	mov	r0, r4
   1ae56:	f7ff fda1 	bl	1a99c <__aeabi_uidivmod>
   1ae5a:	9803      	ldr	r0, [sp, #12]
   1ae5c:	f8dd c008 	ldr.w	ip, [sp, #8]
   1ae60:	fb00 f208 	mul.w	r2, r0, r8
   1ae64:	fa1f f38c 	uxth.w	r3, ip
   1ae68:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
   1ae6c:	9b01      	ldr	r3, [sp, #4]
   1ae6e:	4282      	cmp	r2, r0
   1ae70:	d904      	bls.n	1ae7c <__divdi3+0x2dc>
   1ae72:	eb10 000b 	adds.w	r0, r0, fp
   1ae76:	f108 38ff 	add.w	r8, r8, #4294967295
   1ae7a:	d330      	bcc.n	1aede <__divdi3+0x33e>
   1ae7c:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
   1ae80:	fa1f fc83 	uxth.w	ip, r3
   1ae84:	0c1b      	lsrs	r3, r3, #16
   1ae86:	1a80      	subs	r0, r0, r2
   1ae88:	fa1f fe88 	uxth.w	lr, r8
   1ae8c:	ea4f 4a18 	mov.w	sl, r8, lsr #16
   1ae90:	fb0c f90e 	mul.w	r9, ip, lr
   1ae94:	fb0c fc0a 	mul.w	ip, ip, sl
   1ae98:	fb03 c10e 	mla	r1, r3, lr, ip
   1ae9c:	fb03 f20a 	mul.w	r2, r3, sl
   1aea0:	eb01 4119 	add.w	r1, r1, r9, lsr #16
   1aea4:	458c      	cmp	ip, r1
   1aea6:	bf88      	it	hi
   1aea8:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
   1aeac:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
   1aeb0:	4570      	cmp	r0, lr
   1aeb2:	d310      	bcc.n	1aed6 <__divdi3+0x336>
   1aeb4:	fa1f f989 	uxth.w	r9, r9
   1aeb8:	fa05 f707 	lsl.w	r7, r5, r7
   1aebc:	eb09 4001 	add.w	r0, r9, r1, lsl #16
   1aec0:	bf14      	ite	ne
   1aec2:	2200      	movne	r2, #0
   1aec4:	2201      	moveq	r2, #1
   1aec6:	4287      	cmp	r7, r0
   1aec8:	bf2c      	ite	cs
   1aeca:	2700      	movcs	r7, #0
   1aecc:	f002 0701 	andcc.w	r7, r2, #1
   1aed0:	2f00      	cmp	r7, #0
   1aed2:	f43f aec4 	beq.w	1ac5e <__divdi3+0xbe>
   1aed6:	f108 38ff 	add.w	r8, r8, #4294967295
   1aeda:	2700      	movs	r7, #0
   1aedc:	e6bf      	b.n	1ac5e <__divdi3+0xbe>
   1aede:	4282      	cmp	r2, r0
   1aee0:	bf84      	itt	hi
   1aee2:	4458      	addhi	r0, fp
   1aee4:	f108 38ff 	addhi.w	r8, r8, #4294967295
   1aee8:	e7c8      	b.n	1ae7c <__divdi3+0x2dc>
   1aeea:	42a2      	cmp	r2, r4
   1aeec:	bf84      	itt	hi
   1aeee:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1aef2:	445c      	addhi	r4, fp
   1aef4:	e7a6      	b.n	1ae44 <__divdi3+0x2a4>
   1aef6:	429a      	cmp	r2, r3
   1aef8:	bf84      	itt	hi
   1aefa:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1aefe:	191b      	addhi	r3, r3, r4
   1af00:	e748      	b.n	1ad94 <__divdi3+0x1f4>
   1af02:	bf00      	nop

0001af04 <__udivdi3>:
   1af04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1af08:	460c      	mov	r4, r1
   1af0a:	b083      	sub	sp, #12
   1af0c:	4680      	mov	r8, r0
   1af0e:	4616      	mov	r6, r2
   1af10:	4689      	mov	r9, r1
   1af12:	461f      	mov	r7, r3
   1af14:	4615      	mov	r5, r2
   1af16:	468a      	mov	sl, r1
   1af18:	2b00      	cmp	r3, #0
   1af1a:	d14b      	bne.n	1afb4 <__udivdi3+0xb0>
   1af1c:	428a      	cmp	r2, r1
   1af1e:	d95c      	bls.n	1afda <__udivdi3+0xd6>
   1af20:	fab2 f382 	clz	r3, r2
   1af24:	b15b      	cbz	r3, 1af3e <__udivdi3+0x3a>
   1af26:	f1c3 0020 	rsb	r0, r3, #32
   1af2a:	fa01 fa03 	lsl.w	sl, r1, r3
   1af2e:	fa28 f200 	lsr.w	r2, r8, r0
   1af32:	fa16 f503 	lsls.w	r5, r6, r3
   1af36:	fa08 f803 	lsl.w	r8, r8, r3
   1af3a:	ea42 0a0a 	orr.w	sl, r2, sl
   1af3e:	0c2e      	lsrs	r6, r5, #16
   1af40:	4650      	mov	r0, sl
   1af42:	4631      	mov	r1, r6
   1af44:	b2af      	uxth	r7, r5
   1af46:	f7ff fbfb 	bl	1a740 <__aeabi_uidiv>
   1af4a:	4631      	mov	r1, r6
   1af4c:	ea4f 4418 	mov.w	r4, r8, lsr #16
   1af50:	4681      	mov	r9, r0
   1af52:	4650      	mov	r0, sl
   1af54:	f7ff fd22 	bl	1a99c <__aeabi_uidivmod>
   1af58:	fb07 f309 	mul.w	r3, r7, r9
   1af5c:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
   1af60:	4553      	cmp	r3, sl
   1af62:	d909      	bls.n	1af78 <__udivdi3+0x74>
   1af64:	eb1a 0a05 	adds.w	sl, sl, r5
   1af68:	f109 39ff 	add.w	r9, r9, #4294967295
   1af6c:	d204      	bcs.n	1af78 <__udivdi3+0x74>
   1af6e:	4553      	cmp	r3, sl
   1af70:	bf84      	itt	hi
   1af72:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1af76:	44aa      	addhi	sl, r5
   1af78:	ebc3 0a0a 	rsb	sl, r3, sl
   1af7c:	4631      	mov	r1, r6
   1af7e:	4650      	mov	r0, sl
   1af80:	fa1f f888 	uxth.w	r8, r8
   1af84:	f7ff fbdc 	bl	1a740 <__aeabi_uidiv>
   1af88:	4631      	mov	r1, r6
   1af8a:	4604      	mov	r4, r0
   1af8c:	4650      	mov	r0, sl
   1af8e:	f7ff fd05 	bl	1a99c <__aeabi_uidivmod>
   1af92:	fb07 f704 	mul.w	r7, r7, r4
   1af96:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1af9a:	4547      	cmp	r7, r8
   1af9c:	d906      	bls.n	1afac <__udivdi3+0xa8>
   1af9e:	3c01      	subs	r4, #1
   1afa0:	eb18 0805 	adds.w	r8, r8, r5
   1afa4:	d202      	bcs.n	1afac <__udivdi3+0xa8>
   1afa6:	4547      	cmp	r7, r8
   1afa8:	bf88      	it	hi
   1afaa:	3c01      	subhi	r4, #1
   1afac:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1afb0:	2600      	movs	r6, #0
   1afb2:	e05c      	b.n	1b06e <__udivdi3+0x16a>
   1afb4:	428b      	cmp	r3, r1
   1afb6:	d858      	bhi.n	1b06a <__udivdi3+0x166>
   1afb8:	fab3 f683 	clz	r6, r3
   1afbc:	2e00      	cmp	r6, #0
   1afbe:	d15b      	bne.n	1b078 <__udivdi3+0x174>
   1afc0:	428b      	cmp	r3, r1
   1afc2:	bf2c      	ite	cs
   1afc4:	2200      	movcs	r2, #0
   1afc6:	2201      	movcc	r2, #1
   1afc8:	4285      	cmp	r5, r0
   1afca:	bf8c      	ite	hi
   1afcc:	4615      	movhi	r5, r2
   1afce:	f042 0501 	orrls.w	r5, r2, #1
   1afd2:	2d00      	cmp	r5, #0
   1afd4:	d049      	beq.n	1b06a <__udivdi3+0x166>
   1afd6:	2401      	movs	r4, #1
   1afd8:	e049      	b.n	1b06e <__udivdi3+0x16a>
   1afda:	b922      	cbnz	r2, 1afe6 <__udivdi3+0xe2>
   1afdc:	4611      	mov	r1, r2
   1afde:	2001      	movs	r0, #1
   1afe0:	f7ff fbae 	bl	1a740 <__aeabi_uidiv>
   1afe4:	4605      	mov	r5, r0
   1afe6:	fab5 f685 	clz	r6, r5
   1afea:	2e00      	cmp	r6, #0
   1afec:	f040 80ba 	bne.w	1b164 <__udivdi3+0x260>
   1aff0:	1b64      	subs	r4, r4, r5
   1aff2:	0c2f      	lsrs	r7, r5, #16
   1aff4:	fa1f fa85 	uxth.w	sl, r5
   1aff8:	2601      	movs	r6, #1
   1affa:	4639      	mov	r1, r7
   1affc:	4620      	mov	r0, r4
   1affe:	f7ff fb9f 	bl	1a740 <__aeabi_uidiv>
   1b002:	4639      	mov	r1, r7
   1b004:	ea4f 4b18 	mov.w	fp, r8, lsr #16
   1b008:	4681      	mov	r9, r0
   1b00a:	4620      	mov	r0, r4
   1b00c:	f7ff fcc6 	bl	1a99c <__aeabi_uidivmod>
   1b010:	fb0a f309 	mul.w	r3, sl, r9
   1b014:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
   1b018:	455b      	cmp	r3, fp
   1b01a:	d909      	bls.n	1b030 <__udivdi3+0x12c>
   1b01c:	eb1b 0b05 	adds.w	fp, fp, r5
   1b020:	f109 39ff 	add.w	r9, r9, #4294967295
   1b024:	d204      	bcs.n	1b030 <__udivdi3+0x12c>
   1b026:	455b      	cmp	r3, fp
   1b028:	bf84      	itt	hi
   1b02a:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1b02e:	44ab      	addhi	fp, r5
   1b030:	ebc3 0b0b 	rsb	fp, r3, fp
   1b034:	4639      	mov	r1, r7
   1b036:	4658      	mov	r0, fp
   1b038:	fa1f f888 	uxth.w	r8, r8
   1b03c:	f7ff fb80 	bl	1a740 <__aeabi_uidiv>
   1b040:	4639      	mov	r1, r7
   1b042:	4604      	mov	r4, r0
   1b044:	4658      	mov	r0, fp
   1b046:	f7ff fca9 	bl	1a99c <__aeabi_uidivmod>
   1b04a:	fb0a fa04 	mul.w	sl, sl, r4
   1b04e:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
   1b052:	45c2      	cmp	sl, r8
   1b054:	d906      	bls.n	1b064 <__udivdi3+0x160>
   1b056:	3c01      	subs	r4, #1
   1b058:	eb18 0805 	adds.w	r8, r8, r5
   1b05c:	d202      	bcs.n	1b064 <__udivdi3+0x160>
   1b05e:	45c2      	cmp	sl, r8
   1b060:	bf88      	it	hi
   1b062:	3c01      	subhi	r4, #1
   1b064:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1b068:	e001      	b.n	1b06e <__udivdi3+0x16a>
   1b06a:	2600      	movs	r6, #0
   1b06c:	4634      	mov	r4, r6
   1b06e:	4631      	mov	r1, r6
   1b070:	4620      	mov	r0, r4
   1b072:	b003      	add	sp, #12
   1b074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b078:	f1c6 0020 	rsb	r0, r6, #32
   1b07c:	40b3      	lsls	r3, r6
   1b07e:	fa32 f700 	lsrs.w	r7, r2, r0
   1b082:	fa21 fb00 	lsr.w	fp, r1, r0
   1b086:	431f      	orrs	r7, r3
   1b088:	fa14 f206 	lsls.w	r2, r4, r6
   1b08c:	fa28 f100 	lsr.w	r1, r8, r0
   1b090:	4658      	mov	r0, fp
   1b092:	ea4f 4a17 	mov.w	sl, r7, lsr #16
   1b096:	4311      	orrs	r1, r2
   1b098:	9100      	str	r1, [sp, #0]
   1b09a:	4651      	mov	r1, sl
   1b09c:	b2bb      	uxth	r3, r7
   1b09e:	9301      	str	r3, [sp, #4]
   1b0a0:	f7ff fb4e 	bl	1a740 <__aeabi_uidiv>
   1b0a4:	4651      	mov	r1, sl
   1b0a6:	40b5      	lsls	r5, r6
   1b0a8:	4681      	mov	r9, r0
   1b0aa:	4658      	mov	r0, fp
   1b0ac:	f7ff fc76 	bl	1a99c <__aeabi_uidivmod>
   1b0b0:	9c01      	ldr	r4, [sp, #4]
   1b0b2:	9800      	ldr	r0, [sp, #0]
   1b0b4:	fb04 f309 	mul.w	r3, r4, r9
   1b0b8:	ea4f 4c10 	mov.w	ip, r0, lsr #16
   1b0bc:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
   1b0c0:	455b      	cmp	r3, fp
   1b0c2:	d905      	bls.n	1b0d0 <__udivdi3+0x1cc>
   1b0c4:	eb1b 0b07 	adds.w	fp, fp, r7
   1b0c8:	f109 39ff 	add.w	r9, r9, #4294967295
   1b0cc:	f0c0 808e 	bcc.w	1b1ec <__udivdi3+0x2e8>
   1b0d0:	ebc3 0b0b 	rsb	fp, r3, fp
   1b0d4:	4651      	mov	r1, sl
   1b0d6:	4658      	mov	r0, fp
   1b0d8:	f7ff fb32 	bl	1a740 <__aeabi_uidiv>
   1b0dc:	4651      	mov	r1, sl
   1b0de:	4604      	mov	r4, r0
   1b0e0:	4658      	mov	r0, fp
   1b0e2:	f7ff fc5b 	bl	1a99c <__aeabi_uidivmod>
   1b0e6:	9801      	ldr	r0, [sp, #4]
   1b0e8:	9a00      	ldr	r2, [sp, #0]
   1b0ea:	fb00 f304 	mul.w	r3, r0, r4
   1b0ee:	fa1f fc82 	uxth.w	ip, r2
   1b0f2:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
   1b0f6:	4293      	cmp	r3, r2
   1b0f8:	d906      	bls.n	1b108 <__udivdi3+0x204>
   1b0fa:	3c01      	subs	r4, #1
   1b0fc:	19d2      	adds	r2, r2, r7
   1b0fe:	d203      	bcs.n	1b108 <__udivdi3+0x204>
   1b100:	4293      	cmp	r3, r2
   1b102:	d901      	bls.n	1b108 <__udivdi3+0x204>
   1b104:	19d2      	adds	r2, r2, r7
   1b106:	3c01      	subs	r4, #1
   1b108:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
   1b10c:	b2a8      	uxth	r0, r5
   1b10e:	1ad2      	subs	r2, r2, r3
   1b110:	0c2d      	lsrs	r5, r5, #16
   1b112:	fa1f fc84 	uxth.w	ip, r4
   1b116:	0c23      	lsrs	r3, r4, #16
   1b118:	fb00 f70c 	mul.w	r7, r0, ip
   1b11c:	fb00 fe03 	mul.w	lr, r0, r3
   1b120:	fb05 e10c 	mla	r1, r5, ip, lr
   1b124:	fb05 f503 	mul.w	r5, r5, r3
   1b128:	eb01 4117 	add.w	r1, r1, r7, lsr #16
   1b12c:	458e      	cmp	lr, r1
   1b12e:	bf88      	it	hi
   1b130:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
   1b134:	eb05 4511 	add.w	r5, r5, r1, lsr #16
   1b138:	42aa      	cmp	r2, r5
   1b13a:	d310      	bcc.n	1b15e <__udivdi3+0x25a>
   1b13c:	b2bf      	uxth	r7, r7
   1b13e:	fa08 f606 	lsl.w	r6, r8, r6
   1b142:	eb07 4201 	add.w	r2, r7, r1, lsl #16
   1b146:	bf14      	ite	ne
   1b148:	f04f 0e00 	movne.w	lr, #0
   1b14c:	f04f 0e01 	moveq.w	lr, #1
   1b150:	4296      	cmp	r6, r2
   1b152:	bf2c      	ite	cs
   1b154:	2600      	movcs	r6, #0
   1b156:	f00e 0601 	andcc.w	r6, lr, #1
   1b15a:	2e00      	cmp	r6, #0
   1b15c:	d087      	beq.n	1b06e <__udivdi3+0x16a>
   1b15e:	3c01      	subs	r4, #1
   1b160:	2600      	movs	r6, #0
   1b162:	e784      	b.n	1b06e <__udivdi3+0x16a>
   1b164:	40b5      	lsls	r5, r6
   1b166:	f1c6 0120 	rsb	r1, r6, #32
   1b16a:	fa24 f901 	lsr.w	r9, r4, r1
   1b16e:	fa28 f201 	lsr.w	r2, r8, r1
   1b172:	0c2f      	lsrs	r7, r5, #16
   1b174:	40b4      	lsls	r4, r6
   1b176:	4639      	mov	r1, r7
   1b178:	4648      	mov	r0, r9
   1b17a:	4322      	orrs	r2, r4
   1b17c:	9200      	str	r2, [sp, #0]
   1b17e:	f7ff fadf 	bl	1a740 <__aeabi_uidiv>
   1b182:	4639      	mov	r1, r7
   1b184:	fa1f fa85 	uxth.w	sl, r5
   1b188:	4683      	mov	fp, r0
   1b18a:	4648      	mov	r0, r9
   1b18c:	f7ff fc06 	bl	1a99c <__aeabi_uidivmod>
   1b190:	9b00      	ldr	r3, [sp, #0]
   1b192:	0c1a      	lsrs	r2, r3, #16
   1b194:	fb0a f30b 	mul.w	r3, sl, fp
   1b198:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
   1b19c:	42a3      	cmp	r3, r4
   1b19e:	d903      	bls.n	1b1a8 <__udivdi3+0x2a4>
   1b1a0:	1964      	adds	r4, r4, r5
   1b1a2:	f10b 3bff 	add.w	fp, fp, #4294967295
   1b1a6:	d327      	bcc.n	1b1f8 <__udivdi3+0x2f4>
   1b1a8:	1ae4      	subs	r4, r4, r3
   1b1aa:	4639      	mov	r1, r7
   1b1ac:	4620      	mov	r0, r4
   1b1ae:	f7ff fac7 	bl	1a740 <__aeabi_uidiv>
   1b1b2:	4639      	mov	r1, r7
   1b1b4:	4681      	mov	r9, r0
   1b1b6:	4620      	mov	r0, r4
   1b1b8:	f7ff fbf0 	bl	1a99c <__aeabi_uidivmod>
   1b1bc:	9800      	ldr	r0, [sp, #0]
   1b1be:	fb0a f309 	mul.w	r3, sl, r9
   1b1c2:	fa1f fc80 	uxth.w	ip, r0
   1b1c6:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
   1b1ca:	42a3      	cmp	r3, r4
   1b1cc:	d908      	bls.n	1b1e0 <__udivdi3+0x2dc>
   1b1ce:	1964      	adds	r4, r4, r5
   1b1d0:	f109 39ff 	add.w	r9, r9, #4294967295
   1b1d4:	d204      	bcs.n	1b1e0 <__udivdi3+0x2dc>
   1b1d6:	42a3      	cmp	r3, r4
   1b1d8:	bf84      	itt	hi
   1b1da:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1b1de:	1964      	addhi	r4, r4, r5
   1b1e0:	fa08 f806 	lsl.w	r8, r8, r6
   1b1e4:	1ae4      	subs	r4, r4, r3
   1b1e6:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
   1b1ea:	e706      	b.n	1affa <__udivdi3+0xf6>
   1b1ec:	455b      	cmp	r3, fp
   1b1ee:	bf84      	itt	hi
   1b1f0:	f109 39ff 	addhi.w	r9, r9, #4294967295
   1b1f4:	44bb      	addhi	fp, r7
   1b1f6:	e76b      	b.n	1b0d0 <__udivdi3+0x1cc>
   1b1f8:	42a3      	cmp	r3, r4
   1b1fa:	bf84      	itt	hi
   1b1fc:	f10b 3bff 	addhi.w	fp, fp, #4294967295
   1b200:	1964      	addhi	r4, r4, r5
   1b202:	e7d1      	b.n	1b1a8 <__udivdi3+0x2a4>

0001b204 <pow>:
   1b204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b208:	b08d      	sub	sp, #52	; 0x34
   1b20a:	4699      	mov	r9, r3
   1b20c:	4682      	mov	sl, r0
   1b20e:	468b      	mov	fp, r1
   1b210:	4690      	mov	r8, r2
   1b212:	f000 f9a5 	bl	1b560 <__ieee754_pow>
   1b216:	f240 6420 	movw	r4, #1568	; 0x620
   1b21a:	f2c2 0400 	movt	r4, #8192	; 0x2000
   1b21e:	f994 3000 	ldrsb.w	r3, [r4]
   1b222:	f1b3 3fff 	cmp.w	r3, #4294967295
   1b226:	4606      	mov	r6, r0
   1b228:	460f      	mov	r7, r1
   1b22a:	d005      	beq.n	1b238 <pow+0x34>
   1b22c:	4640      	mov	r0, r8
   1b22e:	4649      	mov	r1, r9
   1b230:	f7ff f8c2 	bl	1a3b8 <__isnand>
   1b234:	4605      	mov	r5, r0
   1b236:	b120      	cbz	r0, 1b242 <pow+0x3e>
   1b238:	4630      	mov	r0, r6
   1b23a:	4639      	mov	r1, r7
   1b23c:	b00d      	add	sp, #52	; 0x34
   1b23e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b242:	4650      	mov	r0, sl
   1b244:	4659      	mov	r1, fp
   1b246:	f7ff f8b7 	bl	1a3b8 <__isnand>
   1b24a:	9001      	str	r0, [sp, #4]
   1b24c:	2800      	cmp	r0, #0
   1b24e:	d02b      	beq.n	1b2a8 <pow+0xa4>
   1b250:	4640      	mov	r0, r8
   1b252:	4649      	mov	r1, r9
   1b254:	2200      	movs	r2, #0
   1b256:	2300      	movs	r3, #0
   1b258:	f7ff fc06 	bl	1aa68 <__aeabi_dcmpeq>
   1b25c:	2800      	cmp	r0, #0
   1b25e:	d0eb      	beq.n	1b238 <pow+0x34>
   1b260:	f994 2000 	ldrsb.w	r2, [r4]
   1b264:	f24e 6318 	movw	r3, #58904	; 0xe618
   1b268:	f2c0 0302 	movt	r3, #2
   1b26c:	2000      	movs	r0, #0
   1b26e:	f1b2 3fff 	cmp.w	r2, #4294967295
   1b272:	bf14      	ite	ne
   1b274:	2100      	movne	r1, #0
   1b276:	2101      	moveq	r1, #1
   1b278:	9303      	str	r3, [sp, #12]
   1b27a:	2a02      	cmp	r2, #2
   1b27c:	bf14      	ite	ne
   1b27e:	460a      	movne	r2, r1
   1b280:	f041 0201 	orreq.w	r2, r1, #1
   1b284:	f240 0100 	movw	r1, #0
   1b288:	2301      	movs	r3, #1
   1b28a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b28e:	950a      	str	r5, [sp, #40]	; 0x28
   1b290:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b294:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b298:	9302      	str	r3, [sp, #8]
   1b29a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b29e:	2a00      	cmp	r2, #0
   1b2a0:	d02e      	beq.n	1b300 <pow+0xfc>
   1b2a2:	e9dd 6708 	ldrd	r6, r7, [sp, #32]
   1b2a6:	e7c7      	b.n	1b238 <pow+0x34>
   1b2a8:	4650      	mov	r0, sl
   1b2aa:	4659      	mov	r1, fp
   1b2ac:	2200      	movs	r2, #0
   1b2ae:	2300      	movs	r3, #0
   1b2b0:	f7ff fbda 	bl	1aa68 <__aeabi_dcmpeq>
   1b2b4:	2800      	cmp	r0, #0
   1b2b6:	d030      	beq.n	1b31a <pow+0x116>
   1b2b8:	4640      	mov	r0, r8
   1b2ba:	4649      	mov	r1, r9
   1b2bc:	2200      	movs	r2, #0
   1b2be:	2300      	movs	r3, #0
   1b2c0:	f7ff fbd2 	bl	1aa68 <__aeabi_dcmpeq>
   1b2c4:	2800      	cmp	r0, #0
   1b2c6:	d064      	beq.n	1b392 <pow+0x18e>
   1b2c8:	9801      	ldr	r0, [sp, #4]
   1b2ca:	f24e 6318 	movw	r3, #58904	; 0xe618
   1b2ce:	f994 2000 	ldrsb.w	r2, [r4]
   1b2d2:	f2c0 0302 	movt	r3, #2
   1b2d6:	2100      	movs	r1, #0
   1b2d8:	9303      	str	r3, [sp, #12]
   1b2da:	900a      	str	r0, [sp, #40]	; 0x28
   1b2dc:	2301      	movs	r3, #1
   1b2de:	2000      	movs	r0, #0
   1b2e0:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b2e4:	9302      	str	r3, [sp, #8]
   1b2e6:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b2ea:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b2ee:	b13a      	cbz	r2, 1b300 <pow+0xfc>
   1b2f0:	f240 0300 	movw	r3, #0
   1b2f4:	2200      	movs	r2, #0
   1b2f6:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b2fa:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b2fe:	e7d0      	b.n	1b2a2 <pow+0x9e>
   1b300:	a802      	add	r0, sp, #8
   1b302:	f000 ffd7 	bl	1c2b4 <matherr>
   1b306:	2800      	cmp	r0, #0
   1b308:	d071      	beq.n	1b3ee <pow+0x1ea>
   1b30a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b30c:	2b00      	cmp	r3, #0
   1b30e:	d0c8      	beq.n	1b2a2 <pow+0x9e>
   1b310:	f7fa f85a 	bl	153c8 <__errno>
   1b314:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b316:	6003      	str	r3, [r0, #0]
   1b318:	e7c3      	b.n	1b2a2 <pow+0x9e>
   1b31a:	4630      	mov	r0, r6
   1b31c:	4639      	mov	r1, r7
   1b31e:	f000 ffc1 	bl	1c2a4 <finite>
   1b322:	4605      	mov	r5, r0
   1b324:	2800      	cmp	r0, #0
   1b326:	d067      	beq.n	1b3f8 <pow+0x1f4>
   1b328:	4630      	mov	r0, r6
   1b32a:	4639      	mov	r1, r7
   1b32c:	2200      	movs	r2, #0
   1b32e:	2300      	movs	r3, #0
   1b330:	f7ff fb9a 	bl	1aa68 <__aeabi_dcmpeq>
   1b334:	2800      	cmp	r0, #0
   1b336:	f43f af7f 	beq.w	1b238 <pow+0x34>
   1b33a:	4650      	mov	r0, sl
   1b33c:	4659      	mov	r1, fp
   1b33e:	f000 ffb1 	bl	1c2a4 <finite>
   1b342:	2800      	cmp	r0, #0
   1b344:	f43f af78 	beq.w	1b238 <pow+0x34>
   1b348:	4640      	mov	r0, r8
   1b34a:	4649      	mov	r1, r9
   1b34c:	f000 ffaa 	bl	1c2a4 <finite>
   1b350:	2800      	cmp	r0, #0
   1b352:	f43f af71 	beq.w	1b238 <pow+0x34>
   1b356:	f994 2000 	ldrsb.w	r2, [r4]
   1b35a:	f24e 6318 	movw	r3, #58904	; 0xe618
   1b35e:	f2c0 0302 	movt	r3, #2
   1b362:	2000      	movs	r0, #0
   1b364:	2100      	movs	r1, #0
   1b366:	9303      	str	r3, [sp, #12]
   1b368:	2304      	movs	r3, #4
   1b36a:	9302      	str	r3, [sp, #8]
   1b36c:	2300      	movs	r3, #0
   1b36e:	2a02      	cmp	r2, #2
   1b370:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b374:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b378:	930a      	str	r3, [sp, #40]	; 0x28
   1b37a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b37e:	d06a      	beq.n	1b456 <pow+0x252>
   1b380:	a802      	add	r0, sp, #8
   1b382:	f000 ff97 	bl	1c2b4 <matherr>
   1b386:	2800      	cmp	r0, #0
   1b388:	d065      	beq.n	1b456 <pow+0x252>
   1b38a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
   1b38c:	2b00      	cmp	r3, #0
   1b38e:	d088      	beq.n	1b2a2 <pow+0x9e>
   1b390:	e7be      	b.n	1b310 <pow+0x10c>
   1b392:	4640      	mov	r0, r8
   1b394:	4649      	mov	r1, r9
   1b396:	f000 ff85 	bl	1c2a4 <finite>
   1b39a:	2800      	cmp	r0, #0
   1b39c:	f43f af4c 	beq.w	1b238 <pow+0x34>
   1b3a0:	4640      	mov	r0, r8
   1b3a2:	4649      	mov	r1, r9
   1b3a4:	2200      	movs	r2, #0
   1b3a6:	2300      	movs	r3, #0
   1b3a8:	f7ff fb68 	bl	1aa7c <__aeabi_dcmplt>
   1b3ac:	2800      	cmp	r0, #0
   1b3ae:	f43f af43 	beq.w	1b238 <pow+0x34>
   1b3b2:	9901      	ldr	r1, [sp, #4]
   1b3b4:	f24e 6318 	movw	r3, #58904	; 0xe618
   1b3b8:	7822      	ldrb	r2, [r4, #0]
   1b3ba:	f2c0 0302 	movt	r3, #2
   1b3be:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b3c2:	9303      	str	r3, [sp, #12]
   1b3c4:	2301      	movs	r3, #1
   1b3c6:	910a      	str	r1, [sp, #40]	; 0x28
   1b3c8:	9302      	str	r3, [sp, #8]
   1b3ca:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b3ce:	2a00      	cmp	r2, #0
   1b3d0:	d137      	bne.n	1b442 <pow+0x23e>
   1b3d2:	2200      	movs	r2, #0
   1b3d4:	2300      	movs	r3, #0
   1b3d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b3da:	a802      	add	r0, sp, #8
   1b3dc:	f000 ff6a 	bl	1c2b4 <matherr>
   1b3e0:	2800      	cmp	r0, #0
   1b3e2:	d1d2      	bne.n	1b38a <pow+0x186>
   1b3e4:	f7f9 fff0 	bl	153c8 <__errno>
   1b3e8:	2321      	movs	r3, #33	; 0x21
   1b3ea:	6003      	str	r3, [r0, #0]
   1b3ec:	e7cd      	b.n	1b38a <pow+0x186>
   1b3ee:	f7f9 ffeb 	bl	153c8 <__errno>
   1b3f2:	2321      	movs	r3, #33	; 0x21
   1b3f4:	6003      	str	r3, [r0, #0]
   1b3f6:	e788      	b.n	1b30a <pow+0x106>
   1b3f8:	4650      	mov	r0, sl
   1b3fa:	4659      	mov	r1, fp
   1b3fc:	f000 ff52 	bl	1c2a4 <finite>
   1b400:	2800      	cmp	r0, #0
   1b402:	d091      	beq.n	1b328 <pow+0x124>
   1b404:	4640      	mov	r0, r8
   1b406:	4649      	mov	r1, r9
   1b408:	f000 ff4c 	bl	1c2a4 <finite>
   1b40c:	2800      	cmp	r0, #0
   1b40e:	d08b      	beq.n	1b328 <pow+0x124>
   1b410:	4630      	mov	r0, r6
   1b412:	4639      	mov	r1, r7
   1b414:	f7fe ffd0 	bl	1a3b8 <__isnand>
   1b418:	b310      	cbz	r0, 1b460 <pow+0x25c>
   1b41a:	7824      	ldrb	r4, [r4, #0]
   1b41c:	f24e 6318 	movw	r3, #58904	; 0xe618
   1b420:	f2c0 0302 	movt	r3, #2
   1b424:	950a      	str	r5, [sp, #40]	; 0x28
   1b426:	9303      	str	r3, [sp, #12]
   1b428:	2301      	movs	r3, #1
   1b42a:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b42e:	9302      	str	r3, [sp, #8]
   1b430:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b434:	2c00      	cmp	r4, #0
   1b436:	d13b      	bne.n	1b4b0 <pow+0x2ac>
   1b438:	2000      	movs	r0, #0
   1b43a:	2100      	movs	r1, #0
   1b43c:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b440:	e7cb      	b.n	1b3da <pow+0x1d6>
   1b442:	2000      	movs	r0, #0
   1b444:	2a02      	cmp	r2, #2
   1b446:	f240 0100 	movw	r1, #0
   1b44a:	f6cf 71f0 	movt	r1, #65520	; 0xfff0
   1b44e:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b452:	d0c7      	beq.n	1b3e4 <pow+0x1e0>
   1b454:	e7c1      	b.n	1b3da <pow+0x1d6>
   1b456:	f7f9 ffb7 	bl	153c8 <__errno>
   1b45a:	2322      	movs	r3, #34	; 0x22
   1b45c:	6003      	str	r3, [r0, #0]
   1b45e:	e794      	b.n	1b38a <pow+0x186>
   1b460:	7825      	ldrb	r5, [r4, #0]
   1b462:	f24e 6218 	movw	r2, #58904	; 0xe618
   1b466:	f2c0 0202 	movt	r2, #2
   1b46a:	2303      	movs	r3, #3
   1b46c:	900a      	str	r0, [sp, #40]	; 0x28
   1b46e:	9203      	str	r2, [sp, #12]
   1b470:	9302      	str	r3, [sp, #8]
   1b472:	e9cd ab04 	strd	sl, fp, [sp, #16]
   1b476:	e9cd 8906 	strd	r8, r9, [sp, #24]
   1b47a:	bb25      	cbnz	r5, 1b4c6 <pow+0x2c2>
   1b47c:	f64f 77ff 	movw	r7, #65535	; 0xffff
   1b480:	4650      	mov	r0, sl
   1b482:	4659      	mov	r1, fp
   1b484:	2200      	movs	r2, #0
   1b486:	2300      	movs	r3, #0
   1b488:	f04f 4660 	mov.w	r6, #3758096384	; 0xe0000000
   1b48c:	f2c4 77ef 	movt	r7, #18415	; 0x47ef
   1b490:	e9cd 6708 	strd	r6, r7, [sp, #32]
   1b494:	f7ff faf2 	bl	1aa7c <__aeabi_dcmplt>
   1b498:	bb30      	cbnz	r0, 1b4e8 <pow+0x2e4>
   1b49a:	a802      	add	r0, sp, #8
   1b49c:	f000 ff0a 	bl	1c2b4 <matherr>
   1b4a0:	2800      	cmp	r0, #0
   1b4a2:	f47f af32 	bne.w	1b30a <pow+0x106>
   1b4a6:	f7f9 ff8f 	bl	153c8 <__errno>
   1b4aa:	2322      	movs	r3, #34	; 0x22
   1b4ac:	6003      	str	r3, [r0, #0]
   1b4ae:	e72c      	b.n	1b30a <pow+0x106>
   1b4b0:	2000      	movs	r0, #0
   1b4b2:	2100      	movs	r1, #0
   1b4b4:	4602      	mov	r2, r0
   1b4b6:	460b      	mov	r3, r1
   1b4b8:	f7f9 fb8e 	bl	14bd8 <__aeabi_ddiv>
   1b4bc:	2c02      	cmp	r4, #2
   1b4be:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b4c2:	d08f      	beq.n	1b3e4 <pow+0x1e0>
   1b4c4:	e789      	b.n	1b3da <pow+0x1d6>
   1b4c6:	f240 0700 	movw	r7, #0
   1b4ca:	4650      	mov	r0, sl
   1b4cc:	4659      	mov	r1, fp
   1b4ce:	2200      	movs	r2, #0
   1b4d0:	2300      	movs	r3, #0
   1b4d2:	2600      	movs	r6, #0
   1b4d4:	f6c7 77f0 	movt	r7, #32752	; 0x7ff0
   1b4d8:	e9cd 6708 	strd	r6, r7, [sp, #32]
   1b4dc:	f7ff face 	bl	1aa7c <__aeabi_dcmplt>
   1b4e0:	bb00      	cbnz	r0, 1b524 <pow+0x320>
   1b4e2:	2d02      	cmp	r5, #2
   1b4e4:	d1d9      	bne.n	1b49a <pow+0x296>
   1b4e6:	e7de      	b.n	1b4a6 <pow+0x2a2>
   1b4e8:	f240 0300 	movw	r3, #0
   1b4ec:	2200      	movs	r2, #0
   1b4ee:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b4f2:	4640      	mov	r0, r8
   1b4f4:	4649      	mov	r1, r9
   1b4f6:	f7f9 fa45 	bl	14984 <__aeabi_dmul>
   1b4fa:	4606      	mov	r6, r0
   1b4fc:	460f      	mov	r7, r1
   1b4fe:	f000 fee1 	bl	1c2c4 <rint>
   1b502:	4632      	mov	r2, r6
   1b504:	463b      	mov	r3, r7
   1b506:	f7ff faaf 	bl	1aa68 <__aeabi_dcmpeq>
   1b50a:	b948      	cbnz	r0, 1b520 <pow+0x31c>
   1b50c:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b510:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
   1b514:	f2cc 73ef 	movt	r3, #51183	; 0xc7ef
   1b518:	7825      	ldrb	r5, [r4, #0]
   1b51a:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b51e:	e7e0      	b.n	1b4e2 <pow+0x2de>
   1b520:	7825      	ldrb	r5, [r4, #0]
   1b522:	e7de      	b.n	1b4e2 <pow+0x2de>
   1b524:	f240 0300 	movw	r3, #0
   1b528:	2200      	movs	r2, #0
   1b52a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b52e:	4640      	mov	r0, r8
   1b530:	4649      	mov	r1, r9
   1b532:	f7f9 fa27 	bl	14984 <__aeabi_dmul>
   1b536:	4606      	mov	r6, r0
   1b538:	460f      	mov	r7, r1
   1b53a:	f000 fec3 	bl	1c2c4 <rint>
   1b53e:	4632      	mov	r2, r6
   1b540:	463b      	mov	r3, r7
   1b542:	f7ff fa91 	bl	1aa68 <__aeabi_dcmpeq>
   1b546:	2800      	cmp	r0, #0
   1b548:	d1ea      	bne.n	1b520 <pow+0x31c>
   1b54a:	f240 0300 	movw	r3, #0
   1b54e:	2200      	movs	r2, #0
   1b550:	f6cf 73f0 	movt	r3, #65520	; 0xfff0
   1b554:	7825      	ldrb	r5, [r4, #0]
   1b556:	e9cd 2308 	strd	r2, r3, [sp, #32]
   1b55a:	e7c2      	b.n	1b4e2 <pow+0x2de>
   1b55c:	0000      	lsls	r0, r0, #0
	...

0001b560 <__ieee754_pow>:
   1b560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b564:	468a      	mov	sl, r1
   1b566:	4619      	mov	r1, r3
   1b568:	4680      	mov	r8, r0
   1b56a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
   1b56e:	4610      	mov	r0, r2
   1b570:	460f      	mov	r7, r1
   1b572:	ea56 0100 	orrs.w	r1, r6, r0
   1b576:	b091      	sub	sp, #68	; 0x44
   1b578:	4615      	mov	r5, r2
   1b57a:	461c      	mov	r4, r3
   1b57c:	46d3      	mov	fp, sl
   1b57e:	46c1      	mov	r9, r8
   1b580:	d011      	beq.n	1b5a6 <__ieee754_pow+0x46>
   1b582:	f240 0100 	movw	r1, #0
   1b586:	f02a 4c00 	bic.w	ip, sl, #2147483648	; 0x80000000
   1b58a:	f6c7 71f0 	movt	r1, #32752	; 0x7ff0
   1b58e:	f8cd a008 	str.w	sl, [sp, #8]
   1b592:	458c      	cmp	ip, r1
   1b594:	dd11      	ble.n	1b5ba <__ieee754_pow+0x5a>
   1b596:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
   1b59a:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   1b59e:	ea5c 0c09 	orrs.w	ip, ip, r9
   1b5a2:	f040 8084 	bne.w	1b6ae <__ieee754_pow+0x14e>
   1b5a6:	f240 0400 	movw	r4, #0
   1b5aa:	2500      	movs	r5, #0
   1b5ac:	f6c3 74f0 	movt	r4, #16368	; 0x3ff0
   1b5b0:	4628      	mov	r0, r5
   1b5b2:	4621      	mov	r1, r4
   1b5b4:	b011      	add	sp, #68	; 0x44
   1b5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b5ba:	bf14      	ite	ne
   1b5bc:	2200      	movne	r2, #0
   1b5be:	2201      	moveq	r2, #1
   1b5c0:	f1b8 0f00 	cmp.w	r8, #0
   1b5c4:	bf0c      	ite	eq
   1b5c6:	2300      	moveq	r3, #0
   1b5c8:	f002 0301 	andne.w	r3, r2, #1
   1b5cc:	2b00      	cmp	r3, #0
   1b5ce:	d1e2      	bne.n	1b596 <__ieee754_pow+0x36>
   1b5d0:	428e      	cmp	r6, r1
   1b5d2:	dce0      	bgt.n	1b596 <__ieee754_pow+0x36>
   1b5d4:	bf14      	ite	ne
   1b5d6:	2300      	movne	r3, #0
   1b5d8:	2301      	moveq	r3, #1
   1b5da:	9308      	str	r3, [sp, #32]
   1b5dc:	2800      	cmp	r0, #0
   1b5de:	bf0c      	ite	eq
   1b5e0:	2300      	moveq	r3, #0
   1b5e2:	f003 0301 	andne.w	r3, r3, #1
   1b5e6:	2b00      	cmp	r3, #0
   1b5e8:	d1d5      	bne.n	1b596 <__ieee754_pow+0x36>
   1b5ea:	f1ba 0f00 	cmp.w	sl, #0
   1b5ee:	db67      	blt.n	1b6c0 <__ieee754_pow+0x160>
   1b5f0:	2300      	movs	r3, #0
   1b5f2:	9306      	str	r3, [sp, #24]
   1b5f4:	b9b0      	cbnz	r0, 1b624 <__ieee754_pow+0xc4>
   1b5f6:	9908      	ldr	r1, [sp, #32]
   1b5f8:	2900      	cmp	r1, #0
   1b5fa:	d16a      	bne.n	1b6d2 <__ieee754_pow+0x172>
   1b5fc:	f240 0300 	movw	r3, #0
   1b600:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b604:	429e      	cmp	r6, r3
   1b606:	f000 809d 	beq.w	1b744 <__ieee754_pow+0x1e4>
   1b60a:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
   1b60e:	bf04      	itt	eq
   1b610:	4640      	moveq	r0, r8
   1b612:	4651      	moveq	r1, sl
   1b614:	d044      	beq.n	1b6a0 <__ieee754_pow+0x140>
   1b616:	f240 0300 	movw	r3, #0
   1b61a:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1b61e:	429f      	cmp	r7, r3
   1b620:	f000 83b3 	beq.w	1bd8a <__ieee754_pow+0x82a>
   1b624:	4640      	mov	r0, r8
   1b626:	4651      	mov	r1, sl
   1b628:	9201      	str	r2, [sp, #4]
   1b62a:	f8cd c000 	str.w	ip, [sp]
   1b62e:	f000 fe35 	bl	1c29c <fabs>
   1b632:	9a01      	ldr	r2, [sp, #4]
   1b634:	f8dd c000 	ldr.w	ip, [sp]
   1b638:	9104      	str	r1, [sp, #16]
   1b63a:	f1b9 0f00 	cmp.w	r9, #0
   1b63e:	d10c      	bne.n	1b65a <__ieee754_pow+0xfa>
   1b640:	f1bc 0f00 	cmp.w	ip, #0
   1b644:	bf08      	it	eq
   1b646:	f042 0201 	orreq.w	r2, r2, #1
   1b64a:	2a00      	cmp	r2, #0
   1b64c:	d156      	bne.n	1b6fc <__ieee754_pow+0x19c>
   1b64e:	f240 0300 	movw	r3, #0
   1b652:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1b656:	459c      	cmp	ip, r3
   1b658:	d050      	beq.n	1b6fc <__ieee754_pow+0x19c>
   1b65a:	ea4f 79db 	mov.w	r9, fp, lsr #31
   1b65e:	9906      	ldr	r1, [sp, #24]
   1b660:	f109 39ff 	add.w	r9, r9, #4294967295
   1b664:	ea51 0109 	orrs.w	r1, r1, r9
   1b668:	d067      	beq.n	1b73a <__ieee754_pow+0x1da>
   1b66a:	f240 0300 	movw	r3, #0
   1b66e:	f2c4 13e0 	movt	r3, #16864	; 0x41e0
   1b672:	429e      	cmp	r6, r3
   1b674:	f340 8099 	ble.w	1b7aa <__ieee754_pow+0x24a>
   1b678:	f240 0300 	movw	r3, #0
   1b67c:	f2c4 33f0 	movt	r3, #17392	; 0x43f0
   1b680:	429e      	cmp	r6, r3
   1b682:	f340 83f2 	ble.w	1be6a <__ieee754_pow+0x90a>
   1b686:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b68a:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b68e:	459c      	cmp	ip, r3
   1b690:	f340 8386 	ble.w	1bda0 <__ieee754_pow+0x840>
   1b694:	2f00      	cmp	r7, #0
   1b696:	dd2e      	ble.n	1b6f6 <__ieee754_pow+0x196>
   1b698:	f60f 1164 	addw	r1, pc, #2404	; 0x964
   1b69c:	e9d1 0100 	ldrd	r0, r1, [r1]
   1b6a0:	4602      	mov	r2, r0
   1b6a2:	460b      	mov	r3, r1
   1b6a4:	f7f9 f96e 	bl	14984 <__aeabi_dmul>
   1b6a8:	4605      	mov	r5, r0
   1b6aa:	460c      	mov	r4, r1
   1b6ac:	e780      	b.n	1b5b0 <__ieee754_pow+0x50>
   1b6ae:	f24e 4068 	movw	r0, #58472	; 0xe468
   1b6b2:	f2c0 0002 	movt	r0, #2
   1b6b6:	b011      	add	sp, #68	; 0x44
   1b6b8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b6bc:	f000 bdfc 	b.w	1c2b8 <nan>
   1b6c0:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b6c4:	f2c4 333f 	movt	r3, #17215	; 0x433f
   1b6c8:	429e      	cmp	r6, r3
   1b6ca:	dd4d      	ble.n	1b768 <__ieee754_pow+0x208>
   1b6cc:	2102      	movs	r1, #2
   1b6ce:	9106      	str	r1, [sp, #24]
   1b6d0:	e790      	b.n	1b5f4 <__ieee754_pow+0x94>
   1b6d2:	f10c 4340 	add.w	r3, ip, #3221225472	; 0xc0000000
   1b6d6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
   1b6da:	ea53 0309 	orrs.w	r3, r3, r9
   1b6de:	f43f af62 	beq.w	1b5a6 <__ieee754_pow+0x46>
   1b6e2:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b6e6:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b6ea:	459c      	cmp	ip, r3
   1b6ec:	f340 83b6 	ble.w	1be5c <__ieee754_pow+0x8fc>
   1b6f0:	2f00      	cmp	r7, #0
   1b6f2:	f6bf af5d 	bge.w	1b5b0 <__ieee754_pow+0x50>
   1b6f6:	2500      	movs	r5, #0
   1b6f8:	462c      	mov	r4, r5
   1b6fa:	e759      	b.n	1b5b0 <__ieee754_pow+0x50>
   1b6fc:	2f00      	cmp	r7, #0
   1b6fe:	f2c0 8428 	blt.w	1bf52 <__ieee754_pow+0x9f2>
   1b702:	9c04      	ldr	r4, [sp, #16]
   1b704:	4605      	mov	r5, r0
   1b706:	9902      	ldr	r1, [sp, #8]
   1b708:	2900      	cmp	r1, #0
   1b70a:	f6bf af51 	bge.w	1b5b0 <__ieee754_pow+0x50>
   1b70e:	f10c 4c40 	add.w	ip, ip, #3221225472	; 0xc0000000
   1b712:	9a06      	ldr	r2, [sp, #24]
   1b714:	f50c 1c80 	add.w	ip, ip, #1048576	; 0x100000
   1b718:	ea52 020c 	orrs.w	r2, r2, ip
   1b71c:	f040 8447 	bne.w	1bfae <__ieee754_pow+0xa4e>
   1b720:	462a      	mov	r2, r5
   1b722:	4628      	mov	r0, r5
   1b724:	4623      	mov	r3, r4
   1b726:	4621      	mov	r1, r4
   1b728:	f7f8 ff78 	bl	1461c <__aeabi_dsub>
   1b72c:	4602      	mov	r2, r0
   1b72e:	460b      	mov	r3, r1
   1b730:	f7f9 fa52 	bl	14bd8 <__aeabi_ddiv>
   1b734:	4605      	mov	r5, r0
   1b736:	460c      	mov	r4, r1
   1b738:	e73a      	b.n	1b5b0 <__ieee754_pow+0x50>
   1b73a:	4640      	mov	r0, r8
   1b73c:	4651      	mov	r1, sl
   1b73e:	4642      	mov	r2, r8
   1b740:	4653      	mov	r3, sl
   1b742:	e7f1      	b.n	1b728 <__ieee754_pow+0x1c8>
   1b744:	2f00      	cmp	r7, #0
   1b746:	bfa4      	itt	ge
   1b748:	4645      	movge	r5, r8
   1b74a:	4654      	movge	r4, sl
   1b74c:	f6bf af30 	bge.w	1b5b0 <__ieee754_pow+0x50>
   1b750:	f240 0100 	movw	r1, #0
   1b754:	4642      	mov	r2, r8
   1b756:	2000      	movs	r0, #0
   1b758:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b75c:	4653      	mov	r3, sl
   1b75e:	f7f9 fa3b 	bl	14bd8 <__aeabi_ddiv>
   1b762:	4605      	mov	r5, r0
   1b764:	460c      	mov	r4, r1
   1b766:	e723      	b.n	1b5b0 <__ieee754_pow+0x50>
   1b768:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1b76c:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1b770:	429e      	cmp	r6, r3
   1b772:	f77f af3d 	ble.w	1b5f0 <__ieee754_pow+0x90>
   1b776:	1533      	asrs	r3, r6, #20
   1b778:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1b77c:	3b07      	subs	r3, #7
   1b77e:	2b14      	cmp	r3, #20
   1b780:	f340 8408 	ble.w	1bf94 <__ieee754_pow+0xa34>
   1b784:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
   1b788:	9304      	str	r3, [sp, #16]
   1b78a:	9904      	ldr	r1, [sp, #16]
   1b78c:	fa30 f303 	lsrs.w	r3, r0, r3
   1b790:	9306      	str	r3, [sp, #24]
   1b792:	fa13 f101 	lsls.w	r1, r3, r1
   1b796:	9104      	str	r1, [sp, #16]
   1b798:	4281      	cmp	r1, r0
   1b79a:	f47f af29 	bne.w	1b5f0 <__ieee754_pow+0x90>
   1b79e:	f003 0101 	and.w	r1, r3, #1
   1b7a2:	f1c1 0102 	rsb	r1, r1, #2
   1b7a6:	9106      	str	r1, [sp, #24]
   1b7a8:	e724      	b.n	1b5f4 <__ieee754_pow+0x94>
   1b7aa:	f5bc 1f80 	cmp.w	ip, #1048576	; 0x100000
   1b7ae:	bfa4      	itt	ge
   1b7b0:	f64f 4101 	movwge	r1, #64513	; 0xfc01
   1b7b4:	f6cf 71ff 	movtge	r1, #65535	; 0xffff
   1b7b8:	da0f      	bge.n	1b7da <__ieee754_pow+0x27a>
   1b7ba:	9f04      	ldr	r7, [sp, #16]
   1b7bc:	f240 0300 	movw	r3, #0
   1b7c0:	f2c4 3340 	movt	r3, #17216	; 0x4340
   1b7c4:	2200      	movs	r2, #0
   1b7c6:	4639      	mov	r1, r7
   1b7c8:	f7f9 f8dc 	bl	14984 <__aeabi_dmul>
   1b7cc:	460b      	mov	r3, r1
   1b7ce:	9104      	str	r1, [sp, #16]
   1b7d0:	f64f 31cc 	movw	r1, #64460	; 0xfbcc
   1b7d4:	469c      	mov	ip, r3
   1b7d6:	f6cf 71ff 	movt	r1, #65535	; 0xffff
   1b7da:	f02c 437f 	bic.w	r3, ip, #4278190080	; 0xff000000
   1b7de:	f649 028e 	movw	r2, #39054	; 0x988e
   1b7e2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1b7e6:	f2c0 0203 	movt	r2, #3
   1b7ea:	4293      	cmp	r3, r2
   1b7ec:	f043 577e 	orr.w	r7, r3, #1065353216	; 0x3f800000
   1b7f0:	eb01 5c2c 	add.w	ip, r1, ip, asr #20
   1b7f4:	f447 07e0 	orr.w	r7, r7, #7340032	; 0x700000
   1b7f8:	f340 82c3 	ble.w	1bd82 <__ieee754_pow+0x822>
   1b7fc:	f24b 6279 	movw	r2, #46713	; 0xb679
   1b800:	f2c0 020b 	movt	r2, #11
   1b804:	4293      	cmp	r3, r2
   1b806:	bfc4      	itt	gt
   1b808:	f10c 0c01 	addgt.w	ip, ip, #1
   1b80c:	f5a7 1780 	subgt.w	r7, r7, #1048576	; 0x100000
   1b810:	f300 82b7 	bgt.w	1bd82 <__ieee754_pow+0x822>
   1b814:	f44f 2840 	mov.w	r8, #786432	; 0xc0000
   1b818:	2601      	movs	r6, #1
   1b81a:	f24e 6320 	movw	r3, #58912	; 0xe620
   1b81e:	4639      	mov	r1, r7
   1b820:	f2c0 0302 	movt	r3, #2
   1b824:	f8cd c000 	str.w	ip, [sp]
   1b828:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
   1b82c:	4682      	mov	sl, r0
   1b82e:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b832:	f7f8 fef3 	bl	1461c <__aeabi_dsub>
   1b836:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b83a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b83e:	4650      	mov	r0, sl
   1b840:	4639      	mov	r1, r7
   1b842:	f7f8 feed 	bl	14620 <__adddf3>
   1b846:	460b      	mov	r3, r1
   1b848:	f240 0100 	movw	r1, #0
   1b84c:	4602      	mov	r2, r0
   1b84e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1b852:	2000      	movs	r0, #0
   1b854:	f7f9 f9c0 	bl	14bd8 <__aeabi_ddiv>
   1b858:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   1b85c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1b860:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b864:	f7f9 f88e 	bl	14984 <__aeabi_dmul>
   1b868:	f04f 0e00 	mov.w	lr, #0
   1b86c:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1b870:	1079      	asrs	r1, r7, #1
   1b872:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b876:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
   1b87a:	e9cd 2304 	strd	r2, r3, [sp, #16]
   1b87e:	2200      	movs	r2, #0
   1b880:	f8cd e010 	str.w	lr, [sp, #16]
   1b884:	eb01 0308 	add.w	r3, r1, r8
   1b888:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
   1b88c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1b890:	4610      	mov	r0, r2
   1b892:	4619      	mov	r1, r3
   1b894:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1b898:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1b89c:	f7f9 f872 	bl	14984 <__aeabi_dmul>
   1b8a0:	4602      	mov	r2, r0
   1b8a2:	460b      	mov	r3, r1
   1b8a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b8a8:	f7f8 feb8 	bl	1461c <__aeabi_dsub>
   1b8ac:	e9d6 2300 	ldrd	r2, r3, [r6]
   1b8b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b8b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b8b8:	f7f8 feb0 	bl	1461c <__aeabi_dsub>
   1b8bc:	4602      	mov	r2, r0
   1b8be:	460b      	mov	r3, r1
   1b8c0:	4650      	mov	r0, sl
   1b8c2:	4639      	mov	r1, r7
   1b8c4:	f7f8 feaa 	bl	1461c <__aeabi_dsub>
   1b8c8:	4602      	mov	r2, r0
   1b8ca:	460b      	mov	r3, r1
   1b8cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b8d0:	f7f9 f858 	bl	14984 <__aeabi_dmul>
   1b8d4:	4602      	mov	r2, r0
   1b8d6:	460b      	mov	r3, r1
   1b8d8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b8dc:	f7f8 fe9e 	bl	1461c <__aeabi_dsub>
   1b8e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1b8e4:	f7f9 f84e 	bl	14984 <__aeabi_dmul>
   1b8e8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1b8ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1b8f0:	4602      	mov	r2, r0
   1b8f2:	460b      	mov	r3, r1
   1b8f4:	f7f9 f846 	bl	14984 <__aeabi_dmul>
   1b8f8:	4602      	mov	r2, r0
   1b8fa:	460b      	mov	r3, r1
   1b8fc:	4682      	mov	sl, r0
   1b8fe:	468b      	mov	fp, r1
   1b900:	f7f9 f840 	bl	14984 <__aeabi_dmul>
   1b904:	f20f 7300 	addw	r3, pc, #1792	; 0x700
   1b908:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b90c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b910:	4650      	mov	r0, sl
   1b912:	4659      	mov	r1, fp
   1b914:	f7f9 f836 	bl	14984 <__aeabi_dmul>
   1b918:	f20f 63f4 	addw	r3, pc, #1780	; 0x6f4
   1b91c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b920:	f7f8 fe7e 	bl	14620 <__adddf3>
   1b924:	4652      	mov	r2, sl
   1b926:	465b      	mov	r3, fp
   1b928:	f7f9 f82c 	bl	14984 <__aeabi_dmul>
   1b92c:	f20f 63e8 	addw	r3, pc, #1768	; 0x6e8
   1b930:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b934:	f7f8 fe74 	bl	14620 <__adddf3>
   1b938:	4652      	mov	r2, sl
   1b93a:	465b      	mov	r3, fp
   1b93c:	f7f9 f822 	bl	14984 <__aeabi_dmul>
   1b940:	f20f 63dc 	addw	r3, pc, #1756	; 0x6dc
   1b944:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b948:	f7f8 fe6a 	bl	14620 <__adddf3>
   1b94c:	4652      	mov	r2, sl
   1b94e:	465b      	mov	r3, fp
   1b950:	f7f9 f818 	bl	14984 <__aeabi_dmul>
   1b954:	f20f 63d0 	addw	r3, pc, #1744	; 0x6d0
   1b958:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b95c:	f7f8 fe60 	bl	14620 <__adddf3>
   1b960:	4652      	mov	r2, sl
   1b962:	465b      	mov	r3, fp
   1b964:	f7f9 f80e 	bl	14984 <__aeabi_dmul>
   1b968:	f20f 63c4 	addw	r3, pc, #1732	; 0x6c4
   1b96c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1b970:	f7f8 fe56 	bl	14620 <__adddf3>
   1b974:	4602      	mov	r2, r0
   1b976:	460b      	mov	r3, r1
   1b978:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1b97c:	f7f9 f802 	bl	14984 <__aeabi_dmul>
   1b980:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1b984:	4682      	mov	sl, r0
   1b986:	468b      	mov	fp, r1
   1b988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b98c:	f7f8 fe48 	bl	14620 <__adddf3>
   1b990:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1b994:	f7f8 fff6 	bl	14984 <__aeabi_dmul>
   1b998:	4652      	mov	r2, sl
   1b99a:	465b      	mov	r3, fp
   1b99c:	f7f8 fe40 	bl	14620 <__adddf3>
   1b9a0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1b9a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b9a8:	4602      	mov	r2, r0
   1b9aa:	460b      	mov	r3, r1
   1b9ac:	f7f8 ffea 	bl	14984 <__aeabi_dmul>
   1b9b0:	f240 0300 	movw	r3, #0
   1b9b4:	2200      	movs	r2, #0
   1b9b6:	f2c4 0308 	movt	r3, #16392	; 0x4008
   1b9ba:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
   1b9be:	f7f8 fe2f 	bl	14620 <__adddf3>
   1b9c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
   1b9c6:	f7f8 fe2b 	bl	14620 <__adddf3>
   1b9ca:	9b04      	ldr	r3, [sp, #16]
   1b9cc:	469a      	mov	sl, r3
   1b9ce:	461a      	mov	r2, r3
   1b9d0:	468b      	mov	fp, r1
   1b9d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1b9d6:	465b      	mov	r3, fp
   1b9d8:	f7f8 ffd4 	bl	14984 <__aeabi_dmul>
   1b9dc:	4652      	mov	r2, sl
   1b9de:	465b      	mov	r3, fp
   1b9e0:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1b9e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1b9e8:	f7f8 ffcc 	bl	14984 <__aeabi_dmul>
   1b9ec:	f240 0300 	movw	r3, #0
   1b9f0:	2200      	movs	r2, #0
   1b9f2:	f2c4 0308 	movt	r3, #16392	; 0x4008
   1b9f6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1b9fa:	4650      	mov	r0, sl
   1b9fc:	4659      	mov	r1, fp
   1b9fe:	f7f8 fe0d 	bl	1461c <__aeabi_dsub>
   1ba02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
   1ba06:	f7f8 fe09 	bl	1461c <__aeabi_dsub>
   1ba0a:	4602      	mov	r2, r0
   1ba0c:	460b      	mov	r3, r1
   1ba0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1ba12:	f7f8 fe03 	bl	1461c <__aeabi_dsub>
   1ba16:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1ba1a:	f7f8 ffb3 	bl	14984 <__aeabi_dmul>
   1ba1e:	4602      	mov	r2, r0
   1ba20:	460b      	mov	r3, r1
   1ba22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1ba26:	f7f8 fdfb 	bl	14620 <__adddf3>
   1ba2a:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1ba2e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1ba32:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1ba36:	f7f8 fdf3 	bl	14620 <__adddf3>
   1ba3a:	f8dd e010 	ldr.w	lr, [sp, #16]
   1ba3e:	f20f 53f8 	addw	r3, pc, #1528	; 0x5f8
   1ba42:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba46:	4670      	mov	r0, lr
   1ba48:	46f2      	mov	sl, lr
   1ba4a:	468b      	mov	fp, r1
   1ba4c:	f7f8 ff9a 	bl	14984 <__aeabi_dmul>
   1ba50:	f20f 53ec 	addw	r3, pc, #1516	; 0x5ec
   1ba54:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba58:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
   1ba5c:	4650      	mov	r0, sl
   1ba5e:	4659      	mov	r1, fp
   1ba60:	f7f8 ff90 	bl	14984 <__aeabi_dmul>
   1ba64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1ba68:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
   1ba6c:	4650      	mov	r0, sl
   1ba6e:	4659      	mov	r1, fp
   1ba70:	f7f8 fdd4 	bl	1461c <__aeabi_dsub>
   1ba74:	4602      	mov	r2, r0
   1ba76:	460b      	mov	r3, r1
   1ba78:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1ba7c:	f7f8 fdce 	bl	1461c <__aeabi_dsub>
   1ba80:	f20f 53c4 	addw	r3, pc, #1476	; 0x5c4
   1ba84:	e9d3 2300 	ldrd	r2, r3, [r3]
   1ba88:	f7f8 ff7c 	bl	14984 <__aeabi_dmul>
   1ba8c:	4602      	mov	r2, r0
   1ba8e:	460b      	mov	r3, r1
   1ba90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
   1ba94:	f7f8 fdc4 	bl	14620 <__adddf3>
   1ba98:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
   1ba9c:	f7f8 fdc0 	bl	14620 <__adddf3>
   1baa0:	e9cd 0108 	strd	r0, r1, [sp, #32]
   1baa4:	f8dd c000 	ldr.w	ip, [sp]
   1baa8:	4660      	mov	r0, ip
   1baaa:	f7f8 ff05 	bl	148b8 <__aeabi_i2d>
   1baae:	e9d6 2308 	ldrd	r2, r3, [r6, #32]
   1bab2:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1bab6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
   1baba:	4682      	mov	sl, r0
   1babc:	468b      	mov	fp, r1
   1babe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
   1bac2:	f7f8 fdad 	bl	14620 <__adddf3>
   1bac6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1baca:	f7f8 fda9 	bl	14620 <__adddf3>
   1bace:	4652      	mov	r2, sl
   1bad0:	465b      	mov	r3, fp
   1bad2:	f7f8 fda5 	bl	14620 <__adddf3>
   1bad6:	9b04      	ldr	r3, [sp, #16]
   1bad8:	4652      	mov	r2, sl
   1bada:	461e      	mov	r6, r3
   1badc:	465b      	mov	r3, fp
   1bade:	4630      	mov	r0, r6
   1bae0:	460f      	mov	r7, r1
   1bae2:	f7f8 fd9b 	bl	1461c <__aeabi_dsub>
   1bae6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1baea:	f7f8 fd97 	bl	1461c <__aeabi_dsub>
   1baee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
   1baf2:	f7f8 fd93 	bl	1461c <__aeabi_dsub>
   1baf6:	4602      	mov	r2, r0
   1baf8:	460b      	mov	r3, r1
   1bafa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
   1bafe:	f7f8 fd8d 	bl	1461c <__aeabi_dsub>
   1bb02:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1bb06:	f8dd e018 	ldr.w	lr, [sp, #24]
   1bb0a:	f10e 33ff 	add.w	r3, lr, #4294967295
   1bb0e:	ea53 0309 	orrs.w	r3, r3, r9
   1bb12:	f000 819b 	beq.w	1be4c <__ieee754_pow+0x8ec>
   1bb16:	f240 0300 	movw	r3, #0
   1bb1a:	2200      	movs	r2, #0
   1bb1c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1bb20:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1bb24:	f04f 0800 	mov.w	r8, #0
   1bb28:	4623      	mov	r3, r4
   1bb2a:	4642      	mov	r2, r8
   1bb2c:	4628      	mov	r0, r5
   1bb2e:	4621      	mov	r1, r4
   1bb30:	f7f8 fd74 	bl	1461c <__aeabi_dsub>
   1bb34:	4632      	mov	r2, r6
   1bb36:	463b      	mov	r3, r7
   1bb38:	f7f8 ff24 	bl	14984 <__aeabi_dmul>
   1bb3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
   1bb40:	4682      	mov	sl, r0
   1bb42:	468b      	mov	fp, r1
   1bb44:	4628      	mov	r0, r5
   1bb46:	4621      	mov	r1, r4
   1bb48:	f7f8 ff1c 	bl	14984 <__aeabi_dmul>
   1bb4c:	4602      	mov	r2, r0
   1bb4e:	460b      	mov	r3, r1
   1bb50:	4650      	mov	r0, sl
   1bb52:	4659      	mov	r1, fp
   1bb54:	f7f8 fd64 	bl	14620 <__adddf3>
   1bb58:	4632      	mov	r2, r6
   1bb5a:	463b      	mov	r3, r7
   1bb5c:	4682      	mov	sl, r0
   1bb5e:	468b      	mov	fp, r1
   1bb60:	4640      	mov	r0, r8
   1bb62:	4621      	mov	r1, r4
   1bb64:	f7f8 ff0e 	bl	14984 <__aeabi_dmul>
   1bb68:	4604      	mov	r4, r0
   1bb6a:	460d      	mov	r5, r1
   1bb6c:	462b      	mov	r3, r5
   1bb6e:	4650      	mov	r0, sl
   1bb70:	4659      	mov	r1, fp
   1bb72:	4622      	mov	r2, r4
   1bb74:	f7f8 fd54 	bl	14620 <__adddf3>
   1bb78:	f64f 73ff 	movw	r3, #65535	; 0xffff
   1bb7c:	f2c4 038f 	movt	r3, #16527	; 0x408f
   1bb80:	4299      	cmp	r1, r3
   1bb82:	4680      	mov	r8, r0
   1bb84:	4689      	mov	r9, r1
   1bb86:	460f      	mov	r7, r1
   1bb88:	460e      	mov	r6, r1
   1bb8a:	f340 810d 	ble.w	1bda8 <__ieee754_pow+0x848>
   1bb8e:	f101 423f 	add.w	r2, r1, #3204448256	; 0xbf000000
   1bb92:	f502 02e0 	add.w	r2, r2, #7340032	; 0x700000
   1bb96:	4302      	orrs	r2, r0
   1bb98:	f040 81ec 	bne.w	1bf74 <__ieee754_pow+0xa14>
   1bb9c:	f20f 43b0 	addw	r3, pc, #1200	; 0x4b0
   1bba0:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bba4:	4650      	mov	r0, sl
   1bba6:	4659      	mov	r1, fp
   1bba8:	f7f8 fd3a 	bl	14620 <__adddf3>
   1bbac:	4622      	mov	r2, r4
   1bbae:	462b      	mov	r3, r5
   1bbb0:	e9cd 0106 	strd	r0, r1, [sp, #24]
   1bbb4:	4640      	mov	r0, r8
   1bbb6:	4649      	mov	r1, r9
   1bbb8:	f7f8 fd30 	bl	1461c <__aeabi_dsub>
   1bbbc:	4602      	mov	r2, r0
   1bbbe:	460b      	mov	r3, r1
   1bbc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
   1bbc4:	f7fe ff78 	bl	1aab8 <__aeabi_dcmpgt>
   1bbc8:	2800      	cmp	r0, #0
   1bbca:	f040 81d3 	bne.w	1bf74 <__ieee754_pow+0xa14>
   1bbce:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
   1bbd2:	f240 0300 	movw	r3, #0
   1bbd6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
   1bbda:	429f      	cmp	r7, r3
   1bbdc:	f300 8100 	bgt.w	1bde0 <__ieee754_pow+0x880>
   1bbe0:	2300      	movs	r3, #0
   1bbe2:	9306      	str	r3, [sp, #24]
   1bbe4:	469c      	mov	ip, r3
   1bbe6:	4622      	mov	r2, r4
   1bbe8:	462b      	mov	r3, r5
   1bbea:	4650      	mov	r0, sl
   1bbec:	4659      	mov	r1, fp
   1bbee:	f8cd c000 	str.w	ip, [sp]
   1bbf2:	f7f8 fd15 	bl	14620 <__adddf3>
   1bbf6:	2600      	movs	r6, #0
   1bbf8:	f20f 435c 	addw	r3, pc, #1116	; 0x45c
   1bbfc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bc00:	4630      	mov	r0, r6
   1bc02:	460f      	mov	r7, r1
   1bc04:	f7f8 febe 	bl	14984 <__aeabi_dmul>
   1bc08:	4622      	mov	r2, r4
   1bc0a:	462b      	mov	r3, r5
   1bc0c:	4680      	mov	r8, r0
   1bc0e:	4689      	mov	r9, r1
   1bc10:	4630      	mov	r0, r6
   1bc12:	4639      	mov	r1, r7
   1bc14:	f7f8 fd02 	bl	1461c <__aeabi_dsub>
   1bc18:	4602      	mov	r2, r0
   1bc1a:	460b      	mov	r3, r1
   1bc1c:	4650      	mov	r0, sl
   1bc1e:	4659      	mov	r1, fp
   1bc20:	f7f8 fcfc 	bl	1461c <__aeabi_dsub>
   1bc24:	f20f 4338 	addw	r3, pc, #1080	; 0x438
   1bc28:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bc2c:	f7f8 feaa 	bl	14984 <__aeabi_dmul>
   1bc30:	f20f 4334 	addw	r3, pc, #1076	; 0x434
   1bc34:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bc38:	4604      	mov	r4, r0
   1bc3a:	460d      	mov	r5, r1
   1bc3c:	4630      	mov	r0, r6
   1bc3e:	4639      	mov	r1, r7
   1bc40:	f7f8 fea0 	bl	14984 <__aeabi_dmul>
   1bc44:	4602      	mov	r2, r0
   1bc46:	460b      	mov	r3, r1
   1bc48:	4620      	mov	r0, r4
   1bc4a:	4629      	mov	r1, r5
   1bc4c:	f7f8 fce8 	bl	14620 <__adddf3>
   1bc50:	4606      	mov	r6, r0
   1bc52:	460f      	mov	r7, r1
   1bc54:	4632      	mov	r2, r6
   1bc56:	463b      	mov	r3, r7
   1bc58:	4640      	mov	r0, r8
   1bc5a:	4649      	mov	r1, r9
   1bc5c:	f7f8 fce0 	bl	14620 <__adddf3>
   1bc60:	4642      	mov	r2, r8
   1bc62:	464b      	mov	r3, r9
   1bc64:	460d      	mov	r5, r1
   1bc66:	4604      	mov	r4, r0
   1bc68:	f7f8 fcd8 	bl	1461c <__aeabi_dsub>
   1bc6c:	4602      	mov	r2, r0
   1bc6e:	460b      	mov	r3, r1
   1bc70:	4630      	mov	r0, r6
   1bc72:	4639      	mov	r1, r7
   1bc74:	f7f8 fcd2 	bl	1461c <__aeabi_dsub>
   1bc78:	462b      	mov	r3, r5
   1bc7a:	4622      	mov	r2, r4
   1bc7c:	4680      	mov	r8, r0
   1bc7e:	4689      	mov	r9, r1
   1bc80:	4620      	mov	r0, r4
   1bc82:	4629      	mov	r1, r5
   1bc84:	f7f8 fe7e 	bl	14984 <__aeabi_dmul>
   1bc88:	a3f9      	add	r3, pc, #996	; (adr r3, 1c070 <__ieee754_pow+0xb10>)
   1bc8a:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bc8e:	4606      	mov	r6, r0
   1bc90:	460f      	mov	r7, r1
   1bc92:	f7f8 fe77 	bl	14984 <__aeabi_dmul>
   1bc96:	a3f8      	add	r3, pc, #992	; (adr r3, 1c078 <__ieee754_pow+0xb18>)
   1bc98:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bc9c:	f7f8 fcbe 	bl	1461c <__aeabi_dsub>
   1bca0:	4632      	mov	r2, r6
   1bca2:	463b      	mov	r3, r7
   1bca4:	f7f8 fe6e 	bl	14984 <__aeabi_dmul>
   1bca8:	a3f5      	add	r3, pc, #980	; (adr r3, 1c080 <__ieee754_pow+0xb20>)
   1bcaa:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bcae:	f7f8 fcb7 	bl	14620 <__adddf3>
   1bcb2:	4632      	mov	r2, r6
   1bcb4:	463b      	mov	r3, r7
   1bcb6:	f7f8 fe65 	bl	14984 <__aeabi_dmul>
   1bcba:	a3f3      	add	r3, pc, #972	; (adr r3, 1c088 <__ieee754_pow+0xb28>)
   1bcbc:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bcc0:	f7f8 fcac 	bl	1461c <__aeabi_dsub>
   1bcc4:	4632      	mov	r2, r6
   1bcc6:	463b      	mov	r3, r7
   1bcc8:	f7f8 fe5c 	bl	14984 <__aeabi_dmul>
   1bccc:	a3f0      	add	r3, pc, #960	; (adr r3, 1c090 <__ieee754_pow+0xb30>)
   1bcce:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bcd2:	f7f8 fca5 	bl	14620 <__adddf3>
   1bcd6:	4632      	mov	r2, r6
   1bcd8:	463b      	mov	r3, r7
   1bcda:	f7f8 fe53 	bl	14984 <__aeabi_dmul>
   1bcde:	4602      	mov	r2, r0
   1bce0:	460b      	mov	r3, r1
   1bce2:	4620      	mov	r0, r4
   1bce4:	4629      	mov	r1, r5
   1bce6:	f7f8 fc99 	bl	1461c <__aeabi_dsub>
   1bcea:	4606      	mov	r6, r0
   1bcec:	460f      	mov	r7, r1
   1bcee:	4632      	mov	r2, r6
   1bcf0:	463b      	mov	r3, r7
   1bcf2:	4629      	mov	r1, r5
   1bcf4:	4620      	mov	r0, r4
   1bcf6:	f7f8 fe45 	bl	14984 <__aeabi_dmul>
   1bcfa:	2200      	movs	r2, #0
   1bcfc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
   1bd00:	4682      	mov	sl, r0
   1bd02:	468b      	mov	fp, r1
   1bd04:	4630      	mov	r0, r6
   1bd06:	4639      	mov	r1, r7
   1bd08:	f7f8 fc88 	bl	1461c <__aeabi_dsub>
   1bd0c:	4602      	mov	r2, r0
   1bd0e:	460b      	mov	r3, r1
   1bd10:	4650      	mov	r0, sl
   1bd12:	4659      	mov	r1, fp
   1bd14:	f7f8 ff60 	bl	14bd8 <__aeabi_ddiv>
   1bd18:	4642      	mov	r2, r8
   1bd1a:	464b      	mov	r3, r9
   1bd1c:	4606      	mov	r6, r0
   1bd1e:	460f      	mov	r7, r1
   1bd20:	4620      	mov	r0, r4
   1bd22:	4629      	mov	r1, r5
   1bd24:	f7f8 fe2e 	bl	14984 <__aeabi_dmul>
   1bd28:	4642      	mov	r2, r8
   1bd2a:	464b      	mov	r3, r9
   1bd2c:	f7f8 fc78 	bl	14620 <__adddf3>
   1bd30:	4602      	mov	r2, r0
   1bd32:	460b      	mov	r3, r1
   1bd34:	4630      	mov	r0, r6
   1bd36:	4639      	mov	r1, r7
   1bd38:	f7f8 fc70 	bl	1461c <__aeabi_dsub>
   1bd3c:	462b      	mov	r3, r5
   1bd3e:	4622      	mov	r2, r4
   1bd40:	f7f8 fc6c 	bl	1461c <__aeabi_dsub>
   1bd44:	460b      	mov	r3, r1
   1bd46:	f240 0100 	movw	r1, #0
   1bd4a:	4602      	mov	r2, r0
   1bd4c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1bd50:	2000      	movs	r0, #0
   1bd52:	f7f8 fc63 	bl	1461c <__aeabi_dsub>
   1bd56:	f8dd e018 	ldr.w	lr, [sp, #24]
   1bd5a:	f8dd c000 	ldr.w	ip, [sp]
   1bd5e:	eb0e 0301 	add.w	r3, lr, r1
   1bd62:	460d      	mov	r5, r1
   1bd64:	151a      	asrs	r2, r3, #20
   1bd66:	2a00      	cmp	r2, #0
   1bd68:	bfc2      	ittt	gt
   1bd6a:	461d      	movgt	r5, r3
   1bd6c:	4602      	movgt	r2, r0
   1bd6e:	462b      	movgt	r3, r5
   1bd70:	f340 8138 	ble.w	1bfe4 <__ieee754_pow+0xa84>
   1bd74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bd78:	f7f8 fe04 	bl	14984 <__aeabi_dmul>
   1bd7c:	4605      	mov	r5, r0
   1bd7e:	460c      	mov	r4, r1
   1bd80:	e416      	b.n	1b5b0 <__ieee754_pow+0x50>
   1bd82:	f44f 2800 	mov.w	r8, #524288	; 0x80000
   1bd86:	2600      	movs	r6, #0
   1bd88:	e547      	b.n	1b81a <__ieee754_pow+0x2ba>
   1bd8a:	9b02      	ldr	r3, [sp, #8]
   1bd8c:	2b00      	cmp	r3, #0
   1bd8e:	f6ff ac49 	blt.w	1b624 <__ieee754_pow+0xc4>
   1bd92:	4640      	mov	r0, r8
   1bd94:	4651      	mov	r1, sl
   1bd96:	b011      	add	sp, #68	; 0x44
   1bd98:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1bd9c:	f000 b990 	b.w	1c0c0 <__ieee754_sqrt>
   1bda0:	2f00      	cmp	r7, #0
   1bda2:	f6bf aca8 	bge.w	1b6f6 <__ieee754_pow+0x196>
   1bda6:	e477      	b.n	1b698 <__ieee754_pow+0x138>
   1bda8:	f64c 33ff 	movw	r3, #52223	; 0xcbff
   1bdac:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
   1bdb0:	f2c4 0390 	movt	r3, #16528	; 0x4090
   1bdb4:	429f      	cmp	r7, r3
   1bdb6:	f77f af0c 	ble.w	1bbd2 <__ieee754_pow+0x672>
   1bdba:	f243 4300 	movw	r3, #13312	; 0x3400
   1bdbe:	f6c3 736f 	movt	r3, #16239	; 0x3f6f
   1bdc2:	18cb      	adds	r3, r1, r3
   1bdc4:	4303      	orrs	r3, r0
   1bdc6:	f040 80f7 	bne.w	1bfb8 <__ieee754_pow+0xa58>
   1bdca:	4622      	mov	r2, r4
   1bdcc:	462b      	mov	r3, r5
   1bdce:	f7f8 fc25 	bl	1461c <__aeabi_dsub>
   1bdd2:	4652      	mov	r2, sl
   1bdd4:	465b      	mov	r3, fp
   1bdd6:	f7fe fe65 	bl	1aaa4 <__aeabi_dcmpge>
   1bdda:	2800      	cmp	r0, #0
   1bddc:	f040 80ec 	bne.w	1bfb8 <__ieee754_pow+0xa58>
   1bde0:	153b      	asrs	r3, r7, #20
   1bde2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
   1bde6:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1bdea:	f64f 70ff 	movw	r0, #65535	; 0xffff
   1bdee:	3b06      	subs	r3, #6
   1bdf0:	f2c0 000f 	movt	r0, #15
   1bdf4:	fa52 f303 	asrs.w	r3, r2, r3
   1bdf8:	f04f 0800 	mov.w	r8, #0
   1bdfc:	1999      	adds	r1, r3, r6
   1bdfe:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1be02:	f021 4c7f 	bic.w	ip, r1, #4278190080	; 0xff000000
   1be06:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1be0a:	f42c 0c70 	bic.w	ip, ip, #15728640	; 0xf00000
   1be0e:	3b07      	subs	r3, #7
   1be10:	ea4c 0c02 	orr.w	ip, ip, r2
   1be14:	4118      	asrs	r0, r3
   1be16:	f1c3 0314 	rsb	r3, r3, #20
   1be1a:	fa4c fc03 	asr.w	ip, ip, r3
   1be1e:	2e00      	cmp	r6, #0
   1be20:	bfb8      	it	lt
   1be22:	f1cc 0c00 	rsblt	ip, ip, #0
   1be26:	ea21 0900 	bic.w	r9, r1, r0
   1be2a:	4642      	mov	r2, r8
   1be2c:	4620      	mov	r0, r4
   1be2e:	4629      	mov	r1, r5
   1be30:	464b      	mov	r3, r9
   1be32:	ea4f 5e0c 	mov.w	lr, ip, lsl #20
   1be36:	f8cd c000 	str.w	ip, [sp]
   1be3a:	f8cd e018 	str.w	lr, [sp, #24]
   1be3e:	f7f8 fbed 	bl	1461c <__aeabi_dsub>
   1be42:	f8dd c000 	ldr.w	ip, [sp]
   1be46:	4604      	mov	r4, r0
   1be48:	460d      	mov	r5, r1
   1be4a:	e6cc      	b.n	1bbe6 <__ieee754_pow+0x686>
   1be4c:	f240 0300 	movw	r3, #0
   1be50:	2200      	movs	r2, #0
   1be52:	f6cb 73f0 	movt	r3, #49136	; 0xbff0
   1be56:	e9cd 2302 	strd	r2, r3, [sp, #8]
   1be5a:	e663      	b.n	1bb24 <__ieee754_pow+0x5c4>
   1be5c:	2f00      	cmp	r7, #0
   1be5e:	f6bf ac4a 	bge.w	1b6f6 <__ieee754_pow+0x196>
   1be62:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
   1be66:	f7ff bba3 	b.w	1b5b0 <__ieee754_pow+0x50>
   1be6a:	f64f 73fe 	movw	r3, #65534	; 0xfffe
   1be6e:	f6c3 73ef 	movt	r3, #16367	; 0x3fef
   1be72:	459c      	cmp	ip, r3
   1be74:	dd94      	ble.n	1bda0 <__ieee754_pow+0x840>
   1be76:	f240 0300 	movw	r3, #0
   1be7a:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1be7e:	459c      	cmp	ip, r3
   1be80:	f73f ac08 	bgt.w	1b694 <__ieee754_pow+0x134>
   1be84:	9f04      	ldr	r7, [sp, #16]
   1be86:	f240 0300 	movw	r3, #0
   1be8a:	2200      	movs	r2, #0
   1be8c:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
   1be90:	4639      	mov	r1, r7
   1be92:	f7f8 fbc3 	bl	1461c <__aeabi_dsub>
   1be96:	a380      	add	r3, pc, #512	; (adr r3, 1c098 <__ieee754_pow+0xb38>)
   1be98:	e9d3 2300 	ldrd	r2, r3, [r3]
   1be9c:	4606      	mov	r6, r0
   1be9e:	460f      	mov	r7, r1
   1bea0:	f7f8 fd70 	bl	14984 <__aeabi_dmul>
   1bea4:	a37e      	add	r3, pc, #504	; (adr r3, 1c0a0 <__ieee754_pow+0xb40>)
   1bea6:	e9d3 2300 	ldrd	r2, r3, [r3]
   1beaa:	4682      	mov	sl, r0
   1beac:	468b      	mov	fp, r1
   1beae:	4630      	mov	r0, r6
   1beb0:	4639      	mov	r1, r7
   1beb2:	f7f8 fd67 	bl	14984 <__aeabi_dmul>
   1beb6:	4632      	mov	r2, r6
   1beb8:	463b      	mov	r3, r7
   1beba:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1bebe:	4630      	mov	r0, r6
   1bec0:	4639      	mov	r1, r7
   1bec2:	f7f8 fd5f 	bl	14984 <__aeabi_dmul>
   1bec6:	f240 0300 	movw	r3, #0
   1beca:	2200      	movs	r2, #0
   1becc:	f6cb 73d0 	movt	r3, #49104	; 0xbfd0
   1bed0:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1bed4:	4630      	mov	r0, r6
   1bed6:	4639      	mov	r1, r7
   1bed8:	f7f8 fd54 	bl	14984 <__aeabi_dmul>
   1bedc:	a372      	add	r3, pc, #456	; (adr r3, 1c0a8 <__ieee754_pow+0xb48>)
   1bede:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bee2:	f7f8 fb9d 	bl	14620 <__adddf3>
   1bee6:	4632      	mov	r2, r6
   1bee8:	463b      	mov	r3, r7
   1beea:	2600      	movs	r6, #0
   1beec:	f7f8 fd4a 	bl	14984 <__aeabi_dmul>
   1bef0:	460b      	mov	r3, r1
   1bef2:	f240 0100 	movw	r1, #0
   1bef6:	4602      	mov	r2, r0
   1bef8:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
   1befc:	2000      	movs	r0, #0
   1befe:	f7f8 fb8d 	bl	1461c <__aeabi_dsub>
   1bf02:	4602      	mov	r2, r0
   1bf04:	460b      	mov	r3, r1
   1bf06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
   1bf0a:	f7f8 fd3b 	bl	14984 <__aeabi_dmul>
   1bf0e:	a368      	add	r3, pc, #416	; (adr r3, 1c0b0 <__ieee754_pow+0xb50>)
   1bf10:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bf14:	f7f8 fd36 	bl	14984 <__aeabi_dmul>
   1bf18:	4602      	mov	r2, r0
   1bf1a:	460b      	mov	r3, r1
   1bf1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bf20:	f7f8 fb7e 	bl	14620 <__adddf3>
   1bf24:	e9cd 0102 	strd	r0, r1, [sp, #8]
   1bf28:	4650      	mov	r0, sl
   1bf2a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   1bf2e:	4659      	mov	r1, fp
   1bf30:	f7f8 fb76 	bl	14620 <__adddf3>
   1bf34:	4652      	mov	r2, sl
   1bf36:	465b      	mov	r3, fp
   1bf38:	4630      	mov	r0, r6
   1bf3a:	460f      	mov	r7, r1
   1bf3c:	f7f8 fb6e 	bl	1461c <__aeabi_dsub>
   1bf40:	4602      	mov	r2, r0
   1bf42:	460b      	mov	r3, r1
   1bf44:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bf48:	f7f8 fb68 	bl	1461c <__aeabi_dsub>
   1bf4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
   1bf50:	e5d9      	b.n	1bb06 <__ieee754_pow+0x5a6>
   1bf52:	f240 0100 	movw	r1, #0
   1bf56:	4602      	mov	r2, r0
   1bf58:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
   1bf5c:	2000      	movs	r0, #0
   1bf5e:	9b04      	ldr	r3, [sp, #16]
   1bf60:	f8cd c000 	str.w	ip, [sp]
   1bf64:	f7f8 fe38 	bl	14bd8 <__aeabi_ddiv>
   1bf68:	f8dd c000 	ldr.w	ip, [sp]
   1bf6c:	4605      	mov	r5, r0
   1bf6e:	460c      	mov	r4, r1
   1bf70:	f7ff bbc9 	b.w	1b706 <__ieee754_pow+0x1a6>
   1bf74:	a322      	add	r3, pc, #136	; (adr r3, 1c000 <__ieee754_pow+0xaa0>)
   1bf76:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bf7a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bf7e:	f7f8 fd01 	bl	14984 <__aeabi_dmul>
   1bf82:	a31f      	add	r3, pc, #124	; (adr r3, 1c000 <__ieee754_pow+0xaa0>)
   1bf84:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bf88:	f7f8 fcfc 	bl	14984 <__aeabi_dmul>
   1bf8c:	4605      	mov	r5, r0
   1bf8e:	460c      	mov	r4, r1
   1bf90:	f7ff bb0e 	b.w	1b5b0 <__ieee754_pow+0x50>
   1bf94:	bb00      	cbnz	r0, 1bfd8 <__ieee754_pow+0xa78>
   1bf96:	f1c3 0314 	rsb	r3, r3, #20
   1bf9a:	fa56 f003 	asrs.w	r0, r6, r3
   1bf9e:	fa10 f303 	lsls.w	r3, r0, r3
   1bfa2:	42b3      	cmp	r3, r6
   1bfa4:	d024      	beq.n	1bff0 <__ieee754_pow+0xa90>
   1bfa6:	2100      	movs	r1, #0
   1bfa8:	9106      	str	r1, [sp, #24]
   1bfaa:	f7ff bb24 	b.w	1b5f6 <__ieee754_pow+0x96>
   1bfae:	9b06      	ldr	r3, [sp, #24]
   1bfb0:	2b01      	cmp	r3, #1
   1bfb2:	f47f aafd 	bne.w	1b5b0 <__ieee754_pow+0x50>
   1bfb6:	e754      	b.n	1be62 <__ieee754_pow+0x902>
   1bfb8:	a33f      	add	r3, pc, #252	; (adr r3, 1c0b8 <__ieee754_pow+0xb58>)
   1bfba:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bfbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
   1bfc2:	f7f8 fcdf 	bl	14984 <__aeabi_dmul>
   1bfc6:	a33c      	add	r3, pc, #240	; (adr r3, 1c0b8 <__ieee754_pow+0xb58>)
   1bfc8:	e9d3 2300 	ldrd	r2, r3, [r3]
   1bfcc:	f7f8 fcda 	bl	14984 <__aeabi_dmul>
   1bfd0:	4605      	mov	r5, r0
   1bfd2:	460c      	mov	r4, r1
   1bfd4:	f7ff baec 	b.w	1b5b0 <__ieee754_pow+0x50>
   1bfd8:	f04f 0e00 	mov.w	lr, #0
   1bfdc:	f8cd e018 	str.w	lr, [sp, #24]
   1bfe0:	f7ff bb20 	b.w	1b624 <__ieee754_pow+0xc4>
   1bfe4:	4662      	mov	r2, ip
   1bfe6:	f000 fa07 	bl	1c3f8 <scalbn>
   1bfea:	4602      	mov	r2, r0
   1bfec:	460b      	mov	r3, r1
   1bfee:	e6c1      	b.n	1bd74 <__ieee754_pow+0x814>
   1bff0:	f000 0301 	and.w	r3, r0, #1
   1bff4:	f1c3 0302 	rsb	r3, r3, #2
   1bff8:	9306      	str	r3, [sp, #24]
   1bffa:	f7ff bafc 	b.w	1b5f6 <__ieee754_pow+0x96>
   1bffe:	bf00      	nop
   1c000:	8800759c 	.word	0x8800759c
   1c004:	7e37e43c 	.word	0x7e37e43c
   1c008:	4a454eef 	.word	0x4a454eef
   1c00c:	3fca7e28 	.word	0x3fca7e28
   1c010:	93c9db65 	.word	0x93c9db65
   1c014:	3fcd864a 	.word	0x3fcd864a
   1c018:	a91d4101 	.word	0xa91d4101
   1c01c:	3fd17460 	.word	0x3fd17460
   1c020:	518f264d 	.word	0x518f264d
   1c024:	3fd55555 	.word	0x3fd55555
   1c028:	db6fabff 	.word	0xdb6fabff
   1c02c:	3fdb6db6 	.word	0x3fdb6db6
   1c030:	33333303 	.word	0x33333303
   1c034:	3fe33333 	.word	0x3fe33333
   1c038:	e0000000 	.word	0xe0000000
   1c03c:	3feec709 	.word	0x3feec709
   1c040:	145b01f5 	.word	0x145b01f5
   1c044:	be3e2fe0 	.word	0xbe3e2fe0
   1c048:	dc3a03fd 	.word	0xdc3a03fd
   1c04c:	3feec709 	.word	0x3feec709
   1c050:	652b82fe 	.word	0x652b82fe
   1c054:	3c971547 	.word	0x3c971547
   1c058:	00000000 	.word	0x00000000
   1c05c:	3fe62e43 	.word	0x3fe62e43
   1c060:	fefa39ef 	.word	0xfefa39ef
   1c064:	3fe62e42 	.word	0x3fe62e42
   1c068:	0ca86c39 	.word	0x0ca86c39
   1c06c:	be205c61 	.word	0xbe205c61
   1c070:	72bea4d0 	.word	0x72bea4d0
   1c074:	3e663769 	.word	0x3e663769
   1c078:	c5d26bf1 	.word	0xc5d26bf1
   1c07c:	3ebbbd41 	.word	0x3ebbbd41
   1c080:	af25de2c 	.word	0xaf25de2c
   1c084:	3f11566a 	.word	0x3f11566a
   1c088:	16bebd93 	.word	0x16bebd93
   1c08c:	3f66c16c 	.word	0x3f66c16c
   1c090:	5555553e 	.word	0x5555553e
   1c094:	3fc55555 	.word	0x3fc55555
   1c098:	60000000 	.word	0x60000000
   1c09c:	3ff71547 	.word	0x3ff71547
   1c0a0:	f85ddf44 	.word	0xf85ddf44
   1c0a4:	3e54ae0b 	.word	0x3e54ae0b
   1c0a8:	55555555 	.word	0x55555555
   1c0ac:	3fd55555 	.word	0x3fd55555
   1c0b0:	652b82fe 	.word	0x652b82fe
   1c0b4:	bff71547 	.word	0xbff71547
   1c0b8:	c2f8f359 	.word	0xc2f8f359
   1c0bc:	01a56e1f 	.word	0x01a56e1f

0001c0c0 <__ieee754_sqrt>:
   1c0c0:	f240 0c00 	movw	ip, #0
   1c0c4:	460b      	mov	r3, r1
   1c0c6:	f6c7 7cf0 	movt	ip, #32752	; 0x7ff0
   1c0ca:	4602      	mov	r2, r0
   1c0cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   1c0d0:	4666      	mov	r6, ip
   1c0d2:	ea01 0c0c 	and.w	ip, r1, ip
   1c0d6:	4604      	mov	r4, r0
   1c0d8:	45b4      	cmp	ip, r6
   1c0da:	460d      	mov	r5, r1
   1c0dc:	4680      	mov	r8, r0
   1c0de:	4689      	mov	r9, r1
   1c0e0:	f000 80be 	beq.w	1c260 <__ieee754_sqrt+0x1a0>
   1c0e4:	2900      	cmp	r1, #0
   1c0e6:	f340 808c 	ble.w	1c202 <__ieee754_sqrt+0x142>
   1c0ea:	ea5f 5821 	movs.w	r8, r1, asr #20
   1c0ee:	f000 8096 	beq.w	1c21e <__ieee754_sqrt+0x15e>
   1c0f2:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
   1c0f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1c0fa:	f1a8 0807 	sub.w	r8, r8, #7
   1c0fe:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c102:	f018 0f01 	tst.w	r8, #1
   1c106:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1c10a:	d16a      	bne.n	1c1e2 <__ieee754_sqrt+0x122>
   1c10c:	0fd1      	lsrs	r1, r2, #31
   1c10e:	f04f 0c00 	mov.w	ip, #0
   1c112:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   1c116:	0052      	lsls	r2, r2, #1
   1c118:	4665      	mov	r5, ip
   1c11a:	4660      	mov	r0, ip
   1c11c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
   1c120:	1844      	adds	r4, r0, r1
   1c122:	0fd6      	lsrs	r6, r2, #31
   1c124:	0052      	lsls	r2, r2, #1
   1c126:	429c      	cmp	r4, r3
   1c128:	f10c 0c01 	add.w	ip, ip, #1
   1c12c:	dc02      	bgt.n	1c134 <__ieee754_sqrt+0x74>
   1c12e:	1b1b      	subs	r3, r3, r4
   1c130:	186d      	adds	r5, r5, r1
   1c132:	1860      	adds	r0, r4, r1
   1c134:	0849      	lsrs	r1, r1, #1
   1c136:	f1bc 0f16 	cmp.w	ip, #22
   1c13a:	eb06 0343 	add.w	r3, r6, r3, lsl #1
   1c13e:	d1ef      	bne.n	1c120 <__ieee754_sqrt+0x60>
   1c140:	2400      	movs	r4, #0
   1c142:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
   1c146:	46a2      	mov	sl, r4
   1c148:	4626      	mov	r6, r4
   1c14a:	e013      	b.n	1c174 <__ieee754_sqrt+0xb4>
   1c14c:	4283      	cmp	r3, r0
   1c14e:	bf14      	ite	ne
   1c150:	2700      	movne	r7, #0
   1c152:	2701      	moveq	r7, #1
   1c154:	4594      	cmp	ip, r2
   1c156:	bf8c      	ite	hi
   1c158:	2700      	movhi	r7, #0
   1c15a:	f007 0701 	andls.w	r7, r7, #1
   1c15e:	b96f      	cbnz	r7, 1c17c <__ieee754_sqrt+0xbc>
   1c160:	3401      	adds	r4, #1
   1c162:	4607      	mov	r7, r0
   1c164:	0849      	lsrs	r1, r1, #1
   1c166:	0fd0      	lsrs	r0, r2, #31
   1c168:	0052      	lsls	r2, r2, #1
   1c16a:	2c20      	cmp	r4, #32
   1c16c:	eb00 0343 	add.w	r3, r0, r3, lsl #1
   1c170:	d01b      	beq.n	1c1aa <__ieee754_sqrt+0xea>
   1c172:	4638      	mov	r0, r7
   1c174:	4298      	cmp	r0, r3
   1c176:	eb01 0c06 	add.w	ip, r1, r6
   1c17a:	dae7      	bge.n	1c14c <__ieee754_sqrt+0x8c>
   1c17c:	f00c 4700 	and.w	r7, ip, #2147483648	; 0x80000000
   1c180:	eb0c 0601 	add.w	r6, ip, r1
   1c184:	f1b7 4f00 	cmp.w	r7, #2147483648	; 0x80000000
   1c188:	d027      	beq.n	1c1da <__ieee754_sqrt+0x11a>
   1c18a:	4607      	mov	r7, r0
   1c18c:	1a1b      	subs	r3, r3, r0
   1c18e:	4594      	cmp	ip, r2
   1c190:	ebcc 0202 	rsb	r2, ip, r2
   1c194:	bf88      	it	hi
   1c196:	3b01      	subhi	r3, #1
   1c198:	3401      	adds	r4, #1
   1c19a:	448a      	add	sl, r1
   1c19c:	0fd0      	lsrs	r0, r2, #31
   1c19e:	0849      	lsrs	r1, r1, #1
   1c1a0:	0052      	lsls	r2, r2, #1
   1c1a2:	2c20      	cmp	r4, #32
   1c1a4:	eb00 0343 	add.w	r3, r0, r3, lsl #1
   1c1a8:	d1e3      	bne.n	1c172 <__ieee754_sqrt+0xb2>
   1c1aa:	4313      	orrs	r3, r2
   1c1ac:	d11e      	bne.n	1c1ec <__ieee754_sqrt+0x12c>
   1c1ae:	ea4f 0a5a 	mov.w	sl, sl, lsr #1
   1c1b2:	ea4f 0168 	mov.w	r1, r8, asr #1
   1c1b6:	f015 0f01 	tst.w	r5, #1
   1c1ba:	bf18      	it	ne
   1c1bc:	f04a 4a00 	orrne.w	sl, sl, #2147483648	; 0x80000000
   1c1c0:	0509      	lsls	r1, r1, #20
   1c1c2:	4654      	mov	r4, sl
   1c1c4:	f101 517e 	add.w	r1, r1, #1065353216	; 0x3f800000
   1c1c8:	f501 01c0 	add.w	r1, r1, #6291456	; 0x600000
   1c1cc:	eb01 0365 	add.w	r3, r1, r5, asr #1
   1c1d0:	461d      	mov	r5, r3
   1c1d2:	4620      	mov	r0, r4
   1c1d4:	4629      	mov	r1, r5
   1c1d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c1da:	2e00      	cmp	r6, #0
   1c1dc:	dbd5      	blt.n	1c18a <__ieee754_sqrt+0xca>
   1c1de:	1c47      	adds	r7, r0, #1
   1c1e0:	e7d4      	b.n	1c18c <__ieee754_sqrt+0xcc>
   1c1e2:	0fd1      	lsrs	r1, r2, #31
   1c1e4:	0052      	lsls	r2, r2, #1
   1c1e6:	eb01 0343 	add.w	r3, r1, r3, lsl #1
   1c1ea:	e78f      	b.n	1c10c <__ieee754_sqrt+0x4c>
   1c1ec:	f1ba 3fff 	cmp.w	sl, #4294967295
   1c1f0:	bf1c      	itt	ne
   1c1f2:	f00a 0301 	andne.w	r3, sl, #1
   1c1f6:	449a      	addne	sl, r3
   1c1f8:	d1d9      	bne.n	1c1ae <__ieee754_sqrt+0xee>
   1c1fa:	3501      	adds	r5, #1
   1c1fc:	f04f 0a00 	mov.w	sl, #0
   1c200:	e7d7      	b.n	1c1b2 <__ieee754_sqrt+0xf2>
   1c202:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
   1c206:	ea5c 0c00 	orrs.w	ip, ip, r0
   1c20a:	d0e2      	beq.n	1c1d2 <__ieee754_sqrt+0x112>
   1c20c:	2900      	cmp	r1, #0
   1c20e:	d13a      	bne.n	1c286 <__ieee754_sqrt+0x1c6>
   1c210:	4688      	mov	r8, r1
   1c212:	0ad3      	lsrs	r3, r2, #11
   1c214:	f1a8 0815 	sub.w	r8, r8, #21
   1c218:	0552      	lsls	r2, r2, #21
   1c21a:	2b00      	cmp	r3, #0
   1c21c:	d0f9      	beq.n	1c212 <__ieee754_sqrt+0x152>
   1c21e:	f413 1180 	ands.w	r1, r3, #1048576	; 0x100000
   1c222:	d12d      	bne.n	1c280 <__ieee754_sqrt+0x1c0>
   1c224:	005b      	lsls	r3, r3, #1
   1c226:	3101      	adds	r1, #1
   1c228:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
   1c22c:	d0fa      	beq.n	1c224 <__ieee754_sqrt+0x164>
   1c22e:	f1c1 0020 	rsb	r0, r1, #32
   1c232:	f108 0801 	add.w	r8, r8, #1
   1c236:	fa32 f000 	lsrs.w	r0, r2, r0
   1c23a:	ebc1 0808 	rsb	r8, r1, r8
   1c23e:	4303      	orrs	r3, r0
   1c240:	f5a8 787e 	sub.w	r8, r8, #1016	; 0x3f8
   1c244:	408a      	lsls	r2, r1
   1c246:	f1a8 0807 	sub.w	r8, r8, #7
   1c24a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
   1c24e:	f018 0f01 	tst.w	r8, #1
   1c252:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c256:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   1c25a:	f43f af57 	beq.w	1c10c <__ieee754_sqrt+0x4c>
   1c25e:	e7c0      	b.n	1c1e2 <__ieee754_sqrt+0x122>
   1c260:	4602      	mov	r2, r0
   1c262:	460b      	mov	r3, r1
   1c264:	f7f8 fb8e 	bl	14984 <__aeabi_dmul>
   1c268:	4602      	mov	r2, r0
   1c26a:	460b      	mov	r3, r1
   1c26c:	4620      	mov	r0, r4
   1c26e:	4629      	mov	r1, r5
   1c270:	f7f8 f9d6 	bl	14620 <__adddf3>
   1c274:	4604      	mov	r4, r0
   1c276:	460d      	mov	r5, r1
   1c278:	4620      	mov	r0, r4
   1c27a:	4629      	mov	r1, r5
   1c27c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1c280:	2020      	movs	r0, #32
   1c282:	2100      	movs	r1, #0
   1c284:	e7d5      	b.n	1c232 <__ieee754_sqrt+0x172>
   1c286:	4602      	mov	r2, r0
   1c288:	460b      	mov	r3, r1
   1c28a:	f7f8 f9c7 	bl	1461c <__aeabi_dsub>
   1c28e:	4602      	mov	r2, r0
   1c290:	460b      	mov	r3, r1
   1c292:	f7f8 fca1 	bl	14bd8 <__aeabi_ddiv>
   1c296:	4604      	mov	r4, r0
   1c298:	460d      	mov	r5, r1
   1c29a:	e79a      	b.n	1c1d2 <__ieee754_sqrt+0x112>

0001c29c <fabs>:
   1c29c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c2a0:	4619      	mov	r1, r3
   1c2a2:	4770      	bx	lr

0001c2a4 <finite>:
   1c2a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   1c2a8:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
   1c2ac:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
   1c2b0:	0fc0      	lsrs	r0, r0, #31
   1c2b2:	4770      	bx	lr

0001c2b4 <matherr>:
   1c2b4:	2000      	movs	r0, #0
   1c2b6:	4770      	bx	lr

0001c2b8 <nan>:
   1c2b8:	f240 0100 	movw	r1, #0
   1c2bc:	2000      	movs	r0, #0
   1c2be:	f6c7 71f8 	movt	r1, #32760	; 0x7ff8
   1c2c2:	4770      	bx	lr

0001c2c4 <rint>:
   1c2c4:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c2c8:	4684      	mov	ip, r0
   1c2ca:	f5a3 737e 	sub.w	r3, r3, #1016	; 0x3f8
   1c2ce:	3b07      	subs	r3, #7
   1c2d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   1c2d4:	0fcc      	lsrs	r4, r1, #31
   1c2d6:	2b13      	cmp	r3, #19
   1c2d8:	b083      	sub	sp, #12
   1c2da:	4606      	mov	r6, r0
   1c2dc:	460f      	mov	r7, r1
   1c2de:	460d      	mov	r5, r1
   1c2e0:	dc39      	bgt.n	1c356 <rint+0x92>
   1c2e2:	2b00      	cmp	r3, #0
   1c2e4:	db55      	blt.n	1c392 <rint+0xce>
   1c2e6:	f64f 72ff 	movw	r2, #65535	; 0xffff
   1c2ea:	f2c0 020f 	movt	r2, #15
   1c2ee:	411a      	asrs	r2, r3
   1c2f0:	ea02 0101 	and.w	r1, r2, r1
   1c2f4:	4301      	orrs	r1, r0
   1c2f6:	d029      	beq.n	1c34c <rint+0x88>
   1c2f8:	0852      	lsrs	r2, r2, #1
   1c2fa:	ea02 0107 	and.w	r1, r2, r7
   1c2fe:	4301      	orrs	r1, r0
   1c300:	bf08      	it	eq
   1c302:	468c      	moveq	ip, r1
   1c304:	d00b      	beq.n	1c31e <rint+0x5a>
   1c306:	2b13      	cmp	r3, #19
   1c308:	bf08      	it	eq
   1c30a:	f04f 4c80 	moveq.w	ip, #1073741824	; 0x40000000
   1c30e:	d006      	beq.n	1c31e <rint+0x5a>
   1c310:	ea27 0502 	bic.w	r5, r7, r2
   1c314:	f44f 3200 	mov.w	r2, #131072	; 0x20000
   1c318:	fa52 f303 	asrs.w	r3, r2, r3
   1c31c:	431d      	orrs	r5, r3
   1c31e:	f24e 6150 	movw	r1, #58960	; 0xe650
   1c322:	462b      	mov	r3, r5
   1c324:	f2c0 0102 	movt	r1, #2
   1c328:	4662      	mov	r2, ip
   1c32a:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
   1c32e:	cc30      	ldmia	r4!, {r4, r5}
   1c330:	4620      	mov	r0, r4
   1c332:	4629      	mov	r1, r5
   1c334:	f7f8 f974 	bl	14620 <__adddf3>
   1c338:	4622      	mov	r2, r4
   1c33a:	462b      	mov	r3, r5
   1c33c:	e9cd 0100 	strd	r0, r1, [sp]
   1c340:	e9dd 0100 	ldrd	r0, r1, [sp]
   1c344:	f7f8 f96a 	bl	1461c <__aeabi_dsub>
   1c348:	4606      	mov	r6, r0
   1c34a:	460f      	mov	r7, r1
   1c34c:	4630      	mov	r0, r6
   1c34e:	4639      	mov	r1, r7
   1c350:	b003      	add	sp, #12
   1c352:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   1c356:	2b33      	cmp	r3, #51	; 0x33
   1c358:	dd09      	ble.n	1c36e <rint+0xaa>
   1c35a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
   1c35e:	d1f5      	bne.n	1c34c <rint+0x88>
   1c360:	4602      	mov	r2, r0
   1c362:	460b      	mov	r3, r1
   1c364:	f7f8 f95c 	bl	14620 <__adddf3>
   1c368:	4606      	mov	r6, r0
   1c36a:	460f      	mov	r7, r1
   1c36c:	e7ee      	b.n	1c34c <rint+0x88>
   1c36e:	f04f 32ff 	mov.w	r2, #4294967295
   1c372:	3b14      	subs	r3, #20
   1c374:	40da      	lsrs	r2, r3
   1c376:	4202      	tst	r2, r0
   1c378:	d0e8      	beq.n	1c34c <rint+0x88>
   1c37a:	0852      	lsrs	r2, r2, #1
   1c37c:	4202      	tst	r2, r0
   1c37e:	d0ce      	beq.n	1c31e <rint+0x5a>
   1c380:	ea20 0c02 	bic.w	ip, r0, r2
   1c384:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
   1c388:	fa52 f303 	asrs.w	r3, r2, r3
   1c38c:	ea4c 0c03 	orr.w	ip, ip, r3
   1c390:	e7c5      	b.n	1c31e <rint+0x5a>
   1c392:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c396:	4303      	orrs	r3, r0
   1c398:	d0d8      	beq.n	1c34c <rint+0x88>
   1c39a:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
   1c39e:	f24e 6150 	movw	r1, #58960	; 0xe650
   1c3a2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
   1c3a6:	f2c0 0102 	movt	r1, #2
   1c3aa:	ea43 0c00 	orr.w	ip, r3, r0
   1c3ae:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
   1c3b2:	f1cc 0200 	rsb	r2, ip, #0
   1c3b6:	0c7b      	lsrs	r3, r7, #17
   1c3b8:	ea42 0c0c 	orr.w	ip, r2, ip
   1c3bc:	e9d1 6700 	ldrd	r6, r7, [r1]
   1c3c0:	045b      	lsls	r3, r3, #17
   1c3c2:	4680      	mov	r8, r0
   1c3c4:	ea4f 321c 	mov.w	r2, ip, lsr #12
   1c3c8:	4630      	mov	r0, r6
   1c3ca:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
   1c3ce:	4639      	mov	r1, r7
   1c3d0:	ea42 0903 	orr.w	r9, r2, r3
   1c3d4:	4642      	mov	r2, r8
   1c3d6:	464b      	mov	r3, r9
   1c3d8:	f7f8 f922 	bl	14620 <__adddf3>
   1c3dc:	463b      	mov	r3, r7
   1c3de:	4632      	mov	r2, r6
   1c3e0:	e9cd 0100 	strd	r0, r1, [sp]
   1c3e4:	e9dd 0100 	ldrd	r0, r1, [sp]
   1c3e8:	f7f8 f918 	bl	1461c <__aeabi_dsub>
   1c3ec:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
   1c3f0:	4606      	mov	r6, r0
   1c3f2:	ea43 77c4 	orr.w	r7, r3, r4, lsl #31
   1c3f6:	e7a9      	b.n	1c34c <rint+0x88>

0001c3f8 <scalbn>:
   1c3f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c3fc:	e92d 43d0 	stmdb	sp!, {r4, r6, r7, r8, r9, lr}
   1c400:	4614      	mov	r4, r2
   1c402:	4606      	mov	r6, r0
   1c404:	460f      	mov	r7, r1
   1c406:	4680      	mov	r8, r0
   1c408:	4689      	mov	r9, r1
   1c40a:	460a      	mov	r2, r1
   1c40c:	2b00      	cmp	r3, #0
   1c40e:	d12f      	bne.n	1c470 <scalbn+0x78>
   1c410:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   1c414:	4302      	orrs	r2, r0
   1c416:	d027      	beq.n	1c468 <scalbn+0x70>
   1c418:	f240 0300 	movw	r3, #0
   1c41c:	2200      	movs	r2, #0
   1c41e:	f2c4 3350 	movt	r3, #17232	; 0x4350
   1c422:	f7f8 faaf 	bl	14984 <__aeabi_dmul>
   1c426:	f643 43b0 	movw	r3, #15536	; 0x3cb0
   1c42a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
   1c42e:	429c      	cmp	r4, r3
   1c430:	4606      	mov	r6, r0
   1c432:	460f      	mov	r7, r1
   1c434:	4680      	mov	r8, r0
   1c436:	4689      	mov	r9, r1
   1c438:	db3a      	blt.n	1c4b0 <scalbn+0xb8>
   1c43a:	f3c1 530a 	ubfx	r3, r1, #20, #11
   1c43e:	460a      	mov	r2, r1
   1c440:	3b36      	subs	r3, #54	; 0x36
   1c442:	f240 71fe 	movw	r1, #2046	; 0x7fe
   1c446:	191b      	adds	r3, r3, r4
   1c448:	428b      	cmp	r3, r1
   1c44a:	dd1a      	ble.n	1c482 <scalbn+0x8a>
   1c44c:	4632      	mov	r2, r6
   1c44e:	463b      	mov	r3, r7
   1c450:	a12b      	add	r1, pc, #172	; (adr r1, 1c500 <scalbn+0x108>)
   1c452:	e9d1 0100 	ldrd	r0, r1, [r1]
   1c456:	f000 f85b 	bl	1c510 <copysign>
   1c45a:	a329      	add	r3, pc, #164	; (adr r3, 1c500 <scalbn+0x108>)
   1c45c:	e9d3 2300 	ldrd	r2, r3, [r3]
   1c460:	f7f8 fa90 	bl	14984 <__aeabi_dmul>
   1c464:	4606      	mov	r6, r0
   1c466:	460f      	mov	r7, r1
   1c468:	4630      	mov	r0, r6
   1c46a:	4639      	mov	r1, r7
   1c46c:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c470:	f240 7cff 	movw	ip, #2047	; 0x7ff
   1c474:	4563      	cmp	r3, ip
   1c476:	d026      	beq.n	1c4c6 <scalbn+0xce>
   1c478:	191b      	adds	r3, r3, r4
   1c47a:	f240 71fe 	movw	r1, #2046	; 0x7fe
   1c47e:	428b      	cmp	r3, r1
   1c480:	dce4      	bgt.n	1c44c <scalbn+0x54>
   1c482:	2b00      	cmp	r3, #0
   1c484:	bfc2      	ittt	gt
   1c486:	f022 42fe 	bicgt.w	r2, r2, #2130706432	; 0x7f000000
   1c48a:	f422 0270 	bicgt.w	r2, r2, #15728640	; 0xf00000
   1c48e:	ea42 5703 	orrgt.w	r7, r2, r3, lsl #20
   1c492:	dce9      	bgt.n	1c468 <scalbn+0x70>
   1c494:	f113 0f35 	cmn.w	r3, #53	; 0x35
   1c498:	da1f      	bge.n	1c4da <scalbn+0xe2>
   1c49a:	f24c 3350 	movw	r3, #50000	; 0xc350
   1c49e:	429c      	cmp	r4, r3
   1c4a0:	dcd4      	bgt.n	1c44c <scalbn+0x54>
   1c4a2:	4632      	mov	r2, r6
   1c4a4:	463b      	mov	r3, r7
   1c4a6:	a118      	add	r1, pc, #96	; (adr r1, 1c508 <scalbn+0x110>)
   1c4a8:	e9d1 0100 	ldrd	r0, r1, [r1]
   1c4ac:	f000 f830 	bl	1c510 <copysign>
   1c4b0:	a315      	add	r3, pc, #84	; (adr r3, 1c508 <scalbn+0x110>)
   1c4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
   1c4b6:	f7f8 fa65 	bl	14984 <__aeabi_dmul>
   1c4ba:	4606      	mov	r6, r0
   1c4bc:	460f      	mov	r7, r1
   1c4be:	4630      	mov	r0, r6
   1c4c0:	4639      	mov	r1, r7
   1c4c2:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c4c6:	4602      	mov	r2, r0
   1c4c8:	460b      	mov	r3, r1
   1c4ca:	f7f8 f8a9 	bl	14620 <__adddf3>
   1c4ce:	4606      	mov	r6, r0
   1c4d0:	460f      	mov	r7, r1
   1c4d2:	4630      	mov	r0, r6
   1c4d4:	4639      	mov	r1, r7
   1c4d6:	e8bd 83d0 	ldmia.w	sp!, {r4, r6, r7, r8, r9, pc}
   1c4da:	3336      	adds	r3, #54	; 0x36
   1c4dc:	f022 42fe 	bic.w	r2, r2, #2130706432	; 0x7f000000
   1c4e0:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
   1c4e4:	4630      	mov	r0, r6
   1c4e6:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
   1c4ea:	f240 0300 	movw	r3, #0
   1c4ee:	4639      	mov	r1, r7
   1c4f0:	2200      	movs	r2, #0
   1c4f2:	f6c3 4390 	movt	r3, #15504	; 0x3c90
   1c4f6:	f7f8 fa45 	bl	14984 <__aeabi_dmul>
   1c4fa:	4606      	mov	r6, r0
   1c4fc:	460f      	mov	r7, r1
   1c4fe:	e7b3      	b.n	1c468 <scalbn+0x70>
   1c500:	8800759c 	.word	0x8800759c
   1c504:	7e37e43c 	.word	0x7e37e43c
   1c508:	c2f8f359 	.word	0xc2f8f359
   1c50c:	01a56e1f 	.word	0x01a56e1f

0001c510 <copysign>:
   1c510:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
   1c514:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
   1c518:	b430      	push	{r4, r5}
   1c51a:	460d      	mov	r5, r1
   1c51c:	4604      	mov	r4, r0
   1c51e:	ea43 0102 	orr.w	r1, r3, r2
   1c522:	bc30      	pop	{r4, r5}
   1c524:	4770      	bx	lr
   1c526:	bf00      	nop
   1c528:	00007852 	.word	0x00007852
   1c52c:	00005854 	.word	0x00005854
   1c530:	63656843 	.word	0x63656843
   1c534:	6d69546b 	.word	0x6d69546b
   1c538:	00007265 	.word	0x00007265
   1c53c:	00504975 	.word	0x00504975
   1c540:	74726175 	.word	0x74726175
   1c544:	7361745f 	.word	0x7361745f
   1c548:	0000006b 	.word	0x0000006b
   1c54c:	206c6c41 	.word	0x206c6c41
   1c550:	6b736174 	.word	0x6b736174
   1c554:	75722073 	.word	0x75722073
   1c558:	6e696e6e 	.word	0x6e696e6e
   1c55c:	69772067 	.word	0x69772067
   1c560:	756f6874 	.word	0x756f6874
   1c564:	72652074 	.word	0x72652074
   1c568:	00726f72 	.word	0x00726f72
   1c56c:	2a2a2a0a 	.word	0x2a2a2a0a
   1c570:	2a2a2a2a 	.word	0x2a2a2a2a
   1c574:	57202a2a 	.word	0x57202a2a
   1c578:	6f636c65 	.word	0x6f636c65
   1c57c:	7420656d 	.word	0x7420656d
   1c580:	6874206f 	.word	0x6874206f
   1c584:	654d2065 	.word	0x654d2065
   1c588:	72757361 	.word	0x72757361
   1c58c:	6e656d65 	.word	0x6e656d65
   1c590:	79532074 	.word	0x79532074
   1c594:	6d657473 	.word	0x6d657473
   1c598:	2a2a2020 	.word	0x2a2a2020
   1c59c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5a0:	0a2a2a2a 	.word	0x0a2a2a2a
   1c5a4:	0000000d 	.word	0x0000000d
   1c5a8:	00000d0a 	.word	0x00000d0a
   1c5ac:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5b0:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5b4:	6d53202a 	.word	0x6d53202a
   1c5b8:	46747261 	.word	0x46747261
   1c5bc:	6f697375 	.word	0x6f697375
   1c5c0:	6c50206e 	.word	0x6c50206e
   1c5c4:	4d207961 	.word	0x4d207961
   1c5c8:	20756e65 	.word	0x20756e65
   1c5cc:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5d0:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5d4:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5d8:	0d0a2a2a 	.word	0x0d0a2a2a
   1c5dc:	00000000 	.word	0x00000000
   1c5e0:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5e4:	2a2a2a2a 	.word	0x2a2a2a2a
   1c5e8:	2e30202a 	.word	0x2e30202a
   1c5ec:	754d2020 	.word	0x754d2020
   1c5f0:	6d69746c 	.word	0x6d69746c
   1c5f4:	72657465 	.word	0x72657465
   1c5f8:	2a2a2a20 	.word	0x2a2a2a20
   1c5fc:	2a2a2a2a 	.word	0x2a2a2a2a
   1c600:	2a2a2a2a 	.word	0x2a2a2a2a
   1c604:	2a2a2a2a 	.word	0x2a2a2a2a
   1c608:	2a2a2a2a 	.word	0x2a2a2a2a
   1c60c:	0d0a2a2a 	.word	0x0d0a2a2a
   1c610:	00000000 	.word	0x00000000
   1c614:	0000000a 	.word	0x0000000a
   1c618:	61766e49 	.word	0x61766e49
   1c61c:	2064696c 	.word	0x2064696c
   1c620:	2079654b 	.word	0x2079654b
   1c624:	00000d0a 	.word	0x00000d0a
   1c628:	2a2a2a2a 	.word	0x2a2a2a2a
   1c62c:	656c5020 	.word	0x656c5020
   1c630:	20657361 	.word	0x20657361
   1c634:	65746e45 	.word	0x65746e45
   1c638:	6f592072 	.word	0x6f592072
   1c63c:	43207275 	.word	0x43207275
   1c640:	63696f68 	.word	0x63696f68
   1c644:	20202065 	.word	0x20202065
   1c648:	2a202020 	.word	0x2a202020
   1c64c:	2a2a2a2a 	.word	0x2a2a2a2a
   1c650:	0d0a202a 	.word	0x0d0a202a
   1c654:	00000000 	.word	0x00000000
   1c658:	54505241 	.word	0x54505241
   1c65c:	72656d69 	.word	0x72656d69
   1c660:	00000000 	.word	0x00000000
   1c664:	69726550 	.word	0x69726550
   1c668:	6369646f 	.word	0x6369646f
   1c66c:	656d6954 	.word	0x656d6954
   1c670:	00000072 	.word	0x00000072
   1c674:	746e6f63 	.word	0x746e6f63
   1c678:	2e6c6f72 	.word	0x2e6c6f72
   1c67c:	6d746873 	.word	0x6d746873
   1c680:	0000006c 	.word	0x0000006c
   1c684:	3044454c 	.word	0x3044454c
   1c688:	0000313d 	.word	0x0000313d

0001c68c <ulARPTimerExpired.4126>:
   1c68c:	00000004                                ....

0001c690 <ulPeriodicTimerExpired.4127>:
   1c690:	00000008 2d706374 6e6e6f63 69746365     ....tcp-connecti
   1c6a0:	00736e6f 2d74656e 74617473 00000073     ons.net-stats...
   1c6b0:	2d64656c 00006f69 736e6573 722d726f     led-io..sensor-r
   1c6c0:	69646165 0073676e 3e72743c 3e64743c     eadings.<tr><td>
   1c6d0:	2f3c6425 3c3e6474 253e6474 75252e75     %d</td><td>%u.%u
   1c6e0:	2e75252e 253a7525 742f3c75 743c3e64     .%u.%u:%u</td><t
   1c6f0:	73253e64 64742f3c 64743c3e 3c75253e     d>%s</td><td>%u<
   1c700:	3e64742f 3e64743c 2f3c7525 3c3e6474     /td><td>%u</td><
   1c710:	253e6474 63252063 64742f3c 742f3c3e     td>%c %c</td></t
   1c720:	0a0d3e72 00000000 0a753525 00000000     r>......%5u.....
   1c730:	63656863 0064656b 00000000 706e693c     checked.....<inp
   1c740:	74207475 3d657079 65686322 6f626b63     ut type="checkbo
   1c750:	6e202278 3d656d61 44454c22 76202230     x" name="LED0" v
   1c760:	65756c61 2231223d 3e732520 3c44454c     alue="1" %s>LED<
   1c770:	00003e70 66342e25 342e252c 2e252c66     p>..%.4f,%.4f,%.
   1c780:	00006634                                4f..

0001c784 <tcp>:
   1c784:	0001c694 00001961                       ....a...

0001c78c <net>:
   1c78c:	0001c6a4 00001a61                       ....a...

0001c794 <io>:
   1c794:	0001c6b0 00001b6d                       ....m...

0001c79c <output>:
   1c79c:	0001c6b8 00001bd5                       ........

0001c7a4 <closed>:
   1c7a4:	534f4c43 00004445                       CLOSED..

0001c7ac <syn_rcvd>:
   1c7ac:	2d4e5953 44564352 00000000              SYN-RCVD....

0001c7b8 <syn_sent>:
   1c7b8:	2d4e5953 544e4553 00000000              SYN-SENT....

0001c7c4 <established>:
   1c7c4:	41545345 53494c42 00444548              ESTABLISHED.

0001c7d0 <fin_wait_1>:
   1c7d0:	2d4e4946 54494157 0000312d              FIN-WAIT-1..

0001c7dc <fin_wait_2>:
   1c7dc:	2d4e4946 54494157 0000322d              FIN-WAIT-2..

0001c7e8 <closing>:
   1c7e8:	534f4c43 00474e49                       CLOSING.

0001c7f0 <time_wait>:
   1c7f0:	454d4954 4941572d 00000054              TIME-WAIT...

0001c7fc <last_ack>:
   1c7fc:	5453414c 4b43412d 00000000              LAST-ACK....

0001c808 <g_ace_current_resistors>:
   1c808:	000186a0 00010001                       ........

0001c810 <g_ace_external_varef_used>:
   1c810:	00000000                                ....

0001c814 <g_ace_channel_0_name>:
   1c814:	72727543 4d746e65 74696e6f 305f726f     CurrentMonitor_0
   1c824:	00000000                                ....

0001c828 <g_ace_channel_1_name>:
   1c828:	746c6f56 4d656761 74696e6f 305f726f     VoltageMonitor_0
   1c838:	00000000                                ....

0001c83c <g_ace_channel_2_name>:
   1c83c:	41747845 6f6c616e 6d655467 00000070     ExtAnalogTemp...

0001c84c <g_ace_channel_3_name>:
   1c84c:	41747845 6f6c616e 6d754867 00006469     ExtAnalogHumid..

0001c85c <g_ace_channel_4_name>:
   1c85c:	706d6554 74617265 4d657275 74696e6f     TemperatureMonit
   1c86c:	305f726f 00000000                       or_0....

0001c874 <g_ace_channel_5_name>:
   1c874:	41747845 6f6c616e 00565567              ExtAnalogUV.

0001c880 <g_ace_channel_6_name>:
   1c880:	41747845 6f6c616e 67694c67 00007468     ExtAnalogLight..

0001c890 <g_ace_ppe_transforms_desc_table>:
   1c890:	00130012 00004000 001c001b 00004000     .....@.......@..
   1c8a0:	00250024 ffffc000 002e002d ffffc000     $.%.....-.......
   1c8b0:	00370036 00004000 0040003f ffffc000     6.7..@..?.@.....
   1c8c0:	00490048 ffffc000                       H.I.....

0001c8c8 <g_ace_sse_proc_0_name>:
   1c8c8:	30434441 49414d5f 0000004e              ADC0_MAIN...

0001c8d4 <g_ace_sse_proc_0_sequence>:
   1c8d4:	16011705 8a0c152d 00001309 000014c3     ....-...........
   1c8e4:	155c8a04 000014c4 14c5155c 152d0000     ..\.....\.....-.
   1c8f4:	132f970c 14c80000 97040000 14c6155c     ../.........\...
   1c904:	10020000                                ....

0001c908 <g_ace_sse_proc_1_name>:
   1c908:	31434441 49414d5f 0000004e              ADC1_MAIN...

0001c914 <g_ace_sse_proc_1_sequence>:
   1c914:	26012705 24c5255c 255c0000 000024c6     .'.&\%.$..\%.$..
   1c924:	0000201c                                . ..

0001c928 <g_config_reg_lut>:
   1c928:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
   1c938:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
   1c948:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
   1c958:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
   1c968:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
   1c978:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
   1c988:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
   1c998:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

0001c9a8 <g_gpio_irqn_lut>:
   1c9a8:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
   1c9b8:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
   1c9c8:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
   1c9d8:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

0001c9e8 <crc32_table>:
   1c9e8:	00000000 77073096 ee0e612c 990951ba     .....0.w,a...Q..
   1c9f8:	076dc419 706af48f e963a535 9e6495a3     ..m...jp5.c...d.
   1ca08:	0edb8832 79dcb8a4 e0d5e91e 97d2d988     2......y........
   1ca18:	09b64c2b 7eb17cbd e7b82d07 90bf1d91     +L...|.~.-......
   1ca28:	1db71064 6ab020f2 f3b97148 84be41de     d.... .jHq...A..
   1ca38:	1adad47d 6ddde4eb f4d4b551 83d385c7     }......mQ.......
   1ca48:	136c9856 646ba8c0 fd62f97a 8a65c9ec     V.l...kdz.b...e.
   1ca58:	14015c4f 63066cd9 fa0f3d63 8d080df5     O\...l.cc=......
   1ca68:	3b6e20c8 4c69105e d56041e4 a2677172     . n;^.iL.A`.rqg.
   1ca78:	3c03e4d1 4b04d447 d20d85fd a50ab56b     ...<G..K....k...
   1ca88:	35b5a8fa 42b2986c dbbbc9d6 acbcf940     ...5l..B....@...
   1ca98:	32d86ce3 45df5c75 dcd60dcf abd13d59     .l.2u\.E....Y=..
   1caa8:	26d930ac 51de003a c8d75180 bfd06116     .0.&:..Q.Q...a..
   1cab8:	21b4f4b5 56b3c423 cfba9599 b8bda50f     ...!#..V........
   1cac8:	2802b89e 5f058808 c60cd9b2 b10be924     ...(..._....$...
   1cad8:	2f6f7c87 58684c11 c1611dab b6662d3d     .|o/.LhX..a.=-f.
   1cae8:	76dc4190 01db7106 98d220bc efd5102a     .A.v.q... ..*...
   1caf8:	71b18589 06b6b51f 9fbfe4a5 e8b8d433     ...q........3...
   1cb08:	7807c9a2 0f00f934 9609a88e e10e9818     ...x4...........
   1cb18:	7f6a0dbb 086d3d2d 91646c97 e6635c01     ..j.-=m..ld..\c.
   1cb28:	6b6b51f4 1c6c6162 856530d8 f262004e     .Qkkbal..0e.N.b.
   1cb38:	6c0695ed 1b01a57b 8208f4c1 f50fc457     ...l{.......W...
   1cb48:	65b0d9c6 12b7e950 8bbeb8ea fcb9887c     ...eP.......|...
   1cb58:	62dd1ddf 15da2d49 8cd37cf3 fbd44c65     ...bI-...|..eL..
   1cb68:	4db26158 3ab551ce a3bc0074 d4bb30e2     Xa.M.Q.:t....0..
   1cb78:	4adfa541 3dd895d7 a4d1c46d d3d6f4fb     A..J...=m.......
   1cb88:	4369e96a 346ed9fc ad678846 da60b8d0     j.iC..n4F.g...`.
   1cb98:	44042d73 33031de5 aa0a4c5f dd0d7cc9     s-.D...3_L...|..
   1cba8:	5005713c 270241aa be0b1010 c90c2086     <q.P.A.'..... ..
   1cbb8:	5768b525 206f85b3 b966d409 ce61e49f     %.hW..o ..f...a.
   1cbc8:	5edef90e 29d9c998 b0d09822 c7d7a8b4     ...^...)".......
   1cbd8:	59b33d17 2eb40d81 b7bd5c3b c0ba6cad     .=.Y....;\...l..
   1cbe8:	edb88320 9abfb3b6 03b6e20c 74b1d29a      ..............t
   1cbf8:	ead54739 9dd277af 04db2615 73dc1683     9G...w...&.....s
   1cc08:	e3630b12 94643b84 0d6d6a3e 7a6a5aa8     ..c..;d.>jm..Zjz
   1cc18:	e40ecf0b 9309ff9d 0a00ae27 7d079eb1     ........'......}
   1cc28:	f00f9344 8708a3d2 1e01f268 6906c2fe     D.......h......i
   1cc38:	f762575d 806567cb 196c3671 6e6b06e7     ]Wb..ge.q6l...kn
   1cc48:	fed41b76 89d32be0 10da7a5a 67dd4acc     v....+..Zz...J.g
   1cc58:	f9b9df6f 8ebeeff9 17b7be43 60b08ed5     o.......C......`
   1cc68:	d6d6a3e8 a1d1937e 38d8c2c4 4fdff252     ....~......8R..O
   1cc78:	d1bb67f1 a6bc5767 3fb506dd 48b2364b     .g..gW.....?K6.H
   1cc88:	d80d2bda af0a1b4c 36034af6 41047a60     .+..L....J.6`z.A
   1cc98:	df60efc3 a867df55 316e8eef 4669be79     ..`.U.g...n1y.iF
   1cca8:	cb61b38c bc66831a 256fd2a0 5268e236     ..a...f...o%6.hR
   1ccb8:	cc0c7795 bb0b4703 220216b9 5505262f     .w...G....."/&.U
   1ccc8:	c5ba3bbe b2bd0b28 2bb45a92 5cb36a04     .;..(....Z.+.j.\
   1ccd8:	c2d7ffa7 b5d0cf31 2cd99e8b 5bdeae1d     ....1......,...[
   1cce8:	9b64c2b0 ec63f226 756aa39c 026d930a     ..d.&.c...ju..m.
   1ccf8:	9c0906a9 eb0e363f 72076785 05005713     ....?6...g.r.W..
   1cd08:	95bf4a82 e2b87a14 7bb12bae 0cb61b38     .J...z...+.{8...
   1cd18:	92d28e9b e5d5be0d 7cdcefb7 0bdbdf21     ...........|!...
   1cd28:	86d3d2d4 f1d4e242 68ddb3f8 1fda836e     ....B......hn...
   1cd38:	81be16cd f6b9265b 6fb077e1 18b74777     ....[&...w.owG..
   1cd48:	88085ae6 ff0f6a70 66063bca 11010b5c     .Z..pj...;.f\...
   1cd58:	8f659eff f862ae69 616bffd3 166ccf45     ..e.i.b...kaE.l.
   1cd68:	a00ae278 d70dd2ee 4e048354 3903b3c2     x.......T..N...9
   1cd78:	a7672661 d06016f7 4969474d 3e6e77db     a&g...`.MGiI.wn>
   1cd88:	aed16a4a d9d65adc 40df0b66 37d83bf0     Jj...Z..f..@.;.7
   1cd98:	a9bcae53 debb9ec5 47b2cf7f 30b5ffe9     S..........G...0
   1cda8:	bdbdf21c cabac28a 53b39330 24b4a3a6     ........0..S...$
   1cdb8:	bad03605 cdd70693 54de5729 23d967bf     .6......)W.T.g.#
   1cdc8:	b3667a2e c4614ab8 5d681b02 2a6f2b94     .zf..Ja...h].+o*
   1cdd8:	b40bbe37 c30c8ea1 5a05df1b 2d02ef8d     7..........Z...-

0001cde8 <unknown_error>:
   1cde8:	6e6b6e55 206e776f 6f727265 00000072     Unknown error...

0001cdf8 <ErrorMessages>:
   1cdf8:	65206f4e 726f7272 63636f20 64657275     No error occured
	...
   1ce20:	6874654d 6620646f 656c6961 00000064     Method failed...
	...
   1ce48:	6e6f7257 61702067 656d6172 20726574     Wrong parameter 
   1ce58:	65736170 6f742064 6e756620 6f697463     pased to functio
   1ce68:	0000006e 00000000 6d617246 73692065     n.......Frame is
   1ce78:	6f6f7420 6e6f6c20 00000067 00000000      too long.......
	...
   1ce98:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1cea8:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1cec0:	20746f4e 756f6e65 73206867 65636170     Not enough space
   1ced0:	206e6920 66667562 00007265 00000000      in buffer......
	...
   1cee8:	656d6954 756f2064 00000074 00000000     Timed out.......
	...
   1cf10:	6d617246 73692065 6f6f7420 616d7320     Frame is too sma
   1cf20:	00006c6c 00000000 00000000 00000000     ll..............
	...

0001cf38 <C.18.3199>:
   1cf38:	10131200 00001115                       ........

0001cf40 <channel_type_lut>:
   1cf40:	01000000 01000002 00000002 00ffff00     ................
   1cf50:	01000000 01000002 00000002 00ffff00     ................
   1cf60:	01000000 ffffff02 000000ff 00ffff00     ................

0001cf70 <channel_quad_lut>:
   1cf70:	000000ff 01010100 ffffff01 ffffffff     ................
   1cf80:	020202ff 03030302 ffffff03 ffffffff     ................
   1cf90:	040404ff ffffff04 ffffffff ffffffff     ................

0001cfa0 <abps_channel_lut>:
   1cfa0:	ff0000ff ff0101ff ffffffff ffffffff     ................
   1cfb0:	ff0202ff ff0303ff ffffffff ffffffff     ................
   1cfc0:	ff0404ff ffffffff ffffffff ffffffff     ................

0001cfd0 <abps_idx_lut>:
   1cfd0:	ff0100ff ff0302ff ffffffff ffffffff     ................
   1cfe0:	ff0504ff ff0706ff ffffffff ffffffff     ................
   1cff0:	ff0908ff ffffffff ffffffff ffffffff     ................

0001d000 <apbs_gain_lut>:
   1d000:	0204080c                                ....

0001d004 <apbs_range>:
   1d004:	28003c00 0a001400                       .<.(....

0001d00c <sse_pc_ctrl_lut>:
   1d00c:	40020048 40020088 400200c8              H..@...@...@

0001d018 <sse_pc_lo_lut>:
   1d018:	40020040 40020080 400200c0              @..@...@...@

0001d024 <sse_pc_hi_lut>:
   1d024:	40020044 40020084 400200c4              D..@...@...@

0001d030 <p_mtd_data>:
   1d030:	60080010                                ...`

0001d034 <C.24.3281>:
   1d034:	02010006 02010003 04040403 05060604     ................

0001d044 <C.36.3345>:
	...
   1d06c:	00000001 00000002 00000003 00000000     ................
	...

0001d084 <C.18.3191>:
   1d084:	40004000 00000000                       .@.@....

0001d08c <adc_status_reg_lut>:
   1d08c:	40021000 40021004 40021008              ...@...@...@

0001d098 <dac_ctrl_reg_lut>:
   1d098:	40020060 400200a0 400200e0              `..@...@...@

0001d0a4 <dac_enable_masks_lut>:
   1d0a4:	00000010 00000020 00000040              .... ...@...

0001d0b0 <dac_byte01_reg_lut>:
   1d0b0:	40020500 40020504 40020508              ...@...@...@

0001d0bc <dac_byte2_reg_lut>:
   1d0bc:	4002006c 400200ac 400200ec              l..@...@...@

0001d0c8 <p_mtd_data>:
   1d0c8:	60080010                                ...`

0001d0cc <comp_id_2_scb_lut>:
   1d0cc:	01010000 03030202 00000404              ............

0001d0d8 <C.18.3516>:
   1d0d8:	00040200                                ....

0001d0dc <C.18.2576>:
   1d0dc:	00000001 00000002 00000004 00000001     ................
   1d0ec:	70616548 646e6120 61747320 63206b63     Heap and stack c
   1d0fc:	696c6c6f 6e6f6973 0000000a              ollision....

0001d108 <uart_instance>:
   1d108:	2000a9cc                                ... 

0001d10c <uip_broadcast_addr>:
   1d10c:	ffffffff                                ....

0001d110 <uip_all_zeroes_addr>:
   1d110:	00000000                                ....

0001d114 <broadcast_ethaddr>:
   1d114:	ffffffff 0000ffff                       ........

0001d11c <http_http>:
   1d11c:	70747468 002f2f3a                       http://.

0001d124 <http_200>:
   1d124:	20303032 00000000                       200 ....

0001d12c <http_301>:
   1d12c:	20313033 00000000                       301 ....

0001d134 <http_302>:
   1d134:	20323033 00000000                       302 ....

0001d13c <http_get>:
   1d13c:	20544547 00000000                       GET ....

0001d144 <http_10>:
   1d144:	50545448 302e312f 00000000              HTTP/1.0....

0001d150 <http_11>:
   1d150:	50545448 312e312f 00000000              HTTP/1.1....

0001d15c <http_content_type>:
   1d15c:	746e6f63 2d746e65 65707974 0000203a     content-type: ..

0001d16c <http_texthtml>:
   1d16c:	74786574 6d74682f 0000006c              text/html...

0001d178 <http_location>:
   1d178:	61636f6c 6e6f6974 0000203a              location: ..

0001d184 <http_host>:
   1d184:	74736f68 0000203a                       host: ..

0001d18c <http_crnl>:
   1d18c:	00000a0d                                ....

0001d190 <http_index_html>:
   1d190:	646e692f 682e7865 006c6d74              /index.html.

0001d19c <http_404_html>:
   1d19c:	3430342f 6d74682e 0000006c              /404.html...

0001d1a8 <http_referer>:
   1d1a8:	65666552 3a726572 00000000              Referer:....

0001d1b4 <http_header_200>:
   1d1b4:	50545448 302e312f 30303220 0d4b4f20     HTTP/1.0 200 OK.
   1d1c4:	7265530a 3a726576 50497520 302e312f     .Server: uIP/1.0
   1d1d4:	74746820 2f2f3a70 2e777777 73636973      http://www.sics
   1d1e4:	2f65732e 6164617e 69752f6d 0a0d2f70     .se/~adam/uip/..
   1d1f4:	6e6e6f43 69746365 203a6e6f 736f6c63     Connection: clos
   1d204:	000a0d65                                e...

0001d208 <http_header_404>:
   1d208:	50545448 302e312f 34303420 746f4e20     HTTP/1.0 404 Not
   1d218:	756f6620 0a0d646e 76726553 203a7265      found..Server: 
   1d228:	2f504975 20302e31 70747468 772f2f3a     uIP/1.0 http://w
   1d238:	732e7777 2e736369 7e2f6573 6d616461     ww.sics.se/~adam
   1d248:	7069752f 430a0d2f 656e6e6f 6f697463     /uip/..Connectio
   1d258:	63203a6e 65736f6c 00000a0d              n: close....

0001d264 <http_content_type_plain>:
   1d264:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d274:	702f7478 6e69616c 0a0d0a0d 00000000     xt/plain........

0001d284 <http_content_type_html>:
   1d284:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d294:	682f7478 0d6c6d74 000a0d0a              xt/html.....

0001d2a0 <http_content_type_css>:
   1d2a0:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d2b0:	632f7478 0a0d7373 00000a0d              xt/css......

0001d2bc <http_content_type_text>:
   1d2bc:	746e6f43 2d746e65 65707974 6574203a     Content-type: te
   1d2cc:	742f7478 0d747865 000a0d0a              xt/text.....

0001d2d8 <http_content_type_png>:
   1d2d8:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d2e8:	2f656761 0d676e70 000a0d0a              age/png.....

0001d2f4 <http_content_type_gif>:
   1d2f4:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d304:	2f656761 0d666967 000a0d0a              age/gif.....

0001d310 <http_content_type_jpg>:
   1d310:	746e6f43 2d746e65 65707974 6d69203a     Content-type: im
   1d320:	2f656761 6765706a 0a0d0a0d 00000000     age/jpeg........

0001d330 <http_content_type_binary>:
   1d330:	746e6f43 2d746e65 65707974 7061203a     Content-type: ap
   1d340:	63696c70 6f697461 636f2f6e 2d746574     plication/octet-
   1d350:	65727473 0a0d6d61 00000a0d              stream......

0001d35c <http_html>:
   1d35c:	6d74682e 0000006c                       .html...

0001d364 <http_shtml>:
   1d364:	7468732e 00006c6d                       .shtml..

0001d36c <http_htm>:
   1d36c:	6d74682e 00000000                       .htm....

0001d374 <http_css>:
   1d374:	7373632e 00000000                       .css....

0001d37c <http_png>:
   1d37c:	676e702e 00000000                       .png....

0001d384 <http_gif>:
   1d384:	6669672e 00000000                       .gif....

0001d38c <http_jpg>:
   1d38c:	67706a2e 00000000                       .jpg....

0001d394 <http_text>:
   1d394:	7478742e 00000000                       .txt....

0001d39c <http_txt>:
   1d39c:	7478742e 00000000                       .txt....

0001d3a4 <data_404_html>:
   1d3a4:	3430342f 6d74682e 683c006c 3e6c6d74     /404.html.<html>
   1d3b4:	0a0d0a0d 646f623c 67622079 6f6c6f63     ....<body bgcolo
   1d3c4:	77223d72 65746968 0a0d3e22 20202020     r="white">..    
   1d3d4:	6e65633c 3e726574 20200a0d 20202020     <center>..      
   1d3e4:	683c2020 30343e31 202d2034 656c6966       <h1>404 - file
   1d3f4:	746f6e20 756f6620 2f3c646e 0d3e3168      not found</h1>.
   1d404:	2020200a 20202020 33683c20 206f473e     .        <h3>Go 
   1d414:	3c206f74 72682061 223d6665 683e222f     to <a href="/">h
   1d424:	3c656d6f 203e612f 65676170 682f3c2e     ome</a> page.</h
   1d434:	0a0d3e33 20202020 65632f3c 7265746e     3>..    </center
   1d444:	3c0a0d3e 646f622f 0a0d3e79 2f3c0a0d     >..</body>....</
   1d454:	6c6d7468 0000003e                       html>...

0001d45c <data_control_shtml>:
   1d45c:	6e6f632f 6c6f7274 7468732e 3c006c6d     /control.shtml.<
   1d46c:	434f4421 45505954 4d544820 0a0d3e4c     !DOCTYPE HTML>..
   1d47c:	6d74683c 0a0d3e6c 683c0a0d 3e646165     <html>....<head>
   1d48c:	20200a0d 743c2020 656c7469 6b614a3e     ..    <title>Jak
   1d49c:	20732765 74616577 20726568 74617473     e's weather stat
   1d4ac:	206e6f69 6e696874 2f3c7967 6c746974     ion thingy</titl
   1d4bc:	0a0d3e65 20202020 74656d3c 74682061     e>..    <meta ht
   1d4cc:	652d7074 76697571 6f63223d 6e65746e     tp-equiv="conten
   1d4dc:	79742d74 20226570 746e6f63 3d746e65     t-type" content=
   1d4ec:	78657422 74682f74 203b6c6d 72616863     "text/html; char
   1d4fc:	3d746573 2d6f7369 39353838 2022312d     set=iso-8859-1" 
   1d50c:	0a0d3e2f 20202020 7974733c 6d20656c     />..    <style m
   1d51c:	61696465 6c61223d 7420226c 3d657079     edia="all" type=
   1d52c:	78657422 73632f74 0d3e2273 2020200a     "text/css">..   
   1d53c:	20202020 6d694020 74726f70 73632220          @import "cs
   1d54c:	74732f73 73656c79 7373632e 0a0d3b22     s/styles.css";..
   1d55c:	20202020 74732f3c 3e656c79 2f3c0a0d         </style>..</
   1d56c:	64616568 0d0a0d3e 6f623c0a 0d3e7964     head>....<body>.
   1d57c:	2020200a 69643c20 64692076 616d223d     .    <div id="ma
   1d58c:	3e226e69 20200a0d 20202020 643c2020     in">..        <d
   1d59c:	69207669 68223d64 65646165 0d3e2272     iv id="header">.
   1d5ac:	2020200a 20202020 20202020 20613c20     .            <a 
   1d5bc:	66657268 6e69223d 2e786564 6c6d7468     href="index.html
   1d5cc:	6c632022 3d737361 676f6c22 3c3e226f     " class="logo"><
   1d5dc:	20676d69 3d637273 676d6922 6f6c632f     img src="img/clo
   1d5ec:	6f4c6475 702e6f67 2022676e 74646977     udLogo.png" widt
   1d5fc:	31223d68 20223030 67696568 223d7468     h="100" height="
   1d60c:	20223038 3d746c61 2f202222 612f3c3e     80" alt="" /></a
   1d61c:	0d0a0d3e 2020200a 20202020 20202020     >....           
   1d62c:	6c753c20 3d646920 706f7422 76616e2d      <ul id="top-nav
   1d63c:	74616769 226e6f69 200a0d3e 20202020     igation">..     
   1d64c:	20202020 20202020 3c202020 3c3e696c                <li><
   1d65c:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   1d66c:	223d6665 65646e69 74682e78 3e226c6d     ef="index.html">
   1d67c:	656d6f48 3e612f3c 70732f3c 3c3e6e61     Home</a></span><
   1d68c:	6170732f 0a0d3e6e 20202020 20202020     /span>..        
   1d69c:	20202020 20202020 696c2f3c 200a0d3e             </li>.. 
   1d6ac:	20202020 20202020 20202020 3c202020                    <
   1d6bc:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1d6cc:	72682061 223d6665 68736164 72616f62     a href="dashboar
   1d6dc:	68732e64 226c6d74 7361443e 616f6268     d.shtml">Dashboa
   1d6ec:	2f3c6472 2f3c3e61 6e617073 732f3c3e     rd</a></span></s
   1d6fc:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   1d70c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   1d71c:	20202020 20202020 20202020 696c3c20                  <li
   1d72c:	616c6320 223d7373 69746361 3e226576      class="active">
   1d73c:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   1d74c:	3d666572 6e6f6322 6c6f7274 7468732e     ref="control.sht
   1d75c:	3e226c6d 746e6f43 3c6c6f72 3c3e612f     ml">Control</a><
   1d76c:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   1d77c:	20202020 20202020 20202020 3c202020                    <
   1d78c:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   1d79c:	20202020 6c3c2020 733c3e69 3e6e6170           <li><span>
   1d7ac:	6170733c 613c3e6e 65726820 73223d66     <span><a href="s
   1d7bc:	73746174 7468732e 3e226c6d 20504354     tats.shtml">TCP 
   1d7cc:	74617453 612f3c73 732f3c3e 3e6e6170     Stats</a></span>
   1d7dc:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1d7ec:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1d7fc:	20202020 20202020 20202020 20202020                     
   1d80c:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1d81c:	6820613c 3d666572 70637422 7468732e     <a href="tcp.sht
   1d82c:	3e226c6d 6e6e6f43 69746365 3c736e6f     ml">Connections<
   1d83c:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1d84c:	200a0d3e 20202020 20202020 20202020     >..             
   1d85c:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1d86c:	20202020 2f3c2020 0d3e6c75 2020200a           </ul>..   
   1d87c:	20202020 642f3c20 0d3e7669 200a0d0a          </div>.... 
   1d88c:	20202020 3c202020 20766964 223d6469            <div id="
   1d89c:	6464696d 3e22656c 20200a0d 20202020     middle">..      
   1d8ac:	20202020 683c2020 65573e32 6d6f636c           <h2>Welcom
   1d8bc:	6f742065 65687420 204f4920 746e6f63     e to the IO cont
   1d8cc:	206c6f72 656e6170 3c20216c 3e32682f     rol panel! </h2>
   1d8dc:	0a0d0a0d 20202020 20202020 20202020     ....            
   1d8ec:	3e72683c 20200a0d 20202020 20202020     <hr>..          
   1d8fc:	623c2020 6e6f433e 6c6f7274 65687420       <b>Control the
   1d90c:	44454c20 622f3c73 72623c3e 200a0d3e      LEDs</b><br>.. 
   1d91c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1d92c:	20200a0d 20202020 20202020 20202020     ..              
   1d93c:	703c2020 6573553e 65687420 65686320       <p>Use the che
   1d94c:	62206b63 7420786f 7574206f 6f206e72     ck box to turn o
   1d95c:	726f206e 66666f20 44454c20 202c3420     n or off LED 4, 
   1d96c:	6e656874 696c6320 22206b63 61647055     then click "Upda
   1d97c:	49206574 3c2e224f 0d3e702f 2020200a     te IO".</p>..   
   1d98c:	20202020 20202020 20202020 3e703c20                  <p>
   1d99c:	20200a0d 20202020 20202020 20202020     ..              
   1d9ac:	20202020 663c2020 206d726f 656d616e           <form name
   1d9bc:	4661223d 226d726f 74636120 3d6e6f69     ="aForm" action=
   1d9cc:	6f632f22 6f72746e 68732e6c 226c6d74     "/control.shtml"
   1d9dc:	74656d20 3d646f68 74656722 0a0d3e22      method="get">..
   1d9ec:	20202020 20202020 20202020 20202020                     
   1d9fc:	20202020 20202020 6c202125 692d6465             %! led-i
   1da0c:	200a0d6f 20202020 20202020 20202020     o..             
   1da1c:	20202020 20202020 3c202020 0a0d3e70                <p>..
   1da2c:	20202020 20202020 20202020 20202020                     
   1da3c:	20202020 20202020 20202020 706e693c                 <inp
   1da4c:	74207475 3d657079 62757322 2274696d     ut type="submit"
   1da5c:	6c617620 223d6575 61647055 49206574      value="Update I
   1da6c:	0d3e224f 2020200a 20202020 20202020     O">..           
   1da7c:	20202020 20202020 662f3c20 3e6d726f              </form>
   1da8c:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1da9c:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1daac:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1dabc:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1dacc:	0d0a0d3e 622f3c0a 3e79646f 0a0d0a0d     >....</body>....
   1dadc:	74682f3c 003e6c6d                       </html>.

0001dae4 <data_dashboard_shtml>:
   1dae4:	7361642f 616f6268 732e6472 6c6d7468     /dashboard.shtml
   1daf4:	44213c00 5954434f 48204550 3e4c4d54     .<!DOCTYPE HTML>
   1db04:	683c0a0d 3e6c6d74 0a0d0a0d 6165683c     ..<html>....<hea
   1db14:	0a0d3e64 20202020 7469743c 4a3e656c     d>..    <title>J
   1db24:	27656b61 65772073 65687461 74732072     ake's weather st
   1db34:	6f697461 6874206e 79676e69 69742f3c     ation thingy</ti
   1db44:	3e656c74 20200a0d 6d3c2020 20617465     tle>..    <meta 
   1db54:	70747468 7571652d 223d7669 746e6f63     http-equiv="cont
   1db64:	2d746e65 65707974 6f632022 6e65746e     ent-type" conten
   1db74:	74223d74 2f747865 6c6d7468 6863203b     t="text/html; ch
   1db84:	65737261 73693d74 38382d6f 312d3935     arset=iso-8859-1
   1db94:	3e2f2022 20200a0d 733c2020 656c7974     " />..    <style
   1dba4:	64656d20 223d6169 226c6c61 70797420      media="all" typ
   1dbb4:	74223d65 2f747865 22737363 200a0d3e     e="text/css">.. 
   1dbc4:	20202020 40202020 6f706d69 22207472            @import "
   1dbd4:	2f737363 6c797473 632e7365 3b227373     css/styles.css";
   1dbe4:	20200a0d 2f3c2020 6c797473 0a0d3e65     ..    </style>..
   1dbf4:	65682f3c 0d3e6461 0d0a0d0a 6f623c0a     </head>......<bo
   1dc04:	0d3e7964 2020200a 69643c20 64692076     dy>..    <div id
   1dc14:	616d223d 3e226e69 20200a0d 20202020     ="main">..      
   1dc24:	643c2020 69207669 68223d64 65646165       <div id="heade
   1dc34:	0d3e2272 2020200a 20202020 20202020     r">..           
   1dc44:	20613c20 66657268 6e69223d 2e786564      <a href="index.
   1dc54:	6c6d7468 6c632022 3d737361 676f6c22     html" class="log
   1dc64:	3c3e226f 20676d69 3d637273 676d6922     o"><img src="img
   1dc74:	6f6c632f 6f4c6475 702e6f67 2022676e     /cloudLogo.png" 
   1dc84:	74646977 31223d68 20223030 67696568     width="100" heig
   1dc94:	223d7468 20223038 3d746c61 2f202222     ht="80" alt="" /
   1dca4:	612f3c3e 0d0a0d3e 2020200a 20202020     ></a>....       
   1dcb4:	20202020 6c753c20 3d646920 706f7422          <ul id="top
   1dcc4:	76616e2d 74616769 226e6f69 200a0d3e     -navigation">.. 
   1dcd4:	20202020 20202020 20202020 3c202020                    <
   1dce4:	3c3e696c 6e617073 70733c3e 3c3e6e61     li><span><span><
   1dcf4:	72682061 223d6665 65646e69 74682e78     a href="index.ht
   1dd04:	3e226c6d 656d6f48 3e612f3c 70732f3c     ml">Home</a></sp
   1dd14:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   1dd24:	20202020 20202020 20202020 696c2f3c                 </li
   1dd34:	200a0d3e 20202020 20202020 20202020     >..             
   1dd44:	3c202020 6320696c 7373616c 6361223d        <li class="ac
   1dd54:	65766974 733c3e22 3e6e6170 6170733c     tive"><span><spa
   1dd64:	613c3e6e 65726820 64223d66 62687361     n><a href="dashb
   1dd74:	6472616f 7468732e 3e226c6d 68736144     oard.shtml">Dash
   1dd84:	72616f62 612f3c64 732f3c3e 3e6e6170     board</a></span>
   1dd94:	70732f3c 0d3e6e61 2020200a 20202020     </span>..       
   1dda4:	20202020 20202020 6c2f3c20 0a0d3e69              </li>..
   1ddb4:	20202020 20202020 20202020 20202020                     
   1ddc4:	3e696c3c 6170733c 733c3e6e 3e6e6170     <li><span><span>
   1ddd4:	6820613c 3d666572 6e6f6322 6c6f7274     <a href="control
   1dde4:	7468732e 3e226c6d 746e6f43 3c6c6f72     .shtml">Control<
   1ddf4:	3c3e612f 6170732f 2f3c3e6e 6e617073     /a></span></span
   1de04:	200a0d3e 20202020 20202020 20202020     >..             
   1de14:	3c202020 3e696c2f 20200a0d 20202020        </li>..      
   1de24:	20202020 20202020 6c3c2020 733c3e69               <li><s
   1de34:	3e6e6170 6170733c 613c3e6e 65726820     pan><span><a hre
   1de44:	73223d66 73746174 7468732e 3e226c6d     f="stats.shtml">
   1de54:	20504354 74617453 612f3c73 732f3c3e     TCP Stats</a></s
   1de64:	3e6e6170 70732f3c 0d3e6e61 2020200a     pan></span>..   
   1de74:	20202020 20202020 20202020 6c2f3c20                  </l
   1de84:	0a0d3e69 20202020 20202020 20202020     i>..            
   1de94:	20202020 3e696c3c 6170733c 733c3e6e         <li><span><s
   1dea4:	3e6e6170 6820613c 3d666572 70637422     pan><a href="tcp
   1deb4:	7468732e 3e226c6d 6e6e6f43 69746365     .shtml">Connecti
   1dec4:	3c736e6f 3c3e612f 6170732f 2f3c3e6e     ons</a></span></
   1ded4:	6e617073 200a0d3e 20202020 20202020     span>..         
   1dee4:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   1def4:	20202020 20202020 2f3c2020 0d3e6c75               </ul>.
   1df04:	2020200a 20202020 642f3c20 0d3e7669     .        </div>.
   1df14:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   1df24:	223d6469 6464696d 3e22656c 20200a0d     id="middle">..  
   1df34:	20202020 20202020 683c2020 65573e32               <h2>We
   1df44:	6d6f636c 6f742065 65687420 61655720     lcome to the Wea
   1df54:	72656874 73614420 616f6268 20216472     ther Dashboard! 
   1df64:	32682f3c 0d0a0d3e 2020200a 20202020     </h2>....       
   1df74:	20202020 33683c20 6d65543e 61726570          <h3>Tempera
   1df84:	65727574 29432820 682f3c20 0a0d3e33     ture (C) </h3>..
   1df94:	20200a0d 20202020 20202020 643c2020     ..            <d
   1dfa4:	69207669 63223d64 74726168 0a0d3e22     iv id="chart">..
   1dfb4:	20202020 20202020 20202020 20202020                     
   1dfc4:	6e61633c 20736176 223d6469 706d6574     <canvas id="temp
   1dfd4:	6172675f 20226870 74646977 35223d68     _graph" width="5
   1dfe4:	20223231 67696568 223d7468 22303031     12" height="100"
   1dff4:	632f3c3e 61766e61 0a0d3e73 20202020     ></canvas>..    
   1e004:	20202020 20202020 69642f3c 0a0d3e76             </div>..
   1e014:	20200a0d 20202020 20202020 683c2020     ..            <h
   1e024:	75483e33 6964696d 28207974 2f3c2925     3>Humidity (%)</
   1e034:	0d3e3368 200a0d0a 20202020 20202020     h3>....         
   1e044:	3c202020 20766964 223d6469 72616863        <div id="char
   1e054:	0d3e2274 2020200a 20202020 20202020     t">..           
   1e064:	20202020 61633c20 7361766e 3d646920          <canvas id=
   1e074:	6d756822 675f6469 68706172 69772022     "humid_graph" wi
   1e084:	3d687464 32313522 65682022 74686769     dth="512" height
   1e094:	3031223d 3c3e2230 6e61632f 3e736176     ="100"></canvas>
   1e0a4:	20200a0d 20202020 20202020 2f3c2020     ..            </
   1e0b4:	3e766964 0a0d0a0d 20202020 20202020     div>....        
   1e0c4:	20202020 3e33683c 49205655 7865646e         <h3>UV Index
   1e0d4:	33682f3c 0d0a0d3e 2020200a 20202020     </h3>....       
   1e0e4:	20202020 69643c20 64692076 6863223d          <div id="ch
   1e0f4:	22747261 200a0d3e 20202020 20202020     art">..         
   1e104:	20202020 3c202020 766e6163 69207361            <canvas i
   1e114:	75223d64 72675f76 22687061 64697720     d="uv_graph" wid
   1e124:	223d6874 22323135 69656820 3d746867     th="512" height=
   1e134:	30303122 2f3c3e22 766e6163 0d3e7361     "100"></canvas>.
   1e144:	2020200a 20202020 20202020 642f3c20     .            </d
   1e154:	0d3e7669 2020200a 20202020 642f3c20     iv>..        </d
   1e164:	0d3e7669 200a0d0a 20202020 3c202020     iv>....        <
   1e174:	20766964 223d6469 6f6d6564 0a0d3e22     div id="demo">..
   1e184:	20200a0d 20202020 2f3c2020 3e766964     ..        </div>
   1e194:	0a0d0a0d 20200a0d 20202020 643c2020     ......        <d
   1e1a4:	69207669 66223d64 65746f6f 3c3e2272     iv id="footer"><
   1e1b4:	7669642f 200a0d3e 3c202020 7669642f     /div>..    </div
   1e1c4:	0d0a0d3e 2020200a 63733c20 74706972     >....    <script
   1e1d4:	200a0d3e 20202020 2f202020 646f632f     >..        //cod
   1e1e4:	6f662065 68632072 20747261 6d6f7266     e for chart from
   1e1f4:	74746820 2f2f3a70 6f6f6d73 65696874      http://smoothie
   1e204:	72616863 6f2e7374 0d2f6772 200a0d0a     charts.org/.... 
   1e214:	20202020 21202020 6e756620 6f697463            ! functio
   1e224:	2965286e 0a0d7b20 20202020 20202020     n(e) {..        
   1e234:	20202020 20726176 203d2074 200a0d7b         var t = {.. 
   1e244:	20202020 20202020 20202020 65202020                    e
   1e254:	6e657478 66203a64 74636e75 286e6f69     xtend: function(
   1e264:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1e274:	20202020 20202020 67726120 6e656d75              argumen
   1e284:	305b7374 203d205d 75677261 746e656d     ts[0] = argument
   1e294:	5d305b73 207c7c20 0d3b7d7b 2020200a     s[0] || {};..   
   1e2a4:	20202020 20202020 20202020 20202020                     
   1e2b4:	726f6620 61762820 20652072 3b31203d      for (var e = 1;
   1e2c4:	3c206520 67726120 6e656d75 6c2e7374      e < arguments.l
   1e2d4:	74676e65 65203b68 203d2b20 0a0d2931     ength; e += 1)..
   1e2e4:	20202020 20202020 20202020 20202020                     
   1e2f4:	20202020 20202020 20726f66 72617628             for (var
   1e304:	69206920 7261206e 656d7567 5b73746e      i in arguments[
   1e314:	20295d65 75677261 746e656d 5d655b73     e]) arguments[e]
   1e324:	7361682e 506e774f 65706f72 28797472     .hasOwnProperty(
   1e334:	26202969 22282026 656a626f 20227463     i) && ("object" 
   1e344:	74203d3d 6f657079 72612066 656d7567     == typeof argume
   1e354:	5b73746e 695b5d65 203f205d 75677261     nts[e][i] ? argu
   1e364:	746e656d 5d655b73 205d695b 74736e69     ments[e][i] inst
   1e374:	65636e61 4120666f 79617272 61203f20     anceof Array ? a
   1e384:	6d756772 73746e65 5b5d305b 3d205d69     rguments[0][i] =
   1e394:	67726120 6e656d75 655b7374 5d695b5d      arguments[e][i]
   1e3a4:	61203a20 6d756772 73746e65 5b5d305b      : arguments[0][
   1e3b4:	3d205d69 652e7420 6e657478 72612864     i] = t.extend(ar
   1e3c4:	656d7567 5b73746e 695b5d30 61202c5d     guments[0][i], a
   1e3d4:	6d756772 73746e65 5b5d655b 20295d69     rguments[e][i]) 
   1e3e4:	7261203a 656d7567 5b73746e 695b5d30     : arguments[0][i
   1e3f4:	203d205d 75677261 746e656d 5d655b73     ] = arguments[e]
   1e404:	295d695b 200a0d3b 20202020 20202020     [i]);..         
   1e414:	20202020 20202020 72202020 72757465                retur
   1e424:	7261206e 656d7567 5b73746e 0a0d5d30     n arguments[0]..
   1e434:	20202020 20202020 20202020 20202020                     
   1e444:	200a0d7d 20202020 20202020 7d202020     }..            }
   1e454:	0d0a0d3b 2020200a 20202020 20202020     ;....           
   1e464:	6e756620 6f697463 2869206e 7b202965      function i(e) {
   1e474:	20200a0d 20202020 20202020 20202020     ..              
   1e484:	68742020 6f2e7369 6f697470 3d20736e       this.options =
   1e494:	652e7420 6e657478 7d7b2864 2e69202c      t.extend({}, i.
   1e4a4:	61666564 4f746c75 6f697470 202c736e     defaultOptions, 
   1e4b4:	202c2965 73696874 656c632e 29287261     e), this.clear()
   1e4c4:	20200a0d 20202020 20202020 0d7d2020     ..            }.
   1e4d4:	200a0d0a 20202020 20202020 66202020     ...            f
   1e4e4:	74636e75 206e6f69 29652861 0a0d7b20     unction a(e) {..
   1e4f4:	20202020 20202020 20202020 20202020                     
   1e504:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   1e514:	7478652e 28646e65 202c7d7b 65642e61     .extend({}, a.de
   1e524:	6c756166 61684374 704f7472 6e6f6974     faultChartOption
   1e534:	65202c73 74202c29 2e736968 69726573     s, e), this.seri
   1e544:	65537365 203d2074 202c5d5b 73696874     esSet = [], this
   1e554:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   1e564:	3d206567 202c3120 73696874 7275632e     ge = 1, this.cur
   1e574:	746e6572 4d736956 61566e69 2065756c     rentVisMinValue 
   1e584:	2c30203d 69687420 616c2e73 65527473     = 0, this.lastRe
   1e594:	7265646e 656d6954 6c6c694d 3d207369     nderTimeMillis =
   1e5a4:	0a0d3020 20202020 20202020 20202020      0..            
   1e5b4:	200a0d7d 20202020 20202020 69202020     }..            i
   1e5c4:	6665642e 746c7561 6974704f 20736e6f     .defaultOptions 
   1e5d4:	0d7b203d 2020200a 20202020 20202020     = {..           
   1e5e4:	20202020 73657220 6f427465 73646e75          resetBounds
   1e5f4:	65746e49 6c617672 6533203a 0a0d2c33     Interval: 3e3,..
   1e604:	20202020 20202020 20202020 20202020                     
   1e614:	65736572 756f4274 3a73646e 0d302120     resetBounds: !0.
   1e624:	2020200a 20202020 20202020 202c7d20     .            }, 
   1e634:	72702e69 746f746f 2e657079 61656c63     i.prototype.clea
   1e644:	203d2072 636e7566 6e6f6974 7b202928     r = function() {
   1e654:	20200a0d 20202020 20202020 20202020     ..              
   1e664:	68742020 642e7369 20617461 5d5b203d       this.data = []
   1e674:	6874202c 6d2e7369 61567861 2065756c     , this.maxValue 
   1e684:	754e203d 7265626d 4e614e2e 6874202c     = Number.NaN, th
   1e694:	6d2e7369 61566e69 2065756c 754e203d     is.minValue = Nu
   1e6a4:	7265626d 4e614e2e 20200a0d 20202020     mber.NaN..      
   1e6b4:	20202020 2c7d2020 702e6920 6f746f72           }, i.proto
   1e6c4:	65707974 7365722e 6f427465 73646e75     type.resetBounds
   1e6d4:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   1e6e4:	2020200a 20202020 20202020 20202020     .               
   1e6f4:	20666920 69687428 61642e73 6c2e6174      if (this.data.l
   1e704:	74676e65 7b202968 20200a0d 20202020     ength) {..      
   1e714:	20202020 20202020 20202020 68742020                   th
   1e724:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   1e734:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   1e744:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   1e754:	2e736968 61746164 5b5d305b 0d3b5d31     his.data[0][1];.
   1e764:	2020200a 20202020 20202020 20202020     .               
   1e774:	20202020 726f6620 61762820 20652072          for (var e 
   1e784:	3b31203d 3c206520 69687420 61642e73     = 1; e < this.da
   1e794:	6c2e6174 74676e65 65203b68 203d2b20     ta.length; e += 
   1e7a4:	7b202931 20200a0d 20202020 20202020     1) {..          
   1e7b4:	20202020 20202020 20202020 61762020                   va
   1e7c4:	20742072 6874203d 642e7369 5b617461     r t = this.data[
   1e7d4:	315b5d65 0a0d3b5d 20202020 20202020     e][1];..        
   1e7e4:	20202020 20202020 20202020 20202020                     
   1e7f4:	203e2074 73696874 78616d2e 756c6156     t > this.maxValu
   1e804:	26262065 68742820 6d2e7369 61567861     e && (this.maxVa
   1e814:	2065756c 2974203d 2074202c 6874203c     lue = t), t < th
   1e824:	6d2e7369 61566e69 2065756c 28202626     is.minValue && (
   1e834:	73696874 6e696d2e 756c6156 203d2065     this.minValue = 
   1e844:	0a0d2974 20202020 20202020 20202020     t)..            
   1e854:	20202020 20202020 200a0d7d 20202020             }..     
   1e864:	20202020 20202020 7d202020 736c6520                } els
   1e874:	68742065 6d2e7369 61567861 2065756c     e this.maxValue 
   1e884:	754e203d 7265626d 4e614e2e 6874202c     = Number.NaN, th
   1e894:	6d2e7369 61566e69 2065756c 754e203d     is.minValue = Nu
   1e8a4:	7265626d 4e614e2e 20200a0d 20202020     mber.NaN..      
   1e8b4:	20202020 2c7d2020 702e6920 6f746f72           }, i.proto
   1e8c4:	65707974 7070612e 20646e65 7566203d     type.append = fu
   1e8d4:	6974636e 65286e6f 2c74202c 20296920     nction(e, t, i) 
   1e8e4:	200a0d7b 20202020 20202020 20202020     {..             
   1e8f4:	66202020 2820726f 20726176 203d2061        for (var a = 
   1e904:	73696874 7461642e 656c2e61 6874676e     this.data.length
   1e914:	31202d20 2061203b 30203d3e 20262620      - 1; a >= 0 && 
   1e924:	73696874 7461642e 5d615b61 205d305b     this.data[a][0] 
   1e934:	3b65203e 20612029 31203d2d 202d203b     > e;) a -= 1; - 
   1e944:	3d3d2031 2061203d 6874203f 642e7369     1 === a ? this.d
   1e954:	2e617461 696c7073 30286563 2c30202c     ata.splice(0, 0,
   1e964:	2c655b20 295d7420 74203a20 2e736968      [e, t]) : this.
   1e974:	61746164 6e656c2e 20687467 2030203e     data.length > 0 
   1e984:	74202626 2e736968 61746164 5b5d615b     && this.data[a][
   1e994:	3d205d30 65203d3d 69203f20 28203f20     0] === e ? i ? (
   1e9a4:	73696874 7461642e 5d615b61 205d315b     this.data[a][1] 
   1e9b4:	74203d2b 2074202c 6874203d 642e7369     += t, t = this.d
   1e9c4:	5b617461 315b5d61 3a20295d 69687420     ata[a][1]) : thi
   1e9d4:	61642e73 615b6174 5d315b5d 74203d20     s.data[a][1] = t
   1e9e4:	61203a20 74203c20 2e736968 61746164      : a < this.data
   1e9f4:	6e656c2e 20687467 2031202d 6874203f     .length - 1 ? th
   1ea04:	642e7369 2e617461 696c7073 61286563     is.data.splice(a
   1ea14:	31202b20 2c30202c 2c655b20 295d7420      + 1, 0, [e, t])
   1ea24:	74203a20 2e736968 61746164 7375702e      : this.data.pus
   1ea34:	655b2868 5d74202c 74202c29 2e736968     h([e, t]), this.
   1ea44:	5678616d 65756c61 69203d20 4e614e73     maxValue = isNaN
   1ea54:	69687428 616d2e73 6c615678 20296575     (this.maxValue) 
   1ea64:	2074203f 614d203a 6d2e6874 74287861     ? t : Math.max(t
   1ea74:	2e736968 5678616d 65756c61 2974202c     his.maxValue, t)
   1ea84:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   1ea94:	7369203d 284e614e 73696874 6e696d2e     = isNaN(this.min
   1eaa4:	756c6156 3f202965 3a207420 74614d20     Value) ? t : Mat
   1eab4:	696d2e68 6874286e 6d2e7369 61566e69     h.min(this.minVa
   1eac4:	2c65756c 0d297420 2020200a 20202020     lue, t)..       
   1ead4:	20202020 202c7d20 72702e69 746f746f          }, i.protot
   1eae4:	2e657079 706f7264 44646c4f 20617461     ype.dropOldData 
   1eaf4:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   1eb04:	0a0d7b20 20202020 20202020 20202020      {..            
   1eb14:	20202020 20726f66 72617628 3d206920         for (var i =
   1eb24:	203b3020 73696874 7461642e 656c2e61      0; this.data.le
   1eb34:	6874676e 69202d20 203d3e20 26262074     ngth - i >= t &&
   1eb44:	69687420 61642e73 695b6174 31202b20      this.data[i + 1
   1eb54:	5d305b5d 65203c20 6920293b 203d2b20     ][0] < e;) i += 
   1eb64:	0a0d3b31 20202020 20202020 20202020     1;..            
   1eb74:	20202020 3d212030 2069203d 74202626         0 !== i && t
   1eb84:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   1eb94:	69202c30 200a0d29 20202020 20202020     0, i)..         
   1eba4:	7d202020 2e61202c 61666564 43746c75        }, a.defaultC
   1ebb4:	74726168 6974704f 20736e6f 0d7b203d     hartOptions = {.
   1ebc4:	2020200a 20202020 20202020 20202020     .               
   1ebd4:	6c696d20 5073696c 69507265 3a6c6578      millisPerPixel:
   1ebe4:	2c303220 20200a0d 20202020 20202020      20,..          
   1ebf4:	20202020 6e652020 656c6261 53697044           enableDpiS
   1ec04:	696c6163 203a676e 0d2c3021 2020200a     caling: !0,..   
   1ec14:	20202020 20202020 20202020 694d7920                  yMi
   1ec24:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   1ec34:	6e6f6974 202c6528 7b202974 20200a0d     tion(e, t) {..  
   1ec44:	20202020 20202020 20202020 20202020                     
   1ec54:	65722020 6e727574 72617020 6c466573       return parseFl
   1ec64:	2874616f 742e2965 7869466f 74286465     oat(e).toFixed(t
   1ec74:	200a0d29 20202020 20202020 20202020     )..             
   1ec84:	7d202020 200a0d2c 20202020 20202020        },..         
   1ec94:	20202020 79202020 4678614d 616d726f            yMaxForma
   1eca4:	72657474 7566203a 6974636e 65286e6f     tter: function(e
   1ecb4:	2974202c 0a0d7b20 20202020 20202020     , t) {..        
   1ecc4:	20202020 20202020 20202020 75746572                 retu
   1ecd4:	70206e72 65737261 616f6c46 29652874     rn parseFloat(e)
   1ece4:	466f742e 64657869 0d297428 2020200a     .toFixed(t)..   
   1ecf4:	20202020 20202020 20202020 0d2c7d20                  },.
   1ed04:	2020200a 20202020 20202020 20202020     .               
   1ed14:	78616d20 756c6156 61635365 203a656c      maxValueScale: 
   1ed24:	0a0d2c31 20202020 20202020 20202020     1,..            
   1ed34:	20202020 566e696d 65756c61 6c616353         minValueScal
   1ed44:	31203a65 200a0d2c 20202020 20202020     e: 1,..         
   1ed54:	20202020 69202020 7265746e 616c6f70            interpola
   1ed64:	6e6f6974 6222203a 65697a65 0d2c2272     tion: "bezier",.
   1ed74:	2020200a 20202020 20202020 20202020     .               
   1ed84:	61637320 6d53656c 68746f6f 3a676e69      scaleSmoothing:
   1ed94:	32312e20 0a0d2c35 20202020 20202020      .125,..        
   1eda4:	20202020 20202020 4478616d 53617461             maxDataS
   1edb4:	654c7465 6874676e 2c32203a 20200a0d     etLength: 2,..  
   1edc4:	20202020 20202020 20202020 63732020                   sc
   1edd4:	6c6c6f72 6b636142 64726177 21203a73     rollBackwards: !
   1ede4:	0a0d2c31 20202020 20202020 20202020     1,..            
   1edf4:	20202020 64697267 0d7b203a 2020200a         grid: {..   
   1ee04:	20202020 20202020 20202020 20202020                     
   1ee14:	6c696620 7974536c 203a656c 30302322      fillStyle: "#00
   1ee24:	30303030 0a0d2c22 20202020 20202020     0000",..        
   1ee34:	20202020 20202020 20202020 6f727473                 stro
   1ee44:	7453656b 3a656c79 37232220 37373737     keStyle: "#77777
   1ee54:	0d2c2237 2020200a 20202020 20202020     7",..           
   1ee64:	20202020 20202020 6e696c20 64695765              lineWid
   1ee74:	203a6874 0a0d2c31 20202020 20202020     th: 1,..        
   1ee84:	20202020 20202020 20202020 72616873                 shar
   1ee94:	6e694c70 203a7365 0d2c3121 2020200a     pLines: !1,..   
   1eea4:	20202020 20202020 20202020 20202020                     
   1eeb4:	6c696d20 5073696c 694c7265 203a656e      millisPerLine: 
   1eec4:	2c336531 20200a0d 20202020 20202020     1e3,..          
   1eed4:	20202020 20202020 65762020 63697472               vertic
   1eee4:	65536c61 6f697463 203a736e 0a0d2c32     alSections: 2,..
   1eef4:	20202020 20202020 20202020 20202020                     
   1ef04:	20202020 64726f62 69567265 6c626973         borderVisibl
   1ef14:	21203a65 200a0d30 20202020 20202020     e: !0..         
   1ef24:	20202020 7d202020 200a0d2c 20202020            },..     
   1ef34:	20202020 20202020 6c202020 6c656261                label
   1ef44:	7b203a73 20200a0d 20202020 20202020     s: {..          
   1ef54:	20202020 20202020 69662020 74536c6c               fillSt
   1ef64:	3a656c79 66232220 66666666 0d2c2266     yle: "#ffffff",.
   1ef74:	2020200a 20202020 20202020 20202020     .               
   1ef84:	20202020 73696420 656c6261 21203a64          disabled: !
   1ef94:	0a0d2c31 20202020 20202020 20202020     1,..            
   1efa4:	20202020 20202020 746e6f66 657a6953             fontSize
   1efb4:	3031203a 200a0d2c 20202020 20202020     : 10,..         
   1efc4:	20202020 20202020 66202020 46746e6f                fontF
   1efd4:	6c696d61 22203a79 6f6e6f6d 63617073     amily: "monospac
   1efe4:	0d2c2265 2020200a 20202020 20202020     e",..           
   1eff4:	20202020 20202020 65727020 69736963              precisi
   1f004:	203a6e6f 200a0d32 20202020 20202020     on: 2..         
   1f014:	20202020 7d202020 200a0d2c 20202020            },..     
   1f024:	20202020 20202020 68202020 7a69726f                horiz
   1f034:	61746e6f 6e694c6c 203a7365 0a0d5d5b     ontalLines: []..
   1f044:	20202020 20202020 20202020 61202c7d                 }, a
   1f054:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   1f064:	74696c69 203d2079 200a0d7b 20202020     ility = {..     
   1f074:	20202020 20202020 72202020 65757165                reque
   1f084:	6e417473 74616d69 466e6f69 656d6172     stAnimationFrame
   1f094:	7566203a 6974636e 65286e6f 2974202c     : function(e, t)
   1f0a4:	0a0d7b20 20202020 20202020 20202020      {..            
   1f0b4:	20202020 20202020 75746572 28206e72             return (
   1f0c4:	646e6977 722e776f 65757165 6e417473     window.requestAn
   1f0d4:	74616d69 466e6f69 656d6172 207c7c20     imationFrame || 
   1f0e4:	646e6977 772e776f 696b6265 71655274     window.webkitReq
   1f0f4:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   1f104:	7c20656d 6977207c 776f646e 7a6f6d2e     me || window.moz
   1f114:	75716552 41747365 616d696e 6e6f6974     RequestAnimation
   1f124:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   1f134:	7165526f 74736575 6d696e41 6f697461     oRequestAnimatio
   1f144:	6172466e 7c20656d 6977207c 776f646e     nFrame || window
   1f154:	52736d2e 65757165 6e417473 74616d69     .msRequestAnimat
   1f164:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   1f174:	6e6f6974 20296528 200a0d7b 20202020     tion(e) {..     
   1f184:	20202020 20202020 20202020 20202020                     
   1f194:	72202020 72757465 6977206e 776f646e        return window
   1f1a4:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   1f1b4:	6e6f6974 7b202928 20200a0d 20202020     tion() {..      
   1f1c4:	20202020 20202020 20202020 20202020                     
   1f1d4:	20202020 28652020 77656e28 74614420           e((new Dat
   1f1e4:	672e2965 69547465 2928656d 200a0d29     e).getTime()).. 
   1f1f4:	20202020 20202020 20202020 20202020                     
   1f204:	20202020 7d202020 3631202c 200a0d29            }, 16).. 
   1f214:	20202020 20202020 20202020 20202020                     
   1f224:	7d202020 61632e29 77286c6c 6f646e69        }).call(windo
   1f234:	65202c77 2974202c 20200a0d 20202020     w, e, t)..      
   1f244:	20202020 20202020 2c7d2020 20200a0d               },..  
   1f254:	20202020 20202020 20202020 61632020                   ca
   1f264:	6c65636e 6d696e41 6f697461 6172466e     ncelAnimationFra
   1f274:	203a656d 636e7566 6e6f6974 20296528     me: function(e) 
   1f284:	200a0d7b 20202020 20202020 20202020     {..             
   1f294:	20202020 72202020 72757465 7728206e            return (w
   1f2a4:	6f646e69 61632e77 6c65636e 6d696e41     indow.cancelAnim
   1f2b4:	6f697461 6172466e 7c20656d 7566207c     ationFrame || fu
   1f2c4:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   1f2d4:	20202020 20202020 20202020 20202020                     
   1f2e4:	20202020 656c6320 69547261 756f656d          clearTimeou
   1f2f4:	29652874 20200a0d 20202020 20202020     t(e)..          
   1f304:	20202020 20202020 297d2020 6c61632e               }).cal
   1f314:	6977286c 776f646e 2965202c 20200a0d     l(window, e)..  
   1f324:	20202020 20202020 20202020 0d7d2020                   }.
   1f334:	2020200a 20202020 20202020 202c7d20     .            }, 
   1f344:	65642e61 6c756166 72655374 50736569     a.defaultSeriesP
   1f354:	65736572 7461746e 4f6e6f69 6f697470     resentationOptio
   1f364:	3d20736e 0a0d7b20 20202020 20202020     ns = {..        
   1f374:	20202020 20202020 656e696c 74646957             lineWidt
   1f384:	31203a68 200a0d2c 20202020 20202020     h: 1,..         
   1f394:	20202020 73202020 6b6f7274 79745365            strokeSty
   1f3a4:	203a656c 66662322 66666666 200a0d22     le: "#ffffff".. 
   1f3b4:	20202020 20202020 7d202020 2e61202c                }, a.
   1f3c4:	746f7270 7079746f 64612e65 6d695464     prototype.addTim
   1f3d4:	72655365 20736569 7566203d 6974636e     eSeries = functi
   1f3e4:	65286e6f 2969202c 0a0d7b20 20202020     on(e, i) {..    
   1f3f4:	20202020 20202020 20202020 73696874                 this
   1f404:	7265732e 53736569 702e7465 28687375     .seriesSet.push(
   1f414:	200a0d7b 20202020 20202020 20202020     {..             
   1f424:	20202020 74202020 53656d69 65697265            timeSerie
   1f434:	65203a73 200a0d2c 20202020 20202020     s: e,..         
   1f444:	20202020 20202020 6f202020 6f697470                optio
   1f454:	203a736e 78652e74 646e6574 2c7d7b28     ns: t.extend({},
   1f464:	642e6120 75616665 6553746c 73656972      a.defaultSeries
   1f474:	73657250 61746e65 6e6f6974 6974704f     PresentationOpti
   1f484:	2c736e6f 0d296920 2020200a 20202020     ons, i)..       
   1f494:	20202020 20202020 2c297d20 6f2e6520              }), e.o
   1f4a4:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   1f4b4:	26207364 2e652026 6974706f 2e736e6f     ds && e.options.
   1f4c4:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   1f4d4:	206c6176 2030203e 28202626 65722e65     val > 0 && (e.re
   1f4e4:	42746573 646e756f 6d695473 64497265     setBoundsTimerId
   1f4f4:	73203d20 6e497465 76726574 66286c61      = setInterval(f
   1f504:	74636e75 286e6f69 0d7b2029 2020200a     unction() {..   
   1f514:	20202020 20202020 20202020 20202020                     
   1f524:	722e6520 74657365 6e756f42 29287364      e.resetBounds()
   1f534:	20200a0d 20202020 20202020 20202020     ..              
   1f544:	2c7d2020 6f2e6520 6f697470 722e736e       }, e.options.r
   1f554:	74657365 6e756f42 6e497364 76726574     esetBoundsInterv
   1f564:	29296c61 20200a0d 20202020 20202020     al))..          
   1f574:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1f584:	6d65722e 5465766f 53656d69 65697265     .removeTimeSerie
   1f594:	203d2073 636e7566 6e6f6974 20296528     s = function(e) 
   1f5a4:	200a0d7b 20202020 20202020 20202020     {..             
   1f5b4:	66202020 2820726f 20726176 203d2074        for (var t = 
   1f5c4:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   1f5d4:	74676e65 69202c68 30203d20 2069203b     ength, i = 0; i 
   1f5e4:	3b74203c 2b206920 2931203d 20200a0d     < t; i += 1)..  
   1f5f4:	20202020 20202020 20202020 20202020                     
   1f604:	66692020 68742820 732e7369 65697265       if (this.serie
   1f614:	74655373 2e5d695b 656d6974 69726553     sSet[i].timeSeri
   1f624:	3d207365 65203d3d 0d7b2029 2020200a     es === e) {..   
   1f634:	20202020 20202020 20202020 20202020                     
   1f644:	20202020 69687420 65732e73 73656972          this.series
   1f654:	2e746553 696c7073 69286563 2931202c     Set.splice(i, 1)
   1f664:	200a0d3b 20202020 20202020 20202020     ;..             
   1f674:	20202020 20202020 62202020 6b616572                break
   1f684:	20200a0d 20202020 20202020 20202020     ..              
   1f694:	20202020 0d7d2020 2020200a 20202020           }..       
   1f6a4:	20202020 20202020 722e6520 74657365              e.reset
   1f6b4:	6e756f42 69547364 4972656d 26262064     BoundsTimerId &&
   1f6c4:	656c6320 6e497261 76726574 65286c61      clearInterval(e
   1f6d4:	7365722e 6f427465 73646e75 656d6954     .resetBoundsTime
   1f6e4:	29644972 20200a0d 20202020 20202020     rId)..          
   1f6f4:	2c7d2020 702e6120 6f746f72 65707974       }, a.prototype
   1f704:	7465672e 656d6954 69726553 704f7365     .getTimeSeriesOp
   1f714:	6e6f6974 203d2073 636e7566 6e6f6974     tions = function
   1f724:	20296528 200a0d7b 20202020 20202020     (e) {..         
   1f734:	20202020 66202020 2820726f 20726176            for (var 
   1f744:	203d2074 73696874 7265732e 53736569     t = this.seriesS
   1f754:	6c2e7465 74676e65 69202c68 30203d20     et.length, i = 0
   1f764:	2069203b 3b74203c 2b206920 2931203d     ; i < t; i += 1)
   1f774:	20200a0d 20202020 20202020 20202020     ..              
   1f784:	20202020 66692020 68742820 732e7369           if (this.s
   1f794:	65697265 74655373 2e5d695b 656d6974     eriesSet[i].time
   1f7a4:	69726553 3d207365 65203d3d 65722029     Series === e) re
   1f7b4:	6e727574 69687420 65732e73 73656972     turn this.series
   1f7c4:	5b746553 6f2e5d69 6f697470 0a0d736e     Set[i].options..
   1f7d4:	20202020 20202020 20202020 61202c7d                 }, a
   1f7e4:	6f72702e 79746f74 622e6570 676e6972     .prototype.bring
   1f7f4:	72466f54 20746e6f 7566203d 6974636e     ToFront = functi
   1f804:	65286e6f 0d7b2029 2020200a 20202020     on(e) {..       
   1f814:	20202020 20202020 726f6620 61762820              for (va
   1f824:	20742072 6874203d 732e7369 65697265     r t = this.serie
   1f834:	74655373 6e656c2e 2c687467 3d206920     sSet.length, i =
   1f844:	203b3020 203c2069 69203b74 203d2b20      0; i < t; i += 
   1f854:	0a0d2931 20202020 20202020 20202020     1)..            
   1f864:	20202020 20202020 28206669 73696874             if (this
   1f874:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   1f884:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   1f894:	200a0d7b 20202020 20202020 20202020     {..             
   1f8a4:	20202020 20202020 76202020 61207261                var a
   1f8b4:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   1f8c4:	70732e74 6563696c 202c6928 0d3b2931     t.splice(i, 1);.
   1f8d4:	2020200a 20202020 20202020 20202020     .               
   1f8e4:	20202020 20202020 69687420 65732e73              this.se
   1f8f4:	73656972 2e746553 68737570 305b6128     riesSet.push(a[0
   1f904:	0d3b295d 2020200a 20202020 20202020     ]);..           
   1f914:	20202020 20202020 20202020 65726220                  bre
   1f924:	0a0d6b61 20202020 20202020 20202020     ak..            
   1f934:	20202020 20202020 200a0d7d 20202020             }..     
   1f944:	20202020 7d202020 2e61202c 746f7270            }, a.prot
   1f954:	7079746f 74732e65 6d616572 3d206f54     otype.streamTo =
   1f964:	6e756620 6f697463 2c65286e 20297420      function(e, t) 
   1f974:	200a0d7b 20202020 20202020 20202020     {..             
   1f984:	74202020 2e736968 766e6163 3d207361        this.canvas =
   1f994:	202c6520 73696874 6c65642e 3d207961      e, this.delay =
   1f9a4:	202c7420 73696874 6174732e 29287472      t, this.start()
   1f9b4:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1f9c4:	702e6120 6f746f72 65707974 7365722e      a.prototype.res
   1f9d4:	20657a69 7566203d 6974636e 29286e6f     ize = function()
   1f9e4:	0a0d7b20 20202020 20202020 20202020      {..            
   1f9f4:	20202020 28206669 73696874 74706f2e         if (this.opt
   1fa04:	736e6f69 616e652e 44656c62 63536970     ions.enableDpiSc
   1fa14:	6e696c61 26262067 6e697720 20776f64     aling && window 
   1fa24:	31202626 3d3d2120 6e697720 2e776f64     && 1 !== window.
   1fa34:	69766564 69506563 526c6578 6f697461     devicePixelRatio
   1fa44:	0d7b2029 2020200a 20202020 20202020     ) {..           
   1fa54:	20202020 20202020 72617620 3d206520              var e =
   1fa64:	6e697720 2e776f64 69766564 69506563      window.devicePi
   1fa74:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   1fa84:	20202020 20202020 20202020 20202020                     
   1fa94:	74202020 70203d20 65737261 28746e49        t = parseInt(
   1faa4:	73696874 6e61632e 2e736176 41746567     this.canvas.getA
   1fab4:	69727474 65747562 69772228 22687464     ttribute("width"
   1fac4:	0d2c2929 2020200a 20202020 20202020     )),..           
   1fad4:	20202020 20202020 20202020 3d206920                  i =
   1fae4:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   1faf4:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   1fb04:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   1fb14:	20202020 20202020 20202020 20202020                     
   1fb24:	20202020 73696874 69726f2e 616e6967         this.origina
   1fb34:	6469576c 26206874 614d2026 662e6874     lWidth && Math.f
   1fb44:	726f6f6c 69687428 726f2e73 6e696769     loor(this.origin
   1fb54:	69576c61 20687464 2965202a 3d3d3d20     alWidth * e) ===
   1fb64:	7c207420 7428207c 2e736968 6769726f      t || (this.orig
   1fb74:	6c616e69 74646957 203d2068 74202c74     inalWidth = t, t
   1fb84:	2e736968 766e6163 732e7361 74417465     his.canvas.setAt
   1fb94:	62697274 28657475 64697722 2c226874     tribute("width",
   1fba4:	74614d20 6c662e68 28726f6f 202a2074      Math.floor(t * 
   1fbb4:	742e2965 7274536f 28676e69 202c2929     e).toString()), 
   1fbc4:	73696874 6e61632e 2e736176 6c797473     this.canvas.styl
   1fbd4:	69772e65 20687464 2074203d 7022202b     e.width = t + "p
   1fbe4:	202c2278 73696874 6e61632e 2e736176     x", this.canvas.
   1fbf4:	43746567 65746e6f 22287478 29226432     getContext("2d")
   1fc04:	6163732e 6528656c 2965202c 74202c29     .scale(e, e)), t
   1fc14:	2e736968 6769726f 6c616e69 67696548     his.originalHeig
   1fc24:	26207468 614d2026 662e6874 726f6f6c     ht && Math.floor
   1fc34:	69687428 726f2e73 6e696769 65486c61     (this.originalHe
   1fc44:	74686769 65202a20 3d3d2029 2069203d     ight * e) === i 
   1fc54:	28207c7c 73696874 69726f2e 616e6967     || (this.origina
   1fc64:	6965486c 20746867 2c69203d 69687420     lHeight = i, thi
   1fc74:	61632e73 7361766e 7465732e 72747441     s.canvas.setAttr
   1fc84:	74756269 68222865 68676965 202c2274     ibute("height", 
   1fc94:	6874614d 6f6c662e 6928726f 65202a20     Math.floor(i * e
   1fca4:	6f742e29 69727453 2928676e 74202c29     ).toString()), t
   1fcb4:	2e736968 766e6163 732e7361 656c7974     his.canvas.style
   1fcc4:	6965682e 20746867 2069203d 7022202b     .height = i + "p
   1fcd4:	202c2278 73696874 6e61632e 2e736176     x", this.canvas.
   1fce4:	43746567 65746e6f 22287478 29226432     getContext("2d")
   1fcf4:	6163732e 6528656c 2965202c 200a0d29     .scale(e, e)).. 
   1fd04:	20202020 20202020 20202020 7d202020                    }
   1fd14:	20200a0d 20202020 20202020 2c7d2020     ..            },
   1fd24:	702e6120 6f746f72 65707974 6174732e      a.prototype.sta
   1fd34:	3d207472 6e756620 6f697463 2029286e     rt = function() 
   1fd44:	200a0d7b 20202020 20202020 20202020     {..             
   1fd54:	69202020 21282066 73696874 6172662e        if (!this.fra
   1fd64:	2029656d 200a0d7b 20202020 20202020     me) {..         
   1fd74:	20202020 20202020 76202020 65207261                var e
   1fd84:	66203d20 74636e75 286e6f69 0d7b2029      = function() {.
   1fd94:	2020200a 20202020 20202020 20202020     .               
   1fda4:	20202020 20202020 69687420 72662e73              this.fr
   1fdb4:	20656d61 2e61203d 6d696e41 43657461     ame = a.AnimateC
   1fdc4:	61706d6f 69626974 7974696c 7165722e     ompatibility.req
   1fdd4:	74736575 6d696e41 6f697461 6172466e     uestAnimationFra
   1fde4:	6628656d 74636e75 286e6f69 0d7b2029     me(function() {.
   1fdf4:	2020200a 20202020 20202020 20202020     .               
   1fe04:	20202020 20202020 20202020 69687420                  thi
   1fe14:	65722e73 7265646e 202c2928 0d292865     s.render(), e().
   1fe24:	2020200a 20202020 20202020 20202020     .               
   1fe34:	20202020 20202020 622e7d20 28646e69              }.bind(
   1fe44:	73696874 0a0d2929 20202020 20202020     this))..        
   1fe54:	20202020 20202020 20202020 69622e7d                 }.bi
   1fe64:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   1fe74:	20202020 20202020 20202020 65202020                    e
   1fe84:	0a0d2928 20202020 20202020 20202020     ()..            
   1fe94:	20202020 200a0d7d 20202020 20202020         }..         
   1fea4:	7d202020 2e61202c 746f7270 7079746f        }, a.prototyp
   1feb4:	74732e65 3d20706f 6e756620 6f697463     e.stop = functio
   1fec4:	2029286e 200a0d7b 20202020 20202020     n() {..         
   1fed4:	20202020 74202020 2e736968 6d617266            this.fram
   1fee4:	26262065 2e612820 6d696e41 43657461     e && (a.AnimateC
   1fef4:	61706d6f 69626974 7974696c 6e61632e     ompatibility.can
   1ff04:	416c6563 616d696e 6e6f6974 6d617246     celAnimationFram
   1ff14:	68742865 662e7369 656d6172 64202c29     e(this.frame), d
   1ff24:	74656c65 68742065 662e7369 656d6172     elete this.frame
   1ff34:	200a0d29 20202020 20202020 7d202020     )..            }
   1ff44:	2e61202c 746f7270 7079746f 70752e65     , a.prototype.up
   1ff54:	65746164 756c6156 6e615265 3d206567     dateValueRange =
   1ff64:	6e756620 6f697463 2029286e 200a0d7b      function() {.. 
   1ff74:	20202020 20202020 20202020 66202020                    f
   1ff84:	2820726f 20726176 203d2065 73696874     or (var e = this
   1ff94:	74706f2e 736e6f69 2074202c 754e203d     .options, t = Nu
   1ffa4:	7265626d 4e614e2e 2069202c 754e203d     mber.NaN, i = Nu
   1ffb4:	7265626d 4e614e2e 2061202c 3b30203d     mber.NaN, a = 0;
   1ffc4:	3c206120 69687420 65732e73 73656972      a < this.series
   1ffd4:	2e746553 676e656c 203b6874 3d2b2061     Set.length; a +=
   1ffe4:	20293120 200a0d7b 20202020 20202020      1) {..         
   1fff4:	20202020 20202020 76202020 73207261                var s
   20004:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   20014:	5d615b74 6d69742e 72655365 3b736569     t[a].timeSeries;
   20024:	20200a0d 20202020 20202020 20202020     ..              
   20034:	20202020 73692020 284e614e 616d2e73           isNaN(s.ma
   20044:	6c615678 20296575 28207c7c 203d2074     xValue) || (t = 
   20054:	614e7369 2974284e 73203f20 78616d2e     isNaN(t) ? s.max
   20064:	756c6156 203a2065 6874614d 78616d2e     Value : Math.max
   20074:	202c7428 616d2e73 6c615678 29296575     (t, s.maxValue))
   20084:	7369202c 284e614e 696d2e73 6c61566e     , isNaN(s.minVal
   20094:	20296575 28207c7c 203d2069 614e7369     ue) || (i = isNa
   200a4:	2969284e 73203f20 6e696d2e 756c6156     N(i) ? s.minValu
   200b4:	203a2065 6874614d 6e696d2e 202c6928     e : Math.min(i, 
   200c4:	696d2e73 6c61566e 29296575 20200a0d     s.minValue))..  
   200d4:	20202020 20202020 20202020 0d7d2020                   }.
   200e4:	2020200a 20202020 20202020 20202020     .               
   200f4:	20666920 6c756e28 3d21206c 6d2e6520      if (null != e.m
   20104:	61567861 2065756c 2074203f 2e65203d     axValue ? t = e.
   20114:	5678616d 65756c61 74203a20 203d2a20     maxValue : t *= 
   20124:	616d2e65 6c615678 63536575 2c656c61     e.maxValueScale,
   20134:	6c756e20 3d21206c 6d2e6520 61566e69      null != e.minVa
   20144:	2065756c 2069203f 2e65203d 566e696d     lue ? i = e.minV
   20154:	65756c61 69203a20 203d2d20 6874614d     alue : i -= Math
   20164:	7362612e 2a206928 6d2e6520 61566e69     .abs(i * e.minVa
   20174:	5365756c 656c6163 69202d20 74202c29     lueScale - i), t
   20184:	2e736968 6974706f 2e736e6f 6e615279     his.options.yRan
   20194:	75466567 6974636e 20296e6f 200a0d7b     geFunction) {.. 
   201a4:	20202020 20202020 20202020 20202020                     
   201b4:	76202020 6e207261 74203d20 2e736968        var n = this.
   201c4:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   201d4:	6974636e 7b286e6f 20200a0d 20202020     nction({..      
   201e4:	20202020 20202020 20202020 20202020                     
   201f4:	696d2020 69203a6e 200a0d2c 20202020       min: i,..     
   20204:	20202020 20202020 20202020 20202020                     
   20214:	6d202020 203a7861 200a0d74 20202020        max: t..     
   20224:	20202020 20202020 20202020 7d202020                    }
   20234:	0a0d3b29 20202020 20202020 20202020     );..            
   20244:	20202020 20202020 203d2069 696d2e6e             i = n.mi
   20254:	74202c6e 6e203d20 78616d2e 20200a0d     n, t = n.max..  
   20264:	20202020 20202020 20202020 0d7d2020                   }.
   20274:	2020200a 20202020 20202020 20202020     .               
   20284:	20666920 73692128 284e614e 26202974      if (!isNaN(t) &
   20294:	69212026 4e614e73 29296928 0a0d7b20     & !isNaN(i)) {..
   202a4:	20202020 20202020 20202020 20202020                     
   202b4:	20202020 20726176 203d2072 202d2074         var r = t - 
   202c4:	202d2069 73696874 7275632e 746e6572     i - this.current
   202d4:	756c6156 6e615265 0d2c6567 2020200a     ValueRange,..   
   202e4:	20202020 20202020 20202020 20202020                     
   202f4:	20202020 3d206c20 2d206920 69687420          l = i - thi
   20304:	75632e73 6e657272 73695674 566e694d     s.currentVisMinV
   20314:	65756c61 200a0d3b 20202020 20202020     alue;..         
   20324:	20202020 20202020 74202020 2e736968                this.
   20334:	6e417369 74616d69 53676e69 656c6163     isAnimatingScale
   20344:	4d203d20 2e687461 28736261 3e202972      = Math.abs(r) >
   20354:	20312e20 4d207c7c 2e687461 28736261      .1 || Math.abs(
   20364:	3e20296c 2c312e20 69687420 75632e73     l) > .1, this.cu
   20374:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   20384:	65203d2b 6163732e 6d53656c 68746f6f     += e.scaleSmooth
   20394:	20676e69 2c72202a 69687420 75632e73     ing * r, this.cu
   203a4:	6e657272 73695674 566e694d 65756c61     rrentVisMinValue
   203b4:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   203c4:	676e6968 6c202a20 20200a0d 20202020     hing * l..      
   203d4:	20202020 20202020 0d7d2020 2020200a               }..   
   203e4:	20202020 20202020 20202020 69687420                  thi
   203f4:	61762e73 5265756c 65676e61 7b203d20     s.valueRange = {
   20404:	20200a0d 20202020 20202020 20202020     ..              
   20414:	20202020 696d2020 69203a6e 200a0d2c           min: i,.. 
   20424:	20202020 20202020 20202020 20202020                     
   20434:	6d202020 203a7861 200a0d74 20202020        max: t..     
   20444:	20202020 20202020 7d202020 20200a0d                }..  
   20454:	20202020 20202020 2c7d2020 702e6120               }, a.p
   20464:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   20474:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   20484:	0a0d7b20 20202020 20202020 20202020      {..            
   20494:	20202020 20726176 203d2069 77656e28         var i = (new
   204a4:	74614420 672e2965 69547465 2928656d      Date).getTime()
   204b4:	200a0d3b 20202020 20202020 20202020     ;..             
   204c4:	69202020 21282066 73696874 4173692e        if (!this.isA
   204d4:	616d696e 676e6974 6c616353 7b202965     nimatingScale) {
   204e4:	20200a0d 20202020 20202020 20202020     ..              
   204f4:	20202020 61762020 20612072 614d203d           var a = Ma
   20504:	6d2e6874 31286e69 2f203365 202c3620     th.min(1e3 / 6, 
   20514:	73696874 74706f2e 736e6f69 6c696d2e     this.options.mil
   20524:	5073696c 69507265 296c6578 200a0d3b     lisPerPixel);.. 
   20534:	20202020 20202020 20202020 20202020                     
   20544:	69202020 69282066 74202d20 2e736968        if (i - this.
   20554:	7473616c 646e6552 69547265 694d656d     lastRenderTimeMi
   20564:	73696c6c 61203c20 65722029 6e727574     llis < a) return
   20574:	20200a0d 20202020 20202020 20202020     ..              
   20584:	0d7d2020 2020200a 20202020 20202020       }..           
   20594:	20202020 69687420 65722e73 657a6973          this.resize
   205a4:	202c2928 73696874 73616c2e 6e655274     (), this.lastRen
   205b4:	54726564 4d656d69 696c6c69 203d2073     derTimeMillis = 
   205c4:	65202c69 65203d20 207c7c20 73696874     i, e = e || this
   205d4:	6e61632e 2c736176 3d207420 7c207420     .canvas, t = t |
   205e4:	2069207c 7428202d 2e736968 616c6564     | i - (this.dela
   205f4:	7c7c2079 2c293020 2d207420 2074203d     y || 0), t -= t 
   20604:	68742025 6f2e7369 6f697470 6d2e736e     % this.options.m
   20614:	696c6c69 72655073 65786950 0a0d3b6c     illisPerPixel;..
   20624:	20202020 20202020 20202020 20202020                     
   20634:	20726176 203d2073 65672e65 6e6f4374     var s = e.getCon
   20644:	74786574 64322228 0d2c2922 2020200a     text("2d"),..   
   20654:	20202020 20202020 20202020 20202020                     
   20664:	3d206e20 69687420 706f2e73 6e6f6974      n = this.option
   20674:	0a0d2c73 20202020 20202020 20202020     s,..            
   20684:	20202020 20202020 203d2072 200a0d7b             r = {.. 
   20694:	20202020 20202020 20202020 20202020                     
   206a4:	20202020 74202020 203a706f 0a0d2c30            top: 0,..
   206b4:	20202020 20202020 20202020 20202020                     
   206c4:	20202020 20202020 7466656c 2c30203a             left: 0,
   206d4:	20200a0d 20202020 20202020 20202020     ..              
   206e4:	20202020 20202020 69772020 3a687464               width:
   206f4:	632e6520 6e65696c 64695774 0d2c6874      e.clientWidth,.
   20704:	2020200a 20202020 20202020 20202020     .               
   20714:	20202020 20202020 69656820 3a746867              height:
   20724:	632e6520 6e65696c 69654874 0d746867      e.clientHeight.
   20734:	2020200a 20202020 20202020 20202020     .               
   20744:	20202020 0d2c7d20 2020200a 20202020          },..       
   20754:	20202020 20202020 20202020 3d206c20                  l =
   20764:	2d207420 772e7220 68746469 6e202a20      t - r.width * n
   20774:	6c696d2e 5073696c 69507265 2c6c6578     .millisPerPixel,
   20784:	20200a0d 20202020 20202020 20202020     ..              
   20794:	20202020 206f2020 7566203d 6974636e           o = functi
   207a4:	65286e6f 0d7b2029 2020200a 20202020     on(e) {..       
   207b4:	20202020 20202020 20202020 20202020                     
   207c4:	72617620 3d207420 2d206520 69687420      var t = e - thi
   207d4:	75632e73 6e657272 73695674 566e694d     s.currentVisMinV
   207e4:	65756c61 200a0d3b 20202020 20202020     alue;..         
   207f4:	20202020 20202020 20202020 72202020                    r
   20804:	72757465 2030206e 203d3d3d 73696874     eturn 0 === this
   20814:	7275632e 746e6572 756c6156 6e615265     .currentValueRan
   20824:	3f206567 682e7220 68676965 203a2074     ge ? r.height : 
   20834:	65682e72 74686769 4d202d20 2e687461     r.height - Math.
   20844:	6e756f72 20742864 6874202f 632e7369     round(t / this.c
   20854:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   20864:	72202a20 6965682e 29746867 20200a0d      * r.height)..  
   20874:	20202020 20202020 20202020 20202020                     
   20884:	2e7d2020 646e6962 69687428 0d2c2973       }.bind(this),.
   20894:	2020200a 20202020 20202020 20202020     .               
   208a4:	20202020 3d206820 6e756620 6f697463          h = functio
   208b4:	2965286e 0a0d7b20 20202020 20202020     n(e) {..        
   208c4:	20202020 20202020 20202020 20202020                     
   208d4:	75746572 6e206e72 7263732e 426c6c6f     return n.scrollB
   208e4:	776b6361 73647261 4d203f20 2e687461     ackwards ? Math.
   208f4:	6e756f72 74282864 65202d20 202f2029     round((t - e) / 
   20904:	696d2e6e 73696c6c 50726550 6c657869     n.millisPerPixel
   20914:	203a2029 6874614d 756f722e 7228646e     ) : Math.round(r
   20924:	6469772e 2d206874 20742820 2965202d     .width - (t - e)
   20934:	6e202f20 6c696d2e 5073696c 69507265      / n.millisPerPi
   20944:	296c6578 20200a0d 20202020 20202020     xel)..          
   20954:	20202020 20202020 3b7d2020 20200a0d               };..  
   20964:	20202020 20202020 20202020 66692020                   if
   20974:	68742820 752e7369 74616470 6c615665      (this.updateVal
   20984:	61526575 2865676e 73202c29 6e6f662e     ueRange(), s.fon
   20994:	203d2074 616c2e6e 736c6562 6e6f662e     t = n.labels.fon
   209a4:	7a695374 202b2065 20787022 202b2022     tSize + "px " + 
   209b4:	616c2e6e 736c6562 6e6f662e 6d614674     n.labels.fontFam
   209c4:	2c796c69 732e7320 28657661 73202c29     ily, s.save(), s
   209d4:	6172742e 616c736e 72286574 66656c2e     .translate(r.lef
   209e4:	72202c74 706f742e 73202c29 6765622e     t, r.top), s.beg
   209f4:	61506e69 29286874 2e73202c 74636572     inPath(), s.rect
   20a04:	202c3028 72202c30 6469772e 202c6874     (0, 0, r.width, 
   20a14:	65682e72 74686769 73202c29 696c632e     r.height), s.cli
   20a24:	2c292870 732e7320 28657661 73202c29     p(), s.save(), s
   20a34:	6c69662e 7974536c 3d20656c 672e6e20     .fillStyle = n.g
   20a44:	2e646972 6c6c6966 6c797453 73202c65     rid.fillStyle, s
   20a54:	656c632e 65527261 30287463 2c30202c     .clearRect(0, 0,
   20a64:	772e7220 68746469 2e72202c 67696568      r.width, r.heig
   20a74:	2c297468 662e7320 526c6c69 28746365     ht), s.fillRect(
   20a84:	30202c30 2e72202c 74646977 72202c68     0, 0, r.width, r
   20a94:	6965682e 29746867 2e73202c 74736572     .height), s.rest
   20aa4:	2865726f 73202c29 7661732e 2c292865     ore(), s.save(),
   20ab4:	6c2e7320 57656e69 68746469 6e203d20      s.lineWidth = n
   20ac4:	6972672e 696c2e64 6957656e 2c687464     .grid.lineWidth,
   20ad4:	732e7320 6b6f7274 79745365 3d20656c      s.strokeStyle =
   20ae4:	672e6e20 2e646972 6f727473 7453656b      n.grid.strokeSt
   20af4:	2c656c79 672e6e20 2e646972 6c6c696d     yle, n.grid.mill
   20b04:	65507369 6e694c72 203e2065 7b202930     isPerLine > 0) {
   20b14:	20200a0d 20202020 20202020 20202020     ..              
   20b24:	20202020 2e732020 69676562 7461506e           s.beginPat
   20b34:	3b292868 20200a0d 20202020 20202020     h();..          
   20b44:	20202020 20202020 6f662020 76282072               for (v
   20b54:	64207261 74203d20 74202d20 6e202520     ar d = t - t % n
   20b64:	6972672e 696d2e64 73696c6c 4c726550     .grid.millisPerL
   20b74:	3b656e69 3e206420 3b6c203d 2d206420     ine; d >= l; d -
   20b84:	2e6e203d 64697267 6c696d2e 5073696c     = n.grid.millisP
   20b94:	694c7265 2029656e 200a0d7b 20202020     erLine) {..     
   20ba4:	20202020 20202020 20202020 20202020                     
   20bb4:	76202020 75207261 68203d20 3b296428        var u = h(d);
   20bc4:	20200a0d 20202020 20202020 20202020     ..              
   20bd4:	20202020 20202020 2e6e2020 64697267               n.grid
   20be4:	6168732e 694c7072 2073656e 28202626     .sharpLines && (
   20bf4:	3d2d2075 29352e20 2e73202c 65766f6d     u -= .5), s.move
   20c04:	75286f54 2930202c 2e73202c 656e696c     To(u, 0), s.line
   20c14:	75286f54 2e72202c 67696568 0d297468     To(u, r.height).
   20c24:	2020200a 20202020 20202020 20202020     .               
   20c34:	20202020 0a0d7d20 20202020 20202020          }..        
   20c44:	20202020 20202020 20202020 74732e73                 s.st
   20c54:	656b6f72 202c2928 6c632e73 5065736f     roke(), s.closeP
   20c64:	28687461 200a0d29 20202020 20202020     ath()..         
   20c74:	20202020 7d202020 20200a0d 20202020            }..      
   20c84:	20202020 20202020 6f662020 76282072               for (v
   20c94:	6d207261 31203d20 206d203b 2e6e203c     ar m = 1; m < n.
   20ca4:	64697267 7265762e 61636974 6365536c     grid.verticalSec
   20cb4:	6e6f6974 6d203b73 203d2b20 7b202931     tions; m += 1) {
   20cc4:	20200a0d 20202020 20202020 20202020     ..              
   20cd4:	20202020 61762020 20632072 614d203d           var c = Ma
   20ce4:	722e6874 646e756f 2a206d28 682e7220     th.round(m * r.h
   20cf4:	68676965 202f2074 72672e6e 762e6469     eight / n.grid.v
   20d04:	69747265 536c6163 69746365 29736e6f     erticalSections)
   20d14:	200a0d3b 20202020 20202020 20202020     ;..             
   20d24:	20202020 6e202020 6972672e 68732e64            n.grid.sh
   20d34:	4c707261 73656e69 20262620 2d206328     arpLines && (c -
   20d44:	352e203d 73202c29 6765622e 61506e69     = .5), s.beginPa
   20d54:	29286874 2e73202c 65766f6d 30286f54     th(), s.moveTo(0
   20d64:	2963202c 2e73202c 656e696c 72286f54     , c), s.lineTo(r
   20d74:	6469772e 202c6874 202c2963 74732e73     .width, c), s.st
   20d84:	656b6f72 202c2928 6c632e73 5065736f     roke(), s.closeP
   20d94:	28687461 200a0d29 20202020 20202020     ath()..         
   20da4:	20202020 7d202020 20200a0d 20202020            }..      
   20db4:	20202020 20202020 66692020 2e6e2820               if (n.
   20dc4:	64697267 726f622e 56726564 62697369     grid.borderVisib
   20dd4:	2620656c 73282026 6765622e 61506e69     le && (s.beginPa
   20de4:	29286874 2e73202c 6f727473 6552656b     th(), s.strokeRe
   20df4:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   20e04:	2e72202c 67696568 2c297468 632e7320     , r.height), s.c
   20e14:	65736f6c 68746150 2c292928 722e7320     losePath()), s.r
   20e24:	6f747365 29286572 2e6e202c 69726f68     estore(), n.hori
   20e34:	746e6f7a 694c6c61 2073656e 6e202626     zontalLines && n
   20e44:	726f682e 6e6f7a69 4c6c6174 73656e69     .horizontalLines
   20e54:	6e656c2e 29687467 20200a0d 20202020     .length)..      
   20e64:	20202020 20202020 20202020 6f662020                   fo
   20e74:	76282072 66207261 30203d20 2066203b     r (var f = 0; f 
   20e84:	2e6e203c 69726f68 746e6f7a 694c6c61     < n.horizontalLi
   20e94:	2e73656e 676e656c 203b6874 3d2b2066     nes.length; f +=
   20ea4:	20293120 200a0d7b 20202020 20202020      1) {..         
   20eb4:	20202020 20202020 20202020 76202020                    v
   20ec4:	67207261 6e203d20 726f682e 6e6f7a69     ar g = n.horizon
   20ed4:	4c6c6174 73656e69 2c5d665b 20200a0d     talLines[f],..  
   20ee4:	20202020 20202020 20202020 20202020                     
   20ef4:	20202020 20202020 20702020 614d203d               p = Ma
   20f04:	722e6874 646e756f 67286f28 6c61762e     th.round(o(g.val
   20f14:	29296575 2e202d20 0a0d3b35 20202020     ue)) - .5;..    
   20f24:	20202020 20202020 20202020 20202020                     
   20f34:	20202020 74732e73 656b6f72 6c797453         s.strokeStyl
   20f44:	203d2065 6f632e67 20726f6c 22207c7c     e = g.color || "
   20f54:	66666623 22666666 2e73202c 656e696c     #ffffff", s.line
   20f64:	74646957 203d2068 696c2e67 6957656e     Width = g.lineWi
   20f74:	20687464 31207c7c 2e73202c 69676562     dth || 1, s.begi
   20f84:	7461506e 2c292868 6d2e7320 5465766f     nPath(), s.moveT
   20f94:	2c30286f 2c297020 6c2e7320 54656e69     o(0, p), s.lineT
   20fa4:	2e72286f 74646977 70202c68 73202c29     o(r.width, p), s
   20fb4:	7274732e 28656b6f 73202c29 6f6c632e     .stroke(), s.clo
   20fc4:	61506573 29286874 20200a0d 20202020     sePath()..      
   20fd4:	20202020 20202020 20202020 0d7d2020                   }.
   20fe4:	2020200a 20202020 20202020 20202020     .               
   20ff4:	726f6620 61762820 20532072 3b30203d      for (var S = 0;
   21004:	3c205320 69687420 65732e73 73656972      S < this.series
   21014:	2e746553 676e656c 203b6874 3d2b2053     Set.length; S +=
   21024:	20293120 200a0d7b 20202020 20202020      1) {..         
   21034:	20202020 20202020 73202020 7661732e                s.sav
   21044:	3b292865 20200a0d 20202020 20202020     e();..          
   21054:	20202020 20202020 61762020 20762072               var v 
   21064:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   21074:	2e5d535b 656d6974 69726553 0d2c7365     [S].timeSeries,.
   21084:	2020200a 20202020 20202020 20202020     .               
   21094:	20202020 20202020 3d207720 642e7620              w = v.d
   210a4:	2c617461 20200a0d 20202020 20202020     ata,..          
   210b4:	20202020 20202020 20202020 20782020                   x 
   210c4:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   210d4:	2e5d535b 6974706f 3b736e6f 20200a0d     [S].options;..  
   210e4:	20202020 20202020 20202020 20202020                     
   210f4:	2e762020 706f7264 44646c4f 28617461       v.dropOldData(
   21104:	6e202c6c 78616d2e 61746144 4c746553     l, n.maxDataSetL
   21114:	74676e65 202c2968 696c2e73 6957656e     ength), s.lineWi
   21124:	20687464 2e78203d 656e696c 74646957     dth = x.lineWidt
   21134:	73202c68 7274732e 53656b6f 656c7974     h, s.strokeStyle
   21144:	78203d20 7274732e 53656b6f 656c7974      = x.strokeStyle
   21154:	2e73202c 69676562 7461506e 3b292868     , s.beginPath();
   21164:	20200a0d 20202020 20202020 20202020     ..              
   21174:	20202020 6f662020 76282072 79207261           for (var y
   21184:	30203d20 2062202c 2c30203d 3d205620      = 0, b = 0, V =
   21194:	202c3020 203d2054 54203b30 77203c20      0, T = 0; T < w
   211a4:	6e656c2e 20687467 31202626 3d3d2120     .length && 1 !==
   211b4:	6c2e7720 74676e65 54203b68 203d2b20      w.length; T += 
   211c4:	7b202931 20200a0d 20202020 20202020     1) {..          
   211d4:	20202020 20202020 20202020 61762020                   va
   211e4:	204e2072 2868203d 5d545b77 295d305b     r N = h(w[T][0])
   211f4:	200a0d2c 20202020 20202020 20202020     ,..             
   21204:	20202020 20202020 20202020 50202020                    P
   21214:	6f203d20 545b7728 5d315b5d 0a0d3b29      = o(w[T][1]);..
   21224:	20202020 20202020 20202020 20202020                     
   21234:	20202020 20202020 28206669 3d3d2030             if (0 ==
   21244:	2954203d 3d207920 202c4e20 6f6d2e73     = T) y = N, s.mo
   21254:	6f546576 202c4e28 0d3b2950 2020200a     veTo(N, P);..   
   21264:	20202020 20202020 20202020 20202020                     
   21274:	20202020 736c6520 77732065 68637469          else switch
   21284:	2e6e2820 65746e69 6c6f7072 6f697461      (n.interpolatio
   21294:	7b20296e 20200a0d 20202020 20202020     n) {..          
   212a4:	20202020 20202020 20202020 20202020                     
   212b4:	61632020 22206573 656e696c 3a227261       case "linear":
   212c4:	20200a0d 20202020 20202020 20202020     ..              
   212d4:	20202020 20202020 20202020 61632020                   ca
   212e4:	22206573 656e696c 0a0d3a22 20202020     se "line":..    
   212f4:	20202020 20202020 20202020 20202020                     
   21304:	20202020 20202020 20202020 696c2e73                 s.li
   21314:	6f54656e 202c4e28 0d3b2950 2020200a     neTo(N, P);..   
   21324:	20202020 20202020 20202020 20202020                     
   21334:	20202020 20202020 20202020 65726220                  bre
   21344:	0d3b6b61 2020200a 20202020 20202020     ak;..           
   21354:	20202020 20202020 20202020 20202020                     
   21364:	73616320 62222065 65697a65 0d3a2272      case "bezier":.
   21374:	2020200a 20202020 20202020 20202020     .               
   21384:	20202020 20202020 20202020 66656420                  def
   21394:	746c7561 200a0d3a 20202020 20202020     ault:..         
   213a4:	20202020 20202020 20202020 20202020                     
   213b4:	20202020 73202020 7a65622e 43726569            s.bezierC
   213c4:	65767275 4d286f54 2e687461 6e756f72     urveTo(Math.roun
   213d4:	62282864 4e202b20 202f2029 202c2932     d((b + N) / 2), 
   213e4:	4d202c56 2e687461 6e756f72 20622864     V, Math.round(b 
   213f4:	294e202b 32202f20 2c50202c 202c4e20     + N) / 2, P, N, 
   21404:	0d3b2950 2020200a 20202020 20202020     P);..           
   21414:	20202020 20202020 20202020 20202020                     
   21424:	20202020 65726220 0d3b6b61 2020200a          break;..   
   21434:	20202020 20202020 20202020 20202020                     
   21444:	20202020 20202020 73616320 73222065              case "s
   21454:	22706574 200a0d3a 20202020 20202020     tep":..         
   21464:	20202020 20202020 20202020 20202020                     
   21474:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   21484:	56202c4e 73202c29 6e696c2e 286f5465     N, V), s.lineTo(
   21494:	50202c4e 200a0d29 20202020 20202020     N, P)..         
   214a4:	20202020 20202020 20202020 7d202020                    }
   214b4:	20200a0d 20202020 20202020 20202020     ..              
   214c4:	20202020 20202020 20622020 2c4e203d               b = N,
   214d4:	3d205620 0a0d5020 20202020 20202020      V = P..        
   214e4:	20202020 20202020 20202020 200a0d7d                 }.. 
   214f4:	20202020 20202020 20202020 20202020                     
   21504:	77202020 6e656c2e 20687467 2031203e        w.length > 1 
   21514:	28202626 69662e78 74536c6c 20656c79     && (x.fillStyle 
   21524:	28202626 696c2e73 6f54656e 772e7228     && (s.lineTo(r.w
   21534:	68746469 78202b20 6e696c2e 64695765     idth + x.lineWid
   21544:	2b206874 202c3120 202c2956 696c2e73     th + 1, V), s.li
   21554:	6f54656e 772e7228 68746469 78202b20     neTo(r.width + x
   21564:	6e696c2e 64695765 2b206874 202c3120     .lineWidth + 1, 
   21574:	65682e72 74686769 78202b20 6e696c2e     r.height + x.lin
   21584:	64695765 2b206874 2c293120 6c2e7320     eWidth + 1), s.l
   21594:	54656e69 2c79286f 682e7220 68676965     ineTo(y, r.heigh
   215a4:	202b2074 696c2e78 6957656e 29687464     t + x.lineWidth)
   215b4:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   215c4:	69662e78 74536c6c 2c656c79 662e7320     x.fillStyle, s.f
   215d4:	286c6c69 202c2929 74732e78 656b6f72     ill()), x.stroke
   215e4:	6c797453 26262065 6f6e2220 2022656e     Style && "none" 
   215f4:	203d3d21 74732e78 656b6f72 6c797453     !== x.strokeStyl
   21604:	26262065 732e7320 6b6f7274 2c292865     e && s.stroke(),
   21614:	632e7320 65736f6c 68746150 2c292928      s.closePath()),
   21624:	722e7320 6f747365 29286572 20200a0d      s.restore()..  
   21634:	20202020 20202020 20202020 0d7d2020                   }.
   21644:	2020200a 20202020 20202020 20202020     .               
   21654:	20666920 2e6e2128 6562616c 642e736c      if (!n.labels.d
   21664:	62617369 2064656c 21202626 614e7369     isabled && !isNa
   21674:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   21684:	696d2e65 2620296e 69212026 4e614e73     e.min) && !isNaN
   21694:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   216a4:	78616d2e 7b202929 20200a0d 20202020     .max)) {..      
   216b4:	20202020 20202020 20202020 61762020                   va
   216c4:	204d2072 2e6e203d 78614d79 6d726f46     r M = n.yMaxForm
   216d4:	65747461 68742872 762e7369 65756c61     atter(this.value
   216e4:	676e6152 616d2e65 6e202c78 62616c2e     Range.max, n.lab
   216f4:	2e736c65 63657270 6f697369 0d2c296e     els.precision),.
   21704:	2020200a 20202020 20202020 20202020     .               
   21714:	20202020 20202020 3d206b20 792e6e20              k = n.y
   21724:	466e694d 616d726f 72657474 69687428     MinFormatter(thi
   21734:	61762e73 5265756c 65676e61 6e696d2e     s.valueRange.min
   21744:	2e6e202c 6562616c 702e736c 69636572     , n.labels.preci
   21754:	6e6f6973 0a0d2c29 20202020 20202020     sion),..        
   21764:	20202020 20202020 20202020 20202020                     
   21774:	203d2046 63732e6e 6c6c6f72 6b636142     F = n.scrollBack
   21784:	64726177 203f2073 203a2030 69772e72     wards ? 0 : r.wi
   21794:	20687464 2e73202d 7361656d 54657275     dth - s.measureT
   217a4:	28747865 772e294d 68746469 32202d20     ext(M).width - 2
   217b4:	200a0d2c 20202020 20202020 20202020     ,..             
   217c4:	20202020 20202020 52202020 6e203d20                R = n
   217d4:	7263732e 426c6c6f 776b6361 73647261     .scrollBackwards
   217e4:	30203f20 72203a20 6469772e 2d206874      ? 0 : r.width -
   217f4:	6d2e7320 75736165 65546572 6b287478      s.measureText(k
   21804:	69772e29 20687464 3b32202d 20200a0d     ).width - 2;..  
   21814:	20202020 20202020 20202020 20202020                     
   21824:	2e732020 6c6c6966 6c797453 203d2065       s.fillStyle = 
   21834:	616c2e6e 736c6562 6c69662e 7974536c     n.labels.fillSty
   21844:	202c656c 69662e73 65546c6c 4d287478     le, s.fillText(M
   21854:	2c46202c 6c2e6e20 6c656261 6f662e73     , F, n.labels.fo
   21864:	6953746e 2c29657a 662e7320 546c6c69     ntSize), s.fillT
   21874:	28747865 52202c6b 2e72202c 67696568     ext(k, R, r.heig
   21884:	2d207468 0d293220 2020200a 20202020     ht - 2)..       
   21894:	20202020 20202020 0a0d7d20 20202020              }..    
   218a4:	20202020 20202020 20202020 28206669                 if (
   218b4:	69742e6e 7473656d 46706d61 616d726f     n.timestampForma
   218c4:	72657474 20262620 72672e6e 6d2e6469     tter && n.grid.m
   218d4:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   218e4:	0d7b2029 2020200a 20202020 20202020     ) {..           
   218f4:	20202020 20202020 72617620 3d204120              var A =
   21904:	732e6e20 6c6f7263 6361426c 7261776b      n.scrollBackwar
   21914:	3f207364 6d2e7320 75736165 65546572     ds ? s.measureTe
   21924:	6b287478 69772e29 20687464 2e72203a     xt(k).width : r.
   21934:	74646977 202d2068 656d2e73 72757361     width - s.measur
   21944:	78655465 296b2874 6469772e 2b206874     eText(k).width +
   21954:	0d3b3420 2020200a 20202020 20202020      4;..           
   21964:	20202020 20202020 726f6620 20642820              for (d 
   21974:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   21984:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   21994:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   219a4:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   219b4:	7b202965 20200a0d 20202020 20202020     e) {..          
   219c4:	20202020 20202020 20202020 20752020                   u 
   219d4:	2868203d 0d3b2964 2020200a 20202020     = h(d);..       
   219e4:	20202020 20202020 20202020 20202020                     
   219f4:	20666920 2e6e2128 6f726373 61426c6c      if (!n.scrollBa
   21a04:	61776b63 20736472 75202626 41203c20     ckwards && u < A
   21a14:	207c7c20 63732e6e 6c6c6f72 6b636142      || n.scrollBack
   21a24:	64726177 26262073 3e207520 20294120     wards && u > A) 
   21a34:	200a0d7b 20202020 20202020 20202020     {..             
   21a44:	20202020 20202020 20202020 76202020                    v
   21a54:	42207261 6e203d20 44207765 28657461     ar B = new Date(
   21a64:	0d2c2964 2020200a 20202020 20202020     d),..           
   21a74:	20202020 20202020 20202020 20202020                     
   21a84:	20202020 3d204c20 742e6e20 73656d69          L = n.times
   21a94:	706d6174 6d726f46 65747461 29422872     tampFormatter(B)
   21aa4:	200a0d2c 20202020 20202020 20202020     ,..             
   21ab4:	20202020 20202020 20202020 20202020                     
   21ac4:	57202020 73203d20 61656d2e 65727573        W = s.measure
   21ad4:	74786554 2e294c28 74646977 0a0d3b68     Text(L).width;..
   21ae4:	20202020 20202020 20202020 20202020                     
   21af4:	20202020 20202020 20202020 203d2041                 A = 
   21b04:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   21b14:	203f2073 202b2075 202b2057 203a2032     s ? u + W + 2 : 
   21b24:	202d2075 202d2057 73202c32 6c69662e     u - W - 2, s.fil
   21b34:	7974536c 3d20656c 6c2e6e20 6c656261     lStyle = n.label
   21b44:	69662e73 74536c6c 2c656c79 732e6e20     s.fillStyle, n.s
   21b54:	6c6f7263 6361426c 7261776b 3f207364     crollBackwards ?
   21b64:	662e7320 546c6c69 28747865 75202c4c      s.fillText(L, u
   21b74:	2e72202c 67696568 2d207468 20293220     , r.height - 2) 
   21b84:	2e73203a 6c6c6966 74786554 202c4c28     : s.fillText(L, 
   21b94:	202d2075 72202c57 6965682e 20746867     u - W, r.height 
   21ba4:	2932202d 20200a0d 20202020 20202020     - 2)..          
   21bb4:	20202020 20202020 20202020 0d7d2020                   }.
   21bc4:	2020200a 20202020 20202020 20202020     .               
   21bd4:	20202020 0a0d7d20 20202020 20202020          }..        
   21be4:	20202020 20202020 200a0d7d 20202020             }..     
   21bf4:	20202020 20202020 73202020 7365722e                s.res
   21c04:	65726f74 0a0d2928 20202020 20202020     tore()..        
   21c14:	20202020 61202c7d 6d69742e 726f4665         }, a.timeFor
   21c24:	7474616d 3d207265 6e756620 6f697463     matter = functio
   21c34:	2965286e 0a0d7b20 20202020 20202020     n(e) {..        
   21c44:	20202020 20202020 636e7566 6e6f6974             function
   21c54:	65287420 0d7b2029 2020200a 20202020      t(e) {..       
   21c64:	20202020 20202020 20202020 74657220                  ret
   21c74:	206e7275 3c206528 20303120 3022203f     urn (e < 10 ? "0
   21c84:	203a2022 20292222 0d65202b 2020200a     " : "") + e..   
   21c94:	20202020 20202020 20202020 0a0d7d20                  }..
   21ca4:	20202020 20202020 20202020 20202020                     
   21cb4:	75746572 74206e72 672e6528 6f487465     return t(e.getHo
   21cc4:	28737275 2b202929 223a2220 74202b20     urs()) + ":" + t
   21cd4:	672e6528 694d7465 6574756e 29292873     (e.getMinutes())
   21ce4:	22202b20 2b20223a 65287420 7465672e      + ":" + t(e.get
   21cf4:	6f636553 2873646e 0a0d2929 20202020     Seconds())..    
   21d04:	20202020 20202020 65202c7d 6d69542e             }, e.Tim
   21d14:	72655365 20736569 2c69203d 532e6520     eSeries = i, e.S
   21d24:	746f6f6d 43656968 74726168 61203d20     moothieChart = a
   21d34:	20200a0d 20202020 287d2020 646e7522     ..        }("und
   21d44:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   21d54:	78652066 74726f70 203f2073 73696874     f exports ? this
   21d64:	65203a20 726f7078 3b297374 0a0d0a0d      : exports);....
   21d74:	0a0d0a0d 20200a0d 20202020 75662020     ......        fu
   21d84:	6974636e 6c206e6f 4464616f 28617461     nction loadData(
   21d94:	0d7b2029 2020200a 20202020 20202020     ) {..           
   21da4:	72617620 0d3b7220 2020200a 20202020      var r;..       
   21db4:	20202020 79727420 0a0d7b20 20202020          try {..    
   21dc4:	20202020 20202020 20202020 203d2072                 r = 
   21dd4:	2077656e 484c4d58 52707474 65757165     new XMLHttpReque
   21de4:	29287473 20200a0d 20202020 20202020     st()..          
   21df4:	207d2020 63746163 65282068 0d7b2029       } catch (e) {.
   21e04:	2020200a 20202020 20202020 20202020     .               
   21e14:	79727420 0a0d7b20 20202020 20202020      try {..        
   21e24:	20202020 20202020 20202020 203d2072                 r = 
   21e34:	2077656e 69746341 4f586576 63656a62     new ActiveXObjec
   21e44:	4d222874 6c6d7873 4d582e32 5454484c     t("Msxml2.XMLHTT
   21e54:	0d292250 2020200a 20202020 20202020     P")..           
   21e64:	20202020 63207d20 68637461 29652820          } catch (e)
   21e74:	0a0d7b20 20202020 20202020 20202020      {..            
   21e84:	20202020 20202020 20797274 200a0d7b             try {.. 
   21e94:	20202020 20202020 20202020 20202020                     
   21ea4:	20202020 72202020 6e203d20 41207765            r = new A
   21eb4:	76697463 624f5865 7463656a 694d2228     ctiveXObject("Mi
   21ec4:	736f7263 2e74666f 484c4d58 22505454     crosoft.XMLHTTP"
   21ed4:	200a0d29 20202020 20202020 20202020     )..             
   21ee4:	20202020 7d202020 74616320 28206863            } catch (
   21ef4:	7b202965 20200a0d 20202020 20202020     e) {..          
   21f04:	20202020 20202020 20202020 6c612020                   al
   21f14:	28747265 756f5922 72622072 6573776f     ert("Your browse
   21f24:	6f642072 6e207365 7320746f 6f707075     r does not suppo
   21f34:	41207472 2158414a 0d3b2922 2020200a     rt AJAX!");..   
   21f44:	20202020 20202020 20202020 20202020                     
   21f54:	20202020 74657220 206e7275 736c6166          return fals
   21f64:	200a0d65 20202020 20202020 20202020     e..             
   21f74:	20202020 7d202020 20200a0d 20202020            }..      
   21f84:	20202020 20202020 0d7d2020 2020200a               }..   
   21f94:	20202020 20202020 0a0d7d20 20202020              }..    
   21fa4:	20202020 20202020 6e6f2e72 64616572             r.onread
   21fb4:	61747379 68636574 65676e61 66203d20     ystatechange = f
   21fc4:	74636e75 286e6f69 0d7b2029 2020200a     unction() {..   
   21fd4:	20202020 20202020 20202020 20666920                  if 
   21fe4:	722e7228 79646165 74617453 3d3d2065     (r.readyState ==
   21ff4:	20293420 200a0d7b 20202020 20202020      4) {..         
   22004:	20202020 20202020 2f202020 6572202f                // re
   22014:	203d2073 6f6f7427 2027206b 2828202b     s = 'took ' + ((
   22024:	2077656e 65746144 2e292928 54746567     new Date()).getT
   22034:	28656d69 202d2029 72617473 65672e74     ime() - start.ge
   22044:	6d695474 29292865 31202f20 20303030     tTime()) / 1000 
   22054:	2027202b 6f636573 2773646e 200a0d3b     + ' seconds';.. 
   22064:	20202020 20202020 20202020 20202020                     
   22074:	72202020 3d207365 722e7220 6f707365        res = r.respo
   22084:	5465736e 2e747865 696c7073 2c222874     nseText.split(",
   22094:	0d3b2922 2020200a 20202020 20202020     ");..           
   220a4:	20202020 20202020 636f6420 6e656d75              documen
   220b4:	65672e74 656c4574 746e656d 64497942     t.getElementById
   220c4:	65642228 29226f6d 6e6e692e 54487265     ("demo").innerHT
   220d4:	3d204c4d 73657220 200a0d3b 20202020     ML = res;..     
   220e4:	20202020 20202020 20202020 74202020                    t
   220f4:	5f706d65 656e696c 7070612e 28646e65     emp_line.append(
   22104:	2077656e 65746144 672e2928 69547465     new Date().getTi
   22114:	2928656d 6572202c 5d305b73 0a0d3b29     me(), res[0]);..
   22124:	20202020 20202020 20202020 20202020                     
   22134:	20202020 696d7568 696c5f64 612e656e         humid_line.a
   22144:	6e657070 656e2864 61442077 29286574     ppend(new Date()
   22154:	7465672e 656d6954 202c2928 5b736572     .getTime(), res[
   22164:	3b295d31 20200a0d 20202020 20202020     1]);..          
   22174:	20202020 20202020 76752020 6e696c5f               uv_lin
   22184:	70612e65 646e6570 77656e28 74614420     e.append(new Dat
   22194:	2e292865 54746567 28656d69 72202c29     e().getTime(), r
   221a4:	325b7365 0d3b295d 2020200a 20202020     es[2]);..       
   221b4:	20202020 20202020 0a0d7d20 20202020              }..    
   221c4:	20202020 20202020 0a0d3b7d 20202020             };..    
   221d4:	20202020 20202020 72617473 203d2074             start = 
   221e4:	2077656e 65746144 0d3b2928 2020200a     new Date();..   
   221f4:	20202020 20202020 6f2e7220 286e6570              r.open(
   22204:	54454722 22202c22 6e65732f 64726f73     "GET", "/sensord
   22214:	2e617461 6d746873 202c226c 65757274     ata.shtml", true
   22224:	0a0d3b29 20202020 20202020 20202020     );..            
   22234:	65732e72 6e28646e 296c6c75 20200a0d     r.send(null)..  
   22244:	20202020 0d7d2020 0d0a0d0a 2020200a           }......   
   22254:	20202020 72617620 6d657420 68635f70          var temp_ch
   22264:	20747261 656e203d 6d532077 68746f6f     art = new Smooth
   22274:	68436569 28747261 200a0d7b 20202020     ieChart({..     
   22284:	20202020 6d202020 696c6c69 72655073            millisPer
   22294:	65786950 34203a6c 0a0d2c30 20202020     Pixel: 40,..    
   222a4:	20202020 20202020 5678616d 65756c61             maxValue
   222b4:	6c616353 31203a65 2c30322e 20200a0d     Scale: 1.20,..  
   222c4:	20202020 20202020 696d2020 6c61566e               minVal
   222d4:	63536575 3a656c61 322e3120 200a0d30     ueScale: 1.20.. 
   222e4:	20202020 7d202020 0a0d3b29 20202020            });..    
   222f4:	20202020 706d6574 6168635f 732e7472         temp_chart.s
   22304:	61657274 286f546d 75636f64 746e656d     treamTo(document
   22314:	7465672e 6d656c45 42746e65 28644979     .getElementById(
   22324:	6d657422 72675f70 22687061 0d3b2929     "temp_graph"));.
   22334:	2020200a 20202020 72617620 6d657420     .        var tem
   22344:	696c5f70 3d20656e 77656e20 6d695420     p_line = new Tim
   22354:	72655365 28736569 0a0d3b29 20200a0d     eSeries();....  
   22364:	20202020 61762020 75682072 5f64696d           var humid_
   22374:	72616863 203d2074 2077656e 6f6f6d53     chart = new Smoo
   22384:	65696874 72616843 0d7b2874 2020200a     thieChart({..   
   22394:	20202020 20202020 6c696d20 5073696c              millisP
   223a4:	69507265 3a6c6578 2c303420 20200a0d     erPixel: 40,..  
   223b4:	20202020 20202020 616d2020 6c615678               maxVal
   223c4:	63536575 3a656c61 322e3120 0a0d2c30     ueScale: 1.20,..
   223d4:	20202020 20202020 20202020 566e696d                 minV
   223e4:	65756c61 6c616353 31203a65 0d30322e     alueScale: 1.20.
   223f4:	2020200a 20202020 3b297d20 20200a0d     .        });..  
   22404:	20202020 75682020 5f64696d 72616863           humid_char
   22414:	74732e74 6d616572 64286f54 6d75636f     t.streamTo(docum
   22424:	2e746e65 45746567 656d656c 7942746e     ent.getElementBy
   22434:	22286449 696d7568 72675f64 22687061     Id("humid_graph"
   22444:	0d3b2929 2020200a 20202020 72617620     ));..        var
   22454:	6d756820 6c5f6469 20656e69 656e203d      humid_line = ne
   22464:	69542077 6553656d 73656972 0d3b2928     w TimeSeries();.
   22474:	200a0d0a 20202020 76202020 75207261     ...        var u
   22484:	68635f76 20747261 656e203d 6d532077     v_chart = new Sm
   22494:	68746f6f 68436569 28747261 200a0d7b     oothieChart({.. 
   224a4:	20202020 20202020 6d202020 696c6c69                milli
   224b4:	72655073 65786950 34203a6c 0a0d2c30     sPerPixel: 40,..
   224c4:	20202020 20202020 20202020 5678616d                 maxV
   224d4:	65756c61 6c616353 31203a65 2c30322e     alueScale: 1.20,
   224e4:	20200a0d 20202020 20202020 696d2020     ..            mi
   224f4:	6c61566e 63536575 3a656c61 322e3120     nValueScale: 1.2
   22504:	200a0d30 20202020 7d202020 0a0d3b29     0..        });..
   22514:	20202020 20202020 635f7675 74726168             uv_chart
   22524:	7274732e 546d6165 6f64286f 656d7563     .streamTo(docume
   22534:	672e746e 6c457465 6e656d65 49794274     nt.getElementByI
   22544:	75222864 72675f76 22687061 0d3b2929     d("uv_graph"));.
   22554:	2020200a 20202020 72617620 5f767520     .        var uv_
   22564:	656e696c 6e203d20 54207765 53656d69     line = new TimeS
   22574:	65697265 3b292873 0a0d0a0d 20200a0d     eries();......  
   22584:	20202020 65732020 746e4974 61767265           setInterva
   22594:	7566286c 6974636e 29286e6f 0a0d7b20     l(function() {..
   225a4:	20202020 20202020 20202020 64616f6c                 load
   225b4:	61746144 0d3b2928 2020200a 20202020     Data();..       
   225c4:	202c7d20 29303035 0d0a0d3b 2020200a      }, 500);....   
   225d4:	20202020 6d657420 68635f70 2e747261          temp_chart.
   225e4:	54646461 53656d69 65697265 65742873     addTimeSeries(te
   225f4:	6c5f706d 2c656e69 0a0d7b20 20202020     mp_line, {..    
   22604:	20202020 20202020 6f727473 7453656b             strokeSt
   22614:	3a656c79 67722720 2c302862 35353220     yle: 'rgb(0, 255
   22624:	2930202c 0a0d2c27 20202020 20202020     , 0)',..        
   22634:	20202020 6c6c6966 6c797453 27203a65         fillStyle: '
   22644:	61626772 202c3028 2c353032 202c3020     rgba(0, 205, 0, 
   22654:	29342e30 0a0d2c27 20202020 20202020     0.4)',..        
   22664:	20202020 656e696c 74646957 33203a68         lineWidth: 3
   22674:	20200a0d 20202020 297d2020 200a0d3b     ..        });.. 
   22684:	20202020 68202020 64696d75 6168635f            humid_cha
   22694:	612e7472 69546464 6553656d 73656972     rt.addTimeSeries
   226a4:	6d756828 6c5f6469 2c656e69 0a0d7b20     (humid_line, {..
   226b4:	20202020 20202020 20202020 6f727473                 stro
   226c4:	7453656b 3a656c79 67722720 2c302862     keStyle: 'rgb(0,
   226d4:	35353220 2930202c 0a0d2c27 20202020      255, 0)',..    
   226e4:	20202020 20202020 6c6c6966 6c797453             fillStyl
   226f4:	27203a65 61626772 202c3028 2c353032     e: 'rgba(0, 205,
   22704:	202c3020 29342e30 0a0d2c27 20202020      0, 0.4)',..    
   22714:	20202020 20202020 656e696c 74646957             lineWidt
   22724:	33203a68 20200a0d 20202020 297d2020     h: 3..        })
   22734:	0d0a0d3b 2020200a 20202020 5f767520     ;....        uv_
   22744:	72616863 64612e74 6d695464 72655365     chart.addTimeSer
   22754:	28736569 6c5f7675 2c656e69 0a0d7b20     ies(uv_line, {..
   22764:	20202020 20202020 20202020 6f727473                 stro
   22774:	7453656b 3a656c79 67722720 2c302862     keStyle: 'rgb(0,
   22784:	35353220 2930202c 0a0d2c27 20202020      255, 0)',..    
   22794:	20202020 20202020 6c6c6966 6c797453             fillStyl
   227a4:	27203a65 61626772 202c3028 2c353032     e: 'rgba(0, 205,
   227b4:	202c3020 29342e30 0a0d2c27 20202020      0, 0.4)',..    
   227c4:	20202020 20202020 656e696c 74646957             lineWidt
   227d4:	33203a68 20200a0d 20202020 297d2020     h: 3..        })
   227e4:	200a0d3b 3c202020 7263732f 3e747069     ;..    </script>
   227f4:	0a0d0a0d 0a0d0a0d 6f622f3c 0d3e7964     ........</body>.
   22804:	3c0a0d0a 6d74682f 00003e6c              ...</html>..

00022810 <data_index_html>:
   22810:	646e692f 682e7865 006c6d74 4f44213c     /index.html.<!DO
   22820:	50595443 74682045 0d3e6c6d 74683c0a     CTYPE html>..<ht
   22830:	0d3e6c6d 3c0a0d0a 64616568 200a0d3e     ml>....<head>.. 
   22840:	3c202020 6c746974 614a3e65 7327656b        <title>Jake's
   22850:	61657720 72656874 61747320 6e6f6974      weather station
   22860:	69687420 3c79676e 7469742f 0d3e656c      thingy</title>.
   22870:	2020200a 656d3c20 68206174 2d707474     .    <meta http-
   22880:	69757165 63223d76 65746e6f 742d746e     equiv="content-t
   22890:	22657079 6e6f6320 746e6574 6574223d     ype" content="te
   228a0:	682f7478 3b6c6d74 61686320 74657372     xt/html; charset
   228b0:	6f73693d 3538382d 22312d39 0d3e2f20     =iso-8859-1" />.
   228c0:	2020200a 74733c20 20656c79 6964656d     .    <style medi
   228d0:	61223d61 20226c6c 65707974 6574223d     a="all" type="te
   228e0:	632f7478 3e227373 20200a0d 20202020     xt/css">..      
   228f0:	69402020 726f706d 63222074 732f7373       @import "css/s
   22900:	656c7974 73632e73 0d3b2273 2020200a     tyles.css";..   
   22910:	732f3c20 656c7974 3c0a0d3e 6165682f      </style>..</hea
   22920:	0a0d3e64 623c0a0d 3e79646f 20200a0d     d>....<body>..  
   22930:	643c2020 69207669 6d223d64 226e6961       <div id="main"
   22940:	200a0d3e 20202020 3c202020 20766964     >..        <div 
   22950:	223d6469 64616568 3e227265 20200a0d     id="header">..  
   22960:	20202020 20202020 613c2020 65726820               <a hre
   22970:	69223d66 7865646e 6d74682e 6320226c     f="index.html" c
   22980:	7373616c 6f6c223d 3e226f67 676d693c     lass="logo"><img
   22990:	63727320 6d69223d 6c632f67 4c64756f      src="img/cloudL
   229a0:	2e6f676f 22676e70 64697720 223d6874     ogo.png" width="
   229b0:	22303031 69656820 3d746867 22303822     100" height="80"
   229c0:	746c6120 2022223d 2f3c3e2f 0a0d3e61      alt="" /></a>..
   229d0:	20200a0d 20202020 20202020 753c2020     ..            <u
   229e0:	6469206c 6f74223d 616e2d70 61676976     l id="top-naviga
   229f0:	6e6f6974 0a0d3e22 20202020 20202020     tion">..        
   22a00:	20202020 20202020 20696c3c 73616c63             <li clas
   22a10:	61223d73 76697463 3c3e2265 6e617073     s="active"><span
   22a20:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   22a30:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   22a40:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   22a50:	0a0d3e6e 20202020 20202020 20202020     n>..            
   22a60:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   22a70:	20202020 20202020 3c202020 3c3e696c                <li><
   22a80:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   22a90:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   22aa0:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   22ab0:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   22ac0:	20200a0d 20202020 20202020 20202020     ..              
   22ad0:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   22ae0:	20202020 20202020 696c3c20 70733c3e              <li><sp
   22af0:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   22b00:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   22b10:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   22b20:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   22b30:	20202020 20202020 20202020 696c2f3c                 </li
   22b40:	200a0d3e 20202020 20202020 20202020     >..             
   22b50:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   22b60:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   22b70:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   22b80:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   22b90:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   22ba0:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   22bb0:	20202020 20202020 20202020 696c3c20                  <li
   22bc0:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   22bd0:	66657268 6374223d 68732e70 226c6d74     href="tcp.shtml"
   22be0:	6e6f433e 7463656e 736e6f69 3e612f3c     >Connections</a>
   22bf0:	70732f3c 3c3e6e61 6170732f 0a0d3e6e     </span></span>..
   22c00:	20202020 20202020 20202020 20202020                     
   22c10:	696c2f3c 200a0d3e 20202020 20202020     </li>..         
   22c20:	3c202020 3e6c752f 20200a0d 20202020        </ul>..      
   22c30:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   22c40:	20202020 7669643c 3d646920 64696d22         <div id="mid
   22c50:	22656c64 200a0d3e 20202020 20202020     dle">..         
   22c60:	3c202020 573e3268 6f636c65 7420656d        <h2>Welcome t
   22c70:	6f79206f 70207275 6f737265 206c616e     o your personal 
   22c80:	6f6d6572 72206574 206c6165 656d6974     remote real time
   22c90:	61657720 72656874 61747320 6e6f6974      weather station
   22ca0:	682f3c20 0a0d3e32 20200a0d 20202020      </h2>....      
   22cb0:	20202020 643c2020 69207669 77223d64           <div id="w
   22cc0:	65676469 65732d74 6f697463 0d3e226e     idget-section">.
   22cd0:	2020200a 20202020 20202020 20202020     .               
   22ce0:	69643c20 64692076 6874223d 6f6d7265      <div id="thermo
   22cf0:	6361622d 6f72676b 22646e75 200a0d3e     -background">.. 
   22d00:	20202020 20202020 20202020 20202020                     
   22d10:	3c202020 20766964 223d6469 72656874        <div id="ther
   22d20:	702d6f6d 72676f72 22737365 200a0d3e     mo-progress">.. 
   22d30:	20202020 20202020 20202020 20202020                     
   22d40:	20202020 3c202020 20766964 223d6469            <div id="
   22d50:	72656874 622d6f6d 3e227261 69642f3c     thermo-bar"></di
   22d60:	0a0d3e76 20202020 20202020 20202020     v>..            
   22d70:	20202020 20202020 69642f3c 0a0d3e76             </div>..
   22d80:	20202020 20202020 20202020 20202020                     
   22d90:	20202020 7669643c 3d646920 6d657422         <div id="tem
   22da0:	61655270 676e6964 0a0d3e22 20202020     pReading">..    
   22db0:	20202020 20202020 20202020 20202020                     
   22dc0:	20202020 6170733c 6469206e 6574223d         <span id="te
   22dd0:	6552706d 6e696461 6c615667 2f3c3e22     mpReadingVal"></
   22de0:	6e617073 3123263e 0d433637 2020200a     span>&#176C..   
   22df0:	20202020 20202020 20202020 20202020                     
   22e00:	642f3c20 0d3e7669 2020200a 20202020      </div>..       
   22e10:	20202020 20202020 642f3c20 0d3e7669              </div>.
   22e20:	2020200a 20202020 20202020 642f3c20     .            </d
   22e30:	0d3e7669 200a0d0a 20202020 20202020     iv>....         
   22e40:	3c202020 20766964 223d6469 67646977        <div id="widg
   22e50:	732d7465 69746365 3e226e6f 20200a0d     et-section">..  
   22e60:	20202020 20202020 20202020 643c2020                   <d
   22e70:	69207669 72223d64 2d6e6961 6b636162     iv id="rain-back
   22e80:	756f7267 3e22646e 20200a0d 20202020     ground">..      
   22e90:	20202020 20202020 20202020 643c2020                   <d
   22ea0:	69207669 72223d64 2d6e6961 676f7270     iv id="rain-prog
   22eb0:	73736572 0a0d3e22 20202020 20202020     ress">..        
   22ec0:	20202020 20202020 20202020 20202020                     
   22ed0:	7669643c 3d646920 69617222 61622d6e     <div id="rain-ba
   22ee0:	3c3e2272 7669642f 200a0d3e 20202020     r"></div>..     
   22ef0:	20202020 20202020 20202020 3c202020                    <
   22f00:	7669642f 200a0d3e 20202020 20202020     /div>..         
   22f10:	20202020 20202020 3c202020 20766964                <div 
   22f20:	223d6469 6e696172 64616552 22676e69     id="rainReading"
   22f30:	200a0d3e 20202020 20202020 20202020     >..             
   22f40:	20202020 20202020 3c202020 6e617073                <span
   22f50:	3d646920 69617222 6165526e 676e6964      id="rainReading
   22f60:	226c6156 732f3c3e 3e6e6170 200a0d25     Val"></span>%.. 
   22f70:	20202020 20202020 20202020 20202020                     
   22f80:	3c202020 7669642f 200a0d3e 20202020        </div>..     
   22f90:	20202020 20202020 3c202020 7669642f                </div
   22fa0:	200a0d3e 20202020 20202020 3c202020     >..            <
   22fb0:	7669642f 0d0a0d3e 2020200a 20202020     /div>....       
   22fc0:	20202020 69643c20 64692076 6977223d          <div id="wi
   22fd0:	74656764 6365732d 6e6f6974 0a0d3e22     dget-section">..
   22fe0:	20202020 20202020 20202020 20202020                     
   22ff0:	7669643c 3d646920 6e757322 6361622d     <div id="sun-bac
   23000:	6f72676b 22646e75 200a0d3e 20202020     kground">..     
   23010:	20202020 20202020 20202020 3c202020                    <
   23020:	20766964 223d6469 2d6e7573 676f7270     div id="sun-prog
   23030:	73736572 0a0d3e22 20202020 20202020     ress">..        
   23040:	20202020 20202020 20202020 20202020                     
   23050:	7669643c 3d646920 6e757322 7261622d     <div id="sun-bar
   23060:	2f3c3e22 3e766964 20200a0d 20202020     "></div>..      
   23070:	20202020 20202020 20202020 2f3c2020                   </
   23080:	3e766964 20200a0d 20202020 20202020     div>..          
   23090:	20202020 20202020 643c2020 69207669               <div i
   230a0:	73223d64 65526e75 6e696461 0d3e2267     d="sunReading">.
   230b0:	2020200a 20202020 20202020 20202020     .               
   230c0:	20202020 20202020 70733c20 69206e61              <span i
   230d0:	73223d64 65526e75 6e696461 6c615667     d="sunReadingVal
   230e0:	2f3c3e22 6e617073 754c203e 200a0d78     "></span> Lux.. 
   230f0:	20202020 20202020 20202020 20202020                     
   23100:	3c202020 7669642f 200a0d3e 20202020        </div>..     
   23110:	20202020 20202020 3c202020 7669642f                </div
   23120:	200a0d3e 20202020 20202020 3c202020     >..            <
   23130:	7669642f 0d0a0d3e 0d0a0d0a 0d0a0d0a     /div>...........
   23140:	0d0a0d0a 2020200a 20202020 20202020     .....           
   23150:	72623c20 0d0a0d3e 2020200a 20202020      <br>....       
   23160:	642f3c20 0d3e7669 0d0a0d0a 2020200a      </div>......   
   23170:	20202020 69643c20 64692076 6f66223d          <div id="fo
   23180:	7265746f 2f3c3e22 3e766964 20200a0d     oter"></div>..  
   23190:	2f3c2020 3e766964 0a0d0a0d 20202020       </div>....    
   231a0:	7263733c 3e747069 20200a0d 20202020     <script>..      
   231b0:	75662020 6974636e 6d206e6f 5f65766f       function move_
   231c0:	72656874 70286f6d 2029736f 200a0d7b     thermo(pos) {.. 
   231d0:	20202020 20202020 76202020 65207261                var e
   231e0:	206d656c 6f64203d 656d7563 672e746e     lem = document.g
   231f0:	6c457465 6e656d65 49794274 74222864     etElementById("t
   23200:	6d726568 61622d6f 3b292272 20200a0d     hermo-bar");..  
   23210:	20202020 20202020 6c652020 732e6d65               elem.s
   23220:	656c7974 6965682e 20746867 6f70203d     tyle.height = po
   23230:	202b2073 3b272527 20200a0d 20202020     s + '%';..      
   23240:	0d7d2020 200a0d0a 20202020 66202020       }....        f
   23250:	74636e75 206e6f69 65766f6d 6961725f     unction move_rai
   23260:	6f70286e 7b202973 20200a0d 20202020     n(pos) {..      
   23270:	20202020 61762020 6c652072 3d206d65           var elem =
   23280:	636f6420 6e656d75 65672e74 656c4574      document.getEle
   23290:	746e656d 64497942 61722228 622d6e69     mentById("rain-b
   232a0:	29227261 200a0d3b 20202020 20202020     ar");..         
   232b0:	65202020 2e6d656c 6c797473 65682e65        elem.style.he
   232c0:	74686769 70203d20 2b20736f 27252720     ight = pos + '%'
   232d0:	200a0d3b 20202020 7d202020 0a0d0a0d     ;..        }....
   232e0:	20202020 20202020 636e7566 6e6f6974             function
   232f0:	766f6d20 75735f65 6f70286e 7b202973      move_sun(pos) {
   23300:	20200a0d 20202020 20202020 61762020     ..            va
   23310:	6c652072 3d206d65 636f6420 6e656d75     r elem = documen
   23320:	65672e74 656c4574 746e656d 64497942     t.getElementById
   23330:	75732228 61622d6e 3b292272 20200a0d     ("sun-bar");..  
   23340:	20202020 20202020 66692020 6f702820               if (po
   23350:	3d3c2073 30303120 20262620 20736f70     s <= 100 && pos 
   23360:	2930203e 0a0d7b20 20202020 20202020     > 0) {..        
   23370:	20202020 20202020 6d656c65 7974732e             elem.sty
   23380:	682e656c 68676965 203d2074 20736f70     le.height = pos 
   23390:	2527202b 0a0d3b27 20202020 20202020     + '%';..        
   233a0:	20202020 6c65207d 69206573 70282066         } else if (p
   233b0:	3c20736f 2930203d 0a0d7b20 20202020     os <= 0) {..    
   233c0:	20202020 20202020 20202020 6d656c65                 elem
   233d0:	7974732e 682e656c 68676965 203d2074     .style.height = 
   233e0:	202b2030 3b272527 20200a0d 20202020     0 + '%';..      
   233f0:	20202020 207d2020 65736c65 0a0d7b20           } else {..
   23400:	20202020 20202020 20202020 20202020                     
   23410:	6d656c65 7974732e 682e656c 68676965     elem.style.heigh
   23420:	203d2074 20303031 2527202b 0a0d3b27     t = 100 + '%';..
   23430:	20202020 20202020 20202020 0d0a0d7d                 }...
   23440:	2020200a 20202020 0a0d7d20 0a0d0a0d     .        }......
   23450:	20202020 20202020 636e7566 6e6f6974             function
   23460:	616f6c20 74614464 20292861 200a0d7b      loadData() {.. 
   23470:	20202020 20202020 76202020 72207261                var r
   23480:	200a0d3b 20202020 20202020 74202020     ;..            t
   23490:	7b207972 20200a0d 20202020 20202020     ry {..          
   234a0:	20202020 20722020 656e203d 4d582077           r = new XM
   234b0:	7474484c 71655270 74736575 0a0d2928     LHttpRequest()..
   234c0:	20202020 20202020 20202020 6163207d                 } ca
   234d0:	20686374 20296528 200a0d7b 20202020     tch (e) {..     
   234e0:	20202020 20202020 74202020 7b207972                try {
   234f0:	20200a0d 20202020 20202020 20202020     ..              
   23500:	20202020 20722020 656e203d 63412077           r = new Ac
   23510:	65766974 6a624f58 28746365 78734d22     tiveXObject("Msx
   23520:	2e326c6d 484c4d58 22505454 200a0d29     ml2.XMLHTTP").. 
   23530:	20202020 20202020 20202020 7d202020                    }
   23540:	74616320 28206863 7b202965 20200a0d      catch (e) {..  
   23550:	20202020 20202020 20202020 20202020                     
   23560:	72742020 0d7b2079 2020200a 20202020       try {..       
   23570:	20202020 20202020 20202020 20202020                     
   23580:	3d207220 77656e20 74634120 58657669      r = new ActiveX
   23590:	656a624f 22287463 7263694d 666f736f     Object("Microsof
   235a0:	4d582e74 5454484c 0d292250 2020200a     t.XMLHTTP")..   
   235b0:	20202020 20202020 20202020 20202020                     
   235c0:	63207d20 68637461 29652820 0a0d7b20      } catch (e) {..
   235d0:	20202020 20202020 20202020 20202020                     
   235e0:	20202020 20202020 72656c61 59222874             alert("Y
   235f0:	2072756f 776f7262 20726573 73656f64     our browser does
   23600:	746f6e20 70757320 74726f70 414a4120      not support AJA
   23610:	29222158 200a0d3b 20202020 20202020     X!");..         
   23620:	20202020 20202020 20202020 72202020                    r
   23630:	72757465 6166206e 0d65736c 2020200a     eturn false..   
   23640:	20202020 20202020 20202020 20202020                     
   23650:	0a0d7d20 20202020 20202020 20202020      }..            
   23660:	20202020 200a0d7d 20202020 20202020         }..         
   23670:	7d202020 20200a0d 20202020 20202020        }..          
   23680:	2e722020 65726e6f 73796461 65746174       r.onreadystate
   23690:	6e616863 3d206567 6e756620 6f697463     change = functio
   236a0:	2029286e 200a0d7b 20202020 20202020     n() {..         
   236b0:	20202020 69202020 72282066 6165722e            if (r.rea
   236c0:	74537964 20657461 34203d3d 0d7b2029     dyState == 4) {.
   236d0:	2020200a 20202020 20202020 20202020     .               
   236e0:	20202020 202f2f20 20736572 7427203d          // res = 't
   236f0:	206b6f6f 202b2027 656e2828 61442077     ook ' + ((new Da
   23700:	29286574 65672e29 6d695474 20292865     te()).getTime() 
   23710:	7473202d 2e747261 54746567 28656d69     - start.getTime(
   23720:	2f202929 30303120 202b2030 65732027     )) / 1000 + ' se
   23730:	646e6f63 0d3b2773 2020200a 20202020     conds';..       
   23740:	20202020 20202020 20202020 73657220                  res
   23750:	72203d20 7365722e 736e6f70 78655465      = r.responseTex
   23760:	70732e74 2874696c 29222c22 200a0d3b     t.split(",");.. 
   23770:	20202020 20202020 20202020 20202020                     
   23780:	76202020 74207261 56706d65 3d206c61        var tempVal =
   23790:	74614d20 6f722e68 28646e75 5b736572      Math.round(res[
   237a0:	3b295d30 20200a0d 20202020 20202020     0]);..          
   237b0:	20202020 20202020 61762020 75682072               var hu
   237c0:	5664696d 3d206c61 74614d20 6f722e68     midVal = Math.ro
   237d0:	28646e75 5b736572 0d295d31 2020200a     und(res[1])..   
   237e0:	20202020 20202020 20202020 20202020                     
   237f0:	72617620 56565520 3d206c61 74614d20      var UVVal = Mat
   23800:	6f722e68 28646e75 5b736572 0d295d32     h.round(res[2]).
   23810:	2020200a 20202020 20202020 20202020     .               
   23820:	20202020 766f6d20 68745f65 6f6d7265          move_thermo
   23830:	30303128 74202d20 56706d65 3b296c61     (100 - tempVal);
   23840:	20200a0d 20202020 20202020 20202020     ..              
   23850:	20202020 6f6d2020 725f6576 286e6961           move_rain(
   23860:	20303031 7568202d 5664696d 3b296c61     100 - humidVal);
   23870:	20200a0d 20202020 20202020 20202020     ..              
   23880:	20202020 6f6d2020 735f6576 31286e75           move_sun(1
   23890:	2d203030 56552820 206c6156 3033202f     00 - (UVVal / 30
   238a0:	0d3b2929 2020200a 20202020 20202020     ));..           
   238b0:	20202020 20202020 636f6420 6e656d75              documen
   238c0:	65672e74 656c4574 746e656d 64497942     t.getElementById
   238d0:	65742228 6552706d 6e696461 6c615667     ("tempReadingVal
   238e0:	692e2922 72656e6e 4c4d5448 74203d20     ").innerHTML = t
   238f0:	56706d65 0d3b6c61 2020200a 20202020     empVal;..       
   23900:	20202020 20202020 20202020 636f6420                  doc
   23910:	6e656d75 65672e74 656c4574 746e656d     ument.getElement
   23920:	64497942 61722228 65526e69 6e696461     ById("rainReadin
   23930:	6c615667 692e2922 72656e6e 4c4d5448     gVal").innerHTML
   23940:	68203d20 64696d75 3b6c6156 20200a0d      = humidVal;..  
   23950:	20202020 20202020 20202020 20202020                     
   23960:	6f642020 656d7563 672e746e 6c457465       document.getEl
   23970:	6e656d65 49794274 73222864 65526e75     ementById("sunRe
   23980:	6e696461 6c615667 692e2922 72656e6e     adingVal").inner
   23990:	4c4d5448 55203d20 6c615656 200a0d3b     HTML = UVVal;.. 
   239a0:	20202020 20202020 20202020 20202020                     
   239b0:	2f202020 6f64202f 656d7563 672e746e        // document.g
   239c0:	6c457465 6e656d65 49794274 64222864     etElementById("d
   239d0:	226f6d65 6e692e29 4872656e 204c4d54     emo").innerHTML 
   239e0:	6572203d 0a0d3b73 20202020 20202020     = res;..        
   239f0:	20202020 20202020 20202020 74202f2f                 // t
   23a00:	5f706d65 656e696c 7070612e 28646e65     emp_line.append(
   23a10:	2077656e 65746144 672e2928 69547465     new Date().getTi
   23a20:	2928656d 6572202c 5d305b73 0a0d3b29     me(), res[0]);..
   23a30:	20202020 20202020 20202020 20202020                     
   23a40:	20202020 68202f2f 64696d75 6e696c5f         // humid_lin
   23a50:	70612e65 646e6570 77656e28 74614420     e.append(new Dat
   23a60:	2e292865 54746567 28656d69 72202c29     e().getTime(), r
   23a70:	315b7365 0d3b295d 2020200a 20202020     es[1]);..       
   23a80:	20202020 20202020 20202020 202f2f20                  // 
   23a90:	6c5f7675 2e656e69 65707061 6e28646e     uv_line.append(n
   23aa0:	44207765 28657461 65672e29 6d695474     ew Date().getTim
   23ab0:	2c292865 73657220 295d325b 200a0d3b     e(), res[2]);.. 
   23ac0:	20202020 20202020 20202020 7d202020                    }
   23ad0:	20200a0d 20202020 20202020 3b7d2020     ..            };
   23ae0:	20200a0d 20202020 20202020 74732020     ..            st
   23af0:	20747261 656e203d 61442077 29286574     art = new Date()
   23b00:	200a0d3b 20202020 20202020 72202020     ;..            r
   23b10:	65706f2e 4722286e 2c225445 732f2220     .open("GET", "/s
   23b20:	6f736e65 74616472 68732e61 226c6d74     ensordata.shtml"
   23b30:	7274202c 3b296575 20200a0d 20202020     , true);..      
   23b40:	20202020 2e722020 646e6573 6c756e28           r.send(nul
   23b50:	0a0d296c 20202020 20202020 0d0a0d7d     l)..        }...
   23b60:	2020200a 20202020 74657320 65746e49     .        setInte
   23b70:	6c617672 6e756628 6f697463 2029286e     rval(function() 
   23b80:	200a0d7b 20202020 20202020 6c202020     {..            l
   23b90:	4464616f 28617461 0a0d3b29 20202020     oadData();..    
   23ba0:	20202020 32202c7d 29303035 200a0d3b         }, 2500);.. 
   23bb0:	3c202020 7263732f 3e747069 0a0d0a0d        </script>....
   23bc0:	6f622f3c 0d3e7964 3c0a0d0a 6d74682f     </body>....</htm
   23bd0:	00003e6c                                l>..

00023bd4 <data_sensordata_shtml>:
   23bd4:	6e65732f 64726f73 2e617461 6d746873     /sensordata.shtm
   23be4:	2125006c 6e657320 2d726f73 64616572     l.%! sensor-read
   23bf4:	73676e69 00000000                       ings....

00023bfc <data_smoothie_min_js>:
   23bfc:	6f6d732f 6968746f 696d5f65 736a2e6e     /smoothie_min.js
   23c0c:	66202100 74636e75 286e6f69 7b202965     .! function(e) {
   23c1c:	72617620 3d207420 65207b20 6e657478      var t = { exten
   23c2c:	66203a64 74636e75 286e6f69 207b2029     d: function() { 
   23c3c:	75677261 746e656d 5d305b73 61203d20     arguments[0] = a
   23c4c:	6d756772 73746e65 205d305b 7b207c7c     rguments[0] || {
   23c5c:	66203b7d 2820726f 20726176 203d2065     }; for (var e = 
   23c6c:	65203b31 61203c20 6d756772 73746e65     1; e < arguments
   23c7c:	6e656c2e 3b687467 2b206520 2931203d     .length; e += 1)
   23c8c:	20200a0d 20202020 20202020 20202020     ..              
   23c9c:	6f662020 76282072 69207261 206e6920       for (var i in 
   23cac:	75677261 746e656d 5d655b73 72612029     arguments[e]) ar
   23cbc:	656d7567 5b73746e 682e5d65 774f7361     guments[e].hasOw
   23ccc:	6f72506e 74726570 29692879 20262620     nProperty(i) && 
   23cdc:	626f2228 7463656a 3d3d2022 70797420     ("object" == typ
   23cec:	20666f65 75677261 746e656d 5d655b73     eof arguments[e]
   23cfc:	205d695b 7261203f 656d7567 5b73746e     [i] ? arguments[
   23d0c:	695b5d65 6e69205d 6e617473 666f6563     e][i] instanceof
   23d1c:	72724120 3f207961 67726120 6e656d75      Array ? argumen
   23d2c:	305b7374 5d695b5d 61203d20 6d756772     ts[0][i] = argum
   23d3c:	73746e65 5b5d655b 3a205d69 67726120     ents[e][i] : arg
   23d4c:	6e656d75 305b7374 5d695b5d 74203d20     uments[0][i] = t
   23d5c:	7478652e 28646e65 75677261 746e656d     .extend(argument
   23d6c:	5d305b73 2c5d695b 67726120 6e656d75     s[0][i], argumen
   23d7c:	655b7374 5d695b5d 203a2029 75677261     ts[e][i]) : argu
   23d8c:	746e656d 5d305b73 205d695b 7261203d     ments[0][i] = ar
   23d9c:	656d7567 5b73746e 695b5d65 203b295d     guments[e][i]); 
   23dac:	75746572 61206e72 6d756772 73746e65     return arguments
   23dbc:	205d305b 3b7d207d 0a0d0a0d 20202020     [0] } };....    
   23dcc:	636e7566 6e6f6974 65286920 207b2029     function i(e) { 
   23ddc:	73696874 74706f2e 736e6f69 74203d20     this.options = t
   23dec:	7478652e 28646e65 202c7d7b 65642e69     .extend({}, i.de
   23dfc:	6c756166 74704f74 736e6f69 2965202c     faultOptions, e)
   23e0c:	6874202c 632e7369 7261656c 7d202928     , this.clear() }
   23e1c:	0a0d0a0d 20202020 636e7566 6e6f6974     ....    function
   23e2c:	65286120 207b2029 73696874 74706f2e      a(e) { this.opt
   23e3c:	736e6f69 74203d20 7478652e 28646e65     ions = t.extend(
   23e4c:	202c7d7b 65642e61 6c756166 61684374     {}, a.defaultCha
   23e5c:	704f7472 6e6f6974 65202c73 74202c29     rtOptions, e), t
   23e6c:	2e736968 69726573 65537365 203d2074     his.seriesSet = 
   23e7c:	202c5d5b 73696874 7275632e 746e6572     [], this.current
   23e8c:	756c6156 6e615265 3d206567 202c3120     ValueRange = 1, 
   23e9c:	73696874 7275632e 746e6572 4d736956     this.currentVisM
   23eac:	61566e69 2065756c 2c30203d 69687420     inValue = 0, thi
   23ebc:	616c2e73 65527473 7265646e 656d6954     s.lastRenderTime
   23ecc:	6c6c694d 3d207369 7d203020 20200a0d     Millis = 0 }..  
   23edc:	2e692020 61666564 4f746c75 6f697470       i.defaultOptio
   23eec:	3d20736e 72207b20 74657365 6e756f42     ns = { resetBoun
   23efc:	6e497364 76726574 203a6c61 2c336533     dsInterval: 3e3,
   23f0c:	73657220 6f427465 73646e75 3021203a      resetBounds: !0
   23f1c:	202c7d20 72702e69 746f746f 2e657079      }, i.prototype.
   23f2c:	61656c63 203d2072 636e7566 6e6f6974     clear = function
   23f3c:	7b202928 69687420 61642e73 3d206174     () { this.data =
   23f4c:	2c5d5b20 69687420 616d2e73 6c615678      [], this.maxVal
   23f5c:	3d206575 6d754e20 2e726562 2c4e614e     ue = Number.NaN,
   23f6c:	69687420 696d2e73 6c61566e 3d206575      this.minValue =
   23f7c:	6d754e20 2e726562 204e614e 69202c7d      Number.NaN }, i
   23f8c:	6f72702e 79746f74 722e6570 74657365     .prototype.reset
   23f9c:	6e756f42 3d207364 6e756620 6f697463     Bounds = functio
   23fac:	2029286e 6669207b 68742820 642e7369     n() { if (this.d
   23fbc:	2e617461 676e656c 20296874 6874207b     ata.length) { th
   23fcc:	6d2e7369 61567861 2065756c 6874203d     is.maxValue = th
   23fdc:	642e7369 5b617461 315b5d30 74202c5d     is.data[0][1], t
   23fec:	2e736968 566e696d 65756c61 74203d20     his.minValue = t
   23ffc:	2e736968 61746164 5b5d305b 203b5d31     his.data[0][1]; 
   2400c:	20726f66 72617628 3d206520 203b3120     for (var e = 1; 
   2401c:	203c2065 73696874 7461642e 656c2e61     e < this.data.le
   2402c:	6874676e 2065203b 31203d2b 207b2029     ngth; e += 1) { 
   2403c:	20726176 203d2074 73696874 7461642e     var t = this.dat
   2404c:	5d655b61 3b5d315b 20200a0d 20202020     a[e][1];..      
   2405c:	20202020 20202020 20742020 6874203e               t > th
   2406c:	6d2e7369 61567861 2065756c 28202626     is.maxValue && (
   2407c:	73696874 78616d2e 756c6156 203d2065     this.maxValue = 
   2408c:	202c2974 203c2074 73696874 6e696d2e     t), t < this.min
   2409c:	756c6156 26262065 68742820 6d2e7369     Value && (this.m
   240ac:	61566e69 2065756c 2974203d 7d207d20     inValue = t) } }
   240bc:	736c6520 68742065 6d2e7369 61567861      else this.maxVa
   240cc:	2065756c 754e203d 7265626d 4e614e2e     lue = Number.NaN
   240dc:	6874202c 6d2e7369 61566e69 2065756c     , this.minValue 
   240ec:	754e203d 7265626d 4e614e2e 202c7d20     = Number.NaN }, 
   240fc:	72702e69 746f746f 2e657079 65707061     i.prototype.appe
   2410c:	3d20646e 6e756620 6f697463 2c65286e     nd = function(e,
   2411c:	202c7420 7b202969 726f6620 61762820      t, i) { for (va
   2412c:	20612072 6874203d 642e7369 2e617461     r a = this.data.
   2413c:	676e656c 2d206874 203b3120 3d3e2061     length - 1; a >=
   2414c:	26203020 68742026 642e7369 5b617461      0 && this.data[
   2415c:	305b5d61 203e205d 20293b65 3d2d2061     a][0] > e;) a -=
   2416c:	203b3120 2031202d 203d3d3d 203f2061      1; - 1 === a ? 
   2417c:	73696874 7461642e 70732e61 6563696c     this.data.splice
   2418c:	202c3028 5b202c30 74202c65 3a20295d     (0, 0, [e, t]) :
   2419c:	69687420 61642e73 6c2e6174 74676e65      this.data.lengt
   241ac:	203e2068 26262030 69687420 61642e73     h > 0 && this.da
   241bc:	615b6174 5d305b5d 3d3d3d20 3f206520     ta[a][0] === e ?
   241cc:	3f206920 68742820 642e7369 5b617461      i ? (this.data[
   241dc:	315b5d61 3d2b205d 202c7420 203d2074     a][1] += t, t = 
   241ec:	73696874 7461642e 5d615b61 295d315b     this.data[a][1])
   241fc:	74203a20 2e736968 61746164 5b5d615b      : this.data[a][
   2420c:	3d205d31 3a207420 3c206120 69687420     1] = t : a < thi
   2421c:	61642e73 6c2e6174 74676e65 202d2068     s.data.length - 
   2422c:	203f2031 73696874 7461642e 70732e61     1 ? this.data.sp
   2423c:	6563696c 2b206128 202c3120 5b202c30     lice(a + 1, 0, [
   2424c:	74202c65 3a20295d 69687420 61642e73     e, t]) : this.da
   2425c:	702e6174 28687375 202c655b 2c295d74     ta.push([e, t]),
   2426c:	69687420 616d2e73 6c615678 3d206575      this.maxValue =
   2427c:	4e736920 74284e61 2e736968 5678616d      isNaN(this.maxV
   2428c:	65756c61 203f2029 203a2074 6874614d     alue) ? t : Math
   2429c:	78616d2e 69687428 616d2e73 6c615678     .max(this.maxVal
   242ac:	202c6575 202c2974 73696874 6e696d2e     ue, t), this.min
   242bc:	756c6156 203d2065 614e7369 6874284e     Value = isNaN(th
   242cc:	6d2e7369 61566e69 2965756c 74203f20     is.minValue) ? t
   242dc:	4d203a20 2e687461 286e696d 73696874      : Math.min(this
   242ec:	6e696d2e 756c6156 74202c65 2c7d2029     .minValue, t) },
   242fc:	702e6920 6f746f72 65707974 6f72642e      i.prototype.dro
   2430c:	646c4f70 61746144 66203d20 74636e75     pOldData = funct
   2431c:	286e6f69 74202c65 207b2029 20726f66     ion(e, t) { for 
   2432c:	72617628 3d206920 203b3020 73696874     (var i = 0; this
   2433c:	7461642e 656c2e61 6874676e 69202d20     .data.length - i
   2434c:	203d3e20 26262074 69687420 61642e73      >= t && this.da
   2435c:	695b6174 31202b20 5d305b5d 65203c20     ta[i + 1][0] < e
   2436c:	6920293b 203d2b20 0a0d3b31 20202020     ;) i += 1;..    
   2437c:	20202020 3d212030 2069203d 74202626         0 !== i && t
   2438c:	2e736968 61746164 6c70732e 28656369     his.data.splice(
   2439c:	69202c30 2c7d2029 642e6120 75616665     0, i) }, a.defau
   243ac:	6843746c 4f747261 6f697470 3d20736e     ltChartOptions =
   243bc:	6d207b20 696c6c69 72655073 65786950      { millisPerPixe
   243cc:	32203a6c 65202c30 6c62616e 69704465     l: 20, enableDpi
   243dc:	6c616353 3a676e69 2c302120 694d7920     Scaling: !0, yMi
   243ec:	726f466e 7474616d 203a7265 636e7566     nFormatter: func
   243fc:	6e6f6974 202c6528 7b202974 74657220     tion(e, t) { ret
   2440c:	206e7275 73726170 6f6c4665 65287461     urn parseFloat(e
   2441c:	6f742e29 65786946 29742864 202c7d20     ).toFixed(t) }, 
   2442c:	78614d79 6d726f46 65747461 66203a72     yMaxFormatter: f
   2443c:	74636e75 286e6f69 74202c65 207b2029     unction(e, t) { 
   2444c:	75746572 70206e72 65737261 616f6c46     return parseFloa
   2445c:	29652874 466f742e 64657869 20297428     t(e).toFixed(t) 
   2446c:	6d202c7d 61567861 5365756c 656c6163     }, maxValueScale
   2447c:	2c31203a 6e696d20 756c6156 61635365     : 1, minValueSca
   2448c:	203a656c 69202c31 7265746e 616c6f70     le: 1, interpola
   2449c:	6e6f6974 6222203a 65697a65 202c2272     tion: "bezier", 
   244ac:	6c616373 6f6d5365 6968746f 203a676e     scaleSmoothing: 
   244bc:	3532312e 616d202c 74614478 74655361     .125, maxDataSet
   244cc:	676e654c 203a6874 73202c32 6c6f7263     Length: 2, scrol
   244dc:	6361426c 7261776b 203a7364 202c3121     lBackwards: !1, 
   244ec:	64697267 207b203a 6c6c6966 6c797453     grid: { fillStyl
   244fc:	22203a65 30303023 22303030 7473202c     e: "#000000", st
   2450c:	656b6f72 6c797453 22203a65 37373723     rokeStyle: "#777
   2451c:	22373737 696c202c 6957656e 3a687464     777", lineWidth:
   2452c:	202c3120 72616873 6e694c70 203a7365      1, sharpLines: 
   2453c:	202c3121 6c6c696d 65507369 6e694c72     !1, millisPerLin
   2454c:	31203a65 202c3365 74726576 6c616369     e: 1e3, vertical
   2455c:	74636553 736e6f69 2c32203a 726f6220     Sections: 2, bor
   2456c:	56726564 62697369 203a656c 7d203021     derVisible: !0 }
   2457c:	616c202c 736c6562 207b203a 6c6c6966     , labels: { fill
   2458c:	6c797453 22203a65 66666623 22666666     Style: "#ffffff"
   2459c:	6964202c 6c626173 203a6465 202c3121     , disabled: !1, 
   245ac:	746e6f66 657a6953 3031203a 6f66202c     fontSize: 10, fo
   245bc:	6146746e 796c696d 6d22203a 736f6e6f     ntFamily: "monos
   245cc:	65636170 70202c22 69636572 6e6f6973     pace", precision
   245dc:	2032203a 68202c7d 7a69726f 61746e6f     : 2 }, horizonta
   245ec:	6e694c6c 203a7365 7d205d5b 2e61202c     lLines: [] }, a.
   245fc:	6d696e41 43657461 61706d6f 69626974     AnimateCompatibi
   2460c:	7974696c 7b203d20 71657220 74736575     lity = { request
   2461c:	6d696e41 6f697461 6172466e 203a656d     AnimationFrame: 
   2462c:	636e7566 6e6f6974 202c6528 7b202974     function(e, t) {
   2463c:	74657220 206e7275 6e697728 2e776f64      return (window.
   2464c:	75716572 41747365 616d696e 6e6f6974     requestAnimation
   2465c:	6d617246 7c7c2065 6e697720 2e776f64     Frame || window.
   2466c:	6b626577 65527469 73657571 696e4174     webkitRequestAni
   2467c:	6974616d 72466e6f 20656d61 77207c7c     mationFrame || w
   2468c:	6f646e69 6f6d2e77 7165527a 74736575     indow.mozRequest
   2469c:	6d696e41 6f697461 6172466e 7c20656d     AnimationFrame |
   246ac:	6977207c 776f646e 65526f2e 73657571     | window.oReques
   246bc:	696e4174 6974616d 72466e6f 20656d61     tAnimationFrame 
   246cc:	77207c7c 6f646e69 736d2e77 75716552     || window.msRequ
   246dc:	41747365 616d696e 6e6f6974 6d617246     estAnimationFram
   246ec:	7c7c2065 6e756620 6f697463 2965286e     e || function(e)
   246fc:	72207b20 72757465 6977206e 776f646e      { return window
   2470c:	7465732e 656d6954 2874756f 636e7566     .setTimeout(func
   2471c:	6e6f6974 7b202928 28286520 2077656e     tion() { e((new 
   2472c:	65746144 65672e29 6d695474 29292865     Date).getTime())
   2473c:	202c7d20 20293631 632e297d 286c6c61      }, 16) }).call(
   2474c:	646e6977 202c776f 74202c65 2c7d2029     window, e, t) },
   2475c:	6e616320 416c6563 616d696e 6e6f6974      cancelAnimation
   2476c:	6d617246 66203a65 74636e75 286e6f69     Frame: function(
   2477c:	7b202965 74657220 206e7275 6e697728     e) { return (win
   2478c:	2e776f64 636e6163 6e416c65 74616d69     dow.cancelAnimat
   2479c:	466e6f69 656d6172 207c7c20 636e7566     ionFrame || func
   247ac:	6e6f6974 20296528 6c63207b 54726165     tion(e) { clearT
   247bc:	6f656d69 65287475 297d2029 6c61632e     imeout(e) }).cal
   247cc:	6977286c 776f646e 2965202c 7d207d20     l(window, e) } }
   247dc:	2e61202c 61666564 53746c75 65697265     , a.defaultSerie
   247ec:	65725073 746e6573 6f697461 74704f6e     sPresentationOpt
   247fc:	736e6f69 7b203d20 6e696c20 64695765     ions = { lineWid
   2480c:	203a6874 73202c31 6b6f7274 79745365     th: 1, strokeSty
   2481c:	203a656c 66662322 66666666 2c7d2022     le: "#ffffff" },
   2482c:	702e6120 6f746f72 65707974 6464612e      a.prototype.add
   2483c:	656d6954 69726553 3d207365 6e756620     TimeSeries = fun
   2484c:	6f697463 2c65286e 20296920 6874207b     ction(e, i) { th
   2485c:	732e7369 65697265 74655373 7375702e     is.seriesSet.pus
   2486c:	207b2868 656d6974 69726553 203a7365     h({ timeSeries: 
   2487c:	6f202c65 6f697470 203a736e 78652e74     e, options: t.ex
   2488c:	646e6574 2c7d7b28 642e6120 75616665     tend({}, a.defau
   2489c:	6553746c 73656972 73657250 61746e65     ltSeriesPresenta
   248ac:	6e6f6974 6974704f 2c736e6f 20296920     tionOptions, i) 
   248bc:	202c297d 706f2e65 6e6f6974 65722e73     }), e.options.re
   248cc:	42746573 646e756f 26262073 6f2e6520     setBounds && e.o
   248dc:	6f697470 722e736e 74657365 6e756f42     ptions.resetBoun
   248ec:	6e497364 76726574 3e206c61 26203020     dsInterval > 0 &
   248fc:	65282026 7365722e 6f427465 73646e75     & (e.resetBounds
   2490c:	656d6954 20644972 6573203d 746e4974     TimerId = setInt
   2491c:	61767265 7566286c 6974636e 29286e6f     erval(function()
   2492c:	65207b20 7365722e 6f427465 73646e75      { e.resetBounds
   2493c:	7d202928 2e65202c 6974706f 2e736e6f     () }, e.options.
   2494c:	65736572 756f4274 4973646e 7265746e     resetBoundsInter
   2495c:	296c6176 2c7d2029 702e6120 6f746f72     val)) }, a.proto
   2496c:	65707974 6d65722e 5465766f 53656d69     type.removeTimeS
   2497c:	65697265 203d2073 636e7566 6e6f6974     eries = function
   2498c:	20296528 6f66207b 76282072 74207261     (e) { for (var t
   2499c:	74203d20 2e736968 69726573 65537365      = this.seriesSe
   249ac:	656c2e74 6874676e 2069202c 3b30203d     t.length, i = 0;
   249bc:	3c206920 203b7420 3d2b2069 0d293120      i < t; i += 1).
   249cc:	2020200a 20202020 20202020 20666920     .            if 
   249dc:	69687428 65732e73 73656972 5b746553     (this.seriesSet[
   249ec:	742e5d69 53656d69 65697265 3d3d2073     i].timeSeries ==
   249fc:	2965203d 74207b20 2e736968 69726573     = e) { this.seri
   24a0c:	65537365 70732e74 6563696c 202c6928     esSet.splice(i, 
   24a1c:	203b2931 61657262 0d7d206b 2020200a     1); break }..   
   24a2c:	20202020 722e6520 74657365 6e756f42          e.resetBoun
   24a3c:	69547364 4972656d 26262064 656c6320     dsTimerId && cle
   24a4c:	6e497261 76726574 65286c61 7365722e     arInterval(e.res
   24a5c:	6f427465 73646e75 656d6954 29644972     etBoundsTimerId)
   24a6c:	202c7d20 72702e61 746f746f 2e657079      }, a.prototype.
   24a7c:	54746567 53656d69 65697265 74704f73     getTimeSeriesOpt
   24a8c:	736e6f69 66203d20 74636e75 286e6f69     ions = function(
   24a9c:	7b202965 726f6620 61762820 20742072     e) { for (var t 
   24aac:	6874203d 732e7369 65697265 74655373     = this.seriesSet
   24abc:	6e656c2e 2c687467 3d206920 203b3020     .length, i = 0; 
   24acc:	203c2069 69203b74 203d2b20 0a0d2931     i < t; i += 1)..
   24adc:	20202020 20202020 20202020 28206669                 if (
   24aec:	73696874 7265732e 53736569 695b7465     this.seriesSet[i
   24afc:	69742e5d 6553656d 73656972 3d3d3d20     ].timeSeries ===
   24b0c:	20296520 75746572 74206e72 2e736968      e) return this.
   24b1c:	69726573 65537365 5d695b74 74706f2e     seriesSet[i].opt
   24b2c:	736e6f69 202c7d20 72702e61 746f746f     ions }, a.protot
   24b3c:	2e657079 6e697262 466f5467 746e6f72     ype.bringToFront
   24b4c:	66203d20 74636e75 286e6f69 7b202965      = function(e) {
   24b5c:	726f6620 61762820 20742072 6874203d      for (var t = th
   24b6c:	732e7369 65697265 74655373 6e656c2e     is.seriesSet.len
   24b7c:	2c687467 3d206920 203b3020 203c2069     gth, i = 0; i < 
   24b8c:	69203b74 203d2b20 0a0d2931 20202020     t; i += 1)..    
   24b9c:	20202020 20202020 28206669 73696874             if (this
   24bac:	7265732e 53736569 695b7465 69742e5d     .seriesSet[i].ti
   24bbc:	6553656d 73656972 3d3d3d20 20296520     meSeries === e) 
   24bcc:	6176207b 20612072 6874203d 732e7369     { var a = this.s
   24bdc:	65697265 74655373 6c70732e 28656369     eriesSet.splice(
   24bec:	31202c69 0a0d3b29 20202020 20202020     i, 1);..        
   24bfc:	20202020 20202020 73696874 7265732e             this.ser
   24c0c:	53736569 702e7465 28687375 5d305b61     iesSet.push(a[0]
   24c1c:	62203b29 6b616572 7d207d20 2e61202c     ); break } }, a.
   24c2c:	746f7270 7079746f 74732e65 6d616572     prototype.stream
   24c3c:	3d206f54 6e756620 6f697463 2c65286e     To = function(e,
   24c4c:	20297420 6874207b 632e7369 61766e61      t) { this.canva
   24c5c:	203d2073 74202c65 2e736968 616c6564     s = e, this.dela
   24c6c:	203d2079 74202c74 2e736968 72617473     y = t, this.star
   24c7c:	20292874 61202c7d 6f72702e 79746f74     t() }, a.prototy
   24c8c:	722e6570 7a697365 203d2065 636e7566     pe.resize = func
   24c9c:	6e6f6974 7b202928 20666920 69687428     tion() { if (thi
   24cac:	706f2e73 6e6f6974 6e652e73 656c6261     s.options.enable
   24cbc:	53697044 696c6163 2620676e 69772026     DpiScaling && wi
   24ccc:	776f646e 20262620 3d212031 6977203d     ndow && 1 !== wi
   24cdc:	776f646e 7665642e 50656369 6c657869     ndow.devicePixel
   24cec:	69746152 7b20296f 72617620 3d206520     Ratio) { var e =
   24cfc:	6e697720 2e776f64 69766564 69506563      window.devicePi
   24d0c:	526c6578 6f697461 200a0d2c 20202020     xelRatio,..     
   24d1c:	20202020 20202020 74202020 70203d20                t = p
   24d2c:	65737261 28746e49 73696874 6e61632e     arseInt(this.can
   24d3c:	2e736176 41746567 69727474 65747562     vas.getAttribute
   24d4c:	69772228 22687464 0d2c2929 2020200a     ("width")),..   
   24d5c:	20202020 20202020 20202020 3d206920                  i =
   24d6c:	72617020 6e496573 68742874 632e7369      parseInt(this.c
   24d7c:	61766e61 65672e73 74744174 75626972     anvas.getAttribu
   24d8c:	22286574 67696568 29227468 0a0d3b29     te("height"));..
   24d9c:	20202020 20202020 20202020 73696874                 this
   24dac:	69726f2e 616e6967 6469576c 26206874     .originalWidth &
   24dbc:	614d2026 662e6874 726f6f6c 69687428     & Math.floor(thi
   24dcc:	726f2e73 6e696769 69576c61 20687464     s.originalWidth 
   24ddc:	2965202a 3d3d3d20 7c207420 7428207c     * e) === t || (t
   24dec:	2e736968 6769726f 6c616e69 74646957     his.originalWidt
   24dfc:	203d2068 74202c74 2e736968 766e6163     h = t, this.canv
   24e0c:	732e7361 74417465 62697274 28657475     as.setAttribute(
   24e1c:	64697722 2c226874 74614d20 6c662e68     "width", Math.fl
   24e2c:	28726f6f 202a2074 742e2965 7274536f     oor(t * e).toStr
   24e3c:	28676e69 202c2929 73696874 6e61632e     ing()), this.can
   24e4c:	2e736176 6c797473 69772e65 20687464     vas.style.width 
   24e5c:	2074203d 7022202b 202c2278 73696874     = t + "px", this
   24e6c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   24e7c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   24e8c:	2965202c 74202c29 2e736968 6769726f     , e)), this.orig
   24e9c:	6c616e69 67696548 26207468 614d2026     inalHeight && Ma
   24eac:	662e6874 726f6f6c 69687428 726f2e73     th.floor(this.or
   24ebc:	6e696769 65486c61 74686769 65202a20     iginalHeight * e
   24ecc:	3d3d2029 2069203d 28207c7c 73696874     ) === i || (this
   24edc:	69726f2e 616e6967 6965486c 20746867     .originalHeight 
   24eec:	2c69203d 69687420 61632e73 7361766e     = i, this.canvas
   24efc:	7465732e 72747441 74756269 68222865     .setAttribute("h
   24f0c:	68676965 202c2274 6874614d 6f6c662e     eight", Math.flo
   24f1c:	6928726f 65202a20 6f742e29 69727453     or(i * e).toStri
   24f2c:	2928676e 74202c29 2e736968 766e6163     ng()), this.canv
   24f3c:	732e7361 656c7974 6965682e 20746867     as.style.height 
   24f4c:	2069203d 7022202b 202c2278 73696874     = i + "px", this
   24f5c:	6e61632e 2e736176 43746567 65746e6f     .canvas.getConte
   24f6c:	22287478 29226432 6163732e 6528656c     xt("2d").scale(e
   24f7c:	2965202c 207d2029 61202c7d 6f72702e     , e)) } }, a.pro
   24f8c:	79746f74 732e6570 74726174 66203d20     totype.start = f
   24f9c:	74636e75 286e6f69 207b2029 28206669     unction() { if (
   24fac:	69687421 72662e73 29656d61 76207b20     !this.frame) { v
   24fbc:	65207261 66203d20 74636e75 286e6f69     ar e = function(
   24fcc:	207b2029 73696874 6172662e 3d20656d     ) { this.frame =
   24fdc:	412e6120 616d696e 6f436574 7461706d      a.AnimateCompat
   24fec:	6c696269 2e797469 75716572 41747365     ibility.requestA
   24ffc:	616d696e 6e6f6974 6d617246 75662865     nimationFrame(fu
   2500c:	6974636e 29286e6f 74207b20 2e736968     nction() { this.
   2501c:	646e6572 29287265 2865202c 2e7d2029     render(), e() }.
   2502c:	646e6962 69687428 20292973 69622e7d     bind(this)) }.bi
   2503c:	7428646e 29736968 200a0d3b 20202020     nd(this);..     
   2504c:	20202020 65202020 7d202928 202c7d20            e() } }, 
   2505c:	72702e61 746f746f 2e657079 706f7473     a.prototype.stop
   2506c:	66203d20 74636e75 286e6f69 207b2029      = function() { 
   2507c:	73696874 6172662e 2620656d 61282026     this.frame && (a
   2508c:	696e412e 6574616d 706d6f43 62697461     .AnimateCompatib
   2509c:	74696c69 61632e79 6c65636e 6d696e41     ility.cancelAnim
   250ac:	6f697461 6172466e 7428656d 2e736968     ationFrame(this.
   250bc:	6d617266 202c2965 656c6564 74206574     frame), delete t
   250cc:	2e736968 6d617266 7d202965 2e61202c     his.frame) }, a.
   250dc:	746f7270 7079746f 70752e65 65746164     prototype.update
   250ec:	756c6156 6e615265 3d206567 6e756620     ValueRange = fun
   250fc:	6f697463 2029286e 6f66207b 76282072     ction() { for (v
   2510c:	65207261 74203d20 2e736968 6974706f     ar e = this.opti
   2511c:	2c736e6f 3d207420 6d754e20 2e726562     ons, t = Number.
   2512c:	2c4e614e 3d206920 6d754e20 2e726562     NaN, i = Number.
   2513c:	2c4e614e 3d206120 203b3020 203c2061     NaN, a = 0; a < 
   2514c:	73696874 7265732e 53736569 6c2e7465     this.seriesSet.l
   2515c:	74676e65 61203b68 203d2b20 7b202931     ength; a += 1) {
   2516c:	72617620 3d207320 69687420 65732e73      var s = this.se
   2517c:	73656972 5b746553 742e5d61 53656d69     riesSet[a].timeS
   2518c:	65697265 0a0d3b73 20202020 20202020     eries;..        
   2519c:	20202020 614e7369 2e73284e 5678616d         isNaN(s.maxV
   251ac:	65756c61 7c7c2029 20742820 7369203d     alue) || (t = is
   251bc:	284e614e 3f202974 6d2e7320 61567861     NaN(t) ? s.maxVa
   251cc:	2065756c 614d203a 6d2e6874 74287861     lue : Math.max(t
   251dc:	2e73202c 5678616d 65756c61 202c2929     , s.maxValue)), 
   251ec:	614e7369 2e73284e 566e696d 65756c61     isNaN(s.minValue
   251fc:	7c7c2029 20692820 7369203d 284e614e     ) || (i = isNaN(
   2520c:	3f202969 6d2e7320 61566e69 2065756c     i) ? s.minValue 
   2521c:	614d203a 6d2e6874 69286e69 2e73202c     : Math.min(i, s.
   2522c:	566e696d 65756c61 7d202929 20666920     minValue)) } if 
   2523c:	6c756e28 3d21206c 6d2e6520 61567861     (null != e.maxVa
   2524c:	2065756c 2074203f 2e65203d 5678616d     lue ? t = e.maxV
   2525c:	65756c61 74203a20 203d2a20 616d2e65     alue : t *= e.ma
   2526c:	6c615678 63536575 2c656c61 6c756e20     xValueScale, nul
   2527c:	3d21206c 6d2e6520 61566e69 2065756c     l != e.minValue 
   2528c:	2069203f 2e65203d 566e696d 65756c61     ? i = e.minValue
   2529c:	69203a20 203d2d20 6874614d 7362612e      : i -= Math.abs
   252ac:	2a206928 6d2e6520 61566e69 5365756c     (i * e.minValueS
   252bc:	656c6163 69202d20 74202c29 2e736968     cale - i), this.
   252cc:	6974706f 2e736e6f 6e615279 75466567     options.yRangeFu
   252dc:	6974636e 20296e6f 6176207b 206e2072     nction) { var n 
   252ec:	6874203d 6f2e7369 6f697470 792e736e     = this.options.y
   252fc:	676e6152 6e754665 6f697463 207b286e     RangeFunction({ 
   2530c:	3a6e696d 202c6920 3a78616d 7d207420     min: i, max: t }
   2531c:	0a0d3b29 20202020 20202020 20202020     );..            
   2532c:	203d2069 696d2e6e 74202c6e 6e203d20     i = n.min, t = n
   2533c:	78616d2e 69207d20 21282066 614e7369     .max } if (!isNa
   2534c:	2974284e 20262620 4e736921 69284e61     N(t) && !isNaN(i
   2535c:	7b202929 72617620 3d207220 2d207420     )) { var r = t -
   2536c:	2d206920 69687420 75632e73 6e657272      i - this.curren
   2537c:	6c615674 61526575 2c65676e 20200a0d     tValueRange,..  
   2538c:	20202020 20202020 20202020 206c2020                   l 
   2539c:	2069203d 6874202d 632e7369 65727275     = i - this.curre
   253ac:	6956746e 6e694d73 756c6156 0a0d3b65     ntVisMinValue;..
   253bc:	20202020 20202020 20202020 73696874                 this
   253cc:	4173692e 616d696e 676e6974 6c616353     .isAnimatingScal
   253dc:	203d2065 6874614d 7362612e 20297228     e = Math.abs(r) 
   253ec:	312e203e 207c7c20 6874614d 7362612e     > .1 || Math.abs
   253fc:	20296c28 312e203e 6874202c 632e7369     (l) > .1, this.c
   2540c:	65727275 6156746e 5265756c 65676e61     urrentValueRange
   2541c:	203d2b20 63732e65 53656c61 746f6f6d      += e.scaleSmoot
   2542c:	676e6968 72202a20 6874202c 632e7369     hing * r, this.c
   2543c:	65727275 6956746e 6e694d73 756c6156     urrentVisMinValu
   2544c:	3d2b2065 732e6520 656c6163 6f6f6d53     e += e.scaleSmoo
   2545c:	6e696874 202a2067 0d7d206c 2020200a     thing * l }..   
   2546c:	20202020 69687420 61762e73 5265756c          this.valueR
   2547c:	65676e61 7b203d20 6e696d20 2c69203a     ange = { min: i,
   2548c:	78616d20 2074203a 2c7d207d 702e6120      max: t } }, a.p
   2549c:	6f746f72 65707974 6e65722e 20726564     rototype.render 
   254ac:	7566203d 6974636e 65286e6f 2974202c     = function(e, t)
   254bc:	76207b20 69207261 28203d20 2077656e      { var i = (new 
   254cc:	65746144 65672e29 6d695474 3b292865     Date).getTime();
   254dc:	20666920 68742128 692e7369 696e4173      if (!this.isAni
   254ec:	6974616d 6353676e 29656c61 76207b20     matingScale) { v
   254fc:	61207261 4d203d20 2e687461 286e696d     ar a = Math.min(
   2550c:	20336531 2c36202f 69687420 706f2e73     1e3 / 6, this.op
   2551c:	6e6f6974 696d2e73 73696c6c 50726550     tions.millisPerP
   2552c:	6c657869 69203b29 69282066 74202d20     ixel); if (i - t
   2553c:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   2554c:	694d656d 73696c6c 61203c20 65722029     meMillis < a) re
   2555c:	6e727574 0a0d7d20 20202020 20202020     turn }..        
   2556c:	73696874 7365722e 28657a69 74202c29     this.resize(), t
   2557c:	2e736968 7473616c 646e6552 69547265     his.lastRenderTi
   2558c:	694d656d 73696c6c 69203d20 2065202c     meMillis = i, e 
   2559c:	2065203d 74207c7c 2e736968 766e6163     = e || this.canv
   255ac:	202c7361 203d2074 7c7c2074 2d206920     as, t = t || i -
   255bc:	68742820 642e7369 79616c65 207c7c20      (this.delay || 
   255cc:	202c2930 3d2d2074 25207420 69687420     0), t -= t % thi
   255dc:	706f2e73 6e6f6974 696d2e73 73696c6c     s.options.millis
   255ec:	50726550 6c657869 6176203b 20732072     PerPixel; var s 
   255fc:	2e65203d 43746567 65746e6f 22287478     = e.getContext("
   2560c:	29226432 200a0d2c 20202020 20202020     2d"),..         
   2561c:	6e202020 74203d20 2e736968 6974706f        n = this.opti
   2562c:	2c736e6f 20200a0d 20202020 20202020     ons,..          
   2563c:	20722020 207b203d 3a706f74 202c3020       r = { top: 0, 
   2564c:	7466656c 2c30203a 64697720 203a6874     left: 0, width: 
   2565c:	6c632e65 746e6569 74646957 68202c68     e.clientWidth, h
   2566c:	68676965 65203a74 696c632e 48746e65     eight: e.clientH
   2567c:	68676965 2c7d2074 20200a0d 20202020     eight },..      
   2568c:	20202020 206c2020 2074203d 2e72202d           l = t - r.
   2569c:	74646977 202a2068 696d2e6e 73696c6c     width * n.millis
   256ac:	50726550 6c657869 200a0d2c 20202020     PerPixel,..     
   256bc:	20202020 6f202020 66203d20 74636e75            o = funct
   256cc:	286e6f69 7b202965 72617620 3d207420     ion(e) { var t =
   256dc:	2d206520 69687420 75632e73 6e657272      e - this.curren
   256ec:	73695674 566e694d 65756c61 6572203b     tVisMinValue; re
   256fc:	6e727574 3d203020 74203d3d 2e736968     turn 0 === this.
   2570c:	72727563 56746e65 65756c61 676e6152     currentValueRang
   2571c:	203f2065 65682e72 74686769 72203a20     e ? r.height : r
   2572c:	6965682e 20746867 614d202d 722e6874     .height - Math.r
   2573c:	646e756f 2f207428 69687420 75632e73     ound(t / this.cu
   2574c:	6e657272 6c615674 61526575 2065676e     rrentValueRange 
   2575c:	2e72202a 67696568 20297468 69622e7d     * r.height) }.bi
   2576c:	7428646e 29736968 200a0d2c 20202020     nd(this),..     
   2577c:	20202020 68202020 66203d20 74636e75            h = funct
   2578c:	286e6f69 7b202965 74657220 206e7275     ion(e) { return 
   2579c:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   257ac:	203f2073 6874614d 756f722e 2828646e     s ? Math.round((
   257bc:	202d2074 2f202965 6d2e6e20 696c6c69     t - e) / n.milli
   257cc:	72655073 65786950 3a20296c 74614d20     sPerPixel) : Mat
   257dc:	6f722e68 28646e75 69772e72 20687464     h.round(r.width 
   257ec:	7428202d 65202d20 202f2029 696d2e6e     - (t - e) / n.mi
   257fc:	73696c6c 50726550 6c657869 3b7d2029     llisPerPixel) };
   2580c:	20666920 69687428 70752e73 65746164      if (this.update
   2581c:	756c6156 6e615265 29286567 2e73202c     ValueRange(), s.
   2582c:	746e6f66 6e203d20 62616c2e 2e736c65     font = n.labels.
   2583c:	746e6f66 657a6953 22202b20 22207870     fontSize + "px "
   2584c:	6e202b20 62616c2e 2e736c65 746e6f66      + n.labels.font
   2585c:	696d6146 202c796c 61732e73 29286576     Family, s.save()
   2586c:	2e73202c 6e617274 74616c73 2e722865     , s.translate(r.
   2587c:	7466656c 2e72202c 29706f74 2e73202c     left, r.top), s.
   2588c:	69676562 7461506e 2c292868 722e7320     beginPath(), s.r
   2589c:	28746365 30202c30 2e72202c 74646977     ect(0, 0, r.widt
   258ac:	72202c68 6965682e 29746867 2e73202c     h, r.height), s.
   258bc:	70696c63 202c2928 61732e73 29286576     clip(), s.save()
   258cc:	2e73202c 6c6c6966 6c797453 203d2065     , s.fillStyle = 
   258dc:	72672e6e 662e6469 536c6c69 656c7974     n.grid.fillStyle
   258ec:	2e73202c 61656c63 63655272 2c302874     , s.clearRect(0,
   258fc:	202c3020 69772e72 2c687464 682e7220      0, r.width, r.h
   2590c:	68676965 202c2974 69662e73 65526c6c     eight), s.fillRe
   2591c:	30287463 2c30202c 772e7220 68746469     ct(0, 0, r.width
   2592c:	2e72202c 67696568 2c297468 722e7320     , r.height), s.r
   2593c:	6f747365 29286572 2e73202c 65766173     estore(), s.save
   2594c:	202c2928 696c2e73 6957656e 20687464     (), s.lineWidth 
   2595c:	2e6e203d 64697267 6e696c2e 64695765     = n.grid.lineWid
   2596c:	202c6874 74732e73 656b6f72 6c797453     th, s.strokeStyl
   2597c:	203d2065 72672e6e 732e6469 6b6f7274     e = n.grid.strok
   2598c:	79745365 202c656c 72672e6e 6d2e6469     eStyle, n.grid.m
   2599c:	696c6c69 72655073 656e694c 30203e20     illisPerLine > 0
   259ac:	207b2029 65622e73 506e6967 28687461     ) { s.beginPath(
   259bc:	66203b29 2820726f 20726176 203d2064     ); for (var d = 
   259cc:	202d2074 20252074 72672e6e 6d2e6469     t - t % n.grid.m
   259dc:	696c6c69 72655073 656e694c 2064203b     illisPerLine; d 
   259ec:	6c203d3e 2064203b 6e203d2d 6972672e     >= l; d -= n.gri
   259fc:	696d2e64 73696c6c 4c726550 29656e69     d.millisPerLine)
   25a0c:	76207b20 75207261 68203d20 3b296428      { var u = h(d);
   25a1c:	20200a0d 20202020 20202020 20202020     ..              
   25a2c:	2e6e2020 64697267 6168732e 694c7072       n.grid.sharpLi
   25a3c:	2073656e 28202626 3d2d2075 29352e20     nes && (u -= .5)
   25a4c:	2e73202c 65766f6d 75286f54 2930202c     , s.moveTo(u, 0)
   25a5c:	2e73202c 656e696c 75286f54 2e72202c     , s.lineTo(u, r.
   25a6c:	67696568 20297468 200a0d7d 20202020     height) }..     
   25a7c:	20202020 73202020 7274732e 28656b6f            s.stroke(
   25a8c:	73202c29 6f6c632e 61506573 29286874     ), s.closePath()
   25a9c:	66207d20 2820726f 20726176 203d206d      } for (var m = 
   25aac:	6d203b31 6e203c20 6972672e 65762e64     1; m < n.grid.ve
   25abc:	63697472 65536c61 6f697463 203b736e     rticalSections; 
   25acc:	3d2b206d 20293120 6176207b 20632072     m += 1) { var c 
   25adc:	614d203d 722e6874 646e756f 2a206d28     = Math.round(m *
   25aec:	682e7220 68676965 202f2074 72672e6e      r.height / n.gr
   25afc:	762e6469 69747265 536c6163 69746365     id.verticalSecti
   25b0c:	29736e6f 200a0d3b 20202020 20202020     ons);..         
   25b1c:	6e202020 6972672e 68732e64 4c707261        n.grid.sharpL
   25b2c:	73656e69 20262620 2d206328 352e203d     ines && (c -= .5
   25b3c:	73202c29 6765622e 61506e69 29286874     ), s.beginPath()
   25b4c:	2e73202c 65766f6d 30286f54 2963202c     , s.moveTo(0, c)
   25b5c:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   25b6c:	202c6874 202c2963 74732e73 656b6f72     th, c), s.stroke
   25b7c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   25b8c:	207d2029 28206669 72672e6e 622e6469     ) } if (n.grid.b
   25b9c:	6564726f 73695672 656c6269 20262620     orderVisible && 
   25bac:	622e7328 6e696765 68746150 202c2928     (s.beginPath(), 
   25bbc:	74732e73 656b6f72 74636552 202c3028     s.strokeRect(0, 
   25bcc:	72202c30 6469772e 202c6874 65682e72     0, r.width, r.he
   25bdc:	74686769 73202c29 6f6c632e 61506573     ight), s.closePa
   25bec:	29286874 73202c29 7365722e 65726f74     th()), s.restore
   25bfc:	202c2928 6f682e6e 6f7a6972 6c61746e     (), n.horizontal
   25c0c:	656e694c 26262073 682e6e20 7a69726f     Lines && n.horiz
   25c1c:	61746e6f 6e694c6c 6c2e7365 74676e65     ontalLines.lengt
   25c2c:	0a0d2968 20202020 20202020 20202020     h)..            
   25c3c:	20726f66 72617628 3d206620 203b3020     for (var f = 0; 
   25c4c:	203c2066 6f682e6e 6f7a6972 6c61746e     f < n.horizontal
   25c5c:	656e694c 656c2e73 6874676e 2066203b     Lines.length; f 
   25c6c:	31203d2b 207b2029 20726176 203d2067     += 1) { var g = 
   25c7c:	6f682e6e 6f7a6972 6c61746e 656e694c     n.horizontalLine
   25c8c:	5d665b73 200a0d2c 20202020 20202020     s[f],..         
   25c9c:	20202020 20202020 70202020 4d203d20                p = M
   25cac:	2e687461 6e756f72 286f2864 61762e67     ath.round(o(g.va
   25cbc:	2965756c 202d2029 0d3b352e 2020200a     lue)) - .5;..   
   25ccc:	20202020 20202020 20202020 732e7320                  s.s
   25cdc:	6b6f7274 79745365 3d20656c 632e6720     trokeStyle = g.c
   25cec:	726f6c6f 207c7c20 66662322 66666666     olor || "#ffffff
   25cfc:	73202c22 6e696c2e 64695765 3d206874     ", s.lineWidth =
   25d0c:	6c2e6720 57656e69 68746469 207c7c20      g.lineWidth || 
   25d1c:	73202c31 6765622e 61506e69 29286874     1, s.beginPath()
   25d2c:	2e73202c 65766f6d 30286f54 2970202c     , s.moveTo(0, p)
   25d3c:	2e73202c 656e696c 72286f54 6469772e     , s.lineTo(r.wid
   25d4c:	202c6874 202c2970 74732e73 656b6f72     th, p), s.stroke
   25d5c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   25d6c:	0d7d2029 2020200a 20202020 726f6620     ) }..        for
   25d7c:	61762820 20532072 3b30203d 3c205320      (var S = 0; S <
   25d8c:	69687420 65732e73 73656972 2e746553      this.seriesSet.
   25d9c:	676e656c 203b6874 3d2b2053 20293120     length; S += 1) 
   25dac:	2e73207b 65766173 203b2928 20726176     { s.save(); var 
   25dbc:	203d2076 73696874 7265732e 53736569     v = this.seriesS
   25dcc:	535b7465 69742e5d 6553656d 73656972     et[S].timeSeries
   25ddc:	200a0d2c 20202020 20202020 20202020     ,..             
   25dec:	77202020 76203d20 7461642e 0a0d2c61        w = v.data,..
   25dfc:	20202020 20202020 20202020 20202020                     
   25e0c:	203d2078 73696874 7265732e 53736569     x = this.seriesS
   25e1c:	535b7465 706f2e5d 6e6f6974 0a0d3b73     et[S].options;..
   25e2c:	20202020 20202020 20202020 72642e76                 v.dr
   25e3c:	6c4f706f 74614464 2c6c2861 6d2e6e20     opOldData(l, n.m
   25e4c:	61447861 65536174 6e654c74 29687467     axDataSetLength)
   25e5c:	2e73202c 656e696c 74646957 203d2068     , s.lineWidth = 
   25e6c:	696c2e78 6957656e 2c687464 732e7320     x.lineWidth, s.s
   25e7c:	6b6f7274 79745365 3d20656c 732e7820     trokeStyle = x.s
   25e8c:	6b6f7274 79745365 202c656c 65622e73     trokeStyle, s.be
   25e9c:	506e6967 28687461 66203b29 2820726f     ginPath(); for (
   25eac:	20726176 203d2079 62202c30 30203d20     var y = 0, b = 0
   25ebc:	2056202c 2c30203d 3d205420 203b3020     , V = 0, T = 0; 
   25ecc:	203c2054 656c2e77 6874676e 20262620     T < w.length && 
   25edc:	3d212031 2e77203d 676e656c 203b6874     1 !== w.length; 
   25eec:	3d2b2054 20293120 6176207b 204e2072     T += 1) { var N 
   25efc:	2868203d 5d545b77 295d305b 200a0d2c     = h(w[T][0]),.. 
   25f0c:	20202020 20202020 20202020 20202020                     
   25f1c:	50202020 6f203d20 545b7728 5d315b5d        P = o(w[T][1]
   25f2c:	69203b29 30282066 3d3d3d20 20295420     ); if (0 === T) 
   25f3c:	203d2079 73202c4e 766f6d2e 286f5465     y = N, s.moveTo(
   25f4c:	50202c4e 0a0d3b29 20202020 20202020     N, P);..        
   25f5c:	20202020 20202020 65736c65 69777320             else swi
   25f6c:	20686374 692e6e28 7265746e 616c6f70     tch (n.interpola
   25f7c:	6e6f6974 0d7b2029 2020200a 20202020     tion) {..       
   25f8c:	20202020 20202020 20202020 73616320                  cas
   25f9c:	6c222065 61656e69 0d3a2272 2020200a     e "linear":..   
   25fac:	20202020 20202020 20202020 20202020                     
   25fbc:	73616320 6c222065 22656e69 200a0d3a      case "line":.. 
   25fcc:	20202020 20202020 20202020 20202020                     
   25fdc:	20202020 73202020 6e696c2e 286f5465            s.lineTo(
   25fec:	50202c4e 62203b29 6b616572 200a0d3b     N, P); break;.. 
   25ffc:	20202020 20202020 20202020 20202020                     
   2600c:	63202020 20657361 7a656222 22726569        case "bezier"
   2601c:	200a0d3a 20202020 20202020 20202020     :..             
   2602c:	20202020 64202020 75616665 0d3a746c            default:.
   2603c:	2020200a 20202020 20202020 20202020     .               
   2604c:	20202020 20202020 622e7320 65697a65              s.bezie
   2605c:	72754372 6f546576 74614d28 6f722e68     rCurveTo(Math.ro
   2606c:	28646e75 2b206228 20294e20 2932202f     und((b + N) / 2)
   2607c:	2c56202c 74614d20 6f722e68 28646e75     , V, Math.round(
   2608c:	202b2062 2f20294e 202c3220 4e202c50     b + N) / 2, P, N
   2609c:	2950202c 7262203b 3b6b6165 20200a0d     , P); break;..  
   260ac:	20202020 20202020 20202020 20202020                     
   260bc:	61632020 22206573 70657473 0a0d3a22       case "step":..
   260cc:	20202020 20202020 20202020 20202020                     
   260dc:	20202020 20202020 696c2e73 6f54656e             s.lineTo
   260ec:	202c4e28 202c2956 696c2e73 6f54656e     (N, V), s.lineTo
   260fc:	202c4e28 7d202950 20200a0d 20202020     (N, P) }..      
   2610c:	20202020 20202020 20622020 2c4e203d               b = N,
   2611c:	3d205620 7d205020 20200a0d 20202020      V = P }..      
   2612c:	20202020 2e772020 676e656c 3e206874           w.length >
   2613c:	26203120 78282026 6c69662e 7974536c      1 && (x.fillSty
   2614c:	2620656c 73282026 6e696c2e 286f5465     le && (s.lineTo(
   2615c:	69772e72 20687464 2e78202b 656e696c     r.width + x.line
   2616c:	74646957 202b2068 56202c31 73202c29     Width + 1, V), s
   2617c:	6e696c2e 286f5465 69772e72 20687464     .lineTo(r.width 
   2618c:	2e78202b 656e696c 74646957 202b2068     + x.lineWidth + 
   2619c:	72202c31 6965682e 20746867 2e78202b     1, r.height + x.
   261ac:	656e696c 74646957 202b2068 202c2931     lineWidth + 1), 
   261bc:	696c2e73 6f54656e 202c7928 65682e72     s.lineTo(y, r.he
   261cc:	74686769 78202b20 6e696c2e 64695765     ight + x.lineWid
   261dc:	2c296874 662e7320 536c6c69 656c7974     th), s.fillStyle
   261ec:	78203d20 6c69662e 7974536c 202c656c      = x.fillStyle, 
   261fc:	69662e73 29286c6c 78202c29 7274732e     s.fill()), x.str
   2620c:	53656b6f 656c7974 20262620 6e6f6e22     okeStyle && "non
   2621c:	21202265 78203d3d 7274732e 53656b6f     e" !== x.strokeS
   2622c:	656c7974 20262620 74732e73 656b6f72     tyle && s.stroke
   2623c:	202c2928 6c632e73 5065736f 28687461     (), s.closePath(
   2624c:	202c2929 65722e73 726f7473 20292865     )), s.restore() 
   2625c:	6669207d 6e212820 62616c2e 2e736c65     } if (!n.labels.
   2626c:	61736964 64656c62 20262620 4e736921     disabled && !isN
   2627c:	74284e61 2e736968 756c6176 6e615265     aN(this.valueRan
   2628c:	6d2e6567 20296e69 21202626 614e7369     ge.min) && !isNa
   2629c:	6874284e 762e7369 65756c61 676e6152     N(this.valueRang
   262ac:	616d2e65 20292978 6176207b 204d2072     e.max)) { var M 
   262bc:	2e6e203d 78614d79 6d726f46 65747461     = n.yMaxFormatte
   262cc:	68742872 762e7369 65756c61 676e6152     r(this.valueRang
   262dc:	616d2e65 6e202c78 62616c2e 2e736c65     e.max, n.labels.
   262ec:	63657270 6f697369 0d2c296e 2020200a     precision),..   
   262fc:	20202020 20202020 20202020 3d206b20                  k =
   2630c:	792e6e20 466e694d 616d726f 72657474      n.yMinFormatter
   2631c:	69687428 61762e73 5265756c 65676e61     (this.valueRange
   2632c:	6e696d2e 2e6e202c 6562616c 702e736c     .min, n.labels.p
   2633c:	69636572 6e6f6973 0a0d2c29 20202020     recision),..    
   2634c:	20202020 20202020 20202020 203d2046                 F = 
   2635c:	63732e6e 6c6c6f72 6b636142 64726177     n.scrollBackward
   2636c:	203f2073 203a2030 69772e72 20687464     s ? 0 : r.width 
   2637c:	2e73202d 7361656d 54657275 28747865     - s.measureText(
   2638c:	772e294d 68746469 32202d20 200a0d2c     M).width - 2,.. 
   2639c:	20202020 20202020 20202020 52202020                    R
   263ac:	6e203d20 7263732e 426c6c6f 776b6361      = n.scrollBackw
   263bc:	73647261 30203f20 72203a20 6469772e     ards ? 0 : r.wid
   263cc:	2d206874 6d2e7320 75736165 65546572     th - s.measureTe
   263dc:	6b287478 69772e29 20687464 3b32202d     xt(k).width - 2;
   263ec:	20200a0d 20202020 20202020 2e732020     ..            s.
   263fc:	6c6c6966 6c797453 203d2065 616c2e6e     fillStyle = n.la
   2640c:	736c6562 6c69662e 7974536c 202c656c     bels.fillStyle, 
   2641c:	69662e73 65546c6c 4d287478 2c46202c     s.fillText(M, F,
   2642c:	6c2e6e20 6c656261 6f662e73 6953746e      n.labels.fontSi
   2643c:	2c29657a 662e7320 546c6c69 28747865     ze), s.fillText(
   2644c:	52202c6b 2e72202c 67696568 2d207468     k, R, r.height -
   2645c:	20293220 6669207d 2e6e2820 656d6974      2) } if (n.time
   2646c:	6d617473 726f4670 7474616d 26207265     stampFormatter &
   2647c:	2e6e2026 64697267 6c696d2e 5073696c     & n.grid.millisP
   2648c:	694c7265 3e20656e 20293020 6176207b     erLine > 0) { va
   2649c:	20412072 2e6e203d 6f726373 61426c6c     r A = n.scrollBa
   264ac:	61776b63 20736472 2e73203f 7361656d     ckwards ? s.meas
   264bc:	54657275 28747865 772e296b 68746469     ureText(k).width
   264cc:	72203a20 6469772e 2d206874 6d2e7320      : r.width - s.m
   264dc:	75736165 65546572 6b287478 69772e29     easureText(k).wi
   264ec:	20687464 3b34202b 726f6620 20642820     dth + 4; for (d 
   264fc:	2074203d 2074202d 2e6e2025 64697267     = t - t % n.grid
   2650c:	6c696d2e 5073696c 694c7265 203b656e     .millisPerLine; 
   2651c:	3d3e2064 203b6c20 3d2d2064 672e6e20     d >= l; d -= n.g
   2652c:	2e646972 6c6c696d 65507369 6e694c72     rid.millisPerLin
   2653c:	7b202965 3d207520 64286820 69203b29     e) { u = h(d); i
   2654c:	21282066 63732e6e 6c6c6f72 6b636142     f (!n.scrollBack
   2655c:	64726177 26262073 3c207520 7c204120     wards && u < A |
   2656c:	2e6e207c 6f726373 61426c6c 61776b63     | n.scrollBackwa
   2657c:	20736472 75202626 41203e20 207b2029     rds && u > A) { 
   2658c:	20726176 203d2042 2077656e 65746144     var B = new Date
   2659c:	2c296428 20200a0d 20202020 20202020     (d),..          
   265ac:	20202020 20202020 20202020 204c2020                   L 
   265bc:	2e6e203d 656d6974 6d617473 726f4670     = n.timestampFor
   265cc:	7474616d 42287265 0a0d2c29 20202020     matter(B),..    
   265dc:	20202020 20202020 20202020 20202020                     
   265ec:	20202020 203d2057 656d2e73 72757361         W = s.measur
   265fc:	78655465 294c2874 6469772e 0d3b6874     eText(L).width;.
   2660c:	2020200a 20202020 20202020 20202020     .               
   2661c:	20202020 3d204120 732e6e20 6c6f7263          A = n.scrol
   2662c:	6361426c 7261776b 3f207364 2b207520     lBackwards ? u +
   2663c:	2b205720 3a203220 2d207520 2d205720      W + 2 : u - W -
   2664c:	202c3220 69662e73 74536c6c 20656c79      2, s.fillStyle 
   2665c:	2e6e203d 6562616c 662e736c 536c6c69     = n.labels.fillS
   2666c:	656c7974 2e6e202c 6f726373 61426c6c     tyle, n.scrollBa
   2667c:	61776b63 20736472 2e73203f 6c6c6966     ckwards ? s.fill
   2668c:	74786554 202c4c28 72202c75 6965682e     Text(L, u, r.hei
   2669c:	20746867 2932202d 73203a20 6c69662e     ght - 2) : s.fil
   266ac:	7865546c 2c4c2874 2d207520 202c5720     lText(L, u - W, 
   266bc:	65682e72 74686769 32202d20 207d2029     r.height - 2) } 
   266cc:	0d7d207d 2020200a 20202020 722e7320     } }..        s.r
   266dc:	6f747365 29286572 202c7d20 69742e61     estore() }, a.ti
   266ec:	6f46656d 74616d72 20726574 7566203d     meFormatter = fu
   266fc:	6974636e 65286e6f 0d7b2029 2020200a     nction(e) {..   
   2670c:	20202020 6e756620 6f697463 2874206e          function t(
   2671c:	7b202965 74657220 206e7275 3c206528     e) { return (e <
   2672c:	20303120 3022203f 203a2022 20292222      10 ? "0" : "") 
   2673c:	2065202b 6572207d 6e727574 65287420     + e } return t(e
   2674c:	7465672e 72756f48 29292873 22202b20     .getHours()) + "
   2675c:	2b20223a 65287420 7465672e 756e694d     :" + t(e.getMinu
   2676c:	28736574 2b202929 223a2220 74202b20     tes()) + ":" + t
   2677c:	672e6528 65537465 646e6f63 29292873     (e.getSeconds())
   2678c:	202c7d20 69542e65 6553656d 73656972      }, e.TimeSeries
   2679c:	69203d20 2e65202c 6f6f6d53 65696874      = i, e.Smoothie
   267ac:	72616843 203d2074 287d2061 646e7522     Chart = a }("und
   267bc:	6e696665 20226465 74203d3d 6f657079     efined" == typeo
   267cc:	78652066 74726f70 203f2073 73696874     f exports ? this
   267dc:	65203a20 726f7078 3b297374 00000000      : exports);....

000267ec <data_stats_shtml>:
   267ec:	6174732f 732e7374 6c6d7468 44213c00     /stats.shtml.<!D
   267fc:	5954434f 48204550 3e4c4d54 683c0a0d     OCTYPE HTML>..<h
   2680c:	3e6c6d74 0a0d0a0d 6165683c 0a0d3e64     tml>....<head>..
   2681c:	20202020 7469743c 4a3e656c 27656b61         <title>Jake'
   2682c:	65772073 65687461 74732072 6f697461     s weather statio
   2683c:	6874206e 79676e69 69742f3c 3e656c74     n thingy</title>
   2684c:	20200a0d 6d3c2020 20617465 70747468     ..    <meta http
   2685c:	7571652d 223d7669 746e6f63 2d746e65     -equiv="content-
   2686c:	65707974 6f632022 6e65746e 74223d74     type" content="t
   2687c:	2f747865 6c6d7468 6863203b 65737261     ext/html; charse
   2688c:	73693d74 38382d6f 312d3935 3e2f2022     t=iso-8859-1" />
   2689c:	20200a0d 733c2020 656c7974 64656d20     ..    <style med
   268ac:	223d6169 226c6c61 70797420 74223d65     ia="all" type="t
   268bc:	2f747865 22737363 200a0d3e 20202020     ext/css">..     
   268cc:	40202020 6f706d69 22207472 2f737363        @import "css/
   268dc:	6c797473 632e7365 3b227373 20200a0d     styles.css";..  
   268ec:	2f3c2020 6c797473 0a0d3e65 65682f3c       </style>..</he
   268fc:	0d3e6461 3c0a0d0a 79646f62 200a0d3e     ad>....<body>.. 
   2690c:	3c202020 20766964 223d6469 6e69616d        <div id="main
   2691c:	0a0d3e22 20202020 20202020 7669643c     ">..        <div
   2692c:	3d646920 61656822 22726564 200a0d3e      id="header">.. 
   2693c:	20202020 20202020 3c202020 72682061                <a hr
   2694c:	223d6665 65646e69 74682e78 20226c6d     ef="index.html" 
   2695c:	73616c63 6c223d73 226f676f 6d693c3e     class="logo"><im
   2696c:	72732067 69223d63 632f676d 64756f6c     g src="img/cloud
   2697c:	6f676f4c 676e702e 69772022 3d687464     Logo.png" width=
   2698c:	30303122 65682022 74686769 3038223d     "100" height="80
   2699c:	6c612022 22223d74 3c3e2f20 0d3e612f     " alt="" /></a>.
   269ac:	200a0d0a 20202020 20202020 3c202020     ...            <
   269bc:	69206c75 74223d64 6e2d706f 67697661     ul id="top-navig
   269cc:	6f697461 0d3e226e 2020200a 20202020     ation">..       
   269dc:	20202020 20202020 696c3c20 70733c3e              <li><sp
   269ec:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   269fc:	6e69223d 2e786564 6c6d7468 6f483e22     ="index.html">Ho
   26a0c:	2f3c656d 2f3c3e61 6e617073 732f3c3e     me</a></span></s
   26a1c:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   26a2c:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   26a3c:	20202020 20202020 20202020 696c3c20                  <li
   26a4c:	70733c3e 3c3e6e61 6e617073 20613c3e     ><span><span><a 
   26a5c:	66657268 6164223d 6f626873 2e647261     href="dashboard.
   26a6c:	6d746873 443e226c 62687361 6472616f     shtml">Dashboard
   26a7c:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   26a8c:	0a0d3e6e 20202020 20202020 20202020     n>..            
   26a9c:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   26aac:	20202020 20202020 3c202020 3c3e696c                <li><
   26abc:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   26acc:	223d6665 746e6f63 2e6c6f72 6d746873     ef="control.shtm
   26adc:	433e226c 72746e6f 2f3c6c6f 2f3c3e61     l">Control</a></
   26aec:	6e617073 732f3c3e 3e6e6170 20200a0d     span></span>..  
   26afc:	20202020 20202020 20202020 2f3c2020                   </
   26b0c:	0d3e696c 2020200a 20202020 20202020     li>..           
   26b1c:	20202020 696c3c20 616c6320 223d7373          <li class="
   26b2c:	69746361 3e226576 6170733c 733c3e6e     active"><span><s
   26b3c:	3e6e6170 6820613c 3d666572 61747322     pan><a href="sta
   26b4c:	732e7374 6c6d7468 43543e22 74532050     ts.shtml">TCP St
   26b5c:	3c737461 3c3e612f 6170732f 2f3c3e6e     ats</a></span></
   26b6c:	6e617073 200a0d3e 20202020 20202020     span>..         
   26b7c:	20202020 3c202020 3e696c2f 20200a0d            </li>..  
   26b8c:	20202020 20202020 20202020 6c3c2020                   <l
   26b9c:	733c3e69 3e6e6170 6170733c 613c3e6e     i><span><span><a
   26bac:	65726820 74223d66 732e7063 6c6d7468      href="tcp.shtml
   26bbc:	6f433e22 63656e6e 6e6f6974 612f3c73     ">Connections</a
   26bcc:	732f3c3e 3e6e6170 70732f3c 0d3e6e61     ></span></span>.
   26bdc:	2020200a 20202020 20202020 20202020     .               
   26bec:	6c2f3c20 0a0d3e69 20202020 20202020      </li>..        
   26bfc:	20202020 6c752f3c 200a0d3e 20202020         </ul>..     
   26c0c:	3c202020 7669642f 0d0a0d3e 2020200a        </div>....   
   26c1c:	20202020 69643c20 64692076 696d223d          <div id="mi
   26c2c:	656c6464 0a0d3e22 20202020 20202020     ddle">..        
   26c3c:	20202020 3e32683c 7774654e 206b726f         <h2>Network 
   26c4c:	74617473 69747369 2f3c7363 0d3e3268     statistics</h2>.
   26c5c:	2020200a 20202020 20202020 61743c20     .            <ta
   26c6c:	20656c62 74646977 33223d68 20223030     ble width="300" 
   26c7c:	64726f62 223d7265 0d3e2230 2020200a     border="0">..   
   26c8c:	20202020 20202020 20202020 72743c20                  <tr
   26c9c:	200a0d3e 20202020 20202020 20202020     >..             
   26cac:	20202020 3c202020 61206474 6e67696c            <td align
   26cbc:	656c223d 3e227466 20200a0d 20202020     ="left">..      
   26ccc:	20202020 20202020 20202020 20202020                     
   26cdc:	663c2020 20746e6f 65636166 6f63223d       <font face="co
   26cec:	65697275 3c3e2272 3e657270 50490a0d     urier"><pre>..IP
   26cfc:	20202020 20202020 50202020 656b6361                Packe
   26d0c:	72207374 69656365 0d646576 2020200a     ts received..   
   26d1c:	20202020 20202020 61502020 74656b63               Packet
   26d2c:	65732073 0a0d746e 20202020 20202020     s sent..        
   26d3c:	20202020 726f4620 65646177 200a0d64          Forwaded.. 
   26d4c:	20202020 20202020 20202020 706f7244                 Drop
   26d5c:	0d646570 2050490a 6f727265 20207372     ped..IP errors  
   26d6c:	50492020 72657620 6e6f6973 6165682f       IP version/hea
   26d7c:	20726564 676e656c 0a0d6874 20202020     der length..    
   26d8c:	20202020 20202020 20504920 676e656c              IP leng
   26d9c:	202c6874 68676968 74796220 200a0d65     th, high byte.. 
   26dac:	20202020 20202020 20202020 6c205049                 IP l
   26dbc:	74676e65 6c202c68 6220776f 0d657479     ength, low byte.
   26dcc:	2020200a 20202020 20202020 50492020     .             IP
   26ddc:	61726620 6e656d67 0a0d7374 20202020      fragments..    
   26dec:	20202020 20202020 61654820 20726564              Header 
   26dfc:	63656863 6d75736b 20200a0d 20202020     checksum..      
   26e0c:	20202020 57202020 676e6f72 6f727020            Wrong pro
   26e1c:	6f636f74 490a0d6c 09504d43 20202020     tocol..ICMP.    
   26e2c:	63615020 7374656b 63657220 65766965      Packets receive
   26e3c:	200a0d64 20202020 20202020 20202020     d..             
   26e4c:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   26e5c:	20202020 20202020 50202020 656b6361                Packe
   26e6c:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   26e7c:	20202020 20202020 70795420 72652065              Type er
   26e8c:	73726f72 20200a0d 20202020 20202020     rors..          
   26e9c:	43202020 6b636568 206d7573 6f727265        Checksum erro
   26eac:	0a0d7372 20504354 20202020 20202020     rs..TCP         
   26ebc:	63615020 7374656b 63657220 65766965      Packets receive
   26ecc:	200a0d64 20202020 20202020 20202020     d..             
   26edc:	6b636150 20737465 746e6573 20200a0d     Packets sent..  
   26eec:	20202020 20202020 50202020 656b6361                Packe
   26efc:	64207374 70706f72 0a0d6465 20202020     ts dropped..    
   26f0c:	20202020 20202020 65684320 75736b63              Checksu
   26f1c:	7265206d 73726f72 20200a0d 20202020     m errors..      
   26f2c:	20202020 44202020 20617461 6b636170            Data pack
   26f3c:	20737465 68746977 2074756f 734b4341     ets without ACKs
   26f4c:	20200a0d 20202020 20202020 52202020     ..             R
   26f5c:	74657365 200a0d73 20202020 20202020     esets..         
   26f6c:	20202020 72746552 6d736e61 69737369         Retransmissi
   26f7c:	61736e6f 20200a0d 20202020 20202020     onsa..          
   26f8c:	53202020 74206e79 6c63206f 6465736f        Syn to closed
   26f9c:	726f7020 550a0d74 20205044 20202020      port..UDP      
   26fac:	20202020 6b636150 20737465 706f7264         Packets drop
   26fbc:	0d646570 2020200a 20202020 20202020     ped..           
   26fcc:	61502020 74656b63 65722073 76696563       Packets receiv
   26fdc:	0a0d6465 20202020 20202020 20202020     ed..            
   26fec:	63615020 7374656b 6e657320 200a0d74      Packets sent.. 
   26ffc:	20202020 20202020 20202020 6b636150                 Pack
   2700c:	20737465 656b6863 0a0d7272 20202009     ets chkerr...   
   2701c:	6f4e2020 6e6f6320 7463656e 206e6f69       No connection 
   2702c:	6c617661 6c626169 3c0a0d65 6572702f     avaliable..</pre
   2703c:	662f3c3e 3e746e6f 20200a0d 20202020     ></font>..      
   2704c:	20202020 20202020 20202020 2f3c2020                   </
   2705c:	0d3e6474 2020200a 20202020 20202020     td>..           
   2706c:	20202020 20202020 64743c20 200a0d3e              <td>.. 
   2707c:	20202020 20202020 20202020 20202020                     
   2708c:	20202020 3c202020 746e6f66 63616620            <font fac
   2709c:	63223d65 6972756f 3e227265 6572703c     e="courier"><pre
   270ac:	2021253e 2d74656e 74617473 3c0a0d73     >%! net-stats..<
   270bc:	6572702f 662f3c3e 3e746e6f 20200a0d     /pre></font>..  
   270cc:	20202020 20202020 20202020 20202020                     
   270dc:	2f3c2020 0d3e6474 2020200a 20202020       </td>..       
   270ec:	20202020 742f3c20 656c6261 200a0d3e          </table>.. 
   270fc:	20202020 3c202020 7669642f 0d0a0d3e            </div>...
   2710c:	200a0d0a 20202020 3c202020 20766964     ...        <div 
   2711c:	223d6469 746f6f66 3e227265 69642f3c     id="footer"></di
   2712c:	0a0d3e76 20202020 69642f3c 0a0d3e76     v>..    </div>..
   2713c:	2f3c0a0d 79646f62 0d0a0d3e 682f3c0a     ..</body>....</h
   2714c:	3e6c6d74 00000000                       tml>....

00027154 <data_tcp_shtml>:
   27154:	7063742f 7468732e 3c006c6d 434f4421     /tcp.shtml.<!DOC
   27164:	45505954 4d544820 0a0d3e4c 6d74683c     TYPE HTML>..<htm
   27174:	0a0d3e6c 683c0a0d 3e646165 20200a0d     l>....<head>..  
   27184:	743c2020 656c7469 6b614a3e 20732765       <title>Jake's 
   27194:	74616577 20726568 74617473 206e6f69     weather station 
   271a4:	6e696874 2f3c7967 6c746974 0a0d3e65     thingy</title>..
   271b4:	20202020 74656d3c 74682061 652d7074         <meta http-e
   271c4:	76697571 6f63223d 6e65746e 79742d74     quiv="content-ty
   271d4:	20226570 746e6f63 3d746e65 78657422     pe" content="tex
   271e4:	74682f74 203b6c6d 72616863 3d746573     t/html; charset=
   271f4:	2d6f7369 39353838 2022312d 0a0d3e2f     iso-8859-1" />..
   27204:	20202020 7974733c 6d20656c 61696465         <style media
   27214:	6c61223d 7420226c 3d657079 78657422     ="all" type="tex
   27224:	73632f74 0d3e2273 2020200a 20202020     t/css">..       
   27234:	6d694020 74726f70 73632220 74732f73      @import "css/st
   27244:	73656c79 7373632e 0a0d3b22 20202020     yles.css";..    
   27254:	74732f3c 3e656c79 2f3c0a0d 64616568     </style>..</head
   27264:	0d0a0d3e 6f623c0a 0d3e7964 2020200a     >....<body>..   
   27274:	69643c20 64692076 616d223d 3e226e69      <div id="main">
   27284:	20200a0d 20202020 643c2020 69207669     ..        <div i
   27294:	68223d64 65646165 0d3e2272 2020200a     d="header">..   
   272a4:	20202020 20202020 20613c20 66657268              <a href
   272b4:	6e69223d 2e786564 6c6d7468 6c632022     ="index.html" cl
   272c4:	3d737361 676f6c22 3c3e226f 20676d69     ass="logo"><img 
   272d4:	3d637273 676d6922 6f6c632f 6f4c6475     src="img/cloudLo
   272e4:	702e6f67 2022676e 74646977 31223d68     go.png" width="1
   272f4:	20223030 67696568 223d7468 20223038     00" height="80" 
   27304:	3d746c61 2f202222 612f3c3e 0d0a0d3e     alt="" /></a>...
   27314:	2020200a 20202020 20202020 6c753c20     .            <ul
   27324:	3d646920 706f7422 76616e2d 74616769      id="top-navigat
   27334:	226e6f69 200a0d3e 20202020 20202020     ion">..         
   27344:	20202020 3c202020 3c3e696c 6e617073            <li><span
   27354:	70733c3e 3c3e6e61 72682061 223d6665     ><span><a href="
   27364:	65646e69 74682e78 3e226c6d 656d6f48     index.html">Home
   27374:	3e612f3c 70732f3c 3c3e6e61 6170732f     </a></span></spa
   27384:	0a0d3e6e 20202020 20202020 20202020     n>..            
   27394:	20202020 696c2f3c 200a0d3e 20202020         </li>..     
   273a4:	20202020 20202020 3c202020 3c3e696c                <li><
   273b4:	6e617073 70733c3e 3c3e6e61 72682061     span><span><a hr
   273c4:	223d6665 68736164 72616f62 68732e64     ef="dashboard.sh
   273d4:	226c6d74 7361443e 616f6268 2f3c6472     tml">Dashboard</
   273e4:	2f3c3e61 6e617073 732f3c3e 3e6e6170     a></span></span>
   273f4:	20200a0d 20202020 20202020 20202020     ..              
   27404:	2f3c2020 0d3e696c 2020200a 20202020       </li>..       
   27414:	20202020 20202020 696c3c20 70733c3e              <li><sp
   27424:	3c3e6e61 6e617073 20613c3e 66657268     an><span><a href
   27434:	6f63223d 6f72746e 68732e6c 226c6d74     ="control.shtml"
   27444:	6e6f433e 6c6f7274 3e612f3c 70732f3c     >Control</a></sp
   27454:	3c3e6e61 6170732f 0a0d3e6e 20202020     an></span>..    
   27464:	20202020 20202020 20202020 696c2f3c                 </li
   27474:	200a0d3e 20202020 20202020 20202020     >..             
   27484:	3c202020 3c3e696c 6e617073 70733c3e        <li><span><sp
   27494:	3c3e6e61 72682061 223d6665 74617473     an><a href="stat
   274a4:	68732e73 226c6d74 5043543e 61745320     s.shtml">TCP Sta
   274b4:	2f3c7374 2f3c3e61 6e617073 732f3c3e     ts</a></span></s
   274c4:	3e6e6170 20200a0d 20202020 20202020     pan>..          
   274d4:	20202020 2f3c2020 0d3e696c 2020200a           </li>..   
   274e4:	20202020 20202020 20202020 696c3c20                  <li
   274f4:	616c6320 223d7373 69746361 3e226576      class="active">
   27504:	6170733c 733c3e6e 3e6e6170 6820613c     <span><span><a h
   27514:	3d666572 70637422 7468732e 3e226c6d     ref="tcp.shtml">
   27524:	6e6e6f43 69746365 3c736e6f 3c3e612f     Connections</a><
   27534:	6170732f 2f3c3e6e 6e617073 200a0d3e     /span></span>.. 
   27544:	20202020 20202020 20202020 3c202020                    <
   27554:	3e696c2f 20200a0d 20202020 20202020     /li>..          
   27564:	2f3c2020 0d3e6c75 2020200a 20202020       </ul>..       
   27574:	642f3c20 0d3e7669 200a0d0a 20202020      </div>....     
   27584:	3c202020 20766964 223d6469 6464696d        <div id="midd
   27594:	3e22656c 20200a0d 20202020 20202020     le">..          
   275a4:	683c2020 654e3e32 726f7774 6f63206b       <h2>Network co
   275b4:	63656e6e 6e6f6974 682f3c73 0a0d3e32     nnections</h2>..
   275c4:	20202020 20202020 20202020 0d3e703c                 <p>.
   275d4:	2020200a 20202020 20202020 20202020     .               
   275e4:	61743c20 3e656c62 20200a0d 20202020      <table>..      
   275f4:	20202020 20202020 20202020 743c2020                   <t
   27604:	0a0d3e72 20202020 20202020 20202020     r>..            
   27614:	20202020 20202020 20202020 3e68743c                 <th>
   27624:	61636f4c 742f3c6c 0a0d3e68 20202020     Local</th>..    
   27634:	20202020 20202020 20202020 20202020                     
   27644:	20202020 3e68743c 6f6d6552 2f3c6574         <th>Remote</
   27654:	0d3e6874 2020200a 20202020 20202020     th>..           
   27664:	20202020 20202020 20202020 68743c20                  <th
   27674:	6174533e 2f3c6574 0d3e6874 2020200a     >State</th>..   
   27684:	20202020 20202020 20202020 20202020                     
   27694:	20202020 68743c20 7465523e 736e6172          <th>Retrans
   276a4:	7373696d 736e6f69 68742f3c 200a0d3e     missions</th>.. 
   276b4:	20202020 20202020 20202020 20202020                     
   276c4:	20202020 3c202020 543e6874 72656d69            <th>Timer
   276d4:	68742f3c 200a0d3e 20202020 20202020     </th>..         
   276e4:	20202020 20202020 20202020 3c202020                    <
   276f4:	463e6874 7367616c 68742f3c 200a0d3e     th>Flags</th>.. 
   27704:	20202020 20202020 20202020 20202020                     
   27714:	3c202020 3e72742f 20200a0d 20202020        </tr>..      
   27724:	20202020 20202020 20202020 21252020                   %!
   27734:	70637420 6e6f632d 7463656e 736e6f69      tcp-connections
   27744:	20200a0d 20202020 20202020 20202020     ..              
   27754:	2f3c2020 6c626174 0a0d3e65 20202020       </table>..    
   27764:	20202020 69642f3c 0a0d3e76 0a0d0a0d         </div>......
   27774:	20202020 20202020 7669643c 3d646920             <div id=
   27784:	6f6f6622 22726574 642f3c3e 0d3e7669     "footer"></div>.
   27794:	2020200a 642f3c20 0d3e7669 3c0a0d0a     .    </div>....<
   277a4:	646f622f 0a0d3e79 2f3c0a0d 6c6d7468     /body>....</html
   277b4:	0000003e                                >...

000277b8 <data_css_styles_css>:
   277b8:	7373632f 7974732f 2e73656c 00737363     /css/styles.css.
   277c8:	6d202a2f 206e6961 6c797473 2a207365     /* main styles *
   277d8:	0d0a0d2f 646f620a 0d7b2079 2020200a     /....body {..   
   277e8:	72616d20 3a6e6967 0d3b3020 2020200a      margin: 0;..   
   277f8:	64617020 676e6964 3b30203a 20200a0d      padding: 0;..  
   27808:	61622020 72676b63 646e756f 4223203a       background: #B
   27818:	45394442 0a0d3b45 20202020 6f6c6f63     BD9EE;..    colo
   27828:	23203a72 3b303030 20200a0d 6f662020     r: #000;..    fo
   27838:	662d746e 6c696d61 74203a79 6d6f6861     nt-family: tahom
   27848:	61202c61 6c616972 6173202c 732d736e     a, arial, sans-s
   27858:	66697265 200a0d3b 66202020 2d746e6f     erif;..    font-
   27868:	657a6973 3131203a 0d3b7870 0a0d7d0a     size: 11px;..}..
   27878:	6f660a0d 7b206d72 20200a0d 616d2020     ..form {..    ma
   27888:	6e696772 3b30203a 20200a0d 61702020     rgin: 0;..    pa
   27898:	6e696464 30203a67 0d7d0a0d 690a0d0a     dding: 0..}....i
   278a8:	7b20676d 20200a0d 6f622020 72656472     mg {..    border
   278b8:	6f6e203a 0d3b656e 0a0d7d0a 20610a0d     : none;..}....a 
   278c8:	200a0d7b 63202020 726f6c6f 3023203a     {..    color: #0
   278d8:	30363036 0a0d3b36 20202020 74786574     60606;..    text
   278e8:	6365642d 7461726f 3a6e6f69 6e6f6e20     -decoration: non
   278f8:	7d0a0d65 0a0d0a0d 6f683a61 20726576     e..}....a:hover 
   27908:	200a0d7b 74202020 2d747865 6f636564     {..    text-deco
   27918:	69746172 203a6e6f 65646e75 6e696c72     ration: underlin
   27928:	7d0a0d65 0a0d0a0d 75706e69 0d7b2074     e..}....input {.
   27938:	2020200a 72657620 61636974 6c612d6c     .    vertical-al
   27948:	3a6e6769 64696d20 0d656c64 0a0d7d0a     ign: middle..}..
   27958:	662e0a0d 74616f6c 7466656c 0a0d7b20     ...floatleft {..
   27968:	20202020 616f6c66 6c203a74 20746665         float: left 
   27978:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   27988:	6c662e0a 7274616f 74686769 0a0d7b20     ..floatright {..
   27998:	20202020 616f6c66 72203a74 74686769         float: right
   279a8:	6d692120 74726f70 0d746e61 0a0d7d0a      !important..}..
   279b8:	632e0a0d 7261656c 0a0d7b20 20202020     ...clear {..    
   279c8:	61656c63 62203a72 2068746f 706d6921     clear: both !imp
   279d8:	6174726f 0a0d746e 0d0a0d7d 6f622e0a     ortant..}.....bo
   279e8:	7b20646c 20200a0d 6f662020 772d746e     ld {..    font-w
   279f8:	68676965 62203a74 20646c6f 706d6921     eight: bold !imp
   27a08:	6174726f 0a0d746e 0d0a0d7d 6f6e2e0a     ortant..}.....no
   27a18:	6c616d72 0a0d7b20 20202020 746e6f66     rmal {..    font
   27a28:	6965772d 3a746867 726f6e20 206c616d     -weight: normal 
   27a38:	706d6921 6174726f 0a0d746e 0d0a0d7d     !important..}...
   27a48:	6c622e0a 206b636f 200a0d7b 64202020     ..block {..    d
   27a58:	6c707369 203a7961 636f6c62 6921206b     isplay: block !i
   27a68:	726f706d 746e6174 0d7d0a0d 690a0d0a     mportant..}....i
   27a78:	7475706e 7865742e 0a0d2c74 656c6573     nput.text,..sele
   27a88:	0d2c7463 7865740a 65726174 0d7b2061     ct,..textarea {.
   27a98:	2020200a 6e6f6620 61662d74 796c696d     .    font-family
   27aa8:	7261203a 2c6c6169 6e617320 65732d73     : arial, sans-se
   27ab8:	3b666972 20200a0d 6f632020 3a726f6c     rif;..    color:
   27ac8:	33332320 0a0d3b33 20202020 746e6f66      #333;..    font
   27ad8:	7a69732d 31203a65 3b787032 20200a0d     -size: 12px;..  
   27ae8:	65762020 63697472 612d6c61 6e67696c       vertical-align
   27af8:	696d203a 656c6464 7d0a0d3b 0a0d0a0d     : middle;..}....
   27b08:	75706e69 65742e74 7b207478 20200a0d     input.text {..  
   27b18:	61702020 6e696464 31203a67 30207870       padding: 1px 0
   27b28:	34203020 0d3b7870 2020200a 69656820      0 4px;..    hei
   27b38:	3a746867 70343120 0a0d3b78 20202020     ght: 14px;..    
   27b48:	746e6f66 6965772d 3a746867 726f6e20     font-weight: nor
   27b58:	3b6c616d 0d7d0a0d 0d0a0d0a 202a2f0a     mal;..}....../* 
   27b68:	6e69616d 6e6f6320 6e696174 2a207265     main container *
   27b78:	0d0a0d2f 616d230a 7b206e69 20200a0d     /....#main {..  
   27b88:	69772020 3a687464 32393920 0d3b7870       width: 992px;.
   27b98:	2020200a 72616d20 3a6e6967 61203020     .    margin: 0 a
   27ba8:	3b6f7475 0d7d0a0d 0d0a0d0a 202a2f0a     uto;..}....../* 
   27bb8:	64616568 2a207265 0d0a0d2f 6568230a     header */....#he
   27bc8:	72656461 0a0d7b20 20202020 69736f70     ader {..    posi
   27bd8:	6e6f6974 6572203a 6974616c 0d3b6576     tion: relative;.
   27be8:	2020200a 64697720 203a6874 70323939     .    width: 992p
   27bf8:	0a0d3b78 20202020 67696568 203a7468     x;..    height: 
   27c08:	70363031 0a0d3b78 20202020 6b636162     106px;..    back
   27c18:	756f7267 203a646e 286c7275 692f2e2e     ground: url(../i
   27c28:	622f676d 61654867 2e726564 29666967     mg/bgHeader.gif)
   27c38:	2d6f6e20 65706572 6c207461 20746665      no-repeat left 
   27c48:	74746f62 0d3b6d6f 0a0d7d0a 0a0d0a0d     bottom;..}......
   27c58:	73202a2f 20657469 6f676f6c 0d2f2a20     /* site logo */.
   27c68:	610a0d0a 676f6c2e 0d7b206f 2020200a     ...a.logo {..   
   27c78:	736f7020 6f697469 61203a6e 6c6f7362      position: absol
   27c88:	3b657475 20200a0d 6f742020 30203a70     ute;..    top: 0
   27c98:	0d3b7870 2020200a 66656c20 30203a74     px;..    left: 0
   27ca8:	0d3b7870 0a0d7d0a 0a0d0a0d 68202a2f     px;..}....../* h
   27cb8:	65646165 61742072 2a207362 0d0a0d2f     eader tabs */...
   27cc8:	6f74230a 616e2d70 61676976 6e6f6974     .#top-navigation
   27cd8:	0a0d7b20 20202020 69736f70 6e6f6974      {..    position
   27ce8:	6261203a 756c6f73 0d3b6574 2020200a     : absolute;..   
   27cf8:	706f7420 3036203a 0d3b7870 2020200a      top: 60px;..   
   27d08:	66656c20 32203a74 3b787030 20200a0d      left: 20px;..  
   27d18:	616d2020 6e696772 3b30203a 20200a0d       margin: 0;..  
   27d28:	61702020 6e696464 30203a67 200a0d3b       padding: 0;.. 
   27d38:	6c202020 2d747369 6c797473 6e203a65        list-style: n
   27d48:	3b656e6f 0d7d0a0d 230a0d0a 2d706f74     one;..}....#top-
   27d58:	6976616e 69746167 6c206e6f 0d7b2069     navigation li {.
   27d68:	2020200a 6f6c6620 203a7461 7466656c     .    float: left
   27d78:	200a0d3b 6d202020 69677261 30203a6e     ;..    margin: 0
   27d88:	78703320 30203020 200a0d3b 68202020      3px 0 0;..    h
   27d98:	68676965 33203a74 3b787034 20200a0d     eight: 34px;..  
   27da8:	61622020 72676b63 646e756f 7275203a       background: ur
   27db8:	2e2e286c 676d692f 6261742f 6669672e     l(../img/tab.gif
   27dc8:	65722029 74616570 7420782d 0d3b706f     ) repeat-x top;.
   27dd8:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   27de8:	6f697461 696c206e 7b206120 20200a0d     ation li a {..  
   27df8:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   27e08:	20202020 70736964 3a79616c 6f6c6220         display: blo
   27e18:	0d3b6b63 2020200a 69656820 3a746867     ck;..    height:
   27e28:	70303220 0a0d3b78 20202020 656e696c      20px;..    line
   27e38:	6965682d 3a746867 70393120 0a0d3b78     -height: 19px;..
   27e48:	20202020 6f6c6f63 23203a72 30363036         color: #6060
   27e58:	0d3b3036 2020200a 64617020 676e6964     60;..    padding
   27e68:	7034203a 20302078 3b302030 0d7d0a0d     : 4px 0 0 0;..}.
   27e78:	230a0d0a 2d706f74 6976616e 69746167     ...#top-navigati
   27e88:	6c206e6f 70732069 7b206e61 20200a0d     on li span {..  
   27e98:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   27ea8:	20202020 6b636162 756f7267 203a646e         background: 
   27eb8:	286c7275 692f2e2e 742f676d 654c6261     url(../img/tabLe
   27ec8:	672e7466 20296669 722d6f6e 61657065     ft.gif) no-repea
   27ed8:	656c2074 74207466 0d3b706f 0a0d7d0a     t left top;..}..
   27ee8:	74230a0d 6e2d706f 67697661 6f697461     ..#top-navigatio
   27ef8:	696c206e 61707320 7073206e 7b206e61     n li span span {
   27f08:	20200a0d 61622020 72676b63 646e756f     ..    background
   27f18:	7275203a 2e2e286c 676d692f 6261742f     : url(../img/tab
   27f28:	68676952 69672e74 6e202966 65722d6f     Right.gif) no-re
   27f38:	74616570 67697220 74207468 0d3b706f     peat right top;.
   27f48:	2020200a 64617020 676e6964 7037203a     .    padding: 7p
   27f58:	30312078 30207870 70303120 0a0d3b78     x 10px 0 10px;..
   27f68:	0d0a0d7d 6f74230a 616e2d70 61676976     }....#top-naviga
   27f78:	6e6f6974 2e696c20 69746361 7b206576     tion li.active {
   27f88:	20200a0d 61702020 6e696464 30203a67     ..    padding: 0
   27f98:	200a0d3b 68202020 68676965 33203a74     ;..    height: 3
   27fa8:	3b787034 20200a0d 61622020 72676b63     4px;..    backgr
   27fb8:	646e756f 7275203a 2e2e286c 676d692f     ound: url(../img
   27fc8:	6261742f 69746341 672e6576 20296669     /tabActive.gif) 
   27fd8:	65706572 782d7461 706f7420 200a0d3b     repeat-x top;.. 
   27fe8:	6d202020 69677261 69722d6e 3a746867        margin-right:
   27ff8:	78703220 7d0a0d3b 0a0d0a0d 706f7423      2px;..}....#top
   28008:	76616e2d 74616769 206e6f69 612e696c     -navigation li.a
   28018:	76697463 70732065 7b206e61 20200a0d     ctive span {..  
   28028:	61622020 72676b63 646e756f 7275203a       background: ur
   28038:	2e2e286c 676d692f 6261742f 4c746341     l(../img/tabActL
   28048:	2e746665 29666967 2d6f6e20 65706572     eft.gif) no-repe
   28058:	6c207461 20746665 3b706f74 20200a0d     at left top;..  
   28068:	65682020 74686769 3433203a 0d3b7870       height: 34px;.
   28078:	0a0d7d0a 74230a0d 6e2d706f 67697661     .}....#top-navig
   28088:	6f697461 696c206e 7463612e 20657669     ation li.active 
   28098:	6e617073 61707320 0d7b206e 2020200a     span span {..   
   280a8:	63616220 6f72676b 3a646e75 6c727520      background: url
   280b8:	2f2e2e28 2f676d69 41626174 69527463     (../img/tabActRi
   280c8:	2e746867 29666967 2d6f6e20 65706572     ght.gif) no-repe
   280d8:	72207461 74686769 706f7420 200a0d3b     at right top;.. 
   280e8:	68202020 68676965 33203a74 3b787034        height: 34px;
   280f8:	20200a0d 61702020 6e696464 37203a67     ..    padding: 7
   28108:	31207870 20787030 30312030 0d3b7870     px 10px 0 10px;.
   28118:	2020200a 6e696c20 65682d65 74686769     .    line-height
   28128:	3931203a 0d3b7870 2020200a 6c6f6320     : 19px;..    col
   28138:	203a726f 36303623 3b303630 0d7d0a0d     or: #606060;..}.
   28148:	0d0a0d0a 202a2f0a 6464696d 2a20656c     ...../* middle *
   28158:	0d0a0d2f 696d230a 656c6464 0a0d7b20     /....#middle {..
   28168:	20202020 616f6c66 6c203a74 3b746665         float: left;
   28178:	20200a0d 69772020 3a687464 37363920     ..    width: 967
   28188:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   28198:	3a646e75 6c727520 2f2e2e28 2f676d69     und: url(../img/
   281a8:	694d6762 656c6464 6669672e 65722029     bgMiddle.gif) re
   281b8:	74616570 6c20792d 3b746665 20200a0d     peat-y left;..  
   281c8:	61702020 6e696464 30203a67 70333120       padding: 0 13p
   281d8:	20302078 78703532 7d0a0d3b 0a0d0a0d     x 0 25px;..}....
   281e8:	2a2f0a0d 6f6f6620 20726574 0a0d2f2a     ../* footer */..
   281f8:	66230a0d 65746f6f 0d7b2072 2020200a     ..#footer {..   
   28208:	6f6c6620 203a7461 7466656c 200a0d3b      float: left;.. 
   28218:	77202020 68746469 3031203a 0d3b2530        width: 100%;.
   28228:	2020200a 63616220 6f72676b 3a646e75     .    background:
   28238:	6c727520 2f2e2e28 2f676d69 6f466762      url(../img/bgFo
   28248:	7265746f 6669672e 6f6e2029 7065722d     oter.gif) no-rep
   28258:	3b746165 20200a0d 65682020 74686769     eat;..    height
   28268:	3531203a 0d3b7870 0a0d7d0a 63230a0d     : 15px;..}....#c
   28278:	74726168 0a0d7b20 20202020 74646977     hart {..    widt
   28288:	36203a68 78703030 200a0d3b 68202020     h: 600px;..    h
   28298:	68676965 31203a74 78703032 7d0a0d3b     eight: 120px;..}
   282a8:	0a0d0a0d 64697723 2d746567 74636573     ....#widget-sect
   282b8:	206e6f69 200a0d7b 77202020 68746469     ion {..    width
   282c8:	3131203a 3b787030 20200a0d 65682020     : 110px;..    he
   282d8:	74686769 3832203a 3b787030 20200a0d     ight: 280px;..  
   282e8:	6c662020 3a74616f 66656c20 0a0d3b74       float: left;..
   282f8:	20202020 6772616d 722d6e69 74686769         margin-right
   28308:	3032203a 0d3b7870 0a0d7d0a 74230a0d     : 20px;..}....#t
   28318:	6d726568 61622d6f 72676b63 646e756f     hermo-background
   28328:	0a0d7b20 20202020 6b636162 756f7267      {..    backgrou
   28338:	203a646e 286c7275 74616422 6d693a61     nd: url("data:im
   28348:	2f656761 2b677673 3b6c6d78 65736162     age/svg+xml;base
   28358:	502c3436 62343944 64677757 6379566d     64,PD94bWwgdmVyc
   28368:	62766c32 4d69306a 49773453 647a4269     2lvbj0iMS4wIiBzd
   28378:	5a754647 62734647 506c3532 62754a53     GFuZGFsb25lPSJub
   28388:	502f4979 4c68776a 52673053 5a755632     yI/PjwhLS0gR2VuZ
   28398:	64684a58 4f793947 63484269 6132466d     XJhdG9yOiBHcmF2a
   283a8:	61755158 4c673857 502b3053 5a324e48     XQuaW8gLS0+PHN2Z
   283b8:	62344279 63757857 6169307a 63305248     yB4bWxucz0iaHR0c
   283c8:	4c766f44 64336433 4d333579 63763579     DovL3d3dy53My5vc
   283d8:	4d76636d 4d77416a 647a3943 4969636d     mcvMjAwMC9zdmciI
   283e8:	62746848 4f7a3547 6173686e 50723557     HhtbG5zOnhsaW5rP
   283f8:	646f4a53 4f775248 64763869 4c336433     SJodHRwOi8vd3d3L
   28408:	4c7a636e 5a79396d 4f783879 4c356b54     nczLm9yZy8xOTk5L
   28418:	61736833 49723557 647a4269 5a736c48     3hsaW5rIiBzdHlsZ
   28428:	61693054 62764e58 61304647 4f753957     T0iaXNvbGF0aW9uO
   28438:	627a6c6d 64687832 49695547 5a705a48     mlzb2xhdGUiIHZpZ
   28448:	62436458 49396733 4d67416a 4e784143     XdCb3g9IjAgMCAxN
   28458:	4f755554 49324154 4e314d44 4d7a3443     TUuOTA2IDM1NC4zM
   28468:	4969457a 5a706448 506f5248 4d784953     zEiIHdpZHRoPSIxM
   28478:	4f754d44 4d7a4d54 61674979 5a705647     DMuOTMzMyIgaGVpZ
   28488:	50306832 4d794953 4d75597a 4e77496a     2h0PSIyMzYuMjIwN
   28498:	502b4969 5a6c5247 502b4d6e 61734e47     iI+PGRlZnM+PGNsa
   284a8:	59514258 496f5258 506b6c47 59664a53     XBQYXRoIGlkPSJfY
   284b8:	63707832 64684246 55666847 657a3430     2xpcFBhdGhfU04ze
   284c8:	65686458 54707047 626c566d 644f7033     XdheGppTmVlb3pOd
   284d8:	5a784958 51775a6e 5377557a 64785554     XIxZnZwQzUwSTUxd
   284e8:	5a535a54 50696f6d 5a79786a 49304e57     TZSZmoiPjxyZWN0I
   284f8:	5a706448 506f5248 4e784953 4f755554     HdpZHRoPSIxNTUuO
   28508:	49324154 5a6f4269 616e6c57 49395148     TA2IiBoZWlnaHQ9I
   28518:	4e314d6a 4d7a3443 4c69457a 4c38347a     jM1NC4zMzEiLz48L
   28528:	61734e32 59514258 506f5258 5a76776a     2NsaXBQYXRoPjwvZ
   28538:	636d5647 5a38347a 626a4279 4c776c47     GVmcz48ZyBjbGlwL
   28548:	64684258 49396747 6279566e 586a6743     XBhdGg9InVybCgjX
   28558:	61734e32 59514258 586f5258 4d4f4e31     2NsaXBQYXRoX1NOM
   28568:	59336c33 61716858 5a6c3555 54363957     3l3YXhqaU5lZW96T
   28578:	4d79566e 63325a57 4d314d45 4d316b45     nVyMWZ2cEM1MEk1M
   28588:	55325558 4b715a6d 502b4953 502b6347     XU2UmZqKSI+PGc+P
   28598:	5a6c5247 502b4d6e 62705a47 636c5248     GRlZnM+PGZpbHRlc
   285a8:	5a704269 53693044 526e566a 57454656     iBpZD0iSjVnRVFEW
   285b8:	5232706d 556a4e6b 63327757 4d47426c     mp2RkNjUWw2clBGM
   285c8:	4d576c6c 6244356d 546d646a 54696454     llWMm5DbjdmTTdiT
   285d8:	49694932 49396748 4d793069 496c4144     2IiIHg9Ii0yMDAlI
   285e8:	50354269 4d744953 4a77416a 64674953     iB5PSItMjAwJSIgd
   285f8:	646b6c32 49396747 4d77516a 49695543     2lkdGg9IjQwMCUiI
   28608:	616c6847 646f6457 4e693044 4a774144     GhlaWdodD0iNDAwJ
   28618:	5a674953 64736c6d 56795647 64703557     SIgZmlsdGVyVW5pd
   28628:	49394d48 6169396d 646a566d 64764a45     HM9Im9iamVjdEJvd
   28638:	616b3557 516e3557 4934396d 626a4269     W5kaW5nQm94IiBjb
   28648:	63767832 62703169 636c526e 6276426e     2xvci1pbnRlcnBvb
   28658:	61304647 4c753957 62705a57 636c5248     GF0aW9uLWZpbHRlc
   28668:	49394d6e 52534e6e 50694930 5a6d786a     nM9InNSR0IiPjxmZ
   28678:	64686455 617a4e58 51754657 6331786d     UdhdXNzaWFuQmx1c
   28688:	62344269 63757857 6169307a 63305248     iB4bWxucz0iaHR0c
   28698:	4c766f44 64336433 4d333579 63763579     DovL3d3dy53My5vc
   286a8:	4d76636d 4d77416a 647a3943 4969636d     mcvMjAwMC9zdmciI
   286b8:	50756c47 62544a53 59795633 63485632     GluPSJTb3VyY2VHc
   286c8:	6177466d 496a6c47 647a4269 5a455247     mFwaGljIiBzdGREZ
   286d8:	59705a58 62705258 49393432 4d75516a     XZpYXRpb249IjQuM
   286e8:	4e7a6b6a 4d35416a 4f795944 4d354d44     jkzNjA5MDYyODM5M
   286f8:	49344944 502b3869 546c5a47 636d5a32     DI4Ii8+PGZlT2Zmc
   28708:	49305632 62746848 507a3547 646f4a53     2V0IHhtbG5zPSJod
   28718:	4f775248 64763869 4c336433 4c7a636e     HRwOi8vd3d3LnczL
   28728:	5a79396d 4d793879 4c774144 5a324e33     m9yZy8yMDAwL3N2Z
   28738:	5a674979 49396748 4969496a 50355247     yIgZHg9IjIiIGR5P
   28748:	49794953 5a794269 62314e58 49395148     SIyIiByZXN1bHQ9I
   28758:	586d426e 4d77457a 5a763946 5a7a5a6d     nBmXzEwMF9vZmZzZ
   28768:	62435258 49795648 502b3869 526c5a47     XRCbHVyIi8+PGZlR
   28778:	6276786d 65675132 62733147 49394d6e     mxvb2QgeG1sbnM9I
   28788:	6430686d 4c364148 64333979 64756333     mh0dHA6Ly93d3cud
   28798:	62754d7a 4c6e4a33 4d77497a 63764144     zMub3JnLzIwMDAvc
   287a8:	496e5a33 626d4269 5a763947 626a3143     3ZnIiBmbG9vZC1jb
   287b8:	63767832 4969306a 4d77417a 4d774144     2xvcj0iIzAwMDAwM
   287c8:	5a674943 6276786d 62745132 59684233     CIgZmxvb2Qtb3BhY
   287d8:	65306c32 4d693054 4e323443 50764953     2l0eT0iMC42NSIvP
   287e8:	5a6d786a 62764e55 63764258 5a306c32     jxmZUNvbXBvc2l0Z
   287f8:	62344253 63757857 6169307a 63305248     SB4bWxucz0iaHR0c
   28808:	4c766f44 64336433 4d333579 63763579     DovL3d3dy53My5vc
   28818:	4d76636d 4d77416a 647a3943 4969636d     mcvMjAwMC9zdmciI
   28828:	4d756c47 6369306a 4d665a47 58774154     GluMj0icGZfMTAwX
   28838:	5a6d3932 646c4e6e 64734a45 49694958     29mZnNldEJsdXIiI
   28848:	5a773947 64684a58 50793947 62704a53     G9wZXJhdG9yPSJpb
   28858:	63674969 647a566d 50307857 5a774a53     iIgcmVzdWx0PSJwZ
   28868:	4d78386c 5a664244 63764a48 596f4e46     l8xMDBfZHJvcFNoY
   28878:	64765257 50764979 5a6d786a 5a734a55     WRvdyIvPjxmZUJsZ
   28888:	496b3557 62746848 507a3547 646f4a53     W5kIHhtbG5zPSJod
   28898:	4f775248 64763869 4c336433 4c7a636e     HRwOi8vd3d3LnczL
   288a8:	5a79396d 4d793879 4c774144 5a324e33     m9yZy8yMDAwL3N2Z
   288b8:	61674979 49393457 64764e6c 5a6a4a58     yIgaW49IlNvdXJjZ
   288c8:	59796455 616f4258 49694d57 4d756c47     UdyYXBoaWMiIGluM
   288d8:	6369306a 4d665a47 58774154 62795232     j0icGZfMTAwX2Ryb
   288e8:	61544233 626b4647 49696333 5a763147     3BTaGFkb3ciIG1vZ
   288f8:	49395547 6376356d 6268316d 63674943     GU9Im5vcm1hbCIgc
   28908:	647a566d 50307857 62664a53 58305633     mVzdWx0PSJfb3V0X
   28918:	4e7a457a 52723530 4d336447 64596c6b     zEzN05rRGd3MklYd
   28928:	56573157 5a345946 57304258 55334e48     W1WVFY4ZXB0WHN3U
   28938:	62734a6d 4d797330 49576c7a 502b3869     mJsb0syMzlWIi8+P
   28948:	546c5a47 636d5a32 49305632 62746848     GZlT2Zmc2V0IHhtb
   28958:	507a3547 646f4a53 4f775248 64763869     G5zPSJodHRwOi8vd
   28968:	4c336433 4c7a636e 5a79396d 4d793879     3d3LnczLm9yZy8yM
   28978:	4c774144 5a324e33 61674979 49393457     DAwL3N2ZyIgaW49I
   28988:	6476396c 4d665258 54334d54 5a45746d     l9vdXRfMTM3TmtEZ
   28998:	53796333 62316856 56555a56 636c686a     3cySVh1bVZUVjhlc
   289a8:	63595248 59536433 5376786d 4f7a497a     HRYc3dSYmxvSzIzO
   289b8:	49695956 50345247 49304953 656b4269     VYiIGR4PSI0IiBke
   289c8:	4d693054 50764969 5a6d786a 64686455     T0iMiIvPjxmZUdhd
   289d8:	617a4e58 51754657 6331786d 62344269     XNzaWFuQmx1ciB4b
   289e8:	63757857 6169307a 63305248 4c766f44     Wxucz0iaHR0cDovL
   289f8:	64336433 4d333579 63763579 4d76636d     3d3dy53My5vcmcvM
   28a08:	4d77416a 647a3943 4969636d 5a304e48     jAwMC9zdmciIHN0Z
   28a18:	646c5245 64686c6d 62766c47 4e69306a     ERldmlhdGlvbj0iN
   28a28:	4f793443 4d324d54 4e776b44 4d34496a     C4yOTM2MDkwNjI4M
   28a38:	4d776b7a 4969676a 636c4a48 64735633     zkwMjgiIHJlc3Vsd
   28a48:	63693044 4d665a47 58784154 5a6d3932     D0icGZfMTAxX29mZ
   28a58:	646c4e6e 64734a45 4c694958 5a38347a     nNldEJsdXIiLz48Z
   28a68:	6244566d 62773132 64704e33 65675547     mVDb21wb3NpdGUge
   28a78:	62733147 49394d6e 6430686d 4c364148     G1sbnM9Imh0dHA6L
   28a88:	64333979 64756333 62754d7a 4c6e4a33     y93d3cudzMub3JnL
   28a98:	4d77497a 63764144 496e5a33 62704269     zIwMDAvc3ZnIiBpb
   28aa8:	5869306a 64313932 4d783846 614f647a     j0iX291dF8xMzdOa
   28ab8:	646e5230 574a4a7a 56745648 4f57526c     0RndzJJWHVtVlRWO
   28ac8:	64775647 647a6846 62694a31 4d4c3947     GVwdFhzd1JibG9LM
   28ad8:	56354d6a 61674969 50793457 5a774a53     jM5ViIgaW4yPSJwZ
   28ae8:	4d78386c 62664644 636d5a32 51305632     l8xMDFfb2Zmc2V0Q
   28af8:	6331786d 63674969 647a566d 50307857     mx1ciIgcmVzdWx0P
   28b08:	5a774a53 4d78386c 61664644 5a323557     SJwZl8xMDFfaW52Z
   28b18:	5a7a4a58 62674953 636c4233 6230466d     XJzZSIgb3BlcmF0b
   28b28:	49394933 6431396d 50764943 5a6d786a     3I9Im91dCIvPjxmZ
   28b38:	62735a55 496b3932 62746848 507a3547     UZsb29kIHhtbG5zP
   28b48:	646f4a53 4f775248 64763869 4c336433     SJodHRwOi8vd3d3L
   28b58:	4c7a636e 5a79396d 4d793879 4c774144     nczLm9yZy8yMDAwL
   28b68:	5a324e33 5a674979 6276786d 59745132     3N2ZyIgZmxvb2QtY
   28b78:	62733932 49394933 4d774d69 4d774144     29sb3I9IiMwMDAwM
   28b88:	49694144 62735a47 4c6b3932 59773957     DAiIGZsb29kLW9wY
   28b98:	64704e57 49396b48 4e75416a 63674953     WNpdHk9IjAuNSIgc
   28ba8:	647a566d 50307857 5a774a53 4d78386c     mVzdWx0PSJwZl8xM
   28bb8:	59664644 62733932 4c694933 5a38347a     DFfY29sb3IiLz48Z
   28bc8:	6244566d 62773132 64704e33 65675547     mVDb21wb3NpdGUge
   28bd8:	62733147 49394d6e 6430686d 4c364148     G1sbnM9Imh0dHA6L
   28be8:	64333979 64756333 62754d7a 4c6e4a33     y93d3cudzMub3JnL
   28bf8:	4d77497a 63764144 496e5a33 62704269     zIwMDAvc3ZnIiBpb
   28c08:	6369306a 4d665a47 58784154 62764e32     j0icGZfMTAxX2Nvb
   28c18:	49793947 62704269 4939496a 586d426e     G9yIiBpbjI9InBmX
   28c28:	4d77457a 62703956 636c5a6e 496c4e6e     zEwMV9pbnZlcnNlI
   28c38:	63764269 59795647 63765258 6169306a     iBvcGVyYXRvcj0ia
   28c48:	49693457 636c4a48 64735633 63693044     W4iIHJlc3VsdD0ic
   28c58:	4d665a47 58784154 596f4e33 64765257     GZfMTAxX3NoYWRvd
   28c68:	50764979 5a6d786a 62764e55 63764258     yIvPjxmZUNvbXBvc
   28c78:	5a306c32 62344253 63757857 6169307a     2l0ZSB4bWxucz0ia
   28c88:	63305248 4c766f44 64336433 4d333579     HR0cDovL3d3dy53M
   28c98:	63763579 4d76636d 4d77416a 647a3943     y5vcmcvMjAwMC9zd
   28ca8:	4969636d 50756c47 5a774a53 4d78386c     mciIGluPSJwZl8xM
   28cb8:	63664644 5a686832 49333947 62704269     DFfc2hhZG93IiBpb
   28cc8:	4939496a 6476396c 4d665258 54334d54     jI9Il9vdXRfMTM3T
   28cd8:	5a45746d 53796333 62316856 56555a56     mtEZ3cySVh1bVZUV
   28ce8:	636c686a 63595248 59536433 5376786d     jhlcHRYc3dSYmxvS
   28cf8:	4f7a497a 49695956 5a773947 64684a58     zIzOVYiIG9wZXJhd
   28d08:	50793947 64764a53 4979566d 5a794269     G9yPSJvdmVyIiByZ
   28d18:	62314e58 49395148 6476396c 65665258     XN1bHQ9Il9vdXRfe
   28d28:	64483957 65334554 55315258 61615648     W9HdTE3eXR1UHVaa
   28d38:	644b6c32 61355554 64596c31 57685a30     2lKdTU5a1lYd0ZhW
   28d48:	5a355245 536f4e47 4c69496b 5a38347a     ER5ZGNoSkIiLz48Z
   28d58:	5a4e566d 5a6e4a58 5a383454 5a4e566d     mVNZXJnZT48ZmVNZ
   28d68:	5a6e4a58 5a763555 61675547 49393457     XJnZU5vZGUgaW49I
   28d78:	6476396c 65665258 64483957 65334554     l9vdXRfeW9HdTE3e
   28d88:	55315258 61615648 644b6c32 61355554     XR1UHVaa2lKdTU5a
   28d98:	64596c31 57685a30 5a355245 536f4e47     1lYd0ZhWER5ZGNoS
   28da8:	4c69496b 4c38347a 546c5a32 5a795657     kIiLz48L2ZlTWVyZ
   28db8:	502b5532 526c5a47 63314632 59704e33     2U+PGZlR2F1c3NpY
   28dc8:	62433557 49795648 62746848 507a3547     W5CbHVyIHhtbG5zP
   28dd8:	646f4a53 4f775248 64763869 4c336433     SJodHRwOi8vd3d3L
   28de8:	4c7a636e 5a79396d 4d793879 4c774144     nczLm9yZy8yMDAwL
   28df8:	5a324e33 63674979 526b5233 61325647     3N2ZyIgc3RkRGV2a
   28e08:	61304657 50753957 4c774953 4f79516a     WF0aW9uPSIwLjQyO
   28e18:	4d324d54 4e776b44 4d34496a 4d776b7a     TM2MDkwNjI4MzkwM
   28e28:	497a676a 502b3869 616d3943 5a307857     jgzIi8+PC9maWx0Z
   28e38:	502b4958 5a6b3943 507a5a57 496e786a     XI+PC9kZWZzPjxnI
   28e48:	62705a47 636c5248 6469306a 4b734a58     GZpbHRlcj0idXJsK
   28e58:	4e4b4e43 55466457 61615255 51475a6e     CNKNWdFUURaanZGQ
   28e68:	62524e32 55795a44 57795945 62795956     2NRbDZyUEYyWVYyb
   28e78:	4e754e6b 4e4e5a32 59504a32 50696b69     kNuN2ZNN2JPYikiP
   28e88:	5977786a 496f5258 49395147 494e4269     jxwYXRoIGQ9IiBNI
   28e98:	4d774544 4d313479 4e794169 4d756b54     DEwMy41MiAyNTkuM
   28ea8:	4935416a 4d677745 4c7a4154 4979556a     jA5IEwgMTAzLjUyI
   28eb8:	4c305144 4e796b6a 49444253 4d774544     DQ0LjkyNSBDIDEwM
   28ec8:	4d313479 4d7a4169 4d303453 4f675954     y41MiAzMS40MTYgO
   28ed8:	4d754d54 4930456a 4c774944 4f30516a     TMuMjE0IDIwLjQ0O
   28ee8:	4d344153 4d313443 4d794169 4e303443     SA4MC41MiAyMC40N
   28ef8:	54676b44 4d344143 4d313443 4d794169     DkgTCA4MC41MiAyM
   28f08:	4e303443 51676b44 4e324179 4d343479     C40NDkgQyA2Ny44M
   28f18:	4d67596a 4e75416a 49355144 4c335544     jYgMjAuNDQ5IDU3L
   28f28:	4979556a 4c784d44 4e78516a 4e314169     jUyIDMxLjQxNiA1N
   28f38:	4d313479 4e304169 4d353443 5467556a     y41MiA0NC45MjUgT
   28f48:	4e314143 4d313479 4e794169 4d756b54     CA1Ny41MiAyNTkuM
   28f58:	4935416a 4e674d45 4e755544 4d67677a     jA5IEMgNDUuNzggM
   28f68:	4c32596a 4934636a 49344d44 4f334944     jY2Ljc4IDM4IDI3O
   28f78:	4e353453 4d674d7a 4d67677a 4c306b6a     S45NzMgMzggMjk0L
   28f88:	4f326b6a 49444253 49344d44 4f784d44     jk2OSBDIDM4IDMxO
   28f98:	4d303443 4e67597a 4d756354 49795544     C40MzYgNTcuMDUyI
   28fa8:	4e7a4d44 4f303479 4f676744 4e754144     DMzNy40ODggODAuN
   28fb8:	4d674954 4c334d7a 4f34516a 49444243     TIgMzM3LjQ4OCBDI
   28fc8:	4d774544 4f353479 4d676344 4c334d7a     DEwMy45ODcgMzM3L
   28fd8:	4f34516a 4d784143 4d754d6a 49354d44     jQ4OCAxMjMuMDM5I
   28fe8:	4f784d44 4d303443 4d67597a 4c7a4954     DMxOC40MzYgMTIzL
   28ff8:	4f7a416a 4f794153 4f755154 49355954     jAzOSAyOTQuOTY5I
   29008:	4d674d45 4c7a4954 4f7a416a 4e794153     EMgMTIzLjAzOSAyN
   29018:	4f756b7a 497a6354 4e784544 4e793453     zkuOTczIDExNS4yN
   29028:	4e794169 4e75596a 4d67677a 4c7a4154     iAyNjYuNzggMTAzL
   29038:	4979556a 4f314944 4d793453 57676b44     jUyIDI1OS4yMDkgW
   29048:	49694169 62705a47 63747747 5a73566e     iAiIGZpbGwtcnVsZ
   29058:	5a693054 626c5a58 5a6b396d 5a674943     T0iZXZlbm9kZCIgZ
   29068:	62736c6d 63693044 4b69646d 4e7a4944     mlsbD0icmdiKDIzN
   29078:	4d797753 4d73557a 4b314d6a 64674953     SwyMzUsMjM1KSIgd
   29088:	646a566d 4c793947 5a6d5657 646a566d     mVjdG9yLWVmZmVjd
   29098:	62693044 4c75396d 596a4e58 62707857     D0ibm9uLXNjYWxpb
   290a8:	6374636d 62795233 496c7432 647a4269     mctc3Ryb2tlIiBzd
   290b8:	61764a48 64745532 646b6c32 49396747     HJva2Utd2lkdGg9I
   290c8:	49694d6a 63304e48 5a72396d 63693054     jMiIHN0cm9rZT0ic
   290d8:	4b69646d 4d734144 4b777743 63674953     mdiKDAsMCwwKSIgc
   290e8:	62795233 4c6c7432 62707857 6271566d     3Ryb2tlLWxpbmVqb
   290f8:	50756c32 61744a53 636c5258 63674969     2luPSJtaXRlciIgc
   29108:	62795233 4c6c7432 62707857 596a566d     3Ryb2tlLWxpbmVjY
   29118:	49394158 64784e6e 5a794657 63674953     XA9InNxdWFyZSIgc
   29128:	62795233 4c6c7432 64703157 62795647     3Ryb2tlLW1pdGVyb
   29138:	61746c47 49395158 4c694d6a 4c38347a     GltaXQ9IjMiLz48L
   29148:	502b6332 5a6c5247 502b4d6e 62705a47     2c+PGRlZnM+PGZpb
   29158:	636c5248 5a704269 51693044 596c5655     HRlciBpZD0iQUVlY
   29168:	4e346758 524b3547 63303445 634c5a44     Xg4NG5KRE40cDZLc
   29178:	4e466844 514f6830 564a4a6e 65685a55     DhFN0hOQnJJVUZhe
   29188:	56364e46 49694957 49396748 4d793069     FN6VWIiIHg9Ii0yM
   29198:	496c4144 50354269 4d744953 4a77416a     DAlIiB5PSItMjAwJ
   291a8:	64674953 646b6c32 49396747 4d77516a     SIgd2lkdGg9IjQwM
   291b8:	49695543 616c6847 646f6457 4e693044     CUiIGhlaWdodD0iN
   291c8:	4a774144 5a674953 64736c6d 56795647     DAwJSIgZmlsdGVyV
   291d8:	64703557 49394d48 6169396d 646a566d     W5pdHM9Im9iamVjd
   291e8:	64764a45 616b3557 516e3557 4934396d     EJvdW5kaW5nQm94I
   291f8:	626a4269 63767832 62703169 636c526e     iBjb2xvci1pbnRlc
   29208:	6276426e 61304647 4c753957 62705a57     nBvbGF0aW9uLWZpb
   29218:	636c5248 49394d6e 52534e6e 50694930     HRlcnM9InNSR0IiP
   29228:	5a6d786a 64686455 617a4e58 51754657     jxmZUdhdXNzaWFuQ
   29238:	6331786d 62344269 63757857 6169307a     mx1ciB4bWxucz0ia
   29248:	63305248 4c766f44 64336433 4d333579     HR0cDovL3d3dy53M
   29258:	63763579 4d76636d 4d77416a 647a3943     y5vcmcvMjAwMC9zd
   29268:	4969636d 5a304e48 646c5245 64686c6d     mciIHN0ZERldmlhd
   29278:	62766c47 4d69306a 4e773479 4e306744     Glvbj0iMy4wNDg0N
   29288:	4d30496a 4d32517a 4d335554 50764953     jI0MzQ2MTU3MSIvP
   29298:	5a76776a 64736c6d 50795647 5a76776a     jwvZmlsdGVyPjwvZ
   292a8:	636d5647 5a38347a 616d4279 5a307857     GVmcz48ZyBmaWx0Z
   292b8:	49394958 6279566e 516a6743 596c5655     XI9InVybCgjQUVlY
   292c8:	4e346758 524b3547 63303445 634c5a44     Xg4NG5KRE40cDZLc
   292d8:	4e466844 514f6830 564a4a6e 65685a55     DhFN0hOQnJJVUZhe
   292e8:	56364e46 49704957 5938346a 59796c32     FN6VWIpIj48Y2lyY
   292f8:	496c7832 596c5a48 63765233 5a6c3169     2xlIHZlY3Rvci1lZ
   29308:	596c5a6d 49395133 6276356d 597a3169     mZlY3Q9Im5vbi1zY
   29318:	61734632 4c6e3557 63304e58 5a72396d     2FsaW5nLXN0cm9rZ
   29328:	59674953 49396733 4c77676a 4f78556a     SIgY3g9IjgwLjUxO
   29338:	4e345954 4f7a4154 4f324d54 49326754     TY4NTAzOTM2OTg2I
   29348:	656a4269 4d693054 4c316b6a 4d77676a     iBjeT0iMjk1LjgwM
   29358:	4f30457a 4e775954 4f35496a 49326744     zE0OTYwNjI5ODg2I
   29368:	50794269 4f7a4953 4f323453 4d775544     iByPSIzOS42ODUwM
   29378:	4e7a6b7a 4e77417a 4e33677a 5a674943     zkzNzAwNzg3NCIgZ
   29388:	62736c6d 63693044 4b69646d 4d7a4944     mlsbD0icmdiKDIzM
   29398:	4e787743 4e787743 49696b43 63304e48     CwxNCwxNCkiIHN0c
   293a8:	5a72396d 61333153 61305257 4d693044     m9rZS13aWR0aD0iM
   293b8:	63674953 62795233 506c7432 5a794a53     SIgc3Ryb2tlPSJyZ
   293c8:	4d6f4932 4c777743 49704144 647a4269     2IoMCwwLDApIiBzd
   293d8:	61764a48 62745532 5a756c47 61767057     HJva2UtbGluZWpva
   293e8:	49393457 6470316d 49795647 647a4269     W49Im1pdGVyIiBzd
   293f8:	61764a48 62745532 5a756c47 63684e57     HJva2UtbGluZWNhc
   29408:	63693044 59314633 496c4a58 647a4269     D0ic3F1YXJlIiBzd
   29418:	61764a48 62745532 5a306c57 61734a58     HJva2UtbWl0ZXJsa
   29428:	64703157 4d693044 50764979 5a76776a     W1pdD0iMyIvPjwvZ
   29438:	6338347a 646a566d 50344243 4d324953     z48cmVjdCB4PSI2M
   29448:	4e323453 4969637a 49396b48 4e30496a     S42NzciIHk9IjI0N
   29458:	4e303469 49696b44 5a706448 506f5248     i40NDkiIHdpZHRoP
   29468:	4f7a4953 4e793443 4969676a 616c6847     SIzOC4yNjgiIGhla
   29478:	646f6457 4d693044 4969556a 59795248     WdodD0iMjUiIHRyY
   29488:	5a7a3557 6279396d 62693054 63304657     W5zZm9ybT0ibWF0c
   29498:	4b346c6d 4d734544 4c777743 4d734544     ml4KDEsMCwwLDEsM
   294a8:	4b777743 5a674953 62736c6d 63693044     CwwKSIgZmlsbD0ic
   294b8:	4b69646d 4d7a4944 4e787743 4e787743     mdiKDIzMCwxNCwxN
   294c8:	4c696b43 6238347a 5a756c47 4d344253     CkiLz48bGluZSB4M
   294d8:	4e693054 4e756354 497a6754 4d354269     T0iNTcuNTgzIiB5M
   294e8:	4d693054 4c33516a 4979496a 4d344269     T0iMjQ3LjIyIiB4M
   294f8:	4d69306a 4d75497a 49784d7a 4d354269     j0iMzIuMzMxIiB5M
   29508:	4d69306a 4c33516a 4979496a 5a324269     j0iMjQ3LjIyIiB2Z
   29518:	62304e57 5a744933 5a6d5a57 50304e57     WN0b3ItZWZmZWN0P
   29528:	62754a53 63743432 62684e32 5a756c47     SJub24tc2NhbGluZ
   29538:	647a3179 61764a48 49695532 63304e48     y1zdHJva2UiIHN0c
   29548:	5a72396d 61333153 61305257 4d693044     m9rZS13aWR0aD0iM
   29558:	63674979 62795233 506c7432 5a794a53     yIgc3Ryb2tlPSJyZ
   29568:	4d6f4932 4c777743 49704144 647a4269     2IoMCwwLDApIiBzd
   29578:	61764a48 62745532 5a756c47 61767057     HJva2UtbGluZWpva
   29588:	49393457 6470316d 49795647 647a4269     W49Im1pdGVyIiBzd
   29598:	61764a48 62745532 5a756c47 63684e57     HJva2UtbGluZWNhc
   295a8:	63693044 59314633 496c4a58 647a4269     D0ic3F1YXJlIiBzd
   295b8:	61764a48 62745532 5a306c57 61734a58     HJva2UtbWl0ZXJsa
   295c8:	64703157 4d693044 50764979 6173786a     W1pdD0iMyIvPjxsa
   295d8:	496c3557 50786748 4e314953 4f313479     W5lIHgxPSI1Ny41O
   295e8:	49694d44 50786b48 4f354953 4d303443     DMiIHkxPSI5OC40M
   295f8:	49694944 50796748 4d7a4953 4d7a3469     DIiIHgyPSIzMi4zM
   29608:	4969457a 50796b48 4f354953 4d303443     zEiIHkyPSI5OC40M
   29618:	49694944 596c5a48 63765233 5a6c3169     DIiIHZlY3Rvci1lZ
   29628:	596c5a6d 49395133 6276356d 597a3169     mZlY3Q9Im5vbi1zY
   29638:	61734632 4c6e3557 63304e58 5a72396d     2FsaW5nLXN0cm9rZ
   29648:	63674953 62795233 4c6c7432 5a706458     SIgc3Ryb2tlLXdpZ
   29658:	506f5248 497a4953 647a4269 61764a48     HRoPSIzIiBzdHJva
   29668:	49395532 596e4a6e 4c776769 4d734144     2U9InJnYigwLDAsM
   29678:	49696b43 63304e48 5a72396d 61733153     CkiIHN0cm9rZS1sa
   29688:	616c3557 6270396d 6269306a 5a306c57     W5lam9pbj0ibWl0Z
   29698:	49694958 63304e48 5a72396d 61733153     XIiIHN0cm9rZS1sa
   296a8:	596c3557 50774632 637a4a53 63685658     W5lY2FwPSJzcXVhc
   296b8:	4969556d 63304e48 5a72396d 61743153     mUiIHN0cm9rZS1ta
   296c8:	636c5258 6270786d 50306c57 497a4953     XRlcmxpbWl0PSIzI
   296d8:	502b3869 62707847 6567556d 49394544     i8+PGxpbmUgeDE9I
   296e8:	4c33556a 4d34556a 65674979 49394554     jU3LjU4MyIgeTE9I
   296f8:	4f30456a 4d773443 49696744 50796748     jE0OC4wMDgiIHgyP
   29708:	4d7a4953 4d7a3469 4969457a 50796b48     SIzMi4zMzEiIHkyP
   29718:	4e784953 4d756744 49344144 5a324269     SIxNDguMDA4IiB2Z
   29728:	62304e57 5a744933 5a6d5a57 50304e57     WN0b3ItZWZmZWN0P
   29738:	62754a53 63743432 62684e32 5a756c47     SJub24tc2NhbGluZ
   29748:	647a3179 61764a48 49695532 63304e48     y1zdHJva2UiIHN0c
   29758:	5a72396d 61333153 61305257 4d693044     m9rZS13aWR0aD0iM
   29768:	63674979 62795233 506c7432 5a794a53     yIgc3Ryb2tlPSJyZ
   29778:	4d6f4932 4c777743 49704144 647a4269     2IoMCwwLDApIiBzd
   29788:	61764a48 62745532 5a756c47 61767057     HJva2UtbGluZWpva
   29798:	49393457 6470316d 49795647 647a4269     W49Im1pdGVyIiBzd
   297a8:	61764a48 62745532 5a756c47 63684e57     HJva2UtbGluZWNhc
   297b8:	63693044 59314633 496c4a58 647a4269     D0ic3F1YXJlIiBzd
   297c8:	61764a48 62745532 5a306c57 61734a58     HJva2UtbWl0ZXJsa
   297d8:	64703157 4d693044 50764979 6173786a     W1pdD0iMyIvPjxsa
   297e8:	496c3557 50786748 4e314953 4f313479     W5lIHgxPSI1Ny41O
   297f8:	49694d44 50786b48 4f784953 4e756354     DMiIHkxPSIxOTcuN
   29808:	4930456a 4d344269 4d69306a 4d75497a     jE0IiB4Mj0iMzIuM
   29818:	49784d7a 4d354269 4d69306a 4c336b54     zMxIiB5Mj0iMTk3L
   29828:	4e78596a 64674943 646a566d 4c793947     jYxNCIgdmVjdG9yL
   29838:	5a6d5657 646a566d 62693044 4c75396d     WVmZmVjdD0ibm9uL
   29848:	596a4e58 62707857 6374636d 62795233     XNjYWxpbmctc3Ryb
   29858:	496c7432 647a4269 61764a48 64745532     2tlIiBzdHJva2Utd
   29868:	646b6c32 49396747 49694d6a 63304e48     2lkdGg9IjMiIHN0c
   29878:	5a72396d 63693054 4b69646d 4d734144     m9rZT0icmdiKDAsM
   29888:	4b777743 63674953 62795233 4c6c7432     CwwKSIgc3Ryb2tlL
   29898:	62707857 6271566d 50756c32 61744a53     WxpbmVqb2luPSJta
   298a8:	636c5258 63674969 62795233 4c6c7432     XRlciIgc3Ryb2tlL
   298b8:	62707857 596a566d 49394158 64784e6e     WxpbmVjYXA9InNxd
   298c8:	5a794657 63674953 62795233 4c6c7432     WFyZSIgc3Ryb2tlL
   298d8:	64703157 62795647 61746c47 49395158     W1pdGVybGltaXQ9I
   298e8:	4c694d6a 6238347a 5a756c47 4d344253     jMiLz48bGluZSB4M
   298f8:	4e693054 4e756354 497a6754 4d354269     T0iNTcuNTgzIiB5M
   29908:	4e693054 4e756344 49316b7a 4d344269     T0iNDcuNzk1IiB4M
   29918:	4d69306a 4d75497a 49784d7a 4d354269     j0iMzIuMzMxIiB5M
   29928:	4e69306a 4e756344 49316b7a 5a324269     j0iNDcuNzk1IiB2Z
   29938:	62304e57 5a744933 5a6d5a57 50304e57     WN0b3ItZWZmZWN0P
   29948:	62754a53 63743432 62684e32 5a756c47     SJub24tc2NhbGluZ
   29958:	647a3179 61764a48 49695532 63304e48     y1zdHJva2UiIHN0c
   29968:	5a72396d 61333153 61305257 4d693044     m9rZS13aWR0aD0iM
   29978:	63674979 62795233 506c7432 5a794a53     yIgc3Ryb2tlPSJyZ
   29988:	4d6f4932 4c777743 49704144 647a4269     2IoMCwwLDApIiBzd
   29998:	61764a48 62745532 5a756c47 61767057     HJva2UtbGluZWpva
   299a8:	49393457 6470316d 49795647 647a4269     W49Im1pdGVyIiBzd
   299b8:	61764a48 62745532 5a756c47 63684e57     HJva2UtbGluZWNhc
   299c8:	63693044 59314633 496c4a58 647a4269     D0ic3F1YXJlIiBzd
   299d8:	61764a48 62745532 5a306c57 61734a58     HJva2UtbWl0ZXJsa
   299e8:	64703157 4d693044 50764979 496e786a     W1pdD0iMyIvPjxnI
   299f8:	59795248 5a7a3557 6279396d 62693054     HRyYW5zZm9ybT0ib
   29a08:	63304657 4b346c6d 4d734544 4c777743     WF0cml4KDEsMCwwL
   29a18:	4d734544 4e735954 50696b69 5a30786a     DEsMTYsNikiPjx0Z
   29a28:	49306858 59795248 5a7a3557 6279396d     Xh0IHRyYW5zZm9yb
   29a38:	62693054 63304657 4b346c6d 4d734544     T0ibWF0cml4KDEsM
   29a48:	4c777743 4d734544 4e343443 4d734544     CwwLDEsMC44NDEsM
   29a58:	4e75496a 4b325144 63674953 62355233     jIuNDQ2KSIgc3R5b
   29a68:	49395547 62765a6d 5a74516e 6174466d     GU9ImZvbnQtZmFta
   29a78:	4f357857 63506469 49755647 62684e46     Wx5OidPcGVuIFNhb
   29a88:	4f6e4d6e 62765a32 6474516e 5a705632     nMnO2ZvbnQtd2VpZ
   29a98:	4f306832 4d77636a 626d7444 4c303532     2h0OjcwMDtmb250L
   29aa8:	65704e58 4d36556d 6577466a 626d7444     XNpemU6MjFweDtmb
   29ab8:	4c303532 65304e58 4f6c7857 59306c6d     250LXN0eWxlOml0Y
   29ac8:	59707857 616d747a 4f737857 4d774d69     WxpYztmaWxsOiMwM
   29ad8:	4d774144 63374144 62795233 4f6c7432     DAwMDA7c3Ryb2tlO
   29ae8:	6276356d 4937556d 7343376a 4c384d45     m5vbmU7Ij7CsEM8L
   29af8:	656c5233 502b5148 506e3943 496e786a     3RleHQ+PC9nPjxnI
   29b08:	59795248 5a7a3557 6279396d 62693054     HRyYW5zZm9ybT0ib
   29b18:	63304657 4b346c6d 4d734544 4c777743     WF0cml4KDEsMCwwL
   29b28:	4e734544 4e7a7779 4d333469 4970636a     DEsNywzNi43MjcpI
   29b38:	6438346a 64345647 63304243 6375466d     j48dGV4dCB0cmFuc
   29b48:	63765a32 4939306d 6468316d 65704a48     2Zvcm09Im1hdHJpe
   29b58:	4c786743 4d734144 4c787743 4d734144     CgxLDAsMCwxLDAsM
   29b68:	4f754954 4b324944 63674953 62355233     TIuODI2KSIgc3R5b
   29b78:	49395547 62765a6d 5a74516e 6174466d     GU9ImZvbnQtZmFta
   29b88:	4f357857 63506469 49755647 62684e46     Wx5OidPcGVuIFNhb
   29b98:	4f6e4d6e 62765a32 6474516e 5a705632     nMnO2ZvbnQtd2VpZ
   29ba8:	4f306832 4d77596a 626d7444 4c303532     2h0OjYwMDtmb250L
   29bb8:	65704e58 4d36556d 65774a54 626d7444     XNpemU6MTJweDtmb
   29bc8:	4c303532 65304e58 4f6c7857 59306c6d     250LXN0eWxlOml0Y
   29bd8:	59707857 616d747a 4f737857 4d774d69     WxpYztmaWxsOiMwM
   29be8:	4d774144 63374144 62795233 4f6c7432     DAwMDA7c3Ryb2tlO
   29bf8:	6276356d 4937556d 4d78346a 4c384144     m5vbmU7Ij4xMDA8L
   29c08:	656c5233 502b5148 506e3943 496e786a     3RleHQ+PC9nPjxnI
   29c18:	59795248 5a7a3557 6279396d 62693054     HRyYW5zZm9ybT0ib
   29c28:	63304657 4b346c6d 4d734544 4c777743     WF0cml4KDEsMCwwL
   29c38:	4d734544 4f734154 4d754154 4b784d6a     DEsMTAsOTAuMjMxK
   29c48:	502b4953 656c5248 64675148 62684a48     SI+PHRleHQgdHJhb
   29c58:	626d4e6e 50744a33 59744a53 61795258     nNmb3JtPSJtYXRya
   29c68:	4d6f6758 4c777753 4d734144 4c777753     XgoMSwwLDAsMSwwL
   29c78:	4c794544 4e79676a 49696b69 65304e48     DEyLjgyNikiIHN0e
   29c88:	506c7857 626d4a53 4c303532 62685a57     WxlPSJmb250LWZhb
   29c98:	65736c57 546e6f54 626c4233 59544269     WlseTonT3BlbiBTY
   29ca8:	4a7a3557 626d747a 4c303532 616c6458     W5zJztmb250LXdla
   29cb8:	646f6457 4d326f44 5a374144 6475396d     WdodDo2MDA7Zm9ud
   29cc8:	617a3143 4f6c7058 6379456a 5a376748     C1zaXplOjEycHg7Z
   29cd8:	6475396d 647a3143 5a736c48 64707054     m9udC1zdHlsZTppd
   29ce8:	61734647 5a374d57 62736c6d 4d6a6f44     GFsaWM7ZmlsbDojM
   29cf8:	4d774144 4f774144 63304e33 5a72396d     DAwMDAwO3N0cm9rZ
   29d08:	62757054 4f6c3532 4e2b4979 4c38557a     Tpub25lOyI+NzU8L
   29d18:	656c5233 502b5148 506e3943 496e786a     3RleHQ+PC9nPjxnI
   29d28:	59795248 5a7a3557 6279396d 62693054     HRyYW5zZm9ybT0ib
   29d38:	63304657 4b346c6d 4d734544 4c777743     WF0cml4KDEsMCwwL
   29d48:	4d734544 4d734154 4c354d54 4e7a676a     DEsMTAsMTM5LjgzN
   29d58:	50696b79 5a30786a 49306858 59795248     ykiPjx0ZXh0IHRyY
   29d68:	5a7a3557 6279396d 62693054 63304657     W5zZm9ybT0ibWF0c
   29d78:	4b346c6d 4d734544 4c777743 4d734544     ml4KDEsMCwwLDEsM
   29d88:	4d787743 4d343469 4970596a 647a4269     CwxMi44MjYpIiBzd
   29d98:	5a736c48 5a693054 6475396d 596d3143     HlsZT0iZm9udC1mY
   29da8:	62703157 4a366b48 5a773930 55673457     W1pbHk6J09wZW4gU
   29db8:	63754632 5a376379 6475396d 5a333143     2Fucyc7Zm9udC13Z
   29dc8:	616e6c57 4e365148 4f77416a 62765a32     WlnaHQ6NjAwO2Zvb
   29dd8:	6374516e 5a366c32 4d786f54 4f34426e     nQtc2l6ZToxMnB4O
   29de8:	62765a32 6374516e 62355233 61365547     2ZvbnQtc3R5bGU6a
   29df8:	62685258 4f6a6c47 62705a32 49367747     XRhbGljO2ZpbGw6I
   29e08:	4d77417a 4d774144 647a7444 61764a48     zAwMDAwMDtzdHJva
   29e18:	62365532 5a75396d 50697354 5077556a     2U6bm9uZTsiPjUwP
   29e28:	5a303943 50306858 5a76776a 5a38347a     C90ZXh0PjwvZz48Z
   29e38:	63304279 6375466d 63765a32 4939306d     yB0cmFuc2Zvcm09I
   29e48:	6468316d 65704a48 4c786743 4d734144     m1hdHJpeCgxLDAsM
   29e58:	4c787743 4c774544 4f344544 4e303453     CwxLDEwLDE4OS40N
   29e68:	49704d44 6438346a 64345647 63304243     DMpIj48dGV4dCB0c
   29e78:	6375466d 63765a32 4939306d 6468316d     mFuc2Zvcm09Im1hd
   29e88:	65704a48 4c786743 4d734144 4c787743     HJpeCgxLDAsMCwxL
   29e98:	4d754144 4c314154 4c794544 4e79676a     DAuMTA1LDEyLjgyN
   29ea8:	49696b69 65304e48 506c7857 626d4a53     ikiIHN0eWxlPSJmb
   29eb8:	4c303532 62685a57 65736c57 546e6f54     250LWZhbWlseTonT
   29ec8:	626c4233 59544269 4a7a3557 626d747a     3BlbiBTYW5zJztmb
   29ed8:	4c303532 616c6458 646f6457 4d326f44     250LXdlaWdodDo2M
   29ee8:	5a374144 6475396d 617a3143 4f6c7058     DA7Zm9udC1zaXplO
   29ef8:	6379456a 5a376748 6475396d 647a3143     jEycHg7Zm9udC1zd
   29f08:	5a736c48 64707054 61734647 5a374d57     HlsZTppdGFsaWM7Z
   29f18:	62736c6d 4d6a6f44 4d774144 4f774144     mlsbDojMDAwMDAwO
   29f28:	63304e33 5a72396d 62757054 4f6c3532     3N0cm9rZTpub25lO
   29f38:	4d2b4979 4c38556a 656c5233 502b5148     yI+MjU8L3RleHQ+P
   29f48:	506e3943 496e786a 59795248 5a7a3557     C9nPjxnIHRyYW5zZ
   29f58:	6279396d 62693054 63304657 4b346c6d     m9ybT0ibWF0cml4K
   29f68:	4d734544 4c777743 4d734544 4d734154     DEsMCwwLDEsMTAsM
   29f78:	4c344d6a 4d30516a 50696b79 5a30786a     jM4LjQ0MykiPjx0Z
   29f88:	49306858 59795248 5a7a3557 6279396d     Xh0IHRyYW5zZm9yb
   29f98:	62693054 63304657 4b346c6d 4d734544     T0ibWF0cml4KDEsM
   29fa8:	4c777743 4d734544 4d787743 4d343469     CwwLDEsMCwxMi44M
   29fb8:	4970596a 647a4269 5a736c48 5a693054     jYpIiBzdHlsZT0iZ
   29fc8:	6475396d 596d3143 62703157 4a366b48     m9udC1mYW1pbHk6J
   29fd8:	5a773930 55673457 63754632 5a376379     09wZW4gU2Fucyc7Z
   29fe8:	6475396d 5a333143 616e6c57 4e365148     m9udC13ZWlnaHQ6N
   29ff8:	4f77416a 62765a32 6374516e 5a366c32     jAwO2ZvbnQtc2l6Z
   2a008:	4d786f54 4f34426e 62765a32 6374516e     ToxMnB4O2ZvbnQtc
   2a018:	62355233 61365547 62685258 4f6a6c47     3R5bGU6aXRhbGljO
   2a028:	62705a32 49367747 4d77417a 4d774144     2ZpbGw6IzAwMDAwM
   2a038:	647a7444 61764a48 62365532 5a75396d     DtzdHJva2U6bm9uZ
   2a048:	50697354 4c38416a 656c5233 502b5148     TsiPjA8L3RleHQ+P
   2a058:	506e3943 5a76776a 4c38347a 502b6332     C9nPjwvZz48L2c+P
   2a068:	647a3943 222b636d 6f6e2029 7065722d     C9zdmc+") no-rep
   2a078:	3b746165 20200a0d 65682020 74686769     eat;..    height
   2a088:	3432203a 3b787030 20200a0d 69772020     : 240px;..    wi
   2a098:	3a687464 35303120 0d3b7870 2020200a     dth: 105px;..   
   2a0a8:	64617020 676e6964 706f742d 3033203a      padding-top: 30
   2a0b8:	7870352e 7d0a0d3b 0a0d0a0d 65687423     .5px;..}....#the
   2a0c8:	2d6f6d72 676f7270 73736572 0a0d7b20     rmo-progress {..
   2a0d8:	20202020 67696568 203a7468 70343331         height: 134p
   2a0e8:	0a0d3b78 20202020 6b636162 756f7267     x;..    backgrou
   2a0f8:	632d646e 726f6c6f 4523203a 30453036     nd-color: #E60E0
   2a108:	0a0d3b45 20202020 6772616d 6c2d6e69     E;..    margin-l
   2a118:	3a746665 70313420 0a0d3b78 20202020     eft: 41px;..    
   2a128:	74646977 32203a68 70352e35 0a0d3b78     width: 25.5px;..
   2a138:	20202020 64726f62 722d7265 75696461         border-radiu
   2a148:	32203a73 20787035 78703532 30203020     s: 25px 25px 0 0
   2a158:	7d0a0d3b 0a0d0a0d 65687423 2d6f6d72     ;..}....#thermo-
   2a168:	20726162 200a0d7b 77202020 68746469     bar {..    width
   2a178:	3532203a 7870352e 200a0d3b 68202020     : 25.5px;..    h
   2a188:	68676965 31203a74 3b253030 20200a0d     eight: 100%;..  
   2a198:	61622020 72676b63 646e756f 6c6f632d       background-col
   2a1a8:	203a726f 65366523 3b366536 0d7d0a0d     or: #e6e6e6;..}.
   2a1b8:	230a0d0a 706d6574 64616552 20676e69     ...#tempReading 
   2a1c8:	200a0d7b 70202020 69646461 6c2d676e     {..    padding-l
   2a1d8:	3a746665 70333420 0a0d3b78 20202020     eft: 43px;..    
   2a1e8:	64646170 2d676e69 3a706f74 70343220     padding-top: 24p
   2a1f8:	0a0d3b78 20202020 6f6c6f63 77203a72     x;..    color: w
   2a208:	65746968 7d0a0d3b 0a0d0a0d 69617223     hite;..}....#rai
   2a218:	61622d6e 72676b63 646e756f 0a0d7b20     n-background {..
   2a228:	20202020 6772616d 742d6e69 203a706f         margin-top: 
   2a238:	78703033 200a0d3b 70202020 7469736f     30px;..    posit
   2a248:	3a6e6f69 6c657220 76697461 0a0d3b65     ion: relative;..
   2a258:	20202020 67696568 203a7468 70303731         height: 170p
   2a268:	0a0d3b78 20202020 74646977 31203a68     x;..    width: 1
   2a278:	78703530 200a0d3b 62202020 676b6361     05px;..    backg
   2a288:	6e756f72 75203a64 22286c72 61746164     round: url("data
   2a298:	616d693a 732f6567 782b6776 623b6c6d     :image/svg+xml;b
   2a2a8:	36657361 44502c34 57623439 6d646777     ase64,PD94bWwgdm
   2a2b8:	32637956 6a62766c 534d6930 69497734     Vyc2lvbj0iMS4wIi
   2a2c8:	47647a42 475a7546 32627346 53506c35     BzdGFuZGFsb25lPS
   2a2d8:	7962754a 6a502f49 534c6877 32526730     JubyI/PjwhLS0gR2
   2a2e8:	585a7556 4764684a 694f7939 6d634842     VuZXJhdG9yOiBHcm
   2a2f8:	58613246 57617551 534c6738 48502b30     F2aXQuaW8gLS0+PH
   2a308:	795a324e 57623442 7a637578 48616930     N2ZyB4bWxucz0iaH
   2a318:	44633052 334c766f 79643364 794d3335     R0cDovL3d3dy53My
   2a328:	6d637635 6a4d7663 434d7741 6d647a39     5vcmcvMjAwMC9zdm
   2a338:	48496963 47627468 6e4f7a35 57617368     ciIHhtbG5zOnhsaW
   2a348:	53507235 48646f4a 694f7752 33647638     5rPSJodHRwOi8vd3
   2a358:	6e4c3364 6d4c7a63 795a7939 544f7838     d3LnczLm9yZy8xOT
   2a368:	334c356b 57617368 69497235 48647a42     k5L3hsaW5rIiBzdH
   2a378:	545a736c 58616930 4762764e 57613046     lsZT0iaXNvbGF0aW
   2a388:	6d4f7539 32627a6c 47646878 48496955     9uOmlzb2xhdGUiIH
   2a398:	585a705a 33624364 6a493967 434d6741     ZpZXdCb3g9IjAgMC
   2a3a8:	544e7941 7a4d6741 69497741 57613342     AyNTAgMzAwIiB3aW
   2a3b8:	44613052 544d6930 69497741 575a6f42     R0aD0iMTAwIiBoZW
   2a3c8:	48616e6c 6a493951 434d7945 47502b49     lnaHQ9IjEyMCI+PG
   2a3d8:	6e5a6c52 47502b4d 5861734e 58595142     RlZnM+PGNsaXBQYX
   2a3e8:	47496f52 53506b6c 3259664a 46637078     RoIGlkPSJfY2xpcF
   2a3f8:	47646842 47616668 30535a56 6b4e6e68     BhdGhfaGVZS0hnNk
   2a408:	6b4d4839 6e556d31 6a656c4e 57597564     9HMk1mUnNlejduYW
   2a418:	6c4e4d74 55515752 545a796f 6b53364a     tMNlRWQUoyZTJ6Sk
   2a428:	6a50694d 575a7978 4849304e 485a7064     MiPjxyZWN0IHdpZH
   2a438:	53506f52 544e7949 47496941 57616c68     RoPSIyNTAiIGhlaW
   2a448:	44646f64 7a4d6930 69497741 43502b38     dodD0iMzAwIi8+PC
   2a458:	47626a39 4755776c 44613046 324c3834     9jbGlwUGF0aD48L2
   2a468:	6e5a6c52 47502b4d 32596763 43637078     RlZnM+PGcgY2xpcC
   2a478:	58597731 53506f52 6d63314a 31496f77     1wYXRoPSJ1cmwoI1
   2a488:	47626a39 4755776c 46613046 565a6f39     9jbGlwUGF0aF9oZV
   2a498:	47534c6c 30543263 57547963 3263535a     lLSGc2T0cyTWZSc2
   2a4a8:	324e3656 30616835 46563277 6a53425a     V6N25ha0w2VFZBSj
   2a4b8:	6e4d6c4a 79514b70 6a50696b 58597778     JlMnpKQykiPjxwYX
   2a4c8:	47496f52 69493951 44494e42 6a4c7951     RoIGQ9IiBNIDQyLj
   2a4d8:	694d7745 7a4e7841 544f7555 45497949     EwMiAxNzUuOTIyIE
   2a4e8:	444e674d 6a4e754d 44493467 534e3245     MgNDMuNjg4IDE2NS
   2a4f8:	434e3134 794e3041 444e7934 544d6751     41NCA0Ny4yNDQgMT
   2a508:	6a4c3155 534e7a4d 694d3141 444e3434     U1LjMzNSA1Mi44ND
   2a518:	544d674d 6a4c3151 794d3367 44494d42     MgMTQ1Ljg3MyBMID
   2a528:	534e7945 444f7734 6a4d674d 7a4e754d     EyNS4wODMgMjMuNz
   2a538:	4549326b 544d6777 6a4c336b 794d794d     k2IEwgMTk3LjMyMy
   2a548:	444e7841 444f7555 45497a63 6a4d674d     AxNDUuODczIEMgMj
   2a558:	6a4c3245 794d3067 7a4e7841 444f7567     E2Ljg0MyAxNzguOD
   2a568:	44493455 534d7849 434e3134 6a4d7941     U4IDIxMS41NCAyMj
   2a578:	444f7541 44493263 434e3445 7a4d3034     AuODc2IDE4NC40Mz
   2a588:	6a4d6767 6a4c3351 434f336b 44494d42     ggMjQ3Ljk3OCBMID
   2a598:	434e3445 7a4d3034 6a4d6767 6a4c3351     E4NC40MzggMjQ3Lj
   2a5a8:	434f336b 44494442 534d3145 544e3234     k3OCBDIDE1MS42NT
   2a5b8:	6a4d6767 6a4c7767 534f3163 434f3541     ggMjgwLjc1OSA5OC
   2a5c8:	534d3134 444f7941 7a4e7541 44493555     41MSAyODAuNzU5ID
   2a5d8:	6a4c3159 434f7963 444e7941 544f7563     Y1LjcyOCAyNDcuOT
   2a5e8:	45493463 6a4e6777 7a4e7555 44493449     c4IEwgNjUuNzI4ID
   2a5f8:	794e3049 7a4e3534 79516767 694e3041     I0Ny45NzggQyA0Ni
   2a608:	44493034 434f7949 534e3234 434f7a41     40IDIyOC42NSAzOC
   2a618:	694e7834 444d7941 7a4e7545 4449324d     4xNiAyMDEuNzM2ID
   2a628:	6a4c7951 694d7745 7a4e7841 544f7555     QyLjEwMiAxNzUuOT
   2a638:	69497949 57616d42 53507378 325a794a     IyIiBmaWxsPSJyZ2
   2a648:	444e6f49 544d734d 444c3159 794e3049     IoNDMsMTY1LDI0Ny
   2a658:	7a4c696b 47633834 43613046 53506b42     kiLz48cGF0aCBkPS
   2a668:	53546749 444d7941 544f7555 44497845     IgTSAyMDUuOTExID
   2a678:	694d3045 444f3134 43546751 7a4d7841     E0Mi41ODQgTCAxMz
   2a688:	6a4e754d 6a4d6763 544e7541 45493341     MuNjcgMjAuNTA3IE
   2a698:	544d674d 6a4c784d 694e3167 794e7841     MgMTMxLjg1NiAxNy
   2a6a8:	444e3034 544d674d 6a4c3449 534d3255     40NDMgMTI4LjU2MS
   2a6b8:	534e7841 6a4e3134 544d6751 44493149     AxNS41NjQgMTI1ID
   2a6c8:	6a4c3145 434e3255 44494442 534d7945     E1LjU2NCBDIDEyMS
   2a6d8:	7a4d3034 544d676b 544e7555 44493059     40MzkgMTUuNTY0ID
   2a6e8:	434f7845 444e7834 544d6755 444e7563     ExOC4xNDUgMTcuND
   2a6f8:	44497a51 694e7845 794d7a34 434d7941     QzIDExNi4zMyAyMC
   2a708:	444d3134 43546767 434e3041 534f7734     41MDggTCA0NC4wOS
   2a718:	444e7841 544e7549 45493167 6a4d674d     AxNDIuNTg1IEMgMj
   2a728:	6a4d7549 44493345 534f3345 444e3134     IuMjE3IDE3OS41ND
   2a738:	6a4d6767 544d7567 44497855 694e7949     ggMjguMTUxIDIyNi
   2a748:	7a4e3134 544e6751 544e7567 44497949     41NzQgNTguNTIyID
   2a758:	694e3149 444e3534 7951674d 694e3341     I1Ni45NDMgQyA3Ni
   2a768:	534e3434 7a4e7941 6a4d7555 44497863     44NSAyNzUuMjcxID
   2a778:	434d7745 6a4d3534 6a4d6759 6a4c3067     EwMC45MjYgMjg0Lj
   2a788:	694e7a51 6a4d7841 6a4d6755 6a4c3067     QzNiAxMjUgMjg0Lj
   2a798:	694e7a51 44494442 534f3045 7a4e7734     QzNiBDIDE0OS4wNz
   2a7a8:	6a4d6759 6a4c3067 694e7a51 7a4e7841     YgMjg0LjQzNiAxNz
   2a7b8:	544d754d 44497855 534e3349 7a4e7934     MuMTUxIDI3NS4yNz
   2a7c8:	544d6749 6a4c786b 44493451 694e3149     IgMTkxLjQ4IDI1Ni
   2a7d8:	444e3534 7951674d 6a4d7941 444f7545     45NDMgQyAyMjEuOD
   2a7e8:	44493451 694e7949 7a4e3134 6a4d674d     Q4IDIyNi41NzMgMj
   2a7f8:	6a4c3349 694d3463 7a4e7841 544e756b     I3Ljc4MiAxNzkuNT
   2a808:	44493351 534e7749 544d3534 544d6745     Q3IDIwNS45MTEgMT
   2a818:	6a4c7951 434e3455 43496142 44494e42     QyLjU4NCBaICBNID
   2a828:	794e3345 7a4d7934 6a4d674d 6a4c7951     E3Ny4yMzMgMjQyLj
   2a838:	694e3559 44494442 794d3245 444f7934     Y5NiBDIDE2My4yOD
   2a848:	6a4d6745 6a4c3255 434f3059 444e7841     EgMjU2LjY0OCAxND
   2a858:	7a4e7551 4449794d 434e3249 7a4d7a34     QuNzMyIDI2NC4zMz
   2a868:	544d6745 44493149 434e3249 7a4d7a34     EgMTI1IDI2NC4zMz
   2a878:	79516745 444d7841 6a4d7555 44493559     EgQyAxMDUuMjY5ID
   2a888:	434e3249 7a4d7a34 444f6745 7a4e7559     I2NC4zMzEgODYuNz
   2a898:	44493545 694e3149 444e3234 7a4e6763     E5IDI1Ni42NDcgNz
   2a8a8:	7a4e7549 44493359 694d3049 544f3234     IuNzY3IDI0Mi42OT
   2a8b8:	79516759 434f3041 444d3534 6a4d6755     YgQyA0OC45MDUgMj
   2a8c8:	6a4c3445 434e7a67 434e3041 444e7934     E4LjgzNCA0NC4yND
   2a8d8:	544d674d 6a4c7867 694e3467 534d3241     MgMTgxLjg4NiA2MS
   2a8e8:	6a4d3034 544d6767 6a4c7955 434e3067     40MjggMTUyLjg0NC
   2a8f8:	44494d42 534e7945 534e3041 544d3034     BMIDEyNSA0NS40MT
   2a908:	43546763 444f7841 544e7567 44497963     cgTCAxODguNTcyID
   2a918:	694d3145 444e3434 79516751 444d7941     E1Mi44NDQgQyAyMD
   2a928:	7a4e7555 44493455 534d3445 444f3434     UuNzU4IDE4MS44OD
   2a938:	6a4d6763 6a4c7841 434e3541 544d7941     cgMjAxLjA5NCAyMT
   2a948:	444f7567 4449314d 794e3345 7a4d7934     guODM1IDE3Ny4yMz
   2a958:	6a4d674d 6a4c7951 694e3559 43496142     MgMjQyLjY5NiBaIC
   2a968:	6d5a6749 4362736c 57647931 53506c78     IgZmlsbC1ydWxlPS
   2a978:	6d646c4a 32627556 69496b52 57616d42     JldmVub2RkIiBmaW
   2a988:	53507378 325a794a 544e6f49 544e7345     xsPSJyZ2IoNTEsNT
   2a998:	544e7345 69497045 43502b38 6a506e39     EsNTEpIi8+PC9nPj
   2a9a8:	33637677 67506e5a 29223d3d 2d6f6e20     wvc3ZnPg==") no-
   2a9b8:	65706572 0d3b7461 0a0d7d0a 72230a0d     repeat;..}....#r
   2a9c8:	2d6e6961 676f7270 73736572 0a0d7b20     ain-progress {..
   2a9d8:	20202020 67696568 203a7468 70303231         height: 120p
   2a9e8:	0a0d3b78 20202020 74646977 31203a68     x;..    width: 1
   2a9f8:	78703030 7d0a0d3b 0a0d0a0d 69617223     00px;..}....#rai
   2aa08:	61622d6e 0d7b2072 2020200a 69656820     n-bar {..    hei
   2aa18:	3a746867 30303120 0a0d3b25 20202020     ght: 100%;..    
   2aa28:	6b636162 756f7267 692d646e 6567616d     background-image
   2aa38:	7275203a 6422286c 3a617461 67616d69     : url("data:imag
   2aa48:	76732f65 6d782b67 61623b6c 34366573     e/svg+xml;base64
   2aa58:	3944502c 77576234 566d6467 6c326379     ,PD94bWwgdmVyc2l
   2aa68:	306a6276 34534d69 42694977 4647647a     vbj0iMS4wIiBzdGF
   2aa78:	46475a75 35326273 4a53506c 49796275     uZGFsb25lPSJubyI
   2aa88:	776a502f 30534c68 56325267 4a585a75     /PjwhLS0gR2VuZXJ
   2aa98:	39476468 42694f79 466d6348 51586132     hdG9yOiBHcmF2aXQ
   2aaa8:	38576175 30534c67 4e48502b 42795a32     uaW8gLS0+PHN2ZyB
   2aab8:	78576234 307a6375 52486169 6f446330     4bWxucz0iaHR0cDo
   2aac8:	64334c76 35796433 35794d33 636d6376     vL3d3dy53My5vcmc
   2aad8:	416a4d76 39434d77 636d647a 68484969     vMjAwMC9zdmciIHh
   2aae8:	35476274 686e4f7a 35576173 4a535072     tbG5zOnhsaW5rPSJ
   2aaf8:	5248646f 38694f77 64336476 636e4c33     odHRwOi8vd3d3Lnc
   2ab08:	396d4c7a 38795a79 6b544f78 68334c35     zLm9yZy8xOTk5L3h
   2ab18:	35576173 42694972 6c48647a 30545a73     saW5rIiBzdHlsZT0
   2ab28:	4e586169 46476276 39576130 6c6d4f75     iaXNvbGF0aW9uOml
   2ab38:	7832627a 55476468 5a484969 64585a70     zb2xhdGUiIHZpZXd
   2ab48:	67336243 416a4939 41434d67 41544e79     Cb3g9IjAgMCAyNTA
   2ab58:	417a4d67 42694977 52576133 30446130     gMzAwIiB3aWR0aD0
   2ab68:	41544d69 42694977 6c575a6f 5148616e     iMTAwIiBoZWlnaHQ
   2ab78:	456a4939 49434d79 5247502b 4d6e5a6c     9IjEyMCI+PGRlZnM
   2ab88:	4e47502b 42586173 52585951 6c47496f     +PGNsaXBQYXRoIGl
   2ab98:	4a53506b 78325966 42466370 68476468     kPSJfY2xpcFBhdGh
   2aba8:	4a546366 5a484d53 526c597a 5a574e55     fcTJSMHZzYlRUNWZ
   2abb8:	73555950 46476478 68584e34 70574d6b     PYUsxdGF4NXhkMWp
   2abc8:	64566436 42566254 30555170 786a5069     6dVdTbVBpQU0iPjx
   2abd8:	4e575a79 64484930 52485a70 4953506f     yZWN0IHdpZHRoPSI
   2abe8:	41544e79 68474969 6457616c 3044646f     yNTAiIGhlaWdodD0
   2abf8:	417a4d69 38694977 3943502b 6c47626a     iMzAwIi8+PC9jbGl
   2ac08:	46475577 34446130 52324c38 4d6e5a6c     wUGF0aD48L2RlZnM
   2ac18:	6347502b 78325967 31436370 52585977     +PGcgY2xpcC1wYXR
   2ac28:	4a53506f 776d6331 3931496f 6c47626a     oPSJ1cmwoI19jbGl
   2ac38:	46475577 39466130 496c4d78 4e6e6477     wUGF0aF9xMlIwdnN
   2ac48:	51465669 396b5a31 467a5368 67585930     iVFQ1Zk9hSzF0YXg
   2ac58:	51476531 706e6178 4e315631 6c475574     1eGQxanp1V1NtUGl
   2ac68:	6b535442 786a5069 52585977 5147496f     BTSkiPjxwYXRoIGQ
   2ac78:	42694939 4944494e 34534e77 45544d35     9IiBNIDIwNS45MTE
   2ac88:	51544d67 556a4c79 42434e34 4544494d     gMTQyLjU4NCBMIDE
   2ac98:	34794d7a 41794e32 34434d79 63444d31     zMy42NyAyMC41MDc
   2aca8:	41795167 457a4d78 55444f75 45444932     gQyAxMzEuODU2IDE
   2acb8:	516a4c33 41794d30 676a4d78 59544e75     3LjQ0MyAxMjguNTY
   2acc8:	45444978 556a4c31 41434e32 556a4d78     xIDE1LjU2NCAxMjU
   2acd8:	55544d67 59544e75 4d454930 49544d67     gMTUuNTY0IEMgMTI
   2ace8:	516a4c78 41534f7a 34534e78 516a4e31     xLjQzOSAxNS41NjQ
   2acf8:	45544d67 456a4c34 41534e30 34794e78     gMTE4LjE0NSAxNy4
   2ad08:	4d444e30 45544d67 4d6a4c32 4944497a     0NDMgMTE2LjMzIDI
   2ad18:	556a4c77 42434f77 5144494d 416a4c30     wLjUwOCBMIDQ0LjA
   2ad28:	45444935 34694d30 55444f31 41795167     5IDE0Mi41ODUgQyA
   2ad38:	34694d79 63544d79 63544d67 556a4c35     yMi4yMTcgMTc5LjU
   2ad48:	41434f30 34434f79 45544e78 496a4d67     0OCAyOC4xNTEgMjI
   2ad58:	556a4c32 41434e33 34434f31 496a4d31     2LjU3NCA1OC41MjI
   2ad68:	556a4d67 6b6a4c32 42794d30 63444944     gMjU2Ljk0MyBDIDc
   2ad78:	676a4c32 49444931 34534e33 457a4e79     2Ljg1IDI3NS4yNzE
   2ad88:	41544d67 6b6a4c77 41694e79 51444f79     gMTAwLjkyNiAyODQ
   2ad98:	4d444e75 45444932 41534e79 51444f79     uNDM2IDEyNSAyODQ
   2ada8:	4d444e75 4d454932 51544d67 416a4c35     uNDM2IEMgMTQ5LjA
   2adb8:	41694e33 51444f79 4d444e75 45444932     3NiAyODQuNDM2IDE
   2adc8:	34794d33 45544e78 636a4d67 496a4c31     3My4xNTEgMjc1LjI
   2add8:	41694d33 45544f78 67444e75 556a4d67     3MiAxOTEuNDggMjU
   2ade8:	6b6a4c32 42794d30 49444944 34534d79     2Ljk0MyBDIDIyMS4
   2adf8:	67444e34 496a4d67 556a4c32 41794d33     4NDggMjI2LjU3MyA
   2ae08:	636a4d79 677a4e75 45444979 34534f33     yMjcuNzgyIDE3OS4
   2ae18:	63444e31 416a4d67 6b6a4c31 41534d78     1NDcgMjA1LjkxMSA
   2ae28:	49444e78 67544e75 6f464930 30454967     xNDIuNTg0IFogIE0
   2ae38:	63544d67 496a4c33 41794d7a 49444e79     gMTc3LjIzMyAyNDI
   2ae48:	6b6a4e75 4d454932 59544d67 496a4c7a     uNjk2IEMgMTYzLjI
   2ae58:	41534d34 59544e79 516a4e75 45444934     4MSAyNTYuNjQ4IDE
   2ae68:	34434e30 497a4d33 596a4d67 4d6a4c30     0NC43MzIgMjY0LjM
   2ae78:	41534d7a 556a4d78 596a4d67 4d6a4c30     zMSAxMjUgMjY0LjM
   2ae88:	42534d7a 45444944 34534e77 6b6a4e79     zMSBDIDEwNS4yNjk
   2ae98:	596a4d67 4d6a4c30 41534d7a 34694e34     gMjY0LjMzMSA4Ni4
   2aea8:	6b544d33 556a4d67 596a4c32 41794e30     3MTkgMjU2LjY0NyA
   2aeb8:	34694d33 636a4e33 516a4d67 596a4c79     3Mi43NjcgMjQyLjY
   2aec8:	42694e35 51444944 6b6a4c34 41534e77     5NiBDIDQ4LjkwNSA
   2aed8:	67544d79 4d444f75 51444930 496a4c30     yMTguODM0IDQ0LjI
   2aee8:	41794d30 45444f78 67444f75 59444932     0MyAxODEuODg2IDY
   2aef8:	516a4c78 41434f79 49544e78 51444f75     xLjQyOCAxNTIuODQ
   2af08:	77454930 49544d67 51444931 516a4c31     0IEwgMTI1IDQ1LjQ
   2af18:	42794e78 4544494d 34434f34 497a4e31     xNyBMIDE4OC41NzI
   2af28:	55544d67 676a4c79 42434e30 49444944     gMTUyLjg0NCBDIDI
   2af38:	34534e77 67544e33 67544d67 676a4c78     wNS43NTggMTgxLjg
   2af48:	41794e34 45444d79 6b444d75 49444930     4NyAyMDEuMDk0IDI
   2af58:	34434f78 557a4d34 63544d67 496a4c33     xOC44MzUgMTc3LjI
   2af68:	41794d7a 49444e79 6b6a4e75 6f464932     zMyAyNDIuNjk2IFo
   2af78:	42694967 7857616d 4a584c73 55476231     gIiBmaWxsLXJ1bGU
   2af88:	566d4939 35575a32 51475a76 5a474969     9ImV2ZW5vZGQiIGZ
   2af98:	77476270 4a6e4939 6769596e 77534d31     pbGw9InJnYig1MSw
   2afa8:	77534d31 6b534d31 347a4c69 63324c38     1MSw1MSkiLz48L2c
   2afb8:	3943502b 636d647a 3b29222b 20200a0d     +PC9zdmc+");..  
   2afc8:	61622020 72676b63 646e756f 6c6f632d       background-col
   2afd8:	203a726f 74696877 0a0d3b65 0d0a0d7d     or: white;..}...
   2afe8:	6172230a 65526e69 6e696461 0d7b2067     .#rainReading {.
   2aff8:	2020200a 64617020 676e6964 66656c2d     .    padding-lef
   2b008:	33203a74 3b787033 20200a0d 61702020     t: 33px;..    pa
   2b018:	6e696464 6f742d67 31203a70 3b787035     dding-top: 15px;
   2b028:	20200a0d 6f632020 3a726f6c 62322320     ..    color: #2b
   2b038:	66663437 200a0d3b 66202020 2d746e6f     74ff;..    font-
   2b048:	657a6973 3032203a 0d3b7870 2020200a     size: 20px;..   
   2b058:	6e6f6620 74732d74 3a656c79 61746920      font-style: ita
   2b068:	3b63696c 0d7d0a0d 230a0d0a 2d6e7573     lic;..}....#sun-
   2b078:	6b636162 756f7267 7b20646e 20200a0d     background {..  
   2b088:	616d2020 6e696772 706f742d 3034203a       margin-top: 40
   2b098:	0d3b7870 2020200a 736f7020 6f697469     px;..    positio
   2b0a8:	72203a6e 74616c65 3b657669 20200a0d     n: relative;..  
   2b0b8:	65682020 74686769 3131203a 3b787030       height: 110px;
   2b0c8:	20200a0d 69772020 3a687464 30313120     ..    width: 110
   2b0d8:	0d3b7870 2020200a 63616220 6f72676b     px;..    backgro
   2b0e8:	3a646e75 6c727520 61642228 693a6174     und: url("data:i
   2b0f8:	6567616d 6776732f 6c6d782b 7361623b     mage/svg+xml;bas
   2b108:	2c343665 34394450 67775762 79566d64     e64,PD94bWwgdmVy
   2b118:	766c3263 69306a62 7734534d 7a426949     c2lvbj0iMS4wIiBz
   2b128:	75464764 7346475a 6c353262 754a5350     dGFuZGFsb25lPSJu
   2b138:	2f497962 68776a50 6730534c 75563252     byI/PjwhLS0gR2Vu
   2b148:	684a585a 79394764 4842694f 32466d63     ZXJhdG9yOiBHcmF2
   2b158:	75515861 67385761 2b30534c 324e4850     aXQuaW8gLS0+PHN2
   2b168:	3442795a 75785762 69307a63 30524861     ZyB4bWxucz0iaHR0
   2b178:	766f4463 3364334c 33357964 7635794d     cDovL3d3dy53My5v
   2b188:	76636d63 77416a4d 7a39434d 69636d64     cmcvMjAwMC9zdmci
   2b198:	74684849 7a354762 73686e4f 72355761     IHhtbG5zOnhsaW5r
   2b1a8:	6f4a5350 77524864 7638694f 33643364     PSJodHRwOi8vd3d3
   2b1b8:	7a636e4c 79396d4c 7838795a 356b544f     LnczLm9yZy8xOTk5
   2b1c8:	7368334c 72355761 7a426949 736c4864     L3hsaW5rIiBzdHls
   2b1d8:	6930545a 764e5861 30464762 75395761     ZT0iaXNvbGF0aW9u
   2b1e8:	7a6c6d4f 68783262 69554764 705a4849     Omlzb2xhdGUiIHZp
   2b1f8:	4364585a 39673362 67416a49 7841434d     ZXdCb3g9IjAgMCAx
   2b208:	6741544d 7745544d 33426949 30525761     MTAgMTEwIiB3aWR0
   2b218:	69304461 7745544d 6f426949 6e6c575a     aD0iMTEwIiBoZWln
   2b228:	39514861 78456a49 2b49434d 6c524750     aHQ9IjExMCI+PGRl
   2b238:	2b4d6e5a 734e4750 51425861 6f525859     ZnM+PGNsaXBQYXRo
   2b248:	6b6c4749 664a5350 70783259 68424663     IGlkPSJfY2xpcFBh
   2b258:	66684764 7646565a 6e5a324d 4c426a64     dGhfZVFvM2ZndjBL
   2b268:	364e3061 4d686e56 784d6a54 544a554e     a0N6VnhMTjMxNUJT
   2b278:	6b4a4552 72684753 3146555a 69305552     REJkSGhrZUF1RU0i
   2b288:	79786a50 304e575a 70644849 6f52485a     PjxyZWN0IHdpZHRo
   2b298:	78495350 6941544d 6c684749 6f645761     PSIxMTAiIGhlaWdo
   2b2a8:	69304464 7745544d 2b386949 6a394350     dD0iMTEwIi8+PC9j
   2b2b8:	776c4762 30464755 38344461 6c52324c     bGlwUGF0aD48L2Rl
   2b2c8:	2b4d6e5a 67634750 70783259 77314363     ZnM+PGcgY2xpcC1w
   2b2d8:	6f525859 314a5350 6f776d63 6a393149     YXRoPSJ1cmwoI19j
   2b2e8:	776c4762 30464755 6c394661 7a385755     bGlwUGF0aF9lUW8z
   2b2f8:	32646d5a 7274454d 57703351 4f784565     Zmd2MEtrQ3pWeExO
   2b308:	31457a4d 454e6c51 49526d51 6c744761     MzE1QlNEQmRIaGtl
   2b318:	46565851 696b5354 6e786a50 6c786a50     QXVFTSkiPjxnPjxl
   2b328:	70784762 6c4e4863 6c5a4849 76523359     bGxpcHNlIHZlY3Rv
   2b338:	6c316963 6c5a6d5a 39513359 76356d49     ci1lZmZlY3Q9Im5v
   2b348:	7a316962 73463259 6e355761 304e584c     bi1zY2FsaW5nLXN0
   2b358:	72396d63 6749535a 39673359 30556a49     cm9rZSIgY3g9IjU0
   2b368:	776b6a4c 3567444f 3051444f 7763444d     LjkwODg5ODQ0MDcw
   2b378:	784d6a4e 6a426949 69305465 7551544e     NjMxIiBjeT0iNTQu
   2b388:	356b544f 356b544f 356b544f 356b544f     OTk5OTk5OTk5OTk5
   2b398:	6963544f 344a4849 79495350 7734534e     OTciIHJ4PSIyNS4w
   2b3a8:	3159544e 354d7a4e 79457a4d 7a45444e     NTY1NzM5MzEyNDEz
   2b3b8:	69676a4d 354a4849 79495350 3234534e     MjgiIHJ5PSIyNS42
   2b3c8:	3167444e 3159444e 35417a4e 35556a4d     NDg1NDY1NzA5MjU5
   2b3d8:	6749794d 736c6d5a 69304462 69646d63     MyIgZmlsbD0icmdi
   2b3e8:	3149444b 7977534e 7355544e 696b434d     KDI1NSwyNTUsMCki
   2b3f8:	304e4849 72396d63 3331535a 30525761     IHN0cm9rZS13aWR0
   2b408:	69304461 6749794d 79523363 6c743262     aD0iMyIgc3Ryb2tl
   2b418:	794a5350 6f49325a 7777434d 7041444c     PSJyZ2IoMCwwLDAp
   2b428:	7a426949 764a4864 74553261 756c4762     IiBzdHJva2UtbGlu
   2b438:	7670575a 39345761 70316d49 79564764     ZWpvaW49Im1pdGVy
   2b448:	7a426949 764a4864 74553261 756c4762     IiBzdHJva2UtbGlu
   2b458:	684e575a 69304463 31463363 6c4a5859     ZWNhcD0ic3F1YXJl
   2b468:	7a426949 764a4864 74553261 306c5762     IiBzdHJva2UtbWl0
   2b478:	734a585a 70315761 69304464 7649794d     ZXJsaW1pdD0iMyIv
   2b488:	77786a50 35783262 7539325a 76424849     Pjxwb2x5Z29uIHBv
   2b498:	30355761 69307a63 75496a4e 3349544f     aW50cz0iNjIuOTI3
   2b4a8:	7a49444c 32516a4c 3077794e 3434694e     LDIzLjQ2Nyw0Ni44
   2b4b8:	7345544f 754d6a4d 344d6a4d 3155444c     OTEsMjMuMjM4LDU1
   2b4c8:	31416a4c 3177534f 6d426949 73785761     LjA1OSw1IiBmaWxs
   2b4d8:	794a5350 6f49325a 31556a4d 3545444c     PSJyZ2IoMjU1LDE5
   2b4e8:	7a77534f 696b434d 6c5a4849 76523359     OSwzMCkiIHZlY3Rv
   2b4f8:	6c316963 6c5a6d5a 39513359 76356d49     ci1lZmZlY3Q9Im5v
   2b508:	7a316962 73463259 6e355761 304e584c     bi1zY2FsaW5nLXN0
   2b518:	72396d63 6749535a 79523363 6c743262     cm9rZSIgc3Ryb2tl
   2b528:	7064584c 6f52485a 7a495350 7a426949     LXdpZHRoPSIzIiBz
   2b538:	764a4864 39553261 6e4a6e49 77676959     dHJva2U9InJnYigw
   2b548:	7341444c 696b434d 304e4849 72396d63     LDAsMCkiIHN0cm9r
   2b558:	7331535a 6c355761 70396d61 69306a62     ZS1saW5lam9pbj0i
   2b568:	306c5762 6949585a 304e4849 72396d63     bWl0ZXIiIHN0cm9r
   2b578:	7331535a 6c355761 77463259 7a4a5350     ZS1saW5lY2FwPSJz
   2b588:	68565863 69556d63 304e4849 72396d63     cXVhcmUiIHN0cm9r
   2b598:	7431535a 6c525861 70786d63 306c5762     ZS1taXRlcmxpbWl0
   2b5a8:	7a495350 2b386949 76424850 6e6c4862     PSIzIi8+PHBvbHln
   2b5b8:	67343262 70394763 7a526e62 34495350     b24gcG9pbnRzPSI4
   2b5c8:	3534694e 736b544e 754d6a4e 34416a4d     Ni45NTksNjMuMjA4
   2b5d8:	3367444c 34456a4c 3077794d 3334694e     LDg3LjE4Myw0Ni43
   2b5e8:	7349544f 3141544d 3155444c 31456a4c     OTIsMTA1LDU1LjE1
   2b5f8:	6749794d 736c6d5a 69304462 69646d63     MyIgZmlsbD0icmdi
   2b608:	3149444b 7877534e 736b544f 70417a4d     KDI1NSwxOTksMzAp
   2b618:	32426949 304e575a 74493362 6d5a575a     IiB2ZWN0b3ItZWZm
   2b628:	304e575a 754a5350 74343262 684e3263     ZWN0PSJub24tc2Nh
   2b638:	756c4762 7a31795a 764a4864 69553261     bGluZy1zdHJva2Ui
   2b648:	304e4849 72396d63 3331535a 30525761     IHN0cm9rZS13aWR0
   2b658:	69304461 6749794d 79523363 6c743262     aD0iMyIgc3Ryb2tl
   2b668:	794a5350 6f49325a 7777434d 7041444c     PSJyZ2IoMCwwLDAp
   2b678:	7a426949 764a4864 74553261 756c4762     IiBzdHJva2UtbGlu
   2b688:	7670575a 39345761 70316d49 79564764     ZWpvaW49Im1pdGVy
   2b698:	7a426949 764a4864 74553261 756c4762     IiBzdHJva2UtbGlu
   2b6a8:	684e575a 69304463 31463363 6c4a5859     ZWNhcD0ic3F1YXJl
   2b6b8:	7a426949 764a4864 74553261 306c5762     IiBzdHJva2UtbWl0
   2b6c8:	734a585a 70315761 69304464 7649794d     ZXJsaW1pdD0iMyIv
   2b6d8:	77786a50 35783262 7539325a 76424849     Pjxwb2x5Z29uIHBv
   2b6e8:	30355761 69307a63 754d444f 7a597a4d     aW50cz0iODMuMzYz
   2b6f8:	344d444c 79636a4c 3377434f 7834694d     LDM4LjcyOCw3Mi4x
   2b708:	7345444f 75596a4d 3555544f 776b444c     ODEsMjYuOTU5LDkw
   2b718:	31556a4c 7877694e 3534534f 69557a4e     LjU1NiwxOS45NzUi
   2b728:	705a4749 39774762 6e4a6e49 79676959     IGZpbGw9InJnYigy
   2b738:	7355544e 356b544d 774d444c 6749534b     NTUsMTk5LDMwKSIg
   2b748:	6a566d64 79394764 6d56574c 6a566d5a     dmVjdG9yLWVmZmVj
   2b758:	69304464 75396d62 6a4e584c 70785759     dD0ibm9uLXNjYWxp
   2b768:	74636d62 79523363 6c743262 7a426949     bmctc3Ryb2tlIiBz
   2b778:	764a4864 74553261 6b6c3264 39674764     dHJva2Utd2lkdGg9
   2b788:	694d6a49 304e4849 72396d63 6930545a     IjMiIHN0cm9rZT0i
   2b798:	69646d63 7341444b 7777434d 6749534b     cmdiKDAsMCwwKSIg
   2b7a8:	79523363 6c743262 7078574c 71566d62     c3Ryb2tlLWxpbmVq
   2b7b8:	756c3262 744a5350 6c525861 67496963     b2luPSJtaXRlciIg
   2b7c8:	79523363 6c743262 7078574c 6a566d62     c3Ryb2tlLWxpbmVj
   2b7d8:	39415859 784e6e49 79465764 6749535a     YXA9InNxdWFyZSIg
   2b7e8:	79523363 6c743262 7031574c 79564764     c3Ryb2tlLW1pdGVy
   2b7f8:	746c4762 39515861 694d6a49 38347a4c     bGltaXQ9IjMiLz48
   2b808:	73394763 76645765 77426962 756c3262     cG9seWdvbiBwb2lu
   2b818:	394d4864 334d6a49 78416a4c 7977434f     dHM9IjM3LjAxOCwy
   2b828:	7a34794e 73677a4d 75556a4d 7849544e     Ny4zMzgsMjUuNTIx
   2b838:	344d444c 34636a4c 7877794d 3234434f     LDM4Ljc4MywxOC42
   2b848:	7367544f 756b544d 3163544f 6d426949     OTgsMTkuOTc1IiBm
   2b858:	73785761 794a5350 6f49325a 31556a4d     aWxsPSJyZ2IoMjU1
   2b868:	3545444c 7a77534f 696b434d 6c5a4849     LDE5OSwzMCkiIHZl
   2b878:	76523359 6c316963 6c5a6d5a 39513359     Y3Rvci1lZmZlY3Q9
   2b888:	76356d49 7a316962 73463259 6e355761     Im5vbi1zY2FsaW5n
   2b898:	304e584c 72396d63 6749535a 79523363     LXN0cm9rZSIgc3Ry
   2b8a8:	6c743262 7064584c 6f52485a 7a495350     b2tlLXdpZHRoPSIz
   2b8b8:	7a426949 764a4864 39553261 6e4a6e49     IiBzdHJva2U9InJn
   2b8c8:	77676959 7341444c 696b434d 304e4849     YigwLDAsMCkiIHN0
   2b8d8:	72396d63 7331535a 6c355761 70396d61     cm9rZS1saW5lam9p
   2b8e8:	69306a62 306c5762 6949585a 304e4849     bj0ibWl0ZXIiIHN0
   2b8f8:	72396d63 7331535a 6c355761 77463259     cm9rZS1saW5lY2Fw
   2b908:	7a4a5350 68565863 69556d63 304e4849     PSJzcXVhcmUiIHN0
   2b918:	72396d63 7431535a 6c525861 70786d63     cm9rZS1taXRlcmxp
   2b928:	306c5762 7a495350 2b386949 76424850     bWl0PSIzIi8+PHBv
   2b938:	6e6c4862 67343262 70394763 7a526e62     bHlnb24gcG9pbnRz
   2b948:	33495350 3434434d 7355444d 7551444f     PSI3MC44MDUsODQu
   2b958:	3249544d 7967444c 774d6a4c 3377794d     MTI2LDgyLjMwMyw3
   2b968:	3234694d 7345444f 756b444f 3249544d     Mi42ODEsODkuMTI2
   2b978:	786b444c 34516a4c 6749534f 736c6d5a     LDkxLjQ4OSIgZmls
   2b988:	69304462 69646d63 3149444b 7877534e     bD0icmdiKDI1NSwx
   2b998:	736b544f 70417a4d 32426949 304e575a     OTksMzApIiB2ZWN0
   2b9a8:	74493362 6d5a575a 304e575a 754a5350     b3ItZWZmZWN0PSJu
   2b9b8:	74343262 684e3263 756c4762 7a31795a     b24tc2NhbGluZy1z
   2b9c8:	764a4864 69553261 304e4849 72396d63     dHJva2UiIHN0cm9r
   2b9d8:	3331535a 30525761 69304461 6749794d     ZS13aWR0aD0iMyIg
   2b9e8:	79523363 6c743262 794a5350 6f49325a     c3Ryb2tlPSJyZ2Io
   2b9f8:	7777434d 7041444c 7a426949 764a4864     MCwwLDApIiBzdHJv
   2ba08:	74553261 756c4762 7670575a 39345761     a2UtbGluZWpvaW49
   2ba18:	70316d49 79564764 7a426949 764a4864     Im1pdGVyIiBzdHJv
   2ba28:	74553261 756c4762 684e575a 69304463     a2UtbGluZWNhcD0i
   2ba38:	31463363 6c4a5859 7a426949 764a4864     c3F1YXJlIiBzdHJv
   2ba48:	74553261 306c5762 734a585a 70315761     a2UtbWl0ZXJsaW1p
   2ba58:	69304464 7649794d 77786a50 35783262     dD0iMyIvPjxwb2x5
   2ba68:	7539325a 76424849 30355761 69307a63     Z29uIHBvaW50cz0i
   2ba78:	75636a4d 3455444f 7863444c 33496a4c     MjcuODU4LDcxLjI3
   2ba88:	7a77694d 7734534f 3477434e 7734794d     MiwzOS4wNCw4My4w
   2ba98:	7345444e 75416a4d 31596a4e 776b444c     NDEsMjAuNjY1LDkw
   2baa8:	79416a4c 6749534e 736c6d5a 69304462     LjAyNSIgZmlsbD0i
   2bab8:	69646d63 3149444b 7877534e 736b544f     cmdiKDI1NSwxOTks
   2bac8:	70417a4d 32426949 304e575a 74493362     MzApIiB2ZWN0b3It
   2bad8:	6d5a575a 304e575a 754a5350 74343262     ZWZmZWN0PSJub24t
   2bae8:	684e3263 756c4762 7a31795a 764a4864     c2NhbGluZy1zdHJv
   2baf8:	69553261 304e4849 72396d63 3331535a     a2UiIHN0cm9rZS13
   2bb08:	30525761 69304461 6749794d 79523363     aWR0aD0iMyIgc3Ry
   2bb18:	6c743262 794a5350 6f49325a 7777434d     b2tlPSJyZ2IoMCww
   2bb28:	7041444c 7a426949 764a4864 74553261     LDApIiBzdHJva2Ut
   2bb38:	756c4762 7670575a 39345761 70316d49     bGluZWpvaW49Im1p
   2bb48:	79564764 7a426949 764a4864 74553261     dGVyIiBzdHJva2Ut
   2bb58:	756c4762 684e575a 69304463 31463363     bGluZWNhcD0ic3F1
   2bb68:	6c4a5859 7a426949 764a4864 74553261     YXJlIiBzdHJva2Ut
   2bb78:	306c5762 734a585a 70315761 69304464     bWl0ZXJsaW1pdD0i
   2bb88:	7649794d 77786a50 35783262 7539325a     MyIvPjxwb2x5Z29u
   2bb98:	76424849 30355761 69307a63 754d6a4d     IHBvaW50cz0iMjMu
   2bba8:	7851444d 3251444c 35636a4c 7977694d     MDQxLDQ2Ljc5Miwy
   2bbb8:	3434694d 7363544d 754d6a4e 34416a4d     Mi44MTcsNjMuMjA4
   2bbc8:	7355444c 7551544e 3351444f 6d426949     LDUsNTQuODQ3IiBm
   2bbd8:	73785761 794a5350 6f49325a 31556a4d     aWxsPSJyZ2IoMjU1
   2bbe8:	3545444c 7a77534f 696b434d 6c5a4849     LDE5OSwzMCkiIHZl
   2bbf8:	76523359 6c316963 6c5a6d5a 39513359     Y3Rvci1lZmZlY3Q9
   2bc08:	76356d49 7a316962 73463259 6e355761     Im5vbi1zY2FsaW5n
   2bc18:	304e584c 72396d63 6749535a 79523363     LXN0cm9rZSIgc3Ry
   2bc28:	6c743262 7064584c 6f52485a 7a495350     b2tlLXdpZHRoPSIz
   2bc38:	7a426949 764a4864 39553261 6e4a6e49     IiBzdHJva2U9InJn
   2bc48:	77676959 7341444c 696b434d 304e4849     YigwLDAsMCkiIHN0
   2bc58:	72396d63 7331535a 6c355761 70396d61     cm9rZS1saW5lam9p
   2bc68:	69306a62 306c5762 6949585a 304e4849     bj0ibWl0ZXIiIHN0
   2bc78:	72396d63 7331535a 6c355761 77463259     cm9rZS1saW5lY2Fw
   2bc88:	7a4a5350 68565863 69556d63 304e4849     PSJzcXVhcmUiIHN0
   2bc98:	72396d63 7431535a 6c525861 70786d63     cm9rZS1taXRlcmxp
   2bca8:	306c5762 7a495350 2b386949 76424850     bWl0PSIzIi8+PHBv
   2bcb8:	6e6c4862 67343262 70394763 7a526e62     bHlnb24gcG9pbnRz
   2bcc8:	30495350 3434694e 7345544f 7559444f     PSI0Ni44OTEsODYu
   2bcd8:	7a4d544e 7959444c 796b6a4c 3477794e     NTMzLDYyLjkyNyw4
   2bce8:	3334694e 73496a4e 7551544e 35557a4e     Ni43NjIsNTQuNzU5
   2bcf8:	7745444c 6749534e 736c6d5a 69304462     LDEwNSIgZmlsbD0i
   2bd08:	69646d63 3149444b 7877534e 736b544f     cmdiKDI1NSwxOTks
   2bd18:	70417a4d 32426949 304e575a 74493362     MzApIiB2ZWN0b3It
   2bd28:	6d5a575a 304e575a 754a5350 74343262     ZWZmZWN0PSJub24t
   2bd38:	684e3263 756c4762 7a31795a 764a4864     c2NhbGluZy1zdHJv
   2bd48:	69553261 304e4849 72396d63 3331535a     a2UiIHN0cm9rZS13
   2bd58:	30525761 69304461 6749794d 79523363     aWR0aD0iMyIgc3Ry
   2bd68:	6c743262 794a5350 6f49325a 7777434d     b2tlPSJyZ2IoMCww
   2bd78:	7041444c 7a426949 764a4864 74553261     LDApIiBzdHJva2Ut
   2bd88:	756c4762 7670575a 39345761 70316d49     bGluZWpvaW49Im1p
   2bd98:	79564764 7a426949 764a4864 74553261     dGVyIiBzdHJva2Ut
   2bda8:	756c4762 684e575a 69304463 31463363     bGluZWNhcD0ic3F1
   2bdb8:	6c4a5859 7a426949 764a4864 74553261     YXJlIiBzdHJva2Ut
   2bdc8:	306c5762 734a585a 70315761 69304464     bWl0ZXJsaW1pdD0i
   2bdd8:	7649794d 76776a50 38347a5a 2b63324c     MyIvPjwvZz48L2c+
   2bde8:	7a394350 2b636d64 6e202922 65722d6f     PC9zdmc+") no-re
   2bdf8:	74616570 7d0a0d3b 0a0d0a0d 6e757323     peat;..}....#sun
   2be08:	6f72702d 73657267 0d7b2073 2020200a     -progress {..   
   2be18:	69656820 3a746867 30313120 0d3b7870      height: 110px;.
   2be28:	2020200a 64697720 203a6874 70303131     .    width: 110p
   2be38:	0a0d3b78 0d0a0d7d 7573230a 61622d6e     x;..}....#sun-ba
   2be48:	0d7b2072 2020200a 69656820 3a746867     r {..    height:
   2be58:	30303120 0a0d3b25 20202020 6b636162      100%;..    back
   2be68:	756f7267 692d646e 6567616d 7275203a     ground-image: ur
   2be78:	6422286c 3a617461 67616d69 76732f65     l("data:image/sv
   2be88:	6d782b67 61623b6c 34366573 3944502c     g+xml;base64,PD9
   2be98:	77576234 566d6467 6c326379 306a6276     4bWwgdmVyc2lvbj0
   2bea8:	34534d69 42694977 4647647a 46475a75     iMS4wIiBzdGFuZGF
   2beb8:	35326273 4a53506c 49796275 776a502f     sb25lPSJubyI/Pjw
   2bec8:	30534c68 56325267 4a585a75 39476468     hLS0gR2VuZXJhdG9
   2bed8:	42694f79 466d6348 51586132 38576175     yOiBHcmF2aXQuaW8
   2bee8:	30534c67 4e48502b 42795a32 78576234     gLS0+PHN2ZyB4bWx
   2bef8:	307a6375 52486169 6f446330 64334c76     ucz0iaHR0cDovL3d
   2bf08:	35796433 35794d33 636d6376 416a4d76     3dy53My5vcmcvMjA
   2bf18:	39434d77 636d647a 68484969 35476274     wMC9zdmciIHhtbG5
   2bf28:	686e4f7a 35576173 4a535072 5248646f     zOnhsaW5rPSJodHR
   2bf38:	38694f77 64336476 636e4c33 396d4c7a     wOi8vd3d3LnczLm9
   2bf48:	38795a79 6b544f78 68334c35 35576173     yZy8xOTk5L3hsaW5
   2bf58:	42694972 6c48647a 30545a73 4e586169     rIiBzdHlsZT0iaXN
   2bf68:	46476276 39576130 6c6d4f75 7832627a     vbGF0aW9uOmlzb2x
   2bf78:	55476468 5a484969 64585a70 67336243     hdGUiIHZpZXdCb3g
   2bf88:	416a4939 41434d67 41544d78 45544d67     9IjAgMCAxMTAgMTE
   2bf98:	42694977 52576133 30446130 45544d69     wIiB3aWR0aD0iMTE
   2bfa8:	42694977 6c575a6f 5148616e 456a4939     wIiBoZWlnaHQ9IjE
   2bfb8:	49434d78 5247502b 4d6e5a6c 4e47502b     xMCI+PGRlZnM+PGN
   2bfc8:	42586173 52585951 6c47496f 4a53506b     saXBQYXRoIGlkPSJ
   2bfd8:	78325966 42466370 68476468 70565266     fY2xpcFBhdGhfRVp
   2bfe8:	776b5969 68336377 6c326274 68314e72     iYkwwc3htb2lrN1h
   2bff8:	39306133 35455536 496a5253 59474e77     3a096UE5SRjIwNGY
   2c008:	566a4e7a 416e4e4f 786a5069 4e575a79     zNjVONnAiPjxyZWN
   2c018:	64484930 52485a70 4953506f 41544d78     0IHdpZHRoPSIxMTA
   2c028:	68474969 6457616c 3044646f 45544d69     iIGhlaWdodD0iMTE
   2c038:	38694977 3943502b 6c47626a 46475577     wIi8+PC9jbGlwUGF
   2c048:	34446130 52324c38 4d6e5a6c 6347502b     0aD48L2RlZnM+PGc
   2c058:	78325967 31436370 52585977 4a53506f     gY2xpcC1wYXRoPSJ
   2c068:	776d6331 3931496f 6c47626a 46475577     1cmwoI19jbGlwUGF
   2c078:	39466130 4a6d5746 42445469 3147657a     0aF9FWmJiTDBzeG1
   2c088:	73576176 64485733 70335472 4a6c5451     vaWs3WHdrT3pQTlJ
   2c098:	416a4d47 4d6a5a30 34554e32 6b436332     GMjA0ZjM2NU42cCk
   2c0a8:	786a5069 786a506e 7847626c 4e486370     iPjxnPjxlbGxpcHN
   2c0b8:	5a48496c 5233596c 31696376 5a6d5a6c     lIHZlY3Rvci1lZmZ
   2c0c8:	5133596c 356d4939 31696276 4632597a     lY3Q9Im5vbi1zY2F
   2c0d8:	35576173 4e584c6e 396d6330 49535a72     saW5nLXN0cm9rZSI
   2c0e8:	67335967 556a4939 6b6a4c30 67444f77     gY3g9IjU0LjkwODg
   2c0f8:	51444f35 63444d30 4d6a4e77 42694978     5ODQ0MDcwNjMxIiB
   2c108:	3054656a 51544e69 6b544f75 6b544f35     jeT0iNTQuOTk5OTk
   2c118:	6b544f35 6b544f35 63544f35 4a484969     5OTk5OTk5OTciIHJ
   2c128:	49535034 34534e79 59544e77 4d7a4e31     4PSIyNS4wNTY1NzM
   2c138:	457a4d35 45444e79 676a4d7a 4a484969     5MzEyNDEzMjgiIHJ
   2c148:	49535035 34534e79 67444e32 59444e31     5PSIyNS42NDg1NDY
   2c158:	417a4e31 556a4d35 49794d35 6c6d5a67     1NzA5MjU5MyIgZml
   2c168:	30446273 396d6269 49535a75 52336367     sbD0ibm9uZSIgc3R
   2c178:	74326279 64584c6c 52485a70 4953506f     yb2tlLXdpZHRoPSI
   2c188:	4269497a 4a48647a 55326176 4a6e4939     zIiBzdHJva2U9InJ
   2c198:	6769596e 41444c77 6b434d73 4e484969     nYigwLDAsMCkiIHN
   2c1a8:	396d6330 31535a72 35576173 396d616c     0cm9rZS1saW5lam9
   2c1b8:	306a6270 6c576269 49585a30 4e484969     pbj0ibWl0ZXIiIHN
   2c1c8:	396d6330 31535a72 35576173 4632596c     0cm9rZS1saW5lY2F
   2c1d8:	4a535077 5658637a 556d6368 4e484969     wPSJzcXVhcmUiIHN
   2c1e8:	396d6330 31535a72 52586174 786d636c     0cm9rZS1taXRlcmx
   2c1f8:	6c576270 49535030 3869497a 4248502b     pbWl0PSIzIi8+PHB
   2c208:	6c486276 3432626e 39476367 526e6270     vbHlnb24gcG9pbnR
   2c218:	4953507a 34694d32 636a4d35 4d6a4d73     zPSI2Mi45MjcsMjM
   2c228:	59444e75 51444c33 676a4c32 77534d35     uNDY3LDQ2Ljg5MSw
   2c238:	34794d79 677a4d79 55544e73 55444d75     yMy4yMzgsNTUuMDU
   2c248:	55444c35 5a474969 77476270 356d4939     5LDUiIGZpbGw9Im5
   2c258:	556d6276 5a484969 5233596c 31696376     vbmUiIHZlY3Rvci1
   2c268:	5a6d5a6c 5133596c 356d4939 31696276     lZmZlY3Q9Im5vbi1
   2c278:	4632597a 35576173 4e584c6e 396d6330     zY2FsaW5nLXN0cm9
   2c288:	49535a72 52336367 74326279 64584c6c     rZSIgc3Ryb2tlLXd
   2c298:	52485a70 4953506f 4269497a 4a48647a     pZHRoPSIzIiBzdHJ
   2c2a8:	55326176 4a6e4939 6769596e 41444c77     va2U9InJnYigwLDA
   2c2b8:	6b434d73 4e484969 396d6330 31535a72     sMCkiIHN0cm9rZS1
   2c2c8:	35576173 396d616c 306a6270 6c576269     saW5lam9pbj0ibWl
   2c2d8:	49585a30 4e484969 396d6330 31535a72     0ZXIiIHN0cm9rZS1
   2c2e8:	35576173 4632596c 4a535077 5658637a     saW5lY2FwPSJzcXV
   2c2f8:	556d6368 4e484969 396d6330 31535a72     hcmUiIHN0cm9rZS1
   2c308:	52586174 786d636c 6c576270 49535030     taXRlcmxpbWl0PSI
   2c318:	3869497a 4248502b 6c486276 3432626e     zIi8+PHBvbHlnb24
   2c328:	39476367 526e6270 4953507a 34694e34     gcG9pbnRzPSI4Ni4
   2c338:	6b544e35 4d6a4e73 416a4d75 67444c34     5NTksNjMuMjA4LDg
   2c348:	456a4c33 77794d34 34694e30 49544f33     3LjE4Myw0Ni43OTI
   2c358:	41544d73 55444c31 456a4c31 49794d31     sMTA1LDU1LjE1MyI
   2c368:	6c6d5a67 30446273 396d6269 49535a75     gZmlsbD0ibm9uZSI
   2c378:	566d6467 3947646a 56574c79 566d5a6d     gdmVjdG9yLWVmZmV
   2c388:	3044646a 396d6269 4e584c75 7857596a     jdD0ibm9uLXNjYWx
   2c398:	636d6270 52336374 74326279 4269496c     pbmctc3Ryb2tlIiB
   2c3a8:	4a48647a 55326176 6c326474 6747646b     zdHJva2Utd2lkdGg
   2c3b8:	4d6a4939 4e484969 396d6330 30545a72     9IjMiIHN0cm9rZT0
   2c3c8:	646d6369 41444b69 77434d73 49534b77     icmdiKDAsMCwwKSI
   2c3d8:	52336367 74326279 78574c6c 566d6270     gc3Ryb2tlLWxpbmV
   2c3e8:	6c326271 4a535075 52586174 4969636c     qb2luPSJtaXRlciI
   2c3f8:	52336367 74326279 78574c6c 566d6270     gc3Ryb2tlLWxpbmV
   2c408:	4158596a 4e6e4939 46576478 49535a79     jYXA9InNxdWFyZSI
   2c418:	52336367 74326279 31574c6c 56476470     gc3Ryb2tlLW1pdGV
   2c428:	6c476279 51586174 4d6a4939 347a4c69     ybGltaXQ9IjMiLz4
   2c438:	39476338 64576573 42696276 6c326277     8cG9seWdvbiBwb2l
   2c448:	4d486475 676a4939 4d6a4c7a 77794d32     udHM9IjgzLjM2Myw
   2c458:	34434f7a 676a4d33 497a4e73 67544d75     zOC43MjgsNzIuMTg
   2c468:	49444c78 6b6a4c32 77534f31 34434d35     xLDI2Ljk1OSw5MC4
   2c478:	59544e31 6b544d73 63544f75 42694931     1NTYsMTkuOTc1IiB
   2c488:	7857616d 4a535073 35326275 4269496c     maWxsPSJub25lIiB
   2c498:	4e575a32 49336230 5a575a74 4e575a6d     2ZWN0b3ItZWZmZWN
   2c4a8:	4a535030 34326275 4e326374 6c476268     0PSJub24tc2NhbGl
   2c4b8:	31795a75 4a48647a 55326176 4e484969     uZy1zdHJva2UiIHN
   2c4c8:	396d6330 31535a72 52576133 30446130     0cm9rZS13aWR0aD0
   2c4d8:	49794d69 52336367 74326279 4a53506c     iMyIgc3Ryb2tlPSJ
   2c4e8:	49325a79 77434d6f 41444c77 42694970     yZ2IoMCwwLDApIiB
   2c4f8:	4a48647a 55326176 6c476274 70575a75     zdHJva2UtbGluZWp
   2c508:	34576176 316d4939 56476470 42694979     vaW49Im1pdGVyIiB
   2c518:	4a48647a 55326176 6c476274 4e575a75     zdHJva2UtbGluZWN
   2c528:	30446368 46336369 4a585931 4269496c     hcD0ic3F1YXJlIiB
   2c538:	4a48647a 55326176 6c576274 4a585a30     zdHJva2UtbWl0ZXJ
   2c548:	31576173 30446470 49794d69 786a5076     saW1pdD0iMyIvPjx
   2c558:	78326277 39325a35 42484975 35576176     wb2x5Z29uIHBvaW5
   2c568:	307a6330 637a4d69 45444d75 49444c34     0cz0iMzcuMDE4LDI
   2c578:	4d6a4c33 77434f7a 34534e79 456a4d31     3LjMzOCwyNS41MjE
   2c588:	677a4d73 677a4e75 45444c7a 596a4c34     sMzguNzgzLDE4LjY
   2c598:	77434f35 34534f78 557a4e35 5a474969     5OCwxOS45NzUiIGZ
   2c5a8:	77476270 356d4939 556d6276 5a484969     pbGw9Im5vbmUiIHZ
   2c5b8:	5233596c 31696376 5a6d5a6c 5133596c     lY3Rvci1lZmZlY3Q
   2c5c8:	356d4939 31696276 4632597a 35576173     9Im5vbi1zY2FsaW5
   2c5d8:	4e584c6e 396d6330 49535a72 52336367     nLXN0cm9rZSIgc3R
   2c5e8:	74326279 64584c6c 52485a70 4953506f     yb2tlLXdpZHRoPSI
   2c5f8:	4269497a 4a48647a 55326176 4a6e4939     zIiBzdHJva2U9InJ
   2c608:	6769596e 41444c77 6b434d73 4e484969     nYigwLDAsMCkiIHN
   2c618:	396d6330 31535a72 35576173 396d616c     0cm9rZS1saW5lam9
   2c628:	306a6270 6c576269 49585a30 4e484969     pbj0ibWl0ZXIiIHN
   2c638:	396d6330 31535a72 35576173 4632596c     0cm9rZS1saW5lY2F
   2c648:	4a535077 5658637a 556d6368 4e484969     wPSJzcXVhcmUiIHN
   2c658:	396d6330 31535a72 52586174 786d636c     0cm9rZS1taXRlcmx
   2c668:	6c576270 49535030 3869497a 4248502b     pbWl0PSIzIi8+PHB
   2c678:	6c486276 3432626e 39476367 526e6270     vbHlnb24gcG9pbnR
   2c688:	4953507a 34434d33 55444d34 51444f73     zPSI3MC44MDUsODQ
   2c698:	49544d75 67444c32 4d6a4c79 77794d77     uMTI2LDgyLjMwMyw
   2c6a8:	34694d33 45444f32 6b444f73 49544d75     3Mi42ODEsODkuMTI
   2c6b8:	6b444c32 516a4c78 49534f34 6c6d5a67     2LDkxLjQ4OSIgZml
   2c6c8:	30446273 396d6269 49535a75 566d6467     sbD0ibm9uZSIgdmV
   2c6d8:	3947646a 56574c79 566d5a6d 3044646a     jdG9yLWVmZmVjdD0
   2c6e8:	396d6269 4e584c75 7857596a 636d6270     ibm9uLXNjYWxpbmc
   2c6f8:	52336374 74326279 4269496c 4a48647a     tc3Ryb2tlIiBzdHJ
   2c708:	55326176 6c326474 6747646b 4d6a4939     va2Utd2lkdGg9IjM
   2c718:	4e484969 396d6330 30545a72 646d6369     iIHN0cm9rZT0icmd
   2c728:	41444b69 77434d73 49534b77 52336367     iKDAsMCwwKSIgc3R
   2c738:	74326279 78574c6c 566d6270 6c326271     yb2tlLWxpbmVqb2l
   2c748:	4a535075 52586174 4969636c 52336367     uPSJtaXRlciIgc3R
   2c758:	74326279 78574c6c 566d6270 4158596a     yb2tlLWxpbmVjYXA
   2c768:	4e6e4939 46576478 49535a79 52336367     9InNxdWFyZSIgc3R
   2c778:	74326279 31574c6c 56476470 6c476279     yb2tlLW1pdGVybGl
   2c788:	51586174 4d6a4939 347a4c69 39476338     taXQ9IjMiLz48cG9
   2c798:	64576573 42696276 6c326277 4d486475     seWdvbiBwb2ludHM
   2c7a8:	496a4939 676a4c33 77434f31 34534d33     9IjI3Ljg1OCw3MS4
   2c7b8:	497a4e79 6b7a4d73 51444d75 4d444f73     yNzIsMzkuMDQsODM
   2c7c8:	51444d75 49444c78 596a4c77 77534e32     uMDQxLDIwLjY2NSw
   2c7d8:	34434d35 556a4d77 5a474969 77476270     5MC4wMjUiIGZpbGw
   2c7e8:	356d4939 556d6276 5a484969 5233596c     9Im5vbmUiIHZlY3R
   2c7f8:	31696376 5a6d5a6c 5133596c 356d4939     vci1lZmZlY3Q9Im5
   2c808:	31696276 4632597a 35576173 4e584c6e     vbi1zY2FsaW5nLXN
   2c818:	396d6330 49535a72 52336367 74326279     0cm9rZSIgc3Ryb2t
   2c828:	64584c6c 52485a70 4953506f 4269497a     lLXdpZHRoPSIzIiB
   2c838:	4a48647a 55326176 4a6e4939 6769596e     zdHJva2U9InJnYig
   2c848:	41444c77 6b434d73 4e484969 396d6330     wLDAsMCkiIHN0cm9
   2c858:	31535a72 35576173 396d616c 306a6270     rZS1saW5lam9pbj0
   2c868:	6c576269 49585a30 4e484969 396d6330     ibWl0ZXIiIHN0cm9
   2c878:	31535a72 35576173 4632596c 4a535077     rZS1saW5lY2FwPSJ
   2c888:	5658637a 556d6368 4e484969 396d6330     zcXVhcmUiIHN0cm9
   2c898:	31535a72 52586174 786d636c 6c576270     rZS1taXRlcmxpbWl
   2c8a8:	49535030 3869497a 4248502b 6c486276     0PSIzIi8+PHBvbHl
   2c8b8:	3432626e 39476367 526e6270 4953507a     nb24gcG9pbnRzPSI
   2c8c8:	34794d79 45444e77 59444e73 6b7a4e75     yMy4wNDEsNDYuNzk
   2c8d8:	49444c79 676a4c79 77794e78 34794d32     yLDIyLjgxNyw2My4
   2c8e8:	67444d79 77534e73 34434e31 63444e34     yMDgsNSw1NC44NDc
   2c8f8:	5a474969 77476270 356d4939 556d6276     iIGZpbGw9Im5vbmU
   2c908:	5a484969 5233596c 31696376 5a6d5a6c     iIHZlY3Rvci1lZmZ
   2c918:	5133596c 356d4939 31696276 4632597a     lY3Q9Im5vbi1zY2F
   2c928:	35576173 4e584c6e 396d6330 49535a72     saW5nLXN0cm9rZSI
   2c938:	52336367 74326279 64584c6c 52485a70     gc3Ryb2tlLXdpZHR
   2c948:	4953506f 4269497a 4a48647a 55326176     oPSIzIiBzdHJva2U
   2c958:	4a6e4939 6769596e 41444c77 6b434d73     9InJnYigwLDAsMCk
   2c968:	4e484969 396d6330 31535a72 35576173     iIHN0cm9rZS1saW5
   2c978:	396d616c 306a6270 6c576269 49585a30     lam9pbj0ibWl0ZXI
   2c988:	4e484969 396d6330 31535a72 35576173     iIHN0cm9rZS1saW5
   2c998:	4632596c 4a535077 5658637a 556d6368     lY2FwPSJzcXVhcmU
   2c9a8:	4e484969 396d6330 31535a72 52586174     iIHN0cm9rZS1taXR
   2c9b8:	786d636c 6c576270 49535030 3869497a     lcmxpbWl0PSIzIi8
   2c9c8:	4248502b 6c486276 3432626e 39476367     +PHBvbHlnb24gcG9
   2c9d8:	526e6270 4953507a 34694e30 45544f34     pbnRzPSI0Ni44OTE
   2c9e8:	59444f73 4d544e75 59444c7a 6b6a4c79     sODYuNTMzLDYyLjk
   2c9f8:	77794e79 34694e34 496a4e33 51544e73     yNyw4Ni43NjIsNTQ
   2ca08:	557a4e75 45444c35 49534e77 6c6d5a67     uNzU5LDEwNSIgZml
   2ca18:	30446273 396d6269 49535a75 566d6467     sbD0ibm9uZSIgdmV
   2ca28:	3947646a 56574c79 566d5a6d 3044646a     jdG9yLWVmZmVjdD0
   2ca38:	396d6269 4e584c75 7857596a 636d6270     ibm9uLXNjYWxpbmc
   2ca48:	52336374 74326279 4269496c 4a48647a     tc3Ryb2tlIiBzdHJ
   2ca58:	55326176 6c326474 6747646b 4d6a4939     va2Utd2lkdGg9IjM
   2ca68:	4e484969 396d6330 30545a72 646d6369     iIHN0cm9rZT0icmd
   2ca78:	41444b69 77434d73 49534b77 52336367     iKDAsMCwwKSIgc3R
   2ca88:	74326279 78574c6c 566d6270 6c326271     yb2tlLWxpbmVqb2l
   2ca98:	4a535075 52586174 4969636c 52336367     uPSJtaXRlciIgc3R
   2caa8:	74326279 78574c6c 566d6270 4158596a     yb2tlLWxpbmVjYXA
   2cab8:	4e6e4939 46576478 49535a79 52336367     9InNxdWFyZSIgc3R
   2cac8:	74326279 31574c6c 56476470 6c476279     yb2tlLW1pdGVybGl
   2cad8:	51586174 4d6a4939 347a4c69 63324c38     taXQ9IjMiLz48L2c
   2cae8:	3943502b 776a506e 5a336376 3d67506e     +PC9nPjwvc3ZnPg=
   2caf8:	3b29223d 20200a0d 61622020 72676b63     =");..    backgr
   2cb08:	646e756f 6c6f632d 203a726f 74696877     ound-color: whit
   2cb18:	0a0d3b65 0d0a0d7d 7573230a 6165526e     e;..}....#sunRea
   2cb28:	676e6964 0a0d7b20 20202020 64646170     ding {..    padd
   2cb38:	2d676e69 7466656c 3832203a 0d3b7870     ing-left: 28px;.
   2cb48:	2020200a 64617020 676e6964 706f742d     .    padding-top
   2cb58:	3531203a 0d3b7870 2020200a 6c6f6320     : 15px;..    col
   2cb68:	203a726f 37366523 3b613163 20200a0d     or: #e67c1a;..  
   2cb78:	6f662020 732d746e 3a657a69 70303220       font-size: 20p
   2cb88:	0a0d3b78 20202020 746e6f66 7974732d     x;..    font-sty
   2cb98:	203a656c 6c617469 0d3b6369 00007d0a     le: italic;..}..

0002cba8 <data_img_bgFooter_gif>:
   2cba8:	676d692f 4667622f 65746f6f 69672e72     /img/bgFooter.gi
   2cbb8:	49470066 61393846 000f03e0 ba0000c4     f.GIF89a........
   2cbc8:	d4b7ecd7 e6d1b4e8 a9e9d5b7 ccb0d8c5     ................
   2cbd8:	d9c6abe0 aee5d0b4 d6b8ddca e1cdb1ea     ................
   2cbe8:	af69aaff c3a8dfcb dbc8acd6 add9c5aa     ..i.............
   2cbf8:	c1a6dcc9 e3cfb2d4 afd7c4a9 c2a7decb     ................
   2cc08:	dac7acd5 b3e7d3b6 6fffe4d0 ebd6b900     ...........o....
   2cc18:	ffedd8ba d9bbffff 000000ee 21000000     ...............!
   2cc28:	000004f9 2c000000 00000000 000f03e0     .......,........
   2cc38:	60ff0500 96e48e27 aeaa5c2d 70beeb6c     ...`'...-\..l..p
   2cc48:	6d74cf2c efae78df c0ffef7c 2c4870a0     ,.tm.x..|....pH,
   2cc58:	a4c88f1a 3a6cc972 54a8d09f 2c4cc8b7     ....r.l:...T..L,
   2cc68:	b345cc14 1bbf7921 2e4a664d b4e8cf9b     ..E.!y..MfJ.....
   2cc78:	bb6ecd7a 7cb8f0df 2a65df4e fb96ac04     z.n....|N.e*....
   2cc88:	19c28bed 84837527 88878685 8c8b8a89     ....'u..........
   2cc98:	298f8e8d 0c797755 7e7c0118 07011a60     ...)Uwy...|~`...
   2cca8:	a09f9e81 a4a3a2a1 a8a7a6a5 acabaaa9     ................
   2ccb8:	b0afaead b4b3b2b1 b8b7b6b5 bcbbbab9     ................
   2ccc8:	c0bfbebd c4c3c2c1 11adc6c5 0e0f0d11     ................
   2ccd8:	5d970705 001b5e99 080a0203 150d0406     ...].^..........
   2cce8:	e0dfdedd e4e3e2e1 e8e7e6e5 ecebeae9     ................
   2ccf8:	f0efeeed f4f3f2f1 f8f7f6f5 fcfbfaf9     ................
   2cd08:	00fffefd 481c0a03 7441a0b0 4018080d     .......H..At...@
   2cd18:	00c040a0 91a4d100 02e09000 0c100286     .@..............
   2cd28:	6040203c 208fc782 491c8a43 93c9a4b2     < @`... C..I....
   2cd38:	aaff5328 a5b2c95c 633097cb b3499cca     (S..\.....0c..I.
   2cd48:	389bcda6 c9dcea73 9fcfa7b3 1d0a8340     ...8s.......@...
   2cd58:	d1a8b44a 3e3925a3 80a10030 24000496     J....%9>0......$
   2cd68:	a126b26a 16070200 cadd6ab2 afd7abb5     j.&......j......
   2cd78:	1d8ac360 d9acb64b aad368b3 adb6cb5d     `...K....h..]...
   2cd88:	e370b7db b74b9dca 78bbddae cbddeaf3     ..p...K....x....
   2cd98:	bfdfafb7 260b0380 014100eb 49310e09     .......&..A...1I
   2cda8:	936d411d 0a0a0c00 b940a030 98cbe5b2     .Am.....0.@.....
   2cdb8:	ccde6b33 cfe7b3b9 1e8b43a0 e9b4ba4d     3k.......C..M...
   2cdc8:	ab53a8d3 b5bacd5e 63b0d7eb bb4d9ecb     ..S.^......c..M.
   2cdd8:	b8dbedb6 cddeeb73 066777bb 10601405     ....s....wg...`.
   2cde8:	e2e20970 0c340069 00e020b8 a3d0e786     p...i.4.. ......
   2cdf8:	bd4e9f4b d8ebf5ba cedf6bb3 eff7bbbd     K.N......k......
   2ce08:	1f8bc3e0 f9bcbe4f abd3e8f3 bdbecf5f     ....O......._...
   2ce18:	e3f0f7fb bf4f9fcb f8fbfdbe 70101fb5     ......O........p
   2ce28:	e3068061 41a721c7 10040302 260805c0     a....!.A.......&
   2ce38:	82ffe0a8 e0e8360c 28461083 561484e1     .....6....F(...V
   2ce48:	1885e168 86e1a866 e1e8761c 28862087     h...f....v... .(
   2ce58:	962488e2 2889e268 8ae2a8a6 e2e8b62c     ..$.h..(....,...
   2ce68:	18c6308b 240381a1 01445ff0 724d4096     .0.....$._D..@Mr
   2ce78:	e3e8f41a 2906408f 164490e4 4891e469     .....@.)..D.i..H
   2ce88:	92e4a926 e4e9364c 29465093 565494e5     &...L6...PF)..TV
   2ce98:	5895e569 96e5a966 e5e9765c 29866097     i..Xf...\v...`.)
   2cea8:	966498e6 00926669 8e638440 e6e06c60     ..d.if..@.c.`l..
   2ceb8:	29c6709b d6749ce7 789de769 9ee7a9e6     .p.)..t.i..x....
   2cec8:	e7e9f67c 2a06809f 1684a0e8 88a1e86a     |......*....j...
   2ced8:	a2e8aa26 e8ea368c 2a4690a3 5694a4e9     &....6....F*...V
   2cee8:	7ca5e96a a6e9a9b2 e9ea769c 2a86a0a7     j..|.....v.....*
   2cef8:	96a4a8ea a8a9ea6a aaeaaaa6 eaeab6ac     ....j...........
   2cf08:	2ac6b0ab d6b4aceb b8adeb6a aeebaae6     ...*....j.......
   2cf18:	ebeaf6bc 2b06c0af 16c4b0ec c8b1ec6b     .......+....k...
   2cf28:	b2ecab26 eceb36cc 2b46d0b3 56d4b4ed     &....6....F+...V
   2cf38:	ac03ed6b 3b000021 00000000              k...!..;....

0002cf44 <data_img_bgHeader_gif>:
   2cf44:	676d692f 4867622f 65646165 69672e72     /img/bgHeader.gi
   2cf54:	49470066 61393846 006a03e0 ff0000c4     f.GIF89a..j.....
   2cf64:	d8ba006f ebd6b9ed b3ecd7ba d3b6e4d0     o...............
   2cf74:	e9d5b7e7 ffdac7ac d4b769aa e0ccb0e8     .........i......
   2cf84:	b4decbaf d6b8e6d1 d8c5a9ea afd7c4a9     ................
   2cf94:	cfb2dfcb e5d0b4e3 aee1cdb1 c6abddca     ................
   2cfa4:	d9c5aad9 addbc8ac ffffdcc9 eed9bbff     ................
	...
   2cfc0:	21000000 000004f9 2c000000 00000000     ...!.......,....
   2cfd0:	006a03e0 a0ff0500 69648e26 aeaa689e     ..j.....&.di.h..
   2cfe0:	70beeb6c 6d74cf2c efae78df c0ffef7c     l..p,.tm.x..|...
   2cff0:	2c4870a0 a4c88f1a 3a6cc972 74a8d09f     .pH,....r.l:...t
   2d000:	af5aad4a cb76acd8 e0bf7aed 2e4c78b0     J.Z...v..z...xL.
   2d010:	b4e8cf9b bb6ecd7a 7cb8f0df efdbaf4e     ....z.n....|N...
   2d020:	cf7ebcf8 80fffbef 84838281 88878685     ..~.............
   2d030:	8c8b8a89 908f8e8d 94939291 98979695     ................
   2d040:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   2d050:	acabaaa9 b0afaead b4b3b2b1 b8b7b6b5     ................
   2d060:	bcbbbab9 c0bfbebd c4c3c2c1 c8c7c6c5     ................
   2d070:	cccbcac9 d0cfcecd d4d3d2d1 d8d7d6d5     ................
   2d080:	dcdbdad9 e0dfdedd e4e3e2e1 e8e7e6e5     ................
   2d090:	ecebeae9 f0efeeed f4f3f2f1 f8f7f6f5     ................
   2d0a0:	fcfbfaf9 00fffefd 481c0a03 83c1a0b0     ...........H....
   2d0b0:	5c2a1308 c3a1b0c8 4a231087 a2b1489c     ..*\......#J.H..
   2d0c0:	33188bc5 b1c8dc6a 208fc7a3 491c8a43     ...3j...... C..I
   2d0d0:	93c9a4b2 aaff5328 a5b2c95c 633097cb     ....(S..\.....0c
   2d0e0:	b3499cca 389bcda6 c9dcea73 9fcfa7b3     ..I....8s.......
   2d0f0:	1d0a8340 d1a8b44a 2a9348a3 a9b4ca5d     @...J....H.*]...
   2d100:	a350a7d3 b54a9d4a 58abd5aa cadd6ab3     ..P.J.J....X.j..
   2d110:	afd7abb5 1d8ac360 d9acb64b aad368b3     ....`...K....h..
   2d120:	adb6cb5d e370b7db b74b9dca 78bbddae     ].....p...K....x
   2d130:	cbddeaf3 bfdfafb7 1e0b0380 e1b0b84c     ............L...
   2d140:	2b1388c3 b1b8cc5e 2390c7e3 b94c9e4b     ...+^......#K.L.
   2d150:	98cbe5b2 ccde6b33 cfe7b3b9 1e8b43a0     ....3k.......C..
   2d160:	e9b4ba4d ab53a8d3 b5bacd5e 63b0d7eb     M.....S.^......c
   2d170:	bb4d9ecb b8dbedb6 cddeeb73 dfefb7bb     ..M.....s.......
   2d180:	1f0b83c0 f1b8bc4e 2b93c8e3 f9bcce5f     ....N......+_...
   2d190:	a3d00010 bd4e9f4b d8ebf5ba cedf6bb3     ....K.N......k..
   2d1a0:	eff7bbbd 1f8bc3e0 f9bcbe4f abd3e8f3     ........O.......
   2d1b0:	bdbecf5f e3f0f7fb bf4f9fcb f8fbfdbe     _.........O.....
   2d1c0:	c00f7ff3 0474071f e0280419 68160480     ......t...(....h
   2d1d0:	260881e0 82ffe0a8 e0e8360c 28461083     ...&.....6....F(
   2d1e0:	561484e1 1885e168 86e1a866 e1e8761c     ...Vh...f....v..
   2d1f0:	28862087 962488e2 2889e268 83a2a8a6     . .(..$.h..(....
   2d200:	c0374008 00d1fd00 d6348ac0 388de368     .@7.......4.h..8
   2d210:	8ee3a8e6 e3e8f63c 2906408f 4e4490e4     ....<....@.)..DN
   2d220:	0d018008 0ce30008 e4580000 29465093     ..........X..PF)
   2d230:	565494e5 5895e569 96e5a966 8058b604     ..TVi..Xf.....X.
   2d240:	20064a01 965c8cc3 6899e669 9ae6a9a6     .J. ..\.i..h....
   2d250:	e6e9b66c c0100096 c6610240 789be640     l.......@.a.@..x
   2d260:	9ee7a9e6 e7e9f67c 08e6809f 30110280     ....|..........0
   2d270:	3098a600 a2e819dc e8ea368c 2a4690a3     ...0.....6....F*
   2d280:	60008fa9 050100a0 0c003034 e93a2801     ...`....40...(:.
   2d290:	2a86a0a7 96a4a8ea 150026fa a1813050     ...*.....&..P0..
   2d2a0:	a9d0ba4b 2ac6b0a9 d6b4aceb 0086ab6a     K......*....j...
   2d2b0:	02817058 6889d012 2adeaf0b 16c4b0ec     Xp.....h...*....
   2d2c0:	7bb1ec6b 01c0e002 ebe01010 2b22c10b     k..{.........."+
   2d2d0:	56d4b4ed b52eed6b c07b2a28 f00a9802     ...Vk...(*{.....
   2d2e0:	62d10b2b e4b8ee2b b56e6b96 6db03c00     +..b+....kn..<.m
   2d2f0:	10aedfb7 c6f0b9ee f4bcef2b baee9a02     ........+.......
   2d300:	425b7805 003b0008                       .x[B..;.

0002d308 <data_img_bgMiddle_gif>:
   2d308:	676d692f 4d67622f 6c646469 69672e65     /img/bgMiddle.gi
   2d318:	49470066 61393846 000103e0 bb0000e6     f.GIF89a........
   2d328:	f9f9eed9 006ffff9 e5edd8ba c4a9e5e5     ......o.........
   2d338:	dac7acd7 b6e4d0b3 d6b9e7d3 decbafeb     ................
   2d348:	fbfafafa fcfcfbfb fdfdfdfc fffefefe     ................
   2d358:	0000ffff 00000000 00000000 00000000     ................
	...
   2d4a4:	21000000 000004f9 2c000000 00000000     ...!.......,....
   2d4b4:	000103e0 803e0700 84838200 88100203     ......>.........
   2d4c4:	8c8b8a89 908f8e8d 94939291 98979695     ................
   2d4d4:	9c9b9a99 a09f9e9d a4a3a2a1 a8a7a6a5     ................
   2d4e4:	acabaaa9 b0afaead 05029bb1 08070a06     ................
   2d4f4:	00840309 003b0081                       ......;.

0002d4fc <data_img_cloudLogo_png>:
   2d4fc:	676d692f 6f6c632f 6f4c6475 702e6f67     /img/cloudLogo.p
   2d50c:	8900676e 0d474e50 000a1a0a 490d0000     ng..PNG........I
   2d51c:	00524448 00800000 08800000 00000006     HDR.............
   2d52c:	cb613ec3 06000000 44474b62 ff00ff00     .>a.....bKGD....
   2d53c:	bda0ff00 000093a7 4449270b da785441     .........'IDATx.
   2d54c:	6c7f9ded c715575b 96b6576f 6c295d76     ...l[W..oW..v])l
   2d55c:	87ec06dd a31f8c06 31b07594 60306c7e     .........u.1~l0`
   2d56c:	b6843608 1543ad31 6a8240ea a0636d08     .6..1.C..@.j.mc.
   2d57c:	651b426d 6915b18c 61428bfd 26849b2b     mB.e...i..Ba+..&
   2d58c:	e38ad816 6aac2824 8cd35d60 7bf6c486     ....$(.j`].....{
   2d59c:	24e271cf 49c76276 ddb1389c cb8ff7e6     .q.$vb.I.8......
   2d5ac:	ae024e39 73f3ef73 9efcf7ed 91d23e7d     9N..s..s....}>..
   2d5bc:	cfcfc3fb eef3df7e bdce738f 2082318f     ....~....s...1. 
   2d5cc:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   2d5dc:	82082082 20820820 b5e1cb08 89ac0b8c     . .. .. ........
   2d5ec:	00390cae 38400e41 db174847 39677604     ..9.A.@8GH...vg9
   2d5fc:	d9bb801c dbee7085 08728548 06dec4df     .....p..H.r.....
   2d60c:	1001ff17 c8b6012d b06ec6ff d96a01dc     ....-.....n...j.
   2d61c:	dce399f3 46ec05ac bbbac552 f0b836fe     .......FR....6..
   2d62c:	4ef11c81 58d6ce70 f82000e5 85fef0f5     ...Np..X.. .....
   2d63c:	e11763ac 2ec06adf 14cc8527 005d81bf     .c...j..'.....].
   2d64c:	285c7b17 b4ed8ba0 d96a01cc f19f253f     .{\(......j.?%..
   2d65c:	fcc9523b 250fdc01 1d107f17 80076cc4     ;R.....%.....l..
   2d66c:	c25bfcbb c92cdde3 495b635f 7ffa2b21     ..[...,._c[I!+..
   2d67c:	4449f337 0e99a5fc f9d86bc0 e4a8bef0     7.ID.....k......
   2d68c:	3a931ff8 9b813956 c222517d 07dffc0c     ...:V9..}Q".....
   2d69c:	5a80734c d8e494f6 79c73800 5db58ca4     Ls.Z.....8.y...]
   2d6ac:	8c448341 b63de73f ebc55d8e baf025d9     A.D.?.=..]...%..
   2d6bc:	8b8dba05 a357cfe0 cbba71e5 2427b3e1     ......W..q....'$
   2d6cc:	a41dffcd 700ed588 2e0fbd98 9044b4fe     .......p......D.
   2d6dc:	7d984d5b b87126bc 7ca35206 817ec0ad     [M.}.&q..R.|..~.
   2d6ec:	d620f520 0f3d25b5 a9c1314c 1d9f047e      . ..%=.L1..~...
   2d6fc:	1cd739cf 91b620c4 056be512 ca2591de     .9... ....k...%.
   2d70c:	afd26809 387cf533 bdb17408 d2c6b199     .h..3.|8.t......
   2d71c:	2a437f39 78407f94 41c08e1f 9d96b59c     9.C*..@x...A....
   2d72c:	147d8eb3 d308d9ce 029177be 7763eba5     ..}......w....cw
   2d73c:	94fd45c2 3ac7d3a9 987039f6 7dae703d     .E.....:.9p.=p.}
   2d74c:	9943ae70 bd8b9de8 07f7fcb4 8de66ec1     p.C..........n..
   2d75c:	bf55a36c f3b4d359 ad769a3d 92ffe7cf     l.U.Y...=.v.....
   2d76c:	f1ee5147 a1efb4f9 ffd9fd2d f7cf9f35     GQ......-...5...
   2d77c:	b83060a1 bfc41aae 2a7e2e18 b1755213     .`0.......~*.Ru.
   2d78c:	fcc8c13f bd1325bd 338edd96 e7cfe583     ?....%.....3....
   2d79c:	ec1e6c06 df3e99df ca5ddec5 7af5e9df     .l....>...]....z
   2d7ac:	f5557a37 1da2af5e 07aa28f0 8abde75e     7zU.^....(..^...
   2d7bc:	22d8f3ca a7c7bb58 710e0b3e 9cfce733     ..."X...>..q3...
   2d7cc:	fdcc1c4a 9c044721 22013d6e cfab386c     J...!G..n=."l8..
   2d7dc:	81cecbdb 058377e3 772e8a0d 7ac87406     .....w.....w.t.z
   2d7ec:	bf314576 9be6ee0f 043eaee0 080da642     vE1.......>.B...
   2d7fc:	753e6fae 7b7f6c00 9595c77b c8ef87d2     .o>u.l.{{.......
   2d80c:	5b64ac49 05bdd83f 3e967a25 c29164ef     I.d[?...%z.>.d..
   2d81c:	2674dae7 4a2d0408 5dadbf21 53ee3ed3     ..t&..-J!..].>.S
   2d82c:	45a2a6d4 382cdb17 8f1e8bc2 15ce3de7     ...E..,8.....=..
   2d83c:	2e57a71f 015e46f6 bc38ecdc 67c0d27e     ..W..F^...8.~..g
   2d84c:	42359c3d 34dec337 df413dd2 e7104efe     =.5B7..4.=A..N..
   2d85c:	f89b06f7 2c1c0ca2 fdcadd05 71ac35d0     .......,.....5.q
   2d86c:	c8c0039e 261a233d c7348c52 3f1d6892     ....=#.&R.4..h.?
   2d87c:	0ccdcec8 3e13cce6 aec086db 6826fd91     .......>......&h
   2d88c:	61056fea 7e16cd86 602729b5 3395708c     .o.a...~.)'`.p.3
   2d89c:	c70c025b cb83b2d6 2b593003 d03a4070     [........0Y+p@:.
   2d8ac:	cee94793 0a60a3b4 14582f58 08360e2c     .G....`.X/X.,.6.
   2d8bc:	00160fd6 306b016b 387104e4 0d56c7e7     ....k.k0..q8..V.
   2d8cc:	27e514f2 a19cc620 78d5573b 8f0f7757     ...' ...;W.xWw..
   2d8dc:	7c780744 278f8464 4c993c93 13475e65     D.x|d..'.<.Le^G.
   2d8ec:	34383e09 fbfafbc4 59d03fb9 71681380     .>84.....?.Y..hq
   2d8fc:	ed3e5145 76c0f1e4 2e08ca4c ea965478     EQ>....vL...xT..
   2d90c:	73200c15 93f3871d 6960c360 eb049603     .. s....`.`i....
   2d91c:	d7923b04 67b30609 7ff17009 eea4446d     .;.....g.p..mD..
   2d92c:	3e3e5e9e 0b0be49e 3328dc0b 387c3333     .^>>......(333|8
   2d93c:	9d1de71e 611c465d 5f92a602 e0acfa75     ....]F.a..._u...
   2d94c:	2c9eb02e a648f711 4574bb8f f080563a     ...,..H...tE:V..
   2d95c:	530296b9 9d74eac1 80b319a0 f953fe20     ...S..t..... .S.
   2d96c:	8509e984 a7d3a9f8 2e2c3179 f1b1f22e     ........y1,.....
   2d97c:	308e2371 5bb4d5ed 4d04ed9c ff083d6c     q#.0...[...Ml=..
   2d98c:	45645c28 bbc56a94 d0ec774f ba622cb6     (\dE.j..Ow...,b.
   2d99c:	35818b48 d2209dca 3d11e4fc 077f3431     H..5.. ....=14..
   2d9ac:	bc52a64f 6023a094 88dd808b 8310e0de     O.R...#`........
   2d9bc:	269fce4c e0bc424a 8a917f00 f84094af     L..&JB........@.
   2d9cc:	c2b1c36c e79f563f 7075e374 1152bda1     l...?V..t.up..R.
   2d9dc:	3e3ee142 cdc73737 12727262 319d035a     B.>>77..brr.Z..1
   2d9ec:	6086aa82 12a5b860 323bffe3 f8914351     ...``.....;2QC..
   2d9fc:	fc58956f b3381b15 dbab983b a39efdc2     o.X...8.;.......
   2da0c:	1fdf8bd2 54ee6689 eb0741b3 bf4b760a     .....f.T.A...vK.
   2da1c:	0e4acc07 f0e46257 aff8a115 d2e20f2f     ..J.Wb....../...
   2da2c:	ffc75926 d96e15cf 1a3f172f 3f3256e5     &Y....n./.?..V2?
   2da3c:	bb3bcf3f 704e7a82 fddd2567 0acd8217     ?.;..zNpg%......
   2da4c:	44d7a01d 860657f1 689c9530 d8bd2edc     ...D.W..0..h....
   2da5c:	2f30e1bd b3b3b307 c808eb5c b9b857be     ..0/....\....W..
   2da6c:	95edf9b9 2d5dfe94 e2c9937e e30f58af     ......]-~....X..
   2da7c:	092faddd 041fb42f cfcfb330 4a7d3a47     .././...0...G:}J
   2da8c:	a9f4283e f34a550f 01d0b2ff 7b17a502     >(...UJ........{
   2da9c:	4f2b6c76 13c4df0f 78f26fb1 a87cbbe4     vl+O.....o.x..|.
   2daac:	f48f0f7f 917a5cfe c53a9d4f 96060dcb     .....\z.O.:.....
   2dabc:	50a44964 12beb428 7424201c 88d29180     dI.P(.... $t....
   2dacc:	9db2313e e31f840f 058d1d1d c4716285     >1...........bq.
   2dadc:	3c70076f 53d4c2a0 55d81632 22b1017e     o.p<...S2..U~.."
   2daec:	933d96b7 ebecdcd7 837fe682 b4787330     ..=.........0sx.
   2dafc:	5317d138 e06278eb f9d9de6e e2c759ea     8..S.xb.n....Y..
   2db0c:	b8a6a727 8118c05d c4785a64 e7f87d0e     '...]...dZx..}..
   2db1c:	ddedc50d f38169ec def8587c f1dc45e3     .....i..|X...E..
   2db2c:	2078dba3 112a2ee0 730a1bd3 80ad813b     ..x ..*....s;...
   2db3c:	cda44838 5db5b5b7 a8070ce4 8e088f65     8H.....]....e...
   2db4c:	def85ebd 5f85c2d6 91e7ad48 8b30cff0     .^....._H.....0.
   2db5c:	0e267456 a376fb63 6b223faf c53a7605     Vt&.c.v..?"k.v:.
   2db6c:	44141e01 7c233eff e2a17b6f c13de46f     ...D.>#|o{..o.=.
   2db7c:	c54b2543 2fe47396 92529d03 33adfc31     C%K..s./..R.1..3
   2db8c:	1ec5c01c d42c755f 7bdf0be0 f3f8b8d2     ...._u,....{....
   2db9c:	d83ccdc9 6121b2f9 94b75a71 5ffd1dae     ..<...!aqZ....._
   2dbac:	319316ba 81f7f023 42778c58 29082e04     ...1#...X.wB...)
   2dbbc:	71823b5d 34038901 f601c53b 32e01c09     ];.q...4;......2
   2dbcc:	34df7be1 e06fe77a cd7f9d5d d147a79b     .{.4z.o.].....G.
   2dbdc:	6ece2027 57633134 84a18124 44c84bb3     ' .n41cW$....K.D
   2dbec:	c60dbdd5 67afa01c 0e60fe9f d35378a2     .......g..`..xS.
   2dbfc:	e852bcd3 fe15edee f06096ce 013ae702     ..R.......`...:.
   2dc0c:	6a22c96e e2fa6205 75bba3c7 6244faef     n."j.b.....u..Db
   2dc1c:	b21a578c 0d542081 0764e65d 81d0b678     .W... T.].d.x...
   2dc2c:	25d8ece0 c47ff220 f3f34317 78220db4     ...% ....C...."x
   2dc3c:	db054656 4e23ed34 851b8076 c0dd800e     VF..4.#Nv.......
   2dc4c:	2201d898 9a8ebda1 4c0a95c2 82230b49     ...".......LI.#.
   2dc5c:	d6d1ed3e 9d73d6d6 8b4b00e9 4e857a3e     >.....s...K.>z.N
   2dc6c:	fe2d5be0 7015d8f4 368b8bf7 bc438362     .[-....p...6b.C.
   2dc7c:	f5f50992 ba798de9 05faaa3d 1e03e6a7     ......y.=.......
   2dc8c:	0e801692 d100e99c 0bc213f0 76757580     .............uuv
   2dc9c:	0297c11e 5be6a29c d553e676 b96e395f     .......[v.S._9n.
   2dcac:	6d899419 5fd5ac16 4de6ac32 92fb4f2c     ...m..._2..M,O..
   2dcbc:	b5aab8eb bfd35d54 8c6f8e02 6ab03bc4     ....T]....o..;.j
   2dccc:	425d96c8 6488e166 7d883fcd fffd6ebf     ..]Bf..d.?.}.n..
   2dcdc:	f8e9e328 383f8567 9533d500 3003e60e     (...g.?8..3....0
   2dcec:	2453a943 ae221b92 904b55b1 62edaa59     C.S$.."..UK.Y..b
   2dcfc:	c69af0ed 73a1202a 892d52e0 7d1d4c13     ....* .s.R-..L.}
   2dd0c:	bc0eef3f 83b1fc28 9abcc343 e8d1e2c0     ?...(...C.......
   2dd1c:	8b6f2c40 cb902b80 7661fc2f f7e2a0a5     @,o..+../.av....
   2dd2c:	737be919 ad9c8e36 f5ea18bf 0802839e     ..{s6...........
   2dd3c:	6b753c9f 6957ca30 66cccccc 637a9732     .<uk0.Wi...f2.zc
   2dd4c:	6e0ee802 b0f08f2f ff080331 4a71100b     ...n/...1.....qJ
   2dd5c:	c24f4770 d2507dff b2b2dc52 74d13420     pGO..}P.R... 4.t
   2dd6c:	6fbc5707 16397ae9 383b544b 4f59d1fb     .W.o.z9.KT;8..YO
   2dd7c:	c0f18310 5f84eb06 4bbbd55a ecc60367     ......._Z..Kg...
   2dd8c:	256b3855 867b81b1 c160fd8e d7675f48     U8k%..{...`.H_g.
   2dd9c:	60d58de4 d0b3a837 c46b01f4 f9d85a5f     ...`7.....k._Z..
   2ddac:	9102c186 7655fce3 e073e8a9 70d4ff0b     ......Uv..s....p
   2ddbc:	4c3846f1 09c4afea 8138b2c2 6b6cb516     .F8L......8...lk
   2ddcc:	79fde59a 16ef84f4 00ad8795 01bf210b     ...y.........!..
   2dddc:	eef75a5f 5c799ac7 dca98b6d 6e951b29     _Z....y\m...)..n
   2ddec:	20a661d9 59841fab 72adb7c1 70204d80     .a. ...Y...r.M p
   2ddfc:	2a7e204c 58004cf3 163b2ffb 7acdaafa     L ~*.L.X./;....z
   2de0c:	f851f16b 97f38d4a 5961a18a 5bd4a057     k.Q.J.....aYW..[
   2de1c:	9ddbe539 41d349b3 0d9f7359 d39e5b4c     9....I.AYs..L[..
   2de2c:	642dd2ab 32b57609 541fad27 0e0b2c27     ..-d.v.2'..T',..
   2de3c:	4ff9e72d ba331d80 1b6663d9 949b4516     -..O..3..cf..E..
   2de4c:	7a566915 ba8ad798 bfd7af01 0056bac3     .iVz..........V.
   2de5c:	44866f37 7bf7d18f 5961ed14 6df61719     7o.D...{..aY...m
   2de6c:	00ddf144 db6857ee 51f4007c e97d12ff     D....Wh.|..Q..}.
   2de7c:	ec2c0ad1 d8c49b30 9396b398 9e7ff341     ..,.0.......A...
   2de8c:	50c7f9a8 85fbf527 65a74a93 6dc7e1a1     ...P'....J.e...m
   2de9c:	e9b000e9 2f3b36c1 581a72cf 01692cf1     .....6;/.r.X.,i.
   2deac:	f367b11e 54dffb0f 59878163 a4bbd960     ..g....Tc..Y`...
   2debc:	f6fbe872 bd550074 7185f44b 70a235bb     r...t.U.K..q.5.p
   2decc:	490b4370 6d97e8f1 b19800e9 e96f34a2     pC.I...m.....4o.
   2dedc:	b40cd590 da97fdfa 41b80bb5 22fb85f4     ...........A..."
   2deec:	40b35211 493aeb70 db60203e 0872e029     .R.@p.:I> `.).r.
   2defc:	96d57178 14c9e06c 10512a00 b4be3608     xq..l....*Q..6..
   2df0c:	7c205d75 8be89f41 308694e3 285fee06     u] |A......0.._(
   2df1c:	b4d10c2d 00ee6c6b 04c2d3ca a4d82c10     -...kl.......,..
   2df2c:	d33f2056 954e04b0 d4f98895 32bedbbf     V ?...N........2
   2df3c:	b8e9e3d8 3b1db65a c1f5074d b67587bd     ....Z..;M.....u.
   2df4c:	31c05d9b c3ca2396 82f68a7d 8f181b2c     .].1.#..}...,...
   2df5c:	c45094d3 7e84c4c4 e73c30a5 03eb31c0     ..P....~.0<..1..
   2df6c:	981969f0 98fd94b6 8eb76c30 d809e4eb     .i......0l......
   2df7c:	b136002f 7a82b5c0 7c430bfb 081033a5     /.6....z..C|.3..
   2df8c:	22d4726c 96ca7c11 e610355e 81d03007     lr.".|..^5...0..
   2df9c:	dc762185 302cc3c9 dd4b8a23 430a0ab1     .!v...,0#.K....C
   2dfac:	2fc2bae4 07ed98d9 82333a7e a13fd603     .../....~:3...?.
   2dfbc:	770c72a3 83f47716 c572b026 90af28a7     .r.w.w..&.r..(..
   2dfcc:	7e256798 04ffc40c ead03a73 8e8581ad     .g%~....s:......
   2dfdc:	44028a4f 85ab5264 656e1967 792c0495     O..DdR..g.ne..,y
   2dfec:	08c40afe d7571214 74ec60ba 6a54ab37     ......W..`.t7.Tj
   2dffc:	42d66a6a f03be8c2 f9e3ce74 c8abc64a     jj.B..;.t...J...
   2e00c:	e78a6066 f1e3adc2 016ab0fa 6bc8389b     f`........j..8.k
   2e01c:	450387df a11aefe8 3abd7875 6b43754c     ...E....ux.:LuCk
   2e02c:	ddf847f8 8873e18f 8cb5b1f1 20820820     .G....s..... .. 
   2e03c:	08208208 82082082 20820820 08208208     .. .. .. .. .. .
   2e04c:	82082082 20820820 08208208 82082082     . .. .. .. .. ..
   2e05c:	20820820 08208208 82082082 e62a8820      .. .. .. .. .*.
   2e06c:	895abebf 41b31893 000000f5 4e454900     ..Z....A.....IEN
   2e07c:	6042ae44 00000082                       D.B`....

0002e084 <data_img_tab_gif>:
   2e084:	676d692f 6261742f 6669672e 46494700     /img/tab.gif.GIF
   2e094:	01613938 91002200 6fff0000 eed9bb00     89a..".....o....
   2e0a4:	00f8f1e7 f9210000 00000004 002c0000     ......!.......,.
   2e0b4:	01000000 00002200 1f8c0802 6bedcba2     .....".........k
   2e0c4:	3b000140 00000000                       @..;....

0002e0cc <data_img_tabActive_gif>:
   2e0cc:	676d692f 6261742f 69746341 672e6576     /img/tabActive.g
   2e0dc:	47006669 39384649 22000161 00008000     if.GIF89a.."....
   2e0ec:	ff006fff f921ffff 00000004 002c0000     .o....!.......,.
   2e0fc:	01000000 00002200 8e440502 005acba9     ....."....D...Z.
   2e10c:	0000003b                                ;...

0002e110 <data_img_tabActLeft_gif>:
   2e110:	676d692f 6261742f 4c746341 2e746665     /img/tabActLeft.
   2e120:	00666967 38464947 00046139 00910022     gif.GIF89a.."...
   2e130:	629be300 ffeed9bb ffff006f 04f921ff     ...b....o....!..
   2e140:	00000000 00002c00 00040000 02000022     .....,......"...
   2e150:	20118c1a 9ea33212 5b4c6f93 7a9cceaf     ... .2...oL[...z
   2e160:	07616dfc 9e49a296 0000556a 0000003b     .ma...I.jU..;...

0002e170 <data_img_tabActRight_gif>:
   2e170:	676d692f 6261742f 52746341 74686769     /img/tabActRight
   2e180:	6669672e 46494700 04613938 91002200     .gif.GIF89a.."..
   2e190:	9be30000 eed9bb62 ff006fff f921ffff     ....b....o....!.
   2e1a0:	00000004 002c0000 04000000 00002200     ......,......"..
   2e1b0:	2e441802 ac123362 5a829358 bade2778     ..D.b3..X..Zx'..
   2e1c0:	5979fe57 78268e48 3b00057a 00000000     W.yYH.&xz..;....

0002e1d0 <data_img_tabLeft_gif>:
   2e1d0:	676d692f 6261742f 7466654c 6669672e     /img/tabLeft.gif
   2e1e0:	46494700 03613938 91002200 6fff0000     .GIF89a..".....o
   2e1f0:	eed9bb00 00f8f1e7 f9210000 00000004     ..........!.....
   2e200:	002c0000 03000000 00002200 8f8c0e02     ..,......"......
   2e210:	0d1228a9 dab49ca3 05d8158b 00003b00     .(...........;..

0002e220 <data_img_tabRight_gif>:
   2e220:	676d692f 6261742f 68676952 69672e74     /img/tabRight.gi
   2e230:	49470066 61393846 00220003 ff000091     f.GIF89a..".....
   2e240:	d9bb006f f8f1e7ee 21000000 000004f9     o..........!....
   2e250:	2c000000 00000000 00220003 8c0f0200     ...,......".....
   2e260:	1227a98f b49c9afd 55f38bda 3b0017a0     ..'........U...;
   2e270:	00000000                                ....

0002e274 <file_404_html>:
   2e274:	00000000 0001d3a4 0001d3ae 000000ac     ................
   2e284:	00000000                                ....

0002e288 <file_control_shtml>:
   2e288:	0002e274 0001d45c 0001d46b 00000679     t...\...k...y...
   2e298:	00000000                                ....

0002e29c <file_dashboard_shtml>:
   2e29c:	0002e288 0001dae4 0001daf5 00004d1a     .............M..
   2e2ac:	00000000                                ....

0002e2b0 <file_index_html>:
   2e2b0:	0002e29c 00022810 0002281c 000013b7     .....(...(......
   2e2c0:	00000000                                ....

0002e2c4 <file_sensordata_shtml>:
   2e2c4:	0002e2b0 00023bd4 00023be6 00000013     .....;...;......
   2e2d4:	00000000                                ....

0002e2d8 <file_smoothie_min_js>:
   2e2d8:	0002e2c4 00023bfc 00023c0d 00002bdc     .....;...<...+..
   2e2e8:	00000000                                ....

0002e2ec <file_stats_shtml>:
   2e2ec:	0002e2d8 000267ec 000267f9 00000958     .....g...g..X...
   2e2fc:	00000000                                ....

0002e300 <file_tcp_shtml>:
   2e300:	0002e2ec 00027154 0002715f 00000657     ....Tq.._q..W...
   2e310:	00000000                                ....

0002e314 <file_css_styles_css>:
   2e314:	0002e300 000277b8 000277c8 000053df     .....w...w...S..
   2e324:	00000000                                ....

0002e328 <file_img_bgFooter_gif>:
   2e328:	0002e314 0002cba8 0002cbba 00000387     ................
   2e338:	00000000                                ....

0002e33c <file_img_bgHeader_gif>:
   2e33c:	0002e328 0002cf44 0002cf56 000003b2     (...D...V.......
   2e34c:	00000000                                ....

0002e350 <file_img_bgMiddle_gif>:
   2e350:	0002e33c 0002d308 0002d31a 000001e2     <...............
   2e360:	00000000                                ....

0002e364 <file_img_cloudLogo_png>:
   2e364:	0002e350 0002d4fc 0002d50f 00000b73     P...........s...
   2e374:	00000000                                ....

0002e378 <file_img_tab_gif>:
   2e378:	0002e364 0002e084 0002e091 00000038     d...........8...
   2e388:	00000000                                ....

0002e38c <file_img_tabActive_gif>:
   2e38c:	0002e378 0002e0cc 0002e0df 0000002f     x.........../...
   2e39c:	00000000                                ....

0002e3a0 <file_img_tabActLeft_gif>:
   2e3a0:	0002e38c 0002e110 0002e124 0000004a     ........$...J...
   2e3b0:	00000000                                ....

0002e3b4 <file_img_tabActRight_gif>:
   2e3b4:	0002e3a0 0002e170 0002e185 00000048     ....p.......H...
   2e3c4:	00000000                                ....

0002e3c8 <file_img_tabLeft_gif>:
   2e3c8:	0002e3b4 0002e1d0 0002e1e1 0000003e     ............>...
   2e3d8:	00000000                                ....

0002e3dc <file_img_tabRight_gif>:
   2e3dc:	0002e3c8 0002e220 0002e232 0000003f     .... ...2...?...
   2e3ec:	00000000 454c4449 00000000 09632509     ....IDLE.....%c.
   2e3fc:	25097525 75250975 00000a0d 09752509     %u.%u.%u.....%u.
   2e40c:	25752509 000a0d25 09752509 25313c09     .%u%%....%u..<1%
   2e41c:	000a0d25 20726d54 00637653              %...Tmr Svc.

0002e428 <heapSTRUCT_SIZE>:
   2e428:	00000008                                ....

0002e42c <pcInterruptPriorityRegisters>:
   2e42c:	e000e3f0                                ....

0002e430 <_global_impure_ptr>:
   2e430:	20000110 00000043                       ... C...

0002e438 <blanks.3595>:
   2e438:	20202020 20202020 20202020 20202020                     

0002e448 <zeroes.3596>:
   2e448:	30303030 30303030 30303030 30303030     0000000000000000
   2e458:	33323130 37363534 42413938 46454443     0123456789ABCDEF
   2e468:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
   2e478:	006e616e 33323130 37363534 62613938     nan.0123456789ab
   2e488:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
   2e498:	00000030 69666e49 7974696e 00000000     0...Infinity....
   2e4a8:	004e614e                                NaN.

0002e4ac <charset>:
   2e4ac:	0002e4e4                                ....

0002e4b0 <lconv>:
   2e4b0:	0002e4e0 0002e468 0002e468 0002e468     ....h...h...h...
   2e4c0:	0002e468 0002e468 0002e468 0002e468     h...h...h...h...
   2e4d0:	0002e468 0002e468 ffffffff ffffffff     h...h...........
   2e4e0:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

0002e4f0 <__mprec_tens>:
   2e4f0:	00000000 3ff00000 00000000 40240000     .......?......$@
   2e500:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
   2e510:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
   2e520:	00000000 412e8480 00000000 416312d0     .......A......cA
   2e530:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
   2e540:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
   2e550:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
   2e560:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
   2e570:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
   2e580:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
   2e590:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
   2e5a0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
   2e5b0:	79d99db4 44ea7843                       ...yCx.D

0002e5b8 <p05.2463>:
   2e5b8:	00000005 00000019 0000007d 00000000     ........}.......

0002e5c8 <__mprec_bigtens>:
   2e5c8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
   2e5d8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
   2e5e8:	7f73bf3c 75154fdd                       <.s..O.u

0002e5f0 <__mprec_tinytens>:
   2e5f0:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
   2e600:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
   2e610:	64ac6f43 0ac80628 00776f70 00000000     Co.d(...pow.....

0002e620 <bp>:
   2e620:	00000000 3ff00000 00000000 3ff80000     .......?.......?

0002e630 <dp_l>:
	...
   2e638:	43cfd006 3e4cfdeb                       ...C..L>

0002e640 <dp_h>:
	...
   2e648:	40000000 3fe2b803                       ...@...?

0002e650 <TWO52>:
   2e650:	00000000 43300000 00000000 c3300000     ......0C......0.

0002e660 <_init>:
   2e660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2e662:	bf00      	nop
   2e664:	bcf8      	pop	{r3, r4, r5, r6, r7}
   2e666:	bc08      	pop	{r3}
   2e668:	469e      	mov	lr, r3
   2e66a:	4770      	bx	lr

0002e66c <_fini>:
   2e66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   2e66e:	bf00      	nop
   2e670:	bcf8      	pop	{r3, r4, r5, r6, r7}
   2e672:	bc08      	pop	{r3}
   2e674:	469e      	mov	lr, r3
   2e676:	4770      	bx	lr

0002e678 <__frame_dummy_init_array_entry>:
   2e678:	0485 0000                                   ....

0002e67c <__do_global_dtors_aux_fini_array_entry>:
   2e67c:	0471 0000                                   q...
