// Seed: 1700177360
module module_0 (
    output supply0 id_0,
    input uwire id_1,
    output wor id_2,
    input supply0 id_3,
    input tri id_4,
    input supply1 id_5,
    input tri id_6,
    input wand id_7,
    output supply1 id_8,
    input uwire id_9,
    output wor id_10,
    input wire id_11,
    output uwire id_12,
    output supply0 id_13,
    input wire id_14,
    output wand id_15,
    output supply0 id_16,
    input supply1 id_17,
    input uwire id_18,
    input wand id_19
);
  wire id_21 = ~id_6;
  id_22(
      id_2, id_17
  );
endmodule
module module_1 (
    input supply0 id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    output tri1 id_9,
    input uwire id_10,
    output supply1 id_11,
    input tri0 id_12
);
  module_0(
      id_11,
      id_5,
      id_1,
      id_5,
      id_2,
      id_12,
      id_7,
      id_12,
      id_11,
      id_8,
      id_1,
      id_0,
      id_9,
      id_9,
      id_8,
      id_4,
      id_1,
      id_8,
      id_7,
      id_2
  );
endmodule
