Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Nov 27 11:17:31 2023
| Host         : LAPTOP-BKM4OVDQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file exhaustive_search_timing_summary_routed.rpt -pb exhaustive_search_timing_summary_routed.pb -rpx exhaustive_search_timing_summary_routed.rpx -warn_on_violation
| Design       : exhaustive_search
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.616ns  (logic 4.142ns (30.422%)  route 9.474ns (69.578%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.629     4.698    btnu_IBUF
    SLICE_X0Y165         LUT6 (Prop_lut6_I0_O)        0.124     4.822 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.845    10.667    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         2.949    13.616 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.616    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.078ns  (logic 4.109ns (31.416%)  route 8.970ns (68.584%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.656     4.726    btnu_IBUF
    SLICE_X0Y165         LUT6 (Prop_lut6_I0_O)        0.124     4.850 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.313    10.163    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.915    13.078 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.078    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.962ns  (logic 4.125ns (31.820%)  route 8.838ns (68.180%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.345     4.414    btnu_IBUF
    SLICE_X1Y165         LUT6 (Prop_lut6_I0_O)        0.124     4.538 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.493    10.031    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.931    12.962 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.962    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.114ns (31.752%)  route 8.843ns (68.248%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.852     4.921    btnu_IBUF
    SLICE_X0Y165         LUT6 (Prop_lut6_I0_O)        0.124     5.045 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.991    10.036    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.921    12.957 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.957    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.773ns  (logic 4.147ns (35.225%)  route 7.626ns (64.775%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.626     4.696    btnu_IBUF
    SLICE_X0Y165         LUT6 (Prop_lut6_I0_O)        0.124     4.820 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.000     8.819    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         2.954    11.773 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.773    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnu
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.348ns  (logic 4.111ns (36.224%)  route 7.237ns (63.776%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F15                                               0.000     0.000 r  btnu (IN)
                         net (fo=0)                   0.000     0.000    btnu
    F15                  IBUF (Prop_ibuf_I_O)         1.069     1.069 r  btnu_IBUF_inst/O
                         net (fo=6, routed)           3.348     4.417    btnu_IBUF
    SLICE_X1Y165         LUT6 (Prop_lut6_I0_O)        0.124     4.541 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.889     8.431    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.917    11.348 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.348    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.364ns  (logic 1.400ns (41.615%)  route 1.964ns (58.385%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.798     0.972    sw_IBUF[4]
    SLICE_X1Y165         LUT6 (Prop_lut6_I2_O)        0.045     1.017 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.166     2.183    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     3.364 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.364    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.487ns  (logic 1.436ns (41.178%)  route 2.051ns (58.822%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.811     0.984    sw_IBUF[4]
    SLICE_X0Y165         LUT6 (Prop_lut6_I2_O)        0.045     1.029 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.241     2.270    led_OBUF[0]
    T14                  OBUF (Prop_obuf_I_O)         1.217     3.487 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.487    led[0]
    T14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.903ns  (logic 1.403ns (35.956%)  route 2.500ns (64.044%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.763     0.936    sw_IBUF[4]
    SLICE_X0Y165         LUT6 (Prop_lut6_I5_O)        0.045     0.981 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.737     2.718    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     3.903 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.903    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.021ns  (logic 1.398ns (34.764%)  route 2.623ns (65.236%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.684     0.858    sw_IBUF[4]
    SLICE_X0Y165         LUT6 (Prop_lut6_I2_O)        0.045     0.903 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.939     2.842    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     4.021 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.021    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.278ns  (logic 1.414ns (33.045%)  route 2.865ns (66.955%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.800     0.974    sw_IBUF[4]
    SLICE_X1Y165         LUT6 (Prop_lut6_I1_O)        0.045     1.019 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.065     3.083    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     4.278 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.278    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.526ns  (logic 1.431ns (31.625%)  route 3.095ns (68.375%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    H17                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.800     0.974    sw_IBUF[4]
    SLICE_X0Y165         LUT6 (Prop_lut6_I2_O)        0.045     1.019 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.295     3.313    led_OBUF[1]
    T15                  OBUF (Prop_obuf_I_O)         1.213     4.526 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.526    led[1]
    T15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





