Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fft32_top glbl -Oenable_linking_all_libraries -prj fft32.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_15 -L floating_point_v7_0_20 --lib ieee_proposed=./ieee_proposed -s fft32 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/ip/xil_defaultlib/fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_dmul_64ns_64ns_64_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/ip/xil_defaultlib/fft32_sitodp_32ns_64_6_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_sitodp_32ns_64_6_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/AESL_autofifo_in_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_in_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/AESL_autofifo_out_stream.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autofifo_out_stream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fft32_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_data_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_data_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_dmul_64ns_64ns_64_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_dmul_64ns_64ns_64_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_bit_rev_assign_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_bit_rev_assign_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_input_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_input_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_output_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_output_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_fft32_Pipeline_stage1_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_fft32_Pipeline_stage1_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_Pipeline_VITIS_LOOP_87_1_cordic_apfixed_circ_table_arctanbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_generic_sincos_16_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_generic_sincos_16_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_16s_14s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_14s_28s_28_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_14s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_16s_16s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_16s_28s_28_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_16s_16s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_muladd_4ns_16ns_18ns_18_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_4ns_16ns_18ns_18_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module fft32_mac_muladd_4ns_16ns_18ns_18_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_mulsub_16s_14s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_14s_28s_28_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_14s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mac_mulsub_16s_16s_28s_28_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_16s_28s_28_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module fft32_mac_mulsub_16s_16s_28s_28_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16ns_22ns_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16ns_22ns_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16s_14s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16s_14s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_mul_16s_16s_28_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_mul_16s_16s_28_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_sitodp_32ns_64_6_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_sitodp_32ns_64_6_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/fft32_stage0_real_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft32_stage0_real_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/FFT_sol/FFT_sol_2/no_opt/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_15.vt2mutils
Compiling package floating_point_v7_1_15.vt2mcomps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.fft32_data_real_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft32_stage0_real_RAM_AUTO_1R1W
Compiling module xil_defaultlib.fft32_flow_control_loop_pipe_seq...
Compiling module xil_defaultlib.fft32_fft32_Pipeline_1
Compiling module xil_defaultlib.fft32_fft32_Pipeline_input_loop
Compiling module xil_defaultlib.fft32_fft32_Pipeline_3
Compiling module xil_defaultlib.fft32_fft32_Pipeline_5
Compiling module xil_defaultlib.fft32_fft32_Pipeline_7
Compiling module xil_defaultlib.fft32_fft32_Pipeline_bit_rev_ass...
Compiling module xil_defaultlib.fft32_fft32_Pipeline_stage1_loop
Compiling module xil_defaultlib.fft32_fft32_Pipeline_8
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_Pipeli...
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_Pipeli...
Compiling module xil_defaultlib.fft32_mul_16ns_22ns_37_1_1(NUM_S...
Compiling module xil_defaultlib.fft32_mac_muladd_4ns_16ns_18ns_1...
Compiling module xil_defaultlib.fft32_mac_muladd_4ns_16ns_18ns_1...
Compiling module xil_defaultlib.fft32_generic_sincos_16_4_s
Compiling module xil_defaultlib.fft32_fft32_Pipeline_output_loop
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=19,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=64,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fft32_dmul_64ns_64ns_64_7_max_ds...
Compiling module xil_defaultlib.fft32_dmul_64ns_64ns_64_7_max_ds...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=54,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.fft32_sitodp_32ns_64_6_no_dsp_1_...
Compiling module xil_defaultlib.fft32_sitodp_32ns_64_6_no_dsp_1(...
Compiling module xil_defaultlib.fft32_mul_16s_16s_28_1_1(NUM_STA...
Compiling module xil_defaultlib.fft32_mul_16s_14s_28_1_1(NUM_STA...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_16s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_mulsub_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32_mac_muladd_16s_14s_28s_28_...
Compiling module xil_defaultlib.fft32
Compiling module xil_defaultlib.AESL_autofifo_in_stream
Compiling module xil_defaultlib.AESL_autofifo_out_stream
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=82)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_fft32_top
Compiling module work.glbl
Built simulation snapshot fft32
