// Seed: 2754695681
module module_0 (
    output tri  id_0,
    input  wire id_1
);
  assign id_0 = 1'd0 !== id_1;
  supply1 id_3;
  assign module_1.id_3 = 0;
  uwire id_4;
  assign id_3 = id_4;
  always_ff id_0 = id_3;
  tri id_5;
  assign id_0 = 1;
  assign id_4 = id_5;
  wire id_6;
  wire id_7;
  assign id_0 = id_1;
  wire id_8;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output logic id_2,
    output tri1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply0 id_7,
    output uwire id_8
);
  module_0 modCall_1 (
      id_3,
      id_6
  );
  initial id_2 <= -1;
endmodule
