

================================================================
== Vitis HLS Report for 'tiled_conv_Pipeline_VITIS_LOOP_94_2_VITIS_LOOP_96_3'
================================================================
* Date:           Tue Apr 18 17:01:42 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.175 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       39|       39|  0.390 us|  0.390 us|   39|   39|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_94_2_VITIS_LOOP_96_3  |       37|       37|         3|          1|          1|    36|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.17>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 6 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tp = alloca i32 1"   --->   Operation 7 'alloca' 'tp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %empty"   --->   Operation 9 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten48"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %tp"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %tj"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc145"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tp_1 = load i2 %tp" [tiled_conv.cpp:94]   --->   Operation 14 'load' 'tp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i6 %indvar_flatten48" [tiled_conv.cpp:94]   --->   Operation 15 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i2 %tp_1" [tiled_conv.cpp:94]   --->   Operation 16 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.78ns)   --->   "%add_ln95 = add i5 %zext_ln94, i5 %tmp" [tiled_conv.cpp:95]   --->   Operation 17 'add' 'add_ln95' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_32 = trunc i5 %add_ln95" [tiled_conv.cpp:95]   --->   Operation 18 'trunc' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_32, i4 0" [tiled_conv.cpp:95]   --->   Operation 19 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95, i2 0" [tiled_conv.cpp:95]   --->   Operation 20 'bitconcatenate' 'p_shl4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl12_cast = sext i7 %p_shl4" [tiled_conv.cpp:95]   --->   Operation 21 'sext' 'p_shl12_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.91ns)   --->   "%empty_33 = sub i8 %p_shl3, i8 %p_shl12_cast" [tiled_conv.cpp:95]   --->   Operation 22 'sub' 'empty_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.42ns)   --->   "%icmp_ln94 = icmp_eq  i6 %indvar_flatten48_load, i6 36" [tiled_conv.cpp:94]   --->   Operation 24 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.82ns)   --->   "%add_ln94_1 = add i6 %indvar_flatten48_load, i6 1" [tiled_conv.cpp:94]   --->   Operation 25 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %for.inc148, void %for.inc151.exitStub" [tiled_conv.cpp:94]   --->   Operation 26 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [tiled_conv.cpp:96]   --->   Operation 27 'load' 'tj_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.56ns)   --->   "%add_ln94 = add i2 %tp_1, i2 1" [tiled_conv.cpp:94]   --->   Operation 28 'add' 'add_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.30ns)   --->   "%icmp_ln96 = icmp_eq  i4 %tj_load, i4 12" [tiled_conv.cpp:96]   --->   Operation 29 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.02ns)   --->   "%select_ln94 = select i1 %icmp_ln96, i4 0, i4 %tj_load" [tiled_conv.cpp:94]   --->   Operation 30 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i2 %add_ln94" [tiled_conv.cpp:94]   --->   Operation 31 'zext' 'zext_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.78ns)   --->   "%add_ln95_1 = add i5 %zext_ln94_1, i5 %tmp" [tiled_conv.cpp:95]   --->   Operation 32 'add' 'add_ln95_1' <Predicate = (!icmp_ln94)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%select_ln94_1 = select i1 %icmp_ln96, i5 %add_ln95_1, i5 %add_ln95" [tiled_conv.cpp:94]   --->   Operation 33 'select' 'select_ln94_1' <Predicate = (!icmp_ln94)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln97 = trunc i5 %select_ln94_1" [tiled_conv.cpp:97]   --->   Operation 34 'trunc' 'trunc_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln97, i4 0" [tiled_conv.cpp:97]   --->   Operation 35 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln94_1, i2 0" [tiled_conv.cpp:97]   --->   Operation 36 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i7 %tmp_7" [tiled_conv.cpp:97]   --->   Operation 37 'zext' 'zext_ln97_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.91ns)   --->   "%sub_ln97 = sub i8 %tmp_6, i8 %zext_ln97_1" [tiled_conv.cpp:97]   --->   Operation 38 'sub' 'sub_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_35 = trunc i5 %add_ln95_1" [tiled_conv.cpp:95]   --->   Operation 39 'trunc' 'empty_35' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl11_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_35, i4 0" [tiled_conv.cpp:95]   --->   Operation 40 'bitconcatenate' 'p_shl11_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl12_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add_ln95_1, i2 0" [tiled_conv.cpp:95]   --->   Operation 41 'bitconcatenate' 'p_shl12_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl12_cast_mid1 = sext i7 %p_shl12_mid1" [tiled_conv.cpp:95]   --->   Operation 42 'sext' 'p_shl12_cast_mid1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.91ns)   --->   "%p_mid146 = sub i8 %p_shl11_mid1, i8 %p_shl12_cast_mid1" [tiled_conv.cpp:95]   --->   Operation 43 'sub' 'p_mid146' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln97)   --->   "%select_ln94_2 = select i1 %icmp_ln96, i8 %p_mid146, i8 %empty_33" [tiled_conv.cpp:94]   --->   Operation 44 'select' 'select_ln94_2' <Predicate = (!icmp_ln94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.99ns)   --->   "%select_ln94_3 = select i1 %icmp_ln96, i2 %add_ln94, i2 %tp_1" [tiled_conv.cpp:94]   --->   Operation 45 'select' 'select_ln94_3' <Predicate = (!icmp_ln94)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln97_2 = zext i4 %select_ln94" [tiled_conv.cpp:97]   --->   Operation 46 'zext' 'zext_ln97_2' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.91ns) (out node of the LUT)   --->   "%add_ln97 = add i8 %zext_ln97_2, i8 %select_ln94_2" [tiled_conv.cpp:97]   --->   Operation 47 'add' 'add_ln97' <Predicate = (!icmp_ln94)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln96 = add i4 %select_ln94, i4 1" [tiled_conv.cpp:96]   --->   Operation 48 'add' 'add_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln96 = store i6 %add_ln94_1, i6 %indvar_flatten48" [tiled_conv.cpp:96]   --->   Operation 49 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln96 = store i2 %select_ln94_3, i2 %tp" [tiled_conv.cpp:96]   --->   Operation 50 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln96 = store i4 %add_ln96, i4 %tj" [tiled_conv.cpp:96]   --->   Operation 51 'store' 'store_ln96' <Predicate = (!icmp_ln94)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln97_1 = add i8 %sub_ln97, i8 144" [tiled_conv.cpp:97]   --->   Operation 52 'add' 'add_ln97_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln97_2 = add i8 %add_ln97_1, i8 %zext_ln97_2" [tiled_conv.cpp:97]   --->   Operation 53 'add' 'add_ln97_2' <Predicate = true> <Delay = 3.66> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln97_3 = zext i8 %add_ln97_2" [tiled_conv.cpp:97]   --->   Operation 54 'zext' 'zext_ln97_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer1_output_V_addr = getelementptr i15 %layer1_output_V, i64 0, i64 %zext_ln97_3" [tiled_conv.cpp:97]   --->   Operation 55 'getelementptr' 'layer1_output_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (3.25ns)   --->   "%layer1_output_V_load = load i8 %layer1_output_V_addr" [tiled_conv.cpp:97]   --->   Operation 56 'load' 'layer1_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_2_VITIS_LOOP_96_3_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%empty_34 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 36, i64 36, i64 36"   --->   Operation 58 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 59 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln96 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [tiled_conv.cpp:96]   --->   Operation 60 'specloopname' 'specloopname_ln96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i8 %add_ln97" [tiled_conv.cpp:97]   --->   Operation 61 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%linear_input_V_addr = getelementptr i15 %linear_input_V, i64 0, i64 %zext_ln97" [tiled_conv.cpp:97]   --->   Operation 62 'getelementptr' 'linear_input_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/2] (3.25ns)   --->   "%layer1_output_V_load = load i8 %layer1_output_V_addr" [tiled_conv.cpp:97]   --->   Operation 63 'load' 'layer1_output_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 64 [1/1] (3.25ns)   --->   "%store_ln97 = store i15 %layer1_output_V_load, i8 %linear_input_V_addr" [tiled_conv.cpp:97]   --->   Operation 64 'store' 'store_ln97' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 15> <Depth = 144> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln96 = br void %for.inc145" [tiled_conv.cpp:96]   --->   Operation 65 'br' 'br_ln96' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.17ns
The critical path consists of the following:
	'alloca' operation ('tp') [5]  (0 ns)
	'load' operation ('tp', tiled_conv.cpp:94) on local variable 'tp' [13]  (0 ns)
	'add' operation ('add_ln94', tiled_conv.cpp:94) [28]  (1.56 ns)
	'add' operation ('add_ln95_1', tiled_conv.cpp:95) [34]  (1.78 ns)
	'sub' operation ('p_mid146', tiled_conv.cpp:95) [46]  (1.92 ns)
	'select' operation ('select_ln94_2', tiled_conv.cpp:94) [47]  (0 ns)
	'add' operation ('add_ln97', tiled_conv.cpp:97) [55]  (1.92 ns)

 <State 2>: 6.92ns
The critical path consists of the following:
	'add' operation ('add_ln97_1', tiled_conv.cpp:97) [41]  (0 ns)
	'add' operation ('add_ln97_2', tiled_conv.cpp:97) [51]  (3.67 ns)
	'getelementptr' operation ('layer1_output_V_addr', tiled_conv.cpp:97) [53]  (0 ns)
	'load' operation ('layer1_output_V_load', tiled_conv.cpp:97) on array 'layer1_output_V' [58]  (3.25 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('layer1_output_V_load', tiled_conv.cpp:97) on array 'layer1_output_V' [58]  (3.25 ns)
	'store' operation ('store_ln97', tiled_conv.cpp:97) of variable 'layer1_output_V_load', tiled_conv.cpp:97 on array 'linear_input_V' [59]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
