{
    "code": "module TopModule (\n    input logic [2:0] vec,   // 3-bit input vector, bit[0] is LSB\n    output logic [2:0] outv, // 3-bit output vector, directly mirrors 'vec'\n    output logic o2,         // 1-bit output, connected to vec[2]\n    output logic o1,         // 1-bit output, connected to vec[1]\n    output logic o0          // 1-bit output, connected to vec[0]\n);\n\nassign outv = vec; // Direct mapping of vec to outv\nassign o2 = vec[2]; // Output o2 connected to vec[2]\nassign o1 = vec[1]; // Output o1 connected to vec[1]\nassign o0 = vec[0]; // Output o0 connected to vec[0]\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 1
}