// Seed: 3690947146
module module_0 (
    output wor id_0,
    output wor id_1,
    input supply1 id_2,
    input uwire id_3,
    output tri1 id_4,
    output wor id_5,
    output tri0 id_6,
    output uwire id_7,
    input wand id_8,
    input supply1 id_9,
    output wor id_10,
    input supply1 id_11
);
  assign id_6 = 1;
  assign {-1} = 1;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input tri id_2,
    input wor id_3,
    input supply0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    output uwire id_8,
    input uwire id_9
    , id_15,
    input wor id_10,
    output wor id_11,
    output uwire id_12,
    output uwire id_13
);
  logic id_16 = id_10;
  genvar id_17, id_18;
  wire id_19, id_20, id_21;
  assign id_11 = 1'b0;
  module_0 modCall_1 (
      id_12,
      id_13,
      id_7,
      id_5,
      id_11,
      id_8,
      id_11,
      id_12,
      id_0,
      id_10,
      id_12,
      id_10
  );
  assign modCall_1.id_10 = 0;
endmodule
