// Seed: 1876193722
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input uwire id_2,
    output tri1 id_3,
    input tri id_4,
    input supply1 id_5,
    output tri id_6,
    output uwire id_7,
    input tri id_8,
    input tri0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    output tri0 id_12
);
  logic [-1 'b0 <  -1 : 1] id_14;
endmodule
module module_1 (
    output tri id_0,
    output supply0 id_1,
    output wire id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input wire id_6,
    output wire id_7,
    input wand id_8,
    input tri1 id_9,
    input tri0 id_10,
    output wire id_11,
    output supply1 id_12,
    input uwire id_13,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    input uwire id_17,
    input tri0 id_18,
    output tri1 id_19,
    input supply0 id_20
    , id_24, id_25,
    output supply1 id_21,
    inout supply0 id_22
);
  logic id_26;
  module_0 modCall_1 (
      id_5,
      id_10,
      id_5,
      id_21,
      id_8,
      id_18,
      id_2,
      id_22,
      id_17,
      id_22,
      id_18,
      id_7,
      id_19
  );
  assign modCall_1.id_6 = 0;
endmodule
