
CANOpenNode-STM32F407-Disco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c414  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  0800c5a8  0800c5a8  0000d5a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ce8c  0800ce8c  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ce8c  0800ce8c  0000de8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ce94  0800ce94  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ce94  0800ce94  0000de94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ce98  0800ce98  0000de98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800ce9c  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d8  2**0
                  CONTENTS
 10 .bss          00000528  200001d8  200001d8  0000e1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000700  20000700  0000e1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015330  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000027cd  00000000  00000000  00023538  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001458  00000000  00000000  00025d08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001012  00000000  00000000  00027160  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00003656  00000000  00000000  00028172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018280  00000000  00000000  0002b7c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5569  00000000  00000000  00043a48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00118fb1  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006958  00000000  00000000  00118ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0011f94c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c58c 	.word	0x0800c58c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800c58c 	.word	0x0800c58c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <print_uart>:
	  uint8_t RxData[8];
CAN_TxHeaderTypeDef TxHeader;
uint8_t TxData[8] = {0x11, 0x22, 0x33, 0x44, 0x55, 0x66, 0x77, 0x88};
uint32_t TxMailbox;

void print_uart(const char *msg) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000edc:	6878      	ldr	r0, [r7, #4]
 8000ede:	f7ff f9c7 	bl	8000270 <strlen>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	b29a      	uxth	r2, r3
 8000ee6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eea:	6879      	ldr	r1, [r7, #4]
 8000eec:	4803      	ldr	r0, [pc, #12]	@ (8000efc <print_uart+0x28>)
 8000eee:	f007 fcd1 	bl	8008894 <HAL_UART_Transmit>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200004bc 	.word	0x200004bc

08000f00 <handle_uart_command>:
#define UART_RX_BUF_SIZE 64
char uart_rx_buf[UART_RX_BUF_SIZE];
volatile uint8_t uart_rx_index = 0;
volatile uint8_t uart_rx_ready = 0;
void handle_uart_command(const char* cmd) {
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
    if (strncmp(cmd, "1", 1) == 0) {
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	781a      	ldrb	r2, [r3, #0]
 8000f0c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f48 <handle_uart_command+0x48>)
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d106      	bne.n	8000f24 <handle_uart_command+0x24>
        current_mode = MODE_PS2;
 8000f16:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <handle_uart_command+0x4c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	701a      	strb	r2, [r3, #0]
        print_uart("PS2 Mode\r\n");
 8000f1c:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <handle_uart_command+0x50>)
 8000f1e:	f7ff ffd9 	bl	8000ed4 <print_uart>
    } else if (strncmp(cmd, "2",1) == 0) {
        current_mode = MODE_AUTO;
        print_uart("AUTO Mode\r\n");
    }
}
 8000f22:	e00c      	b.n	8000f3e <handle_uart_command+0x3e>
    } else if (strncmp(cmd, "2",1) == 0) {
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	781a      	ldrb	r2, [r3, #0]
 8000f28:	4b0a      	ldr	r3, [pc, #40]	@ (8000f54 <handle_uart_command+0x54>)
 8000f2a:	781b      	ldrb	r3, [r3, #0]
 8000f2c:	1ad3      	subs	r3, r2, r3
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d105      	bne.n	8000f3e <handle_uart_command+0x3e>
        current_mode = MODE_AUTO;
 8000f32:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <handle_uart_command+0x4c>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
        print_uart("AUTO Mode\r\n");
 8000f38:	4807      	ldr	r0, [pc, #28]	@ (8000f58 <handle_uart_command+0x58>)
 8000f3a:	f7ff ffcb 	bl	8000ed4 <print_uart>
}
 8000f3e:	bf00      	nop
 8000f40:	3708      	adds	r7, #8
 8000f42:	46bd      	mov	sp, r7
 8000f44:	bd80      	pop	{r7, pc}
 8000f46:	bf00      	nop
 8000f48:	0800c5a8 	.word	0x0800c5a8
 8000f4c:	20000504 	.word	0x20000504
 8000f50:	0800c5ac 	.word	0x0800c5ac
 8000f54:	0800c5bc 	.word	0x0800c5bc
 8000f58:	0800c5c0 	.word	0x0800c5c0

08000f5c <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b084      	sub	sp, #16
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART2) {
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1d      	ldr	r2, [pc, #116]	@ (8000fe0 <HAL_UART_RxCpltCallback+0x84>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d134      	bne.n	8000fd8 <HAL_UART_RxCpltCallback+0x7c>
        char received = uart_rx_buf[uart_rx_index];
 8000f6e:	4b1d      	ldr	r3, [pc, #116]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	461a      	mov	r2, r3
 8000f76:	4b1c      	ldr	r3, [pc, #112]	@ (8000fe8 <HAL_UART_RxCpltCallback+0x8c>)
 8000f78:	5c9b      	ldrb	r3, [r3, r2]
 8000f7a:	73fb      	strb	r3, [r7, #15]

        if (received == '\n' || received == '\r') {
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	2b0a      	cmp	r3, #10
 8000f80:	d002      	beq.n	8000f88 <HAL_UART_RxCpltCallback+0x2c>
 8000f82:	7bfb      	ldrb	r3, [r7, #15]
 8000f84:	2b0d      	cmp	r3, #13
 8000f86:	d10d      	bne.n	8000fa4 <HAL_UART_RxCpltCallback+0x48>
            uart_rx_buf[uart_rx_index] = '\0';
 8000f88:	4b16      	ldr	r3, [pc, #88]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000f8a:	781b      	ldrb	r3, [r3, #0]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	461a      	mov	r2, r3
 8000f90:	4b15      	ldr	r3, [pc, #84]	@ (8000fe8 <HAL_UART_RxCpltCallback+0x8c>)
 8000f92:	2100      	movs	r1, #0
 8000f94:	5499      	strb	r1, [r3, r2]
            uart_rx_ready = 1;
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <HAL_UART_RxCpltCallback+0x90>)
 8000f98:	2201      	movs	r2, #1
 8000f9a:	701a      	strb	r2, [r3, #0]
            uart_rx_index = 0;
 8000f9c:	4b11      	ldr	r3, [pc, #68]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	701a      	strb	r2, [r3, #0]
 8000fa2:	e00e      	b.n	8000fc2 <HAL_UART_RxCpltCallback+0x66>
        } else {
            uart_rx_index++;
 8000fa4:	4b0f      	ldr	r3, [pc, #60]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	3301      	adds	r3, #1
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	4b0d      	ldr	r3, [pc, #52]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000fb0:	701a      	strb	r2, [r3, #0]
            if (uart_rx_index >= UART_RX_BUF_SIZE)
 8000fb2:	4b0c      	ldr	r3, [pc, #48]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	b2db      	uxtb	r3, r3
 8000fb8:	2b3f      	cmp	r3, #63	@ 0x3f
 8000fba:	d902      	bls.n	8000fc2 <HAL_UART_RxCpltCallback+0x66>
                uart_rx_index = 0;
 8000fbc:	4b09      	ldr	r3, [pc, #36]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
        }

        HAL_UART_Receive_IT(&huart2, (uint8_t *)&uart_rx_buf[uart_rx_index], 1);
 8000fc2:	4b08      	ldr	r3, [pc, #32]	@ (8000fe4 <HAL_UART_RxCpltCallback+0x88>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	461a      	mov	r2, r3
 8000fca:	4b07      	ldr	r3, [pc, #28]	@ (8000fe8 <HAL_UART_RxCpltCallback+0x8c>)
 8000fcc:	4413      	add	r3, r2
 8000fce:	2201      	movs	r2, #1
 8000fd0:	4619      	mov	r1, r3
 8000fd2:	4807      	ldr	r0, [pc, #28]	@ (8000ff0 <HAL_UART_RxCpltCallback+0x94>)
 8000fd4:	f007 fce9 	bl	80089aa <HAL_UART_Receive_IT>
    }
}
 8000fd8:	bf00      	nop
 8000fda:	3710      	adds	r7, #16
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	bd80      	pop	{r7, pc}
 8000fe0:	40004400 	.word	0x40004400
 8000fe4:	20000574 	.word	0x20000574
 8000fe8:	20000534 	.word	0x20000534
 8000fec:	20000575 	.word	0x20000575
 8000ff0:	200004bc 	.word	0x200004bc

08000ff4 <set_drive_mode>:



void set_drive_mode(uint8_t mode, uint8_t nodeId) {
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b0a4      	sub	sp, #144	@ 0x90
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	460a      	mov	r2, r1
 8000ffe:	71fb      	strb	r3, [r7, #7]
 8001000:	4613      	mov	r3, r2
 8001002:	71bb      	strb	r3, [r7, #6]
    uint32_t txMailbox;
    uint8_t data[8];
    char msg[64];

    // === Gi NMT Start Node ===
    TxHeader.StdId = 0x000;
 8001004:	2300      	movs	r3, #0
 8001006:	67bb      	str	r3, [r7, #120]	@ 0x78
    TxHeader.IDE = CAN_ID_STD;
 8001008:	2300      	movs	r3, #0
 800100a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    TxHeader.RTR = CAN_RTR_DATA;
 800100e:	2300      	movs	r3, #0
 8001010:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    TxHeader.DLC = 2;
 8001014:	2302      	movs	r3, #2
 8001016:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    data[0] = 0x01;       // Command: Start remote node
 800101a:	2301      	movs	r3, #1
 800101c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
    data[1] = nodeId;     // Node ID
 8001020:	79bb      	ldrb	r3, [r7, #6]
 8001022:	f887 306d 	strb.w	r3, [r7, #109]	@ 0x6d
    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 8001026:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800102a:	f107 026c 	add.w	r2, r7, #108	@ 0x6c
 800102e:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001032:	4844      	ldr	r0, [pc, #272]	@ (8001144 <set_drive_mode+0x150>)
 8001034:	f002 fd22 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 8001038:	2064      	movs	r0, #100	@ 0x64
 800103a:	f002 fadd 	bl	80035f8 <HAL_Delay>
    snprintf(msg, sizeof(msg), " NMT Start sent to Node %d\r\n", nodeId);
 800103e:	79bb      	ldrb	r3, [r7, #6]
 8001040:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001044:	4a40      	ldr	r2, [pc, #256]	@ (8001148 <set_drive_mode+0x154>)
 8001046:	2140      	movs	r1, #64	@ 0x40
 8001048:	f009 f958 	bl	800a2fc <sniprintf>
    print_uart(msg);
 800104c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff3f 	bl	8000ed4 <print_uart>

    // === Set Mode to Velocity (0x6060 = 3) ===
    TxHeader.StdId = 0x600 + nodeId;  // COB-ID for SDO Tx
 8001056:	79bb      	ldrb	r3, [r7, #6]
 8001058:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800105c:	67bb      	str	r3, [r7, #120]	@ 0x78
    TxHeader.DLC = 8;
 800105e:	2308      	movs	r3, #8
 8001060:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    uint8_t mode_vel[] = {0x2F, 0x60, 0x60, 0x00, mode, 0x00, 0x00, 0x00};
 8001064:	232f      	movs	r3, #47	@ 0x2f
 8001066:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 800106a:	2360      	movs	r3, #96	@ 0x60
 800106c:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001070:	2360      	movs	r3, #96	@ 0x60
 8001072:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001076:	2300      	movs	r3, #0
 8001078:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001082:	2300      	movs	r3, #0
 8001084:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001088:	2300      	movs	r3, #0
 800108a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800108e:	2300      	movs	r3, #0
 8001090:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, mode_vel, &txMailbox);
 8001094:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 8001098:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 800109c:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80010a0:	4828      	ldr	r0, [pc, #160]	@ (8001144 <set_drive_mode+0x150>)
 80010a2:	f002 fceb 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(50);
 80010a6:	2032      	movs	r0, #50	@ 0x32
 80010a8:	f002 faa6 	bl	80035f8 <HAL_Delay>
    print_uart(" Set mode to Velocity (0x6060 = 3)\r\n");
 80010ac:	4827      	ldr	r0, [pc, #156]	@ (800114c <set_drive_mode+0x158>)
 80010ae:	f7ff ff11 	bl	8000ed4 <print_uart>

    // === Gi chui enable: 0x06  0x07  0x0F ===

    // 1. Shutdown (0x06)
    uint8_t cw_shutdown[] = {0x2F, 0x40, 0x60, 0x00, 0x06, 0x00, 0x00, 0x00};
 80010b2:	4a27      	ldr	r2, [pc, #156]	@ (8001150 <set_drive_mode+0x15c>)
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010bc:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, cw_shutdown, &txMailbox);
 80010c0:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010c4:	f107 021c 	add.w	r2, r7, #28
 80010c8:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80010cc:	481d      	ldr	r0, [pc, #116]	@ (8001144 <set_drive_mode+0x150>)
 80010ce:	f002 fcd5 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(50);
 80010d2:	2032      	movs	r0, #50	@ 0x32
 80010d4:	f002 fa90 	bl	80035f8 <HAL_Delay>
    print_uart(" CW = 0x06 (Shutdown)\r\n");
 80010d8:	481e      	ldr	r0, [pc, #120]	@ (8001154 <set_drive_mode+0x160>)
 80010da:	f7ff fefb 	bl	8000ed4 <print_uart>

    // 2. Switch ON (0x07)
    uint8_t cw_switchon[] = {0x2F, 0x40, 0x60, 0x00, 0x07, 0x00, 0x00, 0x00};
 80010de:	4a1e      	ldr	r2, [pc, #120]	@ (8001158 <set_drive_mode+0x164>)
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010e8:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, cw_switchon, &txMailbox);
 80010ec:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80010f0:	f107 0214 	add.w	r2, r7, #20
 80010f4:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 80010f8:	4812      	ldr	r0, [pc, #72]	@ (8001144 <set_drive_mode+0x150>)
 80010fa:	f002 fcbf 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(50);
 80010fe:	2032      	movs	r0, #50	@ 0x32
 8001100:	f002 fa7a 	bl	80035f8 <HAL_Delay>
    print_uart(" CW = 0x07 (Switch ON)\r\n");
 8001104:	4815      	ldr	r0, [pc, #84]	@ (800115c <set_drive_mode+0x168>)
 8001106:	f7ff fee5 	bl	8000ed4 <print_uart>

    // 3. Enable operation (0x0F)
    uint8_t cw_enable[] = {0x2F, 0x40, 0x60, 0x00, 0x0F, 0x00, 0x00, 0x00};
 800110a:	4a15      	ldr	r2, [pc, #84]	@ (8001160 <set_drive_mode+0x16c>)
 800110c:	f107 030c 	add.w	r3, r7, #12
 8001110:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001114:	e883 0003 	stmia.w	r3, {r0, r1}
    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, cw_enable, &txMailbox);
 8001118:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800111c:	f107 020c 	add.w	r2, r7, #12
 8001120:	f107 0178 	add.w	r1, r7, #120	@ 0x78
 8001124:	4807      	ldr	r0, [pc, #28]	@ (8001144 <set_drive_mode+0x150>)
 8001126:	f002 fca9 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(100);
 800112a:	2064      	movs	r0, #100	@ 0x64
 800112c:	f002 fa64 	bl	80035f8 <HAL_Delay>
    print_uart(" CW = 0x0F (Enable Operation)\r\n");
 8001130:	480c      	ldr	r0, [pc, #48]	@ (8001164 <set_drive_mode+0x170>)
 8001132:	f7ff fecf 	bl	8000ed4 <print_uart>

    print_uart(" Servo is now enabled in Velocity Mode!\r\n");
 8001136:	480c      	ldr	r0, [pc, #48]	@ (8001168 <set_drive_mode+0x174>)
 8001138:	f7ff fecc 	bl	8000ed4 <print_uart>
}
 800113c:	bf00      	nop
 800113e:	3790      	adds	r7, #144	@ 0x90
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	200001fc 	.word	0x200001fc
 8001148:	0800c5d0 	.word	0x0800c5d0
 800114c:	0800c5f4 	.word	0x0800c5f4
 8001150:	0800c6b0 	.word	0x0800c6b0
 8001154:	0800c620 	.word	0x0800c620
 8001158:	0800c6b8 	.word	0x0800c6b8
 800115c:	0800c63c 	.word	0x0800c63c
 8001160:	0800c6c0 	.word	0x0800c6c0
 8001164:	0800c65c 	.word	0x0800c65c
 8001168:	0800c680 	.word	0x0800c680

0800116c <delay_us>:



void delay_us(uint16_t us) {
 800116c:	b580      	push	{r7, lr}
 800116e:	b082      	sub	sp, #8
 8001170:	af00      	add	r7, sp, #0
 8001172:	4603      	mov	r3, r0
 8001174:	80fb      	strh	r3, [r7, #6]
   htim1.Instance->CNT=0;
 8001176:	4b0a      	ldr	r3, [pc, #40]	@ (80011a0 <delay_us+0x34>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_TIM_Base_Start(&htim1);            // Start timer
 800117e:	4808      	ldr	r0, [pc, #32]	@ (80011a0 <delay_us+0x34>)
 8001180:	f006 fea0 	bl	8007ec4 <HAL_TIM_Base_Start>
    while (htim1.Instance->CNT < us);
 8001184:	bf00      	nop
 8001186:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <delay_us+0x34>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800118c:	88fb      	ldrh	r3, [r7, #6]
 800118e:	429a      	cmp	r2, r3
 8001190:	d3f9      	bcc.n	8001186 <delay_us+0x1a>
    HAL_TIM_Base_Stop(&htim1);             // Optional: Stop to save power
 8001192:	4803      	ldr	r0, [pc, #12]	@ (80011a0 <delay_us+0x34>)
 8001194:	f006 fefe 	bl	8007f94 <HAL_TIM_Base_Stop>
}
 8001198:	bf00      	nop
 800119a:	3708      	adds	r7, #8
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	200003e4 	.word	0x200003e4

080011a4 <PS2_ATT_LOW>:

//LAP TRINH DIEU KHIEN TAY CAM
void PS2_ATT_LOW() {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	2108      	movs	r1, #8
 80011ac:	4802      	ldr	r0, [pc, #8]	@ (80011b8 <PS2_ATT_LOW+0x14>)
 80011ae:	f003 fee5 	bl	8004f7c <HAL_GPIO_WritePin>
}
 80011b2:	bf00      	nop
 80011b4:	bd80      	pop	{r7, pc}
 80011b6:	bf00      	nop
 80011b8:	40021000 	.word	0x40021000

080011bc <PS2_ATT_HIGH>:

void PS2_ATT_HIGH() {
 80011bc:	b580      	push	{r7, lr}
 80011be:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 80011c0:	2201      	movs	r2, #1
 80011c2:	2108      	movs	r1, #8
 80011c4:	4802      	ldr	r0, [pc, #8]	@ (80011d0 <PS2_ATT_HIGH+0x14>)
 80011c6:	f003 fed9 	bl	8004f7c <HAL_GPIO_WritePin>
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40021000 	.word	0x40021000

080011d4 <PS2_SendCommand>:
// === PS2 Controller Interface for STM32 ===
// === PS2 Initialization (3 command sequences) ===
void PS2_SendCommand(const uint8_t *tx, uint8_t *rx, uint8_t len) {
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b088      	sub	sp, #32
 80011d8:	af02      	add	r7, sp, #8
 80011da:	60f8      	str	r0, [r7, #12]
 80011dc:	60b9      	str	r1, [r7, #8]
 80011de:	4613      	mov	r3, r2
 80011e0:	71fb      	strb	r3, [r7, #7]
    PS2_ATT_LOW(); delay_us(15);
 80011e2:	f7ff ffdf 	bl	80011a4 <PS2_ATT_LOW>
 80011e6:	200f      	movs	r0, #15
 80011e8:	f7ff ffc0 	bl	800116c <delay_us>
    for (uint8_t i = 0; i < len; i++) {
 80011ec:	2300      	movs	r3, #0
 80011ee:	75fb      	strb	r3, [r7, #23]
 80011f0:	e011      	b.n	8001216 <PS2_SendCommand+0x42>
        HAL_SPI_TransmitReceive(&hspi1, (uint8_t*)&tx[i], (uint8_t*)&rx[i], 1, 100);
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	68fa      	ldr	r2, [r7, #12]
 80011f6:	18d1      	adds	r1, r2, r3
 80011f8:	7dfb      	ldrb	r3, [r7, #23]
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	441a      	add	r2, r3
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2301      	movs	r3, #1
 8001204:	480a      	ldr	r0, [pc, #40]	@ (8001230 <PS2_SendCommand+0x5c>)
 8001206:	f006 fa6a 	bl	80076de <HAL_SPI_TransmitReceive>
        delay_us(10);
 800120a:	200a      	movs	r0, #10
 800120c:	f7ff ffae 	bl	800116c <delay_us>
    for (uint8_t i = 0; i < len; i++) {
 8001210:	7dfb      	ldrb	r3, [r7, #23]
 8001212:	3301      	adds	r3, #1
 8001214:	75fb      	strb	r3, [r7, #23]
 8001216:	7dfa      	ldrb	r2, [r7, #23]
 8001218:	79fb      	ldrb	r3, [r7, #7]
 800121a:	429a      	cmp	r2, r3
 800121c:	d3e9      	bcc.n	80011f2 <PS2_SendCommand+0x1e>
    }
    PS2_ATT_HIGH(); delay_us(30);
 800121e:	f7ff ffcd 	bl	80011bc <PS2_ATT_HIGH>
 8001222:	201e      	movs	r0, #30
 8001224:	f7ff ffa2 	bl	800116c <delay_us>
}
 8001228:	bf00      	nop
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	2000038c 	.word	0x2000038c

08001234 <PS2_Init>:
void PS2_Init(void) {
 8001234:	b580      	push	{r7, lr}
 8001236:	b08c      	sub	sp, #48	@ 0x30
 8001238:	af00      	add	r7, sp, #0
    const uint8_t enter_cfg[]   = {0x01, 0x43, 0x00, 0x01, 0x00};
 800123a:	4b22      	ldr	r3, [pc, #136]	@ (80012c4 <PS2_Init+0x90>)
 800123c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800123e:	2300      	movs	r3, #0
 8001240:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    const uint8_t set_analog[]  = {0x01, 0x44, 0x00, 0x01, 0x03};
 8001244:	4a20      	ldr	r2, [pc, #128]	@ (80012c8 <PS2_Init+0x94>)
 8001246:	f107 0320 	add.w	r3, r7, #32
 800124a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800124e:	6018      	str	r0, [r3, #0]
 8001250:	3304      	adds	r3, #4
 8001252:	7019      	strb	r1, [r3, #0]
    const uint8_t enable_rumble[]= {0x01, 0x4D, 0x00, 0x00, 0x01};
 8001254:	4a1d      	ldr	r2, [pc, #116]	@ (80012cc <PS2_Init+0x98>)
 8001256:	f107 0318 	add.w	r3, r7, #24
 800125a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800125e:	6018      	str	r0, [r3, #0]
 8001260:	3304      	adds	r3, #4
 8001262:	7019      	strb	r1, [r3, #0]
    const uint8_t exit_cfg[]    = {0x01, 0x43, 0x00, 0x00, 0x5A};
 8001264:	4a1a      	ldr	r2, [pc, #104]	@ (80012d0 <PS2_Init+0x9c>)
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126e:	6018      	str	r0, [r3, #0]
 8001270:	3304      	adds	r3, #4
 8001272:	7019      	strb	r1, [r3, #0]
    uint8_t rx[9];

    PS2_SendCommand(enter_cfg, rx, sizeof(enter_cfg));
 8001274:	1d39      	adds	r1, r7, #4
 8001276:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800127a:	2205      	movs	r2, #5
 800127c:	4618      	mov	r0, r3
 800127e:	f7ff ffa9 	bl	80011d4 <PS2_SendCommand>
    PS2_SendCommand(set_analog, rx, sizeof(set_analog));
 8001282:	1d39      	adds	r1, r7, #4
 8001284:	f107 0320 	add.w	r3, r7, #32
 8001288:	2205      	movs	r2, #5
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff ffa2 	bl	80011d4 <PS2_SendCommand>
    PS2_SendCommand(enable_rumble, rx, sizeof(enable_rumble));
 8001290:	1d39      	adds	r1, r7, #4
 8001292:	f107 0318 	add.w	r3, r7, #24
 8001296:	2205      	movs	r2, #5
 8001298:	4618      	mov	r0, r3
 800129a:	f7ff ff9b 	bl	80011d4 <PS2_SendCommand>
    PS2_SendCommand(exit_cfg, rx, sizeof(exit_cfg));
 800129e:	1d39      	adds	r1, r7, #4
 80012a0:	f107 0310 	add.w	r3, r7, #16
 80012a4:	2205      	movs	r2, #5
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff94 	bl	80011d4 <PS2_SendCommand>

    HAL_Delay(500);
 80012ac:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80012b0:	f002 f9a2 	bl	80035f8 <HAL_Delay>
    print_uart(" PS2 Init Done\r\n");
 80012b4:	4807      	ldr	r0, [pc, #28]	@ (80012d4 <PS2_Init+0xa0>)
 80012b6:	f7ff fe0d 	bl	8000ed4 <print_uart>
}
 80012ba:	bf00      	nop
 80012bc:	3730      	adds	r7, #48	@ 0x30
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	01004301 	.word	0x01004301
 80012c8:	0800c6dc 	.word	0x0800c6dc
 80012cc:	0800c6e4 	.word	0x0800c6e4
 80012d0:	0800c6ec 	.word	0x0800c6ec
 80012d4:	0800c6c8 	.word	0x0800c6c8

080012d8 <PS2_ReadButtons>:
    uint8_t rx, ry, lx, ly;
} PS2_Data;

bool isAnalog = false;

PS2_Data PS2_ReadButtons(void) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b08a      	sub	sp, #40	@ 0x28
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
    PS2_Data result = {0xFFFF, 128, 128, 128, 128};
 80012e0:	4a23      	ldr	r2, [pc, #140]	@ (8001370 <PS2_ReadButtons+0x98>)
 80012e2:	f107 0320 	add.w	r3, r7, #32
 80012e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012ea:	6018      	str	r0, [r3, #0]
 80012ec:	3304      	adds	r3, #4
 80012ee:	8019      	strh	r1, [r3, #0]
    uint8_t tx[9] = {0x01, 0x42, 0x00, 0, 0, 0, 0, 0, 0};
 80012f0:	f244 2301 	movw	r3, #16897	@ 0x4201
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	f107 0318 	add.w	r3, r7, #24
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	711a      	strb	r2, [r3, #4]
    uint8_t rx[9] = {0};
 8001300:	f107 0308 	add.w	r3, r7, #8
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	721a      	strb	r2, [r3, #8]
    PS2_SendCommand(tx, rx, 9);
 800130c:	f107 0108 	add.w	r1, r7, #8
 8001310:	f107 0314 	add.w	r3, r7, #20
 8001314:	2209      	movs	r2, #9
 8001316:	4618      	mov	r0, r3
 8001318:	f7ff ff5c 	bl	80011d4 <PS2_SendCommand>
    isAnalog = (rx[1] == 0x73);
 800131c:	7a7b      	ldrb	r3, [r7, #9]
 800131e:	2b73      	cmp	r3, #115	@ 0x73
 8001320:	bf0c      	ite	eq
 8001322:	2301      	moveq	r3, #1
 8001324:	2300      	movne	r3, #0
 8001326:	b2da      	uxtb	r2, r3
 8001328:	4b12      	ldr	r3, [pc, #72]	@ (8001374 <PS2_ReadButtons+0x9c>)
 800132a:	701a      	strb	r2, [r3, #0]

    result.buttons = (rx[4] << 8) | rx[3];
 800132c:	7b3b      	ldrb	r3, [r7, #12]
 800132e:	b21b      	sxth	r3, r3
 8001330:	021b      	lsls	r3, r3, #8
 8001332:	b21a      	sxth	r2, r3
 8001334:	7afb      	ldrb	r3, [r7, #11]
 8001336:	b21b      	sxth	r3, r3
 8001338:	4313      	orrs	r3, r2
 800133a:	b21b      	sxth	r3, r3
 800133c:	b29b      	uxth	r3, r3
 800133e:	843b      	strh	r3, [r7, #32]
    result.rx = rx[5];
 8001340:	7b7b      	ldrb	r3, [r7, #13]
 8001342:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    result.ry = rx[6];
 8001346:	7bbb      	ldrb	r3, [r7, #14]
 8001348:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    result.lx = rx[7];
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    result.ly = rx[8];
 8001352:	7c3b      	ldrb	r3, [r7, #16]
 8001354:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

    return result;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	461a      	mov	r2, r3
 800135c:	f107 0320 	add.w	r3, r7, #32
 8001360:	6818      	ldr	r0, [r3, #0]
 8001362:	6010      	str	r0, [r2, #0]
 8001364:	889b      	ldrh	r3, [r3, #4]
 8001366:	8093      	strh	r3, [r2, #4]
}
 8001368:	6878      	ldr	r0, [r7, #4]
 800136a:	3728      	adds	r7, #40	@ 0x28
 800136c:	46bd      	mov	sp, r7
 800136e:	bd80      	pop	{r7, pc}
 8001370:	0800c6f4 	.word	0x0800c6f4
 8001374:	20000576 	.word	0x20000576

08001378 <Test_SPI_1Byte>:

void Test_SPI_1Byte(void) {
 8001378:	b580      	push	{r7, lr}
 800137a:	b094      	sub	sp, #80	@ 0x50
 800137c:	af02      	add	r7, sp, #8
    uint8_t tx = 0x01;       // Gi byte 0x01 (ging trong PS2 poll)
 800137e:	2301      	movs	r3, #1
 8001380:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t rx = 0x00;
 8001384:	2300      	movs	r3, #0
 8001386:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

    PS2_ATT_LOW();           // Ko ATT xung (CS = LOW)
 800138a:	f7ff ff0b 	bl	80011a4 <PS2_ATT_LOW>
    delay_us(15);
 800138e:	200f      	movs	r0, #15
 8001390:	f7ff feec 	bl	800116c <delay_us>

    HAL_SPI_TransmitReceive(&hspi1, &tx, &rx, 1, 100);
 8001394:	f107 0246 	add.w	r2, r7, #70	@ 0x46
 8001398:	f107 0147 	add.w	r1, r7, #71	@ 0x47
 800139c:	2364      	movs	r3, #100	@ 0x64
 800139e:	9300      	str	r3, [sp, #0]
 80013a0:	2301      	movs	r3, #1
 80013a2:	480a      	ldr	r0, [pc, #40]	@ (80013cc <Test_SPI_1Byte+0x54>)
 80013a4:	f006 f99b 	bl	80076de <HAL_SPI_TransmitReceive>

    PS2_ATT_HIGH();          // Th ATT ln (CS = HIGH)
 80013a8:	f7ff ff08 	bl	80011bc <PS2_ATT_HIGH>

    char msg[64];
    snprintf(msg, sizeof(msg), "SPI test RX: 0x%02X\r\n", rx);
 80013ac:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80013b0:	1d38      	adds	r0, r7, #4
 80013b2:	4a07      	ldr	r2, [pc, #28]	@ (80013d0 <Test_SPI_1Byte+0x58>)
 80013b4:	2140      	movs	r1, #64	@ 0x40
 80013b6:	f008 ffa1 	bl	800a2fc <sniprintf>
    print_uart(msg);
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	4618      	mov	r0, r3
 80013be:	f7ff fd89 	bl	8000ed4 <print_uart>
}
 80013c2:	bf00      	nop
 80013c4:	3748      	adds	r7, #72	@ 0x48
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	2000038c 	.word	0x2000038c
 80013d0:	0800c6fc 	.word	0x0800c6fc

080013d4 <send_sdo_write_u8>:
    print_uart(msg);
}

                            //CAN THUN LP TRNH THEO TIU CHUN CIA402,301 -> IU KHIN NG C//

void send_sdo_write_u8(uint8_t nodeId, uint16_t index, uint8_t subidx, uint8_t value) {
 80013d4:	b590      	push	{r4, r7, lr}
 80013d6:	b08d      	sub	sp, #52	@ 0x34
 80013d8:	af00      	add	r7, sp, #0
 80013da:	4604      	mov	r4, r0
 80013dc:	4608      	mov	r0, r1
 80013de:	4611      	mov	r1, r2
 80013e0:	461a      	mov	r2, r3
 80013e2:	4623      	mov	r3, r4
 80013e4:	71fb      	strb	r3, [r7, #7]
 80013e6:	4603      	mov	r3, r0
 80013e8:	80bb      	strh	r3, [r7, #4]
 80013ea:	460b      	mov	r3, r1
 80013ec:	71bb      	strb	r3, [r7, #6]
 80013ee:	4613      	mov	r3, r2
 80013f0:	70fb      	strb	r3, [r7, #3]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 80013f2:	232f      	movs	r3, #47	@ 0x2f
 80013f4:	733b      	strb	r3, [r7, #12]
 80013f6:	88bb      	ldrh	r3, [r7, #4]
 80013f8:	b2db      	uxtb	r3, r3
 80013fa:	737b      	strb	r3, [r7, #13]
 80013fc:	88bb      	ldrh	r3, [r7, #4]
 80013fe:	0a1b      	lsrs	r3, r3, #8
 8001400:	b29b      	uxth	r3, r3
 8001402:	b2db      	uxtb	r3, r3
 8001404:	73bb      	strb	r3, [r7, #14]
 8001406:	79bb      	ldrb	r3, [r7, #6]
 8001408:	73fb      	strb	r3, [r7, #15]
 800140a:	78fb      	ldrb	r3, [r7, #3]
 800140c:	743b      	strb	r3, [r7, #16]
 800140e:	2300      	movs	r3, #0
 8001410:	747b      	strb	r3, [r7, #17]
 8001412:	2300      	movs	r3, #0
 8001414:	74bb      	strb	r3, [r7, #18]
 8001416:	2300      	movs	r3, #0
 8001418:	74fb      	strb	r3, [r7, #19]
        0x00,
        0x00,
        0x00
    };

    TxHeader.StdId = 0x600 + nodeId;
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001420:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 8001422:	2308      	movs	r3, #8
 8001424:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 8001426:	2300      	movs	r3, #0
 8001428:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 800142a:	2300      	movs	r3, #0
 800142c:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 800142e:	f107 0314 	add.w	r3, r7, #20
 8001432:	f107 020c 	add.w	r2, r7, #12
 8001436:	f107 0118 	add.w	r1, r7, #24
 800143a:	4805      	ldr	r0, [pc, #20]	@ (8001450 <send_sdo_write_u8+0x7c>)
 800143c:	f002 fb1e 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(10);
 8001440:	200a      	movs	r0, #10
 8001442:	f002 f8d9 	bl	80035f8 <HAL_Delay>
}
 8001446:	bf00      	nop
 8001448:	3734      	adds	r7, #52	@ 0x34
 800144a:	46bd      	mov	sp, r7
 800144c:	bd90      	pop	{r4, r7, pc}
 800144e:	bf00      	nop
 8001450:	200001fc 	.word	0x200001fc

08001454 <send_sdo_write_u16>:
void send_sdo_write_u16(uint8_t nodeId, uint16_t index, uint8_t subidx, uint16_t value) {
 8001454:	b590      	push	{r4, r7, lr}
 8001456:	b08d      	sub	sp, #52	@ 0x34
 8001458:	af00      	add	r7, sp, #0
 800145a:	4604      	mov	r4, r0
 800145c:	4608      	mov	r0, r1
 800145e:	4611      	mov	r1, r2
 8001460:	461a      	mov	r2, r3
 8001462:	4623      	mov	r3, r4
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	4603      	mov	r3, r0
 8001468:	80bb      	strh	r3, [r7, #4]
 800146a:	460b      	mov	r3, r1
 800146c:	71bb      	strb	r3, [r7, #6]
 800146e:	4613      	mov	r3, r2
 8001470:	807b      	strh	r3, [r7, #2]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 8001472:	232b      	movs	r3, #43	@ 0x2b
 8001474:	733b      	strb	r3, [r7, #12]
 8001476:	88bb      	ldrh	r3, [r7, #4]
 8001478:	b2db      	uxtb	r3, r3
 800147a:	737b      	strb	r3, [r7, #13]
 800147c:	88bb      	ldrh	r3, [r7, #4]
 800147e:	0a1b      	lsrs	r3, r3, #8
 8001480:	b29b      	uxth	r3, r3
 8001482:	b2db      	uxtb	r3, r3
 8001484:	73bb      	strb	r3, [r7, #14]
 8001486:	79bb      	ldrb	r3, [r7, #6]
 8001488:	73fb      	strb	r3, [r7, #15]
 800148a:	887b      	ldrh	r3, [r7, #2]
 800148c:	b2db      	uxtb	r3, r3
 800148e:	743b      	strb	r3, [r7, #16]
 8001490:	887b      	ldrh	r3, [r7, #2]
 8001492:	0a1b      	lsrs	r3, r3, #8
 8001494:	b29b      	uxth	r3, r3
 8001496:	b2db      	uxtb	r3, r3
 8001498:	747b      	strb	r3, [r7, #17]
 800149a:	2300      	movs	r3, #0
 800149c:	74bb      	strb	r3, [r7, #18]
 800149e:	2300      	movs	r3, #0
 80014a0:	74fb      	strb	r3, [r7, #19]
        (value >> 8) & 0xFF,
        0x00,
        0x00
    };

    TxHeader.StdId = 0x600 + nodeId;
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 80014a8:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 80014aa:	2308      	movs	r3, #8
 80014ac:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 80014b2:	2300      	movs	r3, #0
 80014b4:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 80014b6:	f107 0314 	add.w	r3, r7, #20
 80014ba:	f107 020c 	add.w	r2, r7, #12
 80014be:	f107 0118 	add.w	r1, r7, #24
 80014c2:	4805      	ldr	r0, [pc, #20]	@ (80014d8 <send_sdo_write_u16+0x84>)
 80014c4:	f002 fada 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(10);
 80014c8:	200a      	movs	r0, #10
 80014ca:	f002 f895 	bl	80035f8 <HAL_Delay>
}
 80014ce:	bf00      	nop
 80014d0:	3734      	adds	r7, #52	@ 0x34
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd90      	pop	{r4, r7, pc}
 80014d6:	bf00      	nop
 80014d8:	200001fc 	.word	0x200001fc

080014dc <send_sdo_write_u32>:
void send_sdo_write_u32(uint8_t nodeId, uint16_t index, uint8_t subidx, uint32_t value) {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b08c      	sub	sp, #48	@ 0x30
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	603b      	str	r3, [r7, #0]
 80014e4:	4603      	mov	r3, r0
 80014e6:	71fb      	strb	r3, [r7, #7]
 80014e8:	460b      	mov	r3, r1
 80014ea:	80bb      	strh	r3, [r7, #4]
 80014ec:	4613      	mov	r3, r2
 80014ee:	71bb      	strb	r3, [r7, #6]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {
 80014f0:	2323      	movs	r3, #35	@ 0x23
 80014f2:	733b      	strb	r3, [r7, #12]
 80014f4:	88bb      	ldrh	r3, [r7, #4]
 80014f6:	b2db      	uxtb	r3, r3
 80014f8:	737b      	strb	r3, [r7, #13]
 80014fa:	88bb      	ldrh	r3, [r7, #4]
 80014fc:	0a1b      	lsrs	r3, r3, #8
 80014fe:	b29b      	uxth	r3, r3
 8001500:	b2db      	uxtb	r3, r3
 8001502:	73bb      	strb	r3, [r7, #14]
 8001504:	79bb      	ldrb	r3, [r7, #6]
 8001506:	73fb      	strb	r3, [r7, #15]
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	b2db      	uxtb	r3, r3
 800150c:	743b      	strb	r3, [r7, #16]
        0x23,
        index & 0xFF,
        (index >> 8) & 0xFF,
        subidx,
        value & 0xFF,
        (value >> 8) & 0xFF,
 800150e:	683b      	ldr	r3, [r7, #0]
 8001510:	0a1b      	lsrs	r3, r3, #8
    uint8_t data[8] = {
 8001512:	b2db      	uxtb	r3, r3
 8001514:	747b      	strb	r3, [r7, #17]
        (value >> 16) & 0xFF,
 8001516:	683b      	ldr	r3, [r7, #0]
 8001518:	0c1b      	lsrs	r3, r3, #16
    uint8_t data[8] = {
 800151a:	b2db      	uxtb	r3, r3
 800151c:	74bb      	strb	r3, [r7, #18]
        (value >> 24) & 0xFF
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	0e1b      	lsrs	r3, r3, #24
    uint8_t data[8] = {
 8001522:	b2db      	uxtb	r3, r3
 8001524:	74fb      	strb	r3, [r7, #19]
    };

    TxHeader.StdId = 0x600 + nodeId;
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 800152c:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 8;
 800152e:	2308      	movs	r3, #8
 8001530:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 8001532:	2300      	movs	r3, #0
 8001534:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 800153a:	f107 0314 	add.w	r3, r7, #20
 800153e:	f107 020c 	add.w	r2, r7, #12
 8001542:	f107 0118 	add.w	r1, r7, #24
 8001546:	4805      	ldr	r0, [pc, #20]	@ (800155c <send_sdo_write_u32+0x80>)
 8001548:	f002 fa98 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(10);
 800154c:	200a      	movs	r0, #10
 800154e:	f002 f853 	bl	80035f8 <HAL_Delay>
}
 8001552:	bf00      	nop
 8001554:	3730      	adds	r7, #48	@ 0x30
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	200001fc 	.word	0x200001fc

08001560 <remap_rpdo1_for_velocity>:
void remap_rpdo1_for_velocity(uint8_t nodeId) {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	4603      	mov	r3, r0
 8001568:	71fb      	strb	r3, [r7, #7]
    // 1. Disable RPDO1
    send_sdo_write_u32(nodeId, 0x1400, 0x01, 0x80000200);
 800156a:	79f8      	ldrb	r0, [r7, #7]
 800156c:	4b18      	ldr	r3, [pc, #96]	@ (80015d0 <remap_rpdo1_for_velocity+0x70>)
 800156e:	2201      	movs	r2, #1
 8001570:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001574:	f7ff ffb2 	bl	80014dc <send_sdo_write_u32>

    // 2. Clear existing mapping
    send_sdo_write_u8(nodeId, 0x1600, 0x00, 0);
 8001578:	79f8      	ldrb	r0, [r7, #7]
 800157a:	2300      	movs	r3, #0
 800157c:	2200      	movs	r2, #0
 800157e:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 8001582:	f7ff ff27 	bl	80013d4 <send_sdo_write_u8>

    // 3. Map Controlword (0x6040, 16-bit)
    send_sdo_write_u32(nodeId, 0x1600, 0x01, 0x60400010);
 8001586:	79f8      	ldrb	r0, [r7, #7]
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <remap_rpdo1_for_velocity+0x74>)
 800158a:	2201      	movs	r2, #1
 800158c:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 8001590:	f7ff ffa4 	bl	80014dc <send_sdo_write_u32>

    // 4. Map Target Velocity (0x60FF, 32-bit)
    send_sdo_write_u32(nodeId, 0x1600, 0x02, 0x60FF0020);
 8001594:	79f8      	ldrb	r0, [r7, #7]
 8001596:	4b10      	ldr	r3, [pc, #64]	@ (80015d8 <remap_rpdo1_for_velocity+0x78>)
 8001598:	2202      	movs	r2, #2
 800159a:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 800159e:	f7ff ff9d 	bl	80014dc <send_sdo_write_u32>

    // 5. Set number of mapped entries = 2
    send_sdo_write_u8(nodeId, 0x1600, 0x00, 2);
 80015a2:	79f8      	ldrb	r0, [r7, #7]
 80015a4:	2302      	movs	r3, #2
 80015a6:	2200      	movs	r2, #0
 80015a8:	f44f 51b0 	mov.w	r1, #5632	@ 0x1600
 80015ac:	f7ff ff12 	bl	80013d4 <send_sdo_write_u8>

    // 6. Enable RPDO1 (SYNC: 0x00000200)
    send_sdo_write_u32(nodeId, 0x1400, 0x01, 0x00000200);
 80015b0:	79f8      	ldrb	r0, [r7, #7]
 80015b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015b6:	2201      	movs	r2, #1
 80015b8:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 80015bc:	f7ff ff8e 	bl	80014dc <send_sdo_write_u32>

    print_uart(" RPDO1 re-mapped for CW + Target Velocity!\r\n");
 80015c0:	4806      	ldr	r0, [pc, #24]	@ (80015dc <remap_rpdo1_for_velocity+0x7c>)
 80015c2:	f7ff fc87 	bl	8000ed4 <print_uart>
}
 80015c6:	bf00      	nop
 80015c8:	3708      	adds	r7, #8
 80015ca:	46bd      	mov	sp, r7
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	80000200 	.word	0x80000200
 80015d4:	60400010 	.word	0x60400010
 80015d8:	60ff0020 	.word	0x60ff0020
 80015dc:	0800c7d8 	.word	0x0800c7d8

080015e0 <remap_tpdo1_velocity>:
void remap_tpdo1_velocity(uint8_t nodeId) {
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x80000200); // disable TPDO1
 80015ea:	79f8      	ldrb	r0, [r7, #7]
 80015ec:	4b13      	ldr	r3, [pc, #76]	@ (800163c <remap_tpdo1_velocity+0x5c>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80015f4:	f7ff ff72 	bl	80014dc <send_sdo_write_u32>
    send_sdo_write_u8(nodeId,  0x1A00, 0x00, 0);           // clear mapping
 80015f8:	79f8      	ldrb	r0, [r7, #7]
 80015fa:	2300      	movs	r3, #0
 80015fc:	2200      	movs	r2, #0
 80015fe:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 8001602:	f7ff fee7 	bl	80013d4 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1A00, 0x01, 0x606C0020);  // map 606C: 32-bit
 8001606:	79f8      	ldrb	r0, [r7, #7]
 8001608:	4b0d      	ldr	r3, [pc, #52]	@ (8001640 <remap_tpdo1_velocity+0x60>)
 800160a:	2201      	movs	r2, #1
 800160c:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 8001610:	f7ff ff64 	bl	80014dc <send_sdo_write_u32>
    send_sdo_write_u8(nodeId,  0x1A00, 0x00, 1);           // 1 entry
 8001614:	79f8      	ldrb	r0, [r7, #7]
 8001616:	2301      	movs	r3, #1
 8001618:	2200      	movs	r2, #0
 800161a:	f44f 51d0 	mov.w	r1, #6656	@ 0x1a00
 800161e:	f7ff fed9 	bl	80013d4 <send_sdo_write_u8>
    send_sdo_write_u32(nodeId, 0x1800, 0x01, 0x00000200);  // enable TPDO1
 8001622:	79f8      	ldrb	r0, [r7, #7]
 8001624:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001628:	2201      	movs	r2, #1
 800162a:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800162e:	f7ff ff55 	bl	80014dc <send_sdo_write_u32>
}
 8001632:	bf00      	nop
 8001634:	3708      	adds	r7, #8
 8001636:	46bd      	mov	sp, r7
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	80000200 	.word	0x80000200
 8001640:	606c0020 	.word	0x606c0020

08001644 <send_enable_sequence>:

void send_enable_sequence(uint8_t nodeId) {
 8001644:	b580      	push	{r7, lr}
 8001646:	b082      	sub	sp, #8
 8001648:	af00      	add	r7, sp, #0
 800164a:	4603      	mov	r3, r0
 800164c:	71fb      	strb	r3, [r7, #7]
	// 1. Fault Reset trc
	    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x0080);
 800164e:	79f8      	ldrb	r0, [r7, #7]
 8001650:	2380      	movs	r3, #128	@ 0x80
 8001652:	2200      	movs	r2, #0
 8001654:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001658:	f7ff fefc 	bl	8001454 <send_sdo_write_u16>
	    HAL_Delay(10);
 800165c:	200a      	movs	r0, #10
 800165e:	f001 ffcb 	bl	80035f8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x06); HAL_Delay(10); // Shutdown
 8001662:	79f8      	ldrb	r0, [r7, #7]
 8001664:	2306      	movs	r3, #6
 8001666:	2200      	movs	r2, #0
 8001668:	f246 0140 	movw	r1, #24640	@ 0x6040
 800166c:	f7ff fef2 	bl	8001454 <send_sdo_write_u16>
 8001670:	200a      	movs	r0, #10
 8001672:	f001 ffc1 	bl	80035f8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x07); HAL_Delay(10); // Switch on
 8001676:	79f8      	ldrb	r0, [r7, #7]
 8001678:	2307      	movs	r3, #7
 800167a:	2200      	movs	r2, #0
 800167c:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001680:	f7ff fee8 	bl	8001454 <send_sdo_write_u16>
 8001684:	200a      	movs	r0, #10
 8001686:	f001 ffb7 	bl	80035f8 <HAL_Delay>
    send_sdo_write_u16(nodeId, 0x6040, 0x00, 0x0F); HAL_Delay(10); // Enable operation
 800168a:	79f8      	ldrb	r0, [r7, #7]
 800168c:	230f      	movs	r3, #15
 800168e:	2200      	movs	r2, #0
 8001690:	f246 0140 	movw	r1, #24640	@ 0x6040
 8001694:	f7ff fede 	bl	8001454 <send_sdo_write_u16>
 8001698:	200a      	movs	r0, #10
 800169a:	f001 ffad 	bl	80035f8 <HAL_Delay>
}
 800169e:	bf00      	nop
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
	...

080016a8 <send_sync_frame>:

void send_sync_frame() {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b088      	sub	sp, #32
 80016ac:	af00      	add	r7, sp, #0
    CAN_TxHeaderTypeDef tx;
    uint8_t dummy = 0;
 80016ae:	2300      	movs	r3, #0
 80016b0:	71fb      	strb	r3, [r7, #7]
    uint32_t mbox;
    tx.StdId = 0x080;
 80016b2:	2380      	movs	r3, #128	@ 0x80
 80016b4:	60bb      	str	r3, [r7, #8]
    tx.IDE = CAN_ID_STD;
 80016b6:	2300      	movs	r3, #0
 80016b8:	613b      	str	r3, [r7, #16]
    tx.RTR = CAN_RTR_DATA;
 80016ba:	2300      	movs	r3, #0
 80016bc:	617b      	str	r3, [r7, #20]
    tx.DLC = 0;
 80016be:	2300      	movs	r3, #0
 80016c0:	61bb      	str	r3, [r7, #24]
    HAL_CAN_AddTxMessage(&hcan2, &tx, &dummy, &mbox);
 80016c2:	463b      	mov	r3, r7
 80016c4:	1dfa      	adds	r2, r7, #7
 80016c6:	f107 0108 	add.w	r1, r7, #8
 80016ca:	4806      	ldr	r0, [pc, #24]	@ (80016e4 <send_sync_frame+0x3c>)
 80016cc:	f002 f9d6 	bl	8003a7c <HAL_CAN_AddTxMessage>
    count_sync++;
 80016d0:	4b05      	ldr	r3, [pc, #20]	@ (80016e8 <send_sync_frame+0x40>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	3301      	adds	r3, #1
 80016d6:	4a04      	ldr	r2, [pc, #16]	@ (80016e8 <send_sync_frame+0x40>)
 80016d8:	6013      	str	r3, [r2, #0]
}
 80016da:	bf00      	nop
 80016dc:	3720      	adds	r7, #32
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	200001fc 	.word	0x200001fc
 80016e8:	20000508 	.word	0x20000508

080016ec <send_velocity_rpdo>:

uint32_t txMailbox;

void send_velocity_rpdo(uint8_t node, int32_t velocity, bool toggle_cw, uint32_t accel, uint32_t decel) {
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	60b9      	str	r1, [r7, #8]
 80016f4:	607b      	str	r3, [r7, #4]
 80016f6:	4603      	mov	r3, r0
 80016f8:	73fb      	strb	r3, [r7, #15]
 80016fa:	4613      	mov	r3, r2
 80016fc:	73bb      	strb	r3, [r7, #14]
    static bool toggle = false;
    uint8_t data[8];

    // 1. Set acceleration & deceleration trc khi gi velocity
    send_sdo_write_u32(node, 0x6083, 0x00, accel);  // acceleration
 80016fe:	7bf8      	ldrb	r0, [r7, #15]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	2200      	movs	r2, #0
 8001704:	f246 0183 	movw	r1, #24707	@ 0x6083
 8001708:	f7ff fee8 	bl	80014dc <send_sdo_write_u32>
    HAL_Delay(2);
 800170c:	2002      	movs	r0, #2
 800170e:	f001 ff73 	bl	80035f8 <HAL_Delay>
    send_sdo_write_u32(node, 0x6084, 0x00, decel);  // deceleration
 8001712:	7bf8      	ldrb	r0, [r7, #15]
 8001714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001716:	2200      	movs	r2, #0
 8001718:	f246 0184 	movw	r1, #24708	@ 0x6084
 800171c:	f7ff fede 	bl	80014dc <send_sdo_write_u32>
    HAL_Delay(2);
 8001720:	2002      	movs	r0, #2
 8001722:	f001 ff69 	bl	80035f8 <HAL_Delay>

    // 2. Toggle CW
    uint16_t cw = toggle_cw ? (toggle ? 0x1F : 0x0F) : 0x0F;
 8001726:	7bbb      	ldrb	r3, [r7, #14]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d007      	beq.n	800173c <send_velocity_rpdo+0x50>
 800172c:	4b28      	ldr	r3, [pc, #160]	@ (80017d0 <send_velocity_rpdo+0xe4>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <send_velocity_rpdo+0x4c>
 8001734:	231f      	movs	r3, #31
 8001736:	e002      	b.n	800173e <send_velocity_rpdo+0x52>
 8001738:	230f      	movs	r3, #15
 800173a:	e000      	b.n	800173e <send_velocity_rpdo+0x52>
 800173c:	230f      	movs	r3, #15
 800173e:	83fb      	strh	r3, [r7, #30]
    toggle = !toggle;
 8001740:	4b23      	ldr	r3, [pc, #140]	@ (80017d0 <send_velocity_rpdo+0xe4>)
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	bf14      	ite	ne
 8001748:	2301      	movne	r3, #1
 800174a:	2300      	moveq	r3, #0
 800174c:	b2db      	uxtb	r3, r3
 800174e:	f083 0301 	eor.w	r3, r3, #1
 8001752:	b2db      	uxtb	r3, r3
 8001754:	f003 0301 	and.w	r3, r3, #1
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <send_velocity_rpdo+0xe4>)
 800175c:	701a      	strb	r2, [r3, #0]

    // 3. Build RPDO data (CW + velocity)
    data[0] = cw & 0xFF;
 800175e:	8bfb      	ldrh	r3, [r7, #30]
 8001760:	b2db      	uxtb	r3, r3
 8001762:	753b      	strb	r3, [r7, #20]
    data[1] = (cw >> 8) & 0xFF;
 8001764:	8bfb      	ldrh	r3, [r7, #30]
 8001766:	0a1b      	lsrs	r3, r3, #8
 8001768:	b29b      	uxth	r3, r3
 800176a:	b2db      	uxtb	r3, r3
 800176c:	757b      	strb	r3, [r7, #21]

    data[2] = (velocity >> 0) & 0xFF;
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	b2db      	uxtb	r3, r3
 8001772:	75bb      	strb	r3, [r7, #22]
    data[3] = (velocity >> 8) & 0xFF;
 8001774:	68bb      	ldr	r3, [r7, #8]
 8001776:	121b      	asrs	r3, r3, #8
 8001778:	b2db      	uxtb	r3, r3
 800177a:	75fb      	strb	r3, [r7, #23]
    data[4] = (velocity >> 16) & 0xFF;
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	141b      	asrs	r3, r3, #16
 8001780:	b2db      	uxtb	r3, r3
 8001782:	763b      	strb	r3, [r7, #24]
    data[5] = (velocity >> 24) & 0xFF;
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	0e1b      	lsrs	r3, r3, #24
 8001788:	b2db      	uxtb	r3, r3
 800178a:	767b      	strb	r3, [r7, #25]

    data[6] = 0;
 800178c:	2300      	movs	r3, #0
 800178e:	76bb      	strb	r3, [r7, #26]
    data[7] = 0;
 8001790:	2300      	movs	r3, #0
 8001792:	76fb      	strb	r3, [r7, #27]

    // 4. Gi RPDO
    TxHeader.StdId = 0x200 + node;
 8001794:	7bfb      	ldrb	r3, [r7, #15]
 8001796:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800179a:	461a      	mov	r2, r3
 800179c:	4b0d      	ldr	r3, [pc, #52]	@ (80017d4 <send_velocity_rpdo+0xe8>)
 800179e:	601a      	str	r2, [r3, #0]
    TxHeader.IDE = CAN_ID_STD;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <send_velocity_rpdo+0xe8>)
 80017a2:	2200      	movs	r2, #0
 80017a4:	609a      	str	r2, [r3, #8]
    TxHeader.RTR = CAN_RTR_DATA;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <send_velocity_rpdo+0xe8>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	60da      	str	r2, [r3, #12]
    TxHeader.DLC = 8;
 80017ac:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <send_velocity_rpdo+0xe8>)
 80017ae:	2208      	movs	r2, #8
 80017b0:	611a      	str	r2, [r3, #16]

    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 80017b2:	f107 0214 	add.w	r2, r7, #20
 80017b6:	4b08      	ldr	r3, [pc, #32]	@ (80017d8 <send_velocity_rpdo+0xec>)
 80017b8:	4906      	ldr	r1, [pc, #24]	@ (80017d4 <send_velocity_rpdo+0xe8>)
 80017ba:	4808      	ldr	r0, [pc, #32]	@ (80017dc <send_velocity_rpdo+0xf0>)
 80017bc:	f002 f95e 	bl	8003a7c <HAL_CAN_AddTxMessage>
    HAL_Delay(5);
 80017c0:	2005      	movs	r0, #5
 80017c2:	f001 ff19 	bl	80035f8 <HAL_Delay>
}
 80017c6:	bf00      	nop
 80017c8:	3720      	adds	r7, #32
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000595 	.word	0x20000595
 80017d4:	2000051c 	.word	0x2000051c
 80017d8:	20000578 	.word	0x20000578
 80017dc:	200001fc 	.word	0x200001fc

080017e0 <send_temp_to_usbcan>:
//static uint8_t lostCounter1 = 0, lostCounter2 = 0;
//extern volatile bool need_reenable_node1, need_reenable_node2;
//extern int32_t prevVel1=0, prevVel2=0;  // vn tc yu cu gn nht
volatile uint8_t ready1=0;
volatile uint8_t ready2=0;
void send_temp_to_usbcan(int32_t temperature) {
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b08c      	sub	sp, #48	@ 0x30
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8] = {0};
 80017e8:	f107 030c 	add.w	r3, r7, #12
 80017ec:	2200      	movs	r2, #0
 80017ee:	601a      	str	r2, [r3, #0]
 80017f0:	605a      	str	r2, [r3, #4]

    TxHeader.StdId = 0x018;
 80017f2:	2318      	movs	r3, #24
 80017f4:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC = 4;
 80017f6:	2304      	movs	r3, #4
 80017f8:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE = CAN_ID_STD;
 80017fa:	2300      	movs	r3, #0
 80017fc:	623b      	str	r3, [r7, #32]
    TxHeader.RTR = CAN_RTR_DATA;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24

    data[0] = (uint8_t)(temperature & 0xFF);
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)((temperature >> 8) & 0xFF);
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	121b      	asrs	r3, r3, #8
 800180c:	b2db      	uxtb	r3, r3
 800180e:	737b      	strb	r3, [r7, #13]
    data[2] = (uint8_t)((temperature >> 16) & 0xFF);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	141b      	asrs	r3, r3, #16
 8001814:	b2db      	uxtb	r3, r3
 8001816:	73bb      	strb	r3, [r7, #14]
    data[3] = (uint8_t)((temperature >> 24) & 0xFF);
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	161b      	asrs	r3, r3, #24
 800181c:	b2db      	uxtb	r3, r3
 800181e:	73fb      	strb	r3, [r7, #15]

    HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox);
 8001820:	f107 0314 	add.w	r3, r7, #20
 8001824:	f107 020c 	add.w	r2, r7, #12
 8001828:	f107 0118 	add.w	r1, r7, #24
 800182c:	4803      	ldr	r0, [pc, #12]	@ (800183c <send_temp_to_usbcan+0x5c>)
 800182e:	f002 f925 	bl	8003a7c <HAL_CAN_AddTxMessage>
}
 8001832:	bf00      	nop
 8001834:	3730      	adds	r7, #48	@ 0x30
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	200001fc 	.word	0x200001fc

08001840 <HAL_CAN_RxFifo0MsgPendingCallback>:
//X l LED command (0x021).
//
//X l PS2 block command (0x022).
//
//X l Auto velocity update (0x013).
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001840:	b590      	push	{r4, r7, lr}
 8001842:	b0b9      	sub	sp, #228	@ 0xe4
 8001844:	af04      	add	r7, sp, #16
 8001846:	6078      	str	r0, [r7, #4]
    CAN_RxHeaderTypeDef rxHeader;
  static bool toggle = false;
  uint8_t rxData[8];
  uint32_t now = HAL_GetTick();
 8001848:	f001 feca 	bl	80035e0 <HAL_GetTick>
 800184c:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
  (void)toggle; (void)now; /* Silence unused-variable warnings when not used */
    can_rx_count++;
 8001850:	4b92      	ldr	r3, [pc, #584]	@ (8001a9c <HAL_CAN_RxFifo0MsgPendingCallback+0x25c>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	3301      	adds	r3, #1
 8001856:	4a91      	ldr	r2, [pc, #580]	@ (8001a9c <HAL_CAN_RxFifo0MsgPendingCallback+0x25c>)
 8001858:	6013      	str	r3, [r2, #0]
    can_rx_flag ++;
 800185a:	4b91      	ldr	r3, [pc, #580]	@ (8001aa0 <HAL_CAN_RxFifo0MsgPendingCallback+0x260>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	3301      	adds	r3, #1
 8001860:	4a8f      	ldr	r2, [pc, #572]	@ (8001aa0 <HAL_CAN_RxFifo0MsgPendingCallback+0x260>)
 8001862:	6013      	str	r3, [r2, #0]
   // static uint32_t lastCheck = 0;  //  dng static, khng reset mi ln
    char buf[64];
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK) {
 8001864:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8001868:	f107 02a0 	add.w	r2, r7, #160	@ 0xa0
 800186c:	2100      	movs	r1, #0
 800186e:	6878      	ldr	r0, [r7, #4]
 8001870:	f002 f9d4 	bl	8003c1c <HAL_CAN_GetRxMessage>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d003      	beq.n	8001882 <HAL_CAN_RxFifo0MsgPendingCallback+0x42>
        print_uart(" Failed to get RX message in callback\r\n");
 800187a:	488a      	ldr	r0, [pc, #552]	@ (8001aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x264>)
 800187c:	f7ff fb2a 	bl	8000ed4 <print_uart>
        return;
 8001880:	e1bd      	b.n	8001bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
    }

    if ((rxHeader.StdId == 0x701 || rxHeader.StdId == 0x702) &&
 8001882:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001886:	f240 7201 	movw	r2, #1793	@ 0x701
 800188a:	4293      	cmp	r3, r2
 800188c:	d005      	beq.n	800189a <HAL_CAN_RxFifo0MsgPendingCallback+0x5a>
 800188e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001892:	f240 7202 	movw	r2, #1794	@ 0x702
 8001896:	4293      	cmp	r3, r2
 8001898:	d110      	bne.n	80018bc <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
        rxHeader.DLC == 1 && rxData[0] == 0x00) {
 800189a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
    if ((rxHeader.StdId == 0x701 || rxHeader.StdId == 0x702) &&
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d10c      	bne.n	80018bc <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>
        rxHeader.DLC == 1 && rxData[0] == 0x00) {
 80018a2:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d108      	bne.n	80018bc <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>

        uint8_t nodeId = rxHeader.StdId - 0x700;
 80018aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80018ae:	f887 30cb 	strb.w	r3, [r7, #203]	@ 0xcb
        node_booted[nodeId] = 1;
 80018b2:	f897 30cb 	ldrb.w	r3, [r7, #203]	@ 0xcb
 80018b6:	4a7c      	ldr	r2, [pc, #496]	@ (8001aa8 <HAL_CAN_RxFifo0MsgPendingCallback+0x268>)
 80018b8:	2101      	movs	r1, #1
 80018ba:	54d1      	strb	r1, [r2, r3]

    }


    // Kim tra nu y l phn hi t node1 hoc node2 cho SDO Actual Velocity
    if (rxHeader.StdId == 0x581 || rxHeader.StdId == 0x582) {
 80018bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80018c0:	f240 5281 	movw	r2, #1409	@ 0x581
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d005      	beq.n	80018d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x94>
 80018c8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80018cc:	f240 5282 	movw	r2, #1410	@ 0x582
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d142      	bne.n	800195a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
        if (rxData[0] == 0x43 && rxData[1] == 0x6C && rxData[2] == 0x60) {
 80018d4:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 80018d8:	2b43      	cmp	r3, #67	@ 0x43
 80018da:	d13e      	bne.n	800195a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
 80018dc:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 80018e0:	2b6c      	cmp	r3, #108	@ 0x6c
 80018e2:	d13a      	bne.n	800195a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
 80018e4:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 80018e8:	2b60      	cmp	r3, #96	@ 0x60
 80018ea:	d136      	bne.n	800195a <HAL_CAN_RxFifo0MsgPendingCallback+0x11a>
            int nodeId = rxHeader.StdId - 0x580;
 80018ec:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80018f0:	f5a3 63b0 	sub.w	r3, r3, #1408	@ 0x580
 80018f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
//            Byte 2: Index high (0x60)    Object 0x606C: Actual Velocity
//            Byte 3: Subindex (usually 0)
//            Byte 47: D liu 32-bit (int32_t velocity)

            int32_t velocity = (int32_t)(
                ((uint32_t)rxData[4]) |
 80018f8:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 80018fc:	461a      	mov	r2, r3
                ((uint32_t)rxData[5] << 8) |
 80018fe:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8001902:	021b      	lsls	r3, r3, #8
                ((uint32_t)rxData[4]) |
 8001904:	431a      	orrs	r2, r3
                ((uint32_t)rxData[6] << 16) |
 8001906:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 800190a:	041b      	lsls	r3, r3, #16
                ((uint32_t)rxData[5] << 8) |
 800190c:	431a      	orrs	r2, r3
                ((uint32_t)rxData[7] << 24)
 800190e:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001912:	061b      	lsls	r3, r3, #24
                ((uint32_t)rxData[6] << 16) |
 8001914:	4313      	orrs	r3, r2
            int32_t velocity = (int32_t)(
 8001916:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
            );
            if(nodeId==1) currentVel1=velocity;
 800191a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800191e:	2b01      	cmp	r3, #1
 8001920:	d103      	bne.n	800192a <HAL_CAN_RxFifo0MsgPendingCallback+0xea>
 8001922:	4a62      	ldr	r2, [pc, #392]	@ (8001aac <HAL_CAN_RxFifo0MsgPendingCallback+0x26c>)
 8001924:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001928:	6013      	str	r3, [r2, #0]
            if(nodeId==2) currentVel2=velocity;
 800192a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800192e:	2b02      	cmp	r3, #2
 8001930:	d103      	bne.n	800193a <HAL_CAN_RxFifo0MsgPendingCallback+0xfa>
 8001932:	4a5f      	ldr	r2, [pc, #380]	@ (8001ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0x270>)
 8001934:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001938:	6013      	str	r3, [r2, #0]
            snprintf(buf, sizeof(buf),
 800193a:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 800193e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001942:	9300      	str	r3, [sp, #0]
 8001944:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001948:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab4 <HAL_CAN_RxFifo0MsgPendingCallback+0x274>)
 800194a:	2140      	movs	r1, #64	@ 0x40
 800194c:	f008 fcd6 	bl	800a2fc <sniprintf>
                     " Node %d Actual Velocity: %ld\r\n", nodeId, velocity);

            print_uart(buf);
 8001950:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001954:	4618      	mov	r0, r3
 8001956:	f7ff fabd 	bl	8000ed4 <print_uart>

                  }
    }
    if ((rxHeader.StdId == 0x013) && (rxHeader.DLC == 8)) { // frame cha 2 vn tc
 800195a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800195e:	2b13      	cmp	r3, #19
 8001960:	d176      	bne.n	8001a50 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>
 8001962:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001966:	2b08      	cmp	r3, #8
 8001968:	d172      	bne.n	8001a50 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>
    	   if (current_mode != MODE_AUTO) {
 800196a:	4b53      	ldr	r3, [pc, #332]	@ (8001ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 800196c:	781b      	ldrb	r3, [r3, #0]
 800196e:	b2db      	uxtb	r3, r3
 8001970:	2b01      	cmp	r3, #1
 8001972:	f040 8143 	bne.w	8001bfc <HAL_CAN_RxFifo0MsgPendingCallback+0x3bc>
    	        // Khng x l gi 0x013 nu khng  AUTO mode
    	        return;
    	    }
        print_uart("oke\r\n");
 8001976:	4851      	ldr	r0, [pc, #324]	@ (8001abc <HAL_CAN_RxFifo0MsgPendingCallback+0x27c>)
 8001978:	f7ff faac 	bl	8000ed4 <print_uart>
        memcpy(&up_vel1, &rxData[0], 4);
 800197c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001980:	4a4f      	ldr	r2, [pc, #316]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>)
 8001982:	6013      	str	r3, [r2, #0]
        memcpy(&up_vel2, &rxData[4], 4);
 8001984:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001988:	4a4e      	ldr	r2, [pc, #312]	@ (8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x284>)
 800198a:	6013      	str	r3, [r2, #0]
        ready1 = 1; ready2 = 1;
 800198c:	4b4e      	ldr	r3, [pc, #312]	@ (8001ac8 <HAL_CAN_RxFifo0MsgPendingCallback+0x288>)
 800198e:	2201      	movs	r2, #1
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	4b4e      	ldr	r3, [pc, #312]	@ (8001acc <HAL_CAN_RxFifo0MsgPendingCallback+0x28c>)
 8001994:	2201      	movs	r2, #1
 8001996:	701a      	strb	r2, [r3, #0]
//        if( up_vel1 >= 80000 ) up_vel1=80000;
//        else if( up_vel1 <= -80000) up_vel1=-80000;
//        if( up_vel2 >= 80000 ) up_vel2=80000;
//        else if( up_vel2 <= -80000) up_vel2=-80000;
        snprintf(buf, sizeof(buf), " Velocity 1 (Motor1) updated: %ld\r\n", up_vel1);
 8001998:	4b49      	ldr	r3, [pc, #292]	@ (8001ac0 <HAL_CAN_RxFifo0MsgPendingCallback+0x280>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80019a0:	4a4b      	ldr	r2, [pc, #300]	@ (8001ad0 <HAL_CAN_RxFifo0MsgPendingCallback+0x290>)
 80019a2:	2140      	movs	r1, #64	@ 0x40
 80019a4:	f008 fcaa 	bl	800a2fc <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 80019a8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7fe fc5f 	bl	8000270 <strlen>
 80019b2:	4603      	mov	r3, r0
 80019b4:	b29a      	uxth	r2, r3
 80019b6:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 80019ba:	f04f 33ff 	mov.w	r3, #4294967295
 80019be:	4845      	ldr	r0, [pc, #276]	@ (8001ad4 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 80019c0:	f006 ff68 	bl	8008894 <HAL_UART_Transmit>

        snprintf(buf, sizeof(buf),
            " Data 1: %02X %02X %02X %02X\r\n",
            rxData[0], rxData[1], rxData[2], rxData[3]);
 80019c4:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
        snprintf(buf, sizeof(buf),
 80019c8:	461c      	mov	r4, r3
            rxData[0], rxData[1], rxData[2], rxData[3]);
 80019ca:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 80019ce:	f897 209a 	ldrb.w	r2, [r7, #154]	@ 0x9a
 80019d2:	f897 109b 	ldrb.w	r1, [r7, #155]	@ 0x9b
        snprintf(buf, sizeof(buf),
 80019d6:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80019da:	9102      	str	r1, [sp, #8]
 80019dc:	9201      	str	r2, [sp, #4]
 80019de:	9300      	str	r3, [sp, #0]
 80019e0:	4623      	mov	r3, r4
 80019e2:	4a3d      	ldr	r2, [pc, #244]	@ (8001ad8 <HAL_CAN_RxFifo0MsgPendingCallback+0x298>)
 80019e4:	2140      	movs	r1, #64	@ 0x40
 80019e6:	f008 fc89 	bl	800a2fc <sniprintf>
        print_uart(buf);
 80019ea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7ff fa70 	bl	8000ed4 <print_uart>

        snprintf(buf, sizeof(buf), " Velocity 2 (Motor2) updated: %ld\r\n", up_vel2);
 80019f4:	4b33      	ldr	r3, [pc, #204]	@ (8001ac4 <HAL_CAN_RxFifo0MsgPendingCallback+0x284>)
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 80019fc:	4a37      	ldr	r2, [pc, #220]	@ (8001adc <HAL_CAN_RxFifo0MsgPendingCallback+0x29c>)
 80019fe:	2140      	movs	r1, #64	@ 0x40
 8001a00:	f008 fc7c 	bl	800a2fc <sniprintf>
        HAL_UART_Transmit(&huart2, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001a04:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7fe fc31 	bl	8000270 <strlen>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	b29a      	uxth	r2, r3
 8001a12:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 8001a16:	f04f 33ff 	mov.w	r3, #4294967295
 8001a1a:	482e      	ldr	r0, [pc, #184]	@ (8001ad4 <HAL_CAN_RxFifo0MsgPendingCallback+0x294>)
 8001a1c:	f006 ff3a 	bl	8008894 <HAL_UART_Transmit>

        snprintf(buf, sizeof(buf),
            " Data 2: %02X %02X %02X %02X\r\n",
            rxData[4], rxData[5], rxData[6], rxData[7]);
 8001a20:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
        snprintf(buf, sizeof(buf),
 8001a24:	461c      	mov	r4, r3
            rxData[4], rxData[5], rxData[6], rxData[7]);
 8001a26:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8001a2a:	f897 209e 	ldrb.w	r2, [r7, #158]	@ 0x9e
 8001a2e:	f897 109f 	ldrb.w	r1, [r7, #159]	@ 0x9f
        snprintf(buf, sizeof(buf),
 8001a32:	f107 0058 	add.w	r0, r7, #88	@ 0x58
 8001a36:	9102      	str	r1, [sp, #8]
 8001a38:	9201      	str	r2, [sp, #4]
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	4623      	mov	r3, r4
 8001a3e:	4a28      	ldr	r2, [pc, #160]	@ (8001ae0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a0>)
 8001a40:	2140      	movs	r1, #64	@ 0x40
 8001a42:	f008 fc5b 	bl	800a2fc <sniprintf>
        print_uart(buf);
 8001a46:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001a4a:	4618      	mov	r0, r3
 8001a4c:	f7ff fa42 	bl	8000ed4 <print_uart>

    }

    if ((rxHeader.StdId == 0x020) && (rxHeader.DLC == 8)) {
 8001a50:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001a54:	2b20      	cmp	r3, #32
 8001a56:	d157      	bne.n	8001b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>
 8001a58:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001a5c:	2b08      	cmp	r3, #8
 8001a5e:	d153      	bne.n	8001b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>
        uint32_t mode;
        memcpy(&mode, &rxData[0], 4);
 8001a60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001a64:	657b      	str	r3, [r7, #84]	@ 0x54

        if (mode == 1) {  // MODE_PS2
 8001a66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a68:	2b01      	cmp	r3, #1
 8001a6a:	d109      	bne.n	8001a80 <HAL_CAN_RxFifo0MsgPendingCallback+0x240>
            current_mode = MODE_PS2;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	@ (8001ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
            mode_changed_flag = 1;   //  vng while reset tc 
 8001a72:	4b1c      	ldr	r3, [pc, #112]	@ (8001ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>)
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
            print_uart(" PS2 Mode\r\n");
 8001a78:	481b      	ldr	r0, [pc, #108]	@ (8001ae8 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a8>)
 8001a7a:	f7ff fa2b 	bl	8000ed4 <print_uart>
 8001a7e:	e043      	b.n	8001b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>
        }
        else if (mode == 2) { // MODE_AUTO
 8001a80:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d134      	bne.n	8001af0 <HAL_CAN_RxFifo0MsgPendingCallback+0x2b0>
            current_mode = MODE_AUTO;
 8001a86:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0x278>)
 8001a88:	2201      	movs	r2, #1
 8001a8a:	701a      	strb	r2, [r3, #0]
            mode_changed_flag = 1;   //  vng while reset tc 
 8001a8c:	4b15      	ldr	r3, [pc, #84]	@ (8001ae4 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a4>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	701a      	strb	r2, [r3, #0]
            print_uart(" Auto Mode\r\n");
 8001a92:	4816      	ldr	r0, [pc, #88]	@ (8001aec <HAL_CAN_RxFifo0MsgPendingCallback+0x2ac>)
 8001a94:	f7ff fa1e 	bl	8000ed4 <print_uart>
 8001a98:	e036      	b.n	8001b08 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c8>
 8001a9a:	bf00      	nop
 8001a9c:	200001f4 	.word	0x200001f4
 8001aa0:	200001f8 	.word	0x200001f8
 8001aa4:	0800c8c8 	.word	0x0800c8c8
 8001aa8:	20000590 	.word	0x20000590
 8001aac:	20000584 	.word	0x20000584
 8001ab0:	20000588 	.word	0x20000588
 8001ab4:	0800c8f4 	.word	0x0800c8f4
 8001ab8:	20000504 	.word	0x20000504
 8001abc:	0800c918 	.word	0x0800c918
 8001ac0:	2000057c 	.word	0x2000057c
 8001ac4:	20000580 	.word	0x20000580
 8001ac8:	2000058c 	.word	0x2000058c
 8001acc:	2000058d 	.word	0x2000058d
 8001ad0:	0800c920 	.word	0x0800c920
 8001ad4:	200004bc 	.word	0x200004bc
 8001ad8:	0800c948 	.word	0x0800c948
 8001adc:	0800c96c 	.word	0x0800c96c
 8001ae0:	0800c994 	.word	0x0800c994
 8001ae4:	20000594 	.word	0x20000594
 8001ae8:	0800c9b8 	.word	0x0800c9b8
 8001aec:	0800c9c8 	.word	0x0800c9c8
        }
        else {
            char buf[64];
            snprintf(buf, sizeof(buf), " Unknown Mode: %lu\r\n", mode);
 8001af0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001af2:	f107 000c 	add.w	r0, r7, #12
 8001af6:	4a43      	ldr	r2, [pc, #268]	@ (8001c04 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c4>)
 8001af8:	2140      	movs	r1, #64	@ 0x40
 8001afa:	f008 fbff 	bl	800a2fc <sniprintf>
            print_uart(buf);
 8001afe:	f107 030c 	add.w	r3, r7, #12
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff f9e6 	bl	8000ed4 <print_uart>
        }
    }

    if ((rxHeader.StdId == 0x581) &&
 8001b08:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b0c:	f240 5281 	movw	r2, #1409	@ 0x581
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d131      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>
        rxData[0] == 0x43 &&
 8001b14:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
    if ((rxHeader.StdId == 0x581) &&
 8001b18:	2b43      	cmp	r3, #67	@ 0x43
 8001b1a:	d12d      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>
        rxData[1]==0x12 && rxData[2]==0x50 && rxData[3]==0x00) {
 8001b1c:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
        rxData[0] == 0x43 &&
 8001b20:	2b12      	cmp	r3, #18
 8001b22:	d129      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>
        rxData[1]==0x12 && rxData[2]==0x50 && rxData[3]==0x00) {
 8001b24:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8001b28:	2b50      	cmp	r3, #80	@ 0x50
 8001b2a:	d125      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>
 8001b2c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d121      	bne.n	8001b78 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>

        int32_t driver_temp = (int32_t)(
            ((uint32_t)rxData[4]) |
 8001b34:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8001b38:	461a      	mov	r2, r3
            ((uint32_t)rxData[5] << 8) |
 8001b3a:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8001b3e:	021b      	lsls	r3, r3, #8
            ((uint32_t)rxData[4]) |
 8001b40:	431a      	orrs	r2, r3
            ((uint32_t)rxData[6] << 16) |
 8001b42:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8001b46:	041b      	lsls	r3, r3, #16
            ((uint32_t)rxData[5] << 8) |
 8001b48:	431a      	orrs	r2, r3
            ((uint32_t)rxData[7] << 24)
 8001b4a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8001b4e:	061b      	lsls	r3, r3, #24
            ((uint32_t)rxData[6] << 16) |
 8001b50:	4313      	orrs	r3, r2
        int32_t driver_temp = (int32_t)(
 8001b52:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
        );

        char buf[64];
        snprintf(buf, sizeof(buf), " Driver Temp = %ldC\r\n", driver_temp);
 8001b56:	f107 000c 	add.w	r0, r7, #12
 8001b5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001b5e:	4a2a      	ldr	r2, [pc, #168]	@ (8001c08 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c8>)
 8001b60:	2140      	movs	r1, #64	@ 0x40
 8001b62:	f008 fbcb 	bl	800a2fc <sniprintf>
        print_uart(buf);
 8001b66:	f107 030c 	add.w	r3, r7, #12
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff f9b2 	bl	8000ed4 <print_uart>

        // Gi ln CAN ID 0x018  debug trn USB-CAN
        send_temp_to_usbcan(driver_temp);
 8001b70:	f8d7 00bc 	ldr.w	r0, [r7, #188]	@ 0xbc
 8001b74:	f7ff fe34 	bl	80017e0 <send_temp_to_usbcan>
    }
    //nhan lenh bat den sang 0x021
    if ((rxHeader.StdId == 0x021) && (rxHeader.DLC == 8)){
 8001b78:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001b7c:	2b21      	cmp	r3, #33	@ 0x21
 8001b7e:	d121      	bne.n	8001bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>
 8001b80:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b84:	2b08      	cmp	r3, #8
 8001b86:	d11d      	bne.n	8001bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>
       	  uint32_t led;
       	memcpy(&led, &rxData[0], 4);
 8001b88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001b8c:	653b      	str	r3, [r7, #80]	@ 0x50
   //    	                           (rxData[2] << 16) |
   //    	                           (rxData[3] << 24));
        static uint32_t last_led_cmd = 0xFFFFFFFF;  // Lu lnh trc  trnh x l li

           // Nu lnh mi khc lnh c th x l (trnh lp li nhiu ln)
           if (led != last_led_cmd) {
 8001b8e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8001b90:	4b1e      	ldr	r3, [pc, #120]	@ (8001c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x3cc>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	429a      	cmp	r2, r3
 8001b96:	d015      	beq.n	8001bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>
               last_led_cmd = led;
 8001b98:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001b9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001c0c <HAL_CAN_RxFifo0MsgPendingCallback+0x3cc>)
 8001b9c:	6013      	str	r3, [r2, #0]
       	 if (led==1){  //01 00 00 00
 8001b9e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001ba0:	2b01      	cmp	r3, #1
 8001ba2:	d106      	bne.n	8001bb2 <HAL_CAN_RxFifo0MsgPendingCallback+0x372>
       		 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001baa:	4819      	ldr	r0, [pc, #100]	@ (8001c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d0>)
 8001bac:	f003 f9e6 	bl	8004f7c <HAL_GPIO_WritePin>
 8001bb0:	e008      	b.n	8001bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>

       	 }
       	 else if (led==2){// 02 00 00 00
 8001bb2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d105      	bne.n	8001bc4 <HAL_CAN_RxFifo0MsgPendingCallback+0x384>
       		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001bb8:	2200      	movs	r2, #0
 8001bba:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001bbe:	4814      	ldr	r0, [pc, #80]	@ (8001c10 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d0>)
 8001bc0:	f003 f9dc 	bl	8004f7c <HAL_GPIO_WritePin>
    }
    //dem goi tin nhan duoc trong 1 s
//    can_rx_count++;
    //vo hiu hoa ps2 khi co vat can

    if ((rxHeader.StdId == 0x024) && (rxHeader.DLC == 8)){
 8001bc4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001bc8:	2b24      	cmp	r3, #36	@ 0x24
 8001bca:	d118      	bne.n	8001bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
 8001bcc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d114      	bne.n	8001bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
          	  uint32_t stop;
          	memcpy(&stop, &rxData[0], 4);
 8001bd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bd8:	64fb      	str	r3, [r7, #76]	@ 0x4c
      //    	 mode = (int32_t)((rxData[0]) |
      //    	                           (rxData[1] << 8) |
      //    	                           (rxData[2] << 16) |
      //    	                           (rxData[3] << 24));
      if (stop==1||stop==2||stop==3){
 8001bda:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001bdc:	2b01      	cmp	r3, #1
 8001bde:	d005      	beq.n	8001bec <HAL_CAN_RxFifo0MsgPendingCallback+0x3ac>
 8001be0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001be2:	2b02      	cmp	r3, #2
 8001be4:	d002      	beq.n	8001bec <HAL_CAN_RxFifo0MsgPendingCallback+0x3ac>
 8001be6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	d103      	bne.n	8001bf4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3b4>

    	  ps2_blocked=1;
 8001bec:	4b09      	ldr	r3, [pc, #36]	@ (8001c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d4>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	701a      	strb	r2, [r3, #0]
 8001bf2:	e004      	b.n	8001bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
    	  //last_stop_update = HAL_GetTick();
      }
     // else if(stop==0) ps2_blocked=0;
      else ps2_blocked=0;
 8001bf4:	4b07      	ldr	r3, [pc, #28]	@ (8001c14 <HAL_CAN_RxFifo0MsgPendingCallback+0x3d4>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	701a      	strb	r2, [r3, #0]
 8001bfa:	e000      	b.n	8001bfe <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
    	        return;
 8001bfc:	bf00      	nop
    }
//    else ps2_blocked=0;

}
 8001bfe:	37d4      	adds	r7, #212	@ 0xd4
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd90      	pop	{r4, r7, pc}
 8001c04:	0800c9d8 	.word	0x0800c9d8
 8001c08:	0800c9f4 	.word	0x0800c9f4
 8001c0c:	20000000 	.word	0x20000000
 8001c10:	40020400 	.word	0x40020400
 8001c14:	20000593 	.word	0x20000593

08001c18 <send_vel_can>:
void send_vel_can(int32_t vel1, int32_t vel2) {
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b08c      	sub	sp, #48	@ 0x30
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
    CAN_TxHeaderTypeDef TxHeader;
    uint32_t txMailbox;
    uint8_t data[8];

    // ===== Gii hn tn sut gi: mi 20ms mt ln (50Hz) =====
    if (HAL_GetTick() - last_tick < 50) return;
 8001c22:	f001 fcdd 	bl	80035e0 <HAL_GetTick>
 8001c26:	4602      	mov	r2, r0
 8001c28:	4b22      	ldr	r3, [pc, #136]	@ (8001cb4 <send_vel_can+0x9c>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b31      	cmp	r3, #49	@ 0x31
 8001c30:	d93c      	bls.n	8001cac <send_vel_can+0x94>
    last_tick = HAL_GetTick();
 8001c32:	f001 fcd5 	bl	80035e0 <HAL_GetTick>
 8001c36:	4603      	mov	r3, r0
 8001c38:	4a1e      	ldr	r2, [pc, #120]	@ (8001cb4 <send_vel_can+0x9c>)
 8001c3a:	6013      	str	r3, [r2, #0]

    // ===== Header CAN =====
    TxHeader.StdId = 0x030;   // ID c nh
 8001c3c:	2330      	movs	r3, #48	@ 0x30
 8001c3e:	61bb      	str	r3, [r7, #24]
    TxHeader.DLC   = 8;       // 8 byte (vel1 + vel2)
 8001c40:	2308      	movs	r3, #8
 8001c42:	62bb      	str	r3, [r7, #40]	@ 0x28
    TxHeader.IDE   = CAN_ID_STD;
 8001c44:	2300      	movs	r3, #0
 8001c46:	623b      	str	r3, [r7, #32]
    TxHeader.RTR   = CAN_RTR_DATA;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	627b      	str	r3, [r7, #36]	@ 0x24

    // ===== ng gi vel1 =====
    data[0] = (uint8_t)(vel1 & 0xFF);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	733b      	strb	r3, [r7, #12]
    data[1] = (uint8_t)((vel1 >> 8) & 0xFF);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	121b      	asrs	r3, r3, #8
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	737b      	strb	r3, [r7, #13]
    data[2] = (uint8_t)((vel1 >> 16) & 0xFF);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	141b      	asrs	r3, r3, #16
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	73bb      	strb	r3, [r7, #14]
    data[3] = (uint8_t)((vel1 >> 24) & 0xFF);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	161b      	asrs	r3, r3, #24
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	73fb      	strb	r3, [r7, #15]

    // ===== ng gi vel2 =====
    data[4] = (uint8_t)(vel2 & 0xFF);
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	743b      	strb	r3, [r7, #16]
    data[5] = (uint8_t)((vel2 >> 8) & 0xFF);
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	121b      	asrs	r3, r3, #8
 8001c74:	b2db      	uxtb	r3, r3
 8001c76:	747b      	strb	r3, [r7, #17]
    data[6] = (uint8_t)((vel2 >> 16) & 0xFF);
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	141b      	asrs	r3, r3, #16
 8001c7c:	b2db      	uxtb	r3, r3
 8001c7e:	74bb      	strb	r3, [r7, #18]
    data[7] = (uint8_t)((vel2 >> 24) & 0xFF);
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	161b      	asrs	r3, r3, #24
 8001c84:	b2db      	uxtb	r3, r3
 8001c86:	74fb      	strb	r3, [r7, #19]

    // ===== Gi nu Mailbox rnh =====
    if (HAL_CAN_AddTxMessage(&hcan2, &TxHeader, data, &txMailbox) == HAL_OK) {
 8001c88:	f107 0314 	add.w	r3, r7, #20
 8001c8c:	f107 020c 	add.w	r2, r7, #12
 8001c90:	f107 0118 	add.w	r1, r7, #24
 8001c94:	4808      	ldr	r0, [pc, #32]	@ (8001cb8 <send_vel_can+0xa0>)
 8001c96:	f001 fef1 	bl	8003a7c <HAL_CAN_AddTxMessage>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d106      	bne.n	8001cae <send_vel_can+0x96>
        count_send_vel_can++;
 8001ca0:	4b06      	ldr	r3, [pc, #24]	@ (8001cbc <send_vel_can+0xa4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	3301      	adds	r3, #1
 8001ca6:	4a05      	ldr	r2, [pc, #20]	@ (8001cbc <send_vel_can+0xa4>)
 8001ca8:	6013      	str	r3, [r2, #0]
 8001caa:	e000      	b.n	8001cae <send_vel_can+0x96>
    if (HAL_GetTick() - last_tick < 50) return;
 8001cac:	bf00      	nop
    } else {
        // Nu mailbox y, b qua frame ny  trnh nghn
        // (c th thm debug  y nu mun)
    }
}
 8001cae:	3730      	adds	r7, #48	@ 0x30
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	20000598 	.word	0x20000598
 8001cb8:	200001fc 	.word	0x200001fc
 8001cbc:	20000518 	.word	0x20000518

08001cc0 <request_actual_velocity>:
	        // (c th thm debug  y nu mun)
	    }
}
// => sau  gi update_vel(1,vel1,true,50000, 150000) ->  cp nht vn tc n driver v motor 1
// => sau  gi update_vel(2,vel2,true,50000, 150000) ->  cp nht vn tc n driver v motor 2
void request_actual_velocity(uint8_t nodeId) {
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b08c      	sub	sp, #48	@ 0x30
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	71fb      	strb	r3, [r7, #7]
    CAN_TxHeaderTypeDef tx;
    uint8_t txData[8] = {0x40, 0x6C, 0x60, 0x00, 0, 0, 0, 0};
 8001cca:	4b0d      	ldr	r3, [pc, #52]	@ (8001d00 <request_actual_velocity+0x40>)
 8001ccc:	613b      	str	r3, [r7, #16]
 8001cce:	2300      	movs	r3, #0
 8001cd0:	617b      	str	r3, [r7, #20]
    uint32_t txMailbox;

    tx.StdId = 0x600 + nodeId;
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	f503 63c0 	add.w	r3, r3, #1536	@ 0x600
 8001cd8:	61bb      	str	r3, [r7, #24]
    tx.IDE = CAN_ID_STD;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	623b      	str	r3, [r7, #32]
    tx.RTR = CAN_RTR_DATA;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    tx.DLC = 8;
 8001ce2:	2308      	movs	r3, #8
 8001ce4:	62bb      	str	r3, [r7, #40]	@ 0x28

    HAL_CAN_AddTxMessage(&hcan2, &tx, txData, &txMailbox);
 8001ce6:	f107 030c 	add.w	r3, r7, #12
 8001cea:	f107 0210 	add.w	r2, r7, #16
 8001cee:	f107 0118 	add.w	r1, r7, #24
 8001cf2:	4804      	ldr	r0, [pc, #16]	@ (8001d04 <request_actual_velocity+0x44>)
 8001cf4:	f001 fec2 	bl	8003a7c <HAL_CAN_AddTxMessage>
}
 8001cf8:	bf00      	nop
 8001cfa:	3730      	adds	r7, #48	@ 0x30
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}
 8001d00:	00606c40 	.word	0x00606c40
 8001d04:	200001fc 	.word	0x200001fc

08001d08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d0a:	b0b1      	sub	sp, #196	@ 0xc4
 8001d0c:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d0e:	f001 fc01 	bl	8003514 <HAL_Init>

  /* USER CODE BEGIN Init */
	    HAL_TIM_Base_Start(&htim1);
 8001d12:	48aa      	ldr	r0, [pc, #680]	@ (8001fbc <main+0x2b4>)
 8001d14:	f006 f8d6 	bl	8007ec4 <HAL_TIM_Base_Start>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d18:	f000 fb4e 	bl	80023b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d1c:	f000 fd8e 	bl	800283c <MX_GPIO_Init>
  MX_DMA_Init();
 8001d20:	f000 fd64 	bl	80027ec <MX_DMA_Init>
  MX_I2C1_Init();
 8001d24:	f000 fbe8 	bl	80024f8 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001d28:	f000 fc42 	bl	80025b0 <MX_SPI1_Init>
  MX_TIM14_Init();
 8001d2c:	f000 fd02 	bl	8002734 <MX_TIM14_Init>
  MX_USART2_UART_Init();
 8001d30:	f000 fd24 	bl	800277c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001d34:	f000 fc72 	bl	800261c <MX_TIM1_Init>
  MX_I2C3_Init();
 8001d38:	f000 fc0c 	bl	8002554 <MX_I2C3_Init>
  MX_CAN2_Init();
 8001d3c:	f000 fba6 	bl	800248c <MX_CAN2_Init>
  MX_TIM8_Init();
 8001d40:	f000 fcbc 	bl	80026bc <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
    // === Cu hnh CAN filter ===
    HAL_CAN_Start(&hcan2);
 8001d44:	489e      	ldr	r0, [pc, #632]	@ (8001fc0 <main+0x2b8>)
 8001d46:	f001 fe55 	bl	80039f4 <HAL_CAN_Start>
    set_drive_mode(3,1);  set_drive_mode(3,2);
 8001d4a:	2101      	movs	r1, #1
 8001d4c:	2003      	movs	r0, #3
 8001d4e:	f7ff f951 	bl	8000ff4 <set_drive_mode>
 8001d52:	2102      	movs	r1, #2
 8001d54:	2003      	movs	r0, #3
 8001d56:	f7ff f94d 	bl	8000ff4 <set_drive_mode>
    remap_rpdo1_for_velocity(1); remap_rpdo1_for_velocity(2);
 8001d5a:	2001      	movs	r0, #1
 8001d5c:	f7ff fc00 	bl	8001560 <remap_rpdo1_for_velocity>
 8001d60:	2002      	movs	r0, #2
 8001d62:	f7ff fbfd 	bl	8001560 <remap_rpdo1_for_velocity>
    CAN_FilterTypeDef filter;
    filter.FilterActivation = CAN_FILTER_ENABLE;
 8001d66:	2301      	movs	r3, #1
 8001d68:	66bb      	str	r3, [r7, #104]	@ 0x68
    filter.FilterBank = 14;
 8001d6a:	230e      	movs	r3, #14
 8001d6c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	65bb      	str	r3, [r7, #88]	@ 0x58
    filter.FilterIdHigh = 0x0000;
 8001d72:	2300      	movs	r3, #0
 8001d74:	64bb      	str	r3, [r7, #72]	@ 0x48
    filter.FilterIdLow = 0;
 8001d76:	2300      	movs	r3, #0
 8001d78:	64fb      	str	r3, [r7, #76]	@ 0x4c
    filter.FilterMaskIdHigh = 0x0000;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	653b      	str	r3, [r7, #80]	@ 0x50
    filter.FilterMaskIdLow = 0;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	657b      	str	r3, [r7, #84]	@ 0x54
    filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001d82:	2300      	movs	r3, #0
 8001d84:	663b      	str	r3, [r7, #96]	@ 0x60
    filter.FilterScale = CAN_FILTERSCALE_32BIT;
 8001d86:	2301      	movs	r3, #1
 8001d88:	667b      	str	r3, [r7, #100]	@ 0x64
    filter.SlaveStartFilterBank = 14;
 8001d8a:	230e      	movs	r3, #14
 8001d8c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_CAN_ConfigFilter(&hcan2, &filter);
 8001d8e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001d92:	4619      	mov	r1, r3
 8001d94:	488a      	ldr	r0, [pc, #552]	@ (8001fc0 <main+0x2b8>)
 8001d96:	f001 fd4f 	bl	8003838 <HAL_CAN_ConfigFilter>
//    HAL_CAN_Start(&hcan2);
HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001d9a:	2102      	movs	r1, #2
 8001d9c:	4888      	ldr	r0, [pc, #544]	@ (8001fc0 <main+0x2b8>)
 8001d9e:	f002 f85f 	bl	8003e60 <HAL_CAN_ActivateNotification>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
   // print_uart(" Bt u khi to Velocity Mode...\r\n");
// CANopenNodeSTM32 axis;
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);//on led
 8001da2:	2200      	movs	r2, #0
 8001da4:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001da8:	4886      	ldr	r0, [pc, #536]	@ (8001fc4 <main+0x2bc>)
 8001daa:	f003 f8e7 	bl	8004f7c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_SET);
 8001dae:	2201      	movs	r2, #1
 8001db0:	2108      	movs	r1, #8
 8001db2:	4885      	ldr	r0, [pc, #532]	@ (8001fc8 <main+0x2c0>)
 8001db4:	f003 f8e2 	bl	8004f7c <HAL_GPIO_WritePin>
    //print_uart("Nhn MODE nu cn cho Analog\r\n");
   // HAL_Delay(1000);
    PS2_Init();
 8001db8:	f7ff fa3c 	bl	8001234 <PS2_Init>
   // print_uart("ang test SPI n gin...\r\n");
    Test_SPI_1Byte();
 8001dbc:	f7ff fadc 	bl	8001378 <Test_SPI_1Byte>

       set_drive_mode(3,1);  set_drive_mode(3,2);
 8001dc0:	2101      	movs	r1, #1
 8001dc2:	2003      	movs	r0, #3
 8001dc4:	f7ff f916 	bl	8000ff4 <set_drive_mode>
 8001dc8:	2102      	movs	r1, #2
 8001dca:	2003      	movs	r0, #3
 8001dcc:	f7ff f912 	bl	8000ff4 <set_drive_mode>
       remap_rpdo1_for_velocity(1); remap_rpdo1_for_velocity(2);
 8001dd0:	2001      	movs	r0, #1
 8001dd2:	f7ff fbc5 	bl	8001560 <remap_rpdo1_for_velocity>
 8001dd6:	2002      	movs	r0, #2
 8001dd8:	f7ff fbc2 	bl	8001560 <remap_rpdo1_for_velocity>
       remap_tpdo1_velocity(1);  // Remap TPDO1  cha Actual Velocity
 8001ddc:	2001      	movs	r0, #1
 8001dde:	f7ff fbff 	bl	80015e0 <remap_tpdo1_velocity>
       remap_tpdo1_velocity(2);
 8001de2:	2002      	movs	r0, #2
 8001de4:	f7ff fbfc 	bl	80015e0 <remap_tpdo1_velocity>
    // === Gi lnh quay bng RPDO ===
  //  int32_t target_velocity1 = 50000;  // hoc -100000  quay ngc
    uint32_t lastSend = HAL_GetTick();
 8001de8:	f001 fbfa 	bl	80035e0 <HAL_GetTick>
 8001dec:	f8c7 00a4 	str.w	r0, [r7, #164]	@ 0xa4
//    while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    // === Bin ton cc trong main ===
  int32_t prevVel1 = 0, prevVel2 = 0;
 8001df0:	2300      	movs	r3, #0
 8001df2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001df6:	2300      	movs	r3, #0
 8001df8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  uint32_t lastPrint = 0;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  static uint8_t last_block_state = 0;
  uint32_t last_upvel1_time = 0;
 8001e02:	2300      	movs	r3, #0
 8001e04:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t last_upvel2_time = 0;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

    	  /* USER CODE END WHILE */

    	   /* USER CODE BEGIN 3 */
    	// Nu c 2 node booted cng lc
    	if (node_booted[1] && node_booted[2]) {
 8001e0e:	4b6f      	ldr	r3, [pc, #444]	@ (8001fcc <main+0x2c4>)
 8001e10:	785b      	ldrb	r3, [r3, #1]
 8001e12:	b2db      	uxtb	r3, r3
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d03f      	beq.n	8001e98 <main+0x190>
 8001e18:	4b6c      	ldr	r3, [pc, #432]	@ (8001fcc <main+0x2c4>)
 8001e1a:	789b      	ldrb	r3, [r3, #2]
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d03a      	beq.n	8001e98 <main+0x190>
    	    node_booted[1] = 0;
 8001e22:	4b6a      	ldr	r3, [pc, #424]	@ (8001fcc <main+0x2c4>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	705a      	strb	r2, [r3, #1]
    	    node_booted[2] = 0;
 8001e28:	4b68      	ldr	r3, [pc, #416]	@ (8001fcc <main+0x2c4>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	709a      	strb	r2, [r3, #2]
    	    HAL_Delay(100);
 8001e2e:	2064      	movs	r0, #100	@ 0x64
 8001e30:	f001 fbe2 	bl	80035f8 <HAL_Delay>
//    	    send_nmt_start(1);
//    	    send_nmt_start(2);
//    	    HAL_Delay(10);

    	    // --- Cu hnh Mode + PDO ---
    	    set_drive_mode(3,1);
 8001e34:	2101      	movs	r1, #1
 8001e36:	2003      	movs	r0, #3
 8001e38:	f7ff f8dc 	bl	8000ff4 <set_drive_mode>
    	    set_drive_mode(3,2);
 8001e3c:	2102      	movs	r1, #2
 8001e3e:	2003      	movs	r0, #3
 8001e40:	f7ff f8d8 	bl	8000ff4 <set_drive_mode>

    	    remap_rpdo1_for_velocity(1);
 8001e44:	2001      	movs	r0, #1
 8001e46:	f7ff fb8b 	bl	8001560 <remap_rpdo1_for_velocity>
    	    remap_rpdo1_for_velocity(2);
 8001e4a:	2002      	movs	r0, #2
 8001e4c:	f7ff fb88 	bl	8001560 <remap_rpdo1_for_velocity>

    	    remap_tpdo1_velocity(1);
 8001e50:	2001      	movs	r0, #1
 8001e52:	f7ff fbc5 	bl	80015e0 <remap_tpdo1_velocity>
    	    remap_tpdo1_velocity(2);
 8001e56:	2002      	movs	r0, #2
 8001e58:	f7ff fbc2 	bl	80015e0 <remap_tpdo1_velocity>

    	    // --- Reset vn tc v 0 ---
    	    send_velocity_rpdo(1, 0, true, 50000, 200000);
 8001e5c:	4b5c      	ldr	r3, [pc, #368]	@ (8001fd0 <main+0x2c8>)
 8001e5e:	9300      	str	r3, [sp, #0]
 8001e60:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001e64:	2201      	movs	r2, #1
 8001e66:	2100      	movs	r1, #0
 8001e68:	2001      	movs	r0, #1
 8001e6a:	f7ff fc3f 	bl	80016ec <send_velocity_rpdo>
    	    send_velocity_rpdo(2, 0, true, 50000, 200000);
 8001e6e:	4b58      	ldr	r3, [pc, #352]	@ (8001fd0 <main+0x2c8>)
 8001e70:	9300      	str	r3, [sp, #0]
 8001e72:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001e76:	2201      	movs	r2, #1
 8001e78:	2100      	movs	r1, #0
 8001e7a:	2002      	movs	r0, #2
 8001e7c:	f7ff fc36 	bl	80016ec <send_velocity_rpdo>
    	    HAL_Delay(20);
 8001e80:	2014      	movs	r0, #20
 8001e82:	f001 fbb9 	bl	80035f8 <HAL_Delay>

    	    // --- Enable ng thi ---
    	    send_enable_sequence(1);
 8001e86:	2001      	movs	r0, #1
 8001e88:	f7ff fbdc 	bl	8001644 <send_enable_sequence>
    	    send_enable_sequence(2);
 8001e8c:	2002      	movs	r0, #2
 8001e8e:	f7ff fbd9 	bl	8001644 <send_enable_sequence>

    	    print_uart(" C 2 node  re-enable ng b\r\n");
 8001e92:	4850      	ldr	r0, [pc, #320]	@ (8001fd4 <main+0x2cc>)
 8001e94:	f7ff f81e 	bl	8000ed4 <print_uart>
    	}


    	 int32_t vel1 = 0, vel2 = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    	if (can_rx_flag){
 8001ea4:	4b4c      	ldr	r3, [pc, #304]	@ (8001fd8 <main+0x2d0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	2b00      	cmp	r3, #0
 8001eaa:	d01a      	beq.n	8001ee2 <main+0x1da>
    	    	char buf [64];
    	        if (HAL_GetTick() - lastPrint >= 1000) { //1s
 8001eac:	f001 fb98 	bl	80035e0 <HAL_GetTick>
 8001eb0:	4602      	mov	r2, r0
 8001eb2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001eb6:	1ad3      	subs	r3, r2, r3
 8001eb8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ebc:	d311      	bcc.n	8001ee2 <main+0x1da>
    	            snprintf(buf, sizeof(buf), " Gi CAN nhn/giy: %lu\r\n", can_rx_count);
 8001ebe:	4b47      	ldr	r3, [pc, #284]	@ (8001fdc <main+0x2d4>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4638      	mov	r0, r7
 8001ec4:	4a46      	ldr	r2, [pc, #280]	@ (8001fe0 <main+0x2d8>)
 8001ec6:	2140      	movs	r1, #64	@ 0x40
 8001ec8:	f008 fa18 	bl	800a2fc <sniprintf>
    	         print_uart(buf);
 8001ecc:	463b      	mov	r3, r7
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff f800 	bl	8000ed4 <print_uart>
    	   can_rx_count=0;
 8001ed4:	4b41      	ldr	r3, [pc, #260]	@ (8001fdc <main+0x2d4>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
    	         lastPrint=HAL_GetTick();
 8001eda:	f001 fb81 	bl	80035e0 <HAL_GetTick>
 8001ede:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    	        }
    	}
    	//gi gi CAN
        uint32_t now = HAL_GetTick();
 8001ee2:	f001 fb7d 	bl	80035e0 <HAL_GetTick>
 8001ee6:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        // Nu va i mode  reset vn tc ngay
          if (mode_changed_flag) {
 8001eea:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe4 <main+0x2dc>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	b2db      	uxtb	r3, r3
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d022      	beq.n	8001f3a <main+0x232>
              vel1 = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
              vel2 = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
              prevVel1 = -1;
 8001f00:	f04f 33ff 	mov.w	r3, #4294967295
 8001f04:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
              prevVel2 = -1;
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
              send_velocity_rpdo(1, 0, true, 50000, 250000);
 8001f10:	4b35      	ldr	r3, [pc, #212]	@ (8001fe8 <main+0x2e0>)
 8001f12:	9300      	str	r3, [sp, #0]
 8001f14:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001f18:	2201      	movs	r2, #1
 8001f1a:	2100      	movs	r1, #0
 8001f1c:	2001      	movs	r0, #1
 8001f1e:	f7ff fbe5 	bl	80016ec <send_velocity_rpdo>
              send_velocity_rpdo(2, 0, true, 50000, 250000);
 8001f22:	4b31      	ldr	r3, [pc, #196]	@ (8001fe8 <main+0x2e0>)
 8001f24:	9300      	str	r3, [sp, #0]
 8001f26:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	2100      	movs	r1, #0
 8001f2e:	2002      	movs	r0, #2
 8001f30:	f7ff fbdc 	bl	80016ec <send_velocity_rpdo>
              mode_changed_flag = 0;
 8001f34:	4b2b      	ldr	r3, [pc, #172]	@ (8001fe4 <main+0x2dc>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	701a      	strb	r2, [r3, #0]
          }
        static uint32_t lastPS2 = 0;
        static uint32_t last_ps2_update = 0;
        uint32_t last_stop_time = 0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        (void)last_stop_time; /* Silence unused-variable warning */
        const int32_t jogVel = 100000; //max =180000;
 8001f40:	4b2a      	ldr	r3, [pc, #168]	@ (8001fec <main+0x2e4>)
 8001f42:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if(uart_rx_ready ){
 8001f44:	4b2a      	ldr	r3, [pc, #168]	@ (8001ff0 <main+0x2e8>)
 8001f46:	781b      	ldrb	r3, [r3, #0]
 8001f48:	b2db      	uxtb	r3, r3
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d005      	beq.n	8001f5a <main+0x252>
        	uart_rx_ready=0;
 8001f4e:	4b28      	ldr	r3, [pc, #160]	@ (8001ff0 <main+0x2e8>)
 8001f50:	2200      	movs	r2, #0
 8001f52:	701a      	strb	r2, [r3, #0]
        	handle_uart_command(uart_rx_buf);
 8001f54:	4827      	ldr	r0, [pc, #156]	@ (8001ff4 <main+0x2ec>)
 8001f56:	f7fe ffd3 	bl	8000f00 <handle_uart_command>
        }
        // === Gi SYNC + cp nht vn tc nh k ===
        if (now - lastSend >= 50) { //ban dau la 50, tn so hoat dong spi tam 20
 8001f5a:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8001f5e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	2b31      	cmp	r3, #49	@ 0x31
 8001f66:	d905      	bls.n	8001f74 <main+0x26c>

        //	set_drive_mode(3,1);  set_drive_mode(3,2);
            lastSend = now;
 8001f68:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001f6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
            send_sync_frame();  // Nu RPDO cn SYNC
 8001f70:	f7ff fb9a 	bl	80016a8 <send_sync_frame>

        }
        // --- Kim tra block/unblock ---
        if (ps2_blocked != last_block_state) {
 8001f74:	4b20      	ldr	r3, [pc, #128]	@ (8001ff8 <main+0x2f0>)
 8001f76:	781b      	ldrb	r3, [r3, #0]
 8001f78:	b2da      	uxtb	r2, r3
 8001f7a:	4b20      	ldr	r3, [pc, #128]	@ (8001ffc <main+0x2f4>)
 8001f7c:	781b      	ldrb	r3, [r3, #0]
 8001f7e:	429a      	cmp	r2, r3
 8001f80:	d04a      	beq.n	8002018 <main+0x310>
            if (ps2_blocked == 0) {
 8001f82:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff8 <main+0x2f0>)
 8001f84:	781b      	ldrb	r3, [r3, #0]
 8001f86:	b2db      	uxtb	r3, r3
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d13d      	bne.n	8002008 <main+0x300>
                // Va b block  reset ht c
                vel1 = 0;
 8001f8c:	2300      	movs	r3, #0
 8001f8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                vel2 = 0;
 8001f92:	2300      	movs	r3, #0
 8001f94:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                prevVel1 = -1;
 8001f98:	f04f 33ff 	mov.w	r3, #4294967295
 8001f9c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                prevVel2 = -1;
 8001fa0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
                last_ps2_update = HAL_GetTick();
 8001fa8:	f001 fb1a 	bl	80035e0 <HAL_GetTick>
 8001fac:	4603      	mov	r3, r0
 8001fae:	4a14      	ldr	r2, [pc, #80]	@ (8002000 <main+0x2f8>)
 8001fb0:	6013      	str	r3, [r2, #0]
                print_uart(" Unblocked  PS2 ready\n");
 8001fb2:	4814      	ldr	r0, [pc, #80]	@ (8002004 <main+0x2fc>)
 8001fb4:	f7fe ff8e 	bl	8000ed4 <print_uart>
 8001fb8:	e029      	b.n	800200e <main+0x306>
 8001fba:	bf00      	nop
 8001fbc:	200003e4 	.word	0x200003e4
 8001fc0:	200001fc 	.word	0x200001fc
 8001fc4:	40020400 	.word	0x40020400
 8001fc8:	40021000 	.word	0x40021000
 8001fcc:	20000590 	.word	0x20000590
 8001fd0:	00030d40 	.word	0x00030d40
 8001fd4:	0800ca14 	.word	0x0800ca14
 8001fd8:	200001f8 	.word	0x200001f8
 8001fdc:	200001f4 	.word	0x200001f4
 8001fe0:	0800ca44 	.word	0x0800ca44
 8001fe4:	20000594 	.word	0x20000594
 8001fe8:	0003d090 	.word	0x0003d090
 8001fec:	000186a0 	.word	0x000186a0
 8001ff0:	20000575 	.word	0x20000575
 8001ff4:	20000534 	.word	0x20000534
 8001ff8:	20000593 	.word	0x20000593
 8001ffc:	2000059c 	.word	0x2000059c
 8002000:	200005a0 	.word	0x200005a0
 8002004:	0800ca68 	.word	0x0800ca68
            } else {
                print_uart(" Blocked by sensor\n");
 8002008:	4895      	ldr	r0, [pc, #596]	@ (8002260 <main+0x558>)
 800200a:	f7fe ff63 	bl	8000ed4 <print_uart>
            }
            last_block_state = ps2_blocked;
 800200e:	4b95      	ldr	r3, [pc, #596]	@ (8002264 <main+0x55c>)
 8002010:	781b      	ldrb	r3, [r3, #0]
 8002012:	b2da      	uxtb	r2, r3
 8002014:	4b94      	ldr	r3, [pc, #592]	@ (8002268 <main+0x560>)
 8002016:	701a      	strb	r2, [r3, #0]
        }

  static uint8_t ps2_init_ok = 0; // 0 = cha sn sng, 1 =  thy trng thi khng nhn
  (void)ps2_init_ok; /* Silence unused-variable warning until used */
        if ((current_mode==MODE_PS2) && (now - lastPS2 >= 20)) {
 8002018:	4b94      	ldr	r3, [pc, #592]	@ (800226c <main+0x564>)
 800201a:	781b      	ldrb	r3, [r3, #0]
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 80e4 	bne.w	80021ec <main+0x4e4>
 8002024:	4b92      	ldr	r3, [pc, #584]	@ (8002270 <main+0x568>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800202c:	1ad3      	subs	r3, r2, r3
 800202e:	2b13      	cmp	r3, #19
 8002030:	f240 80dc 	bls.w	80021ec <main+0x4e4>
            lastPS2 = now;
 8002034:	4a8e      	ldr	r2, [pc, #568]	@ (8002270 <main+0x568>)
 8002036:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800203a:	6013      	str	r3, [r2, #0]
        // === c tay cm PS2 ===
        PS2_Data ps2 = PS2_ReadButtons();
 800203c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff f949 	bl	80012d8 <PS2_ReadButtons>

        //loc nhieu

        bool up_now     = !(ps2.buttons & BTN_UP);
 8002046:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800204a:	f003 0310 	and.w	r3, r3, #16
 800204e:	2b00      	cmp	r3, #0
 8002050:	bf0c      	ite	eq
 8002052:	2301      	moveq	r3, #1
 8002054:	2300      	movne	r3, #0
 8002056:	f887 307b 	strb.w	r3, [r7, #123]	@ 0x7b
        bool down_now   = !(ps2.buttons & BTN_DOWN);
 800205a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800205e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002062:	2b00      	cmp	r3, #0
 8002064:	bf0c      	ite	eq
 8002066:	2301      	moveq	r3, #1
 8002068:	2300      	movne	r3, #0
 800206a:	f887 307a 	strb.w	r3, [r7, #122]	@ 0x7a
        bool tri_now    = !(ps2.buttons & BTN_TRIANGLE);
 800206e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002072:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002076:	2b00      	cmp	r3, #0
 8002078:	bf0c      	ite	eq
 800207a:	2301      	moveq	r3, #1
 800207c:	2300      	movne	r3, #0
 800207e:	f887 3079 	strb.w	r3, [r7, #121]	@ 0x79
        bool cross_now  = !(ps2.buttons & BTN_CROSS);
 8002082:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8002086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800208a:	2b00      	cmp	r3, #0
 800208c:	bf0c      	ite	eq
 800208e:	2301      	moveq	r3, #1
 8002090:	2300      	movne	r3, #0
 8002092:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
        bool right_now  = !(ps2.buttons & BTN_RIGHT);
 8002096:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800209a:	f003 0320 	and.w	r3, r3, #32
 800209e:	2b00      	cmp	r3, #0
 80020a0:	bf0c      	ite	eq
 80020a2:	2301      	moveq	r3, #1
 80020a4:	2300      	movne	r3, #0
 80020a6:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
        bool square_now = !(ps2.buttons & BTN_SQUARE);
 80020aa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80020ae:	b21b      	sxth	r3, r3
 80020b0:	43db      	mvns	r3, r3
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	0bdb      	lsrs	r3, r3, #15
 80020b6:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76
        // Debug nt nhn
        char msg[64];
       // char buf[64];
        snprintf(msg, sizeof(msg),
 80020ba:	f897 607b 	ldrb.w	r6, [r7, #123]	@ 0x7b
 80020be:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 80020c2:	f897 2079 	ldrb.w	r2, [r7, #121]	@ 0x79
 80020c6:	f897 1078 	ldrb.w	r1, [r7, #120]	@ 0x78
 80020ca:	f897 0077 	ldrb.w	r0, [r7, #119]	@ 0x77
 80020ce:	f897 4076 	ldrb.w	r4, [r7, #118]	@ 0x76
 80020d2:	463d      	mov	r5, r7
 80020d4:	9404      	str	r4, [sp, #16]
 80020d6:	9003      	str	r0, [sp, #12]
 80020d8:	9102      	str	r1, [sp, #8]
 80020da:	9201      	str	r2, [sp, #4]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	4633      	mov	r3, r6
 80020e0:	4a64      	ldr	r2, [pc, #400]	@ (8002274 <main+0x56c>)
 80020e2:	2140      	movs	r1, #64	@ 0x40
 80020e4:	4628      	mov	r0, r5
 80020e6:	f008 f909 	bl	800a2fc <sniprintf>
            "BTN: UP=%d DW=%d TR=%d CR=%d RI=%d SQ=%d\r\n",
            up_now, down_now, tri_now, cross_now, right_now, square_now);
        print_uart(msg);
 80020ea:	463b      	mov	r3, r7
 80020ec:	4618      	mov	r0, r3
 80020ee:	f7fe fef1 	bl	8000ed4 <print_uart>

        // === Gn vn tc theo nt nhn ===

        if (!ps2_blocked) {
 80020f2:	4b5c      	ldr	r3, [pc, #368]	@ (8002264 <main+0x55c>)
 80020f4:	781b      	ldrb	r3, [r3, #0]
 80020f6:	b2db      	uxtb	r3, r3
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d10e      	bne.n	800211a <main+0x412>
        	if (up_now )         vel1 = -jogVel;
 80020fc:	f897 307b 	ldrb.w	r3, [r7, #123]	@ 0x7b
 8002100:	2b00      	cmp	r3, #0
 8002102:	d003      	beq.n	800210c <main+0x404>
 8002104:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002106:	425b      	negs	r3, r3
 8002108:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        	 if (tri_now)        vel2 = +jogVel;
 800210c:	f897 3079 	ldrb.w	r3, [r7, #121]	@ 0x79
 8002110:	2b00      	cmp	r3, #0
 8002112:	d002      	beq.n	800211a <main+0x412>
 8002114:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002116:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        }

        if (down_now)  vel1 = +jogVel;
 800211a:	f897 307a 	ldrb.w	r3, [r7, #122]	@ 0x7a
 800211e:	2b00      	cmp	r3, #0
 8002120:	d002      	beq.n	8002128 <main+0x420>
 8002122:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002124:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
        if (cross_now) vel2 = -jogVel;
 8002128:	f897 3078 	ldrb.w	r3, [r7, #120]	@ 0x78
 800212c:	2b00      	cmp	r3, #0
 800212e:	d003      	beq.n	8002138 <main+0x430>
 8002130:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002132:	425b      	negs	r3, r3
 8002134:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        if (right_now) {
 8002138:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800213c:	2b00      	cmp	r3, #0
 800213e:	d013      	beq.n	8002168 <main+0x460>
            vel1 = -0.5 * jogVel;
 8002140:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8002142:	f7fe f9ef 	bl	8000524 <__aeabi_i2d>
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	4b4b      	ldr	r3, [pc, #300]	@ (8002278 <main+0x570>)
 800214c:	f7fe fa54 	bl	80005f8 <__aeabi_dmul>
 8002150:	4602      	mov	r2, r0
 8002152:	460b      	mov	r3, r1
 8002154:	4610      	mov	r0, r2
 8002156:	4619      	mov	r1, r3
 8002158:	f7fe fcfe 	bl	8000b58 <__aeabi_d2iz>
 800215c:	4603      	mov	r3, r0
 800215e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            vel2 = +jogVel;
 8002162:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002164:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        }

        if (square_now) {
 8002168:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 800216c:	2b00      	cmp	r3, #0
 800216e:	d014      	beq.n	800219a <main+0x492>
            vel1 = -jogVel;
 8002170:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002172:	425b      	negs	r3, r3
 8002174:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
            vel2 = +0.5 * jogVel;
 8002178:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800217a:	f7fe f9d3 	bl	8000524 <__aeabi_i2d>
 800217e:	f04f 0200 	mov.w	r2, #0
 8002182:	4b3e      	ldr	r3, [pc, #248]	@ (800227c <main+0x574>)
 8002184:	f7fe fa38 	bl	80005f8 <__aeabi_dmul>
 8002188:	4602      	mov	r2, r0
 800218a:	460b      	mov	r3, r1
 800218c:	4610      	mov	r0, r2
 800218e:	4619      	mov	r1, r3
 8002190:	f7fe fce2 	bl	8000b58 <__aeabi_d2iz>
 8002194:	4603      	mov	r3, r0
 8002196:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        }


        // Nu d liu thay i  cp nht thi gian cui nhn PS2
        if (ps2.buttons != 0xFF) {
 800219a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800219e:	2bff      	cmp	r3, #255	@ 0xff
 80021a0:	d003      	beq.n	80021aa <main+0x4a2>
            last_ps2_update = now;
 80021a2:	4a37      	ldr	r2, [pc, #220]	@ (8002280 <main+0x578>)
 80021a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80021a8:	6013      	str	r3, [r2, #0]
        }
       // }
        if (now - last_ps2_update > 500) {
 80021aa:	4b35      	ldr	r3, [pc, #212]	@ (8002280 <main+0x578>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80021b8:	d918      	bls.n	80021ec <main+0x4e4>
            if (vel1 != 0 || vel2 != 0) {
 80021ba:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d103      	bne.n	80021ca <main+0x4c2>
 80021c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d010      	beq.n	80021ec <main+0x4e4>
                print_uart(" PS2 timeout, reset ng c\r\n");
 80021ca:	482e      	ldr	r0, [pc, #184]	@ (8002284 <main+0x57c>)
 80021cc:	f7fe fe82 	bl	8000ed4 <print_uart>
                vel1 = 0;
 80021d0:	2300      	movs	r3, #0
 80021d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                vel2 = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                //  Gn gi tr khc  buc gi RPDO li
                        prevVel1 = -1;
 80021dc:	f04f 33ff 	mov.w	r3, #4294967295
 80021e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
                        prevVel2 = -1;
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295
 80021e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

             	 }
        	}
        }
        if (current_mode == MODE_AUTO) {
 80021ec:	4b1f      	ldr	r3, [pc, #124]	@ (800226c <main+0x564>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	b2db      	uxtb	r3, r3
 80021f2:	2b01      	cmp	r3, #1
 80021f4:	d17e      	bne.n	80022f4 <main+0x5ec>
            static uint32_t lastSendAuto = 0;
            uint32_t now = HAL_GetTick();
 80021f6:	f001 f9f3 	bl	80035e0 <HAL_GetTick>
 80021fa:	6738      	str	r0, [r7, #112]	@ 0x70

            // Cp nht gi tr mi cho tng bnh nu c gi mi
            if (ready1) {
 80021fc:	4b22      	ldr	r3, [pc, #136]	@ (8002288 <main+0x580>)
 80021fe:	781b      	ldrb	r3, [r3, #0]
 8002200:	b2db      	uxtb	r3, r3
 8002202:	2b00      	cmp	r3, #0
 8002204:	d019      	beq.n	800223a <main+0x532>
                vel1 = up_vel1;
 8002206:	4b21      	ldr	r3, [pc, #132]	@ (800228c <main+0x584>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                if (vel1 > jogVel) vel1 = jogVel;
 800220e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002212:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002214:	429a      	cmp	r2, r3
 8002216:	dd03      	ble.n	8002220 <main+0x518>
 8002218:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800221a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800221e:	e009      	b.n	8002234 <main+0x52c>
                else if (vel1 < -jogVel) vel1 = -jogVel;
 8002220:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002222:	425b      	negs	r3, r3
 8002224:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002228:	429a      	cmp	r2, r3
 800222a:	da03      	bge.n	8002234 <main+0x52c>
 800222c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800222e:	425b      	negs	r3, r3
 8002230:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
               // last_upvel1_time = now;
                ready1 = 0;
 8002234:	4b14      	ldr	r3, [pc, #80]	@ (8002288 <main+0x580>)
 8002236:	2200      	movs	r2, #0
 8002238:	701a      	strb	r2, [r3, #0]
            }
            if (ready2) {
 800223a:	4b15      	ldr	r3, [pc, #84]	@ (8002290 <main+0x588>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	b2db      	uxtb	r3, r3
 8002240:	2b00      	cmp	r3, #0
 8002242:	d036      	beq.n	80022b2 <main+0x5aa>
                vel2 = up_vel2;
 8002244:	4b13      	ldr	r3, [pc, #76]	@ (8002294 <main+0x58c>)
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
                if (vel2 > jogVel) vel2 = jogVel;
 800224c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8002250:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002252:	429a      	cmp	r2, r3
 8002254:	dd20      	ble.n	8002298 <main+0x590>
 8002256:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002258:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800225c:	e026      	b.n	80022ac <main+0x5a4>
 800225e:	bf00      	nop
 8002260:	0800ca88 	.word	0x0800ca88
 8002264:	20000593 	.word	0x20000593
 8002268:	2000059c 	.word	0x2000059c
 800226c:	20000504 	.word	0x20000504
 8002270:	200005a4 	.word	0x200005a4
 8002274:	0800caa0 	.word	0x0800caa0
 8002278:	bfe00000 	.word	0xbfe00000
 800227c:	3fe00000 	.word	0x3fe00000
 8002280:	200005a0 	.word	0x200005a0
 8002284:	0800cacc 	.word	0x0800cacc
 8002288:	2000058c 	.word	0x2000058c
 800228c:	2000057c 	.word	0x2000057c
 8002290:	2000058d 	.word	0x2000058d
 8002294:	20000580 	.word	0x20000580
                else if (vel2 < -jogVel) vel2 = -jogVel;
 8002298:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800229a:	425b      	negs	r3, r3
 800229c:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 80022a0:	429a      	cmp	r2, r3
 80022a2:	da03      	bge.n	80022ac <main+0x5a4>
 80022a4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80022a6:	425b      	negs	r3, r3
 80022a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
              //  last_upvel2_time = now;
                ready2 = 0;
 80022ac:	4b3a      	ldr	r3, [pc, #232]	@ (8002398 <main+0x690>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	701a      	strb	r2, [r3, #0]
            }

            // Gi RPDO nh k (50 ms)
            if (now - lastSendAuto >= 10) {
 80022b2:	4b3a      	ldr	r3, [pc, #232]	@ (800239c <main+0x694>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80022b8:	1ad3      	subs	r3, r2, r3
 80022ba:	2b09      	cmp	r3, #9
 80022bc:	d91a      	bls.n	80022f4 <main+0x5ec>
             //   lastSendAuto = now;
            	lastSendAuto += 50;  // gi nhp u
 80022be:	4b37      	ldr	r3, [pc, #220]	@ (800239c <main+0x694>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	3332      	adds	r3, #50	@ 0x32
 80022c4:	4a35      	ldr	r2, [pc, #212]	@ (800239c <main+0x694>)
 80022c6:	6013      	str	r3, [r2, #0]
                send_velocity_rpdo(1, vel1, false, 50000, 250000);
 80022c8:	4b35      	ldr	r3, [pc, #212]	@ (80023a0 <main+0x698>)
 80022ca:	9300      	str	r3, [sp, #0]
 80022cc:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80022d0:	2200      	movs	r2, #0
 80022d2:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 80022d6:	2001      	movs	r0, #1
 80022d8:	f7ff fa08 	bl	80016ec <send_velocity_rpdo>
                send_velocity_rpdo(2, vel2, false, 50000, 250000);
 80022dc:	4b30      	ldr	r3, [pc, #192]	@ (80023a0 <main+0x698>)
 80022de:	9300      	str	r3, [sp, #0]
 80022e0:	f24c 3350 	movw	r3, #50000	@ 0xc350
 80022e4:	2200      	movs	r2, #0
 80022e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80022ea:	2002      	movs	r0, #2
 80022ec:	f7ff f9fe 	bl	80016ec <send_velocity_rpdo>
                send_sync_frame();
 80022f0:	f7ff f9da 	bl	80016a8 <send_sync_frame>
            }
        }
        // === Gi RPDO nu vn tc thay i ===
        if (vel1 != prevVel1) {
 80022f4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80022f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d012      	beq.n	8002326 <main+0x61e>
            send_velocity_rpdo(1, vel1, true, 50000, 250000); // node 1
 8002300:	4b27      	ldr	r3, [pc, #156]	@ (80023a0 <main+0x698>)
 8002302:	9300      	str	r3, [sp, #0]
 8002304:	f24c 3350 	movw	r3, #50000	@ 0xc350
 8002308:	2201      	movs	r2, #1
 800230a:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800230e:	2001      	movs	r0, #1
 8002310:	f7ff f9ec 	bl	80016ec <send_velocity_rpdo>
            count_rpdo1++;
 8002314:	4b23      	ldr	r3, [pc, #140]	@ (80023a4 <main+0x69c>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	3301      	adds	r3, #1
 800231a:	4a22      	ldr	r2, [pc, #136]	@ (80023a4 <main+0x69c>)
 800231c:	6013      	str	r3, [r2, #0]
            prevVel1 = vel1;
 800231e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002322:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        }

        if (vel2 != prevVel2) {
 8002326:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 800232a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800232e:	429a      	cmp	r2, r3
 8002330:	d012      	beq.n	8002358 <main+0x650>
            send_velocity_rpdo(2, vel2, true, 50000, 250000); // node 2
 8002332:	4b1b      	ldr	r3, [pc, #108]	@ (80023a0 <main+0x698>)
 8002334:	9300      	str	r3, [sp, #0]
 8002336:	f24c 3350 	movw	r3, #50000	@ 0xc350
 800233a:	2201      	movs	r2, #1
 800233c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002340:	2002      	movs	r0, #2
 8002342:	f7ff f9d3 	bl	80016ec <send_velocity_rpdo>
            count_rpdo2++;
 8002346:	4b18      	ldr	r3, [pc, #96]	@ (80023a8 <main+0x6a0>)
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	3301      	adds	r3, #1
 800234c:	4a16      	ldr	r2, [pc, #88]	@ (80023a8 <main+0x6a0>)
 800234e:	6013      	str	r3, [r2, #0]
            prevVel2 = vel2;
 8002350:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002354:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
        }
        // === c tc  thc t mi 200ms ===
        if (now - lastPrint >= 100) { // c 100ms gi vn tc ln 1 ln
 8002358:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800235c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002360:	1ad3      	subs	r3, r2, r3
 8002362:	2b63      	cmp	r3, #99	@ 0x63
 8002364:	f67f ad53 	bls.w	8001e0e <main+0x106>
            lastPrint = now;
 8002368:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800236c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
          request_actual_velocity(1);
 8002370:	2001      	movs	r0, #1
 8002372:	f7ff fca5 	bl	8001cc0 <request_actual_velocity>
          request_actual_velocity(2);
 8002376:	2002      	movs	r0, #2
 8002378:	f7ff fca2 	bl	8001cc0 <request_actual_velocity>
          count_request_vel++;
 800237c:	4b0b      	ldr	r3, [pc, #44]	@ (80023ac <main+0x6a4>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	3301      	adds	r3, #1
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <main+0x6a4>)
 8002384:	6013      	str	r3, [r2, #0]
          send_vel_can(currentVel1, currentVel2);
 8002386:	4b0a      	ldr	r3, [pc, #40]	@ (80023b0 <main+0x6a8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	4a0a      	ldr	r2, [pc, #40]	@ (80023b4 <main+0x6ac>)
 800238c:	6812      	ldr	r2, [r2, #0]
 800238e:	4611      	mov	r1, r2
 8002390:	4618      	mov	r0, r3
 8002392:	f7ff fc41 	bl	8001c18 <send_vel_can>
    while (1) {
 8002396:	e53a      	b.n	8001e0e <main+0x106>
 8002398:	2000058d 	.word	0x2000058d
 800239c:	200005a8 	.word	0x200005a8
 80023a0:	0003d090 	.word	0x0003d090
 80023a4:	2000050c 	.word	0x2000050c
 80023a8:	20000510 	.word	0x20000510
 80023ac:	20000514 	.word	0x20000514
 80023b0:	20000584 	.word	0x20000584
 80023b4:	20000588 	.word	0x20000588

080023b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b094      	sub	sp, #80	@ 0x50
 80023bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80023be:	f107 0320 	add.w	r3, r7, #32
 80023c2:	2230      	movs	r2, #48	@ 0x30
 80023c4:	2100      	movs	r1, #0
 80023c6:	4618      	mov	r0, r3
 80023c8:	f008 f8a6 	bl	800a518 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80023cc:	f107 030c 	add.w	r3, r7, #12
 80023d0:	2200      	movs	r2, #0
 80023d2:	601a      	str	r2, [r3, #0]
 80023d4:	605a      	str	r2, [r3, #4]
 80023d6:	609a      	str	r2, [r3, #8]
 80023d8:	60da      	str	r2, [r3, #12]
 80023da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80023dc:	2300      	movs	r3, #0
 80023de:	60bb      	str	r3, [r7, #8]
 80023e0:	4b28      	ldr	r3, [pc, #160]	@ (8002484 <SystemClock_Config+0xcc>)
 80023e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e4:	4a27      	ldr	r2, [pc, #156]	@ (8002484 <SystemClock_Config+0xcc>)
 80023e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80023ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80023ec:	4b25      	ldr	r3, [pc, #148]	@ (8002484 <SystemClock_Config+0xcc>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023f4:	60bb      	str	r3, [r7, #8]
 80023f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80023f8:	2300      	movs	r3, #0
 80023fa:	607b      	str	r3, [r7, #4]
 80023fc:	4b22      	ldr	r3, [pc, #136]	@ (8002488 <SystemClock_Config+0xd0>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a21      	ldr	r2, [pc, #132]	@ (8002488 <SystemClock_Config+0xd0>)
 8002402:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002406:	6013      	str	r3, [r2, #0]
 8002408:	4b1f      	ldr	r3, [pc, #124]	@ (8002488 <SystemClock_Config+0xd0>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002410:	607b      	str	r3, [r7, #4]
 8002412:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002414:	2301      	movs	r3, #1
 8002416:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002418:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800241c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800241e:	2302      	movs	r3, #2
 8002420:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002422:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002426:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002428:	2304      	movs	r3, #4
 800242a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800242c:	23a8      	movs	r3, #168	@ 0xa8
 800242e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002430:	2302      	movs	r3, #2
 8002432:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002434:	2307      	movs	r3, #7
 8002436:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002438:	f107 0320 	add.w	r3, r7, #32
 800243c:	4618      	mov	r0, r3
 800243e:	f004 fc2d 	bl	8006c9c <HAL_RCC_OscConfig>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d001      	beq.n	800244c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002448:	f000 fb86 	bl	8002b58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800244c:	230f      	movs	r3, #15
 800244e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002450:	2302      	movs	r3, #2
 8002452:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002454:	2300      	movs	r3, #0
 8002456:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002458:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800245c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800245e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002462:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002464:	f107 030c 	add.w	r3, r7, #12
 8002468:	2105      	movs	r1, #5
 800246a:	4618      	mov	r0, r3
 800246c:	f004 fe8e 	bl	800718c <HAL_RCC_ClockConfig>
 8002470:	4603      	mov	r3, r0
 8002472:	2b00      	cmp	r3, #0
 8002474:	d001      	beq.n	800247a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002476:	f000 fb6f 	bl	8002b58 <Error_Handler>
  }
}
 800247a:	bf00      	nop
 800247c:	3750      	adds	r7, #80	@ 0x50
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
 8002482:	bf00      	nop
 8002484:	40023800 	.word	0x40023800
 8002488:	40007000 	.word	0x40007000

0800248c <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8002490:	4b17      	ldr	r3, [pc, #92]	@ (80024f0 <MX_CAN2_Init+0x64>)
 8002492:	4a18      	ldr	r2, [pc, #96]	@ (80024f4 <MX_CAN2_Init+0x68>)
 8002494:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 3;
 8002496:	4b16      	ldr	r3, [pc, #88]	@ (80024f0 <MX_CAN2_Init+0x64>)
 8002498:	2203      	movs	r2, #3
 800249a:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 800249c:	4b14      	ldr	r3, [pc, #80]	@ (80024f0 <MX_CAN2_Init+0x64>)
 800249e:	2200      	movs	r2, #0
 80024a0:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80024a2:	4b13      	ldr	r3, [pc, #76]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024a4:	2200      	movs	r2, #0
 80024a6:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_12TQ;
 80024a8:	4b11      	ldr	r3, [pc, #68]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024aa:	f44f 2230 	mov.w	r2, #720896	@ 0xb0000
 80024ae:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 80024b0:	4b0f      	ldr	r3, [pc, #60]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = ENABLE;
 80024b6:	4b0e      	ldr	r3, [pc, #56]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024b8:	2201      	movs	r2, #1
 80024ba:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = ENABLE;
 80024bc:	4b0c      	ldr	r3, [pc, #48]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024be:	2201      	movs	r2, #1
 80024c0:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = ENABLE;
 80024c2:	4b0b      	ldr	r3, [pc, #44]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024c4:	2201      	movs	r2, #1
 80024c6:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = ENABLE;
 80024c8:	4b09      	ldr	r3, [pc, #36]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024ca:	2201      	movs	r2, #1
 80024cc:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80024ce:	4b08      	ldr	r3, [pc, #32]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 80024d4:	4b06      	ldr	r3, [pc, #24]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024d6:	2201      	movs	r2, #1
 80024d8:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80024da:	4805      	ldr	r0, [pc, #20]	@ (80024f0 <MX_CAN2_Init+0x64>)
 80024dc:	f001 f8b0 	bl	8003640 <HAL_CAN_Init>
 80024e0:	4603      	mov	r3, r0
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <MX_CAN2_Init+0x5e>
  {
    Error_Handler();
 80024e6:	f000 fb37 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */

  /* USER CODE END CAN2_Init 2 */

}
 80024ea:	bf00      	nop
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	200001fc 	.word	0x200001fc
 80024f4:	40006800 	.word	0x40006800

080024f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80024fc:	4b12      	ldr	r3, [pc, #72]	@ (8002548 <MX_I2C1_Init+0x50>)
 80024fe:	4a13      	ldr	r2, [pc, #76]	@ (800254c <MX_I2C1_Init+0x54>)
 8002500:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002502:	4b11      	ldr	r3, [pc, #68]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002504:	4a12      	ldr	r2, [pc, #72]	@ (8002550 <MX_I2C1_Init+0x58>)
 8002506:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002508:	4b0f      	ldr	r3, [pc, #60]	@ (8002548 <MX_I2C1_Init+0x50>)
 800250a:	2200      	movs	r2, #0
 800250c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800250e:	4b0e      	ldr	r3, [pc, #56]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002510:	2200      	movs	r2, #0
 8002512:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002514:	4b0c      	ldr	r3, [pc, #48]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002516:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800251a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800251c:	4b0a      	ldr	r3, [pc, #40]	@ (8002548 <MX_I2C1_Init+0x50>)
 800251e:	2200      	movs	r2, #0
 8002520:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002522:	4b09      	ldr	r3, [pc, #36]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002524:	2200      	movs	r2, #0
 8002526:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002528:	4b07      	ldr	r3, [pc, #28]	@ (8002548 <MX_I2C1_Init+0x50>)
 800252a:	2200      	movs	r2, #0
 800252c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800252e:	4b06      	ldr	r3, [pc, #24]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002530:	2200      	movs	r2, #0
 8002532:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002534:	4804      	ldr	r0, [pc, #16]	@ (8002548 <MX_I2C1_Init+0x50>)
 8002536:	f002 fd5f 	bl	8004ff8 <HAL_I2C_Init>
 800253a:	4603      	mov	r3, r0
 800253c:	2b00      	cmp	r3, #0
 800253e:	d001      	beq.n	8002544 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002540:	f000 fb0a 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002544:	bf00      	nop
 8002546:	bd80      	pop	{r7, pc}
 8002548:	20000224 	.word	0x20000224
 800254c:	40005400 	.word	0x40005400
 8002550:	000186a0 	.word	0x000186a0

08002554 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8002558:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <MX_I2C3_Init+0x50>)
 800255a:	4a13      	ldr	r2, [pc, #76]	@ (80025a8 <MX_I2C3_Init+0x54>)
 800255c:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 800255e:	4b11      	ldr	r3, [pc, #68]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002560:	4a12      	ldr	r2, [pc, #72]	@ (80025ac <MX_I2C3_Init+0x58>)
 8002562:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002564:	4b0f      	ldr	r3, [pc, #60]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002566:	2200      	movs	r2, #0
 8002568:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800256a:	4b0e      	ldr	r3, [pc, #56]	@ (80025a4 <MX_I2C3_Init+0x50>)
 800256c:	2200      	movs	r2, #0
 800256e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002570:	4b0c      	ldr	r3, [pc, #48]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002572:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002576:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002578:	4b0a      	ldr	r3, [pc, #40]	@ (80025a4 <MX_I2C3_Init+0x50>)
 800257a:	2200      	movs	r2, #0
 800257c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800257e:	4b09      	ldr	r3, [pc, #36]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_ENABLE;
 8002584:	4b07      	ldr	r3, [pc, #28]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002586:	2240      	movs	r2, #64	@ 0x40
 8002588:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800258a:	4b06      	ldr	r3, [pc, #24]	@ (80025a4 <MX_I2C3_Init+0x50>)
 800258c:	2200      	movs	r2, #0
 800258e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002590:	4804      	ldr	r0, [pc, #16]	@ (80025a4 <MX_I2C3_Init+0x50>)
 8002592:	f002 fd31 	bl	8004ff8 <HAL_I2C_Init>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800259c:	f000 fadc 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80025a0:	bf00      	nop
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000278 	.word	0x20000278
 80025a8:	40005c00 	.word	0x40005c00
 80025ac:	000186a0 	.word	0x000186a0

080025b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80025b4:	4b17      	ldr	r3, [pc, #92]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025b6:	4a18      	ldr	r2, [pc, #96]	@ (8002618 <MX_SPI1_Init+0x68>)
 80025b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80025ba:	4b16      	ldr	r3, [pc, #88]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025bc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80025c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80025c2:	4b14      	ldr	r3, [pc, #80]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80025c8:	4b12      	ldr	r3, [pc, #72]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80025ce:	4b11      	ldr	r3, [pc, #68]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025d0:	2202      	movs	r2, #2
 80025d2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80025d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025d6:	2200      	movs	r2, #0
 80025d8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80025da:	4b0e      	ldr	r3, [pc, #56]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025e0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80025e2:	4b0c      	ldr	r3, [pc, #48]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025e4:	2238      	movs	r2, #56	@ 0x38
 80025e6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_LSB;
 80025e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025ea:	2280      	movs	r2, #128	@ 0x80
 80025ec:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80025ee:	4b09      	ldr	r3, [pc, #36]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025f0:	2200      	movs	r2, #0
 80025f2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f4:	4b07      	ldr	r3, [pc, #28]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025f6:	2200      	movs	r2, #0
 80025f8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80025fa:	4b06      	ldr	r3, [pc, #24]	@ (8002614 <MX_SPI1_Init+0x64>)
 80025fc:	220a      	movs	r2, #10
 80025fe:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002600:	4804      	ldr	r0, [pc, #16]	@ (8002614 <MX_SPI1_Init+0x64>)
 8002602:	f004 ffe3 	bl	80075cc <HAL_SPI_Init>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800260c:	f000 faa4 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002610:	bf00      	nop
 8002612:	bd80      	pop	{r7, pc}
 8002614:	2000038c 	.word	0x2000038c
 8002618:	40013000 	.word	0x40013000

0800261c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b086      	sub	sp, #24
 8002620:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002622:	f107 0308 	add.w	r3, r7, #8
 8002626:	2200      	movs	r2, #0
 8002628:	601a      	str	r2, [r3, #0]
 800262a:	605a      	str	r2, [r3, #4]
 800262c:	609a      	str	r2, [r3, #8]
 800262e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002630:	463b      	mov	r3, r7
 8002632:	2200      	movs	r2, #0
 8002634:	601a      	str	r2, [r3, #0]
 8002636:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002638:	4b1e      	ldr	r3, [pc, #120]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800263a:	4a1f      	ldr	r2, [pc, #124]	@ (80026b8 <MX_TIM1_Init+0x9c>)
 800263c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 167;
 800263e:	4b1d      	ldr	r3, [pc, #116]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002640:	22a7      	movs	r2, #167	@ 0xa7
 8002642:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002644:	4b1b      	ldr	r3, [pc, #108]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002646:	2200      	movs	r2, #0
 8002648:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800264a:	4b1a      	ldr	r3, [pc, #104]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800264c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002650:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002652:	4b18      	ldr	r3, [pc, #96]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002654:	2200      	movs	r2, #0
 8002656:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002658:	4b16      	ldr	r3, [pc, #88]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800265a:	2200      	movs	r2, #0
 800265c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800265e:	4b15      	ldr	r3, [pc, #84]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002660:	2200      	movs	r2, #0
 8002662:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002664:	4813      	ldr	r0, [pc, #76]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002666:	f005 fbdd 	bl	8007e24 <HAL_TIM_Base_Init>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002670:	f000 fa72 	bl	8002b58 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002674:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002678:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800267a:	f107 0308 	add.w	r3, r7, #8
 800267e:	4619      	mov	r1, r3
 8002680:	480c      	ldr	r0, [pc, #48]	@ (80026b4 <MX_TIM1_Init+0x98>)
 8002682:	f005 fdee 	bl	8008262 <HAL_TIM_ConfigClockSource>
 8002686:	4603      	mov	r3, r0
 8002688:	2b00      	cmp	r3, #0
 800268a:	d001      	beq.n	8002690 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800268c:	f000 fa64 	bl	8002b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002690:	2300      	movs	r3, #0
 8002692:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002694:	2300      	movs	r3, #0
 8002696:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002698:	463b      	mov	r3, r7
 800269a:	4619      	mov	r1, r3
 800269c:	4805      	ldr	r0, [pc, #20]	@ (80026b4 <MX_TIM1_Init+0x98>)
 800269e:	f006 f819 	bl	80086d4 <HAL_TIMEx_MasterConfigSynchronization>
 80026a2:	4603      	mov	r3, r0
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d001      	beq.n	80026ac <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80026a8:	f000 fa56 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80026ac:	bf00      	nop
 80026ae:	3718      	adds	r7, #24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	200003e4 	.word	0x200003e4
 80026b8:	40010000 	.word	0x40010000

080026bc <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b082      	sub	sp, #8
 80026c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c2:	463b      	mov	r3, r7
 80026c4:	2200      	movs	r2, #0
 80026c6:	601a      	str	r2, [r3, #0]
 80026c8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80026ca:	4b18      	ldr	r3, [pc, #96]	@ (800272c <MX_TIM8_Init+0x70>)
 80026cc:	4a18      	ldr	r2, [pc, #96]	@ (8002730 <MX_TIM8_Init+0x74>)
 80026ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 80026d0:	4b16      	ldr	r3, [pc, #88]	@ (800272c <MX_TIM8_Init+0x70>)
 80026d2:	2253      	movs	r2, #83	@ 0x53
 80026d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d6:	4b15      	ldr	r3, [pc, #84]	@ (800272c <MX_TIM8_Init+0x70>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 0xffff-1;
 80026dc:	4b13      	ldr	r3, [pc, #76]	@ (800272c <MX_TIM8_Init+0x70>)
 80026de:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 80026e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e4:	4b11      	ldr	r3, [pc, #68]	@ (800272c <MX_TIM8_Init+0x70>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80026ea:	4b10      	ldr	r3, [pc, #64]	@ (800272c <MX_TIM8_Init+0x70>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b0e      	ldr	r3, [pc, #56]	@ (800272c <MX_TIM8_Init+0x70>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_OnePulse_Init(&htim8, TIM_OPMODE_SINGLE) != HAL_OK)
 80026f6:	2108      	movs	r1, #8
 80026f8:	480c      	ldr	r0, [pc, #48]	@ (800272c <MX_TIM8_Init+0x70>)
 80026fa:	f005 fc72 	bl	8007fe2 <HAL_TIM_OnePulse_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <MX_TIM8_Init+0x4c>
  {
    Error_Handler();
 8002704:	f000 fa28 	bl	8002b58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002708:	2300      	movs	r3, #0
 800270a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800270c:	2300      	movs	r3, #0
 800270e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002710:	463b      	mov	r3, r7
 8002712:	4619      	mov	r1, r3
 8002714:	4805      	ldr	r0, [pc, #20]	@ (800272c <MX_TIM8_Init+0x70>)
 8002716:	f005 ffdd 	bl	80086d4 <HAL_TIMEx_MasterConfigSynchronization>
 800271a:	4603      	mov	r3, r0
 800271c:	2b00      	cmp	r3, #0
 800271e:	d001      	beq.n	8002724 <MX_TIM8_Init+0x68>
  {
    Error_Handler();
 8002720:	f000 fa1a 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002724:	bf00      	nop
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	2000042c 	.word	0x2000042c
 8002730:	40010400 	.word	0x40010400

08002734 <MX_TIM14_Init>:
  * @brief TIM14 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM14_Init(void)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	af00      	add	r7, sp, #0
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8002738:	4b0e      	ldr	r3, [pc, #56]	@ (8002774 <MX_TIM14_Init+0x40>)
 800273a:	4a0f      	ldr	r2, [pc, #60]	@ (8002778 <MX_TIM14_Init+0x44>)
 800273c:	601a      	str	r2, [r3, #0]
  htim14.Init.Prescaler = 83;
 800273e:	4b0d      	ldr	r3, [pc, #52]	@ (8002774 <MX_TIM14_Init+0x40>)
 8002740:	2253      	movs	r2, #83	@ 0x53
 8002742:	605a      	str	r2, [r3, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002744:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <MX_TIM14_Init+0x40>)
 8002746:	2200      	movs	r2, #0
 8002748:	609a      	str	r2, [r3, #8]
  htim14.Init.Period = 1000;
 800274a:	4b0a      	ldr	r3, [pc, #40]	@ (8002774 <MX_TIM14_Init+0x40>)
 800274c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002750:	60da      	str	r2, [r3, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002752:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <MX_TIM14_Init+0x40>)
 8002754:	2200      	movs	r2, #0
 8002756:	611a      	str	r2, [r3, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <MX_TIM14_Init+0x40>)
 800275a:	2200      	movs	r2, #0
 800275c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 800275e:	4805      	ldr	r0, [pc, #20]	@ (8002774 <MX_TIM14_Init+0x40>)
 8002760:	f005 fb60 	bl	8007e24 <HAL_TIM_Base_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_TIM14_Init+0x3a>
  {
    Error_Handler();
 800276a:	f000 f9f5 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000474 	.word	0x20000474
 8002778:	40002000 	.word	0x40002000

0800277c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002780:	4b16      	ldr	r3, [pc, #88]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 8002782:	4a17      	ldr	r2, [pc, #92]	@ (80027e0 <MX_USART2_UART_Init+0x64>)
 8002784:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002786:	4b15      	ldr	r3, [pc, #84]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 8002788:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800278c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800278e:	4b13      	ldr	r3, [pc, #76]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 8002790:	2200      	movs	r2, #0
 8002792:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002794:	4b11      	ldr	r3, [pc, #68]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 8002796:	2200      	movs	r2, #0
 8002798:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800279a:	4b10      	ldr	r3, [pc, #64]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 800279c:	2200      	movs	r2, #0
 800279e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80027a0:	4b0e      	ldr	r3, [pc, #56]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 80027a2:	220c      	movs	r2, #12
 80027a4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80027ac:	4b0b      	ldr	r3, [pc, #44]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80027b2:	480a      	ldr	r0, [pc, #40]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 80027b4:	f006 f81e 	bl	80087f4 <HAL_UART_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80027be:	f000 f9cb 	bl	8002b58 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)&uart_rx_buf[uart_rx_index], 1);
 80027c2:	4b08      	ldr	r3, [pc, #32]	@ (80027e4 <MX_USART2_UART_Init+0x68>)
 80027c4:	781b      	ldrb	r3, [r3, #0]
 80027c6:	b2db      	uxtb	r3, r3
 80027c8:	461a      	mov	r2, r3
 80027ca:	4b07      	ldr	r3, [pc, #28]	@ (80027e8 <MX_USART2_UART_Init+0x6c>)
 80027cc:	4413      	add	r3, r2
 80027ce:	2201      	movs	r2, #1
 80027d0:	4619      	mov	r1, r3
 80027d2:	4802      	ldr	r0, [pc, #8]	@ (80027dc <MX_USART2_UART_Init+0x60>)
 80027d4:	f006 f8e9 	bl	80089aa <HAL_UART_Receive_IT>
  /* USER CODE END USART2_Init 2 */

}
 80027d8:	bf00      	nop
 80027da:	bd80      	pop	{r7, pc}
 80027dc:	200004bc 	.word	0x200004bc
 80027e0:	40004400 	.word	0x40004400
 80027e4:	20000574 	.word	0x20000574
 80027e8:	20000534 	.word	0x20000534

080027ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b082      	sub	sp, #8
 80027f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80027f2:	2300      	movs	r3, #0
 80027f4:	607b      	str	r3, [r7, #4]
 80027f6:	4b10      	ldr	r3, [pc, #64]	@ (8002838 <MX_DMA_Init+0x4c>)
 80027f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027fa:	4a0f      	ldr	r2, [pc, #60]	@ (8002838 <MX_DMA_Init+0x4c>)
 80027fc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002800:	6313      	str	r3, [r2, #48]	@ 0x30
 8002802:	4b0d      	ldr	r3, [pc, #52]	@ (8002838 <MX_DMA_Init+0x4c>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002806:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800280a:	607b      	str	r3, [r7, #4]
 800280c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	200d      	movs	r0, #13
 8002814:	f001 fe55 	bl	80044c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002818:	200d      	movs	r0, #13
 800281a:	f001 fe6e 	bl	80044fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800281e:	2200      	movs	r2, #0
 8002820:	2100      	movs	r1, #0
 8002822:	200f      	movs	r0, #15
 8002824:	f001 fe4d 	bl	80044c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8002828:	200f      	movs	r0, #15
 800282a:	f001 fe66 	bl	80044fa <HAL_NVIC_EnableIRQ>

}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40023800 	.word	0x40023800

0800283c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b08c      	sub	sp, #48	@ 0x30
 8002840:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002842:	f107 031c 	add.w	r3, r7, #28
 8002846:	2200      	movs	r2, #0
 8002848:	601a      	str	r2, [r3, #0]
 800284a:	605a      	str	r2, [r3, #4]
 800284c:	609a      	str	r2, [r3, #8]
 800284e:	60da      	str	r2, [r3, #12]
 8002850:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002852:	2300      	movs	r3, #0
 8002854:	61bb      	str	r3, [r7, #24]
 8002856:	4bb7      	ldr	r3, [pc, #732]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800285a:	4ab6      	ldr	r2, [pc, #728]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 800285c:	f043 0310 	orr.w	r3, r3, #16
 8002860:	6313      	str	r3, [r2, #48]	@ 0x30
 8002862:	4bb4      	ldr	r3, [pc, #720]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	f003 0310 	and.w	r3, r3, #16
 800286a:	61bb      	str	r3, [r7, #24]
 800286c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800286e:	2300      	movs	r3, #0
 8002870:	617b      	str	r3, [r7, #20]
 8002872:	4bb0      	ldr	r3, [pc, #704]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002876:	4aaf      	ldr	r2, [pc, #700]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002878:	f043 0304 	orr.w	r3, r3, #4
 800287c:	6313      	str	r3, [r2, #48]	@ 0x30
 800287e:	4bad      	ldr	r3, [pc, #692]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002882:	f003 0304 	and.w	r3, r3, #4
 8002886:	617b      	str	r3, [r7, #20]
 8002888:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800288a:	2300      	movs	r3, #0
 800288c:	613b      	str	r3, [r7, #16]
 800288e:	4ba9      	ldr	r3, [pc, #676]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002892:	4aa8      	ldr	r2, [pc, #672]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 8002894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002898:	6313      	str	r3, [r2, #48]	@ 0x30
 800289a:	4ba6      	ldr	r3, [pc, #664]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 800289c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	4ba2      	ldr	r3, [pc, #648]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ae:	4aa1      	ldr	r2, [pc, #644]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028b0:	f043 0301 	orr.w	r3, r3, #1
 80028b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80028b6:	4b9f      	ldr	r3, [pc, #636]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ba:	f003 0301 	and.w	r3, r3, #1
 80028be:	60fb      	str	r3, [r7, #12]
 80028c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80028c2:	2300      	movs	r3, #0
 80028c4:	60bb      	str	r3, [r7, #8]
 80028c6:	4b9b      	ldr	r3, [pc, #620]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028ca:	4a9a      	ldr	r2, [pc, #616]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028cc:	f043 0302 	orr.w	r3, r3, #2
 80028d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80028d2:	4b98      	ldr	r3, [pc, #608]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	60bb      	str	r3, [r7, #8]
 80028dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028de:	2300      	movs	r3, #0
 80028e0:	607b      	str	r3, [r7, #4]
 80028e2:	4b94      	ldr	r3, [pc, #592]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	4a93      	ldr	r2, [pc, #588]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028e8:	f043 0308 	orr.w	r3, r3, #8
 80028ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ee:	4b91      	ldr	r3, [pc, #580]	@ (8002b34 <MX_GPIO_Init+0x2f8>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f003 0308 	and.w	r3, r3, #8
 80028f6:	607b      	str	r3, [r7, #4]
 80028f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|GPIO_PIN_7, GPIO_PIN_RESET);
 80028fa:	2200      	movs	r2, #0
 80028fc:	2188      	movs	r1, #136	@ 0x88
 80028fe:	488e      	ldr	r0, [pc, #568]	@ (8002b38 <MX_GPIO_Init+0x2fc>)
 8002900:	f002 fb3c 	bl	8004f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002904:	2201      	movs	r2, #1
 8002906:	2101      	movs	r1, #1
 8002908:	488c      	ldr	r0, [pc, #560]	@ (8002b3c <MX_GPIO_Init+0x300>)
 800290a:	f002 fb37 	bl	8004f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800290e:	2201      	movs	r2, #1
 8002910:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002914:	488a      	ldr	r0, [pc, #552]	@ (8002b40 <MX_GPIO_Init+0x304>)
 8002916:	f002 fb31 	bl	8004f7c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800291a:	2200      	movs	r2, #0
 800291c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8002920:	4888      	ldr	r0, [pc, #544]	@ (8002b44 <MX_GPIO_Init+0x308>)
 8002922:	f002 fb2b 	bl	8004f7c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8002926:	2308      	movs	r3, #8
 8002928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800292a:	2301      	movs	r3, #1
 800292c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002932:	2300      	movs	r3, #0
 8002934:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8002936:	f107 031c 	add.w	r3, r7, #28
 800293a:	4619      	mov	r1, r3
 800293c:	487e      	ldr	r0, [pc, #504]	@ (8002b38 <MX_GPIO_Init+0x2fc>)
 800293e:	f002 f981 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8002942:	2301      	movs	r3, #1
 8002944:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002946:	2301      	movs	r3, #1
 8002948:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002952:	f107 031c 	add.w	r3, r7, #28
 8002956:	4619      	mov	r1, r3
 8002958:	4878      	ldr	r0, [pc, #480]	@ (8002b3c <MX_GPIO_Init+0x300>)
 800295a:	f002 f973 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800295e:	2308      	movs	r3, #8
 8002960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002966:	2300      	movs	r3, #0
 8002968:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296a:	2300      	movs	r3, #0
 800296c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800296e:	2305      	movs	r3, #5
 8002970:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8002972:	f107 031c 	add.w	r3, r7, #28
 8002976:	4619      	mov	r1, r3
 8002978:	4870      	ldr	r0, [pc, #448]	@ (8002b3c <MX_GPIO_Init+0x300>)
 800297a:	f002 f963 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800297e:	2301      	movs	r3, #1
 8002980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002982:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002988:	2301      	movs	r3, #1
 800298a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	4619      	mov	r1, r3
 8002992:	486d      	ldr	r0, [pc, #436]	@ (8002b48 <MX_GPIO_Init+0x30c>)
 8002994:	f002 f956 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8002998:	2310      	movs	r3, #16
 800299a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299c:	2302      	movs	r3, #2
 800299e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a0:	2300      	movs	r3, #0
 80029a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a4:	2300      	movs	r3, #0
 80029a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80029a8:	2306      	movs	r3, #6
 80029aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80029ac:	f107 031c 	add.w	r3, r7, #28
 80029b0:	4619      	mov	r1, r3
 80029b2:	4865      	ldr	r0, [pc, #404]	@ (8002b48 <MX_GPIO_Init+0x30c>)
 80029b4:	f002 f946 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029b8:	2304      	movs	r3, #4
 80029ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029c0:	2300      	movs	r3, #0
 80029c2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029c4:	f107 031c 	add.w	r3, r7, #28
 80029c8:	4619      	mov	r1, r3
 80029ca:	485d      	ldr	r0, [pc, #372]	@ (8002b40 <MX_GPIO_Init+0x304>)
 80029cc:	f002 f93a 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80029d0:	2380      	movs	r3, #128	@ 0x80
 80029d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029d4:	2301      	movs	r3, #1
 80029d6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029d8:	2302      	movs	r3, #2
 80029da:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029dc:	2300      	movs	r3, #0
 80029de:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80029e0:	f107 031c 	add.w	r3, r7, #28
 80029e4:	4619      	mov	r1, r3
 80029e6:	4854      	ldr	r0, [pc, #336]	@ (8002b38 <MX_GPIO_Init+0x2fc>)
 80029e8:	f002 f92c 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80029ec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029fa:	2300      	movs	r3, #0
 80029fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80029fe:	2305      	movs	r3, #5
 8002a00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8002a02:	f107 031c 	add.w	r3, r7, #28
 8002a06:	4619      	mov	r1, r3
 8002a08:	484d      	ldr	r0, [pc, #308]	@ (8002b40 <MX_GPIO_Init+0x304>)
 8002a0a:	f002 f91b 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8002a0e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a14:	2301      	movs	r3, #1
 8002a16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8002a20:	f107 031c 	add.w	r3, r7, #28
 8002a24:	4619      	mov	r1, r3
 8002a26:	4846      	ldr	r0, [pc, #280]	@ (8002b40 <MX_GPIO_Init+0x304>)
 8002a28:	f002 f90c 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002a2c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8002a30:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a32:	2301      	movs	r3, #1
 8002a34:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a36:	2300      	movs	r3, #0
 8002a38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002a3e:	f107 031c 	add.w	r3, r7, #28
 8002a42:	4619      	mov	r1, r3
 8002a44:	483f      	ldr	r0, [pc, #252]	@ (8002b44 <MX_GPIO_Init+0x308>)
 8002a46:	f002 f8fd 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8002a4a:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002a4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a50:	2302      	movs	r3, #2
 8002a52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a54:	2300      	movs	r3, #0
 8002a56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8002a5c:	2306      	movs	r3, #6
 8002a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a60:	f107 031c 	add.w	r3, r7, #28
 8002a64:	4619      	mov	r1, r3
 8002a66:	4835      	ldr	r0, [pc, #212]	@ (8002b3c <MX_GPIO_Init+0x300>)
 8002a68:	f002 f8ec 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8002a6c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002a70:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a72:	2300      	movs	r3, #0
 8002a74:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a76:	2300      	movs	r3, #0
 8002a78:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002a7a:	f107 031c 	add.w	r3, r7, #28
 8002a7e:	4619      	mov	r1, r3
 8002a80:	4831      	ldr	r0, [pc, #196]	@ (8002b48 <MX_GPIO_Init+0x30c>)
 8002a82:	f002 f8df 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8002a86:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002a8a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a8c:	2302      	movs	r3, #2
 8002a8e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a90:	2300      	movs	r3, #0
 8002a92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a94:	2300      	movs	r3, #0
 8002a96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002a98:	230a      	movs	r3, #10
 8002a9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9c:	f107 031c 	add.w	r3, r7, #28
 8002aa0:	4619      	mov	r1, r3
 8002aa2:	4829      	ldr	r0, [pc, #164]	@ (8002b48 <MX_GPIO_Init+0x30c>)
 8002aa4:	f002 f8ce 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002aa8:	2301      	movs	r3, #1
 8002aaa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aac:	2302      	movs	r3, #2
 8002aae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ab8:	2309      	movs	r3, #9
 8002aba:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002abc:	f107 031c 	add.w	r3, r7, #28
 8002ac0:	4619      	mov	r1, r3
 8002ac2:	4820      	ldr	r0, [pc, #128]	@ (8002b44 <MX_GPIO_Init+0x308>)
 8002ac4:	f002 f8be 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002ac8:	2320      	movs	r3, #32
 8002aca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002acc:	2300      	movs	r3, #0
 8002ace:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002ad4:	f107 031c 	add.w	r3, r7, #28
 8002ad8:	4619      	mov	r1, r3
 8002ada:	481a      	ldr	r0, [pc, #104]	@ (8002b44 <MX_GPIO_Init+0x308>)
 8002adc:	f002 f8b2 	bl	8004c44 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002ae4:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002ae8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aea:	2300      	movs	r3, #0
 8002aec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002aee:	f107 031c 	add.w	r3, r7, #28
 8002af2:	4619      	mov	r1, r3
 8002af4:	4810      	ldr	r0, [pc, #64]	@ (8002b38 <MX_GPIO_Init+0x2fc>)
 8002af6:	f002 f8a5 	bl	8004c44 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002afa:	2200      	movs	r2, #0
 8002afc:	2100      	movs	r1, #0
 8002afe:	2006      	movs	r0, #6
 8002b00:	f001 fcdf 	bl	80044c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002b04:	2006      	movs	r0, #6
 8002b06:	f001 fcf8 	bl	80044fa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* Bt ngt EXTI cho PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING; // hoc RISING, ty vo mch
 8002b0e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b14:	2300      	movs	r3, #0
 8002b16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b18:	f107 031c 	add.w	r3, r7, #28
 8002b1c:	4619      	mov	r1, r3
 8002b1e:	480a      	ldr	r0, [pc, #40]	@ (8002b48 <MX_GPIO_Init+0x30c>)
 8002b20:	f002 f890 	bl	8004c44 <HAL_GPIO_Init>

  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002b24:	2200      	movs	r2, #0
 8002b26:	2100      	movs	r1, #0
 8002b28:	2006      	movs	r0, #6
 8002b2a:	f001 fcca 	bl	80044c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002b2e:	2006      	movs	r0, #6
 8002b30:	e00c      	b.n	8002b4c <MX_GPIO_Init+0x310>
 8002b32:	bf00      	nop
 8002b34:	40023800 	.word	0x40023800
 8002b38:	40021000 	.word	0x40021000
 8002b3c:	40020800 	.word	0x40020800
 8002b40:	40020400 	.word	0x40020400
 8002b44:	40020c00 	.word	0x40020c00
 8002b48:	40020000 	.word	0x40020000
 8002b4c:	f001 fcd5 	bl	80044fa <HAL_NVIC_EnableIRQ>

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002b50:	bf00      	nop
 8002b52:	3730      	adds	r7, #48	@ 0x30
 8002b54:	46bd      	mov	sp, r7
 8002b56:	bd80      	pop	{r7, pc}

08002b58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b5c:	b672      	cpsid	i
}
 8002b5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002b60:	bf00      	nop
 8002b62:	e7fd      	b.n	8002b60 <Error_Handler+0x8>

08002b64 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	607b      	str	r3, [r7, #4]
 8002b6e:	4b10      	ldr	r3, [pc, #64]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b72:	4a0f      	ldr	r2, [pc, #60]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b78:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b7e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b82:	607b      	str	r3, [r7, #4]
 8002b84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	603b      	str	r3, [r7, #0]
 8002b8a:	4b09      	ldr	r3, [pc, #36]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8e:	4a08      	ldr	r2, [pc, #32]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b94:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b96:	4b06      	ldr	r3, [pc, #24]	@ (8002bb0 <HAL_MspInit+0x4c>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002ba2:	2007      	movs	r0, #7
 8002ba4:	f001 fc82 	bl	80044ac <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002ba8:	bf00      	nop
 8002baa:	3708      	adds	r7, #8
 8002bac:	46bd      	mov	sp, r7
 8002bae:	bd80      	pop	{r7, pc}
 8002bb0:	40023800 	.word	0x40023800

08002bb4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b08a      	sub	sp, #40	@ 0x28
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bbc:	f107 0314 	add.w	r3, r7, #20
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]
 8002bc4:	605a      	str	r2, [r3, #4]
 8002bc6:	609a      	str	r2, [r3, #8]
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN2)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a38      	ldr	r2, [pc, #224]	@ (8002cb4 <HAL_CAN_MspInit+0x100>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d16a      	bne.n	8002cac <HAL_CAN_MspInit+0xf8>
  {
    /* USER CODE BEGIN CAN2_MspInit 0 */

    /* USER CODE END CAN2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN2_CLK_ENABLE();
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	613b      	str	r3, [r7, #16]
 8002bda:	4b37      	ldr	r3, [pc, #220]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002bdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bde:	4a36      	ldr	r2, [pc, #216]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002be0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002be4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002be6:	4b34      	ldr	r3, [pc, #208]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bea:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002bee:	613b      	str	r3, [r7, #16]
 8002bf0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	4b30      	ldr	r3, [pc, #192]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	4a2f      	ldr	r2, [pc, #188]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002bfc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002c00:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c02:	4b2d      	ldr	r3, [pc, #180]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c0a:	60fb      	str	r3, [r7, #12]
 8002c0c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	4b29      	ldr	r3, [pc, #164]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c16:	4a28      	ldr	r2, [pc, #160]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002c18:	f043 0302 	orr.w	r3, r3, #2
 8002c1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c1e:	4b26      	ldr	r3, [pc, #152]	@ (8002cb8 <HAL_CAN_MspInit+0x104>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	68bb      	ldr	r3, [r7, #8]
    /**CAN2 GPIO Configuration
    PB13     ------> CAN2_TX
    PB5     ------> CAN2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8002c2a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c2e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c30:	2302      	movs	r3, #2
 8002c32:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c34:	2300      	movs	r3, #0
 8002c36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002c3c:	2309      	movs	r3, #9
 8002c3e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c40:	f107 0314 	add.w	r3, r7, #20
 8002c44:	4619      	mov	r1, r3
 8002c46:	481d      	ldr	r0, [pc, #116]	@ (8002cbc <HAL_CAN_MspInit+0x108>)
 8002c48:	f001 fffc 	bl	8004c44 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002c4c:	2320      	movs	r3, #32
 8002c4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c50:	2302      	movs	r3, #2
 8002c52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c54:	2301      	movs	r3, #1
 8002c56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8002c5c:	2309      	movs	r3, #9
 8002c5e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002c60:	f107 0314 	add.w	r3, r7, #20
 8002c64:	4619      	mov	r1, r3
 8002c66:	4815      	ldr	r0, [pc, #84]	@ (8002cbc <HAL_CAN_MspInit+0x108>)
 8002c68:	f001 ffec 	bl	8004c44 <HAL_GPIO_Init>

    /* CAN2 interrupt Init */
    HAL_NVIC_SetPriority(CAN2_TX_IRQn, 0, 0);
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	2100      	movs	r1, #0
 8002c70:	203f      	movs	r0, #63	@ 0x3f
 8002c72:	f001 fc26 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_TX_IRQn);
 8002c76:	203f      	movs	r0, #63	@ 0x3f
 8002c78:	f001 fc3f 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2100      	movs	r1, #0
 8002c80:	2040      	movs	r0, #64	@ 0x40
 8002c82:	f001 fc1e 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8002c86:	2040      	movs	r0, #64	@ 0x40
 8002c88:	f001 fc37 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	2100      	movs	r1, #0
 8002c90:	2041      	movs	r0, #65	@ 0x41
 8002c92:	f001 fc16 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 8002c96:	2041      	movs	r0, #65	@ 0x41
 8002c98:	f001 fc2f 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_SCE_IRQn, 0, 0);
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	2100      	movs	r1, #0
 8002ca0:	2042      	movs	r0, #66	@ 0x42
 8002ca2:	f001 fc0e 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_SCE_IRQn);
 8002ca6:	2042      	movs	r0, #66	@ 0x42
 8002ca8:	f001 fc27 	bl	80044fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN2_MspInit 1 */

  }

}
 8002cac:	bf00      	nop
 8002cae:	3728      	adds	r7, #40	@ 0x28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bd80      	pop	{r7, pc}
 8002cb4:	40006800 	.word	0x40006800
 8002cb8:	40023800 	.word	0x40023800
 8002cbc:	40020400 	.word	0x40020400

08002cc0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b08c      	sub	sp, #48	@ 0x30
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cc8:	f107 031c 	add.w	r3, r7, #28
 8002ccc:	2200      	movs	r2, #0
 8002cce:	601a      	str	r2, [r3, #0]
 8002cd0:	605a      	str	r2, [r3, #4]
 8002cd2:	609a      	str	r2, [r3, #8]
 8002cd4:	60da      	str	r2, [r3, #12]
 8002cd6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a79      	ldr	r2, [pc, #484]	@ (8002ec4 <HAL_I2C_MspInit+0x204>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d12d      	bne.n	8002d3e <HAL_I2C_MspInit+0x7e>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ce2:	2300      	movs	r3, #0
 8002ce4:	61bb      	str	r3, [r7, #24]
 8002ce6:	4b78      	ldr	r3, [pc, #480]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cea:	4a77      	ldr	r2, [pc, #476]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002cec:	f043 0302 	orr.w	r3, r3, #2
 8002cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cf2:	4b75      	ldr	r3, [pc, #468]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cf6:	f003 0302 	and.w	r3, r3, #2
 8002cfa:	61bb      	str	r3, [r7, #24]
 8002cfc:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8002cfe:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002d02:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d04:	2312      	movs	r3, #18
 8002d06:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002d08:	2301      	movs	r3, #1
 8002d0a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d0c:	2300      	movs	r3, #0
 8002d0e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002d10:	2304      	movs	r3, #4
 8002d12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d14:	f107 031c 	add.w	r3, r7, #28
 8002d18:	4619      	mov	r1, r3
 8002d1a:	486c      	ldr	r0, [pc, #432]	@ (8002ecc <HAL_I2C_MspInit+0x20c>)
 8002d1c:	f001 ff92 	bl	8004c44 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002d20:	2300      	movs	r3, #0
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	4b68      	ldr	r3, [pc, #416]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d28:	4a67      	ldr	r2, [pc, #412]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d2a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002d2e:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d30:	4b65      	ldr	r3, [pc, #404]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d34:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d38:	617b      	str	r3, [r7, #20]
 8002d3a:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002d3c:	e0bd      	b.n	8002eba <HAL_I2C_MspInit+0x1fa>
  else if(hi2c->Instance==I2C3)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a63      	ldr	r2, [pc, #396]	@ (8002ed0 <HAL_I2C_MspInit+0x210>)
 8002d44:	4293      	cmp	r3, r2
 8002d46:	f040 80b8 	bne.w	8002eba <HAL_I2C_MspInit+0x1fa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	613b      	str	r3, [r7, #16]
 8002d4e:	4b5e      	ldr	r3, [pc, #376]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d52:	4a5d      	ldr	r2, [pc, #372]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d54:	f043 0304 	orr.w	r3, r3, #4
 8002d58:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5e:	f003 0304 	and.w	r3, r3, #4
 8002d62:	613b      	str	r3, [r7, #16]
 8002d64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d66:	2300      	movs	r3, #0
 8002d68:	60fb      	str	r3, [r7, #12]
 8002d6a:	4b57      	ldr	r3, [pc, #348]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6e:	4a56      	ldr	r2, [pc, #344]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d70:	f043 0301 	orr.w	r3, r3, #1
 8002d74:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d76:	4b54      	ldr	r3, [pc, #336]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	60fb      	str	r3, [r7, #12]
 8002d80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002d82:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002d88:	2312      	movs	r3, #18
 8002d8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d90:	2303      	movs	r3, #3
 8002d92:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002d94:	2304      	movs	r3, #4
 8002d96:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002d98:	f107 031c 	add.w	r3, r7, #28
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	484d      	ldr	r0, [pc, #308]	@ (8002ed4 <HAL_I2C_MspInit+0x214>)
 8002da0:	f001 ff50 	bl	8004c44 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002da4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002daa:	2312      	movs	r3, #18
 8002dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dae:	2300      	movs	r3, #0
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002db2:	2303      	movs	r3, #3
 8002db4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002db6:	2304      	movs	r3, #4
 8002db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dba:	f107 031c 	add.w	r3, r7, #28
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	4845      	ldr	r0, [pc, #276]	@ (8002ed8 <HAL_I2C_MspInit+0x218>)
 8002dc2:	f001 ff3f 	bl	8004c44 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60bb      	str	r3, [r7, #8]
 8002dca:	4b3f      	ldr	r3, [pc, #252]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002dcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dce:	4a3e      	ldr	r2, [pc, #248]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002dd0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002dd4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002dd6:	4b3c      	ldr	r3, [pc, #240]	@ (8002ec8 <HAL_I2C_MspInit+0x208>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002dde:	60bb      	str	r3, [r7, #8]
 8002de0:	68bb      	ldr	r3, [r7, #8]
    hdma_i2c3_rx.Instance = DMA1_Stream2;
 8002de2:	4b3e      	ldr	r3, [pc, #248]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002de4:	4a3e      	ldr	r2, [pc, #248]	@ (8002ee0 <HAL_I2C_MspInit+0x220>)
 8002de6:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Channel = DMA_CHANNEL_3;
 8002de8:	4b3c      	ldr	r3, [pc, #240]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002dea:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002dee:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002df0:	4b3a      	ldr	r3, [pc, #232]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002df2:	2200      	movs	r2, #0
 8002df4:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002df6:	4b39      	ldr	r3, [pc, #228]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002df8:	2200      	movs	r2, #0
 8002dfa:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dfc:	4b37      	ldr	r3, [pc, #220]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002dfe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e02:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e04:	4b35      	ldr	r3, [pc, #212]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e06:	2200      	movs	r2, #0
 8002e08:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e0a:	4b34      	ldr	r3, [pc, #208]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e0c:	2200      	movs	r2, #0
 8002e0e:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 8002e10:	4b32      	ldr	r3, [pc, #200]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e12:	2200      	movs	r2, #0
 8002e14:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e16:	4b31      	ldr	r3, [pc, #196]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e18:	2200      	movs	r2, #0
 8002e1a:	621a      	str	r2, [r3, #32]
    hdma_i2c3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e1c:	4b2f      	ldr	r3, [pc, #188]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e1e:	2200      	movs	r2, #0
 8002e20:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 8002e22:	482e      	ldr	r0, [pc, #184]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e24:	f001 fb84 	bl	8004530 <HAL_DMA_Init>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d001      	beq.n	8002e32 <HAL_I2C_MspInit+0x172>
      Error_Handler();
 8002e2e:	f7ff fe93 	bl	8002b58 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a29      	ldr	r2, [pc, #164]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e36:	639a      	str	r2, [r3, #56]	@ 0x38
 8002e38:	4a28      	ldr	r2, [pc, #160]	@ (8002edc <HAL_I2C_MspInit+0x21c>)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_i2c3_tx.Instance = DMA1_Stream4;
 8002e3e:	4b29      	ldr	r3, [pc, #164]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e40:	4a29      	ldr	r2, [pc, #164]	@ (8002ee8 <HAL_I2C_MspInit+0x228>)
 8002e42:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Channel = DMA_CHANNEL_3;
 8002e44:	4b27      	ldr	r3, [pc, #156]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e46:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002e4a:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002e4c:	4b25      	ldr	r3, [pc, #148]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e4e:	2240      	movs	r2, #64	@ 0x40
 8002e50:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e52:	4b24      	ldr	r3, [pc, #144]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e54:	2200      	movs	r2, #0
 8002e56:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002e58:	4b22      	ldr	r3, [pc, #136]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e5a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e5e:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e60:	4b20      	ldr	r3, [pc, #128]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e66:	4b1f      	ldr	r3, [pc, #124]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e68:	2200      	movs	r2, #0
 8002e6a:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e6e:	2200      	movs	r2, #0
 8002e70:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002e72:	4b1c      	ldr	r3, [pc, #112]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	621a      	str	r2, [r3, #32]
    hdma_i2c3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e78:	4b1a      	ldr	r3, [pc, #104]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8002e7e:	4819      	ldr	r0, [pc, #100]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e80:	f001 fb56 	bl	8004530 <HAL_DMA_Init>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d001      	beq.n	8002e8e <HAL_I2C_MspInit+0x1ce>
      Error_Handler();
 8002e8a:	f7ff fe65 	bl	8002b58 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	4a14      	ldr	r2, [pc, #80]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e92:	635a      	str	r2, [r3, #52]	@ 0x34
 8002e94:	4a13      	ldr	r2, [pc, #76]	@ (8002ee4 <HAL_I2C_MspInit+0x224>)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	2100      	movs	r1, #0
 8002e9e:	2048      	movs	r0, #72	@ 0x48
 8002ea0:	f001 fb0f 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8002ea4:	2048      	movs	r0, #72	@ 0x48
 8002ea6:	f001 fb28 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2100      	movs	r1, #0
 8002eae:	2049      	movs	r0, #73	@ 0x49
 8002eb0:	f001 fb07 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8002eb4:	2049      	movs	r0, #73	@ 0x49
 8002eb6:	f001 fb20 	bl	80044fa <HAL_NVIC_EnableIRQ>
}
 8002eba:	bf00      	nop
 8002ebc:	3730      	adds	r7, #48	@ 0x30
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	40005400 	.word	0x40005400
 8002ec8:	40023800 	.word	0x40023800
 8002ecc:	40020400 	.word	0x40020400
 8002ed0:	40005c00 	.word	0x40005c00
 8002ed4:	40020800 	.word	0x40020800
 8002ed8:	40020000 	.word	0x40020000
 8002edc:	200002cc 	.word	0x200002cc
 8002ee0:	40026040 	.word	0x40026040
 8002ee4:	2000032c 	.word	0x2000032c
 8002ee8:	40026070 	.word	0x40026070

08002eec <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b08a      	sub	sp, #40	@ 0x28
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef4:	f107 0314 	add.w	r3, r7, #20
 8002ef8:	2200      	movs	r2, #0
 8002efa:	601a      	str	r2, [r3, #0]
 8002efc:	605a      	str	r2, [r3, #4]
 8002efe:	609a      	str	r2, [r3, #8]
 8002f00:	60da      	str	r2, [r3, #12]
 8002f02:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	4a1d      	ldr	r2, [pc, #116]	@ (8002f80 <HAL_SPI_MspInit+0x94>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d133      	bne.n	8002f76 <HAL_SPI_MspInit+0x8a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002f0e:	2300      	movs	r3, #0
 8002f10:	613b      	str	r3, [r7, #16]
 8002f12:	4b1c      	ldr	r3, [pc, #112]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f16:	4a1b      	ldr	r2, [pc, #108]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f18:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002f1c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f1e:	4b19      	ldr	r3, [pc, #100]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f22:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f26:	613b      	str	r3, [r7, #16]
 8002f28:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	60fb      	str	r3, [r7, #12]
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f32:	4a14      	ldr	r2, [pc, #80]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f34:	f043 0301 	orr.w	r3, r3, #1
 8002f38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002f3a:	4b12      	ldr	r3, [pc, #72]	@ (8002f84 <HAL_SPI_MspInit+0x98>)
 8002f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	60fb      	str	r3, [r7, #12]
 8002f44:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002f46:	23e0      	movs	r3, #224	@ 0xe0
 8002f48:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f4a:	2302      	movs	r3, #2
 8002f4c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f4e:	2300      	movs	r3, #0
 8002f50:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f52:	2303      	movs	r3, #3
 8002f54:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002f56:	2305      	movs	r3, #5
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f5a:	f107 0314 	add.w	r3, r7, #20
 8002f5e:	4619      	mov	r1, r3
 8002f60:	4809      	ldr	r0, [pc, #36]	@ (8002f88 <HAL_SPI_MspInit+0x9c>)
 8002f62:	f001 fe6f 	bl	8004c44 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8002f66:	2200      	movs	r2, #0
 8002f68:	2100      	movs	r1, #0
 8002f6a:	2023      	movs	r0, #35	@ 0x23
 8002f6c:	f001 faa9 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002f70:	2023      	movs	r0, #35	@ 0x23
 8002f72:	f001 fac2 	bl	80044fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002f76:	bf00      	nop
 8002f78:	3728      	adds	r7, #40	@ 0x28
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bd80      	pop	{r7, pc}
 8002f7e:	bf00      	nop
 8002f80:	40013000 	.word	0x40013000
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40020000 	.word	0x40020000

08002f8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a24      	ldr	r2, [pc, #144]	@ (800302c <HAL_TIM_Base_MspInit+0xa0>)
 8002f9a:	4293      	cmp	r3, r2
 8002f9c:	d12e      	bne.n	8002ffc <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f9e:	2300      	movs	r3, #0
 8002fa0:	60fb      	str	r3, [r7, #12]
 8002fa2:	4b23      	ldr	r3, [pc, #140]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fa6:	4a22      	ldr	r2, [pc, #136]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 8002fa8:	f043 0301 	orr.w	r3, r3, #1
 8002fac:	6453      	str	r3, [r2, #68]	@ 0x44
 8002fae:	4b20      	ldr	r3, [pc, #128]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 8002fb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fb2:	f003 0301 	and.w	r3, r3, #1
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8002fba:	2200      	movs	r2, #0
 8002fbc:	2100      	movs	r1, #0
 8002fbe:	2018      	movs	r0, #24
 8002fc0:	f001 fa7f 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002fc4:	2018      	movs	r0, #24
 8002fc6:	f001 fa98 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002fca:	2200      	movs	r2, #0
 8002fcc:	2100      	movs	r1, #0
 8002fce:	2019      	movs	r0, #25
 8002fd0:	f001 fa77 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002fd4:	2019      	movs	r0, #25
 8002fd6:	f001 fa90 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8002fda:	2200      	movs	r2, #0
 8002fdc:	2100      	movs	r1, #0
 8002fde:	201a      	movs	r0, #26
 8002fe0:	f001 fa6f 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002fe4:	201a      	movs	r0, #26
 8002fe6:	f001 fa88 	bl	80044fa <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8002fea:	2200      	movs	r2, #0
 8002fec:	2100      	movs	r1, #0
 8002fee:	201b      	movs	r0, #27
 8002ff0:	f001 fa67 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002ff4:	201b      	movs	r0, #27
 8002ff6:	f001 fa80 	bl	80044fa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM14_MspInit 1 */

    /* USER CODE END TIM14_MspInit 1 */
  }

}
 8002ffa:	e012      	b.n	8003022 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM14)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	4a0c      	ldr	r2, [pc, #48]	@ (8003034 <HAL_TIM_Base_MspInit+0xa8>)
 8003002:	4293      	cmp	r3, r2
 8003004:	d10d      	bne.n	8003022 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8003006:	2300      	movs	r3, #0
 8003008:	60bb      	str	r3, [r7, #8]
 800300a:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 800300c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800300e:	4a08      	ldr	r2, [pc, #32]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 8003010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003014:	6413      	str	r3, [r2, #64]	@ 0x40
 8003016:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <HAL_TIM_Base_MspInit+0xa4>)
 8003018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800301e:	60bb      	str	r3, [r7, #8]
 8003020:	68bb      	ldr	r3, [r7, #8]
}
 8003022:	bf00      	nop
 8003024:	3710      	adds	r7, #16
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40010000 	.word	0x40010000
 8003030:	40023800 	.word	0x40023800
 8003034:	40002000 	.word	0x40002000

08003038 <HAL_TIM_OnePulse_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_onepulse: TIM_OnePulse handle pointer
  * @retval None
  */
void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef* htim_onepulse)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b08a      	sub	sp, #40	@ 0x28
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003040:	f107 0314 	add.w	r3, r7, #20
 8003044:	2200      	movs	r2, #0
 8003046:	601a      	str	r2, [r3, #0]
 8003048:	605a      	str	r2, [r3, #4]
 800304a:	609a      	str	r2, [r3, #8]
 800304c:	60da      	str	r2, [r3, #12]
 800304e:	611a      	str	r2, [r3, #16]
  if(htim_onepulse->Instance==TIM8)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a1d      	ldr	r2, [pc, #116]	@ (80030cc <HAL_TIM_OnePulse_MspInit+0x94>)
 8003056:	4293      	cmp	r3, r2
 8003058:	d133      	bne.n	80030c2 <HAL_TIM_OnePulse_MspInit+0x8a>
  {
    /* USER CODE BEGIN TIM8_MspInit 0 */

    /* USER CODE END TIM8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 800305a:	2300      	movs	r3, #0
 800305c:	613b      	str	r3, [r7, #16]
 800305e:	4b1c      	ldr	r3, [pc, #112]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 8003060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003062:	4a1b      	ldr	r2, [pc, #108]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 8003064:	f043 0302 	orr.w	r3, r3, #2
 8003068:	6453      	str	r3, [r2, #68]	@ 0x44
 800306a:	4b19      	ldr	r3, [pc, #100]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 800306c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	613b      	str	r3, [r7, #16]
 8003074:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003076:	2300      	movs	r3, #0
 8003078:	60fb      	str	r3, [r7, #12]
 800307a:	4b15      	ldr	r3, [pc, #84]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	4a14      	ldr	r2, [pc, #80]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 8003080:	f043 0304 	orr.w	r3, r3, #4
 8003084:	6313      	str	r3, [r2, #48]	@ 0x30
 8003086:	4b12      	ldr	r3, [pc, #72]	@ (80030d0 <HAL_TIM_OnePulse_MspInit+0x98>)
 8003088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308a:	f003 0304 	and.w	r3, r3, #4
 800308e:	60fb      	str	r3, [r7, #12]
 8003090:	68fb      	ldr	r3, [r7, #12]
    /**TIM8 GPIO Configuration
    PC6     ------> TIM8_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003092:	2340      	movs	r3, #64	@ 0x40
 8003094:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003096:	2302      	movs	r3, #2
 8003098:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800309a:	2300      	movs	r3, #0
 800309c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800309e:	2300      	movs	r3, #0
 80030a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80030a2:	2303      	movs	r3, #3
 80030a4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030a6:	f107 0314 	add.w	r3, r7, #20
 80030aa:	4619      	mov	r1, r3
 80030ac:	4809      	ldr	r0, [pc, #36]	@ (80030d4 <HAL_TIM_OnePulse_MspInit+0x9c>)
 80030ae:	f001 fdc9 	bl	8004c44 <HAL_GPIO_Init>

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 80030b2:	2200      	movs	r2, #0
 80030b4:	2100      	movs	r1, #0
 80030b6:	202e      	movs	r0, #46	@ 0x2e
 80030b8:	f001 fa03 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80030bc:	202e      	movs	r0, #46	@ 0x2e
 80030be:	f001 fa1c 	bl	80044fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM8_MspInit 1 */

  }

}
 80030c2:	bf00      	nop
 80030c4:	3728      	adds	r7, #40	@ 0x28
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40010400 	.word	0x40010400
 80030d0:	40023800 	.word	0x40023800
 80030d4:	40020800 	.word	0x40020800

080030d8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b08a      	sub	sp, #40	@ 0x28
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030e0:	f107 0314 	add.w	r3, r7, #20
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]
 80030e8:	605a      	str	r2, [r3, #4]
 80030ea:	609a      	str	r2, [r3, #8]
 80030ec:	60da      	str	r2, [r3, #12]
 80030ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4a1d      	ldr	r2, [pc, #116]	@ (800316c <HAL_UART_MspInit+0x94>)
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d133      	bne.n	8003162 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	613b      	str	r3, [r7, #16]
 80030fe:	4b1c      	ldr	r3, [pc, #112]	@ (8003170 <HAL_UART_MspInit+0x98>)
 8003100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003102:	4a1b      	ldr	r2, [pc, #108]	@ (8003170 <HAL_UART_MspInit+0x98>)
 8003104:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003108:	6413      	str	r3, [r2, #64]	@ 0x40
 800310a:	4b19      	ldr	r3, [pc, #100]	@ (8003170 <HAL_UART_MspInit+0x98>)
 800310c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800310e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003112:	613b      	str	r3, [r7, #16]
 8003114:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	60fb      	str	r3, [r7, #12]
 800311a:	4b15      	ldr	r3, [pc, #84]	@ (8003170 <HAL_UART_MspInit+0x98>)
 800311c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800311e:	4a14      	ldr	r2, [pc, #80]	@ (8003170 <HAL_UART_MspInit+0x98>)
 8003120:	f043 0301 	orr.w	r3, r3, #1
 8003124:	6313      	str	r3, [r2, #48]	@ 0x30
 8003126:	4b12      	ldr	r3, [pc, #72]	@ (8003170 <HAL_UART_MspInit+0x98>)
 8003128:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800312a:	f003 0301 	and.w	r3, r3, #1
 800312e:	60fb      	str	r3, [r7, #12]
 8003130:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8003132:	230c      	movs	r3, #12
 8003134:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003136:	2302      	movs	r3, #2
 8003138:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800313a:	2300      	movs	r3, #0
 800313c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800313e:	2303      	movs	r3, #3
 8003140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003142:	2307      	movs	r3, #7
 8003144:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003146:	f107 0314 	add.w	r3, r7, #20
 800314a:	4619      	mov	r1, r3
 800314c:	4809      	ldr	r0, [pc, #36]	@ (8003174 <HAL_UART_MspInit+0x9c>)
 800314e:	f001 fd79 	bl	8004c44 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003152:	2200      	movs	r2, #0
 8003154:	2100      	movs	r1, #0
 8003156:	2026      	movs	r0, #38	@ 0x26
 8003158:	f001 f9b3 	bl	80044c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800315c:	2026      	movs	r0, #38	@ 0x26
 800315e:	f001 f9cc 	bl	80044fa <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003162:	bf00      	nop
 8003164:	3728      	adds	r7, #40	@ 0x28
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40004400 	.word	0x40004400
 8003170:	40023800 	.word	0x40023800
 8003174:	40020000 	.word	0x40020000

08003178 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003178:	b480      	push	{r7}
 800317a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800317c:	bf00      	nop
 800317e:	e7fd      	b.n	800317c <NMI_Handler+0x4>

08003180 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003184:	bf00      	nop
 8003186:	e7fd      	b.n	8003184 <HardFault_Handler+0x4>

08003188 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800318c:	bf00      	nop
 800318e:	e7fd      	b.n	800318c <MemManage_Handler+0x4>

08003190 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003190:	b480      	push	{r7}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003194:	bf00      	nop
 8003196:	e7fd      	b.n	8003194 <BusFault_Handler+0x4>

08003198 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800319c:	bf00      	nop
 800319e:	e7fd      	b.n	800319c <UsageFault_Handler+0x4>

080031a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031a0:	b480      	push	{r7}
 80031a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031a4:	bf00      	nop
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031ae:	b480      	push	{r7}
 80031b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031b2:	bf00      	nop
 80031b4:	46bd      	mov	sp, r7
 80031b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ba:	4770      	bx	lr

080031bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031bc:	b480      	push	{r7}
 80031be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031c0:	bf00      	nop
 80031c2:	46bd      	mov	sp, r7
 80031c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c8:	4770      	bx	lr

080031ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031ca:	b580      	push	{r7, lr}
 80031cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031ce:	f000 f9f3 	bl	80035b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80031da:	2001      	movs	r0, #1
 80031dc:	f001 fee8 	bl	8004fb0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80031e0:	bf00      	nop
 80031e2:	bd80      	pop	{r7, pc}

080031e4 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 80031e8:	4802      	ldr	r0, [pc, #8]	@ (80031f4 <DMA1_Stream2_IRQHandler+0x10>)
 80031ea:	f001 fae1 	bl	80047b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 80031ee:	bf00      	nop
 80031f0:	bd80      	pop	{r7, pc}
 80031f2:	bf00      	nop
 80031f4:	200002cc 	.word	0x200002cc

080031f8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 80031fc:	4802      	ldr	r0, [pc, #8]	@ (8003208 <DMA1_Stream4_IRQHandler+0x10>)
 80031fe:	f001 fad7 	bl	80047b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8003202:	bf00      	nop
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	2000032c 	.word	0x2000032c

0800320c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003210:	4802      	ldr	r0, [pc, #8]	@ (800321c <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8003212:	f004 ff36 	bl	8008082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	bd80      	pop	{r7, pc}
 800321a:	bf00      	nop
 800321c:	200003e4 	.word	0x200003e4

08003220 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003220:	b580      	push	{r7, lr}
 8003222:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003224:	4802      	ldr	r0, [pc, #8]	@ (8003230 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8003226:	f004 ff2c 	bl	8008082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800322a:	bf00      	nop
 800322c:	bd80      	pop	{r7, pc}
 800322e:	bf00      	nop
 8003230:	200003e4 	.word	0x200003e4

08003234 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8003234:	b580      	push	{r7, lr}
 8003236:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003238:	4802      	ldr	r0, [pc, #8]	@ (8003244 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 800323a:	f004 ff22 	bl	8008082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800323e:	bf00      	nop
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	200003e4 	.word	0x200003e4

08003248 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800324c:	4802      	ldr	r0, [pc, #8]	@ (8003258 <TIM1_CC_IRQHandler+0x10>)
 800324e:	f004 ff18 	bl	8008082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	200003e4 	.word	0x200003e4

0800325c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003260:	4802      	ldr	r0, [pc, #8]	@ (800326c <SPI1_IRQHandler+0x10>)
 8003262:	f004 fbe5 	bl	8007a30 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	2000038c 	.word	0x2000038c

08003270 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003274:	4802      	ldr	r0, [pc, #8]	@ (8003280 <USART2_IRQHandler+0x10>)
 8003276:	f005 fbbd 	bl	80089f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	200004bc 	.word	0x200004bc

08003284 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8003288:	4802      	ldr	r0, [pc, #8]	@ (8003294 <TIM8_CC_IRQHandler+0x10>)
 800328a:	f004 fefa 	bl	8008082 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	2000042c 	.word	0x2000042c

08003298 <CAN2_TX_IRQHandler>:

/**
  * @brief This function handles CAN2 TX interrupts.
  */
void CAN2_TX_IRQHandler(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_TX_IRQn 0 */

  /* USER CODE END CAN2_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 800329c:	4802      	ldr	r0, [pc, #8]	@ (80032a8 <CAN2_TX_IRQHandler+0x10>)
 800329e:	f000 fe05 	bl	8003eac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_TX_IRQn 1 */

  /* USER CODE END CAN2_TX_IRQn 1 */
}
 80032a2:	bf00      	nop
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200001fc 	.word	0x200001fc

080032ac <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80032b0:	4802      	ldr	r0, [pc, #8]	@ (80032bc <CAN2_RX0_IRQHandler+0x10>)
 80032b2:	f000 fdfb 	bl	8003eac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 80032b6:	bf00      	nop
 80032b8:	bd80      	pop	{r7, pc}
 80032ba:	bf00      	nop
 80032bc:	200001fc 	.word	0x200001fc

080032c0 <CAN2_RX1_IRQHandler>:

/**
  * @brief This function handles CAN2 RX1 interrupt.
  */
void CAN2_RX1_IRQHandler(void)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX1_IRQn 0 */

  /* USER CODE END CAN2_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80032c4:	4802      	ldr	r0, [pc, #8]	@ (80032d0 <CAN2_RX1_IRQHandler+0x10>)
 80032c6:	f000 fdf1 	bl	8003eac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX1_IRQn 1 */

  /* USER CODE END CAN2_RX1_IRQn 1 */
}
 80032ca:	bf00      	nop
 80032cc:	bd80      	pop	{r7, pc}
 80032ce:	bf00      	nop
 80032d0:	200001fc 	.word	0x200001fc

080032d4 <CAN2_SCE_IRQHandler>:

/**
  * @brief This function handles CAN2 SCE interrupt.
  */
void CAN2_SCE_IRQHandler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_SCE_IRQn 0 */

  /* USER CODE END CAN2_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 80032d8:	4802      	ldr	r0, [pc, #8]	@ (80032e4 <CAN2_SCE_IRQHandler+0x10>)
 80032da:	f000 fde7 	bl	8003eac <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_SCE_IRQn 1 */

  /* USER CODE END CAN2_SCE_IRQn 1 */
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	200001fc 	.word	0x200001fc

080032e8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt.
  */
void I2C3_EV_IRQHandler(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80032ec:	4802      	ldr	r0, [pc, #8]	@ (80032f8 <I2C3_EV_IRQHandler+0x10>)
 80032ee:	f001 ffdc 	bl	80052aa <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80032f2:	bf00      	nop
 80032f4:	bd80      	pop	{r7, pc}
 80032f6:	bf00      	nop
 80032f8:	20000278 	.word	0x20000278

080032fc <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8003300:	4802      	ldr	r0, [pc, #8]	@ (800330c <I2C3_ER_IRQHandler+0x10>)
 8003302:	f002 f943 	bl	800558c <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8003306:	bf00      	nop
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	20000278 	.word	0x20000278

08003310 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
	return 1;
 8003314:	2301      	movs	r3, #1
}
 8003316:	4618      	mov	r0, r3
 8003318:	46bd      	mov	sp, r7
 800331a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331e:	4770      	bx	lr

08003320 <_kill>:

int _kill(int pid, int sig)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b082      	sub	sp, #8
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800332a:	f007 f947 	bl	800a5bc <__errno>
 800332e:	4603      	mov	r3, r0
 8003330:	2216      	movs	r2, #22
 8003332:	601a      	str	r2, [r3, #0]
	return -1;
 8003334:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003338:	4618      	mov	r0, r3
 800333a:	3708      	adds	r7, #8
 800333c:	46bd      	mov	sp, r7
 800333e:	bd80      	pop	{r7, pc}

08003340 <_exit>:

void _exit (int status)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003348:	f04f 31ff 	mov.w	r1, #4294967295
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f7ff ffe7 	bl	8003320 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003352:	bf00      	nop
 8003354:	e7fd      	b.n	8003352 <_exit+0x12>

08003356 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b086      	sub	sp, #24
 800335a:	af00      	add	r7, sp, #0
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003362:	2300      	movs	r3, #0
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	e00a      	b.n	800337e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003368:	f3af 8000 	nop.w
 800336c:	4601      	mov	r1, r0
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	60ba      	str	r2, [r7, #8]
 8003374:	b2ca      	uxtb	r2, r1
 8003376:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	3301      	adds	r3, #1
 800337c:	617b      	str	r3, [r7, #20]
 800337e:	697a      	ldr	r2, [r7, #20]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	429a      	cmp	r2, r3
 8003384:	dbf0      	blt.n	8003368 <_read+0x12>
	}

return len;
 8003386:	687b      	ldr	r3, [r7, #4]
}
 8003388:	4618      	mov	r0, r3
 800338a:	3718      	adds	r7, #24
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}

08003390 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	e009      	b.n	80033b6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	1c5a      	adds	r2, r3, #1
 80033a6:	60ba      	str	r2, [r7, #8]
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	3301      	adds	r3, #1
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	429a      	cmp	r2, r3
 80033bc:	dbf1      	blt.n	80033a2 <_write+0x12>
	}
	return len;
 80033be:	687b      	ldr	r3, [r7, #4]
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3718      	adds	r7, #24
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_close>:

int _close(int file)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b083      	sub	sp, #12
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	return -1;
 80033d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	370c      	adds	r7, #12
 80033d8:	46bd      	mov	sp, r7
 80033da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033de:	4770      	bx	lr

080033e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b083      	sub	sp, #12
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80033f0:	605a      	str	r2, [r3, #4]
	return 0;
 80033f2:	2300      	movs	r3, #0
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	370c      	adds	r7, #12
 80033f8:	46bd      	mov	sp, r7
 80033fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fe:	4770      	bx	lr

08003400 <_isatty>:

int _isatty(int file)
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
	return 1;
 8003408:	2301      	movs	r3, #1
}
 800340a:	4618      	mov	r0, r3
 800340c:	370c      	adds	r7, #12
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003416:	b480      	push	{r7}
 8003418:	b085      	sub	sp, #20
 800341a:	af00      	add	r7, sp, #0
 800341c:	60f8      	str	r0, [r7, #12]
 800341e:	60b9      	str	r1, [r7, #8]
 8003420:	607a      	str	r2, [r7, #4]
	return 0;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b086      	sub	sp, #24
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003438:	4a14      	ldr	r2, [pc, #80]	@ (800348c <_sbrk+0x5c>)
 800343a:	4b15      	ldr	r3, [pc, #84]	@ (8003490 <_sbrk+0x60>)
 800343c:	1ad3      	subs	r3, r2, r3
 800343e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003444:	4b13      	ldr	r3, [pc, #76]	@ (8003494 <_sbrk+0x64>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	2b00      	cmp	r3, #0
 800344a:	d102      	bne.n	8003452 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800344c:	4b11      	ldr	r3, [pc, #68]	@ (8003494 <_sbrk+0x64>)
 800344e:	4a12      	ldr	r2, [pc, #72]	@ (8003498 <_sbrk+0x68>)
 8003450:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003452:	4b10      	ldr	r3, [pc, #64]	@ (8003494 <_sbrk+0x64>)
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	4413      	add	r3, r2
 800345a:	693a      	ldr	r2, [r7, #16]
 800345c:	429a      	cmp	r2, r3
 800345e:	d207      	bcs.n	8003470 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003460:	f007 f8ac 	bl	800a5bc <__errno>
 8003464:	4603      	mov	r3, r0
 8003466:	220c      	movs	r2, #12
 8003468:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800346a:	f04f 33ff 	mov.w	r3, #4294967295
 800346e:	e009      	b.n	8003484 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003470:	4b08      	ldr	r3, [pc, #32]	@ (8003494 <_sbrk+0x64>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003476:	4b07      	ldr	r3, [pc, #28]	@ (8003494 <_sbrk+0x64>)
 8003478:	681a      	ldr	r2, [r3, #0]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	4413      	add	r3, r2
 800347e:	4a05      	ldr	r2, [pc, #20]	@ (8003494 <_sbrk+0x64>)
 8003480:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003482:	68fb      	ldr	r3, [r7, #12]
}
 8003484:	4618      	mov	r0, r3
 8003486:	3718      	adds	r7, #24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}
 800348c:	20020000 	.word	0x20020000
 8003490:	00000400 	.word	0x00000400
 8003494:	200005ac 	.word	0x200005ac
 8003498:	20000700 	.word	0x20000700

0800349c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800349c:	b480      	push	{r7}
 800349e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80034a0:	4b06      	ldr	r3, [pc, #24]	@ (80034bc <SystemInit+0x20>)
 80034a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034a6:	4a05      	ldr	r2, [pc, #20]	@ (80034bc <SystemInit+0x20>)
 80034a8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80034ac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034b0:	bf00      	nop
 80034b2:	46bd      	mov	sp, r7
 80034b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b8:	4770      	bx	lr
 80034ba:	bf00      	nop
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80034c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80034f8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80034c4:	480d      	ldr	r0, [pc, #52]	@ (80034fc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80034c6:	490e      	ldr	r1, [pc, #56]	@ (8003500 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80034c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003504 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034ca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034cc:	e002      	b.n	80034d4 <LoopCopyDataInit>

080034ce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034d0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034d2:	3304      	adds	r3, #4

080034d4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034d4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034d6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034d8:	d3f9      	bcc.n	80034ce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034da:	4a0b      	ldr	r2, [pc, #44]	@ (8003508 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80034dc:	4c0b      	ldr	r4, [pc, #44]	@ (800350c <LoopFillZerobss+0x26>)
  movs r3, #0
 80034de:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034e0:	e001      	b.n	80034e6 <LoopFillZerobss>

080034e2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034e2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80034e4:	3204      	adds	r2, #4

080034e6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80034e6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80034e8:	d3fb      	bcc.n	80034e2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80034ea:	f7ff ffd7 	bl	800349c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80034ee:	f007 f86b 	bl	800a5c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80034f2:	f7fe fc09 	bl	8001d08 <main>
  bx  lr    
 80034f6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80034f8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80034fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003500:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003504:	0800ce9c 	.word	0x0800ce9c
  ldr r2, =_sbss
 8003508:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 800350c:	20000700 	.word	0x20000700

08003510 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003510:	e7fe      	b.n	8003510 <ADC_IRQHandler>
	...

08003514 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003518:	4b0e      	ldr	r3, [pc, #56]	@ (8003554 <HAL_Init+0x40>)
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a0d      	ldr	r2, [pc, #52]	@ (8003554 <HAL_Init+0x40>)
 800351e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003522:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003524:	4b0b      	ldr	r3, [pc, #44]	@ (8003554 <HAL_Init+0x40>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4a0a      	ldr	r2, [pc, #40]	@ (8003554 <HAL_Init+0x40>)
 800352a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800352e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003530:	4b08      	ldr	r3, [pc, #32]	@ (8003554 <HAL_Init+0x40>)
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	4a07      	ldr	r2, [pc, #28]	@ (8003554 <HAL_Init+0x40>)
 8003536:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800353a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800353c:	2003      	movs	r0, #3
 800353e:	f000 ffb5 	bl	80044ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003542:	2000      	movs	r0, #0
 8003544:	f000 f808 	bl	8003558 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003548:	f7ff fb0c 	bl	8002b64 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800354c:	2300      	movs	r3, #0
}
 800354e:	4618      	mov	r0, r3
 8003550:	bd80      	pop	{r7, pc}
 8003552:	bf00      	nop
 8003554:	40023c00 	.word	0x40023c00

08003558 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003560:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <HAL_InitTick+0x54>)
 8003562:	681a      	ldr	r2, [r3, #0]
 8003564:	4b12      	ldr	r3, [pc, #72]	@ (80035b0 <HAL_InitTick+0x58>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	4619      	mov	r1, r3
 800356a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800356e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003572:	fbb2 f3f3 	udiv	r3, r2, r3
 8003576:	4618      	mov	r0, r3
 8003578:	f000 ffcd 	bl	8004516 <HAL_SYSTICK_Config>
 800357c:	4603      	mov	r3, r0
 800357e:	2b00      	cmp	r3, #0
 8003580:	d001      	beq.n	8003586 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e00e      	b.n	80035a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2b0f      	cmp	r3, #15
 800358a:	d80a      	bhi.n	80035a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800358c:	2200      	movs	r2, #0
 800358e:	6879      	ldr	r1, [r7, #4]
 8003590:	f04f 30ff 	mov.w	r0, #4294967295
 8003594:	f000 ff95 	bl	80044c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003598:	4a06      	ldr	r2, [pc, #24]	@ (80035b4 <HAL_InitTick+0x5c>)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800359e:	2300      	movs	r3, #0
 80035a0:	e000      	b.n	80035a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
}
 80035a4:	4618      	mov	r0, r3
 80035a6:	3708      	adds	r7, #8
 80035a8:	46bd      	mov	sp, r7
 80035aa:	bd80      	pop	{r7, pc}
 80035ac:	20000004 	.word	0x20000004
 80035b0:	2000000c 	.word	0x2000000c
 80035b4:	20000008 	.word	0x20000008

080035b8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035b8:	b480      	push	{r7}
 80035ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035bc:	4b06      	ldr	r3, [pc, #24]	@ (80035d8 <HAL_IncTick+0x20>)
 80035be:	781b      	ldrb	r3, [r3, #0]
 80035c0:	461a      	mov	r2, r3
 80035c2:	4b06      	ldr	r3, [pc, #24]	@ (80035dc <HAL_IncTick+0x24>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4413      	add	r3, r2
 80035c8:	4a04      	ldr	r2, [pc, #16]	@ (80035dc <HAL_IncTick+0x24>)
 80035ca:	6013      	str	r3, [r2, #0]
}
 80035cc:	bf00      	nop
 80035ce:	46bd      	mov	sp, r7
 80035d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d4:	4770      	bx	lr
 80035d6:	bf00      	nop
 80035d8:	2000000c 	.word	0x2000000c
 80035dc:	200005b0 	.word	0x200005b0

080035e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035e0:	b480      	push	{r7}
 80035e2:	af00      	add	r7, sp, #0
  return uwTick;
 80035e4:	4b03      	ldr	r3, [pc, #12]	@ (80035f4 <HAL_GetTick+0x14>)
 80035e6:	681b      	ldr	r3, [r3, #0]
}
 80035e8:	4618      	mov	r0, r3
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	200005b0 	.word	0x200005b0

080035f8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b084      	sub	sp, #16
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003600:	f7ff ffee 	bl	80035e0 <HAL_GetTick>
 8003604:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003610:	d005      	beq.n	800361e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003612:	4b0a      	ldr	r3, [pc, #40]	@ (800363c <HAL_Delay+0x44>)
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	461a      	mov	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	4413      	add	r3, r2
 800361c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800361e:	bf00      	nop
 8003620:	f7ff ffde 	bl	80035e0 <HAL_GetTick>
 8003624:	4602      	mov	r2, r0
 8003626:	68bb      	ldr	r3, [r7, #8]
 8003628:	1ad3      	subs	r3, r2, r3
 800362a:	68fa      	ldr	r2, [r7, #12]
 800362c:	429a      	cmp	r2, r3
 800362e:	d8f7      	bhi.n	8003620 <HAL_Delay+0x28>
  {
  }
}
 8003630:	bf00      	nop
 8003632:	bf00      	nop
 8003634:	3710      	adds	r7, #16
 8003636:	46bd      	mov	sp, r7
 8003638:	bd80      	pop	{r7, pc}
 800363a:	bf00      	nop
 800363c:	2000000c 	.word	0x2000000c

08003640 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003640:	b580      	push	{r7, lr}
 8003642:	b084      	sub	sp, #16
 8003644:	af00      	add	r7, sp, #0
 8003646:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d101      	bne.n	8003652 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0ed      	b.n	800382e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d102      	bne.n	8003664 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f7ff faa8 	bl	8002bb4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	f042 0201 	orr.w	r2, r2, #1
 8003672:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003674:	f7ff ffb4 	bl	80035e0 <HAL_GetTick>
 8003678:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800367a:	e012      	b.n	80036a2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800367c:	f7ff ffb0 	bl	80035e0 <HAL_GetTick>
 8003680:	4602      	mov	r2, r0
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	1ad3      	subs	r3, r2, r3
 8003686:	2b0a      	cmp	r3, #10
 8003688:	d90b      	bls.n	80036a2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800368e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2205      	movs	r2, #5
 800369a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800369e:	2301      	movs	r3, #1
 80036a0:	e0c5      	b.n	800382e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d0e5      	beq.n	800367c <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681a      	ldr	r2, [r3, #0]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f022 0202 	bic.w	r2, r2, #2
 80036be:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80036c0:	f7ff ff8e 	bl	80035e0 <HAL_GetTick>
 80036c4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036c6:	e012      	b.n	80036ee <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80036c8:	f7ff ff8a 	bl	80035e0 <HAL_GetTick>
 80036cc:	4602      	mov	r2, r0
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	1ad3      	subs	r3, r2, r3
 80036d2:	2b0a      	cmp	r3, #10
 80036d4:	d90b      	bls.n	80036ee <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036da:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2205      	movs	r2, #5
 80036e6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80036ea:	2301      	movs	r3, #1
 80036ec:	e09f      	b.n	800382e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f003 0302 	and.w	r3, r3, #2
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d1e5      	bne.n	80036c8 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	7e1b      	ldrb	r3, [r3, #24]
 8003700:	2b01      	cmp	r3, #1
 8003702:	d108      	bne.n	8003716 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	e007      	b.n	8003726 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003724:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	7e5b      	ldrb	r3, [r3, #25]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d108      	bne.n	8003740 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800373c:	601a      	str	r2, [r3, #0]
 800373e:	e007      	b.n	8003750 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800374e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	7e9b      	ldrb	r3, [r3, #26]
 8003754:	2b01      	cmp	r3, #1
 8003756:	d108      	bne.n	800376a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	681a      	ldr	r2, [r3, #0]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	f042 0220 	orr.w	r2, r2, #32
 8003766:	601a      	str	r2, [r3, #0]
 8003768:	e007      	b.n	800377a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	681a      	ldr	r2, [r3, #0]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f022 0220 	bic.w	r2, r2, #32
 8003778:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	7edb      	ldrb	r3, [r3, #27]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d108      	bne.n	8003794 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	681a      	ldr	r2, [r3, #0]
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f022 0210 	bic.w	r2, r2, #16
 8003790:	601a      	str	r2, [r3, #0]
 8003792:	e007      	b.n	80037a4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	681a      	ldr	r2, [r3, #0]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	f042 0210 	orr.w	r2, r2, #16
 80037a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7f1b      	ldrb	r3, [r3, #28]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d108      	bne.n	80037be <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f042 0208 	orr.w	r2, r2, #8
 80037ba:	601a      	str	r2, [r3, #0]
 80037bc:	e007      	b.n	80037ce <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f022 0208 	bic.w	r2, r2, #8
 80037cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	7f5b      	ldrb	r3, [r3, #29]
 80037d2:	2b01      	cmp	r3, #1
 80037d4:	d108      	bne.n	80037e8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f042 0204 	orr.w	r2, r2, #4
 80037e4:	601a      	str	r2, [r3, #0]
 80037e6:	e007      	b.n	80037f8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681a      	ldr	r2, [r3, #0]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f022 0204 	bic.w	r2, r2, #4
 80037f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689a      	ldr	r2, [r3, #8]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	68db      	ldr	r3, [r3, #12]
 8003800:	431a      	orrs	r2, r3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	691b      	ldr	r3, [r3, #16]
 8003806:	431a      	orrs	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	ea42 0103 	orr.w	r1, r2, r3
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	1e5a      	subs	r2, r3, #1
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	430a      	orrs	r2, r1
 800381c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2200      	movs	r2, #0
 8003822:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 800382c:	2300      	movs	r3, #0
}
 800382e:	4618      	mov	r0, r3
 8003830:	3710      	adds	r7, #16
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}
	...

08003838 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003838:	b480      	push	{r7}
 800383a:	b087      	sub	sp, #28
 800383c:	af00      	add	r7, sp, #0
 800383e:	6078      	str	r0, [r7, #4]
 8003840:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003848:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 800384a:	7dfb      	ldrb	r3, [r7, #23]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d003      	beq.n	8003858 <HAL_CAN_ConfigFilter+0x20>
 8003850:	7dfb      	ldrb	r3, [r7, #23]
 8003852:	2b02      	cmp	r3, #2
 8003854:	f040 80be 	bne.w	80039d4 <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8003858:	4b65      	ldr	r3, [pc, #404]	@ (80039f0 <HAL_CAN_ConfigFilter+0x1b8>)
 800385a:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800385c:	693b      	ldr	r3, [r7, #16]
 800385e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003862:	f043 0201 	orr.w	r2, r3, #1
 8003866:	693b      	ldr	r3, [r7, #16]
 8003868:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003872:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800387c:	693b      	ldr	r3, [r7, #16]
 800387e:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003886:	021b      	lsls	r3, r3, #8
 8003888:	431a      	orrs	r2, r3
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	695b      	ldr	r3, [r3, #20]
 8003894:	f003 031f 	and.w	r3, r3, #31
 8003898:	2201      	movs	r2, #1
 800389a:	fa02 f303 	lsl.w	r3, r2, r3
 800389e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	43db      	mvns	r3, r3
 80038aa:	401a      	ands	r2, r3
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	69db      	ldr	r3, [r3, #28]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d123      	bne.n	8003902 <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	43db      	mvns	r3, r3
 80038c4:	401a      	ands	r2, r3
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038d8:	683a      	ldr	r2, [r7, #0]
 80038da:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80038dc:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	3248      	adds	r2, #72	@ 0x48
 80038e2:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038e6:	683b      	ldr	r3, [r7, #0]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80038ec:	683b      	ldr	r3, [r7, #0]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80038f6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80038f8:	6939      	ldr	r1, [r7, #16]
 80038fa:	3348      	adds	r3, #72	@ 0x48
 80038fc:	00db      	lsls	r3, r3, #3
 80038fe:	440b      	add	r3, r1
 8003900:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003902:	683b      	ldr	r3, [r7, #0]
 8003904:	69db      	ldr	r3, [r3, #28]
 8003906:	2b01      	cmp	r3, #1
 8003908:	d122      	bne.n	8003950 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800390a:	693b      	ldr	r3, [r7, #16]
 800390c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	431a      	orrs	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800391a:	683b      	ldr	r3, [r7, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	685b      	ldr	r3, [r3, #4]
 8003924:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800392a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800392c:	693b      	ldr	r3, [r7, #16]
 800392e:	3248      	adds	r2, #72	@ 0x48
 8003930:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	68db      	ldr	r3, [r3, #12]
 800393e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003944:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003946:	6939      	ldr	r1, [r7, #16]
 8003948:	3348      	adds	r3, #72	@ 0x48
 800394a:	00db      	lsls	r3, r3, #3
 800394c:	440b      	add	r3, r1
 800394e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	699b      	ldr	r3, [r3, #24]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d109      	bne.n	800396c <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003958:	693b      	ldr	r3, [r7, #16]
 800395a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	43db      	mvns	r3, r3
 8003962:	401a      	ands	r2, r3
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 800396a:	e007      	b.n	800397c <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800396c:	693b      	ldr	r3, [r7, #16]
 800396e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	431a      	orrs	r2, r3
 8003976:	693b      	ldr	r3, [r7, #16]
 8003978:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800397c:	683b      	ldr	r3, [r7, #0]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d109      	bne.n	8003998 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003984:	693b      	ldr	r3, [r7, #16]
 8003986:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	43db      	mvns	r3, r3
 800398e:	401a      	ands	r2, r3
 8003990:	693b      	ldr	r3, [r7, #16]
 8003992:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003996:	e007      	b.n	80039a8 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	431a      	orrs	r2, r3
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	6a1b      	ldr	r3, [r3, #32]
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d107      	bne.n	80039c0 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	431a      	orrs	r2, r3
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80039c6:	f023 0201 	bic.w	r2, r3, #1
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80039d0:	2300      	movs	r3, #0
 80039d2:	e006      	b.n	80039e2 <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039d8:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
  }
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	371c      	adds	r7, #28
 80039e6:	46bd      	mov	sp, r7
 80039e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ec:	4770      	bx	lr
 80039ee:	bf00      	nop
 80039f0:	40006400 	.word	0x40006400

080039f4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d12e      	bne.n	8003a66 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f022 0201 	bic.w	r2, r2, #1
 8003a1e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003a20:	f7ff fdde 	bl	80035e0 <HAL_GetTick>
 8003a24:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a26:	e012      	b.n	8003a4e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003a28:	f7ff fdda 	bl	80035e0 <HAL_GetTick>
 8003a2c:	4602      	mov	r2, r0
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	1ad3      	subs	r3, r2, r3
 8003a32:	2b0a      	cmp	r3, #10
 8003a34:	d90b      	bls.n	8003a4e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2205      	movs	r2, #5
 8003a46:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003a4a:	2301      	movs	r3, #1
 8003a4c:	e012      	b.n	8003a74 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	685b      	ldr	r3, [r3, #4]
 8003a54:	f003 0301 	and.w	r3, r3, #1
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d1e5      	bne.n	8003a28 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2200      	movs	r2, #0
 8003a60:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003a62:	2300      	movs	r3, #0
 8003a64:	e006      	b.n	8003a74 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a6a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
  }
}
 8003a74:	4618      	mov	r0, r3
 8003a76:	3710      	adds	r7, #16
 8003a78:	46bd      	mov	sp, r7
 8003a7a:	bd80      	pop	{r7, pc}

08003a7c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b089      	sub	sp, #36	@ 0x24
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	607a      	str	r2, [r7, #4]
 8003a88:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a90:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003a9a:	7ffb      	ldrb	r3, [r7, #31]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d003      	beq.n	8003aa8 <HAL_CAN_AddTxMessage+0x2c>
 8003aa0:	7ffb      	ldrb	r3, [r7, #31]
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	f040 80ad 	bne.w	8003c02 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003aa8:	69bb      	ldr	r3, [r7, #24]
 8003aaa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10a      	bne.n	8003ac8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d105      	bne.n	8003ac8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003abc:	69bb      	ldr	r3, [r7, #24]
 8003abe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	f000 8095 	beq.w	8003bf2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003ac8:	69bb      	ldr	r3, [r7, #24]
 8003aca:	0e1b      	lsrs	r3, r3, #24
 8003acc:	f003 0303 	and.w	r3, r3, #3
 8003ad0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	409a      	lsls	r2, r3
 8003ad8:	683b      	ldr	r3, [r7, #0]
 8003ada:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	689b      	ldr	r3, [r3, #8]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d10d      	bne.n	8003b00 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003aee:	68f9      	ldr	r1, [r7, #12]
 8003af0:	6809      	ldr	r1, [r1, #0]
 8003af2:	431a      	orrs	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	3318      	adds	r3, #24
 8003af8:	011b      	lsls	r3, r3, #4
 8003afa:	440b      	add	r3, r1
 8003afc:	601a      	str	r2, [r3, #0]
 8003afe:	e00f      	b.n	8003b20 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b00:	68bb      	ldr	r3, [r7, #8]
 8003b02:	685b      	ldr	r3, [r3, #4]
 8003b04:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b0a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b10:	68f9      	ldr	r1, [r7, #12]
 8003b12:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003b14:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	3318      	adds	r3, #24
 8003b1a:	011b      	lsls	r3, r3, #4
 8003b1c:	440b      	add	r3, r1
 8003b1e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6819      	ldr	r1, [r3, #0]
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	691a      	ldr	r2, [r3, #16]
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	3318      	adds	r3, #24
 8003b2c:	011b      	lsls	r3, r3, #4
 8003b2e:	440b      	add	r3, r1
 8003b30:	3304      	adds	r3, #4
 8003b32:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003b34:	68bb      	ldr	r3, [r7, #8]
 8003b36:	7d1b      	ldrb	r3, [r3, #20]
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d111      	bne.n	8003b60 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	3318      	adds	r3, #24
 8003b44:	011b      	lsls	r3, r3, #4
 8003b46:	4413      	add	r3, r2
 8003b48:	3304      	adds	r3, #4
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68fa      	ldr	r2, [r7, #12]
 8003b4e:	6811      	ldr	r1, [r2, #0]
 8003b50:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	3318      	adds	r3, #24
 8003b58:	011b      	lsls	r3, r3, #4
 8003b5a:	440b      	add	r3, r1
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	3307      	adds	r3, #7
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	061a      	lsls	r2, r3, #24
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	3306      	adds	r3, #6
 8003b6c:	781b      	ldrb	r3, [r3, #0]
 8003b6e:	041b      	lsls	r3, r3, #16
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	3305      	adds	r3, #5
 8003b76:	781b      	ldrb	r3, [r3, #0]
 8003b78:	021b      	lsls	r3, r3, #8
 8003b7a:	4313      	orrs	r3, r2
 8003b7c:	687a      	ldr	r2, [r7, #4]
 8003b7e:	3204      	adds	r2, #4
 8003b80:	7812      	ldrb	r2, [r2, #0]
 8003b82:	4610      	mov	r0, r2
 8003b84:	68fa      	ldr	r2, [r7, #12]
 8003b86:	6811      	ldr	r1, [r2, #0]
 8003b88:	ea43 0200 	orr.w	r2, r3, r0
 8003b8c:	697b      	ldr	r3, [r7, #20]
 8003b8e:	011b      	lsls	r3, r3, #4
 8003b90:	440b      	add	r3, r1
 8003b92:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8003b96:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	3303      	adds	r3, #3
 8003b9c:	781b      	ldrb	r3, [r3, #0]
 8003b9e:	061a      	lsls	r2, r3, #24
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	3302      	adds	r3, #2
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	041b      	lsls	r3, r3, #16
 8003ba8:	431a      	orrs	r2, r3
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	3301      	adds	r3, #1
 8003bae:	781b      	ldrb	r3, [r3, #0]
 8003bb0:	021b      	lsls	r3, r3, #8
 8003bb2:	4313      	orrs	r3, r2
 8003bb4:	687a      	ldr	r2, [r7, #4]
 8003bb6:	7812      	ldrb	r2, [r2, #0]
 8003bb8:	4610      	mov	r0, r2
 8003bba:	68fa      	ldr	r2, [r7, #12]
 8003bbc:	6811      	ldr	r1, [r2, #0]
 8003bbe:	ea43 0200 	orr.w	r2, r3, r0
 8003bc2:	697b      	ldr	r3, [r7, #20]
 8003bc4:	011b      	lsls	r3, r3, #4
 8003bc6:	440b      	add	r3, r1
 8003bc8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003bcc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	697b      	ldr	r3, [r7, #20]
 8003bd4:	3318      	adds	r3, #24
 8003bd6:	011b      	lsls	r3, r3, #4
 8003bd8:	4413      	add	r3, r2
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	68fa      	ldr	r2, [r7, #12]
 8003bde:	6811      	ldr	r1, [r2, #0]
 8003be0:	f043 0201 	orr.w	r2, r3, #1
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	3318      	adds	r3, #24
 8003be8:	011b      	lsls	r3, r3, #4
 8003bea:	440b      	add	r3, r1
 8003bec:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003bee:	2300      	movs	r3, #0
 8003bf0:	e00e      	b.n	8003c10 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e006      	b.n	8003c10 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c06:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
  }
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3724      	adds	r7, #36	@ 0x24
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003c1c:	b480      	push	{r7}
 8003c1e:	b087      	sub	sp, #28
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
 8003c28:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c30:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c32:	7dfb      	ldrb	r3, [r7, #23]
 8003c34:	2b01      	cmp	r3, #1
 8003c36:	d003      	beq.n	8003c40 <HAL_CAN_GetRxMessage+0x24>
 8003c38:	7dfb      	ldrb	r3, [r7, #23]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	f040 8103 	bne.w	8003e46 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10e      	bne.n	8003c64 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0303 	and.w	r3, r3, #3
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d116      	bne.n	8003c82 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c58:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	e0f7      	b.n	8003e54 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f003 0303 	and.w	r3, r3, #3
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d107      	bne.n	8003c82 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c76:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e0e8      	b.n	8003e54 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	681a      	ldr	r2, [r3, #0]
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	331b      	adds	r3, #27
 8003c8a:	011b      	lsls	r3, r3, #4
 8003c8c:	4413      	add	r3, r2
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f003 0204 	and.w	r2, r3, #4
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	689b      	ldr	r3, [r3, #8]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10c      	bne.n	8003cba <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681a      	ldr	r2, [r3, #0]
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	331b      	adds	r3, #27
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	4413      	add	r3, r2
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	0d5b      	lsrs	r3, r3, #21
 8003cb0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	e00b      	b.n	8003cd2 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	331b      	adds	r3, #27
 8003cc2:	011b      	lsls	r3, r3, #4
 8003cc4:	4413      	add	r3, r2
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	08db      	lsrs	r3, r3, #3
 8003cca:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	331b      	adds	r3, #27
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	4413      	add	r3, r2
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0202 	and.w	r2, r3, #2
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	331b      	adds	r3, #27
 8003cf0:	011b      	lsls	r3, r3, #4
 8003cf2:	4413      	add	r3, r2
 8003cf4:	3304      	adds	r3, #4
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d003      	beq.n	8003d08 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2208      	movs	r2, #8
 8003d04:	611a      	str	r2, [r3, #16]
 8003d06:	e00b      	b.n	8003d20 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	331b      	adds	r3, #27
 8003d10:	011b      	lsls	r3, r3, #4
 8003d12:	4413      	add	r3, r2
 8003d14:	3304      	adds	r3, #4
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 020f 	and.w	r2, r3, #15
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681a      	ldr	r2, [r3, #0]
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	331b      	adds	r3, #27
 8003d28:	011b      	lsls	r3, r3, #4
 8003d2a:	4413      	add	r3, r2
 8003d2c:	3304      	adds	r3, #4
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	0a1b      	lsrs	r3, r3, #8
 8003d32:	b2da      	uxtb	r2, r3
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	331b      	adds	r3, #27
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	4413      	add	r3, r2
 8003d44:	3304      	adds	r3, #4
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	0c1b      	lsrs	r3, r3, #16
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	4413      	add	r3, r2
 8003d5a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	b2da      	uxtb	r2, r3
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	68bb      	ldr	r3, [r7, #8]
 8003d6c:	011b      	lsls	r3, r3, #4
 8003d6e:	4413      	add	r3, r2
 8003d70:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	0a1a      	lsrs	r2, r3, #8
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	b2d2      	uxtb	r2, r2
 8003d7e:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68bb      	ldr	r3, [r7, #8]
 8003d86:	011b      	lsls	r3, r3, #4
 8003d88:	4413      	add	r3, r2
 8003d8a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	0c1a      	lsrs	r2, r3, #16
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	3302      	adds	r3, #2
 8003d96:	b2d2      	uxtb	r2, r2
 8003d98:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681a      	ldr	r2, [r3, #0]
 8003d9e:	68bb      	ldr	r3, [r7, #8]
 8003da0:	011b      	lsls	r3, r3, #4
 8003da2:	4413      	add	r3, r2
 8003da4:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	0e1a      	lsrs	r2, r3, #24
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	3303      	adds	r3, #3
 8003db0:	b2d2      	uxtb	r2, r2
 8003db2:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	681a      	ldr	r2, [r3, #0]
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	011b      	lsls	r3, r3, #4
 8003dbc:	4413      	add	r3, r2
 8003dbe:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	3304      	adds	r3, #4
 8003dc8:	b2d2      	uxtb	r2, r2
 8003dca:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681a      	ldr	r2, [r3, #0]
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	4413      	add	r3, r2
 8003dd6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	0a1a      	lsrs	r2, r3, #8
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	3305      	adds	r3, #5
 8003de2:	b2d2      	uxtb	r2, r2
 8003de4:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	68bb      	ldr	r3, [r7, #8]
 8003dec:	011b      	lsls	r3, r3, #4
 8003dee:	4413      	add	r3, r2
 8003df0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	0c1a      	lsrs	r2, r3, #16
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	3306      	adds	r3, #6
 8003dfc:	b2d2      	uxtb	r2, r2
 8003dfe:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	681a      	ldr	r2, [r3, #0]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	011b      	lsls	r3, r3, #4
 8003e08:	4413      	add	r3, r2
 8003e0a:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	0e1a      	lsrs	r2, r3, #24
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	3307      	adds	r3, #7
 8003e16:	b2d2      	uxtb	r2, r2
 8003e18:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d108      	bne.n	8003e32 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f042 0220 	orr.w	r2, r2, #32
 8003e2e:	60da      	str	r2, [r3, #12]
 8003e30:	e007      	b.n	8003e42 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	691a      	ldr	r2, [r3, #16]
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f042 0220 	orr.w	r2, r2, #32
 8003e40:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003e42:	2300      	movs	r3, #0
 8003e44:	e006      	b.n	8003e54 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e4a:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e52:	2301      	movs	r3, #1
  }
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	371c      	adds	r7, #28
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e5e:	4770      	bx	lr

08003e60 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003e60:	b480      	push	{r7}
 8003e62:	b085      	sub	sp, #20
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
 8003e68:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e70:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e72:	7bfb      	ldrb	r3, [r7, #15]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d002      	beq.n	8003e7e <HAL_CAN_ActivateNotification+0x1e>
 8003e78:	7bfb      	ldrb	r3, [r7, #15]
 8003e7a:	2b02      	cmp	r3, #2
 8003e7c:	d109      	bne.n	8003e92 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	6959      	ldr	r1, [r3, #20]
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	683a      	ldr	r2, [r7, #0]
 8003e8a:	430a      	orrs	r2, r1
 8003e8c:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e8e:	2300      	movs	r3, #0
 8003e90:	e006      	b.n	8003ea0 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e96:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
  }
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	3714      	adds	r7, #20
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b08a      	sub	sp, #40	@ 0x28
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	685b      	ldr	r3, [r3, #4]
 8003ec6:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	68db      	ldr	r3, [r3, #12]
 8003ed6:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	699b      	ldr	r3, [r3, #24]
 8003ee6:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	f003 0301 	and.w	r3, r3, #1
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d07c      	beq.n	8003fec <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	f003 0301 	and.w	r3, r3, #1
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d023      	beq.n	8003f44 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	2201      	movs	r2, #1
 8003f02:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003f04:	69bb      	ldr	r3, [r7, #24]
 8003f06:	f003 0302 	and.w	r3, r3, #2
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d003      	beq.n	8003f16 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f000 f983 	bl	800421a <HAL_CAN_TxMailbox0CompleteCallback>
 8003f14:	e016      	b.n	8003f44 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d004      	beq.n	8003f2a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f26:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f28:	e00c      	b.n	8003f44 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	f003 0308 	and.w	r3, r3, #8
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d004      	beq.n	8003f3e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003f34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f36:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f3c:	e002      	b.n	8003f44 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f000 f989 	bl	8004256 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d024      	beq.n	8003f98 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f56:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003f58:	69bb      	ldr	r3, [r7, #24]
 8003f5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d003      	beq.n	8003f6a <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f000 f963 	bl	800422e <HAL_CAN_TxMailbox1CompleteCallback>
 8003f68:	e016      	b.n	8003f98 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f6a:	69bb      	ldr	r3, [r7, #24]
 8003f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d004      	beq.n	8003f7e <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f76:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f7a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f7c:	e00c      	b.n	8003f98 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f7e:	69bb      	ldr	r3, [r7, #24]
 8003f80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d004      	beq.n	8003f92 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f8e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f90:	e002      	b.n	8003f98 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f969 	bl	800426a <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d024      	beq.n	8003fec <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003faa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d003      	beq.n	8003fbe <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f943 	bl	8004242 <HAL_CAN_TxMailbox2CompleteCallback>
 8003fbc:	e016      	b.n	8003fec <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d004      	beq.n	8003fd2 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003fc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fce:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fd0:	e00c      	b.n	8003fec <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003fd2:	69bb      	ldr	r3, [r7, #24]
 8003fd4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d004      	beq.n	8003fe6 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe2:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fe4:	e002      	b.n	8003fec <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003fe6:	6878      	ldr	r0, [r7, #4]
 8003fe8:	f000 f949 	bl	800427e <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003fec:	6a3b      	ldr	r3, [r7, #32]
 8003fee:	f003 0308 	and.w	r3, r3, #8
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d00c      	beq.n	8004010 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003ff6:	697b      	ldr	r3, [r7, #20]
 8003ff8:	f003 0310 	and.w	r3, r3, #16
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d007      	beq.n	8004010 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004002:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004006:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	2210      	movs	r2, #16
 800400e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004010:	6a3b      	ldr	r3, [r7, #32]
 8004012:	f003 0304 	and.w	r3, r3, #4
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00b      	beq.n	8004032 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d006      	beq.n	8004032 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	2208      	movs	r2, #8
 800402a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 f930 	bl	8004292 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004032:	6a3b      	ldr	r3, [r7, #32]
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d009      	beq.n	8004050 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	f003 0303 	and.w	r3, r3, #3
 8004046:	2b00      	cmp	r3, #0
 8004048:	d002      	beq.n	8004050 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800404a:	6878      	ldr	r0, [r7, #4]
 800404c:	f7fd fbf8 	bl	8001840 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004050:	6a3b      	ldr	r3, [r7, #32]
 8004052:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00c      	beq.n	8004074 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	f003 0310 	and.w	r3, r3, #16
 8004060:	2b00      	cmp	r3, #0
 8004062:	d007      	beq.n	8004074 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800406a:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2210      	movs	r2, #16
 8004072:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	f003 0320 	and.w	r3, r3, #32
 800407a:	2b00      	cmp	r3, #0
 800407c:	d00b      	beq.n	8004096 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	f003 0308 	and.w	r3, r3, #8
 8004084:	2b00      	cmp	r3, #0
 8004086:	d006      	beq.n	8004096 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	2208      	movs	r2, #8
 800408e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f912 	bl	80042ba <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004096:	6a3b      	ldr	r3, [r7, #32]
 8004098:	f003 0310 	and.w	r3, r3, #16
 800409c:	2b00      	cmp	r3, #0
 800409e:	d009      	beq.n	80040b4 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	691b      	ldr	r3, [r3, #16]
 80040a6:	f003 0303 	and.w	r3, r3, #3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d002      	beq.n	80040b4 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80040ae:	6878      	ldr	r0, [r7, #4]
 80040b0:	f000 f8f9 	bl	80042a6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80040b4:	6a3b      	ldr	r3, [r7, #32]
 80040b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d00b      	beq.n	80040d6 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80040be:	69fb      	ldr	r3, [r7, #28]
 80040c0:	f003 0310 	and.w	r3, r3, #16
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d006      	beq.n	80040d6 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2210      	movs	r2, #16
 80040ce:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f000 f8fc 	bl	80042ce <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80040d6:	6a3b      	ldr	r3, [r7, #32]
 80040d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00b      	beq.n	80040f8 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80040e0:	69fb      	ldr	r3, [r7, #28]
 80040e2:	f003 0308 	and.w	r3, r3, #8
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d006      	beq.n	80040f8 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	2208      	movs	r2, #8
 80040f0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80040f2:	6878      	ldr	r0, [r7, #4]
 80040f4:	f000 f8f5 	bl	80042e2 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80040f8:	6a3b      	ldr	r3, [r7, #32]
 80040fa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d07b      	beq.n	80041fa <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d072      	beq.n	80041f2 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004112:	2b00      	cmp	r3, #0
 8004114:	d008      	beq.n	8004128 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004120:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004122:	f043 0301 	orr.w	r3, r3, #1
 8004126:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004128:	6a3b      	ldr	r3, [r7, #32]
 800412a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004138:	2b00      	cmp	r3, #0
 800413a:	d003      	beq.n	8004144 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800413c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800413e:	f043 0302 	orr.w	r3, r3, #2
 8004142:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800414a:	2b00      	cmp	r3, #0
 800414c:	d008      	beq.n	8004160 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004154:	2b00      	cmp	r3, #0
 8004156:	d003      	beq.n	8004160 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004158:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800415a:	f043 0304 	orr.w	r3, r3, #4
 800415e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004160:	6a3b      	ldr	r3, [r7, #32]
 8004162:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004166:	2b00      	cmp	r3, #0
 8004168:	d043      	beq.n	80041f2 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004170:	2b00      	cmp	r3, #0
 8004172:	d03e      	beq.n	80041f2 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800417a:	2b60      	cmp	r3, #96	@ 0x60
 800417c:	d02b      	beq.n	80041d6 <HAL_CAN_IRQHandler+0x32a>
 800417e:	2b60      	cmp	r3, #96	@ 0x60
 8004180:	d82e      	bhi.n	80041e0 <HAL_CAN_IRQHandler+0x334>
 8004182:	2b50      	cmp	r3, #80	@ 0x50
 8004184:	d022      	beq.n	80041cc <HAL_CAN_IRQHandler+0x320>
 8004186:	2b50      	cmp	r3, #80	@ 0x50
 8004188:	d82a      	bhi.n	80041e0 <HAL_CAN_IRQHandler+0x334>
 800418a:	2b40      	cmp	r3, #64	@ 0x40
 800418c:	d019      	beq.n	80041c2 <HAL_CAN_IRQHandler+0x316>
 800418e:	2b40      	cmp	r3, #64	@ 0x40
 8004190:	d826      	bhi.n	80041e0 <HAL_CAN_IRQHandler+0x334>
 8004192:	2b30      	cmp	r3, #48	@ 0x30
 8004194:	d010      	beq.n	80041b8 <HAL_CAN_IRQHandler+0x30c>
 8004196:	2b30      	cmp	r3, #48	@ 0x30
 8004198:	d822      	bhi.n	80041e0 <HAL_CAN_IRQHandler+0x334>
 800419a:	2b10      	cmp	r3, #16
 800419c:	d002      	beq.n	80041a4 <HAL_CAN_IRQHandler+0x2f8>
 800419e:	2b20      	cmp	r3, #32
 80041a0:	d005      	beq.n	80041ae <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80041a2:	e01d      	b.n	80041e0 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80041a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a6:	f043 0308 	orr.w	r3, r3, #8
 80041aa:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041ac:	e019      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80041ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b0:	f043 0310 	orr.w	r3, r3, #16
 80041b4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041b6:	e014      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80041b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ba:	f043 0320 	orr.w	r3, r3, #32
 80041be:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041c0:	e00f      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80041c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041ca:	e00a      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80041cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041d2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041d4:	e005      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80041d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041dc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041de:	e000      	b.n	80041e2 <HAL_CAN_IRQHandler+0x336>
            break;
 80041e0:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	699a      	ldr	r2, [r3, #24]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80041f0:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	2204      	movs	r2, #4
 80041f8:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80041fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d008      	beq.n	8004212 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004206:	431a      	orrs	r2, r3
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f872 	bl	80042f6 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004212:	bf00      	nop
 8004214:	3728      	adds	r7, #40	@ 0x28
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}

0800421a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800421a:	b480      	push	{r7}
 800421c:	b083      	sub	sp, #12
 800421e:	af00      	add	r7, sp, #0
 8004220:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004236:	bf00      	nop
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004242:	b480      	push	{r7}
 8004244:	b083      	sub	sp, #12
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800424a:	bf00      	nop
 800424c:	370c      	adds	r7, #12
 800424e:	46bd      	mov	sp, r7
 8004250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004254:	4770      	bx	lr

08004256 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004256:	b480      	push	{r7}
 8004258:	b083      	sub	sp, #12
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800425e:	bf00      	nop
 8004260:	370c      	adds	r7, #12
 8004262:	46bd      	mov	sp, r7
 8004264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004268:	4770      	bx	lr

0800426a <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800426a:	b480      	push	{r7}
 800426c:	b083      	sub	sp, #12
 800426e:	af00      	add	r7, sp, #0
 8004270:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004272:	bf00      	nop
 8004274:	370c      	adds	r7, #12
 8004276:	46bd      	mov	sp, r7
 8004278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427c:	4770      	bx	lr

0800427e <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800427e:	b480      	push	{r7}
 8004280:	b083      	sub	sp, #12
 8004282:	af00      	add	r7, sp, #0
 8004284:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004286:	bf00      	nop
 8004288:	370c      	adds	r7, #12
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800429a:	bf00      	nop
 800429c:	370c      	adds	r7, #12
 800429e:	46bd      	mov	sp, r7
 80042a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a4:	4770      	bx	lr

080042a6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80042a6:	b480      	push	{r7}
 80042a8:	b083      	sub	sp, #12
 80042aa:	af00      	add	r7, sp, #0
 80042ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80042ae:	bf00      	nop
 80042b0:	370c      	adds	r7, #12
 80042b2:	46bd      	mov	sp, r7
 80042b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b8:	4770      	bx	lr

080042ba <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80042ba:	b480      	push	{r7}
 80042bc:	b083      	sub	sp, #12
 80042be:	af00      	add	r7, sp, #0
 80042c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80042c2:	bf00      	nop
 80042c4:	370c      	adds	r7, #12
 80042c6:	46bd      	mov	sp, r7
 80042c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042cc:	4770      	bx	lr

080042ce <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80042ce:	b480      	push	{r7}
 80042d0:	b083      	sub	sp, #12
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80042d6:	bf00      	nop
 80042d8:	370c      	adds	r7, #12
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800430c:	b480      	push	{r7}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	f003 0307 	and.w	r3, r3, #7
 800431a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800431c:	4b0c      	ldr	r3, [pc, #48]	@ (8004350 <__NVIC_SetPriorityGrouping+0x44>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004328:	4013      	ands	r3, r2
 800432a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004334:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004338:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800433c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800433e:	4a04      	ldr	r2, [pc, #16]	@ (8004350 <__NVIC_SetPriorityGrouping+0x44>)
 8004340:	68bb      	ldr	r3, [r7, #8]
 8004342:	60d3      	str	r3, [r2, #12]
}
 8004344:	bf00      	nop
 8004346:	3714      	adds	r7, #20
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr
 8004350:	e000ed00 	.word	0xe000ed00

08004354 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004354:	b480      	push	{r7}
 8004356:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004358:	4b04      	ldr	r3, [pc, #16]	@ (800436c <__NVIC_GetPriorityGrouping+0x18>)
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	0a1b      	lsrs	r3, r3, #8
 800435e:	f003 0307 	and.w	r3, r3, #7
}
 8004362:	4618      	mov	r0, r3
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr
 800436c:	e000ed00 	.word	0xe000ed00

08004370 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004370:	b480      	push	{r7}
 8004372:	b083      	sub	sp, #12
 8004374:	af00      	add	r7, sp, #0
 8004376:	4603      	mov	r3, r0
 8004378:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800437a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800437e:	2b00      	cmp	r3, #0
 8004380:	db0b      	blt.n	800439a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004382:	79fb      	ldrb	r3, [r7, #7]
 8004384:	f003 021f 	and.w	r2, r3, #31
 8004388:	4907      	ldr	r1, [pc, #28]	@ (80043a8 <__NVIC_EnableIRQ+0x38>)
 800438a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800438e:	095b      	lsrs	r3, r3, #5
 8004390:	2001      	movs	r0, #1
 8004392:	fa00 f202 	lsl.w	r2, r0, r2
 8004396:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800439a:	bf00      	nop
 800439c:	370c      	adds	r7, #12
 800439e:	46bd      	mov	sp, r7
 80043a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a4:	4770      	bx	lr
 80043a6:	bf00      	nop
 80043a8:	e000e100 	.word	0xe000e100

080043ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80043ac:	b480      	push	{r7}
 80043ae:	b083      	sub	sp, #12
 80043b0:	af00      	add	r7, sp, #0
 80043b2:	4603      	mov	r3, r0
 80043b4:	6039      	str	r1, [r7, #0]
 80043b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	db0a      	blt.n	80043d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	b2da      	uxtb	r2, r3
 80043c4:	490c      	ldr	r1, [pc, #48]	@ (80043f8 <__NVIC_SetPriority+0x4c>)
 80043c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043ca:	0112      	lsls	r2, r2, #4
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	440b      	add	r3, r1
 80043d0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043d4:	e00a      	b.n	80043ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	b2da      	uxtb	r2, r3
 80043da:	4908      	ldr	r1, [pc, #32]	@ (80043fc <__NVIC_SetPriority+0x50>)
 80043dc:	79fb      	ldrb	r3, [r7, #7]
 80043de:	f003 030f 	and.w	r3, r3, #15
 80043e2:	3b04      	subs	r3, #4
 80043e4:	0112      	lsls	r2, r2, #4
 80043e6:	b2d2      	uxtb	r2, r2
 80043e8:	440b      	add	r3, r1
 80043ea:	761a      	strb	r2, [r3, #24]
}
 80043ec:	bf00      	nop
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	e000e100 	.word	0xe000e100
 80043fc:	e000ed00 	.word	0xe000ed00

08004400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004400:	b480      	push	{r7}
 8004402:	b089      	sub	sp, #36	@ 0x24
 8004404:	af00      	add	r7, sp, #0
 8004406:	60f8      	str	r0, [r7, #12]
 8004408:	60b9      	str	r1, [r7, #8]
 800440a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f003 0307 	and.w	r3, r3, #7
 8004412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	f1c3 0307 	rsb	r3, r3, #7
 800441a:	2b04      	cmp	r3, #4
 800441c:	bf28      	it	cs
 800441e:	2304      	movcs	r3, #4
 8004420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	3304      	adds	r3, #4
 8004426:	2b06      	cmp	r3, #6
 8004428:	d902      	bls.n	8004430 <NVIC_EncodePriority+0x30>
 800442a:	69fb      	ldr	r3, [r7, #28]
 800442c:	3b03      	subs	r3, #3
 800442e:	e000      	b.n	8004432 <NVIC_EncodePriority+0x32>
 8004430:	2300      	movs	r3, #0
 8004432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004434:	f04f 32ff 	mov.w	r2, #4294967295
 8004438:	69bb      	ldr	r3, [r7, #24]
 800443a:	fa02 f303 	lsl.w	r3, r2, r3
 800443e:	43da      	mvns	r2, r3
 8004440:	68bb      	ldr	r3, [r7, #8]
 8004442:	401a      	ands	r2, r3
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004448:	f04f 31ff 	mov.w	r1, #4294967295
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	fa01 f303 	lsl.w	r3, r1, r3
 8004452:	43d9      	mvns	r1, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004458:	4313      	orrs	r3, r2
         );
}
 800445a:	4618      	mov	r0, r3
 800445c:	3724      	adds	r7, #36	@ 0x24
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
	...

08004468 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	3b01      	subs	r3, #1
 8004474:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004478:	d301      	bcc.n	800447e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800447a:	2301      	movs	r3, #1
 800447c:	e00f      	b.n	800449e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800447e:	4a0a      	ldr	r2, [pc, #40]	@ (80044a8 <SysTick_Config+0x40>)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3b01      	subs	r3, #1
 8004484:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004486:	210f      	movs	r1, #15
 8004488:	f04f 30ff 	mov.w	r0, #4294967295
 800448c:	f7ff ff8e 	bl	80043ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004490:	4b05      	ldr	r3, [pc, #20]	@ (80044a8 <SysTick_Config+0x40>)
 8004492:	2200      	movs	r2, #0
 8004494:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004496:	4b04      	ldr	r3, [pc, #16]	@ (80044a8 <SysTick_Config+0x40>)
 8004498:	2207      	movs	r2, #7
 800449a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800449c:	2300      	movs	r3, #0
}
 800449e:	4618      	mov	r0, r3
 80044a0:	3708      	adds	r7, #8
 80044a2:	46bd      	mov	sp, r7
 80044a4:	bd80      	pop	{r7, pc}
 80044a6:	bf00      	nop
 80044a8:	e000e010 	.word	0xe000e010

080044ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044ac:	b580      	push	{r7, lr}
 80044ae:	b082      	sub	sp, #8
 80044b0:	af00      	add	r7, sp, #0
 80044b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7ff ff29 	bl	800430c <__NVIC_SetPriorityGrouping>
}
 80044ba:	bf00      	nop
 80044bc:	3708      	adds	r7, #8
 80044be:	46bd      	mov	sp, r7
 80044c0:	bd80      	pop	{r7, pc}

080044c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80044c2:	b580      	push	{r7, lr}
 80044c4:	b086      	sub	sp, #24
 80044c6:	af00      	add	r7, sp, #0
 80044c8:	4603      	mov	r3, r0
 80044ca:	60b9      	str	r1, [r7, #8]
 80044cc:	607a      	str	r2, [r7, #4]
 80044ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80044d0:	2300      	movs	r3, #0
 80044d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80044d4:	f7ff ff3e 	bl	8004354 <__NVIC_GetPriorityGrouping>
 80044d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044da:	687a      	ldr	r2, [r7, #4]
 80044dc:	68b9      	ldr	r1, [r7, #8]
 80044de:	6978      	ldr	r0, [r7, #20]
 80044e0:	f7ff ff8e 	bl	8004400 <NVIC_EncodePriority>
 80044e4:	4602      	mov	r2, r0
 80044e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044ea:	4611      	mov	r1, r2
 80044ec:	4618      	mov	r0, r3
 80044ee:	f7ff ff5d 	bl	80043ac <__NVIC_SetPriority>
}
 80044f2:	bf00      	nop
 80044f4:	3718      	adds	r7, #24
 80044f6:	46bd      	mov	sp, r7
 80044f8:	bd80      	pop	{r7, pc}

080044fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044fa:	b580      	push	{r7, lr}
 80044fc:	b082      	sub	sp, #8
 80044fe:	af00      	add	r7, sp, #0
 8004500:	4603      	mov	r3, r0
 8004502:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004508:	4618      	mov	r0, r3
 800450a:	f7ff ff31 	bl	8004370 <__NVIC_EnableIRQ>
}
 800450e:	bf00      	nop
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}

08004516 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004516:	b580      	push	{r7, lr}
 8004518:	b082      	sub	sp, #8
 800451a:	af00      	add	r7, sp, #0
 800451c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7ff ffa2 	bl	8004468 <SysTick_Config>
 8004524:	4603      	mov	r3, r0
}
 8004526:	4618      	mov	r0, r3
 8004528:	3708      	adds	r7, #8
 800452a:	46bd      	mov	sp, r7
 800452c:	bd80      	pop	{r7, pc}
	...

08004530 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	b086      	sub	sp, #24
 8004534:	af00      	add	r7, sp, #0
 8004536:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004538:	2300      	movs	r3, #0
 800453a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800453c:	f7ff f850 	bl	80035e0 <HAL_GetTick>
 8004540:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b00      	cmp	r3, #0
 8004546:	d101      	bne.n	800454c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004548:	2301      	movs	r3, #1
 800454a:	e099      	b.n	8004680 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2202      	movs	r2, #2
 8004550:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2200      	movs	r2, #0
 8004558:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f022 0201 	bic.w	r2, r2, #1
 800456a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800456c:	e00f      	b.n	800458e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800456e:	f7ff f837 	bl	80035e0 <HAL_GetTick>
 8004572:	4602      	mov	r2, r0
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	1ad3      	subs	r3, r2, r3
 8004578:	2b05      	cmp	r3, #5
 800457a:	d908      	bls.n	800458e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2220      	movs	r2, #32
 8004580:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2203      	movs	r2, #3
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800458a:	2303      	movs	r3, #3
 800458c:	e078      	b.n	8004680 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d1e8      	bne.n	800456e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80045a4:	697a      	ldr	r2, [r7, #20]
 80045a6:	4b38      	ldr	r3, [pc, #224]	@ (8004688 <HAL_DMA_Init+0x158>)
 80045a8:	4013      	ands	r3, r2
 80045aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	689b      	ldr	r3, [r3, #8]
 80045b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	691b      	ldr	r3, [r3, #16]
 80045c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80045c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	699b      	ldr	r3, [r3, #24]
 80045cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80045d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a1b      	ldr	r3, [r3, #32]
 80045d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	4313      	orrs	r3, r2
 80045de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	2b04      	cmp	r3, #4
 80045e6:	d107      	bne.n	80045f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f0:	4313      	orrs	r3, r2
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	4313      	orrs	r3, r2
 80045f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	697a      	ldr	r2, [r7, #20]
 80045fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f023 0307 	bic.w	r3, r3, #7
 800460e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004614:	697a      	ldr	r2, [r7, #20]
 8004616:	4313      	orrs	r3, r2
 8004618:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800461e:	2b04      	cmp	r3, #4
 8004620:	d117      	bne.n	8004652 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	4313      	orrs	r3, r2
 800462a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00e      	beq.n	8004652 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004634:	6878      	ldr	r0, [r7, #4]
 8004636:	f000 fa89 	bl	8004b4c <DMA_CheckFifoParam>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d008      	beq.n	8004652 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2240      	movs	r2, #64	@ 0x40
 8004644:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2201      	movs	r2, #1
 800464a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800464e:	2301      	movs	r3, #1
 8004650:	e016      	b.n	8004680 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	697a      	ldr	r2, [r7, #20]
 8004658:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800465a:	6878      	ldr	r0, [r7, #4]
 800465c:	f000 fa40 	bl	8004ae0 <DMA_CalcBaseAndBitshift>
 8004660:	4603      	mov	r3, r0
 8004662:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004668:	223f      	movs	r2, #63	@ 0x3f
 800466a:	409a      	lsls	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2201      	movs	r2, #1
 800467a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	4618      	mov	r0, r3
 8004682:	3718      	adds	r7, #24
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	f010803f 	.word	0xf010803f

0800468c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b084      	sub	sp, #16
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004698:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800469a:	f7fe ffa1 	bl	80035e0 <HAL_GetTick>
 800469e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	2b02      	cmp	r3, #2
 80046aa:	d008      	beq.n	80046be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2280      	movs	r2, #128	@ 0x80
 80046b0:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	2200      	movs	r2, #0
 80046b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80046ba:	2301      	movs	r3, #1
 80046bc:	e052      	b.n	8004764 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681a      	ldr	r2, [r3, #0]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0216 	bic.w	r2, r2, #22
 80046cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	695a      	ldr	r2, [r3, #20]
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d103      	bne.n	80046ee <HAL_DMA_Abort+0x62>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d007      	beq.n	80046fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	681a      	ldr	r2, [r3, #0]
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f022 0208 	bic.w	r2, r2, #8
 80046fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681a      	ldr	r2, [r3, #0]
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0201 	bic.w	r2, r2, #1
 800470c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800470e:	e013      	b.n	8004738 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004710:	f7fe ff66 	bl	80035e0 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	68bb      	ldr	r3, [r7, #8]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b05      	cmp	r3, #5
 800471c:	d90c      	bls.n	8004738 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2220      	movs	r2, #32
 8004722:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2203      	movs	r2, #3
 8004728:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e015      	b.n	8004764 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	f003 0301 	and.w	r3, r3, #1
 8004742:	2b00      	cmp	r3, #0
 8004744:	d1e4      	bne.n	8004710 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800474a:	223f      	movs	r2, #63	@ 0x3f
 800474c:	409a      	lsls	r2, r3
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8004762:	2300      	movs	r3, #0
}
 8004764:	4618      	mov	r0, r3
 8004766:	3710      	adds	r7, #16
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800476c:	b480      	push	{r7}
 800476e:	b083      	sub	sp, #12
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800477a:	b2db      	uxtb	r3, r3
 800477c:	2b02      	cmp	r3, #2
 800477e:	d004      	beq.n	800478a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2280      	movs	r2, #128	@ 0x80
 8004784:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e00c      	b.n	80047a4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2205      	movs	r2, #5
 800478e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f022 0201 	bic.w	r2, r2, #1
 80047a0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80047a2:	2300      	movs	r3, #0
}
 80047a4:	4618      	mov	r0, r3
 80047a6:	370c      	adds	r7, #12
 80047a8:	46bd      	mov	sp, r7
 80047aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ae:	4770      	bx	lr

080047b0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80047b0:	b580      	push	{r7, lr}
 80047b2:	b086      	sub	sp, #24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047b8:	2300      	movs	r3, #0
 80047ba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047bc:	4b8e      	ldr	r3, [pc, #568]	@ (80049f8 <HAL_DMA_IRQHandler+0x248>)
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	4a8e      	ldr	r2, [pc, #568]	@ (80049fc <HAL_DMA_IRQHandler+0x24c>)
 80047c2:	fba2 2303 	umull	r2, r3, r2, r3
 80047c6:	0a9b      	lsrs	r3, r3, #10
 80047c8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ce:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047da:	2208      	movs	r2, #8
 80047dc:	409a      	lsls	r2, r3
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	4013      	ands	r3, r2
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d01a      	beq.n	800481c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f003 0304 	and.w	r3, r3, #4
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d013      	beq.n	800481c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	681a      	ldr	r2, [r3, #0]
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f022 0204 	bic.w	r2, r2, #4
 8004802:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004808:	2208      	movs	r2, #8
 800480a:	409a      	lsls	r2, r3
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004814:	f043 0201 	orr.w	r2, r3, #1
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004820:	2201      	movs	r2, #1
 8004822:	409a      	lsls	r2, r3
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4013      	ands	r3, r2
 8004828:	2b00      	cmp	r3, #0
 800482a:	d012      	beq.n	8004852 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	695b      	ldr	r3, [r3, #20]
 8004832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004836:	2b00      	cmp	r3, #0
 8004838:	d00b      	beq.n	8004852 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483e:	2201      	movs	r2, #1
 8004840:	409a      	lsls	r2, r3
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800484a:	f043 0202 	orr.w	r2, r3, #2
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004856:	2204      	movs	r2, #4
 8004858:	409a      	lsls	r2, r3
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	4013      	ands	r3, r2
 800485e:	2b00      	cmp	r3, #0
 8004860:	d012      	beq.n	8004888 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d00b      	beq.n	8004888 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004874:	2204      	movs	r2, #4
 8004876:	409a      	lsls	r2, r3
 8004878:	693b      	ldr	r3, [r7, #16]
 800487a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004880:	f043 0204 	orr.w	r2, r3, #4
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800488c:	2210      	movs	r2, #16
 800488e:	409a      	lsls	r2, r3
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	4013      	ands	r3, r2
 8004894:	2b00      	cmp	r3, #0
 8004896:	d043      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 0308 	and.w	r3, r3, #8
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d03c      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80048aa:	2210      	movs	r2, #16
 80048ac:	409a      	lsls	r2, r3
 80048ae:	693b      	ldr	r3, [r7, #16]
 80048b0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d018      	beq.n	80048f2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d108      	bne.n	80048e0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d024      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048da:	6878      	ldr	r0, [r7, #4]
 80048dc:	4798      	blx	r3
 80048de:	e01f      	b.n	8004920 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d01b      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048ec:	6878      	ldr	r0, [r7, #4]
 80048ee:	4798      	blx	r3
 80048f0:	e016      	b.n	8004920 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d107      	bne.n	8004910 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	681a      	ldr	r2, [r3, #0]
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	f022 0208 	bic.w	r2, r2, #8
 800490e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004914:	2b00      	cmp	r3, #0
 8004916:	d003      	beq.n	8004920 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800491c:	6878      	ldr	r0, [r7, #4]
 800491e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004924:	2220      	movs	r2, #32
 8004926:	409a      	lsls	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4013      	ands	r3, r2
 800492c:	2b00      	cmp	r3, #0
 800492e:	f000 808f 	beq.w	8004a50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f003 0310 	and.w	r3, r3, #16
 800493c:	2b00      	cmp	r3, #0
 800493e:	f000 8087 	beq.w	8004a50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004946:	2220      	movs	r2, #32
 8004948:	409a      	lsls	r2, r3
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004954:	b2db      	uxtb	r3, r3
 8004956:	2b05      	cmp	r3, #5
 8004958:	d136      	bne.n	80049c8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0216 	bic.w	r2, r2, #22
 8004968:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	695a      	ldr	r2, [r3, #20]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004978:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d103      	bne.n	800498a <HAL_DMA_IRQHandler+0x1da>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004986:	2b00      	cmp	r3, #0
 8004988:	d007      	beq.n	800499a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0208 	bic.w	r2, r2, #8
 8004998:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800499e:	223f      	movs	r2, #63	@ 0x3f
 80049a0:	409a      	lsls	r2, r3
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	2201      	movs	r2, #1
 80049aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2200      	movs	r2, #0
 80049b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d07e      	beq.n	8004abc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	4798      	blx	r3
        }
        return;
 80049c6:	e079      	b.n	8004abc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d01d      	beq.n	8004a12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d10d      	bne.n	8004a00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d031      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049f0:	6878      	ldr	r0, [r7, #4]
 80049f2:	4798      	blx	r3
 80049f4:	e02c      	b.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
 80049f6:	bf00      	nop
 80049f8:	20000004 	.word	0x20000004
 80049fc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d023      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	4798      	blx	r3
 8004a10:	e01e      	b.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d10f      	bne.n	8004a40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0210 	bic.w	r2, r2, #16
 8004a2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d003      	beq.n	8004a50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d032      	beq.n	8004abe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a5c:	f003 0301 	and.w	r3, r3, #1
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d022      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	2205      	movs	r2, #5
 8004a68:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681a      	ldr	r2, [r3, #0]
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f022 0201 	bic.w	r2, r2, #1
 8004a7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	3301      	adds	r3, #1
 8004a80:	60bb      	str	r3, [r7, #8]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	429a      	cmp	r2, r3
 8004a86:	d307      	bcc.n	8004a98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	f003 0301 	and.w	r3, r3, #1
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1f2      	bne.n	8004a7c <HAL_DMA_IRQHandler+0x2cc>
 8004a96:	e000      	b.n	8004a9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	2201      	movs	r2, #1
 8004a9e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d005      	beq.n	8004abe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	4798      	blx	r3
 8004aba:	e000      	b.n	8004abe <HAL_DMA_IRQHandler+0x30e>
        return;
 8004abc:	bf00      	nop
    }
  }
}
 8004abe:	3718      	adds	r7, #24
 8004ac0:	46bd      	mov	sp, r7
 8004ac2:	bd80      	pop	{r7, pc}

08004ac4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b083      	sub	sp, #12
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004ad2:	b2db      	uxtb	r3, r3
}
 8004ad4:	4618      	mov	r0, r3
 8004ad6:	370c      	adds	r7, #12
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr

08004ae0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	b085      	sub	sp, #20
 8004ae4:	af00      	add	r7, sp, #0
 8004ae6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	b2db      	uxtb	r3, r3
 8004aee:	3b10      	subs	r3, #16
 8004af0:	4a14      	ldr	r2, [pc, #80]	@ (8004b44 <DMA_CalcBaseAndBitshift+0x64>)
 8004af2:	fba2 2303 	umull	r2, r3, r2, r3
 8004af6:	091b      	lsrs	r3, r3, #4
 8004af8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004afa:	4a13      	ldr	r2, [pc, #76]	@ (8004b48 <DMA_CalcBaseAndBitshift+0x68>)
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4413      	add	r3, r2
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	461a      	mov	r2, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2b03      	cmp	r3, #3
 8004b0c:	d909      	bls.n	8004b22 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b16:	f023 0303 	bic.w	r3, r3, #3
 8004b1a:	1d1a      	adds	r2, r3, #4
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b20:	e007      	b.n	8004b32 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b2a:	f023 0303 	bic.w	r3, r3, #3
 8004b2e:	687a      	ldr	r2, [r7, #4]
 8004b30:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3714      	adds	r7, #20
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b40:	4770      	bx	lr
 8004b42:	bf00      	nop
 8004b44:	aaaaaaab 	.word	0xaaaaaaab
 8004b48:	0800cb0c 	.word	0x0800cb0c

08004b4c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004b54:	2300      	movs	r3, #0
 8004b56:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b5c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d11f      	bne.n	8004ba6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	2b03      	cmp	r3, #3
 8004b6a:	d856      	bhi.n	8004c1a <DMA_CheckFifoParam+0xce>
 8004b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8004b74 <DMA_CheckFifoParam+0x28>)
 8004b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b72:	bf00      	nop
 8004b74:	08004b85 	.word	0x08004b85
 8004b78:	08004b97 	.word	0x08004b97
 8004b7c:	08004b85 	.word	0x08004b85
 8004b80:	08004c1b 	.word	0x08004c1b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b88:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d046      	beq.n	8004c1e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004b90:	2301      	movs	r3, #1
 8004b92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004b94:	e043      	b.n	8004c1e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b9a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004b9e:	d140      	bne.n	8004c22 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004ba4:	e03d      	b.n	8004c22 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	699b      	ldr	r3, [r3, #24]
 8004baa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004bae:	d121      	bne.n	8004bf4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004bb0:	68bb      	ldr	r3, [r7, #8]
 8004bb2:	2b03      	cmp	r3, #3
 8004bb4:	d837      	bhi.n	8004c26 <DMA_CheckFifoParam+0xda>
 8004bb6:	a201      	add	r2, pc, #4	@ (adr r2, 8004bbc <DMA_CheckFifoParam+0x70>)
 8004bb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bbc:	08004bcd 	.word	0x08004bcd
 8004bc0:	08004bd3 	.word	0x08004bd3
 8004bc4:	08004bcd 	.word	0x08004bcd
 8004bc8:	08004be5 	.word	0x08004be5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	73fb      	strb	r3, [r7, #15]
      break;
 8004bd0:	e030      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d025      	beq.n	8004c2a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004be2:	e022      	b.n	8004c2a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bec:	d11f      	bne.n	8004c2e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004bf2:	e01c      	b.n	8004c2e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004bf4:	68bb      	ldr	r3, [r7, #8]
 8004bf6:	2b02      	cmp	r3, #2
 8004bf8:	d903      	bls.n	8004c02 <DMA_CheckFifoParam+0xb6>
 8004bfa:	68bb      	ldr	r3, [r7, #8]
 8004bfc:	2b03      	cmp	r3, #3
 8004bfe:	d003      	beq.n	8004c08 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c00:	e018      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c02:	2301      	movs	r3, #1
 8004c04:	73fb      	strb	r3, [r7, #15]
      break;
 8004c06:	e015      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d00e      	beq.n	8004c32 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c14:	2301      	movs	r3, #1
 8004c16:	73fb      	strb	r3, [r7, #15]
      break;
 8004c18:	e00b      	b.n	8004c32 <DMA_CheckFifoParam+0xe6>
      break;
 8004c1a:	bf00      	nop
 8004c1c:	e00a      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;
 8004c1e:	bf00      	nop
 8004c20:	e008      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;
 8004c22:	bf00      	nop
 8004c24:	e006      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;
 8004c26:	bf00      	nop
 8004c28:	e004      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;
 8004c2a:	bf00      	nop
 8004c2c:	e002      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c2e:	bf00      	nop
 8004c30:	e000      	b.n	8004c34 <DMA_CheckFifoParam+0xe8>
      break;
 8004c32:	bf00      	nop
    }
  } 
  
  return status; 
 8004c34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c40:	4770      	bx	lr
 8004c42:	bf00      	nop

08004c44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c44:	b480      	push	{r7}
 8004c46:	b089      	sub	sp, #36	@ 0x24
 8004c48:	af00      	add	r7, sp, #0
 8004c4a:	6078      	str	r0, [r7, #4]
 8004c4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004c4e:	2300      	movs	r3, #0
 8004c50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004c52:	2300      	movs	r3, #0
 8004c54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004c56:	2300      	movs	r3, #0
 8004c58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004c5a:	2300      	movs	r3, #0
 8004c5c:	61fb      	str	r3, [r7, #28]
 8004c5e:	e16b      	b.n	8004f38 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004c60:	2201      	movs	r2, #1
 8004c62:	69fb      	ldr	r3, [r7, #28]
 8004c64:	fa02 f303 	lsl.w	r3, r2, r3
 8004c68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	697a      	ldr	r2, [r7, #20]
 8004c70:	4013      	ands	r3, r2
 8004c72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004c74:	693a      	ldr	r2, [r7, #16]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	429a      	cmp	r2, r3
 8004c7a:	f040 815a 	bne.w	8004f32 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f003 0303 	and.w	r3, r3, #3
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d005      	beq.n	8004c96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	685b      	ldr	r3, [r3, #4]
 8004c8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004c92:	2b02      	cmp	r3, #2
 8004c94:	d130      	bne.n	8004cf8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004c9c:	69fb      	ldr	r3, [r7, #28]
 8004c9e:	005b      	lsls	r3, r3, #1
 8004ca0:	2203      	movs	r2, #3
 8004ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca6:	43db      	mvns	r3, r3
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	4013      	ands	r3, r2
 8004cac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cae:	683b      	ldr	r3, [r7, #0]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	69fb      	ldr	r3, [r7, #28]
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	69ba      	ldr	r2, [r7, #24]
 8004cc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	685b      	ldr	r3, [r3, #4]
 8004cca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004ccc:	2201      	movs	r2, #1
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	69ba      	ldr	r2, [r7, #24]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	091b      	lsrs	r3, r3, #4
 8004ce2:	f003 0201 	and.w	r2, r3, #1
 8004ce6:	69fb      	ldr	r3, [r7, #28]
 8004ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8004cec:	69ba      	ldr	r2, [r7, #24]
 8004cee:	4313      	orrs	r3, r2
 8004cf0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004cf8:	683b      	ldr	r3, [r7, #0]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	f003 0303 	and.w	r3, r3, #3
 8004d00:	2b03      	cmp	r3, #3
 8004d02:	d017      	beq.n	8004d34 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68db      	ldr	r3, [r3, #12]
 8004d08:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	005b      	lsls	r3, r3, #1
 8004d0e:	2203      	movs	r2, #3
 8004d10:	fa02 f303 	lsl.w	r3, r2, r3
 8004d14:	43db      	mvns	r3, r3
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	4013      	ands	r3, r2
 8004d1a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	689a      	ldr	r2, [r3, #8]
 8004d20:	69fb      	ldr	r3, [r7, #28]
 8004d22:	005b      	lsls	r3, r3, #1
 8004d24:	fa02 f303 	lsl.w	r3, r2, r3
 8004d28:	69ba      	ldr	r2, [r7, #24]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	69ba      	ldr	r2, [r7, #24]
 8004d32:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	685b      	ldr	r3, [r3, #4]
 8004d38:	f003 0303 	and.w	r3, r3, #3
 8004d3c:	2b02      	cmp	r3, #2
 8004d3e:	d123      	bne.n	8004d88 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d40:	69fb      	ldr	r3, [r7, #28]
 8004d42:	08da      	lsrs	r2, r3, #3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	3208      	adds	r2, #8
 8004d48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	f003 0307 	and.w	r3, r3, #7
 8004d54:	009b      	lsls	r3, r3, #2
 8004d56:	220f      	movs	r2, #15
 8004d58:	fa02 f303 	lsl.w	r3, r2, r3
 8004d5c:	43db      	mvns	r3, r3
 8004d5e:	69ba      	ldr	r2, [r7, #24]
 8004d60:	4013      	ands	r3, r2
 8004d62:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	69fb      	ldr	r3, [r7, #28]
 8004d6a:	f003 0307 	and.w	r3, r3, #7
 8004d6e:	009b      	lsls	r3, r3, #2
 8004d70:	fa02 f303 	lsl.w	r3, r2, r3
 8004d74:	69ba      	ldr	r2, [r7, #24]
 8004d76:	4313      	orrs	r3, r2
 8004d78:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004d7a:	69fb      	ldr	r3, [r7, #28]
 8004d7c:	08da      	lsrs	r2, r3, #3
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	3208      	adds	r2, #8
 8004d82:	69b9      	ldr	r1, [r7, #24]
 8004d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004d8e:	69fb      	ldr	r3, [r7, #28]
 8004d90:	005b      	lsls	r3, r3, #1
 8004d92:	2203      	movs	r2, #3
 8004d94:	fa02 f303 	lsl.w	r3, r2, r3
 8004d98:	43db      	mvns	r3, r3
 8004d9a:	69ba      	ldr	r2, [r7, #24]
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	f003 0203 	and.w	r2, r3, #3
 8004da8:	69fb      	ldr	r3, [r7, #28]
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	fa02 f303 	lsl.w	r3, r2, r3
 8004db0:	69ba      	ldr	r2, [r7, #24]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69ba      	ldr	r2, [r7, #24]
 8004dba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	f000 80b4 	beq.w	8004f32 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004dca:	2300      	movs	r3, #0
 8004dcc:	60fb      	str	r3, [r7, #12]
 8004dce:	4b60      	ldr	r3, [pc, #384]	@ (8004f50 <HAL_GPIO_Init+0x30c>)
 8004dd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dd2:	4a5f      	ldr	r2, [pc, #380]	@ (8004f50 <HAL_GPIO_Init+0x30c>)
 8004dd4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004dd8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004dda:	4b5d      	ldr	r3, [pc, #372]	@ (8004f50 <HAL_GPIO_Init+0x30c>)
 8004ddc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dde:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004de2:	60fb      	str	r3, [r7, #12]
 8004de4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004de6:	4a5b      	ldr	r2, [pc, #364]	@ (8004f54 <HAL_GPIO_Init+0x310>)
 8004de8:	69fb      	ldr	r3, [r7, #28]
 8004dea:	089b      	lsrs	r3, r3, #2
 8004dec:	3302      	adds	r3, #2
 8004dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004df4:	69fb      	ldr	r3, [r7, #28]
 8004df6:	f003 0303 	and.w	r3, r3, #3
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	220f      	movs	r2, #15
 8004dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004e02:	43db      	mvns	r3, r3
 8004e04:	69ba      	ldr	r2, [r7, #24]
 8004e06:	4013      	ands	r3, r2
 8004e08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	4a52      	ldr	r2, [pc, #328]	@ (8004f58 <HAL_GPIO_Init+0x314>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d02b      	beq.n	8004e6a <HAL_GPIO_Init+0x226>
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	4a51      	ldr	r2, [pc, #324]	@ (8004f5c <HAL_GPIO_Init+0x318>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d025      	beq.n	8004e66 <HAL_GPIO_Init+0x222>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	4a50      	ldr	r2, [pc, #320]	@ (8004f60 <HAL_GPIO_Init+0x31c>)
 8004e1e:	4293      	cmp	r3, r2
 8004e20:	d01f      	beq.n	8004e62 <HAL_GPIO_Init+0x21e>
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	4a4f      	ldr	r2, [pc, #316]	@ (8004f64 <HAL_GPIO_Init+0x320>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d019      	beq.n	8004e5e <HAL_GPIO_Init+0x21a>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	4a4e      	ldr	r2, [pc, #312]	@ (8004f68 <HAL_GPIO_Init+0x324>)
 8004e2e:	4293      	cmp	r3, r2
 8004e30:	d013      	beq.n	8004e5a <HAL_GPIO_Init+0x216>
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4a4d      	ldr	r2, [pc, #308]	@ (8004f6c <HAL_GPIO_Init+0x328>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d00d      	beq.n	8004e56 <HAL_GPIO_Init+0x212>
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	4a4c      	ldr	r2, [pc, #304]	@ (8004f70 <HAL_GPIO_Init+0x32c>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d007      	beq.n	8004e52 <HAL_GPIO_Init+0x20e>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	4a4b      	ldr	r2, [pc, #300]	@ (8004f74 <HAL_GPIO_Init+0x330>)
 8004e46:	4293      	cmp	r3, r2
 8004e48:	d101      	bne.n	8004e4e <HAL_GPIO_Init+0x20a>
 8004e4a:	2307      	movs	r3, #7
 8004e4c:	e00e      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e4e:	2308      	movs	r3, #8
 8004e50:	e00c      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e52:	2306      	movs	r3, #6
 8004e54:	e00a      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e56:	2305      	movs	r3, #5
 8004e58:	e008      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e5a:	2304      	movs	r3, #4
 8004e5c:	e006      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e5e:	2303      	movs	r3, #3
 8004e60:	e004      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e62:	2302      	movs	r3, #2
 8004e64:	e002      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e66:	2301      	movs	r3, #1
 8004e68:	e000      	b.n	8004e6c <HAL_GPIO_Init+0x228>
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	69fa      	ldr	r2, [r7, #28]
 8004e6e:	f002 0203 	and.w	r2, r2, #3
 8004e72:	0092      	lsls	r2, r2, #2
 8004e74:	4093      	lsls	r3, r2
 8004e76:	69ba      	ldr	r2, [r7, #24]
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e7c:	4935      	ldr	r1, [pc, #212]	@ (8004f54 <HAL_GPIO_Init+0x310>)
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	089b      	lsrs	r3, r3, #2
 8004e82:	3302      	adds	r3, #2
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004e8a:	4b3b      	ldr	r3, [pc, #236]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004e8c:	689b      	ldr	r3, [r3, #8]
 8004e8e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e90:	693b      	ldr	r3, [r7, #16]
 8004e92:	43db      	mvns	r3, r3
 8004e94:	69ba      	ldr	r2, [r7, #24]
 8004e96:	4013      	ands	r3, r2
 8004e98:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d003      	beq.n	8004eae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004ea6:	69ba      	ldr	r2, [r7, #24]
 8004ea8:	693b      	ldr	r3, [r7, #16]
 8004eaa:	4313      	orrs	r3, r2
 8004eac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004eae:	4a32      	ldr	r2, [pc, #200]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004eb0:	69bb      	ldr	r3, [r7, #24]
 8004eb2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004eb4:	4b30      	ldr	r3, [pc, #192]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004eba:	693b      	ldr	r3, [r7, #16]
 8004ebc:	43db      	mvns	r3, r3
 8004ebe:	69ba      	ldr	r2, [r7, #24]
 8004ec0:	4013      	ands	r3, r2
 8004ec2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	685b      	ldr	r3, [r3, #4]
 8004ec8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d003      	beq.n	8004ed8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004ed0:	69ba      	ldr	r2, [r7, #24]
 8004ed2:	693b      	ldr	r3, [r7, #16]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004ed8:	4a27      	ldr	r2, [pc, #156]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004eda:	69bb      	ldr	r3, [r7, #24]
 8004edc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004ede:	4b26      	ldr	r3, [pc, #152]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee4:	693b      	ldr	r3, [r7, #16]
 8004ee6:	43db      	mvns	r3, r3
 8004ee8:	69ba      	ldr	r2, [r7, #24]
 8004eea:	4013      	ands	r3, r2
 8004eec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	685b      	ldr	r3, [r3, #4]
 8004ef2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d003      	beq.n	8004f02 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004efa:	69ba      	ldr	r2, [r7, #24]
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	4313      	orrs	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f02:	4a1d      	ldr	r2, [pc, #116]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004f04:	69bb      	ldr	r3, [r7, #24]
 8004f06:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f08:	4b1b      	ldr	r3, [pc, #108]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f0e:	693b      	ldr	r3, [r7, #16]
 8004f10:	43db      	mvns	r3, r3
 8004f12:	69ba      	ldr	r2, [r7, #24]
 8004f14:	4013      	ands	r3, r2
 8004f16:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d003      	beq.n	8004f2c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004f24:	69ba      	ldr	r2, [r7, #24]
 8004f26:	693b      	ldr	r3, [r7, #16]
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f2c:	4a12      	ldr	r2, [pc, #72]	@ (8004f78 <HAL_GPIO_Init+0x334>)
 8004f2e:	69bb      	ldr	r3, [r7, #24]
 8004f30:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f32:	69fb      	ldr	r3, [r7, #28]
 8004f34:	3301      	adds	r3, #1
 8004f36:	61fb      	str	r3, [r7, #28]
 8004f38:	69fb      	ldr	r3, [r7, #28]
 8004f3a:	2b0f      	cmp	r3, #15
 8004f3c:	f67f ae90 	bls.w	8004c60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f40:	bf00      	nop
 8004f42:	bf00      	nop
 8004f44:	3724      	adds	r7, #36	@ 0x24
 8004f46:	46bd      	mov	sp, r7
 8004f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f4c:	4770      	bx	lr
 8004f4e:	bf00      	nop
 8004f50:	40023800 	.word	0x40023800
 8004f54:	40013800 	.word	0x40013800
 8004f58:	40020000 	.word	0x40020000
 8004f5c:	40020400 	.word	0x40020400
 8004f60:	40020800 	.word	0x40020800
 8004f64:	40020c00 	.word	0x40020c00
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40021400 	.word	0x40021400
 8004f70:	40021800 	.word	0x40021800
 8004f74:	40021c00 	.word	0x40021c00
 8004f78:	40013c00 	.word	0x40013c00

08004f7c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	460b      	mov	r3, r1
 8004f86:	807b      	strh	r3, [r7, #2]
 8004f88:	4613      	mov	r3, r2
 8004f8a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004f8c:	787b      	ldrb	r3, [r7, #1]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f92:	887a      	ldrh	r2, [r7, #2]
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004f98:	e003      	b.n	8004fa2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004f9a:	887b      	ldrh	r3, [r7, #2]
 8004f9c:	041a      	lsls	r2, r3, #16
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	619a      	str	r2, [r3, #24]
}
 8004fa2:	bf00      	nop
 8004fa4:	370c      	adds	r7, #12
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
	...

08004fb0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b082      	sub	sp, #8
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004fba:	4b08      	ldr	r3, [pc, #32]	@ (8004fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fbc:	695a      	ldr	r2, [r3, #20]
 8004fbe:	88fb      	ldrh	r3, [r7, #6]
 8004fc0:	4013      	ands	r3, r2
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d006      	beq.n	8004fd4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004fc6:	4a05      	ldr	r2, [pc, #20]	@ (8004fdc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004fc8:	88fb      	ldrh	r3, [r7, #6]
 8004fca:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004fcc:	88fb      	ldrh	r3, [r7, #6]
 8004fce:	4618      	mov	r0, r3
 8004fd0:	f000 f806 	bl	8004fe0 <HAL_GPIO_EXTI_Callback>
  }
}
 8004fd4:	bf00      	nop
 8004fd6:	3708      	adds	r7, #8
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}
 8004fdc:	40013c00 	.word	0x40013c00

08004fe0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004fea:	bf00      	nop
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr
	...

08004ff8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b084      	sub	sp, #16
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d101      	bne.n	800500a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	e12b      	b.n	8005262 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005010:	b2db      	uxtb	r3, r3
 8005012:	2b00      	cmp	r3, #0
 8005014:	d106      	bne.n	8005024 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2200      	movs	r2, #0
 800501a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800501e:	6878      	ldr	r0, [r7, #4]
 8005020:	f7fd fe4e 	bl	8002cc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2224      	movs	r2, #36	@ 0x24
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	681a      	ldr	r2, [r3, #0]
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f022 0201 	bic.w	r2, r2, #1
 800503a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	681a      	ldr	r2, [r3, #0]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800504a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800505a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800505c:	f002 fa8e 	bl	800757c <HAL_RCC_GetPCLK1Freq>
 8005060:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	4a81      	ldr	r2, [pc, #516]	@ (800526c <HAL_I2C_Init+0x274>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d807      	bhi.n	800507c <HAL_I2C_Init+0x84>
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	4a80      	ldr	r2, [pc, #512]	@ (8005270 <HAL_I2C_Init+0x278>)
 8005070:	4293      	cmp	r3, r2
 8005072:	bf94      	ite	ls
 8005074:	2301      	movls	r3, #1
 8005076:	2300      	movhi	r3, #0
 8005078:	b2db      	uxtb	r3, r3
 800507a:	e006      	b.n	800508a <HAL_I2C_Init+0x92>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	4a7d      	ldr	r2, [pc, #500]	@ (8005274 <HAL_I2C_Init+0x27c>)
 8005080:	4293      	cmp	r3, r2
 8005082:	bf94      	ite	ls
 8005084:	2301      	movls	r3, #1
 8005086:	2300      	movhi	r3, #0
 8005088:	b2db      	uxtb	r3, r3
 800508a:	2b00      	cmp	r3, #0
 800508c:	d001      	beq.n	8005092 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e0e7      	b.n	8005262 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	4a78      	ldr	r2, [pc, #480]	@ (8005278 <HAL_I2C_Init+0x280>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	0c9b      	lsrs	r3, r3, #18
 800509c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	68ba      	ldr	r2, [r7, #8]
 80050ae:	430a      	orrs	r2, r1
 80050b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	6a1b      	ldr	r3, [r3, #32]
 80050b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	4a6a      	ldr	r2, [pc, #424]	@ (800526c <HAL_I2C_Init+0x274>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d802      	bhi.n	80050cc <HAL_I2C_Init+0xd4>
 80050c6:	68bb      	ldr	r3, [r7, #8]
 80050c8:	3301      	adds	r3, #1
 80050ca:	e009      	b.n	80050e0 <HAL_I2C_Init+0xe8>
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80050d2:	fb02 f303 	mul.w	r3, r2, r3
 80050d6:	4a69      	ldr	r2, [pc, #420]	@ (800527c <HAL_I2C_Init+0x284>)
 80050d8:	fba2 2303 	umull	r2, r3, r2, r3
 80050dc:	099b      	lsrs	r3, r3, #6
 80050de:	3301      	adds	r3, #1
 80050e0:	687a      	ldr	r2, [r7, #4]
 80050e2:	6812      	ldr	r2, [r2, #0]
 80050e4:	430b      	orrs	r3, r1
 80050e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	69db      	ldr	r3, [r3, #28]
 80050ee:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80050f2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	495c      	ldr	r1, [pc, #368]	@ (800526c <HAL_I2C_Init+0x274>)
 80050fc:	428b      	cmp	r3, r1
 80050fe:	d819      	bhi.n	8005134 <HAL_I2C_Init+0x13c>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	1e59      	subs	r1, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	005b      	lsls	r3, r3, #1
 800510a:	fbb1 f3f3 	udiv	r3, r1, r3
 800510e:	1c59      	adds	r1, r3, #1
 8005110:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005114:	400b      	ands	r3, r1
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00a      	beq.n	8005130 <HAL_I2C_Init+0x138>
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	1e59      	subs	r1, r3, #1
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685b      	ldr	r3, [r3, #4]
 8005122:	005b      	lsls	r3, r3, #1
 8005124:	fbb1 f3f3 	udiv	r3, r1, r3
 8005128:	3301      	adds	r3, #1
 800512a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800512e:	e051      	b.n	80051d4 <HAL_I2C_Init+0x1dc>
 8005130:	2304      	movs	r3, #4
 8005132:	e04f      	b.n	80051d4 <HAL_I2C_Init+0x1dc>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	689b      	ldr	r3, [r3, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d111      	bne.n	8005160 <HAL_I2C_Init+0x168>
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	1e58      	subs	r0, r3, #1
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6859      	ldr	r1, [r3, #4]
 8005144:	460b      	mov	r3, r1
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	440b      	add	r3, r1
 800514a:	fbb0 f3f3 	udiv	r3, r0, r3
 800514e:	3301      	adds	r3, #1
 8005150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005154:	2b00      	cmp	r3, #0
 8005156:	bf0c      	ite	eq
 8005158:	2301      	moveq	r3, #1
 800515a:	2300      	movne	r3, #0
 800515c:	b2db      	uxtb	r3, r3
 800515e:	e012      	b.n	8005186 <HAL_I2C_Init+0x18e>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	1e58      	subs	r0, r3, #1
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6859      	ldr	r1, [r3, #4]
 8005168:	460b      	mov	r3, r1
 800516a:	009b      	lsls	r3, r3, #2
 800516c:	440b      	add	r3, r1
 800516e:	0099      	lsls	r1, r3, #2
 8005170:	440b      	add	r3, r1
 8005172:	fbb0 f3f3 	udiv	r3, r0, r3
 8005176:	3301      	adds	r3, #1
 8005178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800517c:	2b00      	cmp	r3, #0
 800517e:	bf0c      	ite	eq
 8005180:	2301      	moveq	r3, #1
 8005182:	2300      	movne	r3, #0
 8005184:	b2db      	uxtb	r3, r3
 8005186:	2b00      	cmp	r3, #0
 8005188:	d001      	beq.n	800518e <HAL_I2C_Init+0x196>
 800518a:	2301      	movs	r3, #1
 800518c:	e022      	b.n	80051d4 <HAL_I2C_Init+0x1dc>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d10e      	bne.n	80051b4 <HAL_I2C_Init+0x1bc>
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	1e58      	subs	r0, r3, #1
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6859      	ldr	r1, [r3, #4]
 800519e:	460b      	mov	r3, r1
 80051a0:	005b      	lsls	r3, r3, #1
 80051a2:	440b      	add	r3, r1
 80051a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80051a8:	3301      	adds	r3, #1
 80051aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80051b2:	e00f      	b.n	80051d4 <HAL_I2C_Init+0x1dc>
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	1e58      	subs	r0, r3, #1
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6859      	ldr	r1, [r3, #4]
 80051bc:	460b      	mov	r3, r1
 80051be:	009b      	lsls	r3, r3, #2
 80051c0:	440b      	add	r3, r1
 80051c2:	0099      	lsls	r1, r3, #2
 80051c4:	440b      	add	r3, r1
 80051c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80051ca:	3301      	adds	r3, #1
 80051cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051d0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80051d4:	6879      	ldr	r1, [r7, #4]
 80051d6:	6809      	ldr	r1, [r1, #0]
 80051d8:	4313      	orrs	r3, r2
 80051da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	69da      	ldr	r2, [r3, #28]
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	6a1b      	ldr	r3, [r3, #32]
 80051ee:	431a      	orrs	r2, r3
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	430a      	orrs	r2, r1
 80051f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005202:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005206:	687a      	ldr	r2, [r7, #4]
 8005208:	6911      	ldr	r1, [r2, #16]
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	68d2      	ldr	r2, [r2, #12]
 800520e:	4311      	orrs	r1, r2
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6812      	ldr	r2, [r2, #0]
 8005214:	430b      	orrs	r3, r1
 8005216:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	68db      	ldr	r3, [r3, #12]
 800521e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	695a      	ldr	r2, [r3, #20]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	699b      	ldr	r3, [r3, #24]
 800522a:	431a      	orrs	r2, r3
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	430a      	orrs	r2, r1
 8005232:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f042 0201 	orr.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	2200      	movs	r2, #0
 8005248:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2220      	movs	r2, #32
 800524e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2200      	movs	r2, #0
 8005256:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2200      	movs	r2, #0
 800525c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}
 800526a:	bf00      	nop
 800526c:	000186a0 	.word	0x000186a0
 8005270:	001e847f 	.word	0x001e847f
 8005274:	003d08ff 	.word	0x003d08ff
 8005278:	431bde83 	.word	0x431bde83
 800527c:	10624dd3 	.word	0x10624dd3

08005280 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8005280:	b480      	push	{r7}
 8005282:	b083      	sub	sp, #12
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	695b      	ldr	r3, [r3, #20]
 800528e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005292:	2b80      	cmp	r3, #128	@ 0x80
 8005294:	d103      	bne.n	800529e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2200      	movs	r2, #0
 800529c:	611a      	str	r2, [r3, #16]
  }
}
 800529e:	bf00      	nop
 80052a0:	370c      	adds	r7, #12
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr

080052aa <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80052aa:	b580      	push	{r7, lr}
 80052ac:	b088      	sub	sp, #32
 80052ae:	af00      	add	r7, sp, #0
 80052b0:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80052b2:	2300      	movs	r3, #0
 80052b4:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052c2:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052ca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052d2:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80052d4:	7bfb      	ldrb	r3, [r7, #15]
 80052d6:	2b10      	cmp	r3, #16
 80052d8:	d003      	beq.n	80052e2 <HAL_I2C_EV_IRQHandler+0x38>
 80052da:	7bfb      	ldrb	r3, [r7, #15]
 80052dc:	2b40      	cmp	r3, #64	@ 0x40
 80052de:	f040 80c1 	bne.w	8005464 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	699b      	ldr	r3, [r3, #24]
 80052e8:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	695b      	ldr	r3, [r3, #20]
 80052f0:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80052f2:	69fb      	ldr	r3, [r7, #28]
 80052f4:	f003 0301 	and.w	r3, r3, #1
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10d      	bne.n	8005318 <HAL_I2C_EV_IRQHandler+0x6e>
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005302:	d003      	beq.n	800530c <HAL_I2C_EV_IRQHandler+0x62>
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800530a:	d101      	bne.n	8005310 <HAL_I2C_EV_IRQHandler+0x66>
 800530c:	2301      	movs	r3, #1
 800530e:	e000      	b.n	8005312 <HAL_I2C_EV_IRQHandler+0x68>
 8005310:	2300      	movs	r3, #0
 8005312:	2b01      	cmp	r3, #1
 8005314:	f000 8132 	beq.w	800557c <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	2b00      	cmp	r3, #0
 8005320:	d00c      	beq.n	800533c <HAL_I2C_EV_IRQHandler+0x92>
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	0a5b      	lsrs	r3, r3, #9
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d006      	beq.n	800533c <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 800532e:	6878      	ldr	r0, [r7, #4]
 8005330:	f001 fc98 	bl	8006c64 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005334:	6878      	ldr	r0, [r7, #4]
 8005336:	f000 fd9b 	bl	8005e70 <I2C_Master_SB>
 800533a:	e092      	b.n	8005462 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	08db      	lsrs	r3, r3, #3
 8005340:	f003 0301 	and.w	r3, r3, #1
 8005344:	2b00      	cmp	r3, #0
 8005346:	d009      	beq.n	800535c <HAL_I2C_EV_IRQHandler+0xb2>
 8005348:	697b      	ldr	r3, [r7, #20]
 800534a:	0a5b      	lsrs	r3, r3, #9
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d003      	beq.n	800535c <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005354:	6878      	ldr	r0, [r7, #4]
 8005356:	f000 fe11 	bl	8005f7c <I2C_Master_ADD10>
 800535a:	e082      	b.n	8005462 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800535c:	69fb      	ldr	r3, [r7, #28]
 800535e:	085b      	lsrs	r3, r3, #1
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d009      	beq.n	800537c <HAL_I2C_EV_IRQHandler+0xd2>
 8005368:	697b      	ldr	r3, [r7, #20]
 800536a:	0a5b      	lsrs	r3, r3, #9
 800536c:	f003 0301 	and.w	r3, r3, #1
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005374:	6878      	ldr	r0, [r7, #4]
 8005376:	f000 fe2b 	bl	8005fd0 <I2C_Master_ADDR>
 800537a:	e072      	b.n	8005462 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800537c:	69bb      	ldr	r3, [r7, #24]
 800537e:	089b      	lsrs	r3, r3, #2
 8005380:	f003 0301 	and.w	r3, r3, #1
 8005384:	2b00      	cmp	r3, #0
 8005386:	d03b      	beq.n	8005400 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	685b      	ldr	r3, [r3, #4]
 800538e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005392:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005396:	f000 80f3 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800539a:	69fb      	ldr	r3, [r7, #28]
 800539c:	09db      	lsrs	r3, r3, #7
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d00f      	beq.n	80053c6 <HAL_I2C_EV_IRQHandler+0x11c>
 80053a6:	697b      	ldr	r3, [r7, #20]
 80053a8:	0a9b      	lsrs	r3, r3, #10
 80053aa:	f003 0301 	and.w	r3, r3, #1
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d009      	beq.n	80053c6 <HAL_I2C_EV_IRQHandler+0x11c>
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	089b      	lsrs	r3, r3, #2
 80053b6:	f003 0301 	and.w	r3, r3, #1
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d103      	bne.n	80053c6 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f9f3 	bl	80057aa <I2C_MasterTransmit_TXE>
 80053c4:	e04d      	b.n	8005462 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053c6:	69fb      	ldr	r3, [r7, #28]
 80053c8:	089b      	lsrs	r3, r3, #2
 80053ca:	f003 0301 	and.w	r3, r3, #1
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	f000 80d6 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	0a5b      	lsrs	r3, r3, #9
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b00      	cmp	r3, #0
 80053de:	f000 80cf 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80053e2:	7bbb      	ldrb	r3, [r7, #14]
 80053e4:	2b21      	cmp	r3, #33	@ 0x21
 80053e6:	d103      	bne.n	80053f0 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80053e8:	6878      	ldr	r0, [r7, #4]
 80053ea:	f000 fa7a 	bl	80058e2 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053ee:	e0c7      	b.n	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80053f0:	7bfb      	ldrb	r3, [r7, #15]
 80053f2:	2b40      	cmp	r3, #64	@ 0x40
 80053f4:	f040 80c4 	bne.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80053f8:	6878      	ldr	r0, [r7, #4]
 80053fa:	f000 fae8 	bl	80059ce <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80053fe:	e0bf      	b.n	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800540a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800540e:	f000 80b7 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005412:	69fb      	ldr	r3, [r7, #28]
 8005414:	099b      	lsrs	r3, r3, #6
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b00      	cmp	r3, #0
 800541c:	d00f      	beq.n	800543e <HAL_I2C_EV_IRQHandler+0x194>
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	0a9b      	lsrs	r3, r3, #10
 8005422:	f003 0301 	and.w	r3, r3, #1
 8005426:	2b00      	cmp	r3, #0
 8005428:	d009      	beq.n	800543e <HAL_I2C_EV_IRQHandler+0x194>
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	089b      	lsrs	r3, r3, #2
 800542e:	f003 0301 	and.w	r3, r3, #1
 8005432:	2b00      	cmp	r3, #0
 8005434:	d103      	bne.n	800543e <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f000 fb61 	bl	8005afe <I2C_MasterReceive_RXNE>
 800543c:	e011      	b.n	8005462 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800543e:	69fb      	ldr	r3, [r7, #28]
 8005440:	089b      	lsrs	r3, r3, #2
 8005442:	f003 0301 	and.w	r3, r3, #1
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 809a 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	0a5b      	lsrs	r3, r3, #9
 8005450:	f003 0301 	and.w	r3, r3, #1
 8005454:	2b00      	cmp	r3, #0
 8005456:	f000 8093 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 fc17 	bl	8005c8e <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005460:	e08e      	b.n	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
 8005462:	e08d      	b.n	8005580 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005468:	2b00      	cmp	r3, #0
 800546a:	d004      	beq.n	8005476 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	695b      	ldr	r3, [r3, #20]
 8005472:	61fb      	str	r3, [r7, #28]
 8005474:	e007      	b.n	8005486 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	699b      	ldr	r3, [r3, #24]
 800547c:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	085b      	lsrs	r3, r3, #1
 800548a:	f003 0301 	and.w	r3, r3, #1
 800548e:	2b00      	cmp	r3, #0
 8005490:	d012      	beq.n	80054b8 <HAL_I2C_EV_IRQHandler+0x20e>
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	0a5b      	lsrs	r3, r3, #9
 8005496:	f003 0301 	and.w	r3, r3, #1
 800549a:	2b00      	cmp	r3, #0
 800549c:	d00c      	beq.n	80054b8 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d003      	beq.n	80054ae <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	699b      	ldr	r3, [r3, #24]
 80054ac:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80054ae:	69b9      	ldr	r1, [r7, #24]
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f000 ffdc 	bl	800646e <I2C_Slave_ADDR>
 80054b6:	e066      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80054b8:	69fb      	ldr	r3, [r7, #28]
 80054ba:	091b      	lsrs	r3, r3, #4
 80054bc:	f003 0301 	and.w	r3, r3, #1
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <HAL_I2C_EV_IRQHandler+0x22e>
 80054c4:	697b      	ldr	r3, [r7, #20]
 80054c6:	0a5b      	lsrs	r3, r3, #9
 80054c8:	f003 0301 	and.w	r3, r3, #1
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f001 f817 	bl	8006504 <I2C_Slave_STOPF>
 80054d6:	e056      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80054d8:	7bbb      	ldrb	r3, [r7, #14]
 80054da:	2b21      	cmp	r3, #33	@ 0x21
 80054dc:	d002      	beq.n	80054e4 <HAL_I2C_EV_IRQHandler+0x23a>
 80054de:	7bbb      	ldrb	r3, [r7, #14]
 80054e0:	2b29      	cmp	r3, #41	@ 0x29
 80054e2:	d125      	bne.n	8005530 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	09db      	lsrs	r3, r3, #7
 80054e8:	f003 0301 	and.w	r3, r3, #1
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d00f      	beq.n	8005510 <HAL_I2C_EV_IRQHandler+0x266>
 80054f0:	697b      	ldr	r3, [r7, #20]
 80054f2:	0a9b      	lsrs	r3, r3, #10
 80054f4:	f003 0301 	and.w	r3, r3, #1
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d009      	beq.n	8005510 <HAL_I2C_EV_IRQHandler+0x266>
 80054fc:	69fb      	ldr	r3, [r7, #28]
 80054fe:	089b      	lsrs	r3, r3, #2
 8005500:	f003 0301 	and.w	r3, r3, #1
 8005504:	2b00      	cmp	r3, #0
 8005506:	d103      	bne.n	8005510 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005508:	6878      	ldr	r0, [r7, #4]
 800550a:	f000 fef2 	bl	80062f2 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800550e:	e039      	b.n	8005584 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005510:	69fb      	ldr	r3, [r7, #28]
 8005512:	089b      	lsrs	r3, r3, #2
 8005514:	f003 0301 	and.w	r3, r3, #1
 8005518:	2b00      	cmp	r3, #0
 800551a:	d033      	beq.n	8005584 <HAL_I2C_EV_IRQHandler+0x2da>
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	0a5b      	lsrs	r3, r3, #9
 8005520:	f003 0301 	and.w	r3, r3, #1
 8005524:	2b00      	cmp	r3, #0
 8005526:	d02d      	beq.n	8005584 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005528:	6878      	ldr	r0, [r7, #4]
 800552a:	f000 ff1f 	bl	800636c <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800552e:	e029      	b.n	8005584 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005530:	69fb      	ldr	r3, [r7, #28]
 8005532:	099b      	lsrs	r3, r3, #6
 8005534:	f003 0301 	and.w	r3, r3, #1
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00f      	beq.n	800555c <HAL_I2C_EV_IRQHandler+0x2b2>
 800553c:	697b      	ldr	r3, [r7, #20]
 800553e:	0a9b      	lsrs	r3, r3, #10
 8005540:	f003 0301 	and.w	r3, r3, #1
 8005544:	2b00      	cmp	r3, #0
 8005546:	d009      	beq.n	800555c <HAL_I2C_EV_IRQHandler+0x2b2>
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	089b      	lsrs	r3, r3, #2
 800554c:	f003 0301 	and.w	r3, r3, #1
 8005550:	2b00      	cmp	r3, #0
 8005552:	d103      	bne.n	800555c <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005554:	6878      	ldr	r0, [r7, #4]
 8005556:	f000 ff2a 	bl	80063ae <I2C_SlaveReceive_RXNE>
 800555a:	e014      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800555c:	69fb      	ldr	r3, [r7, #28]
 800555e:	089b      	lsrs	r3, r3, #2
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d00e      	beq.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	0a5b      	lsrs	r3, r3, #9
 800556c:	f003 0301 	and.w	r3, r3, #1
 8005570:	2b00      	cmp	r3, #0
 8005572:	d008      	beq.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f000 ff58 	bl	800642a <I2C_SlaveReceive_BTF>
 800557a:	e004      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800557c:	bf00      	nop
 800557e:	e002      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005580:	bf00      	nop
 8005582:	e000      	b.n	8005586 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005584:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005586:	3720      	adds	r7, #32
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b08a      	sub	sp, #40	@ 0x28
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80055a4:	2300      	movs	r3, #0
 80055a6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055ae:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	0a1b      	lsrs	r3, r3, #8
 80055b4:	f003 0301 	and.w	r3, r3, #1
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00e      	beq.n	80055da <HAL_I2C_ER_IRQHandler+0x4e>
 80055bc:	69fb      	ldr	r3, [r7, #28]
 80055be:	0a1b      	lsrs	r3, r3, #8
 80055c0:	f003 0301 	and.w	r3, r3, #1
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d008      	beq.n	80055da <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80055c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055ca:	f043 0301 	orr.w	r3, r3, #1
 80055ce:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80055d8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80055da:	6a3b      	ldr	r3, [r7, #32]
 80055dc:	0a5b      	lsrs	r3, r3, #9
 80055de:	f003 0301 	and.w	r3, r3, #1
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d00e      	beq.n	8005604 <HAL_I2C_ER_IRQHandler+0x78>
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	0a1b      	lsrs	r3, r3, #8
 80055ea:	f003 0301 	and.w	r3, r3, #1
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d008      	beq.n	8005604 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80055f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f4:	f043 0302 	orr.w	r3, r3, #2
 80055f8:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8005602:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	0a9b      	lsrs	r3, r3, #10
 8005608:	f003 0301 	and.w	r3, r3, #1
 800560c:	2b00      	cmp	r3, #0
 800560e:	d03f      	beq.n	8005690 <HAL_I2C_ER_IRQHandler+0x104>
 8005610:	69fb      	ldr	r3, [r7, #28]
 8005612:	0a1b      	lsrs	r3, r3, #8
 8005614:	f003 0301 	and.w	r3, r3, #1
 8005618:	2b00      	cmp	r3, #0
 800561a:	d039      	beq.n	8005690 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800561c:	7efb      	ldrb	r3, [r7, #27]
 800561e:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005624:	b29b      	uxth	r3, r3
 8005626:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800562e:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005634:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005636:	7ebb      	ldrb	r3, [r7, #26]
 8005638:	2b20      	cmp	r3, #32
 800563a:	d112      	bne.n	8005662 <HAL_I2C_ER_IRQHandler+0xd6>
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	2b00      	cmp	r3, #0
 8005640:	d10f      	bne.n	8005662 <HAL_I2C_ER_IRQHandler+0xd6>
 8005642:	7cfb      	ldrb	r3, [r7, #19]
 8005644:	2b21      	cmp	r3, #33	@ 0x21
 8005646:	d008      	beq.n	800565a <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005648:	7cfb      	ldrb	r3, [r7, #19]
 800564a:	2b29      	cmp	r3, #41	@ 0x29
 800564c:	d005      	beq.n	800565a <HAL_I2C_ER_IRQHandler+0xce>
 800564e:	7cfb      	ldrb	r3, [r7, #19]
 8005650:	2b28      	cmp	r3, #40	@ 0x28
 8005652:	d106      	bne.n	8005662 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2b21      	cmp	r3, #33	@ 0x21
 8005658:	d103      	bne.n	8005662 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f001 f882 	bl	8006764 <I2C_Slave_AF>
 8005660:	e016      	b.n	8005690 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800566a:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800566c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800566e:	f043 0304 	orr.w	r3, r3, #4
 8005672:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005674:	7efb      	ldrb	r3, [r7, #27]
 8005676:	2b10      	cmp	r3, #16
 8005678:	d002      	beq.n	8005680 <HAL_I2C_ER_IRQHandler+0xf4>
 800567a:	7efb      	ldrb	r3, [r7, #27]
 800567c:	2b40      	cmp	r3, #64	@ 0x40
 800567e:	d107      	bne.n	8005690 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	681a      	ldr	r2, [r3, #0]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800568e:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	0adb      	lsrs	r3, r3, #11
 8005694:	f003 0301 	and.w	r3, r3, #1
 8005698:	2b00      	cmp	r3, #0
 800569a:	d00e      	beq.n	80056ba <HAL_I2C_ER_IRQHandler+0x12e>
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	0a1b      	lsrs	r3, r3, #8
 80056a0:	f003 0301 	and.w	r3, r3, #1
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d008      	beq.n	80056ba <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80056a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056aa:	f043 0308 	orr.w	r3, r3, #8
 80056ae:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80056b8:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80056ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d008      	beq.n	80056d2 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80056c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056c6:	431a      	orrs	r2, r3
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f001 f8bd 	bl	800684c <I2C_ITError>
  }
}
 80056d2:	bf00      	nop
 80056d4:	3728      	adds	r7, #40	@ 0x28
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056da:	b480      	push	{r7}
 80056dc:	b083      	sub	sp, #12
 80056de:	af00      	add	r7, sp, #0
 80056e0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80056e2:	bf00      	nop
 80056e4:	370c      	adds	r7, #12
 80056e6:	46bd      	mov	sp, r7
 80056e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ec:	4770      	bx	lr

080056ee <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80056ee:	b480      	push	{r7}
 80056f0:	b083      	sub	sp, #12
 80056f2:	af00      	add	r7, sp, #0
 80056f4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80056f6:	bf00      	nop
 80056f8:	370c      	adds	r7, #12
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr

08005702 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005702:	b480      	push	{r7}
 8005704:	b083      	sub	sp, #12
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800570a:	bf00      	nop
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005716:	b480      	push	{r7}
 8005718:	b083      	sub	sp, #12
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800571e:	bf00      	nop
 8005720:	370c      	adds	r7, #12
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800572a:	b480      	push	{r7}
 800572c:	b083      	sub	sp, #12
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
 8005732:	460b      	mov	r3, r1
 8005734:	70fb      	strb	r3, [r7, #3]
 8005736:	4613      	mov	r3, r2
 8005738:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800573a:	bf00      	nop
 800573c:	370c      	adds	r7, #12
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr

08005746 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr

0800575a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800575a:	b480      	push	{r7}
 800575c:	b083      	sub	sp, #12
 800575e:	af00      	add	r7, sp, #0
 8005760:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005762:	bf00      	nop
 8005764:	370c      	adds	r7, #12
 8005766:	46bd      	mov	sp, r7
 8005768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576c:	4770      	bx	lr

0800576e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800576e:	b480      	push	{r7}
 8005770:	b083      	sub	sp, #12
 8005772:	af00      	add	r7, sp, #0
 8005774:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005776:	bf00      	nop
 8005778:	370c      	adds	r7, #12
 800577a:	46bd      	mov	sp, r7
 800577c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005780:	4770      	bx	lr

08005782 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005782:	b480      	push	{r7}
 8005784:	b083      	sub	sp, #12
 8005786:	af00      	add	r7, sp, #0
 8005788:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800578a:	bf00      	nop
 800578c:	370c      	adds	r7, #12
 800578e:	46bd      	mov	sp, r7
 8005790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005794:	4770      	bx	lr

08005796 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800579e:	bf00      	nop
 80057a0:	370c      	adds	r7, #12
 80057a2:	46bd      	mov	sp, r7
 80057a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a8:	4770      	bx	lr

080057aa <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80057aa:	b580      	push	{r7, lr}
 80057ac:	b084      	sub	sp, #16
 80057ae:	af00      	add	r7, sp, #0
 80057b0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80057b8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057c0:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057c6:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d150      	bne.n	8005872 <I2C_MasterTransmit_TXE+0xc8>
 80057d0:	7bfb      	ldrb	r3, [r7, #15]
 80057d2:	2b21      	cmp	r3, #33	@ 0x21
 80057d4:	d14d      	bne.n	8005872 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	2b08      	cmp	r3, #8
 80057da:	d01d      	beq.n	8005818 <I2C_MasterTransmit_TXE+0x6e>
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	2b20      	cmp	r3, #32
 80057e0:	d01a      	beq.n	8005818 <I2C_MasterTransmit_TXE+0x6e>
 80057e2:	68bb      	ldr	r3, [r7, #8]
 80057e4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80057e8:	d016      	beq.n	8005818 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	685a      	ldr	r2, [r3, #4]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80057f8:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2211      	movs	r2, #17
 80057fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2220      	movs	r2, #32
 800580c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f7ff ff62 	bl	80056da <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005816:	e060      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005826:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	681a      	ldr	r2, [r3, #0]
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005836:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2200      	movs	r2, #0
 800583c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2220      	movs	r2, #32
 8005842:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800584c:	b2db      	uxtb	r3, r3
 800584e:	2b40      	cmp	r3, #64	@ 0x40
 8005850:	d107      	bne.n	8005862 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f7ff ff7d 	bl	800575a <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005860:	e03b      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff ff35 	bl	80056da <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005870:	e033      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005872:	7bfb      	ldrb	r3, [r7, #15]
 8005874:	2b21      	cmp	r3, #33	@ 0x21
 8005876:	d005      	beq.n	8005884 <I2C_MasterTransmit_TXE+0xda>
 8005878:	7bbb      	ldrb	r3, [r7, #14]
 800587a:	2b40      	cmp	r3, #64	@ 0x40
 800587c:	d12d      	bne.n	80058da <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800587e:	7bfb      	ldrb	r3, [r7, #15]
 8005880:	2b22      	cmp	r3, #34	@ 0x22
 8005882:	d12a      	bne.n	80058da <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005888:	b29b      	uxth	r3, r3
 800588a:	2b00      	cmp	r3, #0
 800588c:	d108      	bne.n	80058a0 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	685a      	ldr	r2, [r3, #4]
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800589c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800589e:	e01c      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058a6:	b2db      	uxtb	r3, r3
 80058a8:	2b40      	cmp	r3, #64	@ 0x40
 80058aa:	d103      	bne.n	80058b4 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80058ac:	6878      	ldr	r0, [r7, #4]
 80058ae:	f000 f88e 	bl	80059ce <I2C_MemoryTransmit_TXE_BTF>
}
 80058b2:	e012      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b8:	781a      	ldrb	r2, [r3, #0]
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c4:	1c5a      	adds	r2, r3, #1
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ce:	b29b      	uxth	r3, r3
 80058d0:	3b01      	subs	r3, #1
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80058d8:	e7ff      	b.n	80058da <I2C_MasterTransmit_TXE+0x130>
 80058da:	bf00      	nop
 80058dc:	3710      	adds	r7, #16
 80058de:	46bd      	mov	sp, r7
 80058e0:	bd80      	pop	{r7, pc}

080058e2 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80058e2:	b580      	push	{r7, lr}
 80058e4:	b084      	sub	sp, #16
 80058e6:	af00      	add	r7, sp, #0
 80058e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b21      	cmp	r3, #33	@ 0x21
 80058fa:	d164      	bne.n	80059c6 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005900:	b29b      	uxth	r3, r3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d012      	beq.n	800592c <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590a:	781a      	ldrb	r2, [r3, #0]
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005916:	1c5a      	adds	r2, r3, #1
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005920:	b29b      	uxth	r3, r3
 8005922:	3b01      	subs	r3, #1
 8005924:	b29a      	uxth	r2, r3
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800592a:	e04c      	b.n	80059c6 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	2b08      	cmp	r3, #8
 8005930:	d01d      	beq.n	800596e <I2C_MasterTransmit_BTF+0x8c>
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2b20      	cmp	r3, #32
 8005936:	d01a      	beq.n	800596e <I2C_MasterTransmit_BTF+0x8c>
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800593e:	d016      	beq.n	800596e <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	685a      	ldr	r2, [r3, #4]
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800594e:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2211      	movs	r2, #17
 8005954:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	2200      	movs	r2, #0
 800595a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	2220      	movs	r2, #32
 8005962:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f7ff feb7 	bl	80056da <HAL_I2C_MasterTxCpltCallback>
}
 800596c:	e02b      	b.n	80059c6 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	685a      	ldr	r2, [r3, #4]
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800597c:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	681a      	ldr	r2, [r3, #0]
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800598c:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2200      	movs	r2, #0
 8005992:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	2220      	movs	r2, #32
 8005998:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059a2:	b2db      	uxtb	r3, r3
 80059a4:	2b40      	cmp	r3, #64	@ 0x40
 80059a6:	d107      	bne.n	80059b8 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2200      	movs	r2, #0
 80059ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80059b0:	6878      	ldr	r0, [r7, #4]
 80059b2:	f7ff fed2 	bl	800575a <HAL_I2C_MemTxCpltCallback>
}
 80059b6:	e006      	b.n	80059c6 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2200      	movs	r2, #0
 80059bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80059c0:	6878      	ldr	r0, [r7, #4]
 80059c2:	f7ff fe8a 	bl	80056da <HAL_I2C_MasterTxCpltCallback>
}
 80059c6:	bf00      	nop
 80059c8:	3710      	adds	r7, #16
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}

080059ce <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80059ce:	b580      	push	{r7, lr}
 80059d0:	b084      	sub	sp, #16
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059dc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d11d      	bne.n	8005a22 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80059ea:	2b01      	cmp	r3, #1
 80059ec:	d10b      	bne.n	8005a06 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059f2:	b2da      	uxtb	r2, r3
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80059fe:	1c9a      	adds	r2, r3, #2
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005a04:	e077      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	121b      	asrs	r3, r3, #8
 8005a0e:	b2da      	uxtb	r2, r3
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a1a:	1c5a      	adds	r2, r3, #1
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a20:	e069      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d10b      	bne.n	8005a42 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a2e:	b2da      	uxtb	r2, r3
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a40:	e059      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a46:	2b02      	cmp	r3, #2
 8005a48:	d152      	bne.n	8005af0 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	2b22      	cmp	r3, #34	@ 0x22
 8005a4e:	d10d      	bne.n	8005a6c <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	681a      	ldr	r2, [r3, #0]
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a5e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a64:	1c5a      	adds	r2, r3, #1
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005a6a:	e044      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a70:	b29b      	uxth	r3, r3
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d015      	beq.n	8005aa2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005a76:	7bfb      	ldrb	r3, [r7, #15]
 8005a78:	2b21      	cmp	r3, #33	@ 0x21
 8005a7a:	d112      	bne.n	8005aa2 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a80:	781a      	ldrb	r2, [r3, #0]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a8c:	1c5a      	adds	r2, r3, #1
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a96:	b29b      	uxth	r3, r3
 8005a98:	3b01      	subs	r3, #1
 8005a9a:	b29a      	uxth	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005aa0:	e029      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d124      	bne.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005aac:	7bfb      	ldrb	r3, [r7, #15]
 8005aae:	2b21      	cmp	r3, #33	@ 0x21
 8005ab0:	d121      	bne.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	685a      	ldr	r2, [r3, #4]
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005ac0:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	681a      	ldr	r2, [r3, #0]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ad0:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2220      	movs	r2, #32
 8005adc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2200      	movs	r2, #0
 8005ae4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f7ff fe36 	bl	800575a <HAL_I2C_MemTxCpltCallback>
}
 8005aee:	e002      	b.n	8005af6 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f7ff fbc5 	bl	8005280 <I2C_Flush_DR>
}
 8005af6:	bf00      	nop
 8005af8:	3710      	adds	r7, #16
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b084      	sub	sp, #16
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b22      	cmp	r3, #34	@ 0x22
 8005b10:	f040 80b9 	bne.w	8005c86 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b18:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	2b03      	cmp	r3, #3
 8005b26:	d921      	bls.n	8005b6c <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	691a      	ldr	r2, [r3, #16]
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b52:	b29b      	uxth	r3, r3
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	f040 8096 	bne.w	8005c86 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	685a      	ldr	r2, [r3, #4]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b68:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005b6a:	e08c      	b.n	8005c86 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b70:	2b02      	cmp	r3, #2
 8005b72:	d07f      	beq.n	8005c74 <I2C_MasterReceive_RXNE+0x176>
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d002      	beq.n	8005b80 <I2C_MasterReceive_RXNE+0x82>
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d179      	bne.n	8005c74 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005b80:	6878      	ldr	r0, [r7, #4]
 8005b82:	f001 f83d 	bl	8006c00 <I2C_WaitOnSTOPRequestThroughIT>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d14c      	bne.n	8005c26 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	681a      	ldr	r2, [r3, #0]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b9a:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	685a      	ldr	r2, [r3, #4]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005baa:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	691a      	ldr	r2, [r3, #16]
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bb6:	b2d2      	uxtb	r2, r2
 8005bb8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005bc8:	b29b      	uxth	r3, r3
 8005bca:	3b01      	subs	r3, #1
 8005bcc:	b29a      	uxth	r2, r3
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2220      	movs	r2, #32
 8005bd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b40      	cmp	r3, #64	@ 0x40
 8005be4:	d10a      	bne.n	8005bfc <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	2200      	movs	r2, #0
 8005bea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7ff fdba 	bl	800576e <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005bfa:	e044      	b.n	8005c86 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005c04:	68fb      	ldr	r3, [r7, #12]
 8005c06:	2b08      	cmp	r3, #8
 8005c08:	d002      	beq.n	8005c10 <I2C_MasterReceive_RXNE+0x112>
 8005c0a:	68fb      	ldr	r3, [r7, #12]
 8005c0c:	2b20      	cmp	r3, #32
 8005c0e:	d103      	bne.n	8005c18 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2200      	movs	r2, #0
 8005c14:	631a      	str	r2, [r3, #48]	@ 0x30
 8005c16:	e002      	b.n	8005c1e <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2212      	movs	r2, #18
 8005c1c:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005c1e:	6878      	ldr	r0, [r7, #4]
 8005c20:	f7ff fd65 	bl	80056ee <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c24:	e02f      	b.n	8005c86 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005c34:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	691a      	ldr	r2, [r3, #16]
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c40:	b2d2      	uxtb	r2, r2
 8005c42:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c48:	1c5a      	adds	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c52:	b29b      	uxth	r3, r3
 8005c54:	3b01      	subs	r3, #1
 8005c56:	b29a      	uxth	r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2200      	movs	r2, #0
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005c6c:	6878      	ldr	r0, [r7, #4]
 8005c6e:	f7ff fd88 	bl	8005782 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005c72:	e008      	b.n	8005c86 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	685a      	ldr	r2, [r3, #4]
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c82:	605a      	str	r2, [r3, #4]
}
 8005c84:	e7ff      	b.n	8005c86 <I2C_MasterReceive_RXNE+0x188>
 8005c86:	bf00      	nop
 8005c88:	3710      	adds	r7, #16
 8005c8a:	46bd      	mov	sp, r7
 8005c8c:	bd80      	pop	{r7, pc}

08005c8e <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005c8e:	b580      	push	{r7, lr}
 8005c90:	b084      	sub	sp, #16
 8005c92:	af00      	add	r7, sp, #0
 8005c94:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c9a:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca0:	b29b      	uxth	r3, r3
 8005ca2:	2b04      	cmp	r3, #4
 8005ca4:	d11b      	bne.n	8005cde <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685a      	ldr	r2, [r3, #4]
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cb4:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	691a      	ldr	r2, [r3, #16]
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc0:	b2d2      	uxtb	r2, r2
 8005cc2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cc8:	1c5a      	adds	r2, r3, #1
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cd2:	b29b      	uxth	r3, r3
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	b29a      	uxth	r2, r3
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005cdc:	e0c4      	b.n	8005e68 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b03      	cmp	r3, #3
 8005ce6:	d129      	bne.n	8005d3c <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685a      	ldr	r2, [r3, #4]
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cf6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	2b04      	cmp	r3, #4
 8005cfc:	d00a      	beq.n	8005d14 <I2C_MasterReceive_BTF+0x86>
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2b02      	cmp	r3, #2
 8005d02:	d007      	beq.n	8005d14 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681a      	ldr	r2, [r3, #0]
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d12:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	691a      	ldr	r2, [r3, #16]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d26:	1c5a      	adds	r2, r3, #1
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	3b01      	subs	r3, #1
 8005d34:	b29a      	uxth	r2, r3
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005d3a:	e095      	b.n	8005e68 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d40:	b29b      	uxth	r3, r3
 8005d42:	2b02      	cmp	r3, #2
 8005d44:	d17d      	bne.n	8005e42 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2b01      	cmp	r3, #1
 8005d4a:	d002      	beq.n	8005d52 <I2C_MasterReceive_BTF+0xc4>
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	2b10      	cmp	r3, #16
 8005d50:	d108      	bne.n	8005d64 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	681a      	ldr	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d60:	601a      	str	r2, [r3, #0]
 8005d62:	e016      	b.n	8005d92 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d002      	beq.n	8005d70 <I2C_MasterReceive_BTF+0xe2>
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d108      	bne.n	8005d82 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005d7e:	601a      	str	r2, [r3, #0]
 8005d80:	e007      	b.n	8005d92 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	681a      	ldr	r2, [r3, #0]
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d90:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	691a      	ldr	r2, [r3, #16]
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d9c:	b2d2      	uxtb	r2, r2
 8005d9e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005da4:	1c5a      	adds	r2, r3, #1
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dae:	b29b      	uxth	r3, r3
 8005db0:	3b01      	subs	r3, #1
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	691a      	ldr	r2, [r3, #16]
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc2:	b2d2      	uxtb	r2, r2
 8005dc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dca:	1c5a      	adds	r2, r3, #1
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dd4:	b29b      	uxth	r3, r3
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	b29a      	uxth	r2, r3
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005dec:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2220      	movs	r2, #32
 8005df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dfc:	b2db      	uxtb	r3, r3
 8005dfe:	2b40      	cmp	r3, #64	@ 0x40
 8005e00:	d10a      	bne.n	8005e18 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005e10:	6878      	ldr	r0, [r7, #4]
 8005e12:	f7ff fcac 	bl	800576e <HAL_I2C_MemRxCpltCallback>
}
 8005e16:	e027      	b.n	8005e68 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2b08      	cmp	r3, #8
 8005e24:	d002      	beq.n	8005e2c <I2C_MasterReceive_BTF+0x19e>
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2b20      	cmp	r3, #32
 8005e2a:	d103      	bne.n	8005e34 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2200      	movs	r2, #0
 8005e30:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e32:	e002      	b.n	8005e3a <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2212      	movs	r2, #18
 8005e38:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e3a:	6878      	ldr	r0, [r7, #4]
 8005e3c:	f7ff fc57 	bl	80056ee <HAL_I2C_MasterRxCpltCallback>
}
 8005e40:	e012      	b.n	8005e68 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	691a      	ldr	r2, [r3, #16]
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e4c:	b2d2      	uxtb	r2, r2
 8005e4e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e54:	1c5a      	adds	r2, r3, #1
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	3b01      	subs	r3, #1
 8005e62:	b29a      	uxth	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005e68:	bf00      	nop
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b083      	sub	sp, #12
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	2b40      	cmp	r3, #64	@ 0x40
 8005e82:	d117      	bne.n	8005eb4 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d109      	bne.n	8005ea0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	461a      	mov	r2, r3
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005e9c:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8005e9e:	e067      	b.n	8005f70 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ea4:	b2db      	uxtb	r3, r3
 8005ea6:	f043 0301 	orr.w	r3, r3, #1
 8005eaa:	b2da      	uxtb	r2, r3
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	611a      	str	r2, [r3, #16]
}
 8005eb2:	e05d      	b.n	8005f70 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	691b      	ldr	r3, [r3, #16]
 8005eb8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005ebc:	d133      	bne.n	8005f26 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ec4:	b2db      	uxtb	r3, r3
 8005ec6:	2b21      	cmp	r3, #33	@ 0x21
 8005ec8:	d109      	bne.n	8005ede <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ece:	b2db      	uxtb	r3, r3
 8005ed0:	461a      	mov	r2, r3
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005eda:	611a      	str	r2, [r3, #16]
 8005edc:	e008      	b.n	8005ef0 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ee2:	b2db      	uxtb	r3, r3
 8005ee4:	f043 0301 	orr.w	r3, r3, #1
 8005ee8:	b2da      	uxtb	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d004      	beq.n	8005f02 <I2C_Master_SB+0x92>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005efc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d108      	bne.n	8005f14 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d032      	beq.n	8005f70 <I2C_Master_SB+0x100>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d02d      	beq.n	8005f70 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	685a      	ldr	r2, [r3, #4]
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f22:	605a      	str	r2, [r3, #4]
}
 8005f24:	e024      	b.n	8005f70 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d10e      	bne.n	8005f4c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f32:	b29b      	uxth	r3, r3
 8005f34:	11db      	asrs	r3, r3, #7
 8005f36:	b2db      	uxtb	r3, r3
 8005f38:	f003 0306 	and.w	r3, r3, #6
 8005f3c:	b2db      	uxtb	r3, r3
 8005f3e:	f063 030f 	orn	r3, r3, #15
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	611a      	str	r2, [r3, #16]
}
 8005f4a:	e011      	b.n	8005f70 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d10d      	bne.n	8005f70 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f58:	b29b      	uxth	r3, r3
 8005f5a:	11db      	asrs	r3, r3, #7
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	f003 0306 	and.w	r3, r3, #6
 8005f62:	b2db      	uxtb	r3, r3
 8005f64:	f063 030e 	orn	r3, r3, #14
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	611a      	str	r2, [r3, #16]
}
 8005f70:	bf00      	nop
 8005f72:	370c      	adds	r7, #12
 8005f74:	46bd      	mov	sp, r7
 8005f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f7a:	4770      	bx	lr

08005f7c <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f88:	b2da      	uxtb	r2, r3
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d004      	beq.n	8005fa2 <I2C_Master_ADD10+0x26>
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d108      	bne.n	8005fb4 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00c      	beq.n	8005fc4 <I2C_Master_ADD10+0x48>
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d007      	beq.n	8005fc4 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685a      	ldr	r2, [r3, #4]
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fc2:	605a      	str	r2, [r3, #4]
  }
}
 8005fc4:	bf00      	nop
 8005fc6:	370c      	adds	r7, #12
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fce:	4770      	bx	lr

08005fd0 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005fd0:	b480      	push	{r7}
 8005fd2:	b091      	sub	sp, #68	@ 0x44
 8005fd4:	af00      	add	r7, sp, #0
 8005fd6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005fde:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005fe6:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fec:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005ff4:	b2db      	uxtb	r3, r3
 8005ff6:	2b22      	cmp	r3, #34	@ 0x22
 8005ff8:	f040 8169 	bne.w	80062ce <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006000:	2b00      	cmp	r3, #0
 8006002:	d10f      	bne.n	8006024 <I2C_Master_ADDR+0x54>
 8006004:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006008:	2b40      	cmp	r3, #64	@ 0x40
 800600a:	d10b      	bne.n	8006024 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800600c:	2300      	movs	r3, #0
 800600e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	695b      	ldr	r3, [r3, #20]
 8006016:	633b      	str	r3, [r7, #48]	@ 0x30
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	699b      	ldr	r3, [r3, #24]
 800601e:	633b      	str	r3, [r7, #48]	@ 0x30
 8006020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006022:	e160      	b.n	80062e6 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006028:	2b00      	cmp	r3, #0
 800602a:	d11d      	bne.n	8006068 <I2C_Master_ADDR+0x98>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006034:	d118      	bne.n	8006068 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006036:	2300      	movs	r3, #0
 8006038:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	699b      	ldr	r3, [r3, #24]
 8006048:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800604a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	681a      	ldr	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800605a:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006060:	1c5a      	adds	r2, r3, #1
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	651a      	str	r2, [r3, #80]	@ 0x50
 8006066:	e13e      	b.n	80062e6 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800606c:	b29b      	uxth	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d113      	bne.n	800609a <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006072:	2300      	movs	r3, #0
 8006074:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	695b      	ldr	r3, [r3, #20]
 800607c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	699b      	ldr	r3, [r3, #24]
 8006084:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006086:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	681b      	ldr	r3, [r3, #0]
 800608c:	681a      	ldr	r2, [r3, #0]
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006096:	601a      	str	r2, [r3, #0]
 8006098:	e115      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800609e:	b29b      	uxth	r3, r3
 80060a0:	2b01      	cmp	r3, #1
 80060a2:	f040 808a 	bne.w	80061ba <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80060a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060a8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80060ac:	d137      	bne.n	800611e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	681a      	ldr	r2, [r3, #0]
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060bc:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	685b      	ldr	r3, [r3, #4]
 80060c4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80060c8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80060cc:	d113      	bne.n	80060f6 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	681a      	ldr	r2, [r3, #0]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80060dc:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060de:	2300      	movs	r3, #0
 80060e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	695b      	ldr	r3, [r3, #20]
 80060e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	699b      	ldr	r3, [r3, #24]
 80060f0:	627b      	str	r3, [r7, #36]	@ 0x24
 80060f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060f4:	e0e7      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80060f6:	2300      	movs	r3, #0
 80060f8:	623b      	str	r3, [r7, #32]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	695b      	ldr	r3, [r3, #20]
 8006100:	623b      	str	r3, [r7, #32]
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	699b      	ldr	r3, [r3, #24]
 8006108:	623b      	str	r3, [r7, #32]
 800610a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800611a:	601a      	str	r2, [r3, #0]
 800611c:	e0d3      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800611e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006120:	2b08      	cmp	r3, #8
 8006122:	d02e      	beq.n	8006182 <I2C_Master_ADDR+0x1b2>
 8006124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006126:	2b20      	cmp	r3, #32
 8006128:	d02b      	beq.n	8006182 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800612a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800612c:	2b12      	cmp	r3, #18
 800612e:	d102      	bne.n	8006136 <I2C_Master_ADDR+0x166>
 8006130:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006132:	2b01      	cmp	r3, #1
 8006134:	d125      	bne.n	8006182 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006138:	2b04      	cmp	r3, #4
 800613a:	d00e      	beq.n	800615a <I2C_Master_ADDR+0x18a>
 800613c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800613e:	2b02      	cmp	r3, #2
 8006140:	d00b      	beq.n	800615a <I2C_Master_ADDR+0x18a>
 8006142:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006144:	2b10      	cmp	r3, #16
 8006146:	d008      	beq.n	800615a <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e007      	b.n	800616a <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006168:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800616a:	2300      	movs	r3, #0
 800616c:	61fb      	str	r3, [r7, #28]
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	695b      	ldr	r3, [r3, #20]
 8006174:	61fb      	str	r3, [r7, #28]
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	61fb      	str	r3, [r7, #28]
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	e0a1      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	681a      	ldr	r2, [r3, #0]
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006190:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006192:	2300      	movs	r3, #0
 8006194:	61bb      	str	r3, [r7, #24]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	695b      	ldr	r3, [r3, #20]
 800619c:	61bb      	str	r3, [r7, #24]
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	699b      	ldr	r3, [r3, #24]
 80061a4:	61bb      	str	r3, [r7, #24]
 80061a6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80061b6:	601a      	str	r2, [r3, #0]
 80061b8:	e085      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80061be:	b29b      	uxth	r3, r3
 80061c0:	2b02      	cmp	r3, #2
 80061c2:	d14d      	bne.n	8006260 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80061c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061c6:	2b04      	cmp	r3, #4
 80061c8:	d016      	beq.n	80061f8 <I2C_Master_ADDR+0x228>
 80061ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061cc:	2b02      	cmp	r3, #2
 80061ce:	d013      	beq.n	80061f8 <I2C_Master_ADDR+0x228>
 80061d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061d2:	2b10      	cmp	r3, #16
 80061d4:	d010      	beq.n	80061f8 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061e4:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	681a      	ldr	r2, [r3, #0]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061f4:	601a      	str	r2, [r3, #0]
 80061f6:	e007      	b.n	8006208 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681a      	ldr	r2, [r3, #0]
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006206:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006212:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006216:	d117      	bne.n	8006248 <I2C_Master_ADDR+0x278>
 8006218:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800621a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800621e:	d00b      	beq.n	8006238 <I2C_Master_ADDR+0x268>
 8006220:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006222:	2b01      	cmp	r3, #1
 8006224:	d008      	beq.n	8006238 <I2C_Master_ADDR+0x268>
 8006226:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006228:	2b08      	cmp	r3, #8
 800622a:	d005      	beq.n	8006238 <I2C_Master_ADDR+0x268>
 800622c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800622e:	2b10      	cmp	r3, #16
 8006230:	d002      	beq.n	8006238 <I2C_Master_ADDR+0x268>
 8006232:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006234:	2b20      	cmp	r3, #32
 8006236:	d107      	bne.n	8006248 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	685a      	ldr	r2, [r3, #4]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006246:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006248:	2300      	movs	r3, #0
 800624a:	617b      	str	r3, [r7, #20]
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	617b      	str	r3, [r7, #20]
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	617b      	str	r3, [r7, #20]
 800625c:	697b      	ldr	r3, [r7, #20]
 800625e:	e032      	b.n	80062c6 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800626e:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	685b      	ldr	r3, [r3, #4]
 8006276:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800627a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800627e:	d117      	bne.n	80062b0 <I2C_Master_ADDR+0x2e0>
 8006280:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006282:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006286:	d00b      	beq.n	80062a0 <I2C_Master_ADDR+0x2d0>
 8006288:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800628a:	2b01      	cmp	r3, #1
 800628c:	d008      	beq.n	80062a0 <I2C_Master_ADDR+0x2d0>
 800628e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006290:	2b08      	cmp	r3, #8
 8006292:	d005      	beq.n	80062a0 <I2C_Master_ADDR+0x2d0>
 8006294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006296:	2b10      	cmp	r3, #16
 8006298:	d002      	beq.n	80062a0 <I2C_Master_ADDR+0x2d0>
 800629a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800629c:	2b20      	cmp	r3, #32
 800629e:	d107      	bne.n	80062b0 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	685a      	ldr	r2, [r3, #4]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80062ae:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062b0:	2300      	movs	r3, #0
 80062b2:	613b      	str	r3, [r7, #16]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	613b      	str	r3, [r7, #16]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699b      	ldr	r3, [r3, #24]
 80062c2:	613b      	str	r3, [r7, #16]
 80062c4:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2200      	movs	r2, #0
 80062ca:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80062cc:	e00b      	b.n	80062e6 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062ce:	2300      	movs	r3, #0
 80062d0:	60fb      	str	r3, [r7, #12]
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	695b      	ldr	r3, [r3, #20]
 80062d8:	60fb      	str	r3, [r7, #12]
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	699b      	ldr	r3, [r3, #24]
 80062e0:	60fb      	str	r3, [r7, #12]
 80062e2:	68fb      	ldr	r3, [r7, #12]
}
 80062e4:	e7ff      	b.n	80062e6 <I2C_Master_ADDR+0x316>
 80062e6:	bf00      	nop
 80062e8:	3744      	adds	r7, #68	@ 0x44
 80062ea:	46bd      	mov	sp, r7
 80062ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062f0:	4770      	bx	lr

080062f2 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006300:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006306:	b29b      	uxth	r3, r3
 8006308:	2b00      	cmp	r3, #0
 800630a:	d02b      	beq.n	8006364 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006310:	781a      	ldrb	r2, [r3, #0]
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800631c:	1c5a      	adds	r2, r3, #1
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006326:	b29b      	uxth	r3, r3
 8006328:	3b01      	subs	r3, #1
 800632a:	b29a      	uxth	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006334:	b29b      	uxth	r3, r3
 8006336:	2b00      	cmp	r3, #0
 8006338:	d114      	bne.n	8006364 <I2C_SlaveTransmit_TXE+0x72>
 800633a:	7bfb      	ldrb	r3, [r7, #15]
 800633c:	2b29      	cmp	r3, #41	@ 0x29
 800633e:	d111      	bne.n	8006364 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	685a      	ldr	r2, [r3, #4]
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800634e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2221      	movs	r2, #33	@ 0x21
 8006354:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	2228      	movs	r2, #40	@ 0x28
 800635a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800635e:	6878      	ldr	r0, [r7, #4]
 8006360:	f7ff f9cf 	bl	8005702 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006364:	bf00      	nop
 8006366:	3710      	adds	r7, #16
 8006368:	46bd      	mov	sp, r7
 800636a:	bd80      	pop	{r7, pc}

0800636c <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800636c:	b480      	push	{r7}
 800636e:	b083      	sub	sp, #12
 8006370:	af00      	add	r7, sp, #0
 8006372:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006378:	b29b      	uxth	r3, r3
 800637a:	2b00      	cmp	r3, #0
 800637c:	d011      	beq.n	80063a2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006382:	781a      	ldrb	r2, [r3, #0]
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800638e:	1c5a      	adds	r2, r3, #1
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006398:	b29b      	uxth	r3, r3
 800639a:	3b01      	subs	r3, #1
 800639c:	b29a      	uxth	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80063a2:	bf00      	nop
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ac:	4770      	bx	lr

080063ae <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b084      	sub	sp, #16
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063bc:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d02c      	beq.n	8006422 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	691a      	ldr	r2, [r3, #16]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063f2:	b29b      	uxth	r3, r3
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d114      	bne.n	8006422 <I2C_SlaveReceive_RXNE+0x74>
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80063fc:	d111      	bne.n	8006422 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	685a      	ldr	r2, [r3, #4]
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800640c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	2222      	movs	r2, #34	@ 0x22
 8006412:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	2228      	movs	r2, #40	@ 0x28
 8006418:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f7ff f97a 	bl	8005716 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006422:	bf00      	nop
 8006424:	3710      	adds	r7, #16
 8006426:	46bd      	mov	sp, r7
 8006428:	bd80      	pop	{r7, pc}

0800642a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800642a:	b480      	push	{r7}
 800642c:	b083      	sub	sp, #12
 800642e:	af00      	add	r7, sp, #0
 8006430:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006436:	b29b      	uxth	r3, r3
 8006438:	2b00      	cmp	r3, #0
 800643a:	d012      	beq.n	8006462 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	691a      	ldr	r2, [r3, #16]
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006446:	b2d2      	uxtb	r2, r2
 8006448:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800644e:	1c5a      	adds	r2, r3, #1
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006458:	b29b      	uxth	r3, r3
 800645a:	3b01      	subs	r3, #1
 800645c:	b29a      	uxth	r2, r3
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006462:	bf00      	nop
 8006464:	370c      	adds	r7, #12
 8006466:	46bd      	mov	sp, r7
 8006468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800646c:	4770      	bx	lr

0800646e <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800646e:	b580      	push	{r7, lr}
 8006470:	b084      	sub	sp, #16
 8006472:	af00      	add	r7, sp, #0
 8006474:	6078      	str	r0, [r7, #4]
 8006476:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8006478:	2300      	movs	r3, #0
 800647a:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006482:	b2db      	uxtb	r3, r3
 8006484:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006488:	2b28      	cmp	r3, #40	@ 0x28
 800648a:	d127      	bne.n	80064dc <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	685a      	ldr	r2, [r3, #4]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800649a:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	089b      	lsrs	r3, r3, #2
 80064a0:	f003 0301 	and.w	r3, r3, #1
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d101      	bne.n	80064ac <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80064a8:	2301      	movs	r3, #1
 80064aa:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80064ac:	683b      	ldr	r3, [r7, #0]
 80064ae:	09db      	lsrs	r3, r3, #7
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d103      	bne.n	80064c0 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	68db      	ldr	r3, [r3, #12]
 80064bc:	81bb      	strh	r3, [r7, #12]
 80064be:	e002      	b.n	80064c6 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	699b      	ldr	r3, [r3, #24]
 80064c4:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80064ce:	89ba      	ldrh	r2, [r7, #12]
 80064d0:	7bfb      	ldrb	r3, [r7, #15]
 80064d2:	4619      	mov	r1, r3
 80064d4:	6878      	ldr	r0, [r7, #4]
 80064d6:	f7ff f928 	bl	800572a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80064da:	e00e      	b.n	80064fa <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064dc:	2300      	movs	r3, #0
 80064de:	60bb      	str	r3, [r7, #8]
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	695b      	ldr	r3, [r3, #20]
 80064e6:	60bb      	str	r3, [r7, #8]
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	699b      	ldr	r3, [r3, #24]
 80064ee:	60bb      	str	r3, [r7, #8]
 80064f0:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 80064fa:	bf00      	nop
 80064fc:	3710      	adds	r7, #16
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}
	...

08006504 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006512:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	685a      	ldr	r2, [r3, #4]
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006522:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006524:	2300      	movs	r3, #0
 8006526:	60bb      	str	r3, [r7, #8]
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	695b      	ldr	r3, [r3, #20]
 800652e:	60bb      	str	r3, [r7, #8]
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	681a      	ldr	r2, [r3, #0]
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f042 0201 	orr.w	r2, r2, #1
 800653e:	601a      	str	r2, [r3, #0]
 8006540:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	681a      	ldr	r2, [r3, #0]
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006550:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800655c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006560:	d172      	bne.n	8006648 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006562:	7bfb      	ldrb	r3, [r7, #15]
 8006564:	2b22      	cmp	r3, #34	@ 0x22
 8006566:	d002      	beq.n	800656e <I2C_Slave_STOPF+0x6a>
 8006568:	7bfb      	ldrb	r3, [r7, #15]
 800656a:	2b2a      	cmp	r3, #42	@ 0x2a
 800656c:	d135      	bne.n	80065da <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	b29a      	uxth	r2, r3
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006580:	b29b      	uxth	r3, r3
 8006582:	2b00      	cmp	r3, #0
 8006584:	d005      	beq.n	8006592 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800658a:	f043 0204 	orr.w	r2, r3, #4
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	685a      	ldr	r2, [r3, #4]
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80065a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065a6:	4618      	mov	r0, r3
 80065a8:	f7fe fa8c 	bl	8004ac4 <HAL_DMA_GetState>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b01      	cmp	r3, #1
 80065b0:	d049      	beq.n	8006646 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065b6:	4a69      	ldr	r2, [pc, #420]	@ (800675c <I2C_Slave_STOPF+0x258>)
 80065b8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065be:	4618      	mov	r0, r3
 80065c0:	f7fe f8d4 	bl	800476c <HAL_DMA_Abort_IT>
 80065c4:	4603      	mov	r3, r0
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d03d      	beq.n	8006646 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80065ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80065d0:	687a      	ldr	r2, [r7, #4]
 80065d2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80065d4:	4610      	mov	r0, r2
 80065d6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80065d8:	e035      	b.n	8006646 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	685b      	ldr	r3, [r3, #4]
 80065e2:	b29a      	uxth	r2, r3
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065ec:	b29b      	uxth	r3, r3
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d005      	beq.n	80065fe <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065f6:	f043 0204 	orr.w	r2, r3, #4
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	685a      	ldr	r2, [r3, #4]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800660c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006612:	4618      	mov	r0, r3
 8006614:	f7fe fa56 	bl	8004ac4 <HAL_DMA_GetState>
 8006618:	4603      	mov	r3, r0
 800661a:	2b01      	cmp	r3, #1
 800661c:	d014      	beq.n	8006648 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006622:	4a4e      	ldr	r2, [pc, #312]	@ (800675c <I2C_Slave_STOPF+0x258>)
 8006624:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800662a:	4618      	mov	r0, r3
 800662c:	f7fe f89e 	bl	800476c <HAL_DMA_Abort_IT>
 8006630:	4603      	mov	r3, r0
 8006632:	2b00      	cmp	r3, #0
 8006634:	d008      	beq.n	8006648 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800663a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800663c:	687a      	ldr	r2, [r7, #4]
 800663e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006640:	4610      	mov	r0, r2
 8006642:	4798      	blx	r3
 8006644:	e000      	b.n	8006648 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006646:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800664c:	b29b      	uxth	r3, r3
 800664e:	2b00      	cmp	r3, #0
 8006650:	d03e      	beq.n	80066d0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	695b      	ldr	r3, [r3, #20]
 8006658:	f003 0304 	and.w	r3, r3, #4
 800665c:	2b04      	cmp	r3, #4
 800665e:	d112      	bne.n	8006686 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	691a      	ldr	r2, [r3, #16]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800666a:	b2d2      	uxtb	r2, r2
 800666c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006672:	1c5a      	adds	r2, r3, #1
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800667c:	b29b      	uxth	r3, r3
 800667e:	3b01      	subs	r3, #1
 8006680:	b29a      	uxth	r2, r3
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	695b      	ldr	r3, [r3, #20]
 800668c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006690:	2b40      	cmp	r3, #64	@ 0x40
 8006692:	d112      	bne.n	80066ba <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	691a      	ldr	r2, [r3, #16]
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800669e:	b2d2      	uxtb	r2, r2
 80066a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066a6:	1c5a      	adds	r2, r3, #1
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066b0:	b29b      	uxth	r3, r3
 80066b2:	3b01      	subs	r3, #1
 80066b4:	b29a      	uxth	r2, r3
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066be:	b29b      	uxth	r3, r3
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d005      	beq.n	80066d0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066c8:	f043 0204 	orr.w	r2, r3, #4
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d003      	beq.n	80066e0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 f8b7 	bl	800684c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80066de:	e039      	b.n	8006754 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80066e0:	7bfb      	ldrb	r3, [r7, #15]
 80066e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80066e4:	d109      	bne.n	80066fa <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2200      	movs	r2, #0
 80066ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2228      	movs	r2, #40	@ 0x28
 80066f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80066f4:	6878      	ldr	r0, [r7, #4]
 80066f6:	f7ff f80e 	bl	8005716 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b28      	cmp	r3, #40	@ 0x28
 8006704:	d111      	bne.n	800672a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a15      	ldr	r2, [pc, #84]	@ (8006760 <I2C_Slave_STOPF+0x25c>)
 800670a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2220      	movs	r2, #32
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2200      	movs	r2, #0
 800671e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	f7ff f80f 	bl	8005746 <HAL_I2C_ListenCpltCallback>
}
 8006728:	e014      	b.n	8006754 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672e:	2b22      	cmp	r3, #34	@ 0x22
 8006730:	d002      	beq.n	8006738 <I2C_Slave_STOPF+0x234>
 8006732:	7bfb      	ldrb	r3, [r7, #15]
 8006734:	2b22      	cmp	r3, #34	@ 0x22
 8006736:	d10d      	bne.n	8006754 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2200      	movs	r2, #0
 800673c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2220      	movs	r2, #32
 8006742:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2200      	movs	r2, #0
 800674a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800674e:	6878      	ldr	r0, [r7, #4]
 8006750:	f7fe ffe1 	bl	8005716 <HAL_I2C_SlaveRxCpltCallback>
}
 8006754:	bf00      	nop
 8006756:	3710      	adds	r7, #16
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	08006ab1 	.word	0x08006ab1
 8006760:	ffff0000 	.word	0xffff0000

08006764 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006764:	b580      	push	{r7, lr}
 8006766:	b084      	sub	sp, #16
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006772:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006778:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800677a:	68bb      	ldr	r3, [r7, #8]
 800677c:	2b08      	cmp	r3, #8
 800677e:	d002      	beq.n	8006786 <I2C_Slave_AF+0x22>
 8006780:	68bb      	ldr	r3, [r7, #8]
 8006782:	2b20      	cmp	r3, #32
 8006784:	d129      	bne.n	80067da <I2C_Slave_AF+0x76>
 8006786:	7bfb      	ldrb	r3, [r7, #15]
 8006788:	2b28      	cmp	r3, #40	@ 0x28
 800678a:	d126      	bne.n	80067da <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	4a2e      	ldr	r2, [pc, #184]	@ (8006848 <I2C_Slave_AF+0xe4>)
 8006790:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	685a      	ldr	r2, [r3, #4]
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80067a0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80067aa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	681a      	ldr	r2, [r3, #0]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80067ba:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	2200      	movs	r2, #0
 80067c0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2220      	movs	r2, #32
 80067c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7fe ffb7 	bl	8005746 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80067d8:	e031      	b.n	800683e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80067da:	7bfb      	ldrb	r3, [r7, #15]
 80067dc:	2b21      	cmp	r3, #33	@ 0x21
 80067de:	d129      	bne.n	8006834 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a19      	ldr	r2, [pc, #100]	@ (8006848 <I2C_Slave_AF+0xe4>)
 80067e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	2221      	movs	r2, #33	@ 0x21
 80067ea:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800680a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006814:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	681a      	ldr	r2, [r3, #0]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006824:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006826:	6878      	ldr	r0, [r7, #4]
 8006828:	f7fe fd2a 	bl	8005280 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f7fe ff68 	bl	8005702 <HAL_I2C_SlaveTxCpltCallback>
}
 8006832:	e004      	b.n	800683e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800683c:	615a      	str	r2, [r3, #20]
}
 800683e:	bf00      	nop
 8006840:	3710      	adds	r7, #16
 8006842:	46bd      	mov	sp, r7
 8006844:	bd80      	pop	{r7, pc}
 8006846:	bf00      	nop
 8006848:	ffff0000 	.word	0xffff0000

0800684c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b084      	sub	sp, #16
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800685a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006862:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006864:	7bbb      	ldrb	r3, [r7, #14]
 8006866:	2b10      	cmp	r3, #16
 8006868:	d002      	beq.n	8006870 <I2C_ITError+0x24>
 800686a:	7bbb      	ldrb	r3, [r7, #14]
 800686c:	2b40      	cmp	r3, #64	@ 0x40
 800686e:	d10a      	bne.n	8006886 <I2C_ITError+0x3a>
 8006870:	7bfb      	ldrb	r3, [r7, #15]
 8006872:	2b22      	cmp	r3, #34	@ 0x22
 8006874:	d107      	bne.n	8006886 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	681a      	ldr	r2, [r3, #0]
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006884:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006886:	7bfb      	ldrb	r3, [r7, #15]
 8006888:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800688c:	2b28      	cmp	r3, #40	@ 0x28
 800688e:	d107      	bne.n	80068a0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2228      	movs	r2, #40	@ 0x28
 800689a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800689e:	e015      	b.n	80068cc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068ae:	d00a      	beq.n	80068c6 <I2C_ITError+0x7a>
 80068b0:	7bfb      	ldrb	r3, [r7, #15]
 80068b2:	2b60      	cmp	r3, #96	@ 0x60
 80068b4:	d007      	beq.n	80068c6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2220      	movs	r2, #32
 80068ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2200      	movs	r2, #0
 80068ca:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80068d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80068da:	d162      	bne.n	80069a2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	685a      	ldr	r2, [r3, #4]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80068ea:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068f0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	2b01      	cmp	r3, #1
 80068f8:	d020      	beq.n	800693c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068fe:	4a6a      	ldr	r2, [pc, #424]	@ (8006aa8 <I2C_ITError+0x25c>)
 8006900:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006906:	4618      	mov	r0, r3
 8006908:	f7fd ff30 	bl	800476c <HAL_DMA_Abort_IT>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	f000 8089 	beq.w	8006a26 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f022 0201 	bic.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2220      	movs	r2, #32
 8006928:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006930:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006932:	687a      	ldr	r2, [r7, #4]
 8006934:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006936:	4610      	mov	r0, r2
 8006938:	4798      	blx	r3
 800693a:	e074      	b.n	8006a26 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006940:	4a59      	ldr	r2, [pc, #356]	@ (8006aa8 <I2C_ITError+0x25c>)
 8006942:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006948:	4618      	mov	r0, r3
 800694a:	f7fd ff0f 	bl	800476c <HAL_DMA_Abort_IT>
 800694e:	4603      	mov	r3, r0
 8006950:	2b00      	cmp	r3, #0
 8006952:	d068      	beq.n	8006a26 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	695b      	ldr	r3, [r3, #20]
 800695a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800695e:	2b40      	cmp	r3, #64	@ 0x40
 8006960:	d10b      	bne.n	800697a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	691a      	ldr	r2, [r3, #16]
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800696c:	b2d2      	uxtb	r2, r2
 800696e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006974:	1c5a      	adds	r2, r3, #1
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	681a      	ldr	r2, [r3, #0]
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f022 0201 	bic.w	r2, r2, #1
 8006988:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	2220      	movs	r2, #32
 800698e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006996:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006998:	687a      	ldr	r2, [r7, #4]
 800699a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800699c:	4610      	mov	r0, r2
 800699e:	4798      	blx	r3
 80069a0:	e041      	b.n	8006a26 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80069a8:	b2db      	uxtb	r3, r3
 80069aa:	2b60      	cmp	r3, #96	@ 0x60
 80069ac:	d125      	bne.n	80069fa <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2220      	movs	r2, #32
 80069b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069c6:	2b40      	cmp	r3, #64	@ 0x40
 80069c8:	d10b      	bne.n	80069e2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	691a      	ldr	r2, [r3, #16]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d4:	b2d2      	uxtb	r2, r2
 80069d6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	1c5a      	adds	r2, r3, #1
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	681a      	ldr	r2, [r3, #0]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	f022 0201 	bic.w	r2, r2, #1
 80069f0:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80069f2:	6878      	ldr	r0, [r7, #4]
 80069f4:	f7fe fecf 	bl	8005796 <HAL_I2C_AbortCpltCallback>
 80069f8:	e015      	b.n	8006a26 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	695b      	ldr	r3, [r3, #20]
 8006a00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d10b      	bne.n	8006a20 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	691a      	ldr	r2, [r3, #16]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a12:	b2d2      	uxtb	r2, r2
 8006a14:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a1a:	1c5a      	adds	r2, r3, #1
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006a20:	6878      	ldr	r0, [r7, #4]
 8006a22:	f7fe feae 	bl	8005782 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a2a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	f003 0301 	and.w	r3, r3, #1
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d10e      	bne.n	8006a54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d109      	bne.n	8006a54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a40:	68bb      	ldr	r3, [r7, #8]
 8006a42:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d104      	bne.n	8006a54 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d007      	beq.n	8006a64 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	685a      	ldr	r2, [r3, #4]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a62:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a6a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a70:	f003 0304 	and.w	r3, r3, #4
 8006a74:	2b04      	cmp	r3, #4
 8006a76:	d113      	bne.n	8006aa0 <I2C_ITError+0x254>
 8006a78:	7bfb      	ldrb	r3, [r7, #15]
 8006a7a:	2b28      	cmp	r3, #40	@ 0x28
 8006a7c:	d110      	bne.n	8006aa0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	4a0a      	ldr	r2, [pc, #40]	@ (8006aac <I2C_ITError+0x260>)
 8006a82:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2200      	movs	r2, #0
 8006a88:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2220      	movs	r2, #32
 8006a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2200      	movs	r2, #0
 8006a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006a9a:	6878      	ldr	r0, [r7, #4]
 8006a9c:	f7fe fe53 	bl	8005746 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006aa0:	bf00      	nop
 8006aa2:	3710      	adds	r7, #16
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	bd80      	pop	{r7, pc}
 8006aa8:	08006ab1 	.word	0x08006ab1
 8006aac:	ffff0000 	.word	0xffff0000

08006ab0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b086      	sub	sp, #24
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ac0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ac8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006aca:	4b4b      	ldr	r3, [pc, #300]	@ (8006bf8 <I2C_DMAAbort+0x148>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	08db      	lsrs	r3, r3, #3
 8006ad0:	4a4a      	ldr	r2, [pc, #296]	@ (8006bfc <I2C_DMAAbort+0x14c>)
 8006ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad6:	0a1a      	lsrs	r2, r3, #8
 8006ad8:	4613      	mov	r3, r2
 8006ada:	009b      	lsls	r3, r3, #2
 8006adc:	4413      	add	r3, r2
 8006ade:	00da      	lsls	r2, r3, #3
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d106      	bne.n	8006af8 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006aee:	f043 0220 	orr.w	r2, r3, #32
 8006af2:	697b      	ldr	r3, [r7, #20]
 8006af4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8006af6:	e00a      	b.n	8006b0e <I2C_DMAAbort+0x5e>
    }
    count--;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	3b01      	subs	r3, #1
 8006afc:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006afe:	697b      	ldr	r3, [r7, #20]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b0c:	d0ea      	beq.n	8006ae4 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006b0e:	697b      	ldr	r3, [r7, #20]
 8006b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d003      	beq.n	8006b1e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006b16:	697b      	ldr	r3, [r7, #20]
 8006b18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b22:	2b00      	cmp	r3, #0
 8006b24:	d003      	beq.n	8006b2e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006b26:	697b      	ldr	r3, [r7, #20]
 8006b28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b2e:	697b      	ldr	r3, [r7, #20]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	697b      	ldr	r3, [r7, #20]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b3c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2200      	movs	r2, #0
 8006b42:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d003      	beq.n	8006b54 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b50:	2200      	movs	r2, #0
 8006b52:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b58:	2b00      	cmp	r3, #0
 8006b5a:	d003      	beq.n	8006b64 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006b5c:	697b      	ldr	r3, [r7, #20]
 8006b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b60:	2200      	movs	r2, #0
 8006b62:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8006b64:	697b      	ldr	r3, [r7, #20]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	681a      	ldr	r2, [r3, #0]
 8006b6a:	697b      	ldr	r3, [r7, #20]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f022 0201 	bic.w	r2, r2, #1
 8006b72:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006b74:	697b      	ldr	r3, [r7, #20]
 8006b76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	2b60      	cmp	r3, #96	@ 0x60
 8006b7e:	d10e      	bne.n	8006b9e <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	2220      	movs	r2, #32
 8006b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006b88:	697b      	ldr	r3, [r7, #20]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006b90:	697b      	ldr	r3, [r7, #20]
 8006b92:	2200      	movs	r2, #0
 8006b94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006b96:	6978      	ldr	r0, [r7, #20]
 8006b98:	f7fe fdfd 	bl	8005796 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006b9c:	e027      	b.n	8006bee <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006b9e:	7cfb      	ldrb	r3, [r7, #19]
 8006ba0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006ba4:	2b28      	cmp	r3, #40	@ 0x28
 8006ba6:	d117      	bne.n	8006bd8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	681a      	ldr	r2, [r3, #0]
 8006bae:	697b      	ldr	r3, [r7, #20]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f042 0201 	orr.w	r2, r2, #1
 8006bb6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	697b      	ldr	r3, [r7, #20]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006bc6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006bc8:	697b      	ldr	r3, [r7, #20]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006bce:	697b      	ldr	r3, [r7, #20]
 8006bd0:	2228      	movs	r2, #40	@ 0x28
 8006bd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006bd6:	e007      	b.n	8006be8 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006bd8:	697b      	ldr	r3, [r7, #20]
 8006bda:	2220      	movs	r2, #32
 8006bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	2200      	movs	r2, #0
 8006be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006be8:	6978      	ldr	r0, [r7, #20]
 8006bea:	f7fe fdca 	bl	8005782 <HAL_I2C_ErrorCallback>
}
 8006bee:	bf00      	nop
 8006bf0:	3718      	adds	r7, #24
 8006bf2:	46bd      	mov	sp, r7
 8006bf4:	bd80      	pop	{r7, pc}
 8006bf6:	bf00      	nop
 8006bf8:	20000004 	.word	0x20000004
 8006bfc:	14f8b589 	.word	0x14f8b589

08006c00 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b085      	sub	sp, #20
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006c08:	2300      	movs	r3, #0
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006c0c:	4b13      	ldr	r3, [pc, #76]	@ (8006c5c <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	08db      	lsrs	r3, r3, #3
 8006c12:	4a13      	ldr	r2, [pc, #76]	@ (8006c60 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006c14:	fba2 2303 	umull	r2, r3, r2, r3
 8006c18:	0a1a      	lsrs	r2, r3, #8
 8006c1a:	4613      	mov	r3, r2
 8006c1c:	009b      	lsls	r3, r3, #2
 8006c1e:	4413      	add	r3, r2
 8006c20:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	3b01      	subs	r3, #1
 8006c26:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d107      	bne.n	8006c3e <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c32:	f043 0220 	orr.w	r2, r3, #32
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8006c3a:	2301      	movs	r3, #1
 8006c3c:	e008      	b.n	8006c50 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006c4c:	d0e9      	beq.n	8006c22 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8006c4e:	2300      	movs	r3, #0
}
 8006c50:	4618      	mov	r0, r3
 8006c52:	3714      	adds	r7, #20
 8006c54:	46bd      	mov	sp, r7
 8006c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c5a:	4770      	bx	lr
 8006c5c:	20000004 	.word	0x20000004
 8006c60:	14f8b589 	.word	0x14f8b589

08006c64 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8006c64:	b480      	push	{r7}
 8006c66:	b083      	sub	sp, #12
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c70:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006c74:	d103      	bne.n	8006c7e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2201      	movs	r2, #1
 8006c7a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8006c7c:	e007      	b.n	8006c8e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c82:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8006c86:	d102      	bne.n	8006c8e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2208      	movs	r2, #8
 8006c8c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8006c8e:	bf00      	nop
 8006c90:	370c      	adds	r7, #12
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
	...

08006c9c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b086      	sub	sp, #24
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d101      	bne.n	8006cae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e267      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f003 0301 	and.w	r3, r3, #1
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d075      	beq.n	8006da6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cba:	4b88      	ldr	r3, [pc, #544]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	f003 030c 	and.w	r3, r3, #12
 8006cc2:	2b04      	cmp	r3, #4
 8006cc4:	d00c      	beq.n	8006ce0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cc6:	4b85      	ldr	r3, [pc, #532]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006cce:	2b08      	cmp	r3, #8
 8006cd0:	d112      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006cd2:	4b82      	ldr	r3, [pc, #520]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006cda:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006cde:	d10b      	bne.n	8006cf8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ce0:	4b7e      	ldr	r3, [pc, #504]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d05b      	beq.n	8006da4 <HAL_RCC_OscConfig+0x108>
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	685b      	ldr	r3, [r3, #4]
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	d157      	bne.n	8006da4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	e242      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006d00:	d106      	bne.n	8006d10 <HAL_RCC_OscConfig+0x74>
 8006d02:	4b76      	ldr	r3, [pc, #472]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	4a75      	ldr	r2, [pc, #468]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d0c:	6013      	str	r3, [r2, #0]
 8006d0e:	e01d      	b.n	8006d4c <HAL_RCC_OscConfig+0xb0>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006d18:	d10c      	bne.n	8006d34 <HAL_RCC_OscConfig+0x98>
 8006d1a:	4b70      	ldr	r3, [pc, #448]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	4a6f      	ldr	r2, [pc, #444]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006d24:	6013      	str	r3, [r2, #0]
 8006d26:	4b6d      	ldr	r3, [pc, #436]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a6c      	ldr	r2, [pc, #432]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d2c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d30:	6013      	str	r3, [r2, #0]
 8006d32:	e00b      	b.n	8006d4c <HAL_RCC_OscConfig+0xb0>
 8006d34:	4b69      	ldr	r3, [pc, #420]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	4a68      	ldr	r2, [pc, #416]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006d3e:	6013      	str	r3, [r2, #0]
 8006d40:	4b66      	ldr	r3, [pc, #408]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	4a65      	ldr	r2, [pc, #404]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d46:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006d4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d013      	beq.n	8006d7c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d54:	f7fc fc44 	bl	80035e0 <HAL_GetTick>
 8006d58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d5a:	e008      	b.n	8006d6e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d5c:	f7fc fc40 	bl	80035e0 <HAL_GetTick>
 8006d60:	4602      	mov	r2, r0
 8006d62:	693b      	ldr	r3, [r7, #16]
 8006d64:	1ad3      	subs	r3, r2, r3
 8006d66:	2b64      	cmp	r3, #100	@ 0x64
 8006d68:	d901      	bls.n	8006d6e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006d6a:	2303      	movs	r3, #3
 8006d6c:	e207      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006d6e:	4b5b      	ldr	r3, [pc, #364]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d0f0      	beq.n	8006d5c <HAL_RCC_OscConfig+0xc0>
 8006d7a:	e014      	b.n	8006da6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d7c:	f7fc fc30 	bl	80035e0 <HAL_GetTick>
 8006d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d82:	e008      	b.n	8006d96 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006d84:	f7fc fc2c 	bl	80035e0 <HAL_GetTick>
 8006d88:	4602      	mov	r2, r0
 8006d8a:	693b      	ldr	r3, [r7, #16]
 8006d8c:	1ad3      	subs	r3, r2, r3
 8006d8e:	2b64      	cmp	r3, #100	@ 0x64
 8006d90:	d901      	bls.n	8006d96 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006d92:	2303      	movs	r3, #3
 8006d94:	e1f3      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006d96:	4b51      	ldr	r3, [pc, #324]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d1f0      	bne.n	8006d84 <HAL_RCC_OscConfig+0xe8>
 8006da2:	e000      	b.n	8006da6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006da4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f003 0302 	and.w	r3, r3, #2
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d063      	beq.n	8006e7a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006db2:	4b4a      	ldr	r3, [pc, #296]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006db4:	689b      	ldr	r3, [r3, #8]
 8006db6:	f003 030c 	and.w	r3, r3, #12
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d00b      	beq.n	8006dd6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dbe:	4b47      	ldr	r3, [pc, #284]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006dc0:	689b      	ldr	r3, [r3, #8]
 8006dc2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006dc6:	2b08      	cmp	r3, #8
 8006dc8:	d11c      	bne.n	8006e04 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006dca:	4b44      	ldr	r3, [pc, #272]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d116      	bne.n	8006e04 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006dd6:	4b41      	ldr	r3, [pc, #260]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	f003 0302 	and.w	r3, r3, #2
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d005      	beq.n	8006dee <HAL_RCC_OscConfig+0x152>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	2b01      	cmp	r3, #1
 8006de8:	d001      	beq.n	8006dee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006dea:	2301      	movs	r3, #1
 8006dec:	e1c7      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006dee:	4b3b      	ldr	r3, [pc, #236]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	691b      	ldr	r3, [r3, #16]
 8006dfa:	00db      	lsls	r3, r3, #3
 8006dfc:	4937      	ldr	r1, [pc, #220]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006e02:	e03a      	b.n	8006e7a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d020      	beq.n	8006e4e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006e0c:	4b34      	ldr	r3, [pc, #208]	@ (8006ee0 <HAL_RCC_OscConfig+0x244>)
 8006e0e:	2201      	movs	r2, #1
 8006e10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e12:	f7fc fbe5 	bl	80035e0 <HAL_GetTick>
 8006e16:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e18:	e008      	b.n	8006e2c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e1a:	f7fc fbe1 	bl	80035e0 <HAL_GetTick>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	1ad3      	subs	r3, r2, r3
 8006e24:	2b02      	cmp	r3, #2
 8006e26:	d901      	bls.n	8006e2c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e1a8      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e2c:	4b2b      	ldr	r3, [pc, #172]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0302 	and.w	r3, r3, #2
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d0f0      	beq.n	8006e1a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006e38:	4b28      	ldr	r3, [pc, #160]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	691b      	ldr	r3, [r3, #16]
 8006e44:	00db      	lsls	r3, r3, #3
 8006e46:	4925      	ldr	r1, [pc, #148]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	600b      	str	r3, [r1, #0]
 8006e4c:	e015      	b.n	8006e7a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006e4e:	4b24      	ldr	r3, [pc, #144]	@ (8006ee0 <HAL_RCC_OscConfig+0x244>)
 8006e50:	2200      	movs	r2, #0
 8006e52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006e54:	f7fc fbc4 	bl	80035e0 <HAL_GetTick>
 8006e58:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e5a:	e008      	b.n	8006e6e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006e5c:	f7fc fbc0 	bl	80035e0 <HAL_GetTick>
 8006e60:	4602      	mov	r2, r0
 8006e62:	693b      	ldr	r3, [r7, #16]
 8006e64:	1ad3      	subs	r3, r2, r3
 8006e66:	2b02      	cmp	r3, #2
 8006e68:	d901      	bls.n	8006e6e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006e6a:	2303      	movs	r3, #3
 8006e6c:	e187      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006e6e:	4b1b      	ldr	r3, [pc, #108]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	f003 0302 	and.w	r3, r3, #2
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d1f0      	bne.n	8006e5c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f003 0308 	and.w	r3, r3, #8
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d036      	beq.n	8006ef4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d016      	beq.n	8006ebc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006e8e:	4b15      	ldr	r3, [pc, #84]	@ (8006ee4 <HAL_RCC_OscConfig+0x248>)
 8006e90:	2201      	movs	r2, #1
 8006e92:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006e94:	f7fc fba4 	bl	80035e0 <HAL_GetTick>
 8006e98:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006e9a:	e008      	b.n	8006eae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006e9c:	f7fc fba0 	bl	80035e0 <HAL_GetTick>
 8006ea0:	4602      	mov	r2, r0
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	1ad3      	subs	r3, r2, r3
 8006ea6:	2b02      	cmp	r3, #2
 8006ea8:	d901      	bls.n	8006eae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006eaa:	2303      	movs	r3, #3
 8006eac:	e167      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006eae:	4b0b      	ldr	r3, [pc, #44]	@ (8006edc <HAL_RCC_OscConfig+0x240>)
 8006eb0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eb2:	f003 0302 	and.w	r3, r3, #2
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d0f0      	beq.n	8006e9c <HAL_RCC_OscConfig+0x200>
 8006eba:	e01b      	b.n	8006ef4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006ebc:	4b09      	ldr	r3, [pc, #36]	@ (8006ee4 <HAL_RCC_OscConfig+0x248>)
 8006ebe:	2200      	movs	r2, #0
 8006ec0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ec2:	f7fc fb8d 	bl	80035e0 <HAL_GetTick>
 8006ec6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ec8:	e00e      	b.n	8006ee8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006eca:	f7fc fb89 	bl	80035e0 <HAL_GetTick>
 8006ece:	4602      	mov	r2, r0
 8006ed0:	693b      	ldr	r3, [r7, #16]
 8006ed2:	1ad3      	subs	r3, r2, r3
 8006ed4:	2b02      	cmp	r3, #2
 8006ed6:	d907      	bls.n	8006ee8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006ed8:	2303      	movs	r3, #3
 8006eda:	e150      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
 8006edc:	40023800 	.word	0x40023800
 8006ee0:	42470000 	.word	0x42470000
 8006ee4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ee8:	4b88      	ldr	r3, [pc, #544]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006eea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006eec:	f003 0302 	and.w	r3, r3, #2
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1ea      	bne.n	8006eca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f003 0304 	and.w	r3, r3, #4
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f000 8097 	beq.w	8007030 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f02:	2300      	movs	r3, #0
 8006f04:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f06:	4b81      	ldr	r3, [pc, #516]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d10f      	bne.n	8006f32 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f12:	2300      	movs	r3, #0
 8006f14:	60bb      	str	r3, [r7, #8]
 8006f16:	4b7d      	ldr	r3, [pc, #500]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f1a:	4a7c      	ldr	r2, [pc, #496]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006f20:	6413      	str	r3, [r2, #64]	@ 0x40
 8006f22:	4b7a      	ldr	r3, [pc, #488]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006f2a:	60bb      	str	r3, [r7, #8]
 8006f2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f32:	4b77      	ldr	r3, [pc, #476]	@ (8007110 <HAL_RCC_OscConfig+0x474>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d118      	bne.n	8006f70 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006f3e:	4b74      	ldr	r3, [pc, #464]	@ (8007110 <HAL_RCC_OscConfig+0x474>)
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	4a73      	ldr	r2, [pc, #460]	@ (8007110 <HAL_RCC_OscConfig+0x474>)
 8006f44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006f4a:	f7fc fb49 	bl	80035e0 <HAL_GetTick>
 8006f4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f50:	e008      	b.n	8006f64 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f52:	f7fc fb45 	bl	80035e0 <HAL_GetTick>
 8006f56:	4602      	mov	r2, r0
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	1ad3      	subs	r3, r2, r3
 8006f5c:	2b02      	cmp	r3, #2
 8006f5e:	d901      	bls.n	8006f64 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e10c      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f64:	4b6a      	ldr	r3, [pc, #424]	@ (8007110 <HAL_RCC_OscConfig+0x474>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	d0f0      	beq.n	8006f52 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	689b      	ldr	r3, [r3, #8]
 8006f74:	2b01      	cmp	r3, #1
 8006f76:	d106      	bne.n	8006f86 <HAL_RCC_OscConfig+0x2ea>
 8006f78:	4b64      	ldr	r3, [pc, #400]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f7a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f7c:	4a63      	ldr	r2, [pc, #396]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f7e:	f043 0301 	orr.w	r3, r3, #1
 8006f82:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f84:	e01c      	b.n	8006fc0 <HAL_RCC_OscConfig+0x324>
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	689b      	ldr	r3, [r3, #8]
 8006f8a:	2b05      	cmp	r3, #5
 8006f8c:	d10c      	bne.n	8006fa8 <HAL_RCC_OscConfig+0x30c>
 8006f8e:	4b5f      	ldr	r3, [pc, #380]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f92:	4a5e      	ldr	r2, [pc, #376]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f94:	f043 0304 	orr.w	r3, r3, #4
 8006f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8006f9a:	4b5c      	ldr	r3, [pc, #368]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006f9c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f9e:	4a5b      	ldr	r2, [pc, #364]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006fa0:	f043 0301 	orr.w	r3, r3, #1
 8006fa4:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fa6:	e00b      	b.n	8006fc0 <HAL_RCC_OscConfig+0x324>
 8006fa8:	4b58      	ldr	r3, [pc, #352]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fac:	4a57      	ldr	r2, [pc, #348]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006fae:	f023 0301 	bic.w	r3, r3, #1
 8006fb2:	6713      	str	r3, [r2, #112]	@ 0x70
 8006fb4:	4b55      	ldr	r3, [pc, #340]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006fb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fb8:	4a54      	ldr	r2, [pc, #336]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006fba:	f023 0304 	bic.w	r3, r3, #4
 8006fbe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d015      	beq.n	8006ff4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fc8:	f7fc fb0a 	bl	80035e0 <HAL_GetTick>
 8006fcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fce:	e00a      	b.n	8006fe6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fd0:	f7fc fb06 	bl	80035e0 <HAL_GetTick>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	1ad3      	subs	r3, r2, r3
 8006fda:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d901      	bls.n	8006fe6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006fe2:	2303      	movs	r3, #3
 8006fe4:	e0cb      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006fe6:	4b49      	ldr	r3, [pc, #292]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8006fe8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fea:	f003 0302 	and.w	r3, r3, #2
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d0ee      	beq.n	8006fd0 <HAL_RCC_OscConfig+0x334>
 8006ff2:	e014      	b.n	800701e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ff4:	f7fc faf4 	bl	80035e0 <HAL_GetTick>
 8006ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006ffa:	e00a      	b.n	8007012 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ffc:	f7fc faf0 	bl	80035e0 <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800700a:	4293      	cmp	r3, r2
 800700c:	d901      	bls.n	8007012 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800700e:	2303      	movs	r3, #3
 8007010:	e0b5      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007012:	4b3e      	ldr	r3, [pc, #248]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8007014:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007016:	f003 0302 	and.w	r3, r3, #2
 800701a:	2b00      	cmp	r3, #0
 800701c:	d1ee      	bne.n	8006ffc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800701e:	7dfb      	ldrb	r3, [r7, #23]
 8007020:	2b01      	cmp	r3, #1
 8007022:	d105      	bne.n	8007030 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007024:	4b39      	ldr	r3, [pc, #228]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8007026:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007028:	4a38      	ldr	r2, [pc, #224]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 800702a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800702e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	699b      	ldr	r3, [r3, #24]
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 80a1 	beq.w	800717c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800703a:	4b34      	ldr	r3, [pc, #208]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	f003 030c 	and.w	r3, r3, #12
 8007042:	2b08      	cmp	r3, #8
 8007044:	d05c      	beq.n	8007100 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	699b      	ldr	r3, [r3, #24]
 800704a:	2b02      	cmp	r3, #2
 800704c:	d141      	bne.n	80070d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800704e:	4b31      	ldr	r3, [pc, #196]	@ (8007114 <HAL_RCC_OscConfig+0x478>)
 8007050:	2200      	movs	r2, #0
 8007052:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007054:	f7fc fac4 	bl	80035e0 <HAL_GetTick>
 8007058:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800705a:	e008      	b.n	800706e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800705c:	f7fc fac0 	bl	80035e0 <HAL_GetTick>
 8007060:	4602      	mov	r2, r0
 8007062:	693b      	ldr	r3, [r7, #16]
 8007064:	1ad3      	subs	r3, r2, r3
 8007066:	2b02      	cmp	r3, #2
 8007068:	d901      	bls.n	800706e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800706a:	2303      	movs	r3, #3
 800706c:	e087      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800706e:	4b27      	ldr	r3, [pc, #156]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1f0      	bne.n	800705c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	69da      	ldr	r2, [r3, #28]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6a1b      	ldr	r3, [r3, #32]
 8007082:	431a      	orrs	r2, r3
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007088:	019b      	lsls	r3, r3, #6
 800708a:	431a      	orrs	r2, r3
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007090:	085b      	lsrs	r3, r3, #1
 8007092:	3b01      	subs	r3, #1
 8007094:	041b      	lsls	r3, r3, #16
 8007096:	431a      	orrs	r2, r3
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800709c:	061b      	lsls	r3, r3, #24
 800709e:	491b      	ldr	r1, [pc, #108]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 80070a0:	4313      	orrs	r3, r2
 80070a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80070a4:	4b1b      	ldr	r3, [pc, #108]	@ (8007114 <HAL_RCC_OscConfig+0x478>)
 80070a6:	2201      	movs	r2, #1
 80070a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070aa:	f7fc fa99 	bl	80035e0 <HAL_GetTick>
 80070ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070b0:	e008      	b.n	80070c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070b2:	f7fc fa95 	bl	80035e0 <HAL_GetTick>
 80070b6:	4602      	mov	r2, r0
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	1ad3      	subs	r3, r2, r3
 80070bc:	2b02      	cmp	r3, #2
 80070be:	d901      	bls.n	80070c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80070c0:	2303      	movs	r3, #3
 80070c2:	e05c      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80070c4:	4b11      	ldr	r3, [pc, #68]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d0f0      	beq.n	80070b2 <HAL_RCC_OscConfig+0x416>
 80070d0:	e054      	b.n	800717c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80070d2:	4b10      	ldr	r3, [pc, #64]	@ (8007114 <HAL_RCC_OscConfig+0x478>)
 80070d4:	2200      	movs	r2, #0
 80070d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80070d8:	f7fc fa82 	bl	80035e0 <HAL_GetTick>
 80070dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070de:	e008      	b.n	80070f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80070e0:	f7fc fa7e 	bl	80035e0 <HAL_GetTick>
 80070e4:	4602      	mov	r2, r0
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	1ad3      	subs	r3, r2, r3
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	d901      	bls.n	80070f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80070ee:	2303      	movs	r3, #3
 80070f0:	e045      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80070f2:	4b06      	ldr	r3, [pc, #24]	@ (800710c <HAL_RCC_OscConfig+0x470>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d1f0      	bne.n	80070e0 <HAL_RCC_OscConfig+0x444>
 80070fe:	e03d      	b.n	800717c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	699b      	ldr	r3, [r3, #24]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d107      	bne.n	8007118 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	e038      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
 800710c:	40023800 	.word	0x40023800
 8007110:	40007000 	.word	0x40007000
 8007114:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007118:	4b1b      	ldr	r3, [pc, #108]	@ (8007188 <HAL_RCC_OscConfig+0x4ec>)
 800711a:	685b      	ldr	r3, [r3, #4]
 800711c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	2b01      	cmp	r3, #1
 8007124:	d028      	beq.n	8007178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007130:	429a      	cmp	r2, r3
 8007132:	d121      	bne.n	8007178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800713e:	429a      	cmp	r2, r3
 8007140:	d11a      	bne.n	8007178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007148:	4013      	ands	r3, r2
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800714e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007150:	4293      	cmp	r3, r2
 8007152:	d111      	bne.n	8007178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800715e:	085b      	lsrs	r3, r3, #1
 8007160:	3b01      	subs	r3, #1
 8007162:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007164:	429a      	cmp	r2, r3
 8007166:	d107      	bne.n	8007178 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007172:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007174:	429a      	cmp	r2, r3
 8007176:	d001      	beq.n	800717c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007178:	2301      	movs	r3, #1
 800717a:	e000      	b.n	800717e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800717c:	2300      	movs	r3, #0
}
 800717e:	4618      	mov	r0, r3
 8007180:	3718      	adds	r7, #24
 8007182:	46bd      	mov	sp, r7
 8007184:	bd80      	pop	{r7, pc}
 8007186:	bf00      	nop
 8007188:	40023800 	.word	0x40023800

0800718c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800718c:	b580      	push	{r7, lr}
 800718e:	b084      	sub	sp, #16
 8007190:	af00      	add	r7, sp, #0
 8007192:	6078      	str	r0, [r7, #4]
 8007194:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d101      	bne.n	80071a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800719c:	2301      	movs	r3, #1
 800719e:	e0cc      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80071a0:	4b68      	ldr	r3, [pc, #416]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0307 	and.w	r3, r3, #7
 80071a8:	683a      	ldr	r2, [r7, #0]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d90c      	bls.n	80071c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80071ae:	4b65      	ldr	r3, [pc, #404]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80071b0:	683a      	ldr	r2, [r7, #0]
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80071b6:	4b63      	ldr	r3, [pc, #396]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f003 0307 	and.w	r3, r3, #7
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d001      	beq.n	80071c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80071c4:	2301      	movs	r3, #1
 80071c6:	e0b8      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0302 	and.w	r3, r3, #2
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d020      	beq.n	8007216 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0304 	and.w	r3, r3, #4
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d005      	beq.n	80071ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80071e0:	4b59      	ldr	r3, [pc, #356]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	4a58      	ldr	r2, [pc, #352]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80071e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80071ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f003 0308 	and.w	r3, r3, #8
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	d005      	beq.n	8007204 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80071f8:	4b53      	ldr	r3, [pc, #332]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80071fa:	689b      	ldr	r3, [r3, #8]
 80071fc:	4a52      	ldr	r2, [pc, #328]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80071fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007202:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007204:	4b50      	ldr	r3, [pc, #320]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	689b      	ldr	r3, [r3, #8]
 8007210:	494d      	ldr	r1, [pc, #308]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 8007212:	4313      	orrs	r3, r2
 8007214:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b00      	cmp	r3, #0
 8007220:	d044      	beq.n	80072ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	685b      	ldr	r3, [r3, #4]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d107      	bne.n	800723a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800722a:	4b47      	ldr	r3, [pc, #284]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007232:	2b00      	cmp	r3, #0
 8007234:	d119      	bne.n	800726a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007236:	2301      	movs	r3, #1
 8007238:	e07f      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	685b      	ldr	r3, [r3, #4]
 800723e:	2b02      	cmp	r3, #2
 8007240:	d003      	beq.n	800724a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007246:	2b03      	cmp	r3, #3
 8007248:	d107      	bne.n	800725a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800724a:	4b3f      	ldr	r3, [pc, #252]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007252:	2b00      	cmp	r3, #0
 8007254:	d109      	bne.n	800726a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007256:	2301      	movs	r3, #1
 8007258:	e06f      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800725a:	4b3b      	ldr	r3, [pc, #236]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	f003 0302 	and.w	r3, r3, #2
 8007262:	2b00      	cmp	r3, #0
 8007264:	d101      	bne.n	800726a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007266:	2301      	movs	r3, #1
 8007268:	e067      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800726a:	4b37      	ldr	r3, [pc, #220]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	f023 0203 	bic.w	r2, r3, #3
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	685b      	ldr	r3, [r3, #4]
 8007276:	4934      	ldr	r1, [pc, #208]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 8007278:	4313      	orrs	r3, r2
 800727a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800727c:	f7fc f9b0 	bl	80035e0 <HAL_GetTick>
 8007280:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007282:	e00a      	b.n	800729a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007284:	f7fc f9ac 	bl	80035e0 <HAL_GetTick>
 8007288:	4602      	mov	r2, r0
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	1ad3      	subs	r3, r2, r3
 800728e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007292:	4293      	cmp	r3, r2
 8007294:	d901      	bls.n	800729a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007296:	2303      	movs	r3, #3
 8007298:	e04f      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800729a:	4b2b      	ldr	r3, [pc, #172]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800729c:	689b      	ldr	r3, [r3, #8]
 800729e:	f003 020c 	and.w	r2, r3, #12
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	009b      	lsls	r3, r3, #2
 80072a8:	429a      	cmp	r2, r3
 80072aa:	d1eb      	bne.n	8007284 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80072ac:	4b25      	ldr	r3, [pc, #148]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	f003 0307 	and.w	r3, r3, #7
 80072b4:	683a      	ldr	r2, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d20c      	bcs.n	80072d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ba:	4b22      	ldr	r3, [pc, #136]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80072bc:	683a      	ldr	r2, [r7, #0]
 80072be:	b2d2      	uxtb	r2, r2
 80072c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072c2:	4b20      	ldr	r3, [pc, #128]	@ (8007344 <HAL_RCC_ClockConfig+0x1b8>)
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	f003 0307 	and.w	r3, r3, #7
 80072ca:	683a      	ldr	r2, [r7, #0]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	d001      	beq.n	80072d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80072d0:	2301      	movs	r3, #1
 80072d2:	e032      	b.n	800733a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	f003 0304 	and.w	r3, r3, #4
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d008      	beq.n	80072f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80072e0:	4b19      	ldr	r3, [pc, #100]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80072e2:	689b      	ldr	r3, [r3, #8]
 80072e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	4916      	ldr	r1, [pc, #88]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f003 0308 	and.w	r3, r3, #8
 80072fa:	2b00      	cmp	r3, #0
 80072fc:	d009      	beq.n	8007312 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80072fe:	4b12      	ldr	r3, [pc, #72]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 8007300:	689b      	ldr	r3, [r3, #8]
 8007302:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	691b      	ldr	r3, [r3, #16]
 800730a:	00db      	lsls	r3, r3, #3
 800730c:	490e      	ldr	r1, [pc, #56]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800730e:	4313      	orrs	r3, r2
 8007310:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007312:	f000 f821 	bl	8007358 <HAL_RCC_GetSysClockFreq>
 8007316:	4602      	mov	r2, r0
 8007318:	4b0b      	ldr	r3, [pc, #44]	@ (8007348 <HAL_RCC_ClockConfig+0x1bc>)
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	091b      	lsrs	r3, r3, #4
 800731e:	f003 030f 	and.w	r3, r3, #15
 8007322:	490a      	ldr	r1, [pc, #40]	@ (800734c <HAL_RCC_ClockConfig+0x1c0>)
 8007324:	5ccb      	ldrb	r3, [r1, r3]
 8007326:	fa22 f303 	lsr.w	r3, r2, r3
 800732a:	4a09      	ldr	r2, [pc, #36]	@ (8007350 <HAL_RCC_ClockConfig+0x1c4>)
 800732c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800732e:	4b09      	ldr	r3, [pc, #36]	@ (8007354 <HAL_RCC_ClockConfig+0x1c8>)
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	4618      	mov	r0, r3
 8007334:	f7fc f910 	bl	8003558 <HAL_InitTick>

  return HAL_OK;
 8007338:	2300      	movs	r3, #0
}
 800733a:	4618      	mov	r0, r3
 800733c:	3710      	adds	r7, #16
 800733e:	46bd      	mov	sp, r7
 8007340:	bd80      	pop	{r7, pc}
 8007342:	bf00      	nop
 8007344:	40023c00 	.word	0x40023c00
 8007348:	40023800 	.word	0x40023800
 800734c:	0800caf4 	.word	0x0800caf4
 8007350:	20000004 	.word	0x20000004
 8007354:	20000008 	.word	0x20000008

08007358 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800735c:	b094      	sub	sp, #80	@ 0x50
 800735e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007360:	2300      	movs	r3, #0
 8007362:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007368:	2300      	movs	r3, #0
 800736a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800736c:	2300      	movs	r3, #0
 800736e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007370:	4b79      	ldr	r3, [pc, #484]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 8007372:	689b      	ldr	r3, [r3, #8]
 8007374:	f003 030c 	and.w	r3, r3, #12
 8007378:	2b08      	cmp	r3, #8
 800737a:	d00d      	beq.n	8007398 <HAL_RCC_GetSysClockFreq+0x40>
 800737c:	2b08      	cmp	r3, #8
 800737e:	f200 80e1 	bhi.w	8007544 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007382:	2b00      	cmp	r3, #0
 8007384:	d002      	beq.n	800738c <HAL_RCC_GetSysClockFreq+0x34>
 8007386:	2b04      	cmp	r3, #4
 8007388:	d003      	beq.n	8007392 <HAL_RCC_GetSysClockFreq+0x3a>
 800738a:	e0db      	b.n	8007544 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800738c:	4b73      	ldr	r3, [pc, #460]	@ (800755c <HAL_RCC_GetSysClockFreq+0x204>)
 800738e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007390:	e0db      	b.n	800754a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007392:	4b73      	ldr	r3, [pc, #460]	@ (8007560 <HAL_RCC_GetSysClockFreq+0x208>)
 8007394:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007396:	e0d8      	b.n	800754a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007398:	4b6f      	ldr	r3, [pc, #444]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 800739a:	685b      	ldr	r3, [r3, #4]
 800739c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80073a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80073a2:	4b6d      	ldr	r3, [pc, #436]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 80073a4:	685b      	ldr	r3, [r3, #4]
 80073a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d063      	beq.n	8007476 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80073ae:	4b6a      	ldr	r3, [pc, #424]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 80073b0:	685b      	ldr	r3, [r3, #4]
 80073b2:	099b      	lsrs	r3, r3, #6
 80073b4:	2200      	movs	r2, #0
 80073b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80073ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80073bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80073c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80073c2:	2300      	movs	r3, #0
 80073c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80073c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80073ca:	4622      	mov	r2, r4
 80073cc:	462b      	mov	r3, r5
 80073ce:	f04f 0000 	mov.w	r0, #0
 80073d2:	f04f 0100 	mov.w	r1, #0
 80073d6:	0159      	lsls	r1, r3, #5
 80073d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80073dc:	0150      	lsls	r0, r2, #5
 80073de:	4602      	mov	r2, r0
 80073e0:	460b      	mov	r3, r1
 80073e2:	4621      	mov	r1, r4
 80073e4:	1a51      	subs	r1, r2, r1
 80073e6:	6139      	str	r1, [r7, #16]
 80073e8:	4629      	mov	r1, r5
 80073ea:	eb63 0301 	sbc.w	r3, r3, r1
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	f04f 0200 	mov.w	r2, #0
 80073f4:	f04f 0300 	mov.w	r3, #0
 80073f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80073fc:	4659      	mov	r1, fp
 80073fe:	018b      	lsls	r3, r1, #6
 8007400:	4651      	mov	r1, sl
 8007402:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007406:	4651      	mov	r1, sl
 8007408:	018a      	lsls	r2, r1, #6
 800740a:	4651      	mov	r1, sl
 800740c:	ebb2 0801 	subs.w	r8, r2, r1
 8007410:	4659      	mov	r1, fp
 8007412:	eb63 0901 	sbc.w	r9, r3, r1
 8007416:	f04f 0200 	mov.w	r2, #0
 800741a:	f04f 0300 	mov.w	r3, #0
 800741e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007422:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007426:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800742a:	4690      	mov	r8, r2
 800742c:	4699      	mov	r9, r3
 800742e:	4623      	mov	r3, r4
 8007430:	eb18 0303 	adds.w	r3, r8, r3
 8007434:	60bb      	str	r3, [r7, #8]
 8007436:	462b      	mov	r3, r5
 8007438:	eb49 0303 	adc.w	r3, r9, r3
 800743c:	60fb      	str	r3, [r7, #12]
 800743e:	f04f 0200 	mov.w	r2, #0
 8007442:	f04f 0300 	mov.w	r3, #0
 8007446:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800744a:	4629      	mov	r1, r5
 800744c:	024b      	lsls	r3, r1, #9
 800744e:	4621      	mov	r1, r4
 8007450:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007454:	4621      	mov	r1, r4
 8007456:	024a      	lsls	r2, r1, #9
 8007458:	4610      	mov	r0, r2
 800745a:	4619      	mov	r1, r3
 800745c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800745e:	2200      	movs	r2, #0
 8007460:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007462:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007464:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007468:	f7f9 fb9e 	bl	8000ba8 <__aeabi_uldivmod>
 800746c:	4602      	mov	r2, r0
 800746e:	460b      	mov	r3, r1
 8007470:	4613      	mov	r3, r2
 8007472:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007474:	e058      	b.n	8007528 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007476:	4b38      	ldr	r3, [pc, #224]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 8007478:	685b      	ldr	r3, [r3, #4]
 800747a:	099b      	lsrs	r3, r3, #6
 800747c:	2200      	movs	r2, #0
 800747e:	4618      	mov	r0, r3
 8007480:	4611      	mov	r1, r2
 8007482:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007486:	623b      	str	r3, [r7, #32]
 8007488:	2300      	movs	r3, #0
 800748a:	627b      	str	r3, [r7, #36]	@ 0x24
 800748c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8007490:	4642      	mov	r2, r8
 8007492:	464b      	mov	r3, r9
 8007494:	f04f 0000 	mov.w	r0, #0
 8007498:	f04f 0100 	mov.w	r1, #0
 800749c:	0159      	lsls	r1, r3, #5
 800749e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80074a2:	0150      	lsls	r0, r2, #5
 80074a4:	4602      	mov	r2, r0
 80074a6:	460b      	mov	r3, r1
 80074a8:	4641      	mov	r1, r8
 80074aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80074ae:	4649      	mov	r1, r9
 80074b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80074b4:	f04f 0200 	mov.w	r2, #0
 80074b8:	f04f 0300 	mov.w	r3, #0
 80074bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80074c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80074c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80074c8:	ebb2 040a 	subs.w	r4, r2, sl
 80074cc:	eb63 050b 	sbc.w	r5, r3, fp
 80074d0:	f04f 0200 	mov.w	r2, #0
 80074d4:	f04f 0300 	mov.w	r3, #0
 80074d8:	00eb      	lsls	r3, r5, #3
 80074da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074de:	00e2      	lsls	r2, r4, #3
 80074e0:	4614      	mov	r4, r2
 80074e2:	461d      	mov	r5, r3
 80074e4:	4643      	mov	r3, r8
 80074e6:	18e3      	adds	r3, r4, r3
 80074e8:	603b      	str	r3, [r7, #0]
 80074ea:	464b      	mov	r3, r9
 80074ec:	eb45 0303 	adc.w	r3, r5, r3
 80074f0:	607b      	str	r3, [r7, #4]
 80074f2:	f04f 0200 	mov.w	r2, #0
 80074f6:	f04f 0300 	mov.w	r3, #0
 80074fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80074fe:	4629      	mov	r1, r5
 8007500:	028b      	lsls	r3, r1, #10
 8007502:	4621      	mov	r1, r4
 8007504:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007508:	4621      	mov	r1, r4
 800750a:	028a      	lsls	r2, r1, #10
 800750c:	4610      	mov	r0, r2
 800750e:	4619      	mov	r1, r3
 8007510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007512:	2200      	movs	r2, #0
 8007514:	61bb      	str	r3, [r7, #24]
 8007516:	61fa      	str	r2, [r7, #28]
 8007518:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800751c:	f7f9 fb44 	bl	8000ba8 <__aeabi_uldivmod>
 8007520:	4602      	mov	r2, r0
 8007522:	460b      	mov	r3, r1
 8007524:	4613      	mov	r3, r2
 8007526:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007528:	4b0b      	ldr	r3, [pc, #44]	@ (8007558 <HAL_RCC_GetSysClockFreq+0x200>)
 800752a:	685b      	ldr	r3, [r3, #4]
 800752c:	0c1b      	lsrs	r3, r3, #16
 800752e:	f003 0303 	and.w	r3, r3, #3
 8007532:	3301      	adds	r3, #1
 8007534:	005b      	lsls	r3, r3, #1
 8007536:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8007538:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800753a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800753c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007540:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007542:	e002      	b.n	800754a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007544:	4b05      	ldr	r3, [pc, #20]	@ (800755c <HAL_RCC_GetSysClockFreq+0x204>)
 8007546:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007548:	bf00      	nop
    }
  }
  return sysclockfreq;
 800754a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800754c:	4618      	mov	r0, r3
 800754e:	3750      	adds	r7, #80	@ 0x50
 8007550:	46bd      	mov	sp, r7
 8007552:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007556:	bf00      	nop
 8007558:	40023800 	.word	0x40023800
 800755c:	00f42400 	.word	0x00f42400
 8007560:	007a1200 	.word	0x007a1200

08007564 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007564:	b480      	push	{r7}
 8007566:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007568:	4b03      	ldr	r3, [pc, #12]	@ (8007578 <HAL_RCC_GetHCLKFreq+0x14>)
 800756a:	681b      	ldr	r3, [r3, #0]
}
 800756c:	4618      	mov	r0, r3
 800756e:	46bd      	mov	sp, r7
 8007570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007574:	4770      	bx	lr
 8007576:	bf00      	nop
 8007578:	20000004 	.word	0x20000004

0800757c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800757c:	b580      	push	{r7, lr}
 800757e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007580:	f7ff fff0 	bl	8007564 <HAL_RCC_GetHCLKFreq>
 8007584:	4602      	mov	r2, r0
 8007586:	4b05      	ldr	r3, [pc, #20]	@ (800759c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007588:	689b      	ldr	r3, [r3, #8]
 800758a:	0a9b      	lsrs	r3, r3, #10
 800758c:	f003 0307 	and.w	r3, r3, #7
 8007590:	4903      	ldr	r1, [pc, #12]	@ (80075a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007592:	5ccb      	ldrb	r3, [r1, r3]
 8007594:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007598:	4618      	mov	r0, r3
 800759a:	bd80      	pop	{r7, pc}
 800759c:	40023800 	.word	0x40023800
 80075a0:	0800cb04 	.word	0x0800cb04

080075a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80075a8:	f7ff ffdc 	bl	8007564 <HAL_RCC_GetHCLKFreq>
 80075ac:	4602      	mov	r2, r0
 80075ae:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80075b0:	689b      	ldr	r3, [r3, #8]
 80075b2:	0b5b      	lsrs	r3, r3, #13
 80075b4:	f003 0307 	and.w	r3, r3, #7
 80075b8:	4903      	ldr	r1, [pc, #12]	@ (80075c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80075ba:	5ccb      	ldrb	r3, [r1, r3]
 80075bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80075c0:	4618      	mov	r0, r3
 80075c2:	bd80      	pop	{r7, pc}
 80075c4:	40023800 	.word	0x40023800
 80075c8:	0800cb04 	.word	0x0800cb04

080075cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80075cc:	b580      	push	{r7, lr}
 80075ce:	b082      	sub	sp, #8
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d101      	bne.n	80075de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80075da:	2301      	movs	r3, #1
 80075dc:	e07b      	b.n	80076d6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d108      	bne.n	80075f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075ee:	d009      	beq.n	8007604 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2200      	movs	r2, #0
 80075f4:	61da      	str	r2, [r3, #28]
 80075f6:	e005      	b.n	8007604 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	2200      	movs	r2, #0
 8007602:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	2200      	movs	r2, #0
 8007608:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007610:	b2db      	uxtb	r3, r3
 8007612:	2b00      	cmp	r3, #0
 8007614:	d106      	bne.n	8007624 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	2200      	movs	r2, #0
 800761a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f7fb fc64 	bl	8002eec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2202      	movs	r2, #2
 8007628:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	681a      	ldr	r2, [r3, #0]
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800763a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800764c:	431a      	orrs	r2, r3
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007656:	431a      	orrs	r2, r3
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	691b      	ldr	r3, [r3, #16]
 800765c:	f003 0302 	and.w	r3, r3, #2
 8007660:	431a      	orrs	r2, r3
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	695b      	ldr	r3, [r3, #20]
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	431a      	orrs	r2, r3
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	699b      	ldr	r3, [r3, #24]
 8007670:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007674:	431a      	orrs	r2, r3
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	69db      	ldr	r3, [r3, #28]
 800767a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800767e:	431a      	orrs	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007688:	ea42 0103 	orr.w	r1, r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007690:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	430a      	orrs	r2, r1
 800769a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	699b      	ldr	r3, [r3, #24]
 80076a0:	0c1b      	lsrs	r3, r3, #16
 80076a2:	f003 0104 	and.w	r1, r3, #4
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076aa:	f003 0210 	and.w	r2, r3, #16
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	430a      	orrs	r2, r1
 80076b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	69da      	ldr	r2, [r3, #28]
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80076c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2200      	movs	r2, #0
 80076ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	2201      	movs	r2, #1
 80076d0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80076d4:	2300      	movs	r3, #0
}
 80076d6:	4618      	mov	r0, r3
 80076d8:	3708      	adds	r7, #8
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}

080076de <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80076de:	b580      	push	{r7, lr}
 80076e0:	b08a      	sub	sp, #40	@ 0x28
 80076e2:	af00      	add	r7, sp, #0
 80076e4:	60f8      	str	r0, [r7, #12]
 80076e6:	60b9      	str	r1, [r7, #8]
 80076e8:	607a      	str	r2, [r7, #4]
 80076ea:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80076ec:	2301      	movs	r3, #1
 80076ee:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80076f0:	f7fb ff76 	bl	80035e0 <HAL_GetTick>
 80076f4:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80076fc:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	685b      	ldr	r3, [r3, #4]
 8007702:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007704:	887b      	ldrh	r3, [r7, #2]
 8007706:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007708:	7ffb      	ldrb	r3, [r7, #31]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d00c      	beq.n	8007728 <HAL_SPI_TransmitReceive+0x4a>
 800770e:	69bb      	ldr	r3, [r7, #24]
 8007710:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007714:	d106      	bne.n	8007724 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	2b00      	cmp	r3, #0
 800771c:	d102      	bne.n	8007724 <HAL_SPI_TransmitReceive+0x46>
 800771e:	7ffb      	ldrb	r3, [r7, #31]
 8007720:	2b04      	cmp	r3, #4
 8007722:	d001      	beq.n	8007728 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007724:	2302      	movs	r3, #2
 8007726:	e17f      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007728:	68bb      	ldr	r3, [r7, #8]
 800772a:	2b00      	cmp	r3, #0
 800772c:	d005      	beq.n	800773a <HAL_SPI_TransmitReceive+0x5c>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2b00      	cmp	r3, #0
 8007732:	d002      	beq.n	800773a <HAL_SPI_TransmitReceive+0x5c>
 8007734:	887b      	ldrh	r3, [r7, #2]
 8007736:	2b00      	cmp	r3, #0
 8007738:	d101      	bne.n	800773e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800773a:	2301      	movs	r3, #1
 800773c:	e174      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8007744:	2b01      	cmp	r3, #1
 8007746:	d101      	bne.n	800774c <HAL_SPI_TransmitReceive+0x6e>
 8007748:	2302      	movs	r3, #2
 800774a:	e16d      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	2201      	movs	r2, #1
 8007750:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800775a:	b2db      	uxtb	r3, r3
 800775c:	2b04      	cmp	r3, #4
 800775e:	d003      	beq.n	8007768 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	2205      	movs	r2, #5
 8007764:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2200      	movs	r2, #0
 800776c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	887a      	ldrh	r2, [r7, #2]
 8007778:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	887a      	ldrh	r2, [r7, #2]
 800777e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	68ba      	ldr	r2, [r7, #8]
 8007784:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	887a      	ldrh	r2, [r7, #2]
 800778a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	887a      	ldrh	r2, [r7, #2]
 8007790:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	2200      	movs	r2, #0
 800779c:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a8:	2b40      	cmp	r3, #64	@ 0x40
 80077aa:	d007      	beq.n	80077bc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80077ba:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	68db      	ldr	r3, [r3, #12]
 80077c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077c4:	d17e      	bne.n	80078c4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	685b      	ldr	r3, [r3, #4]
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d002      	beq.n	80077d4 <HAL_SPI_TransmitReceive+0xf6>
 80077ce:	8afb      	ldrh	r3, [r7, #22]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d16c      	bne.n	80078ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077d8:	881a      	ldrh	r2, [r3, #0]
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077e4:	1c9a      	adds	r2, r3, #2
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	3b01      	subs	r3, #1
 80077f2:	b29a      	uxth	r2, r3
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80077f8:	e059      	b.n	80078ae <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f003 0302 	and.w	r3, r3, #2
 8007804:	2b02      	cmp	r3, #2
 8007806:	d11b      	bne.n	8007840 <HAL_SPI_TransmitReceive+0x162>
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800780c:	b29b      	uxth	r3, r3
 800780e:	2b00      	cmp	r3, #0
 8007810:	d016      	beq.n	8007840 <HAL_SPI_TransmitReceive+0x162>
 8007812:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007814:	2b01      	cmp	r3, #1
 8007816:	d113      	bne.n	8007840 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800781c:	881a      	ldrh	r2, [r3, #0]
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007824:	68fb      	ldr	r3, [r7, #12]
 8007826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007828:	1c9a      	adds	r2, r3, #2
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800782e:	68fb      	ldr	r3, [r7, #12]
 8007830:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007832:	b29b      	uxth	r3, r3
 8007834:	3b01      	subs	r3, #1
 8007836:	b29a      	uxth	r2, r3
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800783c:	2300      	movs	r3, #0
 800783e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	689b      	ldr	r3, [r3, #8]
 8007846:	f003 0301 	and.w	r3, r3, #1
 800784a:	2b01      	cmp	r3, #1
 800784c:	d119      	bne.n	8007882 <HAL_SPI_TransmitReceive+0x1a4>
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007852:	b29b      	uxth	r3, r3
 8007854:	2b00      	cmp	r3, #0
 8007856:	d014      	beq.n	8007882 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	68da      	ldr	r2, [r3, #12]
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007862:	b292      	uxth	r2, r2
 8007864:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800786a:	1c9a      	adds	r2, r3, #2
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007874:	b29b      	uxth	r3, r3
 8007876:	3b01      	subs	r3, #1
 8007878:	b29a      	uxth	r2, r3
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800787e:	2301      	movs	r3, #1
 8007880:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007882:	f7fb fead 	bl	80035e0 <HAL_GetTick>
 8007886:	4602      	mov	r2, r0
 8007888:	6a3b      	ldr	r3, [r7, #32]
 800788a:	1ad3      	subs	r3, r2, r3
 800788c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800788e:	429a      	cmp	r2, r3
 8007890:	d80d      	bhi.n	80078ae <HAL_SPI_TransmitReceive+0x1d0>
 8007892:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007894:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007898:	d009      	beq.n	80078ae <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2201      	movs	r2, #1
 800789e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2200      	movs	r2, #0
 80078a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80078aa:	2303      	movs	r3, #3
 80078ac:	e0bc      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d1a0      	bne.n	80077fa <HAL_SPI_TransmitReceive+0x11c>
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80078bc:	b29b      	uxth	r3, r3
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d19b      	bne.n	80077fa <HAL_SPI_TransmitReceive+0x11c>
 80078c2:	e082      	b.n	80079ca <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d002      	beq.n	80078d2 <HAL_SPI_TransmitReceive+0x1f4>
 80078cc:	8afb      	ldrh	r3, [r7, #22]
 80078ce:	2b01      	cmp	r3, #1
 80078d0:	d171      	bne.n	80079b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	330c      	adds	r3, #12
 80078dc:	7812      	ldrb	r2, [r2, #0]
 80078de:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078e4:	1c5a      	adds	r2, r3, #1
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80078ee:	b29b      	uxth	r3, r3
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80078f8:	e05d      	b.n	80079b6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	689b      	ldr	r3, [r3, #8]
 8007900:	f003 0302 	and.w	r3, r3, #2
 8007904:	2b02      	cmp	r3, #2
 8007906:	d11c      	bne.n	8007942 <HAL_SPI_TransmitReceive+0x264>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800790c:	b29b      	uxth	r3, r3
 800790e:	2b00      	cmp	r3, #0
 8007910:	d017      	beq.n	8007942 <HAL_SPI_TransmitReceive+0x264>
 8007912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007914:	2b01      	cmp	r3, #1
 8007916:	d114      	bne.n	8007942 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	330c      	adds	r3, #12
 8007922:	7812      	ldrb	r2, [r2, #0]
 8007924:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800792a:	1c5a      	adds	r2, r3, #1
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8007930:	68fb      	ldr	r3, [r7, #12]
 8007932:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007934:	b29b      	uxth	r3, r3
 8007936:	3b01      	subs	r3, #1
 8007938:	b29a      	uxth	r2, r3
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800793e:	2300      	movs	r3, #0
 8007940:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	f003 0301 	and.w	r3, r3, #1
 800794c:	2b01      	cmp	r3, #1
 800794e:	d119      	bne.n	8007984 <HAL_SPI_TransmitReceive+0x2a6>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007954:	b29b      	uxth	r3, r3
 8007956:	2b00      	cmp	r3, #0
 8007958:	d014      	beq.n	8007984 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	68da      	ldr	r2, [r3, #12]
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007964:	b2d2      	uxtb	r2, r2
 8007966:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800796c:	1c5a      	adds	r2, r3, #1
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007976:	b29b      	uxth	r3, r3
 8007978:	3b01      	subs	r3, #1
 800797a:	b29a      	uxth	r2, r3
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007980:	2301      	movs	r3, #1
 8007982:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007984:	f7fb fe2c 	bl	80035e0 <HAL_GetTick>
 8007988:	4602      	mov	r2, r0
 800798a:	6a3b      	ldr	r3, [r7, #32]
 800798c:	1ad3      	subs	r3, r2, r3
 800798e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007990:	429a      	cmp	r2, r3
 8007992:	d803      	bhi.n	800799c <HAL_SPI_TransmitReceive+0x2be>
 8007994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007996:	f1b3 3fff 	cmp.w	r3, #4294967295
 800799a:	d102      	bne.n	80079a2 <HAL_SPI_TransmitReceive+0x2c4>
 800799c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d109      	bne.n	80079b6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80079aa:	68fb      	ldr	r3, [r7, #12]
 80079ac:	2200      	movs	r2, #0
 80079ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80079b2:	2303      	movs	r3, #3
 80079b4:	e038      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80079ba:	b29b      	uxth	r3, r3
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d19c      	bne.n	80078fa <HAL_SPI_TransmitReceive+0x21c>
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d197      	bne.n	80078fa <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80079ca:	6a3a      	ldr	r2, [r7, #32]
 80079cc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 f9d4 	bl	8007d7c <SPI_EndRxTxTransaction>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d008      	beq.n	80079ec <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2220      	movs	r2, #32
 80079de:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2200      	movs	r2, #0
 80079e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80079e8:	2301      	movs	r3, #1
 80079ea:	e01d      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	689b      	ldr	r3, [r3, #8]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d10a      	bne.n	8007a0a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80079f4:	2300      	movs	r3, #0
 80079f6:	613b      	str	r3, [r7, #16]
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68db      	ldr	r3, [r3, #12]
 80079fe:	613b      	str	r3, [r7, #16]
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	613b      	str	r3, [r7, #16]
 8007a08:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	2201      	movs	r2, #1
 8007a0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	2200      	movs	r2, #0
 8007a16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e000      	b.n	8007a28 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007a26:	2300      	movs	r3, #0
  }
}
 8007a28:	4618      	mov	r0, r3
 8007a2a:	3728      	adds	r7, #40	@ 0x28
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	bd80      	pop	{r7, pc}

08007a30 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b088      	sub	sp, #32
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	685b      	ldr	r3, [r3, #4]
 8007a3e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	099b      	lsrs	r3, r3, #6
 8007a4c:	f003 0301 	and.w	r3, r3, #1
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10f      	bne.n	8007a74 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007a54:	69bb      	ldr	r3, [r7, #24]
 8007a56:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d00a      	beq.n	8007a74 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007a5e:	69fb      	ldr	r3, [r7, #28]
 8007a60:	099b      	lsrs	r3, r3, #6
 8007a62:	f003 0301 	and.w	r3, r3, #1
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d004      	beq.n	8007a74 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a6e:	6878      	ldr	r0, [r7, #4]
 8007a70:	4798      	blx	r3
    return;
 8007a72:	e0d7      	b.n	8007c24 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007a74:	69bb      	ldr	r3, [r7, #24]
 8007a76:	085b      	lsrs	r3, r3, #1
 8007a78:	f003 0301 	and.w	r3, r3, #1
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d00a      	beq.n	8007a96 <HAL_SPI_IRQHandler+0x66>
 8007a80:	69fb      	ldr	r3, [r7, #28]
 8007a82:	09db      	lsrs	r3, r3, #7
 8007a84:	f003 0301 	and.w	r3, r3, #1
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d004      	beq.n	8007a96 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a90:	6878      	ldr	r0, [r7, #4]
 8007a92:	4798      	blx	r3
    return;
 8007a94:	e0c6      	b.n	8007c24 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	095b      	lsrs	r3, r3, #5
 8007a9a:	f003 0301 	and.w	r3, r3, #1
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10c      	bne.n	8007abc <HAL_SPI_IRQHandler+0x8c>
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	099b      	lsrs	r3, r3, #6
 8007aa6:	f003 0301 	and.w	r3, r3, #1
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d106      	bne.n	8007abc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007aae:	69bb      	ldr	r3, [r7, #24]
 8007ab0:	0a1b      	lsrs	r3, r3, #8
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	f000 80b4 	beq.w	8007c24 <HAL_SPI_IRQHandler+0x1f4>
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	095b      	lsrs	r3, r3, #5
 8007ac0:	f003 0301 	and.w	r3, r3, #1
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	f000 80ad 	beq.w	8007c24 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	099b      	lsrs	r3, r3, #6
 8007ace:	f003 0301 	and.w	r3, r3, #1
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d023      	beq.n	8007b1e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8007adc:	b2db      	uxtb	r3, r3
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d011      	beq.n	8007b06 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007ae6:	f043 0204 	orr.w	r2, r3, #4
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007aee:	2300      	movs	r3, #0
 8007af0:	617b      	str	r3, [r7, #20]
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	68db      	ldr	r3, [r3, #12]
 8007af8:	617b      	str	r3, [r7, #20]
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	689b      	ldr	r3, [r3, #8]
 8007b00:	617b      	str	r3, [r7, #20]
 8007b02:	697b      	ldr	r3, [r7, #20]
 8007b04:	e00b      	b.n	8007b1e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007b06:	2300      	movs	r3, #0
 8007b08:	613b      	str	r3, [r7, #16]
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	68db      	ldr	r3, [r3, #12]
 8007b10:	613b      	str	r3, [r7, #16]
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	689b      	ldr	r3, [r3, #8]
 8007b18:	613b      	str	r3, [r7, #16]
 8007b1a:	693b      	ldr	r3, [r7, #16]
        return;
 8007b1c:	e082      	b.n	8007c24 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007b1e:	69bb      	ldr	r3, [r7, #24]
 8007b20:	095b      	lsrs	r3, r3, #5
 8007b22:	f003 0301 	and.w	r3, r3, #1
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d014      	beq.n	8007b54 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b2e:	f043 0201 	orr.w	r2, r3, #1
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8007b36:	2300      	movs	r3, #0
 8007b38:	60fb      	str	r3, [r7, #12]
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	689b      	ldr	r3, [r3, #8]
 8007b40:	60fb      	str	r3, [r7, #12]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007b50:	601a      	str	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	0a1b      	lsrs	r3, r3, #8
 8007b58:	f003 0301 	and.w	r3, r3, #1
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00c      	beq.n	8007b7a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b64:	f043 0208 	orr.w	r2, r3, #8
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007b6c:	2300      	movs	r3, #0
 8007b6e:	60bb      	str	r3, [r7, #8]
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	60bb      	str	r3, [r7, #8]
 8007b78:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d04f      	beq.n	8007c22 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	685a      	ldr	r2, [r3, #4]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007b90:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2201      	movs	r2, #1
 8007b96:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	f003 0302 	and.w	r3, r3, #2
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d104      	bne.n	8007bae <HAL_SPI_IRQHandler+0x17e>
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	f003 0301 	and.w	r3, r3, #1
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d034      	beq.n	8007c18 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	685a      	ldr	r2, [r3, #4]
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	f022 0203 	bic.w	r2, r2, #3
 8007bbc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d011      	beq.n	8007bea <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bca:	4a18      	ldr	r2, [pc, #96]	@ (8007c2c <HAL_SPI_IRQHandler+0x1fc>)
 8007bcc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	f7fc fdca 	bl	800476c <HAL_DMA_Abort_IT>
 8007bd8:	4603      	mov	r3, r0
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d005      	beq.n	8007bea <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007be2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d016      	beq.n	8007c20 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bf6:	4a0d      	ldr	r2, [pc, #52]	@ (8007c2c <HAL_SPI_IRQHandler+0x1fc>)
 8007bf8:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007bfe:	4618      	mov	r0, r3
 8007c00:	f7fc fdb4 	bl	800476c <HAL_DMA_Abort_IT>
 8007c04:	4603      	mov	r3, r0
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00a      	beq.n	8007c20 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007c0e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8007c16:	e003      	b.n	8007c20 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8007c18:	6878      	ldr	r0, [r7, #4]
 8007c1a:	f000 f809 	bl	8007c30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007c1e:	e000      	b.n	8007c22 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007c20:	bf00      	nop
    return;
 8007c22:	bf00      	nop
  }
}
 8007c24:	3720      	adds	r7, #32
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}
 8007c2a:	bf00      	nop
 8007c2c:	08007c45 	.word	0x08007c45

08007c30 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b083      	sub	sp, #12
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8007c38:	bf00      	nop
 8007c3a:	370c      	adds	r7, #12
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b084      	sub	sp, #16
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c50:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	2200      	movs	r2, #0
 8007c56:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	2200      	movs	r2, #0
 8007c5c:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007c5e:	68f8      	ldr	r0, [r7, #12]
 8007c60:	f7ff ffe6 	bl	8007c30 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007c64:	bf00      	nop
 8007c66:	3710      	adds	r7, #16
 8007c68:	46bd      	mov	sp, r7
 8007c6a:	bd80      	pop	{r7, pc}

08007c6c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007c6c:	b580      	push	{r7, lr}
 8007c6e:	b088      	sub	sp, #32
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	60f8      	str	r0, [r7, #12]
 8007c74:	60b9      	str	r1, [r7, #8]
 8007c76:	603b      	str	r3, [r7, #0]
 8007c78:	4613      	mov	r3, r2
 8007c7a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007c7c:	f7fb fcb0 	bl	80035e0 <HAL_GetTick>
 8007c80:	4602      	mov	r2, r0
 8007c82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c84:	1a9b      	subs	r3, r3, r2
 8007c86:	683a      	ldr	r2, [r7, #0]
 8007c88:	4413      	add	r3, r2
 8007c8a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007c8c:	f7fb fca8 	bl	80035e0 <HAL_GetTick>
 8007c90:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007c92:	4b39      	ldr	r3, [pc, #228]	@ (8007d78 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	015b      	lsls	r3, r3, #5
 8007c98:	0d1b      	lsrs	r3, r3, #20
 8007c9a:	69fa      	ldr	r2, [r7, #28]
 8007c9c:	fb02 f303 	mul.w	r3, r2, r3
 8007ca0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007ca2:	e055      	b.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007caa:	d051      	beq.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007cac:	f7fb fc98 	bl	80035e0 <HAL_GetTick>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	69bb      	ldr	r3, [r7, #24]
 8007cb4:	1ad3      	subs	r3, r2, r3
 8007cb6:	69fa      	ldr	r2, [r7, #28]
 8007cb8:	429a      	cmp	r2, r3
 8007cba:	d902      	bls.n	8007cc2 <SPI_WaitFlagStateUntilTimeout+0x56>
 8007cbc:	69fb      	ldr	r3, [r7, #28]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d13d      	bne.n	8007d3e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	685a      	ldr	r2, [r3, #4]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007cd0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	685b      	ldr	r3, [r3, #4]
 8007cd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007cda:	d111      	bne.n	8007d00 <SPI_WaitFlagStateUntilTimeout+0x94>
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	689b      	ldr	r3, [r3, #8]
 8007ce0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ce4:	d004      	beq.n	8007cf0 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007cee:	d107      	bne.n	8007d00 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007cfe:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d04:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007d08:	d10f      	bne.n	8007d2a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007d18:	601a      	str	r2, [r3, #0]
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	681a      	ldr	r2, [r3, #0]
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007d28:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	2201      	movs	r2, #1
 8007d2e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	2200      	movs	r2, #0
 8007d36:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8007d3a:	2303      	movs	r3, #3
 8007d3c:	e018      	b.n	8007d70 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	2b00      	cmp	r3, #0
 8007d42:	d102      	bne.n	8007d4a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007d44:	2300      	movs	r3, #0
 8007d46:	61fb      	str	r3, [r7, #28]
 8007d48:	e002      	b.n	8007d50 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	3b01      	subs	r3, #1
 8007d4e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	689a      	ldr	r2, [r3, #8]
 8007d56:	68bb      	ldr	r3, [r7, #8]
 8007d58:	4013      	ands	r3, r2
 8007d5a:	68ba      	ldr	r2, [r7, #8]
 8007d5c:	429a      	cmp	r2, r3
 8007d5e:	bf0c      	ite	eq
 8007d60:	2301      	moveq	r3, #1
 8007d62:	2300      	movne	r3, #0
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	79fb      	ldrb	r3, [r7, #7]
 8007d6a:	429a      	cmp	r2, r3
 8007d6c:	d19a      	bne.n	8007ca4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8007d6e:	2300      	movs	r3, #0
}
 8007d70:	4618      	mov	r0, r3
 8007d72:	3720      	adds	r7, #32
 8007d74:	46bd      	mov	sp, r7
 8007d76:	bd80      	pop	{r7, pc}
 8007d78:	20000004 	.word	0x20000004

08007d7c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007d7c:	b580      	push	{r7, lr}
 8007d7e:	b088      	sub	sp, #32
 8007d80:	af02      	add	r7, sp, #8
 8007d82:	60f8      	str	r0, [r7, #12]
 8007d84:	60b9      	str	r1, [r7, #8]
 8007d86:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	9300      	str	r3, [sp, #0]
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	2201      	movs	r2, #1
 8007d90:	2102      	movs	r1, #2
 8007d92:	68f8      	ldr	r0, [r7, #12]
 8007d94:	f7ff ff6a 	bl	8007c6c <SPI_WaitFlagStateUntilTimeout>
 8007d98:	4603      	mov	r3, r0
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d007      	beq.n	8007dae <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007da2:	f043 0220 	orr.w	r2, r3, #32
 8007da6:	68fb      	ldr	r3, [r7, #12]
 8007da8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8007daa:	2303      	movs	r3, #3
 8007dac:	e032      	b.n	8007e14 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007dae:	4b1b      	ldr	r3, [pc, #108]	@ (8007e1c <SPI_EndRxTxTransaction+0xa0>)
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	4a1b      	ldr	r2, [pc, #108]	@ (8007e20 <SPI_EndRxTxTransaction+0xa4>)
 8007db4:	fba2 2303 	umull	r2, r3, r2, r3
 8007db8:	0d5b      	lsrs	r3, r3, #21
 8007dba:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8007dbe:	fb02 f303 	mul.w	r3, r2, r3
 8007dc2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	685b      	ldr	r3, [r3, #4]
 8007dc8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007dcc:	d112      	bne.n	8007df4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	9300      	str	r3, [sp, #0]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	2180      	movs	r1, #128	@ 0x80
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f7ff ff47 	bl	8007c6c <SPI_WaitFlagStateUntilTimeout>
 8007dde:	4603      	mov	r3, r0
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d016      	beq.n	8007e12 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007de8:	f043 0220 	orr.w	r2, r3, #32
 8007dec:	68fb      	ldr	r3, [r7, #12]
 8007dee:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007df0:	2303      	movs	r3, #3
 8007df2:	e00f      	b.n	8007e14 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007df4:	697b      	ldr	r3, [r7, #20]
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d00a      	beq.n	8007e10 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8007dfa:	697b      	ldr	r3, [r7, #20]
 8007dfc:	3b01      	subs	r3, #1
 8007dfe:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	689b      	ldr	r3, [r3, #8]
 8007e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e0a:	2b80      	cmp	r3, #128	@ 0x80
 8007e0c:	d0f2      	beq.n	8007df4 <SPI_EndRxTxTransaction+0x78>
 8007e0e:	e000      	b.n	8007e12 <SPI_EndRxTxTransaction+0x96>
        break;
 8007e10:	bf00      	nop
  }

  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3718      	adds	r7, #24
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	bd80      	pop	{r7, pc}
 8007e1c:	20000004 	.word	0x20000004
 8007e20:	165e9f81 	.word	0x165e9f81

08007e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007e24:	b580      	push	{r7, lr}
 8007e26:	b082      	sub	sp, #8
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d101      	bne.n	8007e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007e32:	2301      	movs	r3, #1
 8007e34:	e041      	b.n	8007eba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007e3c:	b2db      	uxtb	r3, r3
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d106      	bne.n	8007e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007e4a:	6878      	ldr	r0, [r7, #4]
 8007e4c:	f7fb f89e 	bl	8002f8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2202      	movs	r2, #2
 8007e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	3304      	adds	r3, #4
 8007e60:	4619      	mov	r1, r3
 8007e62:	4610      	mov	r0, r2
 8007e64:	f000 faf6 	bl	8008454 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	2201      	movs	r2, #1
 8007e74:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2201      	movs	r2, #1
 8007e8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	2201      	movs	r2, #1
 8007e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	2201      	movs	r2, #1
 8007e9c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	2201      	movs	r2, #1
 8007ea4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	2201      	movs	r2, #1
 8007eac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2201      	movs	r2, #1
 8007eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007eb8:	2300      	movs	r3, #0
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3708      	adds	r7, #8
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
	...

08007ec4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007ec4:	b480      	push	{r7}
 8007ec6:	b085      	sub	sp, #20
 8007ec8:	af00      	add	r7, sp, #0
 8007eca:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ed2:	b2db      	uxtb	r3, r3
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d001      	beq.n	8007edc <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007ed8:	2301      	movs	r3, #1
 8007eda:	e046      	b.n	8007f6a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	2202      	movs	r2, #2
 8007ee0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	4a23      	ldr	r2, [pc, #140]	@ (8007f78 <HAL_TIM_Base_Start+0xb4>)
 8007eea:	4293      	cmp	r3, r2
 8007eec:	d022      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ef6:	d01d      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	4a1f      	ldr	r2, [pc, #124]	@ (8007f7c <HAL_TIM_Base_Start+0xb8>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d018      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	4a1e      	ldr	r2, [pc, #120]	@ (8007f80 <HAL_TIM_Base_Start+0xbc>)
 8007f08:	4293      	cmp	r3, r2
 8007f0a:	d013      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	4a1c      	ldr	r2, [pc, #112]	@ (8007f84 <HAL_TIM_Base_Start+0xc0>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d00e      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	4a1b      	ldr	r2, [pc, #108]	@ (8007f88 <HAL_TIM_Base_Start+0xc4>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d009      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	4a19      	ldr	r2, [pc, #100]	@ (8007f8c <HAL_TIM_Base_Start+0xc8>)
 8007f26:	4293      	cmp	r3, r2
 8007f28:	d004      	beq.n	8007f34 <HAL_TIM_Base_Start+0x70>
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	4a18      	ldr	r2, [pc, #96]	@ (8007f90 <HAL_TIM_Base_Start+0xcc>)
 8007f30:	4293      	cmp	r3, r2
 8007f32:	d111      	bne.n	8007f58 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689b      	ldr	r3, [r3, #8]
 8007f3a:	f003 0307 	and.w	r3, r3, #7
 8007f3e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2b06      	cmp	r3, #6
 8007f44:	d010      	beq.n	8007f68 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	681a      	ldr	r2, [r3, #0]
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f042 0201 	orr.w	r2, r2, #1
 8007f54:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007f56:	e007      	b.n	8007f68 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f042 0201 	orr.w	r2, r2, #1
 8007f66:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007f68:	2300      	movs	r3, #0
}
 8007f6a:	4618      	mov	r0, r3
 8007f6c:	3714      	adds	r7, #20
 8007f6e:	46bd      	mov	sp, r7
 8007f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f74:	4770      	bx	lr
 8007f76:	bf00      	nop
 8007f78:	40010000 	.word	0x40010000
 8007f7c:	40000400 	.word	0x40000400
 8007f80:	40000800 	.word	0x40000800
 8007f84:	40000c00 	.word	0x40000c00
 8007f88:	40010400 	.word	0x40010400
 8007f8c:	40014000 	.word	0x40014000
 8007f90:	40001800 	.word	0x40001800

08007f94 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 8007f94:	b480      	push	{r7}
 8007f96:	b083      	sub	sp, #12
 8007f98:	af00      	add	r7, sp, #0
 8007f9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	6a1a      	ldr	r2, [r3, #32]
 8007fa2:	f241 1311 	movw	r3, #4369	@ 0x1111
 8007fa6:	4013      	ands	r3, r2
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d10f      	bne.n	8007fcc <HAL_TIM_Base_Stop+0x38>
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	6a1a      	ldr	r2, [r3, #32]
 8007fb2:	f240 4344 	movw	r3, #1092	@ 0x444
 8007fb6:	4013      	ands	r3, r2
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d107      	bne.n	8007fcc <HAL_TIM_Base_Stop+0x38>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	681a      	ldr	r2, [r3, #0]
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f022 0201 	bic.w	r2, r2, #1
 8007fca:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2201      	movs	r2, #1
 8007fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	370c      	adds	r7, #12
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe0:	4770      	bx	lr

08007fe2 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007fe2:	b580      	push	{r7, lr}
 8007fe4:	b082      	sub	sp, #8
 8007fe6:	af00      	add	r7, sp, #0
 8007fe8:	6078      	str	r0, [r7, #4]
 8007fea:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d101      	bne.n	8007ff6 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007ff2:	2301      	movs	r3, #1
 8007ff4:	e041      	b.n	800807a <HAL_TIM_OnePulse_Init+0x98>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d106      	bne.n	8008010 <HAL_TIM_OnePulse_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2200      	movs	r2, #0
 8008006:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OnePulse_MspInit(htim);
 800800a:	6878      	ldr	r0, [r7, #4]
 800800c:	f7fb f814 	bl	8003038 <HAL_TIM_OnePulse_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2202      	movs	r2, #2
 8008014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681a      	ldr	r2, [r3, #0]
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	3304      	adds	r3, #4
 8008020:	4619      	mov	r1, r3
 8008022:	4610      	mov	r0, r2
 8008024:	f000 fa16 	bl	8008454 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	681a      	ldr	r2, [r3, #0]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0208 	bic.w	r2, r2, #8
 8008036:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6819      	ldr	r1, [r3, #0]
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	683a      	ldr	r2, [r7, #0]
 8008044:	430a      	orrs	r2, r1
 8008046:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2201      	movs	r2, #1
 800804c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2201      	movs	r2, #1
 8008054:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2201      	movs	r2, #1
 8008074:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8008078:	2300      	movs	r3, #0
}
 800807a:	4618      	mov	r0, r3
 800807c:	3708      	adds	r7, #8
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}

08008082 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008082:	b580      	push	{r7, lr}
 8008084:	b084      	sub	sp, #16
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	68db      	ldr	r3, [r3, #12]
 8008090:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	691b      	ldr	r3, [r3, #16]
 8008098:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800809a:	68bb      	ldr	r3, [r7, #8]
 800809c:	f003 0302 	and.w	r3, r3, #2
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d020      	beq.n	80080e6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	f003 0302 	and.w	r3, r3, #2
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d01b      	beq.n	80080e6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	f06f 0202 	mvn.w	r2, #2
 80080b6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	2201      	movs	r2, #1
 80080bc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	699b      	ldr	r3, [r3, #24]
 80080c4:	f003 0303 	and.w	r3, r3, #3
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d003      	beq.n	80080d4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f9a3 	bl	8008418 <HAL_TIM_IC_CaptureCallback>
 80080d2:	e005      	b.n	80080e0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f995 	bl	8008404 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80080da:	6878      	ldr	r0, [r7, #4]
 80080dc:	f000 f9a6 	bl	800842c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2200      	movs	r2, #0
 80080e4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80080e6:	68bb      	ldr	r3, [r7, #8]
 80080e8:	f003 0304 	and.w	r3, r3, #4
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d020      	beq.n	8008132 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	f003 0304 	and.w	r3, r3, #4
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d01b      	beq.n	8008132 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	f06f 0204 	mvn.w	r2, #4
 8008102:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2202      	movs	r2, #2
 8008108:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	699b      	ldr	r3, [r3, #24]
 8008110:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008114:	2b00      	cmp	r3, #0
 8008116:	d003      	beq.n	8008120 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008118:	6878      	ldr	r0, [r7, #4]
 800811a:	f000 f97d 	bl	8008418 <HAL_TIM_IC_CaptureCallback>
 800811e:	e005      	b.n	800812c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008120:	6878      	ldr	r0, [r7, #4]
 8008122:	f000 f96f 	bl	8008404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 f980 	bl	800842c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	2200      	movs	r2, #0
 8008130:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	f003 0308 	and.w	r3, r3, #8
 8008138:	2b00      	cmp	r3, #0
 800813a:	d020      	beq.n	800817e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f003 0308 	and.w	r3, r3, #8
 8008142:	2b00      	cmp	r3, #0
 8008144:	d01b      	beq.n	800817e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f06f 0208 	mvn.w	r2, #8
 800814e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	2204      	movs	r2, #4
 8008154:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	69db      	ldr	r3, [r3, #28]
 800815c:	f003 0303 	and.w	r3, r3, #3
 8008160:	2b00      	cmp	r3, #0
 8008162:	d003      	beq.n	800816c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 f957 	bl	8008418 <HAL_TIM_IC_CaptureCallback>
 800816a:	e005      	b.n	8008178 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800816c:	6878      	ldr	r0, [r7, #4]
 800816e:	f000 f949 	bl	8008404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 f95a 	bl	800842c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800817e:	68bb      	ldr	r3, [r7, #8]
 8008180:	f003 0310 	and.w	r3, r3, #16
 8008184:	2b00      	cmp	r3, #0
 8008186:	d020      	beq.n	80081ca <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	f003 0310 	and.w	r3, r3, #16
 800818e:	2b00      	cmp	r3, #0
 8008190:	d01b      	beq.n	80081ca <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	681b      	ldr	r3, [r3, #0]
 8008196:	f06f 0210 	mvn.w	r2, #16
 800819a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2208      	movs	r2, #8
 80081a0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	69db      	ldr	r3, [r3, #28]
 80081a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d003      	beq.n	80081b8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f931 	bl	8008418 <HAL_TIM_IC_CaptureCallback>
 80081b6:	e005      	b.n	80081c4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081b8:	6878      	ldr	r0, [r7, #4]
 80081ba:	f000 f923 	bl	8008404 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081be:	6878      	ldr	r0, [r7, #4]
 80081c0:	f000 f934 	bl	800842c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2200      	movs	r2, #0
 80081c8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	f003 0301 	and.w	r3, r3, #1
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	d00c      	beq.n	80081ee <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	f003 0301 	and.w	r3, r3, #1
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d007      	beq.n	80081ee <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f06f 0201 	mvn.w	r2, #1
 80081e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 f901 	bl	80083f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d00c      	beq.n	8008212 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d007      	beq.n	8008212 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800820a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800820c:	6878      	ldr	r0, [r7, #4]
 800820e:	f000 fae7 	bl	80087e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00c      	beq.n	8008236 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008222:	2b00      	cmp	r3, #0
 8008224:	d007      	beq.n	8008236 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800822e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 f905 	bl	8008440 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	f003 0320 	and.w	r3, r3, #32
 800823c:	2b00      	cmp	r3, #0
 800823e:	d00c      	beq.n	800825a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	f003 0320 	and.w	r3, r3, #32
 8008246:	2b00      	cmp	r3, #0
 8008248:	d007      	beq.n	800825a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f06f 0220 	mvn.w	r2, #32
 8008252:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 fab9 	bl	80087cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800825a:	bf00      	nop
 800825c:	3710      	adds	r7, #16
 800825e:	46bd      	mov	sp, r7
 8008260:	bd80      	pop	{r7, pc}

08008262 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008262:	b580      	push	{r7, lr}
 8008264:	b084      	sub	sp, #16
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800826c:	2300      	movs	r3, #0
 800826e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008276:	2b01      	cmp	r3, #1
 8008278:	d101      	bne.n	800827e <HAL_TIM_ConfigClockSource+0x1c>
 800827a:	2302      	movs	r3, #2
 800827c:	e0b4      	b.n	80083e8 <HAL_TIM_ConfigClockSource+0x186>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2201      	movs	r2, #1
 8008282:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2202      	movs	r2, #2
 800828a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	689b      	ldr	r3, [r3, #8]
 8008294:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800829c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800829e:	68bb      	ldr	r3, [r7, #8]
 80082a0:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80082a4:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80082a6:	687b      	ldr	r3, [r7, #4]
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	68ba      	ldr	r2, [r7, #8]
 80082ac:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082b6:	d03e      	beq.n	8008336 <HAL_TIM_ConfigClockSource+0xd4>
 80082b8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80082bc:	f200 8087 	bhi.w	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082c0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082c4:	f000 8086 	beq.w	80083d4 <HAL_TIM_ConfigClockSource+0x172>
 80082c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80082cc:	d87f      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082ce:	2b70      	cmp	r3, #112	@ 0x70
 80082d0:	d01a      	beq.n	8008308 <HAL_TIM_ConfigClockSource+0xa6>
 80082d2:	2b70      	cmp	r3, #112	@ 0x70
 80082d4:	d87b      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082d6:	2b60      	cmp	r3, #96	@ 0x60
 80082d8:	d050      	beq.n	800837c <HAL_TIM_ConfigClockSource+0x11a>
 80082da:	2b60      	cmp	r3, #96	@ 0x60
 80082dc:	d877      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082de:	2b50      	cmp	r3, #80	@ 0x50
 80082e0:	d03c      	beq.n	800835c <HAL_TIM_ConfigClockSource+0xfa>
 80082e2:	2b50      	cmp	r3, #80	@ 0x50
 80082e4:	d873      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082e6:	2b40      	cmp	r3, #64	@ 0x40
 80082e8:	d058      	beq.n	800839c <HAL_TIM_ConfigClockSource+0x13a>
 80082ea:	2b40      	cmp	r3, #64	@ 0x40
 80082ec:	d86f      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082ee:	2b30      	cmp	r3, #48	@ 0x30
 80082f0:	d064      	beq.n	80083bc <HAL_TIM_ConfigClockSource+0x15a>
 80082f2:	2b30      	cmp	r3, #48	@ 0x30
 80082f4:	d86b      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082f6:	2b20      	cmp	r3, #32
 80082f8:	d060      	beq.n	80083bc <HAL_TIM_ConfigClockSource+0x15a>
 80082fa:	2b20      	cmp	r3, #32
 80082fc:	d867      	bhi.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d05c      	beq.n	80083bc <HAL_TIM_ConfigClockSource+0x15a>
 8008302:	2b10      	cmp	r3, #16
 8008304:	d05a      	beq.n	80083bc <HAL_TIM_ConfigClockSource+0x15a>
 8008306:	e062      	b.n	80083ce <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008318:	f000 f9bc 	bl	8008694 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	689b      	ldr	r3, [r3, #8]
 8008322:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008324:	68bb      	ldr	r3, [r7, #8]
 8008326:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800832a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	68ba      	ldr	r2, [r7, #8]
 8008332:	609a      	str	r2, [r3, #8]
      break;
 8008334:	e04f      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800833a:	683b      	ldr	r3, [r7, #0]
 800833c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008342:	683b      	ldr	r3, [r7, #0]
 8008344:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008346:	f000 f9a5 	bl	8008694 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	689a      	ldr	r2, [r3, #8]
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008358:	609a      	str	r2, [r3, #8]
      break;
 800835a:	e03c      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008364:	683b      	ldr	r3, [r7, #0]
 8008366:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008368:	461a      	mov	r2, r3
 800836a:	f000 f919 	bl	80085a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	2150      	movs	r1, #80	@ 0x50
 8008374:	4618      	mov	r0, r3
 8008376:	f000 f972 	bl	800865e <TIM_ITRx_SetConfig>
      break;
 800837a:	e02c      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008388:	461a      	mov	r2, r3
 800838a:	f000 f938 	bl	80085fe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	2160      	movs	r1, #96	@ 0x60
 8008394:	4618      	mov	r0, r3
 8008396:	f000 f962 	bl	800865e <TIM_ITRx_SetConfig>
      break;
 800839a:	e01c      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083a8:	461a      	mov	r2, r3
 80083aa:	f000 f8f9 	bl	80085a0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	2140      	movs	r1, #64	@ 0x40
 80083b4:	4618      	mov	r0, r3
 80083b6:	f000 f952 	bl	800865e <TIM_ITRx_SetConfig>
      break;
 80083ba:	e00c      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	681a      	ldr	r2, [r3, #0]
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	4619      	mov	r1, r3
 80083c6:	4610      	mov	r0, r2
 80083c8:	f000 f949 	bl	800865e <TIM_ITRx_SetConfig>
      break;
 80083cc:	e003      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80083ce:	2301      	movs	r3, #1
 80083d0:	73fb      	strb	r3, [r7, #15]
      break;
 80083d2:	e000      	b.n	80083d6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80083d4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2201      	movs	r2, #1
 80083da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2200      	movs	r2, #0
 80083e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e8:	4618      	mov	r0, r3
 80083ea:	3710      	adds	r7, #16
 80083ec:	46bd      	mov	sp, r7
 80083ee:	bd80      	pop	{r7, pc}

080083f0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083f0:	b480      	push	{r7}
 80083f2:	b083      	sub	sp, #12
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80083f8:	bf00      	nop
 80083fa:	370c      	adds	r7, #12
 80083fc:	46bd      	mov	sp, r7
 80083fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008402:	4770      	bx	lr

08008404 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008404:	b480      	push	{r7}
 8008406:	b083      	sub	sp, #12
 8008408:	af00      	add	r7, sp, #0
 800840a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800840c:	bf00      	nop
 800840e:	370c      	adds	r7, #12
 8008410:	46bd      	mov	sp, r7
 8008412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008416:	4770      	bx	lr

08008418 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008418:	b480      	push	{r7}
 800841a:	b083      	sub	sp, #12
 800841c:	af00      	add	r7, sp, #0
 800841e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008420:	bf00      	nop
 8008422:	370c      	adds	r7, #12
 8008424:	46bd      	mov	sp, r7
 8008426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800842a:	4770      	bx	lr

0800842c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800842c:	b480      	push	{r7}
 800842e:	b083      	sub	sp, #12
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008454:	b480      	push	{r7}
 8008456:	b085      	sub	sp, #20
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	4a43      	ldr	r2, [pc, #268]	@ (8008574 <TIM_Base_SetConfig+0x120>)
 8008468:	4293      	cmp	r3, r2
 800846a:	d013      	beq.n	8008494 <TIM_Base_SetConfig+0x40>
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008472:	d00f      	beq.n	8008494 <TIM_Base_SetConfig+0x40>
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a40      	ldr	r2, [pc, #256]	@ (8008578 <TIM_Base_SetConfig+0x124>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d00b      	beq.n	8008494 <TIM_Base_SetConfig+0x40>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	4a3f      	ldr	r2, [pc, #252]	@ (800857c <TIM_Base_SetConfig+0x128>)
 8008480:	4293      	cmp	r3, r2
 8008482:	d007      	beq.n	8008494 <TIM_Base_SetConfig+0x40>
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	4a3e      	ldr	r2, [pc, #248]	@ (8008580 <TIM_Base_SetConfig+0x12c>)
 8008488:	4293      	cmp	r3, r2
 800848a:	d003      	beq.n	8008494 <TIM_Base_SetConfig+0x40>
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	4a3d      	ldr	r2, [pc, #244]	@ (8008584 <TIM_Base_SetConfig+0x130>)
 8008490:	4293      	cmp	r3, r2
 8008492:	d108      	bne.n	80084a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800849a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	685b      	ldr	r3, [r3, #4]
 80084a0:	68fa      	ldr	r2, [r7, #12]
 80084a2:	4313      	orrs	r3, r2
 80084a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	4a32      	ldr	r2, [pc, #200]	@ (8008574 <TIM_Base_SetConfig+0x120>)
 80084aa:	4293      	cmp	r3, r2
 80084ac:	d02b      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084b4:	d027      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	4a2f      	ldr	r2, [pc, #188]	@ (8008578 <TIM_Base_SetConfig+0x124>)
 80084ba:	4293      	cmp	r3, r2
 80084bc:	d023      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	4a2e      	ldr	r2, [pc, #184]	@ (800857c <TIM_Base_SetConfig+0x128>)
 80084c2:	4293      	cmp	r3, r2
 80084c4:	d01f      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	4a2d      	ldr	r2, [pc, #180]	@ (8008580 <TIM_Base_SetConfig+0x12c>)
 80084ca:	4293      	cmp	r3, r2
 80084cc:	d01b      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	4a2c      	ldr	r2, [pc, #176]	@ (8008584 <TIM_Base_SetConfig+0x130>)
 80084d2:	4293      	cmp	r3, r2
 80084d4:	d017      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	4a2b      	ldr	r2, [pc, #172]	@ (8008588 <TIM_Base_SetConfig+0x134>)
 80084da:	4293      	cmp	r3, r2
 80084dc:	d013      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	4a2a      	ldr	r2, [pc, #168]	@ (800858c <TIM_Base_SetConfig+0x138>)
 80084e2:	4293      	cmp	r3, r2
 80084e4:	d00f      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	4a29      	ldr	r2, [pc, #164]	@ (8008590 <TIM_Base_SetConfig+0x13c>)
 80084ea:	4293      	cmp	r3, r2
 80084ec:	d00b      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	4a28      	ldr	r2, [pc, #160]	@ (8008594 <TIM_Base_SetConfig+0x140>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d007      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	4a27      	ldr	r2, [pc, #156]	@ (8008598 <TIM_Base_SetConfig+0x144>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d003      	beq.n	8008506 <TIM_Base_SetConfig+0xb2>
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	4a26      	ldr	r2, [pc, #152]	@ (800859c <TIM_Base_SetConfig+0x148>)
 8008502:	4293      	cmp	r3, r2
 8008504:	d108      	bne.n	8008518 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800850c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	68db      	ldr	r3, [r3, #12]
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	4313      	orrs	r3, r2
 8008516:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800851e:	683b      	ldr	r3, [r7, #0]
 8008520:	695b      	ldr	r3, [r3, #20]
 8008522:	4313      	orrs	r3, r2
 8008524:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	689a      	ldr	r2, [r3, #8]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	681a      	ldr	r2, [r3, #0]
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	4a0e      	ldr	r2, [pc, #56]	@ (8008574 <TIM_Base_SetConfig+0x120>)
 800853a:	4293      	cmp	r3, r2
 800853c:	d003      	beq.n	8008546 <TIM_Base_SetConfig+0xf2>
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	4a10      	ldr	r2, [pc, #64]	@ (8008584 <TIM_Base_SetConfig+0x130>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d103      	bne.n	800854e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008546:	683b      	ldr	r3, [r7, #0]
 8008548:	691a      	ldr	r2, [r3, #16]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	f043 0204 	orr.w	r2, r3, #4
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	2201      	movs	r2, #1
 800855e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	68fa      	ldr	r2, [r7, #12]
 8008564:	601a      	str	r2, [r3, #0]
}
 8008566:	bf00      	nop
 8008568:	3714      	adds	r7, #20
 800856a:	46bd      	mov	sp, r7
 800856c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008570:	4770      	bx	lr
 8008572:	bf00      	nop
 8008574:	40010000 	.word	0x40010000
 8008578:	40000400 	.word	0x40000400
 800857c:	40000800 	.word	0x40000800
 8008580:	40000c00 	.word	0x40000c00
 8008584:	40010400 	.word	0x40010400
 8008588:	40014000 	.word	0x40014000
 800858c:	40014400 	.word	0x40014400
 8008590:	40014800 	.word	0x40014800
 8008594:	40001800 	.word	0x40001800
 8008598:	40001c00 	.word	0x40001c00
 800859c:	40002000 	.word	0x40002000

080085a0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085a0:	b480      	push	{r7}
 80085a2:	b087      	sub	sp, #28
 80085a4:	af00      	add	r7, sp, #0
 80085a6:	60f8      	str	r0, [r7, #12]
 80085a8:	60b9      	str	r1, [r7, #8]
 80085aa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	6a1b      	ldr	r3, [r3, #32]
 80085b0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	6a1b      	ldr	r3, [r3, #32]
 80085b6:	f023 0201 	bic.w	r2, r3, #1
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	699b      	ldr	r3, [r3, #24]
 80085c2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80085ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	693a      	ldr	r2, [r7, #16]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	f023 030a 	bic.w	r3, r3, #10
 80085dc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	4313      	orrs	r3, r2
 80085e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	693a      	ldr	r2, [r7, #16]
 80085ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	697a      	ldr	r2, [r7, #20]
 80085f0:	621a      	str	r2, [r3, #32]
}
 80085f2:	bf00      	nop
 80085f4:	371c      	adds	r7, #28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fc:	4770      	bx	lr

080085fe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80085fe:	b480      	push	{r7}
 8008600:	b087      	sub	sp, #28
 8008602:	af00      	add	r7, sp, #0
 8008604:	60f8      	str	r0, [r7, #12]
 8008606:	60b9      	str	r1, [r7, #8]
 8008608:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	6a1b      	ldr	r3, [r3, #32]
 8008614:	f023 0210 	bic.w	r2, r3, #16
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800861c:	68fb      	ldr	r3, [r7, #12]
 800861e:	699b      	ldr	r3, [r3, #24]
 8008620:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008628:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	031b      	lsls	r3, r3, #12
 800862e:	693a      	ldr	r2, [r7, #16]
 8008630:	4313      	orrs	r3, r2
 8008632:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008634:	697b      	ldr	r3, [r7, #20]
 8008636:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800863a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800863c:	68bb      	ldr	r3, [r7, #8]
 800863e:	011b      	lsls	r3, r3, #4
 8008640:	697a      	ldr	r2, [r7, #20]
 8008642:	4313      	orrs	r3, r2
 8008644:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	693a      	ldr	r2, [r7, #16]
 800864a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	621a      	str	r2, [r3, #32]
}
 8008652:	bf00      	nop
 8008654:	371c      	adds	r7, #28
 8008656:	46bd      	mov	sp, r7
 8008658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800865c:	4770      	bx	lr

0800865e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800865e:	b480      	push	{r7}
 8008660:	b085      	sub	sp, #20
 8008662:	af00      	add	r7, sp, #0
 8008664:	6078      	str	r0, [r7, #4]
 8008666:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	689b      	ldr	r3, [r3, #8]
 800866c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008674:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008676:	683a      	ldr	r2, [r7, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	4313      	orrs	r3, r2
 800867c:	f043 0307 	orr.w	r3, r3, #7
 8008680:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	68fa      	ldr	r2, [r7, #12]
 8008686:	609a      	str	r2, [r3, #8]
}
 8008688:	bf00      	nop
 800868a:	3714      	adds	r7, #20
 800868c:	46bd      	mov	sp, r7
 800868e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008692:	4770      	bx	lr

08008694 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008694:	b480      	push	{r7}
 8008696:	b087      	sub	sp, #28
 8008698:	af00      	add	r7, sp, #0
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	607a      	str	r2, [r7, #4]
 80086a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80086a8:	697b      	ldr	r3, [r7, #20]
 80086aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80086ae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80086b0:	683b      	ldr	r3, [r7, #0]
 80086b2:	021a      	lsls	r2, r3, #8
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	431a      	orrs	r2, r3
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	4313      	orrs	r3, r2
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	4313      	orrs	r3, r2
 80086c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	609a      	str	r2, [r3, #8]
}
 80086c8:	bf00      	nop
 80086ca:	371c      	adds	r7, #28
 80086cc:	46bd      	mov	sp, r7
 80086ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086d2:	4770      	bx	lr

080086d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b085      	sub	sp, #20
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086e4:	2b01      	cmp	r3, #1
 80086e6:	d101      	bne.n	80086ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086e8:	2302      	movs	r3, #2
 80086ea:	e05a      	b.n	80087a2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2201      	movs	r2, #1
 80086f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	2202      	movs	r2, #2
 80086f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	685b      	ldr	r3, [r3, #4]
 8008702:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800870c:	68fb      	ldr	r3, [r7, #12]
 800870e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008712:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008714:	683b      	ldr	r3, [r7, #0]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	4313      	orrs	r3, r2
 800871c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	68fa      	ldr	r2, [r7, #12]
 8008724:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	4a21      	ldr	r2, [pc, #132]	@ (80087b0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d022      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008738:	d01d      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4a1d      	ldr	r2, [pc, #116]	@ (80087b4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008740:	4293      	cmp	r3, r2
 8008742:	d018      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	4a1b      	ldr	r2, [pc, #108]	@ (80087b8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d013      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	4a1a      	ldr	r2, [pc, #104]	@ (80087bc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d00e      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	4a18      	ldr	r2, [pc, #96]	@ (80087c0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d009      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	4a17      	ldr	r2, [pc, #92]	@ (80087c4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008768:	4293      	cmp	r3, r2
 800876a:	d004      	beq.n	8008776 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	681b      	ldr	r3, [r3, #0]
 8008770:	4a15      	ldr	r2, [pc, #84]	@ (80087c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008772:	4293      	cmp	r3, r2
 8008774:	d10c      	bne.n	8008790 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800877c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800877e:	683b      	ldr	r3, [r7, #0]
 8008780:	685b      	ldr	r3, [r3, #4]
 8008782:	68ba      	ldr	r2, [r7, #8]
 8008784:	4313      	orrs	r3, r2
 8008786:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	68ba      	ldr	r2, [r7, #8]
 800878e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2201      	movs	r2, #1
 8008794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80087a0:	2300      	movs	r3, #0
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3714      	adds	r7, #20
 80087a6:	46bd      	mov	sp, r7
 80087a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087ac:	4770      	bx	lr
 80087ae:	bf00      	nop
 80087b0:	40010000 	.word	0x40010000
 80087b4:	40000400 	.word	0x40000400
 80087b8:	40000800 	.word	0x40000800
 80087bc:	40000c00 	.word	0x40000c00
 80087c0:	40010400 	.word	0x40010400
 80087c4:	40014000 	.word	0x40014000
 80087c8:	40001800 	.word	0x40001800

080087cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b083      	sub	sp, #12
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80087d4:	bf00      	nop
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr

080087e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80087e0:	b480      	push	{r7}
 80087e2:	b083      	sub	sp, #12
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f2:	4770      	bx	lr

080087f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80087f4:	b580      	push	{r7, lr}
 80087f6:	b082      	sub	sp, #8
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d101      	bne.n	8008806 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008802:	2301      	movs	r3, #1
 8008804:	e042      	b.n	800888c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800880c:	b2db      	uxtb	r3, r3
 800880e:	2b00      	cmp	r3, #0
 8008810:	d106      	bne.n	8008820 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2200      	movs	r2, #0
 8008816:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7fa fc5c 	bl	80030d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2224      	movs	r2, #36	@ 0x24
 8008824:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	68da      	ldr	r2, [r3, #12]
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008836:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008838:	6878      	ldr	r0, [r7, #4]
 800883a:	f000 fdd3 	bl	80093e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	691a      	ldr	r2, [r3, #16]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800884c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	695a      	ldr	r2, [r3, #20]
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800885c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	68da      	ldr	r2, [r3, #12]
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800886c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2220      	movs	r2, #32
 8008878:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2220      	movs	r2, #32
 8008880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800888a:	2300      	movs	r3, #0
}
 800888c:	4618      	mov	r0, r3
 800888e:	3708      	adds	r7, #8
 8008890:	46bd      	mov	sp, r7
 8008892:	bd80      	pop	{r7, pc}

08008894 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b08a      	sub	sp, #40	@ 0x28
 8008898:	af02      	add	r7, sp, #8
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	603b      	str	r3, [r7, #0]
 80088a0:	4613      	mov	r3, r2
 80088a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80088a4:	2300      	movs	r3, #0
 80088a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	2b20      	cmp	r3, #32
 80088b2:	d175      	bne.n	80089a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80088b4:	68bb      	ldr	r3, [r7, #8]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d002      	beq.n	80088c0 <HAL_UART_Transmit+0x2c>
 80088ba:	88fb      	ldrh	r3, [r7, #6]
 80088bc:	2b00      	cmp	r3, #0
 80088be:	d101      	bne.n	80088c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80088c0:	2301      	movs	r3, #1
 80088c2:	e06e      	b.n	80089a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2221      	movs	r2, #33	@ 0x21
 80088ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80088d2:	f7fa fe85 	bl	80035e0 <HAL_GetTick>
 80088d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	88fa      	ldrh	r2, [r7, #6]
 80088dc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80088de:	68fb      	ldr	r3, [r7, #12]
 80088e0:	88fa      	ldrh	r2, [r7, #6]
 80088e2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	689b      	ldr	r3, [r3, #8]
 80088e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80088ec:	d108      	bne.n	8008900 <HAL_UART_Transmit+0x6c>
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	691b      	ldr	r3, [r3, #16]
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d104      	bne.n	8008900 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80088f6:	2300      	movs	r3, #0
 80088f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	61bb      	str	r3, [r7, #24]
 80088fe:	e003      	b.n	8008908 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008904:	2300      	movs	r3, #0
 8008906:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008908:	e02e      	b.n	8008968 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	9300      	str	r3, [sp, #0]
 800890e:	697b      	ldr	r3, [r7, #20]
 8008910:	2200      	movs	r2, #0
 8008912:	2180      	movs	r1, #128	@ 0x80
 8008914:	68f8      	ldr	r0, [r7, #12]
 8008916:	f000 fb37 	bl	8008f88 <UART_WaitOnFlagUntilTimeout>
 800891a:	4603      	mov	r3, r0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d005      	beq.n	800892c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	2220      	movs	r2, #32
 8008924:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8008928:	2303      	movs	r3, #3
 800892a:	e03a      	b.n	80089a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800892c:	69fb      	ldr	r3, [r7, #28]
 800892e:	2b00      	cmp	r3, #0
 8008930:	d10b      	bne.n	800894a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	881b      	ldrh	r3, [r3, #0]
 8008936:	461a      	mov	r2, r3
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008940:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008942:	69bb      	ldr	r3, [r7, #24]
 8008944:	3302      	adds	r3, #2
 8008946:	61bb      	str	r3, [r7, #24]
 8008948:	e007      	b.n	800895a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800894a:	69fb      	ldr	r3, [r7, #28]
 800894c:	781a      	ldrb	r2, [r3, #0]
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008954:	69fb      	ldr	r3, [r7, #28]
 8008956:	3301      	adds	r3, #1
 8008958:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800895e:	b29b      	uxth	r3, r3
 8008960:	3b01      	subs	r3, #1
 8008962:	b29a      	uxth	r2, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800896c:	b29b      	uxth	r3, r3
 800896e:	2b00      	cmp	r3, #0
 8008970:	d1cb      	bne.n	800890a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008972:	683b      	ldr	r3, [r7, #0]
 8008974:	9300      	str	r3, [sp, #0]
 8008976:	697b      	ldr	r3, [r7, #20]
 8008978:	2200      	movs	r2, #0
 800897a:	2140      	movs	r1, #64	@ 0x40
 800897c:	68f8      	ldr	r0, [r7, #12]
 800897e:	f000 fb03 	bl	8008f88 <UART_WaitOnFlagUntilTimeout>
 8008982:	4603      	mov	r3, r0
 8008984:	2b00      	cmp	r3, #0
 8008986:	d005      	beq.n	8008994 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	2220      	movs	r2, #32
 800898c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008990:	2303      	movs	r3, #3
 8008992:	e006      	b.n	80089a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	2220      	movs	r2, #32
 8008998:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800899c:	2300      	movs	r3, #0
 800899e:	e000      	b.n	80089a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80089a0:	2302      	movs	r3, #2
  }
}
 80089a2:	4618      	mov	r0, r3
 80089a4:	3720      	adds	r7, #32
 80089a6:	46bd      	mov	sp, r7
 80089a8:	bd80      	pop	{r7, pc}

080089aa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80089aa:	b580      	push	{r7, lr}
 80089ac:	b084      	sub	sp, #16
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	60f8      	str	r0, [r7, #12]
 80089b2:	60b9      	str	r1, [r7, #8]
 80089b4:	4613      	mov	r3, r2
 80089b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80089be:	b2db      	uxtb	r3, r3
 80089c0:	2b20      	cmp	r3, #32
 80089c2:	d112      	bne.n	80089ea <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d002      	beq.n	80089d0 <HAL_UART_Receive_IT+0x26>
 80089ca:	88fb      	ldrh	r3, [r7, #6]
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d101      	bne.n	80089d4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80089d0:	2301      	movs	r3, #1
 80089d2:	e00b      	b.n	80089ec <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80089da:	88fb      	ldrh	r3, [r7, #6]
 80089dc:	461a      	mov	r2, r3
 80089de:	68b9      	ldr	r1, [r7, #8]
 80089e0:	68f8      	ldr	r0, [r7, #12]
 80089e2:	f000 fb2a 	bl	800903a <UART_Start_Receive_IT>
 80089e6:	4603      	mov	r3, r0
 80089e8:	e000      	b.n	80089ec <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80089ea:	2302      	movs	r3, #2
  }
}
 80089ec:	4618      	mov	r0, r3
 80089ee:	3710      	adds	r7, #16
 80089f0:	46bd      	mov	sp, r7
 80089f2:	bd80      	pop	{r7, pc}

080089f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b0ba      	sub	sp, #232	@ 0xe8
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	68db      	ldr	r3, [r3, #12]
 8008a0c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	695b      	ldr	r3, [r3, #20]
 8008a16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008a1a:	2300      	movs	r3, #0
 8008a1c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008a20:	2300      	movs	r3, #0
 8008a22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008a26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a2a:	f003 030f 	and.w	r3, r3, #15
 8008a2e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8008a32:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d10f      	bne.n	8008a5a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a3e:	f003 0320 	and.w	r3, r3, #32
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d009      	beq.n	8008a5a <HAL_UART_IRQHandler+0x66>
 8008a46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a4a:	f003 0320 	and.w	r3, r3, #32
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d003      	beq.n	8008a5a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f000 fc07 	bl	8009266 <UART_Receive_IT>
      return;
 8008a58:	e273      	b.n	8008f42 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008a5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	f000 80de 	beq.w	8008c20 <HAL_UART_IRQHandler+0x22c>
 8008a64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008a68:	f003 0301 	and.w	r3, r3, #1
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d106      	bne.n	8008a7e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008a70:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a74:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f000 80d1 	beq.w	8008c20 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008a7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008a82:	f003 0301 	and.w	r3, r3, #1
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d00b      	beq.n	8008aa2 <HAL_UART_IRQHandler+0xae>
 8008a8a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008a8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008a92:	2b00      	cmp	r3, #0
 8008a94:	d005      	beq.n	8008aa2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a9a:	f043 0201 	orr.w	r2, r3, #1
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008aa2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aa6:	f003 0304 	and.w	r3, r3, #4
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d00b      	beq.n	8008ac6 <HAL_UART_IRQHandler+0xd2>
 8008aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ab2:	f003 0301 	and.w	r3, r3, #1
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d005      	beq.n	8008ac6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008abe:	f043 0202 	orr.w	r2, r3, #2
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008ac6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aca:	f003 0302 	and.w	r3, r3, #2
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d00b      	beq.n	8008aea <HAL_UART_IRQHandler+0xf6>
 8008ad2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d005      	beq.n	8008aea <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ae2:	f043 0204 	orr.w	r2, r3, #4
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008aea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008aee:	f003 0308 	and.w	r3, r3, #8
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d011      	beq.n	8008b1a <HAL_UART_IRQHandler+0x126>
 8008af6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008afa:	f003 0320 	and.w	r3, r3, #32
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d105      	bne.n	8008b0e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008b02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d005      	beq.n	8008b1a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b0e:	687b      	ldr	r3, [r7, #4]
 8008b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b12:	f043 0208 	orr.w	r2, r3, #8
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	f000 820a 	beq.w	8008f38 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008b24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008b28:	f003 0320 	and.w	r3, r3, #32
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d008      	beq.n	8008b42 <HAL_UART_IRQHandler+0x14e>
 8008b30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008b34:	f003 0320 	and.w	r3, r3, #32
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d002      	beq.n	8008b42 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 fb92 	bl	8009266 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	695b      	ldr	r3, [r3, #20]
 8008b48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b4c:	2b40      	cmp	r3, #64	@ 0x40
 8008b4e:	bf0c      	ite	eq
 8008b50:	2301      	moveq	r3, #1
 8008b52:	2300      	movne	r3, #0
 8008b54:	b2db      	uxtb	r3, r3
 8008b56:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b5e:	f003 0308 	and.w	r3, r3, #8
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	d103      	bne.n	8008b6e <HAL_UART_IRQHandler+0x17a>
 8008b66:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d04f      	beq.n	8008c0e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008b6e:	6878      	ldr	r0, [r7, #4]
 8008b70:	f000 fa9d 	bl	80090ae <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	695b      	ldr	r3, [r3, #20]
 8008b7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b7e:	2b40      	cmp	r3, #64	@ 0x40
 8008b80:	d141      	bne.n	8008c06 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	3314      	adds	r3, #20
 8008b88:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b8c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008b90:	e853 3f00 	ldrex	r3, [r3]
 8008b94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008b98:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008b9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008ba0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	3314      	adds	r3, #20
 8008baa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008bae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008bb2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bb6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008bba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008bbe:	e841 2300 	strex	r3, r2, [r1]
 8008bc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008bc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d1d9      	bne.n	8008b82 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008bce:	687b      	ldr	r3, [r7, #4]
 8008bd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d013      	beq.n	8008bfe <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bda:	4a8a      	ldr	r2, [pc, #552]	@ (8008e04 <HAL_UART_IRQHandler+0x410>)
 8008bdc:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008be2:	4618      	mov	r0, r3
 8008be4:	f7fb fdc2 	bl	800476c <HAL_DMA_Abort_IT>
 8008be8:	4603      	mov	r3, r0
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d016      	beq.n	8008c1c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bfc:	e00e      	b.n	8008c1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008bfe:	6878      	ldr	r0, [r7, #4]
 8008c00:	f000 f9ac 	bl	8008f5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c04:	e00a      	b.n	8008c1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f000 f9a8 	bl	8008f5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c0c:	e006      	b.n	8008c1c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f000 f9a4 	bl	8008f5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008c1a:	e18d      	b.n	8008f38 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c1c:	bf00      	nop
    return;
 8008c1e:	e18b      	b.n	8008f38 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c24:	2b01      	cmp	r3, #1
 8008c26:	f040 8167 	bne.w	8008ef8 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008c2e:	f003 0310 	and.w	r3, r3, #16
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	f000 8160 	beq.w	8008ef8 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008c38:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008c3c:	f003 0310 	and.w	r3, r3, #16
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	f000 8159 	beq.w	8008ef8 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008c46:	2300      	movs	r3, #0
 8008c48:	60bb      	str	r3, [r7, #8]
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	60bb      	str	r3, [r7, #8]
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	685b      	ldr	r3, [r3, #4]
 8008c58:	60bb      	str	r3, [r7, #8]
 8008c5a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	695b      	ldr	r3, [r3, #20]
 8008c62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c66:	2b40      	cmp	r3, #64	@ 0x40
 8008c68:	f040 80ce 	bne.w	8008e08 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	685b      	ldr	r3, [r3, #4]
 8008c74:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008c78:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	f000 80a9 	beq.w	8008dd4 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008c86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c8a:	429a      	cmp	r2, r3
 8008c8c:	f080 80a2 	bcs.w	8008dd4 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008c96:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008c9c:	69db      	ldr	r3, [r3, #28]
 8008c9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008ca2:	f000 8088 	beq.w	8008db6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	330c      	adds	r3, #12
 8008cac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008cb4:	e853 3f00 	ldrex	r3, [r3]
 8008cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008cc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008cc4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	330c      	adds	r3, #12
 8008cce:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008cd2:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008cd6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cda:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008cde:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8008ce2:	e841 2300 	strex	r3, r2, [r1]
 8008ce6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008cea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d1d9      	bne.n	8008ca6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	3314      	adds	r3, #20
 8008cf8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cfa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008cfc:	e853 3f00 	ldrex	r3, [r3]
 8008d00:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008d02:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008d04:	f023 0301 	bic.w	r3, r3, #1
 8008d08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	3314      	adds	r3, #20
 8008d12:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008d16:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008d1a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d1c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008d1e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008d22:	e841 2300 	strex	r3, r2, [r1]
 8008d26:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008d28:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d1e1      	bne.n	8008cf2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	3314      	adds	r3, #20
 8008d34:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d36:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008d38:	e853 3f00 	ldrex	r3, [r3]
 8008d3c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008d3e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008d40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d44:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	3314      	adds	r3, #20
 8008d4e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008d52:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008d54:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d56:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008d58:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008d5a:	e841 2300 	strex	r3, r2, [r1]
 8008d5e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008d60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d1e3      	bne.n	8008d2e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	2220      	movs	r2, #32
 8008d6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	330c      	adds	r3, #12
 8008d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d7e:	e853 3f00 	ldrex	r3, [r3]
 8008d82:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008d84:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d86:	f023 0310 	bic.w	r3, r3, #16
 8008d8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	330c      	adds	r3, #12
 8008d94:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8008d98:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008d9a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008d9e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008da0:	e841 2300 	strex	r3, r2, [r1]
 8008da4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008da6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d1e3      	bne.n	8008d74 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008db0:	4618      	mov	r0, r3
 8008db2:	f7fb fc6b 	bl	800468c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	2202      	movs	r2, #2
 8008dba:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	1ad3      	subs	r3, r2, r3
 8008dc8:	b29b      	uxth	r3, r3
 8008dca:	4619      	mov	r1, r3
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 f8cf 	bl	8008f70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008dd2:	e0b3      	b.n	8008f3c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008dd8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	f040 80ad 	bne.w	8008f3c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008de6:	69db      	ldr	r3, [r3, #28]
 8008de8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008dec:	f040 80a6 	bne.w	8008f3c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	2202      	movs	r2, #2
 8008df4:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008dfa:	4619      	mov	r1, r3
 8008dfc:	6878      	ldr	r0, [r7, #4]
 8008dfe:	f000 f8b7 	bl	8008f70 <HAL_UARTEx_RxEventCallback>
      return;
 8008e02:	e09b      	b.n	8008f3c <HAL_UART_IRQHandler+0x548>
 8008e04:	08009175 	.word	0x08009175
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e10:	b29b      	uxth	r3, r3
 8008e12:	1ad3      	subs	r3, r2, r3
 8008e14:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e1c:	b29b      	uxth	r3, r3
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f000 808e 	beq.w	8008f40 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8008e24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	f000 8089 	beq.w	8008f40 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	330c      	adds	r3, #12
 8008e34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e38:	e853 3f00 	ldrex	r3, [r3]
 8008e3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008e44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	681b      	ldr	r3, [r3, #0]
 8008e4c:	330c      	adds	r3, #12
 8008e4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008e52:	647a      	str	r2, [r7, #68]	@ 0x44
 8008e54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008e58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008e5a:	e841 2300 	strex	r3, r2, [r1]
 8008e5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008e60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d1e3      	bne.n	8008e2e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	3314      	adds	r3, #20
 8008e6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e70:	e853 3f00 	ldrex	r3, [r3]
 8008e74:	623b      	str	r3, [r7, #32]
   return(result);
 8008e76:	6a3b      	ldr	r3, [r7, #32]
 8008e78:	f023 0301 	bic.w	r3, r3, #1
 8008e7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	3314      	adds	r3, #20
 8008e86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008e8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8008e8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008e90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008e92:	e841 2300 	strex	r3, r2, [r1]
 8008e96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008e98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d1e3      	bne.n	8008e66 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2220      	movs	r2, #32
 8008ea2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2200      	movs	r2, #0
 8008eaa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	330c      	adds	r3, #12
 8008eb2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eb4:	693b      	ldr	r3, [r7, #16]
 8008eb6:	e853 3f00 	ldrex	r3, [r3]
 8008eba:	60fb      	str	r3, [r7, #12]
   return(result);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	f023 0310 	bic.w	r3, r3, #16
 8008ec2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	330c      	adds	r3, #12
 8008ecc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008ed0:	61fa      	str	r2, [r7, #28]
 8008ed2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ed4:	69b9      	ldr	r1, [r7, #24]
 8008ed6:	69fa      	ldr	r2, [r7, #28]
 8008ed8:	e841 2300 	strex	r3, r2, [r1]
 8008edc:	617b      	str	r3, [r7, #20]
   return(result);
 8008ede:	697b      	ldr	r3, [r7, #20]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d1e3      	bne.n	8008eac <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	2202      	movs	r2, #2
 8008ee8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008eea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008eee:	4619      	mov	r1, r3
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 f83d 	bl	8008f70 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008ef6:	e023      	b.n	8008f40 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008ef8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008efc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d009      	beq.n	8008f18 <HAL_UART_IRQHandler+0x524>
 8008f04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d003      	beq.n	8008f18 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008f10:	6878      	ldr	r0, [r7, #4]
 8008f12:	f000 f940 	bl	8009196 <UART_Transmit_IT>
    return;
 8008f16:	e014      	b.n	8008f42 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008f18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f20:	2b00      	cmp	r3, #0
 8008f22:	d00e      	beq.n	8008f42 <HAL_UART_IRQHandler+0x54e>
 8008f24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d008      	beq.n	8008f42 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 f980 	bl	8009236 <UART_EndTransmit_IT>
    return;
 8008f36:	e004      	b.n	8008f42 <HAL_UART_IRQHandler+0x54e>
    return;
 8008f38:	bf00      	nop
 8008f3a:	e002      	b.n	8008f42 <HAL_UART_IRQHandler+0x54e>
      return;
 8008f3c:	bf00      	nop
 8008f3e:	e000      	b.n	8008f42 <HAL_UART_IRQHandler+0x54e>
      return;
 8008f40:	bf00      	nop
  }
}
 8008f42:	37e8      	adds	r7, #232	@ 0xe8
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bd80      	pop	{r7, pc}

08008f48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
 8008f78:	460b      	mov	r3, r1
 8008f7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008f7c:	bf00      	nop
 8008f7e:	370c      	adds	r7, #12
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b086      	sub	sp, #24
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	60f8      	str	r0, [r7, #12]
 8008f90:	60b9      	str	r1, [r7, #8]
 8008f92:	603b      	str	r3, [r7, #0]
 8008f94:	4613      	mov	r3, r2
 8008f96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f98:	e03b      	b.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f9a:	6a3b      	ldr	r3, [r7, #32]
 8008f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fa0:	d037      	beq.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008fa2:	f7fa fb1d 	bl	80035e0 <HAL_GetTick>
 8008fa6:	4602      	mov	r2, r0
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	1ad3      	subs	r3, r2, r3
 8008fac:	6a3a      	ldr	r2, [r7, #32]
 8008fae:	429a      	cmp	r2, r3
 8008fb0:	d302      	bcc.n	8008fb8 <UART_WaitOnFlagUntilTimeout+0x30>
 8008fb2:	6a3b      	ldr	r3, [r7, #32]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d101      	bne.n	8008fbc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008fb8:	2303      	movs	r3, #3
 8008fba:	e03a      	b.n	8009032 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	f003 0304 	and.w	r3, r3, #4
 8008fc6:	2b00      	cmp	r3, #0
 8008fc8:	d023      	beq.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fca:	68bb      	ldr	r3, [r7, #8]
 8008fcc:	2b80      	cmp	r3, #128	@ 0x80
 8008fce:	d020      	beq.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	2b40      	cmp	r3, #64	@ 0x40
 8008fd4:	d01d      	beq.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	681b      	ldr	r3, [r3, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	f003 0308 	and.w	r3, r3, #8
 8008fe0:	2b08      	cmp	r3, #8
 8008fe2:	d116      	bne.n	8009012 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	617b      	str	r3, [r7, #20]
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	681b      	ldr	r3, [r3, #0]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	617b      	str	r3, [r7, #20]
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685b      	ldr	r3, [r3, #4]
 8008ff6:	617b      	str	r3, [r7, #20]
 8008ff8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008ffa:	68f8      	ldr	r0, [r7, #12]
 8008ffc:	f000 f857 	bl	80090ae <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2208      	movs	r2, #8
 8009004:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800900e:	2301      	movs	r3, #1
 8009010:	e00f      	b.n	8009032 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	681a      	ldr	r2, [r3, #0]
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	4013      	ands	r3, r2
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	429a      	cmp	r2, r3
 8009020:	bf0c      	ite	eq
 8009022:	2301      	moveq	r3, #1
 8009024:	2300      	movne	r3, #0
 8009026:	b2db      	uxtb	r3, r3
 8009028:	461a      	mov	r2, r3
 800902a:	79fb      	ldrb	r3, [r7, #7]
 800902c:	429a      	cmp	r2, r3
 800902e:	d0b4      	beq.n	8008f9a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3718      	adds	r7, #24
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}

0800903a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800903a:	b480      	push	{r7}
 800903c:	b085      	sub	sp, #20
 800903e:	af00      	add	r7, sp, #0
 8009040:	60f8      	str	r0, [r7, #12]
 8009042:	60b9      	str	r1, [r7, #8]
 8009044:	4613      	mov	r3, r2
 8009046:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	68ba      	ldr	r2, [r7, #8]
 800904c:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	88fa      	ldrh	r2, [r7, #6]
 8009052:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	88fa      	ldrh	r2, [r7, #6]
 8009058:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	2200      	movs	r2, #0
 800905e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2222      	movs	r2, #34	@ 0x22
 8009064:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	691b      	ldr	r3, [r3, #16]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d007      	beq.n	8009080 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	68da      	ldr	r2, [r3, #12]
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800907e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	695a      	ldr	r2, [r3, #20]
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	f042 0201 	orr.w	r2, r2, #1
 800908e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	68da      	ldr	r2, [r3, #12]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f042 0220 	orr.w	r2, r2, #32
 800909e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80090a0:	2300      	movs	r3, #0
}
 80090a2:	4618      	mov	r0, r3
 80090a4:	3714      	adds	r7, #20
 80090a6:	46bd      	mov	sp, r7
 80090a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ac:	4770      	bx	lr

080090ae <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80090ae:	b480      	push	{r7}
 80090b0:	b095      	sub	sp, #84	@ 0x54
 80090b2:	af00      	add	r7, sp, #0
 80090b4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	330c      	adds	r3, #12
 80090bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090c0:	e853 3f00 	ldrex	r3, [r3]
 80090c4:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80090cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	330c      	adds	r3, #12
 80090d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80090d6:	643a      	str	r2, [r7, #64]	@ 0x40
 80090d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090da:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80090dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80090de:	e841 2300 	strex	r3, r2, [r1]
 80090e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80090e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090e6:	2b00      	cmp	r3, #0
 80090e8:	d1e5      	bne.n	80090b6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	3314      	adds	r3, #20
 80090f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090f2:	6a3b      	ldr	r3, [r7, #32]
 80090f4:	e853 3f00 	ldrex	r3, [r3]
 80090f8:	61fb      	str	r3, [r7, #28]
   return(result);
 80090fa:	69fb      	ldr	r3, [r7, #28]
 80090fc:	f023 0301 	bic.w	r3, r3, #1
 8009100:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	3314      	adds	r3, #20
 8009108:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800910a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800910c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800910e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009110:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009112:	e841 2300 	strex	r3, r2, [r1]
 8009116:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009118:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800911a:	2b00      	cmp	r3, #0
 800911c:	d1e5      	bne.n	80090ea <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009122:	2b01      	cmp	r3, #1
 8009124:	d119      	bne.n	800915a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	330c      	adds	r3, #12
 800912c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	e853 3f00 	ldrex	r3, [r3]
 8009134:	60bb      	str	r3, [r7, #8]
   return(result);
 8009136:	68bb      	ldr	r3, [r7, #8]
 8009138:	f023 0310 	bic.w	r3, r3, #16
 800913c:	647b      	str	r3, [r7, #68]	@ 0x44
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	330c      	adds	r3, #12
 8009144:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009146:	61ba      	str	r2, [r7, #24]
 8009148:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800914a:	6979      	ldr	r1, [r7, #20]
 800914c:	69ba      	ldr	r2, [r7, #24]
 800914e:	e841 2300 	strex	r3, r2, [r1]
 8009152:	613b      	str	r3, [r7, #16]
   return(result);
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d1e5      	bne.n	8009126 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	2220      	movs	r2, #32
 800915e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2200      	movs	r2, #0
 8009166:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8009168:	bf00      	nop
 800916a:	3754      	adds	r7, #84	@ 0x54
 800916c:	46bd      	mov	sp, r7
 800916e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009172:	4770      	bx	lr

08009174 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009180:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2200      	movs	r2, #0
 8009186:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f7ff fee7 	bl	8008f5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800918e:	bf00      	nop
 8009190:	3710      	adds	r7, #16
 8009192:	46bd      	mov	sp, r7
 8009194:	bd80      	pop	{r7, pc}

08009196 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8009196:	b480      	push	{r7}
 8009198:	b085      	sub	sp, #20
 800919a:	af00      	add	r7, sp, #0
 800919c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80091a4:	b2db      	uxtb	r3, r3
 80091a6:	2b21      	cmp	r3, #33	@ 0x21
 80091a8:	d13e      	bne.n	8009228 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091b2:	d114      	bne.n	80091de <UART_Transmit_IT+0x48>
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	691b      	ldr	r3, [r3, #16]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d110      	bne.n	80091de <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a1b      	ldr	r3, [r3, #32]
 80091c0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	881b      	ldrh	r3, [r3, #0]
 80091c6:	461a      	mov	r2, r3
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80091d0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6a1b      	ldr	r3, [r3, #32]
 80091d6:	1c9a      	adds	r2, r3, #2
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	621a      	str	r2, [r3, #32]
 80091dc:	e008      	b.n	80091f0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a1b      	ldr	r3, [r3, #32]
 80091e2:	1c59      	adds	r1, r3, #1
 80091e4:	687a      	ldr	r2, [r7, #4]
 80091e6:	6211      	str	r1, [r2, #32]
 80091e8:	781a      	ldrb	r2, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80091f4:	b29b      	uxth	r3, r3
 80091f6:	3b01      	subs	r3, #1
 80091f8:	b29b      	uxth	r3, r3
 80091fa:	687a      	ldr	r2, [r7, #4]
 80091fc:	4619      	mov	r1, r3
 80091fe:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8009200:	2b00      	cmp	r3, #0
 8009202:	d10f      	bne.n	8009224 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	68da      	ldr	r2, [r3, #12]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009212:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	68da      	ldr	r2, [r3, #12]
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009222:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009224:	2300      	movs	r3, #0
 8009226:	e000      	b.n	800922a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009228:	2302      	movs	r3, #2
  }
}
 800922a:	4618      	mov	r0, r3
 800922c:	3714      	adds	r7, #20
 800922e:	46bd      	mov	sp, r7
 8009230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009234:	4770      	bx	lr

08009236 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b082      	sub	sp, #8
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	68da      	ldr	r2, [r3, #12]
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800924c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2220      	movs	r2, #32
 8009252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff fe76 	bl	8008f48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009266:	b580      	push	{r7, lr}
 8009268:	b08c      	sub	sp, #48	@ 0x30
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800926e:	2300      	movs	r3, #0
 8009270:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8009272:	2300      	movs	r3, #0
 8009274:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009276:	687b      	ldr	r3, [r7, #4]
 8009278:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800927c:	b2db      	uxtb	r3, r3
 800927e:	2b22      	cmp	r3, #34	@ 0x22
 8009280:	f040 80aa 	bne.w	80093d8 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	689b      	ldr	r3, [r3, #8]
 8009288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800928c:	d115      	bne.n	80092ba <UART_Receive_IT+0x54>
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	691b      	ldr	r3, [r3, #16]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d111      	bne.n	80092ba <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800929a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	685b      	ldr	r3, [r3, #4]
 80092a2:	b29b      	uxth	r3, r3
 80092a4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80092a8:	b29a      	uxth	r2, r3
 80092aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092b2:	1c9a      	adds	r2, r3, #2
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	629a      	str	r2, [r3, #40]	@ 0x28
 80092b8:	e024      	b.n	8009304 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092be:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	689b      	ldr	r3, [r3, #8]
 80092c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80092c8:	d007      	beq.n	80092da <UART_Receive_IT+0x74>
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	689b      	ldr	r3, [r3, #8]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d10a      	bne.n	80092e8 <UART_Receive_IT+0x82>
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	691b      	ldr	r3, [r3, #16]
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d106      	bne.n	80092e8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	681b      	ldr	r3, [r3, #0]
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	b2da      	uxtb	r2, r3
 80092e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e4:	701a      	strb	r2, [r3, #0]
 80092e6:	e008      	b.n	80092fa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80092e8:	687b      	ldr	r3, [r7, #4]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80092f4:	b2da      	uxtb	r2, r3
 80092f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092fe:	1c5a      	adds	r2, r3, #1
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009308:	b29b      	uxth	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	b29b      	uxth	r3, r3
 800930e:	687a      	ldr	r2, [r7, #4]
 8009310:	4619      	mov	r1, r3
 8009312:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8009314:	2b00      	cmp	r3, #0
 8009316:	d15d      	bne.n	80093d4 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	68da      	ldr	r2, [r3, #12]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	f022 0220 	bic.w	r2, r2, #32
 8009326:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	68da      	ldr	r2, [r3, #12]
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8009336:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	695a      	ldr	r2, [r3, #20]
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f022 0201 	bic.w	r2, r2, #1
 8009346:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	2220      	movs	r2, #32
 800934c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	2200      	movs	r2, #0
 8009354:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800935a:	2b01      	cmp	r3, #1
 800935c:	d135      	bne.n	80093ca <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	330c      	adds	r3, #12
 800936a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	e853 3f00 	ldrex	r3, [r3]
 8009372:	613b      	str	r3, [r7, #16]
   return(result);
 8009374:	693b      	ldr	r3, [r7, #16]
 8009376:	f023 0310 	bic.w	r3, r3, #16
 800937a:	627b      	str	r3, [r7, #36]	@ 0x24
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	330c      	adds	r3, #12
 8009382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009384:	623a      	str	r2, [r7, #32]
 8009386:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009388:	69f9      	ldr	r1, [r7, #28]
 800938a:	6a3a      	ldr	r2, [r7, #32]
 800938c:	e841 2300 	strex	r3, r2, [r1]
 8009390:	61bb      	str	r3, [r7, #24]
   return(result);
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1e5      	bne.n	8009364 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	f003 0310 	and.w	r3, r3, #16
 80093a2:	2b10      	cmp	r3, #16
 80093a4:	d10a      	bne.n	80093bc <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80093a6:	2300      	movs	r3, #0
 80093a8:	60fb      	str	r3, [r7, #12]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	60fb      	str	r3, [r7, #12]
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	681b      	ldr	r3, [r3, #0]
 80093b6:	685b      	ldr	r3, [r3, #4]
 80093b8:	60fb      	str	r3, [r7, #12]
 80093ba:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80093c0:	4619      	mov	r1, r3
 80093c2:	6878      	ldr	r0, [r7, #4]
 80093c4:	f7ff fdd4 	bl	8008f70 <HAL_UARTEx_RxEventCallback>
 80093c8:	e002      	b.n	80093d0 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f7f7 fdc6 	bl	8000f5c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80093d0:	2300      	movs	r3, #0
 80093d2:	e002      	b.n	80093da <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80093d4:	2300      	movs	r3, #0
 80093d6:	e000      	b.n	80093da <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80093d8:	2302      	movs	r3, #2
  }
}
 80093da:	4618      	mov	r0, r3
 80093dc:	3730      	adds	r7, #48	@ 0x30
 80093de:	46bd      	mov	sp, r7
 80093e0:	bd80      	pop	{r7, pc}
	...

080093e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80093e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80093e8:	b0c0      	sub	sp, #256	@ 0x100
 80093ea:	af00      	add	r7, sp, #0
 80093ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80093f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	691b      	ldr	r3, [r3, #16]
 80093f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80093fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009400:	68d9      	ldr	r1, [r3, #12]
 8009402:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009406:	681a      	ldr	r2, [r3, #0]
 8009408:	ea40 0301 	orr.w	r3, r0, r1
 800940c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800940e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009412:	689a      	ldr	r2, [r3, #8]
 8009414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009418:	691b      	ldr	r3, [r3, #16]
 800941a:	431a      	orrs	r2, r3
 800941c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009420:	695b      	ldr	r3, [r3, #20]
 8009422:	431a      	orrs	r2, r3
 8009424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009428:	69db      	ldr	r3, [r3, #28]
 800942a:	4313      	orrs	r3, r2
 800942c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	68db      	ldr	r3, [r3, #12]
 8009438:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800943c:	f021 010c 	bic.w	r1, r1, #12
 8009440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009444:	681a      	ldr	r2, [r3, #0]
 8009446:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800944a:	430b      	orrs	r3, r1
 800944c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800944e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	695b      	ldr	r3, [r3, #20]
 8009456:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800945a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800945e:	6999      	ldr	r1, [r3, #24]
 8009460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009464:	681a      	ldr	r2, [r3, #0]
 8009466:	ea40 0301 	orr.w	r3, r0, r1
 800946a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800946c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009470:	681a      	ldr	r2, [r3, #0]
 8009472:	4b8f      	ldr	r3, [pc, #572]	@ (80096b0 <UART_SetConfig+0x2cc>)
 8009474:	429a      	cmp	r2, r3
 8009476:	d005      	beq.n	8009484 <UART_SetConfig+0xa0>
 8009478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	4b8d      	ldr	r3, [pc, #564]	@ (80096b4 <UART_SetConfig+0x2d0>)
 8009480:	429a      	cmp	r2, r3
 8009482:	d104      	bne.n	800948e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009484:	f7fe f88e 	bl	80075a4 <HAL_RCC_GetPCLK2Freq>
 8009488:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800948c:	e003      	b.n	8009496 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800948e:	f7fe f875 	bl	800757c <HAL_RCC_GetPCLK1Freq>
 8009492:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009496:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800949a:	69db      	ldr	r3, [r3, #28]
 800949c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80094a0:	f040 810c 	bne.w	80096bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80094a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80094a8:	2200      	movs	r2, #0
 80094aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80094ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80094b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80094b6:	4622      	mov	r2, r4
 80094b8:	462b      	mov	r3, r5
 80094ba:	1891      	adds	r1, r2, r2
 80094bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80094be:	415b      	adcs	r3, r3
 80094c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80094c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80094c6:	4621      	mov	r1, r4
 80094c8:	eb12 0801 	adds.w	r8, r2, r1
 80094cc:	4629      	mov	r1, r5
 80094ce:	eb43 0901 	adc.w	r9, r3, r1
 80094d2:	f04f 0200 	mov.w	r2, #0
 80094d6:	f04f 0300 	mov.w	r3, #0
 80094da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80094de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80094e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80094e6:	4690      	mov	r8, r2
 80094e8:	4699      	mov	r9, r3
 80094ea:	4623      	mov	r3, r4
 80094ec:	eb18 0303 	adds.w	r3, r8, r3
 80094f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094f4:	462b      	mov	r3, r5
 80094f6:	eb49 0303 	adc.w	r3, r9, r3
 80094fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009502:	685b      	ldr	r3, [r3, #4]
 8009504:	2200      	movs	r2, #0
 8009506:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800950a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800950e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8009512:	460b      	mov	r3, r1
 8009514:	18db      	adds	r3, r3, r3
 8009516:	653b      	str	r3, [r7, #80]	@ 0x50
 8009518:	4613      	mov	r3, r2
 800951a:	eb42 0303 	adc.w	r3, r2, r3
 800951e:	657b      	str	r3, [r7, #84]	@ 0x54
 8009520:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009524:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009528:	f7f7 fb3e 	bl	8000ba8 <__aeabi_uldivmod>
 800952c:	4602      	mov	r2, r0
 800952e:	460b      	mov	r3, r1
 8009530:	4b61      	ldr	r3, [pc, #388]	@ (80096b8 <UART_SetConfig+0x2d4>)
 8009532:	fba3 2302 	umull	r2, r3, r3, r2
 8009536:	095b      	lsrs	r3, r3, #5
 8009538:	011c      	lsls	r4, r3, #4
 800953a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800953e:	2200      	movs	r2, #0
 8009540:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009544:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8009548:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800954c:	4642      	mov	r2, r8
 800954e:	464b      	mov	r3, r9
 8009550:	1891      	adds	r1, r2, r2
 8009552:	64b9      	str	r1, [r7, #72]	@ 0x48
 8009554:	415b      	adcs	r3, r3
 8009556:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009558:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800955c:	4641      	mov	r1, r8
 800955e:	eb12 0a01 	adds.w	sl, r2, r1
 8009562:	4649      	mov	r1, r9
 8009564:	eb43 0b01 	adc.w	fp, r3, r1
 8009568:	f04f 0200 	mov.w	r2, #0
 800956c:	f04f 0300 	mov.w	r3, #0
 8009570:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009574:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009578:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800957c:	4692      	mov	sl, r2
 800957e:	469b      	mov	fp, r3
 8009580:	4643      	mov	r3, r8
 8009582:	eb1a 0303 	adds.w	r3, sl, r3
 8009586:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800958a:	464b      	mov	r3, r9
 800958c:	eb4b 0303 	adc.w	r3, fp, r3
 8009590:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8009594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009598:	685b      	ldr	r3, [r3, #4]
 800959a:	2200      	movs	r2, #0
 800959c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80095a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80095a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80095a8:	460b      	mov	r3, r1
 80095aa:	18db      	adds	r3, r3, r3
 80095ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80095ae:	4613      	mov	r3, r2
 80095b0:	eb42 0303 	adc.w	r3, r2, r3
 80095b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80095b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80095ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80095be:	f7f7 faf3 	bl	8000ba8 <__aeabi_uldivmod>
 80095c2:	4602      	mov	r2, r0
 80095c4:	460b      	mov	r3, r1
 80095c6:	4611      	mov	r1, r2
 80095c8:	4b3b      	ldr	r3, [pc, #236]	@ (80096b8 <UART_SetConfig+0x2d4>)
 80095ca:	fba3 2301 	umull	r2, r3, r3, r1
 80095ce:	095b      	lsrs	r3, r3, #5
 80095d0:	2264      	movs	r2, #100	@ 0x64
 80095d2:	fb02 f303 	mul.w	r3, r2, r3
 80095d6:	1acb      	subs	r3, r1, r3
 80095d8:	00db      	lsls	r3, r3, #3
 80095da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80095de:	4b36      	ldr	r3, [pc, #216]	@ (80096b8 <UART_SetConfig+0x2d4>)
 80095e0:	fba3 2302 	umull	r2, r3, r3, r2
 80095e4:	095b      	lsrs	r3, r3, #5
 80095e6:	005b      	lsls	r3, r3, #1
 80095e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80095ec:	441c      	add	r4, r3
 80095ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80095f2:	2200      	movs	r2, #0
 80095f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80095f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80095fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8009600:	4642      	mov	r2, r8
 8009602:	464b      	mov	r3, r9
 8009604:	1891      	adds	r1, r2, r2
 8009606:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009608:	415b      	adcs	r3, r3
 800960a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800960c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8009610:	4641      	mov	r1, r8
 8009612:	1851      	adds	r1, r2, r1
 8009614:	6339      	str	r1, [r7, #48]	@ 0x30
 8009616:	4649      	mov	r1, r9
 8009618:	414b      	adcs	r3, r1
 800961a:	637b      	str	r3, [r7, #52]	@ 0x34
 800961c:	f04f 0200 	mov.w	r2, #0
 8009620:	f04f 0300 	mov.w	r3, #0
 8009624:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009628:	4659      	mov	r1, fp
 800962a:	00cb      	lsls	r3, r1, #3
 800962c:	4651      	mov	r1, sl
 800962e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009632:	4651      	mov	r1, sl
 8009634:	00ca      	lsls	r2, r1, #3
 8009636:	4610      	mov	r0, r2
 8009638:	4619      	mov	r1, r3
 800963a:	4603      	mov	r3, r0
 800963c:	4642      	mov	r2, r8
 800963e:	189b      	adds	r3, r3, r2
 8009640:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009644:	464b      	mov	r3, r9
 8009646:	460a      	mov	r2, r1
 8009648:	eb42 0303 	adc.w	r3, r2, r3
 800964c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009654:	685b      	ldr	r3, [r3, #4]
 8009656:	2200      	movs	r2, #0
 8009658:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800965c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8009660:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009664:	460b      	mov	r3, r1
 8009666:	18db      	adds	r3, r3, r3
 8009668:	62bb      	str	r3, [r7, #40]	@ 0x28
 800966a:	4613      	mov	r3, r2
 800966c:	eb42 0303 	adc.w	r3, r2, r3
 8009670:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009672:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009676:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800967a:	f7f7 fa95 	bl	8000ba8 <__aeabi_uldivmod>
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	4b0d      	ldr	r3, [pc, #52]	@ (80096b8 <UART_SetConfig+0x2d4>)
 8009684:	fba3 1302 	umull	r1, r3, r3, r2
 8009688:	095b      	lsrs	r3, r3, #5
 800968a:	2164      	movs	r1, #100	@ 0x64
 800968c:	fb01 f303 	mul.w	r3, r1, r3
 8009690:	1ad3      	subs	r3, r2, r3
 8009692:	00db      	lsls	r3, r3, #3
 8009694:	3332      	adds	r3, #50	@ 0x32
 8009696:	4a08      	ldr	r2, [pc, #32]	@ (80096b8 <UART_SetConfig+0x2d4>)
 8009698:	fba2 2303 	umull	r2, r3, r2, r3
 800969c:	095b      	lsrs	r3, r3, #5
 800969e:	f003 0207 	and.w	r2, r3, #7
 80096a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	4422      	add	r2, r4
 80096aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80096ac:	e106      	b.n	80098bc <UART_SetConfig+0x4d8>
 80096ae:	bf00      	nop
 80096b0:	40011000 	.word	0x40011000
 80096b4:	40011400 	.word	0x40011400
 80096b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80096bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80096c0:	2200      	movs	r2, #0
 80096c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80096c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80096ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80096ce:	4642      	mov	r2, r8
 80096d0:	464b      	mov	r3, r9
 80096d2:	1891      	adds	r1, r2, r2
 80096d4:	6239      	str	r1, [r7, #32]
 80096d6:	415b      	adcs	r3, r3
 80096d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80096da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80096de:	4641      	mov	r1, r8
 80096e0:	1854      	adds	r4, r2, r1
 80096e2:	4649      	mov	r1, r9
 80096e4:	eb43 0501 	adc.w	r5, r3, r1
 80096e8:	f04f 0200 	mov.w	r2, #0
 80096ec:	f04f 0300 	mov.w	r3, #0
 80096f0:	00eb      	lsls	r3, r5, #3
 80096f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80096f6:	00e2      	lsls	r2, r4, #3
 80096f8:	4614      	mov	r4, r2
 80096fa:	461d      	mov	r5, r3
 80096fc:	4643      	mov	r3, r8
 80096fe:	18e3      	adds	r3, r4, r3
 8009700:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009704:	464b      	mov	r3, r9
 8009706:	eb45 0303 	adc.w	r3, r5, r3
 800970a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800970e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009712:	685b      	ldr	r3, [r3, #4]
 8009714:	2200      	movs	r2, #0
 8009716:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800971a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800971e:	f04f 0200 	mov.w	r2, #0
 8009722:	f04f 0300 	mov.w	r3, #0
 8009726:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800972a:	4629      	mov	r1, r5
 800972c:	008b      	lsls	r3, r1, #2
 800972e:	4621      	mov	r1, r4
 8009730:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009734:	4621      	mov	r1, r4
 8009736:	008a      	lsls	r2, r1, #2
 8009738:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800973c:	f7f7 fa34 	bl	8000ba8 <__aeabi_uldivmod>
 8009740:	4602      	mov	r2, r0
 8009742:	460b      	mov	r3, r1
 8009744:	4b60      	ldr	r3, [pc, #384]	@ (80098c8 <UART_SetConfig+0x4e4>)
 8009746:	fba3 2302 	umull	r2, r3, r3, r2
 800974a:	095b      	lsrs	r3, r3, #5
 800974c:	011c      	lsls	r4, r3, #4
 800974e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009752:	2200      	movs	r2, #0
 8009754:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009758:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800975c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8009760:	4642      	mov	r2, r8
 8009762:	464b      	mov	r3, r9
 8009764:	1891      	adds	r1, r2, r2
 8009766:	61b9      	str	r1, [r7, #24]
 8009768:	415b      	adcs	r3, r3
 800976a:	61fb      	str	r3, [r7, #28]
 800976c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009770:	4641      	mov	r1, r8
 8009772:	1851      	adds	r1, r2, r1
 8009774:	6139      	str	r1, [r7, #16]
 8009776:	4649      	mov	r1, r9
 8009778:	414b      	adcs	r3, r1
 800977a:	617b      	str	r3, [r7, #20]
 800977c:	f04f 0200 	mov.w	r2, #0
 8009780:	f04f 0300 	mov.w	r3, #0
 8009784:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009788:	4659      	mov	r1, fp
 800978a:	00cb      	lsls	r3, r1, #3
 800978c:	4651      	mov	r1, sl
 800978e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009792:	4651      	mov	r1, sl
 8009794:	00ca      	lsls	r2, r1, #3
 8009796:	4610      	mov	r0, r2
 8009798:	4619      	mov	r1, r3
 800979a:	4603      	mov	r3, r0
 800979c:	4642      	mov	r2, r8
 800979e:	189b      	adds	r3, r3, r2
 80097a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80097a4:	464b      	mov	r3, r9
 80097a6:	460a      	mov	r2, r1
 80097a8:	eb42 0303 	adc.w	r3, r2, r3
 80097ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80097b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80097b4:	685b      	ldr	r3, [r3, #4]
 80097b6:	2200      	movs	r2, #0
 80097b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80097ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80097bc:	f04f 0200 	mov.w	r2, #0
 80097c0:	f04f 0300 	mov.w	r3, #0
 80097c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80097c8:	4649      	mov	r1, r9
 80097ca:	008b      	lsls	r3, r1, #2
 80097cc:	4641      	mov	r1, r8
 80097ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80097d2:	4641      	mov	r1, r8
 80097d4:	008a      	lsls	r2, r1, #2
 80097d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80097da:	f7f7 f9e5 	bl	8000ba8 <__aeabi_uldivmod>
 80097de:	4602      	mov	r2, r0
 80097e0:	460b      	mov	r3, r1
 80097e2:	4611      	mov	r1, r2
 80097e4:	4b38      	ldr	r3, [pc, #224]	@ (80098c8 <UART_SetConfig+0x4e4>)
 80097e6:	fba3 2301 	umull	r2, r3, r3, r1
 80097ea:	095b      	lsrs	r3, r3, #5
 80097ec:	2264      	movs	r2, #100	@ 0x64
 80097ee:	fb02 f303 	mul.w	r3, r2, r3
 80097f2:	1acb      	subs	r3, r1, r3
 80097f4:	011b      	lsls	r3, r3, #4
 80097f6:	3332      	adds	r3, #50	@ 0x32
 80097f8:	4a33      	ldr	r2, [pc, #204]	@ (80098c8 <UART_SetConfig+0x4e4>)
 80097fa:	fba2 2303 	umull	r2, r3, r2, r3
 80097fe:	095b      	lsrs	r3, r3, #5
 8009800:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009804:	441c      	add	r4, r3
 8009806:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800980a:	2200      	movs	r2, #0
 800980c:	673b      	str	r3, [r7, #112]	@ 0x70
 800980e:	677a      	str	r2, [r7, #116]	@ 0x74
 8009810:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009814:	4642      	mov	r2, r8
 8009816:	464b      	mov	r3, r9
 8009818:	1891      	adds	r1, r2, r2
 800981a:	60b9      	str	r1, [r7, #8]
 800981c:	415b      	adcs	r3, r3
 800981e:	60fb      	str	r3, [r7, #12]
 8009820:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009824:	4641      	mov	r1, r8
 8009826:	1851      	adds	r1, r2, r1
 8009828:	6039      	str	r1, [r7, #0]
 800982a:	4649      	mov	r1, r9
 800982c:	414b      	adcs	r3, r1
 800982e:	607b      	str	r3, [r7, #4]
 8009830:	f04f 0200 	mov.w	r2, #0
 8009834:	f04f 0300 	mov.w	r3, #0
 8009838:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800983c:	4659      	mov	r1, fp
 800983e:	00cb      	lsls	r3, r1, #3
 8009840:	4651      	mov	r1, sl
 8009842:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009846:	4651      	mov	r1, sl
 8009848:	00ca      	lsls	r2, r1, #3
 800984a:	4610      	mov	r0, r2
 800984c:	4619      	mov	r1, r3
 800984e:	4603      	mov	r3, r0
 8009850:	4642      	mov	r2, r8
 8009852:	189b      	adds	r3, r3, r2
 8009854:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009856:	464b      	mov	r3, r9
 8009858:	460a      	mov	r2, r1
 800985a:	eb42 0303 	adc.w	r3, r2, r3
 800985e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009860:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009864:	685b      	ldr	r3, [r3, #4]
 8009866:	2200      	movs	r2, #0
 8009868:	663b      	str	r3, [r7, #96]	@ 0x60
 800986a:	667a      	str	r2, [r7, #100]	@ 0x64
 800986c:	f04f 0200 	mov.w	r2, #0
 8009870:	f04f 0300 	mov.w	r3, #0
 8009874:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8009878:	4649      	mov	r1, r9
 800987a:	008b      	lsls	r3, r1, #2
 800987c:	4641      	mov	r1, r8
 800987e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009882:	4641      	mov	r1, r8
 8009884:	008a      	lsls	r2, r1, #2
 8009886:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800988a:	f7f7 f98d 	bl	8000ba8 <__aeabi_uldivmod>
 800988e:	4602      	mov	r2, r0
 8009890:	460b      	mov	r3, r1
 8009892:	4b0d      	ldr	r3, [pc, #52]	@ (80098c8 <UART_SetConfig+0x4e4>)
 8009894:	fba3 1302 	umull	r1, r3, r3, r2
 8009898:	095b      	lsrs	r3, r3, #5
 800989a:	2164      	movs	r1, #100	@ 0x64
 800989c:	fb01 f303 	mul.w	r3, r1, r3
 80098a0:	1ad3      	subs	r3, r2, r3
 80098a2:	011b      	lsls	r3, r3, #4
 80098a4:	3332      	adds	r3, #50	@ 0x32
 80098a6:	4a08      	ldr	r2, [pc, #32]	@ (80098c8 <UART_SetConfig+0x4e4>)
 80098a8:	fba2 2303 	umull	r2, r3, r2, r3
 80098ac:	095b      	lsrs	r3, r3, #5
 80098ae:	f003 020f 	and.w	r2, r3, #15
 80098b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	4422      	add	r2, r4
 80098ba:	609a      	str	r2, [r3, #8]
}
 80098bc:	bf00      	nop
 80098be:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80098c2:	46bd      	mov	sp, r7
 80098c4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80098c8:	51eb851f 	.word	0x51eb851f

080098cc <__cvt>:
 80098cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098d0:	ec57 6b10 	vmov	r6, r7, d0
 80098d4:	2f00      	cmp	r7, #0
 80098d6:	460c      	mov	r4, r1
 80098d8:	4619      	mov	r1, r3
 80098da:	463b      	mov	r3, r7
 80098dc:	bfbb      	ittet	lt
 80098de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80098e2:	461f      	movlt	r7, r3
 80098e4:	2300      	movge	r3, #0
 80098e6:	232d      	movlt	r3, #45	@ 0x2d
 80098e8:	700b      	strb	r3, [r1, #0]
 80098ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80098ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80098f0:	4691      	mov	r9, r2
 80098f2:	f023 0820 	bic.w	r8, r3, #32
 80098f6:	bfbc      	itt	lt
 80098f8:	4632      	movlt	r2, r6
 80098fa:	4616      	movlt	r6, r2
 80098fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009900:	d005      	beq.n	800990e <__cvt+0x42>
 8009902:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8009906:	d100      	bne.n	800990a <__cvt+0x3e>
 8009908:	3401      	adds	r4, #1
 800990a:	2102      	movs	r1, #2
 800990c:	e000      	b.n	8009910 <__cvt+0x44>
 800990e:	2103      	movs	r1, #3
 8009910:	ab03      	add	r3, sp, #12
 8009912:	9301      	str	r3, [sp, #4]
 8009914:	ab02      	add	r3, sp, #8
 8009916:	9300      	str	r3, [sp, #0]
 8009918:	ec47 6b10 	vmov	d0, r6, r7
 800991c:	4653      	mov	r3, sl
 800991e:	4622      	mov	r2, r4
 8009920:	f000 ff02 	bl	800a728 <_dtoa_r>
 8009924:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8009928:	4605      	mov	r5, r0
 800992a:	d119      	bne.n	8009960 <__cvt+0x94>
 800992c:	f019 0f01 	tst.w	r9, #1
 8009930:	d00e      	beq.n	8009950 <__cvt+0x84>
 8009932:	eb00 0904 	add.w	r9, r0, r4
 8009936:	2200      	movs	r2, #0
 8009938:	2300      	movs	r3, #0
 800993a:	4630      	mov	r0, r6
 800993c:	4639      	mov	r1, r7
 800993e:	f7f7 f8c3 	bl	8000ac8 <__aeabi_dcmpeq>
 8009942:	b108      	cbz	r0, 8009948 <__cvt+0x7c>
 8009944:	f8cd 900c 	str.w	r9, [sp, #12]
 8009948:	2230      	movs	r2, #48	@ 0x30
 800994a:	9b03      	ldr	r3, [sp, #12]
 800994c:	454b      	cmp	r3, r9
 800994e:	d31e      	bcc.n	800998e <__cvt+0xc2>
 8009950:	9b03      	ldr	r3, [sp, #12]
 8009952:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009954:	1b5b      	subs	r3, r3, r5
 8009956:	4628      	mov	r0, r5
 8009958:	6013      	str	r3, [r2, #0]
 800995a:	b004      	add	sp, #16
 800995c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009960:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8009964:	eb00 0904 	add.w	r9, r0, r4
 8009968:	d1e5      	bne.n	8009936 <__cvt+0x6a>
 800996a:	7803      	ldrb	r3, [r0, #0]
 800996c:	2b30      	cmp	r3, #48	@ 0x30
 800996e:	d10a      	bne.n	8009986 <__cvt+0xba>
 8009970:	2200      	movs	r2, #0
 8009972:	2300      	movs	r3, #0
 8009974:	4630      	mov	r0, r6
 8009976:	4639      	mov	r1, r7
 8009978:	f7f7 f8a6 	bl	8000ac8 <__aeabi_dcmpeq>
 800997c:	b918      	cbnz	r0, 8009986 <__cvt+0xba>
 800997e:	f1c4 0401 	rsb	r4, r4, #1
 8009982:	f8ca 4000 	str.w	r4, [sl]
 8009986:	f8da 3000 	ldr.w	r3, [sl]
 800998a:	4499      	add	r9, r3
 800998c:	e7d3      	b.n	8009936 <__cvt+0x6a>
 800998e:	1c59      	adds	r1, r3, #1
 8009990:	9103      	str	r1, [sp, #12]
 8009992:	701a      	strb	r2, [r3, #0]
 8009994:	e7d9      	b.n	800994a <__cvt+0x7e>

08009996 <__exponent>:
 8009996:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009998:	2900      	cmp	r1, #0
 800999a:	bfba      	itte	lt
 800999c:	4249      	neglt	r1, r1
 800999e:	232d      	movlt	r3, #45	@ 0x2d
 80099a0:	232b      	movge	r3, #43	@ 0x2b
 80099a2:	2909      	cmp	r1, #9
 80099a4:	7002      	strb	r2, [r0, #0]
 80099a6:	7043      	strb	r3, [r0, #1]
 80099a8:	dd29      	ble.n	80099fe <__exponent+0x68>
 80099aa:	f10d 0307 	add.w	r3, sp, #7
 80099ae:	461d      	mov	r5, r3
 80099b0:	270a      	movs	r7, #10
 80099b2:	461a      	mov	r2, r3
 80099b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80099b8:	fb07 1416 	mls	r4, r7, r6, r1
 80099bc:	3430      	adds	r4, #48	@ 0x30
 80099be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80099c2:	460c      	mov	r4, r1
 80099c4:	2c63      	cmp	r4, #99	@ 0x63
 80099c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80099ca:	4631      	mov	r1, r6
 80099cc:	dcf1      	bgt.n	80099b2 <__exponent+0x1c>
 80099ce:	3130      	adds	r1, #48	@ 0x30
 80099d0:	1e94      	subs	r4, r2, #2
 80099d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80099d6:	1c41      	adds	r1, r0, #1
 80099d8:	4623      	mov	r3, r4
 80099da:	42ab      	cmp	r3, r5
 80099dc:	d30a      	bcc.n	80099f4 <__exponent+0x5e>
 80099de:	f10d 0309 	add.w	r3, sp, #9
 80099e2:	1a9b      	subs	r3, r3, r2
 80099e4:	42ac      	cmp	r4, r5
 80099e6:	bf88      	it	hi
 80099e8:	2300      	movhi	r3, #0
 80099ea:	3302      	adds	r3, #2
 80099ec:	4403      	add	r3, r0
 80099ee:	1a18      	subs	r0, r3, r0
 80099f0:	b003      	add	sp, #12
 80099f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80099f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80099f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80099fc:	e7ed      	b.n	80099da <__exponent+0x44>
 80099fe:	2330      	movs	r3, #48	@ 0x30
 8009a00:	3130      	adds	r1, #48	@ 0x30
 8009a02:	7083      	strb	r3, [r0, #2]
 8009a04:	70c1      	strb	r1, [r0, #3]
 8009a06:	1d03      	adds	r3, r0, #4
 8009a08:	e7f1      	b.n	80099ee <__exponent+0x58>
	...

08009a0c <_printf_float>:
 8009a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a10:	b08d      	sub	sp, #52	@ 0x34
 8009a12:	460c      	mov	r4, r1
 8009a14:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8009a18:	4616      	mov	r6, r2
 8009a1a:	461f      	mov	r7, r3
 8009a1c:	4605      	mov	r5, r0
 8009a1e:	f000 fd83 	bl	800a528 <_localeconv_r>
 8009a22:	6803      	ldr	r3, [r0, #0]
 8009a24:	9304      	str	r3, [sp, #16]
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7f6 fc22 	bl	8000270 <strlen>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009a30:	f8d8 3000 	ldr.w	r3, [r8]
 8009a34:	9005      	str	r0, [sp, #20]
 8009a36:	3307      	adds	r3, #7
 8009a38:	f023 0307 	bic.w	r3, r3, #7
 8009a3c:	f103 0208 	add.w	r2, r3, #8
 8009a40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009a44:	f8d4 b000 	ldr.w	fp, [r4]
 8009a48:	f8c8 2000 	str.w	r2, [r8]
 8009a4c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a50:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8009a54:	9307      	str	r3, [sp, #28]
 8009a56:	f8cd 8018 	str.w	r8, [sp, #24]
 8009a5a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8009a5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a62:	4b9c      	ldr	r3, [pc, #624]	@ (8009cd4 <_printf_float+0x2c8>)
 8009a64:	f04f 32ff 	mov.w	r2, #4294967295
 8009a68:	f7f7 f860 	bl	8000b2c <__aeabi_dcmpun>
 8009a6c:	bb70      	cbnz	r0, 8009acc <_printf_float+0xc0>
 8009a6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009a72:	4b98      	ldr	r3, [pc, #608]	@ (8009cd4 <_printf_float+0x2c8>)
 8009a74:	f04f 32ff 	mov.w	r2, #4294967295
 8009a78:	f7f7 f83a 	bl	8000af0 <__aeabi_dcmple>
 8009a7c:	bb30      	cbnz	r0, 8009acc <_printf_float+0xc0>
 8009a7e:	2200      	movs	r2, #0
 8009a80:	2300      	movs	r3, #0
 8009a82:	4640      	mov	r0, r8
 8009a84:	4649      	mov	r1, r9
 8009a86:	f7f7 f829 	bl	8000adc <__aeabi_dcmplt>
 8009a8a:	b110      	cbz	r0, 8009a92 <_printf_float+0x86>
 8009a8c:	232d      	movs	r3, #45	@ 0x2d
 8009a8e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a92:	4a91      	ldr	r2, [pc, #580]	@ (8009cd8 <_printf_float+0x2cc>)
 8009a94:	4b91      	ldr	r3, [pc, #580]	@ (8009cdc <_printf_float+0x2d0>)
 8009a96:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8009a9a:	bf8c      	ite	hi
 8009a9c:	4690      	movhi	r8, r2
 8009a9e:	4698      	movls	r8, r3
 8009aa0:	2303      	movs	r3, #3
 8009aa2:	6123      	str	r3, [r4, #16]
 8009aa4:	f02b 0304 	bic.w	r3, fp, #4
 8009aa8:	6023      	str	r3, [r4, #0]
 8009aaa:	f04f 0900 	mov.w	r9, #0
 8009aae:	9700      	str	r7, [sp, #0]
 8009ab0:	4633      	mov	r3, r6
 8009ab2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8009ab4:	4621      	mov	r1, r4
 8009ab6:	4628      	mov	r0, r5
 8009ab8:	f000 f9d2 	bl	8009e60 <_printf_common>
 8009abc:	3001      	adds	r0, #1
 8009abe:	f040 808d 	bne.w	8009bdc <_printf_float+0x1d0>
 8009ac2:	f04f 30ff 	mov.w	r0, #4294967295
 8009ac6:	b00d      	add	sp, #52	@ 0x34
 8009ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009acc:	4642      	mov	r2, r8
 8009ace:	464b      	mov	r3, r9
 8009ad0:	4640      	mov	r0, r8
 8009ad2:	4649      	mov	r1, r9
 8009ad4:	f7f7 f82a 	bl	8000b2c <__aeabi_dcmpun>
 8009ad8:	b140      	cbz	r0, 8009aec <_printf_float+0xe0>
 8009ada:	464b      	mov	r3, r9
 8009adc:	2b00      	cmp	r3, #0
 8009ade:	bfbc      	itt	lt
 8009ae0:	232d      	movlt	r3, #45	@ 0x2d
 8009ae2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8009ae6:	4a7e      	ldr	r2, [pc, #504]	@ (8009ce0 <_printf_float+0x2d4>)
 8009ae8:	4b7e      	ldr	r3, [pc, #504]	@ (8009ce4 <_printf_float+0x2d8>)
 8009aea:	e7d4      	b.n	8009a96 <_printf_float+0x8a>
 8009aec:	6863      	ldr	r3, [r4, #4]
 8009aee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8009af2:	9206      	str	r2, [sp, #24]
 8009af4:	1c5a      	adds	r2, r3, #1
 8009af6:	d13b      	bne.n	8009b70 <_printf_float+0x164>
 8009af8:	2306      	movs	r3, #6
 8009afa:	6063      	str	r3, [r4, #4]
 8009afc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8009b00:	2300      	movs	r3, #0
 8009b02:	6022      	str	r2, [r4, #0]
 8009b04:	9303      	str	r3, [sp, #12]
 8009b06:	ab0a      	add	r3, sp, #40	@ 0x28
 8009b08:	e9cd a301 	strd	sl, r3, [sp, #4]
 8009b0c:	ab09      	add	r3, sp, #36	@ 0x24
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	6861      	ldr	r1, [r4, #4]
 8009b12:	ec49 8b10 	vmov	d0, r8, r9
 8009b16:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8009b1a:	4628      	mov	r0, r5
 8009b1c:	f7ff fed6 	bl	80098cc <__cvt>
 8009b20:	9b06      	ldr	r3, [sp, #24]
 8009b22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b24:	2b47      	cmp	r3, #71	@ 0x47
 8009b26:	4680      	mov	r8, r0
 8009b28:	d129      	bne.n	8009b7e <_printf_float+0x172>
 8009b2a:	1cc8      	adds	r0, r1, #3
 8009b2c:	db02      	blt.n	8009b34 <_printf_float+0x128>
 8009b2e:	6863      	ldr	r3, [r4, #4]
 8009b30:	4299      	cmp	r1, r3
 8009b32:	dd41      	ble.n	8009bb8 <_printf_float+0x1ac>
 8009b34:	f1aa 0a02 	sub.w	sl, sl, #2
 8009b38:	fa5f fa8a 	uxtb.w	sl, sl
 8009b3c:	3901      	subs	r1, #1
 8009b3e:	4652      	mov	r2, sl
 8009b40:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8009b44:	9109      	str	r1, [sp, #36]	@ 0x24
 8009b46:	f7ff ff26 	bl	8009996 <__exponent>
 8009b4a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009b4c:	1813      	adds	r3, r2, r0
 8009b4e:	2a01      	cmp	r2, #1
 8009b50:	4681      	mov	r9, r0
 8009b52:	6123      	str	r3, [r4, #16]
 8009b54:	dc02      	bgt.n	8009b5c <_printf_float+0x150>
 8009b56:	6822      	ldr	r2, [r4, #0]
 8009b58:	07d2      	lsls	r2, r2, #31
 8009b5a:	d501      	bpl.n	8009b60 <_printf_float+0x154>
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	6123      	str	r3, [r4, #16]
 8009b60:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d0a2      	beq.n	8009aae <_printf_float+0xa2>
 8009b68:	232d      	movs	r3, #45	@ 0x2d
 8009b6a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009b6e:	e79e      	b.n	8009aae <_printf_float+0xa2>
 8009b70:	9a06      	ldr	r2, [sp, #24]
 8009b72:	2a47      	cmp	r2, #71	@ 0x47
 8009b74:	d1c2      	bne.n	8009afc <_printf_float+0xf0>
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d1c0      	bne.n	8009afc <_printf_float+0xf0>
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e7bd      	b.n	8009afa <_printf_float+0xee>
 8009b7e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009b82:	d9db      	bls.n	8009b3c <_printf_float+0x130>
 8009b84:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8009b88:	d118      	bne.n	8009bbc <_printf_float+0x1b0>
 8009b8a:	2900      	cmp	r1, #0
 8009b8c:	6863      	ldr	r3, [r4, #4]
 8009b8e:	dd0b      	ble.n	8009ba8 <_printf_float+0x19c>
 8009b90:	6121      	str	r1, [r4, #16]
 8009b92:	b913      	cbnz	r3, 8009b9a <_printf_float+0x18e>
 8009b94:	6822      	ldr	r2, [r4, #0]
 8009b96:	07d0      	lsls	r0, r2, #31
 8009b98:	d502      	bpl.n	8009ba0 <_printf_float+0x194>
 8009b9a:	3301      	adds	r3, #1
 8009b9c:	440b      	add	r3, r1
 8009b9e:	6123      	str	r3, [r4, #16]
 8009ba0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8009ba2:	f04f 0900 	mov.w	r9, #0
 8009ba6:	e7db      	b.n	8009b60 <_printf_float+0x154>
 8009ba8:	b913      	cbnz	r3, 8009bb0 <_printf_float+0x1a4>
 8009baa:	6822      	ldr	r2, [r4, #0]
 8009bac:	07d2      	lsls	r2, r2, #31
 8009bae:	d501      	bpl.n	8009bb4 <_printf_float+0x1a8>
 8009bb0:	3302      	adds	r3, #2
 8009bb2:	e7f4      	b.n	8009b9e <_printf_float+0x192>
 8009bb4:	2301      	movs	r3, #1
 8009bb6:	e7f2      	b.n	8009b9e <_printf_float+0x192>
 8009bb8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8009bbc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009bbe:	4299      	cmp	r1, r3
 8009bc0:	db05      	blt.n	8009bce <_printf_float+0x1c2>
 8009bc2:	6823      	ldr	r3, [r4, #0]
 8009bc4:	6121      	str	r1, [r4, #16]
 8009bc6:	07d8      	lsls	r0, r3, #31
 8009bc8:	d5ea      	bpl.n	8009ba0 <_printf_float+0x194>
 8009bca:	1c4b      	adds	r3, r1, #1
 8009bcc:	e7e7      	b.n	8009b9e <_printf_float+0x192>
 8009bce:	2900      	cmp	r1, #0
 8009bd0:	bfd4      	ite	le
 8009bd2:	f1c1 0202 	rsble	r2, r1, #2
 8009bd6:	2201      	movgt	r2, #1
 8009bd8:	4413      	add	r3, r2
 8009bda:	e7e0      	b.n	8009b9e <_printf_float+0x192>
 8009bdc:	6823      	ldr	r3, [r4, #0]
 8009bde:	055a      	lsls	r2, r3, #21
 8009be0:	d407      	bmi.n	8009bf2 <_printf_float+0x1e6>
 8009be2:	6923      	ldr	r3, [r4, #16]
 8009be4:	4642      	mov	r2, r8
 8009be6:	4631      	mov	r1, r6
 8009be8:	4628      	mov	r0, r5
 8009bea:	47b8      	blx	r7
 8009bec:	3001      	adds	r0, #1
 8009bee:	d12b      	bne.n	8009c48 <_printf_float+0x23c>
 8009bf0:	e767      	b.n	8009ac2 <_printf_float+0xb6>
 8009bf2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8009bf6:	f240 80dd 	bls.w	8009db4 <_printf_float+0x3a8>
 8009bfa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009bfe:	2200      	movs	r2, #0
 8009c00:	2300      	movs	r3, #0
 8009c02:	f7f6 ff61 	bl	8000ac8 <__aeabi_dcmpeq>
 8009c06:	2800      	cmp	r0, #0
 8009c08:	d033      	beq.n	8009c72 <_printf_float+0x266>
 8009c0a:	4a37      	ldr	r2, [pc, #220]	@ (8009ce8 <_printf_float+0x2dc>)
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	4631      	mov	r1, r6
 8009c10:	4628      	mov	r0, r5
 8009c12:	47b8      	blx	r7
 8009c14:	3001      	adds	r0, #1
 8009c16:	f43f af54 	beq.w	8009ac2 <_printf_float+0xb6>
 8009c1a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8009c1e:	4543      	cmp	r3, r8
 8009c20:	db02      	blt.n	8009c28 <_printf_float+0x21c>
 8009c22:	6823      	ldr	r3, [r4, #0]
 8009c24:	07d8      	lsls	r0, r3, #31
 8009c26:	d50f      	bpl.n	8009c48 <_printf_float+0x23c>
 8009c28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c2c:	4631      	mov	r1, r6
 8009c2e:	4628      	mov	r0, r5
 8009c30:	47b8      	blx	r7
 8009c32:	3001      	adds	r0, #1
 8009c34:	f43f af45 	beq.w	8009ac2 <_printf_float+0xb6>
 8009c38:	f04f 0900 	mov.w	r9, #0
 8009c3c:	f108 38ff 	add.w	r8, r8, #4294967295
 8009c40:	f104 0a1a 	add.w	sl, r4, #26
 8009c44:	45c8      	cmp	r8, r9
 8009c46:	dc09      	bgt.n	8009c5c <_printf_float+0x250>
 8009c48:	6823      	ldr	r3, [r4, #0]
 8009c4a:	079b      	lsls	r3, r3, #30
 8009c4c:	f100 8103 	bmi.w	8009e56 <_printf_float+0x44a>
 8009c50:	68e0      	ldr	r0, [r4, #12]
 8009c52:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c54:	4298      	cmp	r0, r3
 8009c56:	bfb8      	it	lt
 8009c58:	4618      	movlt	r0, r3
 8009c5a:	e734      	b.n	8009ac6 <_printf_float+0xba>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	4652      	mov	r2, sl
 8009c60:	4631      	mov	r1, r6
 8009c62:	4628      	mov	r0, r5
 8009c64:	47b8      	blx	r7
 8009c66:	3001      	adds	r0, #1
 8009c68:	f43f af2b 	beq.w	8009ac2 <_printf_float+0xb6>
 8009c6c:	f109 0901 	add.w	r9, r9, #1
 8009c70:	e7e8      	b.n	8009c44 <_printf_float+0x238>
 8009c72:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c74:	2b00      	cmp	r3, #0
 8009c76:	dc39      	bgt.n	8009cec <_printf_float+0x2e0>
 8009c78:	4a1b      	ldr	r2, [pc, #108]	@ (8009ce8 <_printf_float+0x2dc>)
 8009c7a:	2301      	movs	r3, #1
 8009c7c:	4631      	mov	r1, r6
 8009c7e:	4628      	mov	r0, r5
 8009c80:	47b8      	blx	r7
 8009c82:	3001      	adds	r0, #1
 8009c84:	f43f af1d 	beq.w	8009ac2 <_printf_float+0xb6>
 8009c88:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8009c8c:	ea59 0303 	orrs.w	r3, r9, r3
 8009c90:	d102      	bne.n	8009c98 <_printf_float+0x28c>
 8009c92:	6823      	ldr	r3, [r4, #0]
 8009c94:	07d9      	lsls	r1, r3, #31
 8009c96:	d5d7      	bpl.n	8009c48 <_printf_float+0x23c>
 8009c98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009c9c:	4631      	mov	r1, r6
 8009c9e:	4628      	mov	r0, r5
 8009ca0:	47b8      	blx	r7
 8009ca2:	3001      	adds	r0, #1
 8009ca4:	f43f af0d 	beq.w	8009ac2 <_printf_float+0xb6>
 8009ca8:	f04f 0a00 	mov.w	sl, #0
 8009cac:	f104 0b1a 	add.w	fp, r4, #26
 8009cb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cb2:	425b      	negs	r3, r3
 8009cb4:	4553      	cmp	r3, sl
 8009cb6:	dc01      	bgt.n	8009cbc <_printf_float+0x2b0>
 8009cb8:	464b      	mov	r3, r9
 8009cba:	e793      	b.n	8009be4 <_printf_float+0x1d8>
 8009cbc:	2301      	movs	r3, #1
 8009cbe:	465a      	mov	r2, fp
 8009cc0:	4631      	mov	r1, r6
 8009cc2:	4628      	mov	r0, r5
 8009cc4:	47b8      	blx	r7
 8009cc6:	3001      	adds	r0, #1
 8009cc8:	f43f aefb 	beq.w	8009ac2 <_printf_float+0xb6>
 8009ccc:	f10a 0a01 	add.w	sl, sl, #1
 8009cd0:	e7ee      	b.n	8009cb0 <_printf_float+0x2a4>
 8009cd2:	bf00      	nop
 8009cd4:	7fefffff 	.word	0x7fefffff
 8009cd8:	0800cb18 	.word	0x0800cb18
 8009cdc:	0800cb14 	.word	0x0800cb14
 8009ce0:	0800cb20 	.word	0x0800cb20
 8009ce4:	0800cb1c 	.word	0x0800cb1c
 8009ce8:	0800cb24 	.word	0x0800cb24
 8009cec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009cee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009cf2:	4553      	cmp	r3, sl
 8009cf4:	bfa8      	it	ge
 8009cf6:	4653      	movge	r3, sl
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	4699      	mov	r9, r3
 8009cfc:	dc36      	bgt.n	8009d6c <_printf_float+0x360>
 8009cfe:	f04f 0b00 	mov.w	fp, #0
 8009d02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d06:	f104 021a 	add.w	r2, r4, #26
 8009d0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8009d0c:	9306      	str	r3, [sp, #24]
 8009d0e:	eba3 0309 	sub.w	r3, r3, r9
 8009d12:	455b      	cmp	r3, fp
 8009d14:	dc31      	bgt.n	8009d7a <_printf_float+0x36e>
 8009d16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d18:	459a      	cmp	sl, r3
 8009d1a:	dc3a      	bgt.n	8009d92 <_printf_float+0x386>
 8009d1c:	6823      	ldr	r3, [r4, #0]
 8009d1e:	07da      	lsls	r2, r3, #31
 8009d20:	d437      	bmi.n	8009d92 <_printf_float+0x386>
 8009d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d24:	ebaa 0903 	sub.w	r9, sl, r3
 8009d28:	9b06      	ldr	r3, [sp, #24]
 8009d2a:	ebaa 0303 	sub.w	r3, sl, r3
 8009d2e:	4599      	cmp	r9, r3
 8009d30:	bfa8      	it	ge
 8009d32:	4699      	movge	r9, r3
 8009d34:	f1b9 0f00 	cmp.w	r9, #0
 8009d38:	dc33      	bgt.n	8009da2 <_printf_float+0x396>
 8009d3a:	f04f 0800 	mov.w	r8, #0
 8009d3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009d42:	f104 0b1a 	add.w	fp, r4, #26
 8009d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d48:	ebaa 0303 	sub.w	r3, sl, r3
 8009d4c:	eba3 0309 	sub.w	r3, r3, r9
 8009d50:	4543      	cmp	r3, r8
 8009d52:	f77f af79 	ble.w	8009c48 <_printf_float+0x23c>
 8009d56:	2301      	movs	r3, #1
 8009d58:	465a      	mov	r2, fp
 8009d5a:	4631      	mov	r1, r6
 8009d5c:	4628      	mov	r0, r5
 8009d5e:	47b8      	blx	r7
 8009d60:	3001      	adds	r0, #1
 8009d62:	f43f aeae 	beq.w	8009ac2 <_printf_float+0xb6>
 8009d66:	f108 0801 	add.w	r8, r8, #1
 8009d6a:	e7ec      	b.n	8009d46 <_printf_float+0x33a>
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	4631      	mov	r1, r6
 8009d70:	4628      	mov	r0, r5
 8009d72:	47b8      	blx	r7
 8009d74:	3001      	adds	r0, #1
 8009d76:	d1c2      	bne.n	8009cfe <_printf_float+0x2f2>
 8009d78:	e6a3      	b.n	8009ac2 <_printf_float+0xb6>
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	4631      	mov	r1, r6
 8009d7e:	4628      	mov	r0, r5
 8009d80:	9206      	str	r2, [sp, #24]
 8009d82:	47b8      	blx	r7
 8009d84:	3001      	adds	r0, #1
 8009d86:	f43f ae9c 	beq.w	8009ac2 <_printf_float+0xb6>
 8009d8a:	9a06      	ldr	r2, [sp, #24]
 8009d8c:	f10b 0b01 	add.w	fp, fp, #1
 8009d90:	e7bb      	b.n	8009d0a <_printf_float+0x2fe>
 8009d92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009d96:	4631      	mov	r1, r6
 8009d98:	4628      	mov	r0, r5
 8009d9a:	47b8      	blx	r7
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	d1c0      	bne.n	8009d22 <_printf_float+0x316>
 8009da0:	e68f      	b.n	8009ac2 <_printf_float+0xb6>
 8009da2:	9a06      	ldr	r2, [sp, #24]
 8009da4:	464b      	mov	r3, r9
 8009da6:	4442      	add	r2, r8
 8009da8:	4631      	mov	r1, r6
 8009daa:	4628      	mov	r0, r5
 8009dac:	47b8      	blx	r7
 8009dae:	3001      	adds	r0, #1
 8009db0:	d1c3      	bne.n	8009d3a <_printf_float+0x32e>
 8009db2:	e686      	b.n	8009ac2 <_printf_float+0xb6>
 8009db4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8009db8:	f1ba 0f01 	cmp.w	sl, #1
 8009dbc:	dc01      	bgt.n	8009dc2 <_printf_float+0x3b6>
 8009dbe:	07db      	lsls	r3, r3, #31
 8009dc0:	d536      	bpl.n	8009e30 <_printf_float+0x424>
 8009dc2:	2301      	movs	r3, #1
 8009dc4:	4642      	mov	r2, r8
 8009dc6:	4631      	mov	r1, r6
 8009dc8:	4628      	mov	r0, r5
 8009dca:	47b8      	blx	r7
 8009dcc:	3001      	adds	r0, #1
 8009dce:	f43f ae78 	beq.w	8009ac2 <_printf_float+0xb6>
 8009dd2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dd6:	4631      	mov	r1, r6
 8009dd8:	4628      	mov	r0, r5
 8009dda:	47b8      	blx	r7
 8009ddc:	3001      	adds	r0, #1
 8009dde:	f43f ae70 	beq.w	8009ac2 <_printf_float+0xb6>
 8009de2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8009de6:	2200      	movs	r2, #0
 8009de8:	2300      	movs	r3, #0
 8009dea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009dee:	f7f6 fe6b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009df2:	b9c0      	cbnz	r0, 8009e26 <_printf_float+0x41a>
 8009df4:	4653      	mov	r3, sl
 8009df6:	f108 0201 	add.w	r2, r8, #1
 8009dfa:	4631      	mov	r1, r6
 8009dfc:	4628      	mov	r0, r5
 8009dfe:	47b8      	blx	r7
 8009e00:	3001      	adds	r0, #1
 8009e02:	d10c      	bne.n	8009e1e <_printf_float+0x412>
 8009e04:	e65d      	b.n	8009ac2 <_printf_float+0xb6>
 8009e06:	2301      	movs	r3, #1
 8009e08:	465a      	mov	r2, fp
 8009e0a:	4631      	mov	r1, r6
 8009e0c:	4628      	mov	r0, r5
 8009e0e:	47b8      	blx	r7
 8009e10:	3001      	adds	r0, #1
 8009e12:	f43f ae56 	beq.w	8009ac2 <_printf_float+0xb6>
 8009e16:	f108 0801 	add.w	r8, r8, #1
 8009e1a:	45d0      	cmp	r8, sl
 8009e1c:	dbf3      	blt.n	8009e06 <_printf_float+0x3fa>
 8009e1e:	464b      	mov	r3, r9
 8009e20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8009e24:	e6df      	b.n	8009be6 <_printf_float+0x1da>
 8009e26:	f04f 0800 	mov.w	r8, #0
 8009e2a:	f104 0b1a 	add.w	fp, r4, #26
 8009e2e:	e7f4      	b.n	8009e1a <_printf_float+0x40e>
 8009e30:	2301      	movs	r3, #1
 8009e32:	4642      	mov	r2, r8
 8009e34:	e7e1      	b.n	8009dfa <_printf_float+0x3ee>
 8009e36:	2301      	movs	r3, #1
 8009e38:	464a      	mov	r2, r9
 8009e3a:	4631      	mov	r1, r6
 8009e3c:	4628      	mov	r0, r5
 8009e3e:	47b8      	blx	r7
 8009e40:	3001      	adds	r0, #1
 8009e42:	f43f ae3e 	beq.w	8009ac2 <_printf_float+0xb6>
 8009e46:	f108 0801 	add.w	r8, r8, #1
 8009e4a:	68e3      	ldr	r3, [r4, #12]
 8009e4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009e4e:	1a5b      	subs	r3, r3, r1
 8009e50:	4543      	cmp	r3, r8
 8009e52:	dcf0      	bgt.n	8009e36 <_printf_float+0x42a>
 8009e54:	e6fc      	b.n	8009c50 <_printf_float+0x244>
 8009e56:	f04f 0800 	mov.w	r8, #0
 8009e5a:	f104 0919 	add.w	r9, r4, #25
 8009e5e:	e7f4      	b.n	8009e4a <_printf_float+0x43e>

08009e60 <_printf_common>:
 8009e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009e64:	4616      	mov	r6, r2
 8009e66:	4698      	mov	r8, r3
 8009e68:	688a      	ldr	r2, [r1, #8]
 8009e6a:	690b      	ldr	r3, [r1, #16]
 8009e6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e70:	4293      	cmp	r3, r2
 8009e72:	bfb8      	it	lt
 8009e74:	4613      	movlt	r3, r2
 8009e76:	6033      	str	r3, [r6, #0]
 8009e78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8009e7c:	4607      	mov	r7, r0
 8009e7e:	460c      	mov	r4, r1
 8009e80:	b10a      	cbz	r2, 8009e86 <_printf_common+0x26>
 8009e82:	3301      	adds	r3, #1
 8009e84:	6033      	str	r3, [r6, #0]
 8009e86:	6823      	ldr	r3, [r4, #0]
 8009e88:	0699      	lsls	r1, r3, #26
 8009e8a:	bf42      	ittt	mi
 8009e8c:	6833      	ldrmi	r3, [r6, #0]
 8009e8e:	3302      	addmi	r3, #2
 8009e90:	6033      	strmi	r3, [r6, #0]
 8009e92:	6825      	ldr	r5, [r4, #0]
 8009e94:	f015 0506 	ands.w	r5, r5, #6
 8009e98:	d106      	bne.n	8009ea8 <_printf_common+0x48>
 8009e9a:	f104 0a19 	add.w	sl, r4, #25
 8009e9e:	68e3      	ldr	r3, [r4, #12]
 8009ea0:	6832      	ldr	r2, [r6, #0]
 8009ea2:	1a9b      	subs	r3, r3, r2
 8009ea4:	42ab      	cmp	r3, r5
 8009ea6:	dc26      	bgt.n	8009ef6 <_printf_common+0x96>
 8009ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8009eac:	6822      	ldr	r2, [r4, #0]
 8009eae:	3b00      	subs	r3, #0
 8009eb0:	bf18      	it	ne
 8009eb2:	2301      	movne	r3, #1
 8009eb4:	0692      	lsls	r2, r2, #26
 8009eb6:	d42b      	bmi.n	8009f10 <_printf_common+0xb0>
 8009eb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8009ebc:	4641      	mov	r1, r8
 8009ebe:	4638      	mov	r0, r7
 8009ec0:	47c8      	blx	r9
 8009ec2:	3001      	adds	r0, #1
 8009ec4:	d01e      	beq.n	8009f04 <_printf_common+0xa4>
 8009ec6:	6823      	ldr	r3, [r4, #0]
 8009ec8:	6922      	ldr	r2, [r4, #16]
 8009eca:	f003 0306 	and.w	r3, r3, #6
 8009ece:	2b04      	cmp	r3, #4
 8009ed0:	bf02      	ittt	eq
 8009ed2:	68e5      	ldreq	r5, [r4, #12]
 8009ed4:	6833      	ldreq	r3, [r6, #0]
 8009ed6:	1aed      	subeq	r5, r5, r3
 8009ed8:	68a3      	ldr	r3, [r4, #8]
 8009eda:	bf0c      	ite	eq
 8009edc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009ee0:	2500      	movne	r5, #0
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	bfc4      	itt	gt
 8009ee6:	1a9b      	subgt	r3, r3, r2
 8009ee8:	18ed      	addgt	r5, r5, r3
 8009eea:	2600      	movs	r6, #0
 8009eec:	341a      	adds	r4, #26
 8009eee:	42b5      	cmp	r5, r6
 8009ef0:	d11a      	bne.n	8009f28 <_printf_common+0xc8>
 8009ef2:	2000      	movs	r0, #0
 8009ef4:	e008      	b.n	8009f08 <_printf_common+0xa8>
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	4652      	mov	r2, sl
 8009efa:	4641      	mov	r1, r8
 8009efc:	4638      	mov	r0, r7
 8009efe:	47c8      	blx	r9
 8009f00:	3001      	adds	r0, #1
 8009f02:	d103      	bne.n	8009f0c <_printf_common+0xac>
 8009f04:	f04f 30ff 	mov.w	r0, #4294967295
 8009f08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f0c:	3501      	adds	r5, #1
 8009f0e:	e7c6      	b.n	8009e9e <_printf_common+0x3e>
 8009f10:	18e1      	adds	r1, r4, r3
 8009f12:	1c5a      	adds	r2, r3, #1
 8009f14:	2030      	movs	r0, #48	@ 0x30
 8009f16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8009f1a:	4422      	add	r2, r4
 8009f1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009f20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009f24:	3302      	adds	r3, #2
 8009f26:	e7c7      	b.n	8009eb8 <_printf_common+0x58>
 8009f28:	2301      	movs	r3, #1
 8009f2a:	4622      	mov	r2, r4
 8009f2c:	4641      	mov	r1, r8
 8009f2e:	4638      	mov	r0, r7
 8009f30:	47c8      	blx	r9
 8009f32:	3001      	adds	r0, #1
 8009f34:	d0e6      	beq.n	8009f04 <_printf_common+0xa4>
 8009f36:	3601      	adds	r6, #1
 8009f38:	e7d9      	b.n	8009eee <_printf_common+0x8e>
	...

08009f3c <_printf_i>:
 8009f3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009f40:	7e0f      	ldrb	r7, [r1, #24]
 8009f42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8009f44:	2f78      	cmp	r7, #120	@ 0x78
 8009f46:	4691      	mov	r9, r2
 8009f48:	4680      	mov	r8, r0
 8009f4a:	460c      	mov	r4, r1
 8009f4c:	469a      	mov	sl, r3
 8009f4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8009f52:	d807      	bhi.n	8009f64 <_printf_i+0x28>
 8009f54:	2f62      	cmp	r7, #98	@ 0x62
 8009f56:	d80a      	bhi.n	8009f6e <_printf_i+0x32>
 8009f58:	2f00      	cmp	r7, #0
 8009f5a:	f000 80d1 	beq.w	800a100 <_printf_i+0x1c4>
 8009f5e:	2f58      	cmp	r7, #88	@ 0x58
 8009f60:	f000 80b8 	beq.w	800a0d4 <_printf_i+0x198>
 8009f64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009f68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8009f6c:	e03a      	b.n	8009fe4 <_printf_i+0xa8>
 8009f6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8009f72:	2b15      	cmp	r3, #21
 8009f74:	d8f6      	bhi.n	8009f64 <_printf_i+0x28>
 8009f76:	a101      	add	r1, pc, #4	@ (adr r1, 8009f7c <_printf_i+0x40>)
 8009f78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009f7c:	08009fd5 	.word	0x08009fd5
 8009f80:	08009fe9 	.word	0x08009fe9
 8009f84:	08009f65 	.word	0x08009f65
 8009f88:	08009f65 	.word	0x08009f65
 8009f8c:	08009f65 	.word	0x08009f65
 8009f90:	08009f65 	.word	0x08009f65
 8009f94:	08009fe9 	.word	0x08009fe9
 8009f98:	08009f65 	.word	0x08009f65
 8009f9c:	08009f65 	.word	0x08009f65
 8009fa0:	08009f65 	.word	0x08009f65
 8009fa4:	08009f65 	.word	0x08009f65
 8009fa8:	0800a0e7 	.word	0x0800a0e7
 8009fac:	0800a013 	.word	0x0800a013
 8009fb0:	0800a0a1 	.word	0x0800a0a1
 8009fb4:	08009f65 	.word	0x08009f65
 8009fb8:	08009f65 	.word	0x08009f65
 8009fbc:	0800a109 	.word	0x0800a109
 8009fc0:	08009f65 	.word	0x08009f65
 8009fc4:	0800a013 	.word	0x0800a013
 8009fc8:	08009f65 	.word	0x08009f65
 8009fcc:	08009f65 	.word	0x08009f65
 8009fd0:	0800a0a9 	.word	0x0800a0a9
 8009fd4:	6833      	ldr	r3, [r6, #0]
 8009fd6:	1d1a      	adds	r2, r3, #4
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	6032      	str	r2, [r6, #0]
 8009fdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009fe0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009fe4:	2301      	movs	r3, #1
 8009fe6:	e09c      	b.n	800a122 <_printf_i+0x1e6>
 8009fe8:	6833      	ldr	r3, [r6, #0]
 8009fea:	6820      	ldr	r0, [r4, #0]
 8009fec:	1d19      	adds	r1, r3, #4
 8009fee:	6031      	str	r1, [r6, #0]
 8009ff0:	0606      	lsls	r6, r0, #24
 8009ff2:	d501      	bpl.n	8009ff8 <_printf_i+0xbc>
 8009ff4:	681d      	ldr	r5, [r3, #0]
 8009ff6:	e003      	b.n	800a000 <_printf_i+0xc4>
 8009ff8:	0645      	lsls	r5, r0, #25
 8009ffa:	d5fb      	bpl.n	8009ff4 <_printf_i+0xb8>
 8009ffc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a000:	2d00      	cmp	r5, #0
 800a002:	da03      	bge.n	800a00c <_printf_i+0xd0>
 800a004:	232d      	movs	r3, #45	@ 0x2d
 800a006:	426d      	negs	r5, r5
 800a008:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a00c:	4858      	ldr	r0, [pc, #352]	@ (800a170 <_printf_i+0x234>)
 800a00e:	230a      	movs	r3, #10
 800a010:	e011      	b.n	800a036 <_printf_i+0xfa>
 800a012:	6821      	ldr	r1, [r4, #0]
 800a014:	6833      	ldr	r3, [r6, #0]
 800a016:	0608      	lsls	r0, r1, #24
 800a018:	f853 5b04 	ldr.w	r5, [r3], #4
 800a01c:	d402      	bmi.n	800a024 <_printf_i+0xe8>
 800a01e:	0649      	lsls	r1, r1, #25
 800a020:	bf48      	it	mi
 800a022:	b2ad      	uxthmi	r5, r5
 800a024:	2f6f      	cmp	r7, #111	@ 0x6f
 800a026:	4852      	ldr	r0, [pc, #328]	@ (800a170 <_printf_i+0x234>)
 800a028:	6033      	str	r3, [r6, #0]
 800a02a:	bf14      	ite	ne
 800a02c:	230a      	movne	r3, #10
 800a02e:	2308      	moveq	r3, #8
 800a030:	2100      	movs	r1, #0
 800a032:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a036:	6866      	ldr	r6, [r4, #4]
 800a038:	60a6      	str	r6, [r4, #8]
 800a03a:	2e00      	cmp	r6, #0
 800a03c:	db05      	blt.n	800a04a <_printf_i+0x10e>
 800a03e:	6821      	ldr	r1, [r4, #0]
 800a040:	432e      	orrs	r6, r5
 800a042:	f021 0104 	bic.w	r1, r1, #4
 800a046:	6021      	str	r1, [r4, #0]
 800a048:	d04b      	beq.n	800a0e2 <_printf_i+0x1a6>
 800a04a:	4616      	mov	r6, r2
 800a04c:	fbb5 f1f3 	udiv	r1, r5, r3
 800a050:	fb03 5711 	mls	r7, r3, r1, r5
 800a054:	5dc7      	ldrb	r7, [r0, r7]
 800a056:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a05a:	462f      	mov	r7, r5
 800a05c:	42bb      	cmp	r3, r7
 800a05e:	460d      	mov	r5, r1
 800a060:	d9f4      	bls.n	800a04c <_printf_i+0x110>
 800a062:	2b08      	cmp	r3, #8
 800a064:	d10b      	bne.n	800a07e <_printf_i+0x142>
 800a066:	6823      	ldr	r3, [r4, #0]
 800a068:	07df      	lsls	r7, r3, #31
 800a06a:	d508      	bpl.n	800a07e <_printf_i+0x142>
 800a06c:	6923      	ldr	r3, [r4, #16]
 800a06e:	6861      	ldr	r1, [r4, #4]
 800a070:	4299      	cmp	r1, r3
 800a072:	bfde      	ittt	le
 800a074:	2330      	movle	r3, #48	@ 0x30
 800a076:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a07a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a07e:	1b92      	subs	r2, r2, r6
 800a080:	6122      	str	r2, [r4, #16]
 800a082:	f8cd a000 	str.w	sl, [sp]
 800a086:	464b      	mov	r3, r9
 800a088:	aa03      	add	r2, sp, #12
 800a08a:	4621      	mov	r1, r4
 800a08c:	4640      	mov	r0, r8
 800a08e:	f7ff fee7 	bl	8009e60 <_printf_common>
 800a092:	3001      	adds	r0, #1
 800a094:	d14a      	bne.n	800a12c <_printf_i+0x1f0>
 800a096:	f04f 30ff 	mov.w	r0, #4294967295
 800a09a:	b004      	add	sp, #16
 800a09c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a0a0:	6823      	ldr	r3, [r4, #0]
 800a0a2:	f043 0320 	orr.w	r3, r3, #32
 800a0a6:	6023      	str	r3, [r4, #0]
 800a0a8:	4832      	ldr	r0, [pc, #200]	@ (800a174 <_printf_i+0x238>)
 800a0aa:	2778      	movs	r7, #120	@ 0x78
 800a0ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a0b0:	6823      	ldr	r3, [r4, #0]
 800a0b2:	6831      	ldr	r1, [r6, #0]
 800a0b4:	061f      	lsls	r7, r3, #24
 800a0b6:	f851 5b04 	ldr.w	r5, [r1], #4
 800a0ba:	d402      	bmi.n	800a0c2 <_printf_i+0x186>
 800a0bc:	065f      	lsls	r7, r3, #25
 800a0be:	bf48      	it	mi
 800a0c0:	b2ad      	uxthmi	r5, r5
 800a0c2:	6031      	str	r1, [r6, #0]
 800a0c4:	07d9      	lsls	r1, r3, #31
 800a0c6:	bf44      	itt	mi
 800a0c8:	f043 0320 	orrmi.w	r3, r3, #32
 800a0cc:	6023      	strmi	r3, [r4, #0]
 800a0ce:	b11d      	cbz	r5, 800a0d8 <_printf_i+0x19c>
 800a0d0:	2310      	movs	r3, #16
 800a0d2:	e7ad      	b.n	800a030 <_printf_i+0xf4>
 800a0d4:	4826      	ldr	r0, [pc, #152]	@ (800a170 <_printf_i+0x234>)
 800a0d6:	e7e9      	b.n	800a0ac <_printf_i+0x170>
 800a0d8:	6823      	ldr	r3, [r4, #0]
 800a0da:	f023 0320 	bic.w	r3, r3, #32
 800a0de:	6023      	str	r3, [r4, #0]
 800a0e0:	e7f6      	b.n	800a0d0 <_printf_i+0x194>
 800a0e2:	4616      	mov	r6, r2
 800a0e4:	e7bd      	b.n	800a062 <_printf_i+0x126>
 800a0e6:	6833      	ldr	r3, [r6, #0]
 800a0e8:	6825      	ldr	r5, [r4, #0]
 800a0ea:	6961      	ldr	r1, [r4, #20]
 800a0ec:	1d18      	adds	r0, r3, #4
 800a0ee:	6030      	str	r0, [r6, #0]
 800a0f0:	062e      	lsls	r6, r5, #24
 800a0f2:	681b      	ldr	r3, [r3, #0]
 800a0f4:	d501      	bpl.n	800a0fa <_printf_i+0x1be>
 800a0f6:	6019      	str	r1, [r3, #0]
 800a0f8:	e002      	b.n	800a100 <_printf_i+0x1c4>
 800a0fa:	0668      	lsls	r0, r5, #25
 800a0fc:	d5fb      	bpl.n	800a0f6 <_printf_i+0x1ba>
 800a0fe:	8019      	strh	r1, [r3, #0]
 800a100:	2300      	movs	r3, #0
 800a102:	6123      	str	r3, [r4, #16]
 800a104:	4616      	mov	r6, r2
 800a106:	e7bc      	b.n	800a082 <_printf_i+0x146>
 800a108:	6833      	ldr	r3, [r6, #0]
 800a10a:	1d1a      	adds	r2, r3, #4
 800a10c:	6032      	str	r2, [r6, #0]
 800a10e:	681e      	ldr	r6, [r3, #0]
 800a110:	6862      	ldr	r2, [r4, #4]
 800a112:	2100      	movs	r1, #0
 800a114:	4630      	mov	r0, r6
 800a116:	f7f6 f85b 	bl	80001d0 <memchr>
 800a11a:	b108      	cbz	r0, 800a120 <_printf_i+0x1e4>
 800a11c:	1b80      	subs	r0, r0, r6
 800a11e:	6060      	str	r0, [r4, #4]
 800a120:	6863      	ldr	r3, [r4, #4]
 800a122:	6123      	str	r3, [r4, #16]
 800a124:	2300      	movs	r3, #0
 800a126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a12a:	e7aa      	b.n	800a082 <_printf_i+0x146>
 800a12c:	6923      	ldr	r3, [r4, #16]
 800a12e:	4632      	mov	r2, r6
 800a130:	4649      	mov	r1, r9
 800a132:	4640      	mov	r0, r8
 800a134:	47d0      	blx	sl
 800a136:	3001      	adds	r0, #1
 800a138:	d0ad      	beq.n	800a096 <_printf_i+0x15a>
 800a13a:	6823      	ldr	r3, [r4, #0]
 800a13c:	079b      	lsls	r3, r3, #30
 800a13e:	d413      	bmi.n	800a168 <_printf_i+0x22c>
 800a140:	68e0      	ldr	r0, [r4, #12]
 800a142:	9b03      	ldr	r3, [sp, #12]
 800a144:	4298      	cmp	r0, r3
 800a146:	bfb8      	it	lt
 800a148:	4618      	movlt	r0, r3
 800a14a:	e7a6      	b.n	800a09a <_printf_i+0x15e>
 800a14c:	2301      	movs	r3, #1
 800a14e:	4632      	mov	r2, r6
 800a150:	4649      	mov	r1, r9
 800a152:	4640      	mov	r0, r8
 800a154:	47d0      	blx	sl
 800a156:	3001      	adds	r0, #1
 800a158:	d09d      	beq.n	800a096 <_printf_i+0x15a>
 800a15a:	3501      	adds	r5, #1
 800a15c:	68e3      	ldr	r3, [r4, #12]
 800a15e:	9903      	ldr	r1, [sp, #12]
 800a160:	1a5b      	subs	r3, r3, r1
 800a162:	42ab      	cmp	r3, r5
 800a164:	dcf2      	bgt.n	800a14c <_printf_i+0x210>
 800a166:	e7eb      	b.n	800a140 <_printf_i+0x204>
 800a168:	2500      	movs	r5, #0
 800a16a:	f104 0619 	add.w	r6, r4, #25
 800a16e:	e7f5      	b.n	800a15c <_printf_i+0x220>
 800a170:	0800cb26 	.word	0x0800cb26
 800a174:	0800cb37 	.word	0x0800cb37

0800a178 <std>:
 800a178:	2300      	movs	r3, #0
 800a17a:	b510      	push	{r4, lr}
 800a17c:	4604      	mov	r4, r0
 800a17e:	e9c0 3300 	strd	r3, r3, [r0]
 800a182:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a186:	6083      	str	r3, [r0, #8]
 800a188:	8181      	strh	r1, [r0, #12]
 800a18a:	6643      	str	r3, [r0, #100]	@ 0x64
 800a18c:	81c2      	strh	r2, [r0, #14]
 800a18e:	6183      	str	r3, [r0, #24]
 800a190:	4619      	mov	r1, r3
 800a192:	2208      	movs	r2, #8
 800a194:	305c      	adds	r0, #92	@ 0x5c
 800a196:	f000 f9bf 	bl	800a518 <memset>
 800a19a:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d0 <std+0x58>)
 800a19c:	6263      	str	r3, [r4, #36]	@ 0x24
 800a19e:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d4 <std+0x5c>)
 800a1a0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a1a2:	4b0d      	ldr	r3, [pc, #52]	@ (800a1d8 <std+0x60>)
 800a1a4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a1a6:	4b0d      	ldr	r3, [pc, #52]	@ (800a1dc <std+0x64>)
 800a1a8:	6323      	str	r3, [r4, #48]	@ 0x30
 800a1aa:	4b0d      	ldr	r3, [pc, #52]	@ (800a1e0 <std+0x68>)
 800a1ac:	6224      	str	r4, [r4, #32]
 800a1ae:	429c      	cmp	r4, r3
 800a1b0:	d006      	beq.n	800a1c0 <std+0x48>
 800a1b2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a1b6:	4294      	cmp	r4, r2
 800a1b8:	d002      	beq.n	800a1c0 <std+0x48>
 800a1ba:	33d0      	adds	r3, #208	@ 0xd0
 800a1bc:	429c      	cmp	r4, r3
 800a1be:	d105      	bne.n	800a1cc <std+0x54>
 800a1c0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a1c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a1c8:	f000 ba22 	b.w	800a610 <__retarget_lock_init_recursive>
 800a1cc:	bd10      	pop	{r4, pc}
 800a1ce:	bf00      	nop
 800a1d0:	0800a369 	.word	0x0800a369
 800a1d4:	0800a38b 	.word	0x0800a38b
 800a1d8:	0800a3c3 	.word	0x0800a3c3
 800a1dc:	0800a3e7 	.word	0x0800a3e7
 800a1e0:	200005b4 	.word	0x200005b4

0800a1e4 <stdio_exit_handler>:
 800a1e4:	4a02      	ldr	r2, [pc, #8]	@ (800a1f0 <stdio_exit_handler+0xc>)
 800a1e6:	4903      	ldr	r1, [pc, #12]	@ (800a1f4 <stdio_exit_handler+0x10>)
 800a1e8:	4803      	ldr	r0, [pc, #12]	@ (800a1f8 <stdio_exit_handler+0x14>)
 800a1ea:	f000 b869 	b.w	800a2c0 <_fwalk_sglue>
 800a1ee:	bf00      	nop
 800a1f0:	20000010 	.word	0x20000010
 800a1f4:	0800c1f9 	.word	0x0800c1f9
 800a1f8:	20000020 	.word	0x20000020

0800a1fc <cleanup_stdio>:
 800a1fc:	6841      	ldr	r1, [r0, #4]
 800a1fe:	4b0c      	ldr	r3, [pc, #48]	@ (800a230 <cleanup_stdio+0x34>)
 800a200:	4299      	cmp	r1, r3
 800a202:	b510      	push	{r4, lr}
 800a204:	4604      	mov	r4, r0
 800a206:	d001      	beq.n	800a20c <cleanup_stdio+0x10>
 800a208:	f001 fff6 	bl	800c1f8 <_fflush_r>
 800a20c:	68a1      	ldr	r1, [r4, #8]
 800a20e:	4b09      	ldr	r3, [pc, #36]	@ (800a234 <cleanup_stdio+0x38>)
 800a210:	4299      	cmp	r1, r3
 800a212:	d002      	beq.n	800a21a <cleanup_stdio+0x1e>
 800a214:	4620      	mov	r0, r4
 800a216:	f001 ffef 	bl	800c1f8 <_fflush_r>
 800a21a:	68e1      	ldr	r1, [r4, #12]
 800a21c:	4b06      	ldr	r3, [pc, #24]	@ (800a238 <cleanup_stdio+0x3c>)
 800a21e:	4299      	cmp	r1, r3
 800a220:	d004      	beq.n	800a22c <cleanup_stdio+0x30>
 800a222:	4620      	mov	r0, r4
 800a224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a228:	f001 bfe6 	b.w	800c1f8 <_fflush_r>
 800a22c:	bd10      	pop	{r4, pc}
 800a22e:	bf00      	nop
 800a230:	200005b4 	.word	0x200005b4
 800a234:	2000061c 	.word	0x2000061c
 800a238:	20000684 	.word	0x20000684

0800a23c <global_stdio_init.part.0>:
 800a23c:	b510      	push	{r4, lr}
 800a23e:	4b0b      	ldr	r3, [pc, #44]	@ (800a26c <global_stdio_init.part.0+0x30>)
 800a240:	4c0b      	ldr	r4, [pc, #44]	@ (800a270 <global_stdio_init.part.0+0x34>)
 800a242:	4a0c      	ldr	r2, [pc, #48]	@ (800a274 <global_stdio_init.part.0+0x38>)
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	4620      	mov	r0, r4
 800a248:	2200      	movs	r2, #0
 800a24a:	2104      	movs	r1, #4
 800a24c:	f7ff ff94 	bl	800a178 <std>
 800a250:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a254:	2201      	movs	r2, #1
 800a256:	2109      	movs	r1, #9
 800a258:	f7ff ff8e 	bl	800a178 <std>
 800a25c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a260:	2202      	movs	r2, #2
 800a262:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a266:	2112      	movs	r1, #18
 800a268:	f7ff bf86 	b.w	800a178 <std>
 800a26c:	200006ec 	.word	0x200006ec
 800a270:	200005b4 	.word	0x200005b4
 800a274:	0800a1e5 	.word	0x0800a1e5

0800a278 <__sfp_lock_acquire>:
 800a278:	4801      	ldr	r0, [pc, #4]	@ (800a280 <__sfp_lock_acquire+0x8>)
 800a27a:	f000 b9ca 	b.w	800a612 <__retarget_lock_acquire_recursive>
 800a27e:	bf00      	nop
 800a280:	200006f5 	.word	0x200006f5

0800a284 <__sfp_lock_release>:
 800a284:	4801      	ldr	r0, [pc, #4]	@ (800a28c <__sfp_lock_release+0x8>)
 800a286:	f000 b9c5 	b.w	800a614 <__retarget_lock_release_recursive>
 800a28a:	bf00      	nop
 800a28c:	200006f5 	.word	0x200006f5

0800a290 <__sinit>:
 800a290:	b510      	push	{r4, lr}
 800a292:	4604      	mov	r4, r0
 800a294:	f7ff fff0 	bl	800a278 <__sfp_lock_acquire>
 800a298:	6a23      	ldr	r3, [r4, #32]
 800a29a:	b11b      	cbz	r3, 800a2a4 <__sinit+0x14>
 800a29c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a2a0:	f7ff bff0 	b.w	800a284 <__sfp_lock_release>
 800a2a4:	4b04      	ldr	r3, [pc, #16]	@ (800a2b8 <__sinit+0x28>)
 800a2a6:	6223      	str	r3, [r4, #32]
 800a2a8:	4b04      	ldr	r3, [pc, #16]	@ (800a2bc <__sinit+0x2c>)
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d1f5      	bne.n	800a29c <__sinit+0xc>
 800a2b0:	f7ff ffc4 	bl	800a23c <global_stdio_init.part.0>
 800a2b4:	e7f2      	b.n	800a29c <__sinit+0xc>
 800a2b6:	bf00      	nop
 800a2b8:	0800a1fd 	.word	0x0800a1fd
 800a2bc:	200006ec 	.word	0x200006ec

0800a2c0 <_fwalk_sglue>:
 800a2c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a2c4:	4607      	mov	r7, r0
 800a2c6:	4688      	mov	r8, r1
 800a2c8:	4614      	mov	r4, r2
 800a2ca:	2600      	movs	r6, #0
 800a2cc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a2d0:	f1b9 0901 	subs.w	r9, r9, #1
 800a2d4:	d505      	bpl.n	800a2e2 <_fwalk_sglue+0x22>
 800a2d6:	6824      	ldr	r4, [r4, #0]
 800a2d8:	2c00      	cmp	r4, #0
 800a2da:	d1f7      	bne.n	800a2cc <_fwalk_sglue+0xc>
 800a2dc:	4630      	mov	r0, r6
 800a2de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2e2:	89ab      	ldrh	r3, [r5, #12]
 800a2e4:	2b01      	cmp	r3, #1
 800a2e6:	d907      	bls.n	800a2f8 <_fwalk_sglue+0x38>
 800a2e8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a2ec:	3301      	adds	r3, #1
 800a2ee:	d003      	beq.n	800a2f8 <_fwalk_sglue+0x38>
 800a2f0:	4629      	mov	r1, r5
 800a2f2:	4638      	mov	r0, r7
 800a2f4:	47c0      	blx	r8
 800a2f6:	4306      	orrs	r6, r0
 800a2f8:	3568      	adds	r5, #104	@ 0x68
 800a2fa:	e7e9      	b.n	800a2d0 <_fwalk_sglue+0x10>

0800a2fc <sniprintf>:
 800a2fc:	b40c      	push	{r2, r3}
 800a2fe:	b530      	push	{r4, r5, lr}
 800a300:	4b18      	ldr	r3, [pc, #96]	@ (800a364 <sniprintf+0x68>)
 800a302:	1e0c      	subs	r4, r1, #0
 800a304:	681d      	ldr	r5, [r3, #0]
 800a306:	b09d      	sub	sp, #116	@ 0x74
 800a308:	da08      	bge.n	800a31c <sniprintf+0x20>
 800a30a:	238b      	movs	r3, #139	@ 0x8b
 800a30c:	602b      	str	r3, [r5, #0]
 800a30e:	f04f 30ff 	mov.w	r0, #4294967295
 800a312:	b01d      	add	sp, #116	@ 0x74
 800a314:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a318:	b002      	add	sp, #8
 800a31a:	4770      	bx	lr
 800a31c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800a320:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a324:	f04f 0300 	mov.w	r3, #0
 800a328:	931b      	str	r3, [sp, #108]	@ 0x6c
 800a32a:	bf14      	ite	ne
 800a32c:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a330:	4623      	moveq	r3, r4
 800a332:	9304      	str	r3, [sp, #16]
 800a334:	9307      	str	r3, [sp, #28]
 800a336:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a33a:	9002      	str	r0, [sp, #8]
 800a33c:	9006      	str	r0, [sp, #24]
 800a33e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a342:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800a344:	ab21      	add	r3, sp, #132	@ 0x84
 800a346:	a902      	add	r1, sp, #8
 800a348:	4628      	mov	r0, r5
 800a34a:	9301      	str	r3, [sp, #4]
 800a34c:	f001 fc92 	bl	800bc74 <_svfiprintf_r>
 800a350:	1c43      	adds	r3, r0, #1
 800a352:	bfbc      	itt	lt
 800a354:	238b      	movlt	r3, #139	@ 0x8b
 800a356:	602b      	strlt	r3, [r5, #0]
 800a358:	2c00      	cmp	r4, #0
 800a35a:	d0da      	beq.n	800a312 <sniprintf+0x16>
 800a35c:	9b02      	ldr	r3, [sp, #8]
 800a35e:	2200      	movs	r2, #0
 800a360:	701a      	strb	r2, [r3, #0]
 800a362:	e7d6      	b.n	800a312 <sniprintf+0x16>
 800a364:	2000001c 	.word	0x2000001c

0800a368 <__sread>:
 800a368:	b510      	push	{r4, lr}
 800a36a:	460c      	mov	r4, r1
 800a36c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a370:	f000 f900 	bl	800a574 <_read_r>
 800a374:	2800      	cmp	r0, #0
 800a376:	bfab      	itete	ge
 800a378:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800a37a:	89a3      	ldrhlt	r3, [r4, #12]
 800a37c:	181b      	addge	r3, r3, r0
 800a37e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a382:	bfac      	ite	ge
 800a384:	6563      	strge	r3, [r4, #84]	@ 0x54
 800a386:	81a3      	strhlt	r3, [r4, #12]
 800a388:	bd10      	pop	{r4, pc}

0800a38a <__swrite>:
 800a38a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a38e:	461f      	mov	r7, r3
 800a390:	898b      	ldrh	r3, [r1, #12]
 800a392:	05db      	lsls	r3, r3, #23
 800a394:	4605      	mov	r5, r0
 800a396:	460c      	mov	r4, r1
 800a398:	4616      	mov	r6, r2
 800a39a:	d505      	bpl.n	800a3a8 <__swrite+0x1e>
 800a39c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3a0:	2302      	movs	r3, #2
 800a3a2:	2200      	movs	r2, #0
 800a3a4:	f000 f8d4 	bl	800a550 <_lseek_r>
 800a3a8:	89a3      	ldrh	r3, [r4, #12]
 800a3aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a3ae:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a3b2:	81a3      	strh	r3, [r4, #12]
 800a3b4:	4632      	mov	r2, r6
 800a3b6:	463b      	mov	r3, r7
 800a3b8:	4628      	mov	r0, r5
 800a3ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a3be:	f000 b8eb 	b.w	800a598 <_write_r>

0800a3c2 <__sseek>:
 800a3c2:	b510      	push	{r4, lr}
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ca:	f000 f8c1 	bl	800a550 <_lseek_r>
 800a3ce:	1c43      	adds	r3, r0, #1
 800a3d0:	89a3      	ldrh	r3, [r4, #12]
 800a3d2:	bf15      	itete	ne
 800a3d4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800a3d6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a3da:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a3de:	81a3      	strheq	r3, [r4, #12]
 800a3e0:	bf18      	it	ne
 800a3e2:	81a3      	strhne	r3, [r4, #12]
 800a3e4:	bd10      	pop	{r4, pc}

0800a3e6 <__sclose>:
 800a3e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ea:	f000 b8a1 	b.w	800a530 <_close_r>

0800a3ee <__swbuf_r>:
 800a3ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3f0:	460e      	mov	r6, r1
 800a3f2:	4614      	mov	r4, r2
 800a3f4:	4605      	mov	r5, r0
 800a3f6:	b118      	cbz	r0, 800a400 <__swbuf_r+0x12>
 800a3f8:	6a03      	ldr	r3, [r0, #32]
 800a3fa:	b90b      	cbnz	r3, 800a400 <__swbuf_r+0x12>
 800a3fc:	f7ff ff48 	bl	800a290 <__sinit>
 800a400:	69a3      	ldr	r3, [r4, #24]
 800a402:	60a3      	str	r3, [r4, #8]
 800a404:	89a3      	ldrh	r3, [r4, #12]
 800a406:	071a      	lsls	r2, r3, #28
 800a408:	d501      	bpl.n	800a40e <__swbuf_r+0x20>
 800a40a:	6923      	ldr	r3, [r4, #16]
 800a40c:	b943      	cbnz	r3, 800a420 <__swbuf_r+0x32>
 800a40e:	4621      	mov	r1, r4
 800a410:	4628      	mov	r0, r5
 800a412:	f000 f82b 	bl	800a46c <__swsetup_r>
 800a416:	b118      	cbz	r0, 800a420 <__swbuf_r+0x32>
 800a418:	f04f 37ff 	mov.w	r7, #4294967295
 800a41c:	4638      	mov	r0, r7
 800a41e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a420:	6823      	ldr	r3, [r4, #0]
 800a422:	6922      	ldr	r2, [r4, #16]
 800a424:	1a98      	subs	r0, r3, r2
 800a426:	6963      	ldr	r3, [r4, #20]
 800a428:	b2f6      	uxtb	r6, r6
 800a42a:	4283      	cmp	r3, r0
 800a42c:	4637      	mov	r7, r6
 800a42e:	dc05      	bgt.n	800a43c <__swbuf_r+0x4e>
 800a430:	4621      	mov	r1, r4
 800a432:	4628      	mov	r0, r5
 800a434:	f001 fee0 	bl	800c1f8 <_fflush_r>
 800a438:	2800      	cmp	r0, #0
 800a43a:	d1ed      	bne.n	800a418 <__swbuf_r+0x2a>
 800a43c:	68a3      	ldr	r3, [r4, #8]
 800a43e:	3b01      	subs	r3, #1
 800a440:	60a3      	str	r3, [r4, #8]
 800a442:	6823      	ldr	r3, [r4, #0]
 800a444:	1c5a      	adds	r2, r3, #1
 800a446:	6022      	str	r2, [r4, #0]
 800a448:	701e      	strb	r6, [r3, #0]
 800a44a:	6962      	ldr	r2, [r4, #20]
 800a44c:	1c43      	adds	r3, r0, #1
 800a44e:	429a      	cmp	r2, r3
 800a450:	d004      	beq.n	800a45c <__swbuf_r+0x6e>
 800a452:	89a3      	ldrh	r3, [r4, #12]
 800a454:	07db      	lsls	r3, r3, #31
 800a456:	d5e1      	bpl.n	800a41c <__swbuf_r+0x2e>
 800a458:	2e0a      	cmp	r6, #10
 800a45a:	d1df      	bne.n	800a41c <__swbuf_r+0x2e>
 800a45c:	4621      	mov	r1, r4
 800a45e:	4628      	mov	r0, r5
 800a460:	f001 feca 	bl	800c1f8 <_fflush_r>
 800a464:	2800      	cmp	r0, #0
 800a466:	d0d9      	beq.n	800a41c <__swbuf_r+0x2e>
 800a468:	e7d6      	b.n	800a418 <__swbuf_r+0x2a>
	...

0800a46c <__swsetup_r>:
 800a46c:	b538      	push	{r3, r4, r5, lr}
 800a46e:	4b29      	ldr	r3, [pc, #164]	@ (800a514 <__swsetup_r+0xa8>)
 800a470:	4605      	mov	r5, r0
 800a472:	6818      	ldr	r0, [r3, #0]
 800a474:	460c      	mov	r4, r1
 800a476:	b118      	cbz	r0, 800a480 <__swsetup_r+0x14>
 800a478:	6a03      	ldr	r3, [r0, #32]
 800a47a:	b90b      	cbnz	r3, 800a480 <__swsetup_r+0x14>
 800a47c:	f7ff ff08 	bl	800a290 <__sinit>
 800a480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a484:	0719      	lsls	r1, r3, #28
 800a486:	d422      	bmi.n	800a4ce <__swsetup_r+0x62>
 800a488:	06da      	lsls	r2, r3, #27
 800a48a:	d407      	bmi.n	800a49c <__swsetup_r+0x30>
 800a48c:	2209      	movs	r2, #9
 800a48e:	602a      	str	r2, [r5, #0]
 800a490:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a494:	81a3      	strh	r3, [r4, #12]
 800a496:	f04f 30ff 	mov.w	r0, #4294967295
 800a49a:	e033      	b.n	800a504 <__swsetup_r+0x98>
 800a49c:	0758      	lsls	r0, r3, #29
 800a49e:	d512      	bpl.n	800a4c6 <__swsetup_r+0x5a>
 800a4a0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4a2:	b141      	cbz	r1, 800a4b6 <__swsetup_r+0x4a>
 800a4a4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4a8:	4299      	cmp	r1, r3
 800a4aa:	d002      	beq.n	800a4b2 <__swsetup_r+0x46>
 800a4ac:	4628      	mov	r0, r5
 800a4ae:	f000 ff0b 	bl	800b2c8 <_free_r>
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a4bc:	81a3      	strh	r3, [r4, #12]
 800a4be:	2300      	movs	r3, #0
 800a4c0:	6063      	str	r3, [r4, #4]
 800a4c2:	6923      	ldr	r3, [r4, #16]
 800a4c4:	6023      	str	r3, [r4, #0]
 800a4c6:	89a3      	ldrh	r3, [r4, #12]
 800a4c8:	f043 0308 	orr.w	r3, r3, #8
 800a4cc:	81a3      	strh	r3, [r4, #12]
 800a4ce:	6923      	ldr	r3, [r4, #16]
 800a4d0:	b94b      	cbnz	r3, 800a4e6 <__swsetup_r+0x7a>
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a4d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a4dc:	d003      	beq.n	800a4e6 <__swsetup_r+0x7a>
 800a4de:	4621      	mov	r1, r4
 800a4e0:	4628      	mov	r0, r5
 800a4e2:	f001 fed7 	bl	800c294 <__smakebuf_r>
 800a4e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4ea:	f013 0201 	ands.w	r2, r3, #1
 800a4ee:	d00a      	beq.n	800a506 <__swsetup_r+0x9a>
 800a4f0:	2200      	movs	r2, #0
 800a4f2:	60a2      	str	r2, [r4, #8]
 800a4f4:	6962      	ldr	r2, [r4, #20]
 800a4f6:	4252      	negs	r2, r2
 800a4f8:	61a2      	str	r2, [r4, #24]
 800a4fa:	6922      	ldr	r2, [r4, #16]
 800a4fc:	b942      	cbnz	r2, 800a510 <__swsetup_r+0xa4>
 800a4fe:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a502:	d1c5      	bne.n	800a490 <__swsetup_r+0x24>
 800a504:	bd38      	pop	{r3, r4, r5, pc}
 800a506:	0799      	lsls	r1, r3, #30
 800a508:	bf58      	it	pl
 800a50a:	6962      	ldrpl	r2, [r4, #20]
 800a50c:	60a2      	str	r2, [r4, #8]
 800a50e:	e7f4      	b.n	800a4fa <__swsetup_r+0x8e>
 800a510:	2000      	movs	r0, #0
 800a512:	e7f7      	b.n	800a504 <__swsetup_r+0x98>
 800a514:	2000001c 	.word	0x2000001c

0800a518 <memset>:
 800a518:	4402      	add	r2, r0
 800a51a:	4603      	mov	r3, r0
 800a51c:	4293      	cmp	r3, r2
 800a51e:	d100      	bne.n	800a522 <memset+0xa>
 800a520:	4770      	bx	lr
 800a522:	f803 1b01 	strb.w	r1, [r3], #1
 800a526:	e7f9      	b.n	800a51c <memset+0x4>

0800a528 <_localeconv_r>:
 800a528:	4800      	ldr	r0, [pc, #0]	@ (800a52c <_localeconv_r+0x4>)
 800a52a:	4770      	bx	lr
 800a52c:	2000015c 	.word	0x2000015c

0800a530 <_close_r>:
 800a530:	b538      	push	{r3, r4, r5, lr}
 800a532:	4d06      	ldr	r5, [pc, #24]	@ (800a54c <_close_r+0x1c>)
 800a534:	2300      	movs	r3, #0
 800a536:	4604      	mov	r4, r0
 800a538:	4608      	mov	r0, r1
 800a53a:	602b      	str	r3, [r5, #0]
 800a53c:	f7f8 ff44 	bl	80033c8 <_close>
 800a540:	1c43      	adds	r3, r0, #1
 800a542:	d102      	bne.n	800a54a <_close_r+0x1a>
 800a544:	682b      	ldr	r3, [r5, #0]
 800a546:	b103      	cbz	r3, 800a54a <_close_r+0x1a>
 800a548:	6023      	str	r3, [r4, #0]
 800a54a:	bd38      	pop	{r3, r4, r5, pc}
 800a54c:	200006f0 	.word	0x200006f0

0800a550 <_lseek_r>:
 800a550:	b538      	push	{r3, r4, r5, lr}
 800a552:	4d07      	ldr	r5, [pc, #28]	@ (800a570 <_lseek_r+0x20>)
 800a554:	4604      	mov	r4, r0
 800a556:	4608      	mov	r0, r1
 800a558:	4611      	mov	r1, r2
 800a55a:	2200      	movs	r2, #0
 800a55c:	602a      	str	r2, [r5, #0]
 800a55e:	461a      	mov	r2, r3
 800a560:	f7f8 ff59 	bl	8003416 <_lseek>
 800a564:	1c43      	adds	r3, r0, #1
 800a566:	d102      	bne.n	800a56e <_lseek_r+0x1e>
 800a568:	682b      	ldr	r3, [r5, #0]
 800a56a:	b103      	cbz	r3, 800a56e <_lseek_r+0x1e>
 800a56c:	6023      	str	r3, [r4, #0]
 800a56e:	bd38      	pop	{r3, r4, r5, pc}
 800a570:	200006f0 	.word	0x200006f0

0800a574 <_read_r>:
 800a574:	b538      	push	{r3, r4, r5, lr}
 800a576:	4d07      	ldr	r5, [pc, #28]	@ (800a594 <_read_r+0x20>)
 800a578:	4604      	mov	r4, r0
 800a57a:	4608      	mov	r0, r1
 800a57c:	4611      	mov	r1, r2
 800a57e:	2200      	movs	r2, #0
 800a580:	602a      	str	r2, [r5, #0]
 800a582:	461a      	mov	r2, r3
 800a584:	f7f8 fee7 	bl	8003356 <_read>
 800a588:	1c43      	adds	r3, r0, #1
 800a58a:	d102      	bne.n	800a592 <_read_r+0x1e>
 800a58c:	682b      	ldr	r3, [r5, #0]
 800a58e:	b103      	cbz	r3, 800a592 <_read_r+0x1e>
 800a590:	6023      	str	r3, [r4, #0]
 800a592:	bd38      	pop	{r3, r4, r5, pc}
 800a594:	200006f0 	.word	0x200006f0

0800a598 <_write_r>:
 800a598:	b538      	push	{r3, r4, r5, lr}
 800a59a:	4d07      	ldr	r5, [pc, #28]	@ (800a5b8 <_write_r+0x20>)
 800a59c:	4604      	mov	r4, r0
 800a59e:	4608      	mov	r0, r1
 800a5a0:	4611      	mov	r1, r2
 800a5a2:	2200      	movs	r2, #0
 800a5a4:	602a      	str	r2, [r5, #0]
 800a5a6:	461a      	mov	r2, r3
 800a5a8:	f7f8 fef2 	bl	8003390 <_write>
 800a5ac:	1c43      	adds	r3, r0, #1
 800a5ae:	d102      	bne.n	800a5b6 <_write_r+0x1e>
 800a5b0:	682b      	ldr	r3, [r5, #0]
 800a5b2:	b103      	cbz	r3, 800a5b6 <_write_r+0x1e>
 800a5b4:	6023      	str	r3, [r4, #0]
 800a5b6:	bd38      	pop	{r3, r4, r5, pc}
 800a5b8:	200006f0 	.word	0x200006f0

0800a5bc <__errno>:
 800a5bc:	4b01      	ldr	r3, [pc, #4]	@ (800a5c4 <__errno+0x8>)
 800a5be:	6818      	ldr	r0, [r3, #0]
 800a5c0:	4770      	bx	lr
 800a5c2:	bf00      	nop
 800a5c4:	2000001c 	.word	0x2000001c

0800a5c8 <__libc_init_array>:
 800a5c8:	b570      	push	{r4, r5, r6, lr}
 800a5ca:	4d0d      	ldr	r5, [pc, #52]	@ (800a600 <__libc_init_array+0x38>)
 800a5cc:	4c0d      	ldr	r4, [pc, #52]	@ (800a604 <__libc_init_array+0x3c>)
 800a5ce:	1b64      	subs	r4, r4, r5
 800a5d0:	10a4      	asrs	r4, r4, #2
 800a5d2:	2600      	movs	r6, #0
 800a5d4:	42a6      	cmp	r6, r4
 800a5d6:	d109      	bne.n	800a5ec <__libc_init_array+0x24>
 800a5d8:	4d0b      	ldr	r5, [pc, #44]	@ (800a608 <__libc_init_array+0x40>)
 800a5da:	4c0c      	ldr	r4, [pc, #48]	@ (800a60c <__libc_init_array+0x44>)
 800a5dc:	f001 ffd6 	bl	800c58c <_init>
 800a5e0:	1b64      	subs	r4, r4, r5
 800a5e2:	10a4      	asrs	r4, r4, #2
 800a5e4:	2600      	movs	r6, #0
 800a5e6:	42a6      	cmp	r6, r4
 800a5e8:	d105      	bne.n	800a5f6 <__libc_init_array+0x2e>
 800a5ea:	bd70      	pop	{r4, r5, r6, pc}
 800a5ec:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5f0:	4798      	blx	r3
 800a5f2:	3601      	adds	r6, #1
 800a5f4:	e7ee      	b.n	800a5d4 <__libc_init_array+0xc>
 800a5f6:	f855 3b04 	ldr.w	r3, [r5], #4
 800a5fa:	4798      	blx	r3
 800a5fc:	3601      	adds	r6, #1
 800a5fe:	e7f2      	b.n	800a5e6 <__libc_init_array+0x1e>
 800a600:	0800ce94 	.word	0x0800ce94
 800a604:	0800ce94 	.word	0x0800ce94
 800a608:	0800ce94 	.word	0x0800ce94
 800a60c:	0800ce98 	.word	0x0800ce98

0800a610 <__retarget_lock_init_recursive>:
 800a610:	4770      	bx	lr

0800a612 <__retarget_lock_acquire_recursive>:
 800a612:	4770      	bx	lr

0800a614 <__retarget_lock_release_recursive>:
 800a614:	4770      	bx	lr

0800a616 <quorem>:
 800a616:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a61a:	6903      	ldr	r3, [r0, #16]
 800a61c:	690c      	ldr	r4, [r1, #16]
 800a61e:	42a3      	cmp	r3, r4
 800a620:	4607      	mov	r7, r0
 800a622:	db7e      	blt.n	800a722 <quorem+0x10c>
 800a624:	3c01      	subs	r4, #1
 800a626:	f101 0814 	add.w	r8, r1, #20
 800a62a:	00a3      	lsls	r3, r4, #2
 800a62c:	f100 0514 	add.w	r5, r0, #20
 800a630:	9300      	str	r3, [sp, #0]
 800a632:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a636:	9301      	str	r3, [sp, #4]
 800a638:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a63c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a640:	3301      	adds	r3, #1
 800a642:	429a      	cmp	r2, r3
 800a644:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a648:	fbb2 f6f3 	udiv	r6, r2, r3
 800a64c:	d32e      	bcc.n	800a6ac <quorem+0x96>
 800a64e:	f04f 0a00 	mov.w	sl, #0
 800a652:	46c4      	mov	ip, r8
 800a654:	46ae      	mov	lr, r5
 800a656:	46d3      	mov	fp, sl
 800a658:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a65c:	b298      	uxth	r0, r3
 800a65e:	fb06 a000 	mla	r0, r6, r0, sl
 800a662:	0c02      	lsrs	r2, r0, #16
 800a664:	0c1b      	lsrs	r3, r3, #16
 800a666:	fb06 2303 	mla	r3, r6, r3, r2
 800a66a:	f8de 2000 	ldr.w	r2, [lr]
 800a66e:	b280      	uxth	r0, r0
 800a670:	b292      	uxth	r2, r2
 800a672:	1a12      	subs	r2, r2, r0
 800a674:	445a      	add	r2, fp
 800a676:	f8de 0000 	ldr.w	r0, [lr]
 800a67a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a67e:	b29b      	uxth	r3, r3
 800a680:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800a684:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800a688:	b292      	uxth	r2, r2
 800a68a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800a68e:	45e1      	cmp	r9, ip
 800a690:	f84e 2b04 	str.w	r2, [lr], #4
 800a694:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800a698:	d2de      	bcs.n	800a658 <quorem+0x42>
 800a69a:	9b00      	ldr	r3, [sp, #0]
 800a69c:	58eb      	ldr	r3, [r5, r3]
 800a69e:	b92b      	cbnz	r3, 800a6ac <quorem+0x96>
 800a6a0:	9b01      	ldr	r3, [sp, #4]
 800a6a2:	3b04      	subs	r3, #4
 800a6a4:	429d      	cmp	r5, r3
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	d32f      	bcc.n	800a70a <quorem+0xf4>
 800a6aa:	613c      	str	r4, [r7, #16]
 800a6ac:	4638      	mov	r0, r7
 800a6ae:	f001 f97d 	bl	800b9ac <__mcmp>
 800a6b2:	2800      	cmp	r0, #0
 800a6b4:	db25      	blt.n	800a702 <quorem+0xec>
 800a6b6:	4629      	mov	r1, r5
 800a6b8:	2000      	movs	r0, #0
 800a6ba:	f858 2b04 	ldr.w	r2, [r8], #4
 800a6be:	f8d1 c000 	ldr.w	ip, [r1]
 800a6c2:	fa1f fe82 	uxth.w	lr, r2
 800a6c6:	fa1f f38c 	uxth.w	r3, ip
 800a6ca:	eba3 030e 	sub.w	r3, r3, lr
 800a6ce:	4403      	add	r3, r0
 800a6d0:	0c12      	lsrs	r2, r2, #16
 800a6d2:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800a6d6:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800a6da:	b29b      	uxth	r3, r3
 800a6dc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a6e0:	45c1      	cmp	r9, r8
 800a6e2:	f841 3b04 	str.w	r3, [r1], #4
 800a6e6:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a6ea:	d2e6      	bcs.n	800a6ba <quorem+0xa4>
 800a6ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6f0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6f4:	b922      	cbnz	r2, 800a700 <quorem+0xea>
 800a6f6:	3b04      	subs	r3, #4
 800a6f8:	429d      	cmp	r5, r3
 800a6fa:	461a      	mov	r2, r3
 800a6fc:	d30b      	bcc.n	800a716 <quorem+0x100>
 800a6fe:	613c      	str	r4, [r7, #16]
 800a700:	3601      	adds	r6, #1
 800a702:	4630      	mov	r0, r6
 800a704:	b003      	add	sp, #12
 800a706:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a70a:	6812      	ldr	r2, [r2, #0]
 800a70c:	3b04      	subs	r3, #4
 800a70e:	2a00      	cmp	r2, #0
 800a710:	d1cb      	bne.n	800a6aa <quorem+0x94>
 800a712:	3c01      	subs	r4, #1
 800a714:	e7c6      	b.n	800a6a4 <quorem+0x8e>
 800a716:	6812      	ldr	r2, [r2, #0]
 800a718:	3b04      	subs	r3, #4
 800a71a:	2a00      	cmp	r2, #0
 800a71c:	d1ef      	bne.n	800a6fe <quorem+0xe8>
 800a71e:	3c01      	subs	r4, #1
 800a720:	e7ea      	b.n	800a6f8 <quorem+0xe2>
 800a722:	2000      	movs	r0, #0
 800a724:	e7ee      	b.n	800a704 <quorem+0xee>
	...

0800a728 <_dtoa_r>:
 800a728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a72c:	69c7      	ldr	r7, [r0, #28]
 800a72e:	b097      	sub	sp, #92	@ 0x5c
 800a730:	ed8d 0b04 	vstr	d0, [sp, #16]
 800a734:	ec55 4b10 	vmov	r4, r5, d0
 800a738:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800a73a:	9107      	str	r1, [sp, #28]
 800a73c:	4681      	mov	r9, r0
 800a73e:	920c      	str	r2, [sp, #48]	@ 0x30
 800a740:	9311      	str	r3, [sp, #68]	@ 0x44
 800a742:	b97f      	cbnz	r7, 800a764 <_dtoa_r+0x3c>
 800a744:	2010      	movs	r0, #16
 800a746:	f000 fe09 	bl	800b35c <malloc>
 800a74a:	4602      	mov	r2, r0
 800a74c:	f8c9 001c 	str.w	r0, [r9, #28]
 800a750:	b920      	cbnz	r0, 800a75c <_dtoa_r+0x34>
 800a752:	4ba9      	ldr	r3, [pc, #676]	@ (800a9f8 <_dtoa_r+0x2d0>)
 800a754:	21ef      	movs	r1, #239	@ 0xef
 800a756:	48a9      	ldr	r0, [pc, #676]	@ (800a9fc <_dtoa_r+0x2d4>)
 800a758:	f001 fe32 	bl	800c3c0 <__assert_func>
 800a75c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800a760:	6007      	str	r7, [r0, #0]
 800a762:	60c7      	str	r7, [r0, #12]
 800a764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a768:	6819      	ldr	r1, [r3, #0]
 800a76a:	b159      	cbz	r1, 800a784 <_dtoa_r+0x5c>
 800a76c:	685a      	ldr	r2, [r3, #4]
 800a76e:	604a      	str	r2, [r1, #4]
 800a770:	2301      	movs	r3, #1
 800a772:	4093      	lsls	r3, r2
 800a774:	608b      	str	r3, [r1, #8]
 800a776:	4648      	mov	r0, r9
 800a778:	f000 fee6 	bl	800b548 <_Bfree>
 800a77c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a780:	2200      	movs	r2, #0
 800a782:	601a      	str	r2, [r3, #0]
 800a784:	1e2b      	subs	r3, r5, #0
 800a786:	bfb9      	ittee	lt
 800a788:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800a78c:	9305      	strlt	r3, [sp, #20]
 800a78e:	2300      	movge	r3, #0
 800a790:	6033      	strge	r3, [r6, #0]
 800a792:	9f05      	ldr	r7, [sp, #20]
 800a794:	4b9a      	ldr	r3, [pc, #616]	@ (800aa00 <_dtoa_r+0x2d8>)
 800a796:	bfbc      	itt	lt
 800a798:	2201      	movlt	r2, #1
 800a79a:	6032      	strlt	r2, [r6, #0]
 800a79c:	43bb      	bics	r3, r7
 800a79e:	d112      	bne.n	800a7c6 <_dtoa_r+0x9e>
 800a7a0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a7a2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800a7a6:	6013      	str	r3, [r2, #0]
 800a7a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a7ac:	4323      	orrs	r3, r4
 800a7ae:	f000 855a 	beq.w	800b266 <_dtoa_r+0xb3e>
 800a7b2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7b4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800aa14 <_dtoa_r+0x2ec>
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	f000 855c 	beq.w	800b276 <_dtoa_r+0xb4e>
 800a7be:	f10a 0303 	add.w	r3, sl, #3
 800a7c2:	f000 bd56 	b.w	800b272 <_dtoa_r+0xb4a>
 800a7c6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	ec51 0b17 	vmov	r0, r1, d7
 800a7d0:	2300      	movs	r3, #0
 800a7d2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800a7d6:	f7f6 f977 	bl	8000ac8 <__aeabi_dcmpeq>
 800a7da:	4680      	mov	r8, r0
 800a7dc:	b158      	cbz	r0, 800a7f6 <_dtoa_r+0xce>
 800a7de:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	6013      	str	r3, [r2, #0]
 800a7e4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800a7e6:	b113      	cbz	r3, 800a7ee <_dtoa_r+0xc6>
 800a7e8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800a7ea:	4b86      	ldr	r3, [pc, #536]	@ (800aa04 <_dtoa_r+0x2dc>)
 800a7ec:	6013      	str	r3, [r2, #0]
 800a7ee:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800aa18 <_dtoa_r+0x2f0>
 800a7f2:	f000 bd40 	b.w	800b276 <_dtoa_r+0xb4e>
 800a7f6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800a7fa:	aa14      	add	r2, sp, #80	@ 0x50
 800a7fc:	a915      	add	r1, sp, #84	@ 0x54
 800a7fe:	4648      	mov	r0, r9
 800a800:	f001 f984 	bl	800bb0c <__d2b>
 800a804:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800a808:	9002      	str	r0, [sp, #8]
 800a80a:	2e00      	cmp	r6, #0
 800a80c:	d078      	beq.n	800a900 <_dtoa_r+0x1d8>
 800a80e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a810:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800a814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a818:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a81c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800a820:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800a824:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800a828:	4619      	mov	r1, r3
 800a82a:	2200      	movs	r2, #0
 800a82c:	4b76      	ldr	r3, [pc, #472]	@ (800aa08 <_dtoa_r+0x2e0>)
 800a82e:	f7f5 fd2b 	bl	8000288 <__aeabi_dsub>
 800a832:	a36b      	add	r3, pc, #428	@ (adr r3, 800a9e0 <_dtoa_r+0x2b8>)
 800a834:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a838:	f7f5 fede 	bl	80005f8 <__aeabi_dmul>
 800a83c:	a36a      	add	r3, pc, #424	@ (adr r3, 800a9e8 <_dtoa_r+0x2c0>)
 800a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a842:	f7f5 fd23 	bl	800028c <__adddf3>
 800a846:	4604      	mov	r4, r0
 800a848:	4630      	mov	r0, r6
 800a84a:	460d      	mov	r5, r1
 800a84c:	f7f5 fe6a 	bl	8000524 <__aeabi_i2d>
 800a850:	a367      	add	r3, pc, #412	@ (adr r3, 800a9f0 <_dtoa_r+0x2c8>)
 800a852:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a856:	f7f5 fecf 	bl	80005f8 <__aeabi_dmul>
 800a85a:	4602      	mov	r2, r0
 800a85c:	460b      	mov	r3, r1
 800a85e:	4620      	mov	r0, r4
 800a860:	4629      	mov	r1, r5
 800a862:	f7f5 fd13 	bl	800028c <__adddf3>
 800a866:	4604      	mov	r4, r0
 800a868:	460d      	mov	r5, r1
 800a86a:	f7f6 f975 	bl	8000b58 <__aeabi_d2iz>
 800a86e:	2200      	movs	r2, #0
 800a870:	4607      	mov	r7, r0
 800a872:	2300      	movs	r3, #0
 800a874:	4620      	mov	r0, r4
 800a876:	4629      	mov	r1, r5
 800a878:	f7f6 f930 	bl	8000adc <__aeabi_dcmplt>
 800a87c:	b140      	cbz	r0, 800a890 <_dtoa_r+0x168>
 800a87e:	4638      	mov	r0, r7
 800a880:	f7f5 fe50 	bl	8000524 <__aeabi_i2d>
 800a884:	4622      	mov	r2, r4
 800a886:	462b      	mov	r3, r5
 800a888:	f7f6 f91e 	bl	8000ac8 <__aeabi_dcmpeq>
 800a88c:	b900      	cbnz	r0, 800a890 <_dtoa_r+0x168>
 800a88e:	3f01      	subs	r7, #1
 800a890:	2f16      	cmp	r7, #22
 800a892:	d852      	bhi.n	800a93a <_dtoa_r+0x212>
 800a894:	4b5d      	ldr	r3, [pc, #372]	@ (800aa0c <_dtoa_r+0x2e4>)
 800a896:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800a8a2:	f7f6 f91b 	bl	8000adc <__aeabi_dcmplt>
 800a8a6:	2800      	cmp	r0, #0
 800a8a8:	d049      	beq.n	800a93e <_dtoa_r+0x216>
 800a8aa:	3f01      	subs	r7, #1
 800a8ac:	2300      	movs	r3, #0
 800a8ae:	9310      	str	r3, [sp, #64]	@ 0x40
 800a8b0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800a8b2:	1b9b      	subs	r3, r3, r6
 800a8b4:	1e5a      	subs	r2, r3, #1
 800a8b6:	bf45      	ittet	mi
 800a8b8:	f1c3 0301 	rsbmi	r3, r3, #1
 800a8bc:	9300      	strmi	r3, [sp, #0]
 800a8be:	2300      	movpl	r3, #0
 800a8c0:	2300      	movmi	r3, #0
 800a8c2:	9206      	str	r2, [sp, #24]
 800a8c4:	bf54      	ite	pl
 800a8c6:	9300      	strpl	r3, [sp, #0]
 800a8c8:	9306      	strmi	r3, [sp, #24]
 800a8ca:	2f00      	cmp	r7, #0
 800a8cc:	db39      	blt.n	800a942 <_dtoa_r+0x21a>
 800a8ce:	9b06      	ldr	r3, [sp, #24]
 800a8d0:	970d      	str	r7, [sp, #52]	@ 0x34
 800a8d2:	443b      	add	r3, r7
 800a8d4:	9306      	str	r3, [sp, #24]
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	9308      	str	r3, [sp, #32]
 800a8da:	9b07      	ldr	r3, [sp, #28]
 800a8dc:	2b09      	cmp	r3, #9
 800a8de:	d863      	bhi.n	800a9a8 <_dtoa_r+0x280>
 800a8e0:	2b05      	cmp	r3, #5
 800a8e2:	bfc4      	itt	gt
 800a8e4:	3b04      	subgt	r3, #4
 800a8e6:	9307      	strgt	r3, [sp, #28]
 800a8e8:	9b07      	ldr	r3, [sp, #28]
 800a8ea:	f1a3 0302 	sub.w	r3, r3, #2
 800a8ee:	bfcc      	ite	gt
 800a8f0:	2400      	movgt	r4, #0
 800a8f2:	2401      	movle	r4, #1
 800a8f4:	2b03      	cmp	r3, #3
 800a8f6:	d863      	bhi.n	800a9c0 <_dtoa_r+0x298>
 800a8f8:	e8df f003 	tbb	[pc, r3]
 800a8fc:	2b375452 	.word	0x2b375452
 800a900:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800a904:	441e      	add	r6, r3
 800a906:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800a90a:	2b20      	cmp	r3, #32
 800a90c:	bfc1      	itttt	gt
 800a90e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800a912:	409f      	lslgt	r7, r3
 800a914:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800a918:	fa24 f303 	lsrgt.w	r3, r4, r3
 800a91c:	bfd6      	itet	le
 800a91e:	f1c3 0320 	rsble	r3, r3, #32
 800a922:	ea47 0003 	orrgt.w	r0, r7, r3
 800a926:	fa04 f003 	lslle.w	r0, r4, r3
 800a92a:	f7f5 fdeb 	bl	8000504 <__aeabi_ui2d>
 800a92e:	2201      	movs	r2, #1
 800a930:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800a934:	3e01      	subs	r6, #1
 800a936:	9212      	str	r2, [sp, #72]	@ 0x48
 800a938:	e776      	b.n	800a828 <_dtoa_r+0x100>
 800a93a:	2301      	movs	r3, #1
 800a93c:	e7b7      	b.n	800a8ae <_dtoa_r+0x186>
 800a93e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a940:	e7b6      	b.n	800a8b0 <_dtoa_r+0x188>
 800a942:	9b00      	ldr	r3, [sp, #0]
 800a944:	1bdb      	subs	r3, r3, r7
 800a946:	9300      	str	r3, [sp, #0]
 800a948:	427b      	negs	r3, r7
 800a94a:	9308      	str	r3, [sp, #32]
 800a94c:	2300      	movs	r3, #0
 800a94e:	930d      	str	r3, [sp, #52]	@ 0x34
 800a950:	e7c3      	b.n	800a8da <_dtoa_r+0x1b2>
 800a952:	2301      	movs	r3, #1
 800a954:	9309      	str	r3, [sp, #36]	@ 0x24
 800a956:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a958:	eb07 0b03 	add.w	fp, r7, r3
 800a95c:	f10b 0301 	add.w	r3, fp, #1
 800a960:	2b01      	cmp	r3, #1
 800a962:	9303      	str	r3, [sp, #12]
 800a964:	bfb8      	it	lt
 800a966:	2301      	movlt	r3, #1
 800a968:	e006      	b.n	800a978 <_dtoa_r+0x250>
 800a96a:	2301      	movs	r3, #1
 800a96c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a96e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a970:	2b00      	cmp	r3, #0
 800a972:	dd28      	ble.n	800a9c6 <_dtoa_r+0x29e>
 800a974:	469b      	mov	fp, r3
 800a976:	9303      	str	r3, [sp, #12]
 800a978:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800a97c:	2100      	movs	r1, #0
 800a97e:	2204      	movs	r2, #4
 800a980:	f102 0514 	add.w	r5, r2, #20
 800a984:	429d      	cmp	r5, r3
 800a986:	d926      	bls.n	800a9d6 <_dtoa_r+0x2ae>
 800a988:	6041      	str	r1, [r0, #4]
 800a98a:	4648      	mov	r0, r9
 800a98c:	f000 fd9c 	bl	800b4c8 <_Balloc>
 800a990:	4682      	mov	sl, r0
 800a992:	2800      	cmp	r0, #0
 800a994:	d142      	bne.n	800aa1c <_dtoa_r+0x2f4>
 800a996:	4b1e      	ldr	r3, [pc, #120]	@ (800aa10 <_dtoa_r+0x2e8>)
 800a998:	4602      	mov	r2, r0
 800a99a:	f240 11af 	movw	r1, #431	@ 0x1af
 800a99e:	e6da      	b.n	800a756 <_dtoa_r+0x2e>
 800a9a0:	2300      	movs	r3, #0
 800a9a2:	e7e3      	b.n	800a96c <_dtoa_r+0x244>
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	e7d5      	b.n	800a954 <_dtoa_r+0x22c>
 800a9a8:	2401      	movs	r4, #1
 800a9aa:	2300      	movs	r3, #0
 800a9ac:	9307      	str	r3, [sp, #28]
 800a9ae:	9409      	str	r4, [sp, #36]	@ 0x24
 800a9b0:	f04f 3bff 	mov.w	fp, #4294967295
 800a9b4:	2200      	movs	r2, #0
 800a9b6:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9ba:	2312      	movs	r3, #18
 800a9bc:	920c      	str	r2, [sp, #48]	@ 0x30
 800a9be:	e7db      	b.n	800a978 <_dtoa_r+0x250>
 800a9c0:	2301      	movs	r3, #1
 800a9c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9c4:	e7f4      	b.n	800a9b0 <_dtoa_r+0x288>
 800a9c6:	f04f 0b01 	mov.w	fp, #1
 800a9ca:	f8cd b00c 	str.w	fp, [sp, #12]
 800a9ce:	465b      	mov	r3, fp
 800a9d0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800a9d4:	e7d0      	b.n	800a978 <_dtoa_r+0x250>
 800a9d6:	3101      	adds	r1, #1
 800a9d8:	0052      	lsls	r2, r2, #1
 800a9da:	e7d1      	b.n	800a980 <_dtoa_r+0x258>
 800a9dc:	f3af 8000 	nop.w
 800a9e0:	636f4361 	.word	0x636f4361
 800a9e4:	3fd287a7 	.word	0x3fd287a7
 800a9e8:	8b60c8b3 	.word	0x8b60c8b3
 800a9ec:	3fc68a28 	.word	0x3fc68a28
 800a9f0:	509f79fb 	.word	0x509f79fb
 800a9f4:	3fd34413 	.word	0x3fd34413
 800a9f8:	0800cb55 	.word	0x0800cb55
 800a9fc:	0800cb6c 	.word	0x0800cb6c
 800aa00:	7ff00000 	.word	0x7ff00000
 800aa04:	0800cb25 	.word	0x0800cb25
 800aa08:	3ff80000 	.word	0x3ff80000
 800aa0c:	0800ccc0 	.word	0x0800ccc0
 800aa10:	0800cbc4 	.word	0x0800cbc4
 800aa14:	0800cb51 	.word	0x0800cb51
 800aa18:	0800cb24 	.word	0x0800cb24
 800aa1c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800aa20:	6018      	str	r0, [r3, #0]
 800aa22:	9b03      	ldr	r3, [sp, #12]
 800aa24:	2b0e      	cmp	r3, #14
 800aa26:	f200 80a1 	bhi.w	800ab6c <_dtoa_r+0x444>
 800aa2a:	2c00      	cmp	r4, #0
 800aa2c:	f000 809e 	beq.w	800ab6c <_dtoa_r+0x444>
 800aa30:	2f00      	cmp	r7, #0
 800aa32:	dd33      	ble.n	800aa9c <_dtoa_r+0x374>
 800aa34:	4b9c      	ldr	r3, [pc, #624]	@ (800aca8 <_dtoa_r+0x580>)
 800aa36:	f007 020f 	and.w	r2, r7, #15
 800aa3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aa3e:	ed93 7b00 	vldr	d7, [r3]
 800aa42:	05f8      	lsls	r0, r7, #23
 800aa44:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800aa48:	ea4f 1427 	mov.w	r4, r7, asr #4
 800aa4c:	d516      	bpl.n	800aa7c <_dtoa_r+0x354>
 800aa4e:	4b97      	ldr	r3, [pc, #604]	@ (800acac <_dtoa_r+0x584>)
 800aa50:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aa54:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800aa58:	f7f5 fef8 	bl	800084c <__aeabi_ddiv>
 800aa5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa60:	f004 040f 	and.w	r4, r4, #15
 800aa64:	2603      	movs	r6, #3
 800aa66:	4d91      	ldr	r5, [pc, #580]	@ (800acac <_dtoa_r+0x584>)
 800aa68:	b954      	cbnz	r4, 800aa80 <_dtoa_r+0x358>
 800aa6a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800aa6e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aa72:	f7f5 feeb 	bl	800084c <__aeabi_ddiv>
 800aa76:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aa7a:	e028      	b.n	800aace <_dtoa_r+0x3a6>
 800aa7c:	2602      	movs	r6, #2
 800aa7e:	e7f2      	b.n	800aa66 <_dtoa_r+0x33e>
 800aa80:	07e1      	lsls	r1, r4, #31
 800aa82:	d508      	bpl.n	800aa96 <_dtoa_r+0x36e>
 800aa84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800aa88:	e9d5 2300 	ldrd	r2, r3, [r5]
 800aa8c:	f7f5 fdb4 	bl	80005f8 <__aeabi_dmul>
 800aa90:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800aa94:	3601      	adds	r6, #1
 800aa96:	1064      	asrs	r4, r4, #1
 800aa98:	3508      	adds	r5, #8
 800aa9a:	e7e5      	b.n	800aa68 <_dtoa_r+0x340>
 800aa9c:	f000 80af 	beq.w	800abfe <_dtoa_r+0x4d6>
 800aaa0:	427c      	negs	r4, r7
 800aaa2:	4b81      	ldr	r3, [pc, #516]	@ (800aca8 <_dtoa_r+0x580>)
 800aaa4:	4d81      	ldr	r5, [pc, #516]	@ (800acac <_dtoa_r+0x584>)
 800aaa6:	f004 020f 	and.w	r2, r4, #15
 800aaaa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800aaae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aab2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800aab6:	f7f5 fd9f 	bl	80005f8 <__aeabi_dmul>
 800aaba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aabe:	1124      	asrs	r4, r4, #4
 800aac0:	2300      	movs	r3, #0
 800aac2:	2602      	movs	r6, #2
 800aac4:	2c00      	cmp	r4, #0
 800aac6:	f040 808f 	bne.w	800abe8 <_dtoa_r+0x4c0>
 800aaca:	2b00      	cmp	r3, #0
 800aacc:	d1d3      	bne.n	800aa76 <_dtoa_r+0x34e>
 800aace:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aad0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	f000 8094 	beq.w	800ac02 <_dtoa_r+0x4da>
 800aada:	4b75      	ldr	r3, [pc, #468]	@ (800acb0 <_dtoa_r+0x588>)
 800aadc:	2200      	movs	r2, #0
 800aade:	4620      	mov	r0, r4
 800aae0:	4629      	mov	r1, r5
 800aae2:	f7f5 fffb 	bl	8000adc <__aeabi_dcmplt>
 800aae6:	2800      	cmp	r0, #0
 800aae8:	f000 808b 	beq.w	800ac02 <_dtoa_r+0x4da>
 800aaec:	9b03      	ldr	r3, [sp, #12]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	f000 8087 	beq.w	800ac02 <_dtoa_r+0x4da>
 800aaf4:	f1bb 0f00 	cmp.w	fp, #0
 800aaf8:	dd34      	ble.n	800ab64 <_dtoa_r+0x43c>
 800aafa:	4620      	mov	r0, r4
 800aafc:	4b6d      	ldr	r3, [pc, #436]	@ (800acb4 <_dtoa_r+0x58c>)
 800aafe:	2200      	movs	r2, #0
 800ab00:	4629      	mov	r1, r5
 800ab02:	f7f5 fd79 	bl	80005f8 <__aeabi_dmul>
 800ab06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ab0a:	f107 38ff 	add.w	r8, r7, #4294967295
 800ab0e:	3601      	adds	r6, #1
 800ab10:	465c      	mov	r4, fp
 800ab12:	4630      	mov	r0, r6
 800ab14:	f7f5 fd06 	bl	8000524 <__aeabi_i2d>
 800ab18:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ab1c:	f7f5 fd6c 	bl	80005f8 <__aeabi_dmul>
 800ab20:	4b65      	ldr	r3, [pc, #404]	@ (800acb8 <_dtoa_r+0x590>)
 800ab22:	2200      	movs	r2, #0
 800ab24:	f7f5 fbb2 	bl	800028c <__adddf3>
 800ab28:	4605      	mov	r5, r0
 800ab2a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800ab2e:	2c00      	cmp	r4, #0
 800ab30:	d16a      	bne.n	800ac08 <_dtoa_r+0x4e0>
 800ab32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab36:	4b61      	ldr	r3, [pc, #388]	@ (800acbc <_dtoa_r+0x594>)
 800ab38:	2200      	movs	r2, #0
 800ab3a:	f7f5 fba5 	bl	8000288 <__aeabi_dsub>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	460b      	mov	r3, r1
 800ab42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ab46:	462a      	mov	r2, r5
 800ab48:	4633      	mov	r3, r6
 800ab4a:	f7f5 ffe5 	bl	8000b18 <__aeabi_dcmpgt>
 800ab4e:	2800      	cmp	r0, #0
 800ab50:	f040 8298 	bne.w	800b084 <_dtoa_r+0x95c>
 800ab54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ab58:	462a      	mov	r2, r5
 800ab5a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800ab5e:	f7f5 ffbd 	bl	8000adc <__aeabi_dcmplt>
 800ab62:	bb38      	cbnz	r0, 800abb4 <_dtoa_r+0x48c>
 800ab64:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800ab68:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800ab6c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ab6e:	2b00      	cmp	r3, #0
 800ab70:	f2c0 8157 	blt.w	800ae22 <_dtoa_r+0x6fa>
 800ab74:	2f0e      	cmp	r7, #14
 800ab76:	f300 8154 	bgt.w	800ae22 <_dtoa_r+0x6fa>
 800ab7a:	4b4b      	ldr	r3, [pc, #300]	@ (800aca8 <_dtoa_r+0x580>)
 800ab7c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ab80:	ed93 7b00 	vldr	d7, [r3]
 800ab84:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	ed8d 7b00 	vstr	d7, [sp]
 800ab8c:	f280 80e5 	bge.w	800ad5a <_dtoa_r+0x632>
 800ab90:	9b03      	ldr	r3, [sp, #12]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	f300 80e1 	bgt.w	800ad5a <_dtoa_r+0x632>
 800ab98:	d10c      	bne.n	800abb4 <_dtoa_r+0x48c>
 800ab9a:	4b48      	ldr	r3, [pc, #288]	@ (800acbc <_dtoa_r+0x594>)
 800ab9c:	2200      	movs	r2, #0
 800ab9e:	ec51 0b17 	vmov	r0, r1, d7
 800aba2:	f7f5 fd29 	bl	80005f8 <__aeabi_dmul>
 800aba6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800abaa:	f7f5 ffab 	bl	8000b04 <__aeabi_dcmpge>
 800abae:	2800      	cmp	r0, #0
 800abb0:	f000 8266 	beq.w	800b080 <_dtoa_r+0x958>
 800abb4:	2400      	movs	r4, #0
 800abb6:	4625      	mov	r5, r4
 800abb8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800abba:	4656      	mov	r6, sl
 800abbc:	ea6f 0803 	mvn.w	r8, r3
 800abc0:	2700      	movs	r7, #0
 800abc2:	4621      	mov	r1, r4
 800abc4:	4648      	mov	r0, r9
 800abc6:	f000 fcbf 	bl	800b548 <_Bfree>
 800abca:	2d00      	cmp	r5, #0
 800abcc:	f000 80bd 	beq.w	800ad4a <_dtoa_r+0x622>
 800abd0:	b12f      	cbz	r7, 800abde <_dtoa_r+0x4b6>
 800abd2:	42af      	cmp	r7, r5
 800abd4:	d003      	beq.n	800abde <_dtoa_r+0x4b6>
 800abd6:	4639      	mov	r1, r7
 800abd8:	4648      	mov	r0, r9
 800abda:	f000 fcb5 	bl	800b548 <_Bfree>
 800abde:	4629      	mov	r1, r5
 800abe0:	4648      	mov	r0, r9
 800abe2:	f000 fcb1 	bl	800b548 <_Bfree>
 800abe6:	e0b0      	b.n	800ad4a <_dtoa_r+0x622>
 800abe8:	07e2      	lsls	r2, r4, #31
 800abea:	d505      	bpl.n	800abf8 <_dtoa_r+0x4d0>
 800abec:	e9d5 2300 	ldrd	r2, r3, [r5]
 800abf0:	f7f5 fd02 	bl	80005f8 <__aeabi_dmul>
 800abf4:	3601      	adds	r6, #1
 800abf6:	2301      	movs	r3, #1
 800abf8:	1064      	asrs	r4, r4, #1
 800abfa:	3508      	adds	r5, #8
 800abfc:	e762      	b.n	800aac4 <_dtoa_r+0x39c>
 800abfe:	2602      	movs	r6, #2
 800ac00:	e765      	b.n	800aace <_dtoa_r+0x3a6>
 800ac02:	9c03      	ldr	r4, [sp, #12]
 800ac04:	46b8      	mov	r8, r7
 800ac06:	e784      	b.n	800ab12 <_dtoa_r+0x3ea>
 800ac08:	4b27      	ldr	r3, [pc, #156]	@ (800aca8 <_dtoa_r+0x580>)
 800ac0a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ac0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800ac10:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ac14:	4454      	add	r4, sl
 800ac16:	2900      	cmp	r1, #0
 800ac18:	d054      	beq.n	800acc4 <_dtoa_r+0x59c>
 800ac1a:	4929      	ldr	r1, [pc, #164]	@ (800acc0 <_dtoa_r+0x598>)
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	f7f5 fe15 	bl	800084c <__aeabi_ddiv>
 800ac22:	4633      	mov	r3, r6
 800ac24:	462a      	mov	r2, r5
 800ac26:	f7f5 fb2f 	bl	8000288 <__aeabi_dsub>
 800ac2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac2e:	4656      	mov	r6, sl
 800ac30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac34:	f7f5 ff90 	bl	8000b58 <__aeabi_d2iz>
 800ac38:	4605      	mov	r5, r0
 800ac3a:	f7f5 fc73 	bl	8000524 <__aeabi_i2d>
 800ac3e:	4602      	mov	r2, r0
 800ac40:	460b      	mov	r3, r1
 800ac42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac46:	f7f5 fb1f 	bl	8000288 <__aeabi_dsub>
 800ac4a:	3530      	adds	r5, #48	@ 0x30
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac54:	f806 5b01 	strb.w	r5, [r6], #1
 800ac58:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac5c:	f7f5 ff3e 	bl	8000adc <__aeabi_dcmplt>
 800ac60:	2800      	cmp	r0, #0
 800ac62:	d172      	bne.n	800ad4a <_dtoa_r+0x622>
 800ac64:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ac68:	4911      	ldr	r1, [pc, #68]	@ (800acb0 <_dtoa_r+0x588>)
 800ac6a:	2000      	movs	r0, #0
 800ac6c:	f7f5 fb0c 	bl	8000288 <__aeabi_dsub>
 800ac70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ac74:	f7f5 ff32 	bl	8000adc <__aeabi_dcmplt>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	f040 80b4 	bne.w	800ade6 <_dtoa_r+0x6be>
 800ac7e:	42a6      	cmp	r6, r4
 800ac80:	f43f af70 	beq.w	800ab64 <_dtoa_r+0x43c>
 800ac84:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ac88:	4b0a      	ldr	r3, [pc, #40]	@ (800acb4 <_dtoa_r+0x58c>)
 800ac8a:	2200      	movs	r2, #0
 800ac8c:	f7f5 fcb4 	bl	80005f8 <__aeabi_dmul>
 800ac90:	4b08      	ldr	r3, [pc, #32]	@ (800acb4 <_dtoa_r+0x58c>)
 800ac92:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800ac96:	2200      	movs	r2, #0
 800ac98:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ac9c:	f7f5 fcac 	bl	80005f8 <__aeabi_dmul>
 800aca0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800aca4:	e7c4      	b.n	800ac30 <_dtoa_r+0x508>
 800aca6:	bf00      	nop
 800aca8:	0800ccc0 	.word	0x0800ccc0
 800acac:	0800cc98 	.word	0x0800cc98
 800acb0:	3ff00000 	.word	0x3ff00000
 800acb4:	40240000 	.word	0x40240000
 800acb8:	401c0000 	.word	0x401c0000
 800acbc:	40140000 	.word	0x40140000
 800acc0:	3fe00000 	.word	0x3fe00000
 800acc4:	4631      	mov	r1, r6
 800acc6:	4628      	mov	r0, r5
 800acc8:	f7f5 fc96 	bl	80005f8 <__aeabi_dmul>
 800accc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800acd0:	9413      	str	r4, [sp, #76]	@ 0x4c
 800acd2:	4656      	mov	r6, sl
 800acd4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acd8:	f7f5 ff3e 	bl	8000b58 <__aeabi_d2iz>
 800acdc:	4605      	mov	r5, r0
 800acde:	f7f5 fc21 	bl	8000524 <__aeabi_i2d>
 800ace2:	4602      	mov	r2, r0
 800ace4:	460b      	mov	r3, r1
 800ace6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800acea:	f7f5 facd 	bl	8000288 <__aeabi_dsub>
 800acee:	3530      	adds	r5, #48	@ 0x30
 800acf0:	f806 5b01 	strb.w	r5, [r6], #1
 800acf4:	4602      	mov	r2, r0
 800acf6:	460b      	mov	r3, r1
 800acf8:	42a6      	cmp	r6, r4
 800acfa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800acfe:	f04f 0200 	mov.w	r2, #0
 800ad02:	d124      	bne.n	800ad4e <_dtoa_r+0x626>
 800ad04:	4baf      	ldr	r3, [pc, #700]	@ (800afc4 <_dtoa_r+0x89c>)
 800ad06:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800ad0a:	f7f5 fabf 	bl	800028c <__adddf3>
 800ad0e:	4602      	mov	r2, r0
 800ad10:	460b      	mov	r3, r1
 800ad12:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad16:	f7f5 feff 	bl	8000b18 <__aeabi_dcmpgt>
 800ad1a:	2800      	cmp	r0, #0
 800ad1c:	d163      	bne.n	800ade6 <_dtoa_r+0x6be>
 800ad1e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800ad22:	49a8      	ldr	r1, [pc, #672]	@ (800afc4 <_dtoa_r+0x89c>)
 800ad24:	2000      	movs	r0, #0
 800ad26:	f7f5 faaf 	bl	8000288 <__aeabi_dsub>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ad32:	f7f5 fed3 	bl	8000adc <__aeabi_dcmplt>
 800ad36:	2800      	cmp	r0, #0
 800ad38:	f43f af14 	beq.w	800ab64 <_dtoa_r+0x43c>
 800ad3c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800ad3e:	1e73      	subs	r3, r6, #1
 800ad40:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ad42:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ad46:	2b30      	cmp	r3, #48	@ 0x30
 800ad48:	d0f8      	beq.n	800ad3c <_dtoa_r+0x614>
 800ad4a:	4647      	mov	r7, r8
 800ad4c:	e03b      	b.n	800adc6 <_dtoa_r+0x69e>
 800ad4e:	4b9e      	ldr	r3, [pc, #632]	@ (800afc8 <_dtoa_r+0x8a0>)
 800ad50:	f7f5 fc52 	bl	80005f8 <__aeabi_dmul>
 800ad54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ad58:	e7bc      	b.n	800acd4 <_dtoa_r+0x5ac>
 800ad5a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800ad5e:	4656      	mov	r6, sl
 800ad60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad64:	4620      	mov	r0, r4
 800ad66:	4629      	mov	r1, r5
 800ad68:	f7f5 fd70 	bl	800084c <__aeabi_ddiv>
 800ad6c:	f7f5 fef4 	bl	8000b58 <__aeabi_d2iz>
 800ad70:	4680      	mov	r8, r0
 800ad72:	f7f5 fbd7 	bl	8000524 <__aeabi_i2d>
 800ad76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad7a:	f7f5 fc3d 	bl	80005f8 <__aeabi_dmul>
 800ad7e:	4602      	mov	r2, r0
 800ad80:	460b      	mov	r3, r1
 800ad82:	4620      	mov	r0, r4
 800ad84:	4629      	mov	r1, r5
 800ad86:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800ad8a:	f7f5 fa7d 	bl	8000288 <__aeabi_dsub>
 800ad8e:	f806 4b01 	strb.w	r4, [r6], #1
 800ad92:	9d03      	ldr	r5, [sp, #12]
 800ad94:	eba6 040a 	sub.w	r4, r6, sl
 800ad98:	42a5      	cmp	r5, r4
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	460b      	mov	r3, r1
 800ad9e:	d133      	bne.n	800ae08 <_dtoa_r+0x6e0>
 800ada0:	f7f5 fa74 	bl	800028c <__adddf3>
 800ada4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ada8:	4604      	mov	r4, r0
 800adaa:	460d      	mov	r5, r1
 800adac:	f7f5 feb4 	bl	8000b18 <__aeabi_dcmpgt>
 800adb0:	b9c0      	cbnz	r0, 800ade4 <_dtoa_r+0x6bc>
 800adb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800adb6:	4620      	mov	r0, r4
 800adb8:	4629      	mov	r1, r5
 800adba:	f7f5 fe85 	bl	8000ac8 <__aeabi_dcmpeq>
 800adbe:	b110      	cbz	r0, 800adc6 <_dtoa_r+0x69e>
 800adc0:	f018 0f01 	tst.w	r8, #1
 800adc4:	d10e      	bne.n	800ade4 <_dtoa_r+0x6bc>
 800adc6:	9902      	ldr	r1, [sp, #8]
 800adc8:	4648      	mov	r0, r9
 800adca:	f000 fbbd 	bl	800b548 <_Bfree>
 800adce:	2300      	movs	r3, #0
 800add0:	7033      	strb	r3, [r6, #0]
 800add2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800add4:	3701      	adds	r7, #1
 800add6:	601f      	str	r7, [r3, #0]
 800add8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800adda:	2b00      	cmp	r3, #0
 800addc:	f000 824b 	beq.w	800b276 <_dtoa_r+0xb4e>
 800ade0:	601e      	str	r6, [r3, #0]
 800ade2:	e248      	b.n	800b276 <_dtoa_r+0xb4e>
 800ade4:	46b8      	mov	r8, r7
 800ade6:	4633      	mov	r3, r6
 800ade8:	461e      	mov	r6, r3
 800adea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800adee:	2a39      	cmp	r2, #57	@ 0x39
 800adf0:	d106      	bne.n	800ae00 <_dtoa_r+0x6d8>
 800adf2:	459a      	cmp	sl, r3
 800adf4:	d1f8      	bne.n	800ade8 <_dtoa_r+0x6c0>
 800adf6:	2230      	movs	r2, #48	@ 0x30
 800adf8:	f108 0801 	add.w	r8, r8, #1
 800adfc:	f88a 2000 	strb.w	r2, [sl]
 800ae00:	781a      	ldrb	r2, [r3, #0]
 800ae02:	3201      	adds	r2, #1
 800ae04:	701a      	strb	r2, [r3, #0]
 800ae06:	e7a0      	b.n	800ad4a <_dtoa_r+0x622>
 800ae08:	4b6f      	ldr	r3, [pc, #444]	@ (800afc8 <_dtoa_r+0x8a0>)
 800ae0a:	2200      	movs	r2, #0
 800ae0c:	f7f5 fbf4 	bl	80005f8 <__aeabi_dmul>
 800ae10:	2200      	movs	r2, #0
 800ae12:	2300      	movs	r3, #0
 800ae14:	4604      	mov	r4, r0
 800ae16:	460d      	mov	r5, r1
 800ae18:	f7f5 fe56 	bl	8000ac8 <__aeabi_dcmpeq>
 800ae1c:	2800      	cmp	r0, #0
 800ae1e:	d09f      	beq.n	800ad60 <_dtoa_r+0x638>
 800ae20:	e7d1      	b.n	800adc6 <_dtoa_r+0x69e>
 800ae22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ae24:	2a00      	cmp	r2, #0
 800ae26:	f000 80ea 	beq.w	800affe <_dtoa_r+0x8d6>
 800ae2a:	9a07      	ldr	r2, [sp, #28]
 800ae2c:	2a01      	cmp	r2, #1
 800ae2e:	f300 80cd 	bgt.w	800afcc <_dtoa_r+0x8a4>
 800ae32:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ae34:	2a00      	cmp	r2, #0
 800ae36:	f000 80c1 	beq.w	800afbc <_dtoa_r+0x894>
 800ae3a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800ae3e:	9c08      	ldr	r4, [sp, #32]
 800ae40:	9e00      	ldr	r6, [sp, #0]
 800ae42:	9a00      	ldr	r2, [sp, #0]
 800ae44:	441a      	add	r2, r3
 800ae46:	9200      	str	r2, [sp, #0]
 800ae48:	9a06      	ldr	r2, [sp, #24]
 800ae4a:	2101      	movs	r1, #1
 800ae4c:	441a      	add	r2, r3
 800ae4e:	4648      	mov	r0, r9
 800ae50:	9206      	str	r2, [sp, #24]
 800ae52:	f000 fc2d 	bl	800b6b0 <__i2b>
 800ae56:	4605      	mov	r5, r0
 800ae58:	b166      	cbz	r6, 800ae74 <_dtoa_r+0x74c>
 800ae5a:	9b06      	ldr	r3, [sp, #24]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	dd09      	ble.n	800ae74 <_dtoa_r+0x74c>
 800ae60:	42b3      	cmp	r3, r6
 800ae62:	9a00      	ldr	r2, [sp, #0]
 800ae64:	bfa8      	it	ge
 800ae66:	4633      	movge	r3, r6
 800ae68:	1ad2      	subs	r2, r2, r3
 800ae6a:	9200      	str	r2, [sp, #0]
 800ae6c:	9a06      	ldr	r2, [sp, #24]
 800ae6e:	1af6      	subs	r6, r6, r3
 800ae70:	1ad3      	subs	r3, r2, r3
 800ae72:	9306      	str	r3, [sp, #24]
 800ae74:	9b08      	ldr	r3, [sp, #32]
 800ae76:	b30b      	cbz	r3, 800aebc <_dtoa_r+0x794>
 800ae78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ae7a:	2b00      	cmp	r3, #0
 800ae7c:	f000 80c6 	beq.w	800b00c <_dtoa_r+0x8e4>
 800ae80:	2c00      	cmp	r4, #0
 800ae82:	f000 80c0 	beq.w	800b006 <_dtoa_r+0x8de>
 800ae86:	4629      	mov	r1, r5
 800ae88:	4622      	mov	r2, r4
 800ae8a:	4648      	mov	r0, r9
 800ae8c:	f000 fcc8 	bl	800b820 <__pow5mult>
 800ae90:	9a02      	ldr	r2, [sp, #8]
 800ae92:	4601      	mov	r1, r0
 800ae94:	4605      	mov	r5, r0
 800ae96:	4648      	mov	r0, r9
 800ae98:	f000 fc20 	bl	800b6dc <__multiply>
 800ae9c:	9902      	ldr	r1, [sp, #8]
 800ae9e:	4680      	mov	r8, r0
 800aea0:	4648      	mov	r0, r9
 800aea2:	f000 fb51 	bl	800b548 <_Bfree>
 800aea6:	9b08      	ldr	r3, [sp, #32]
 800aea8:	1b1b      	subs	r3, r3, r4
 800aeaa:	9308      	str	r3, [sp, #32]
 800aeac:	f000 80b1 	beq.w	800b012 <_dtoa_r+0x8ea>
 800aeb0:	9a08      	ldr	r2, [sp, #32]
 800aeb2:	4641      	mov	r1, r8
 800aeb4:	4648      	mov	r0, r9
 800aeb6:	f000 fcb3 	bl	800b820 <__pow5mult>
 800aeba:	9002      	str	r0, [sp, #8]
 800aebc:	2101      	movs	r1, #1
 800aebe:	4648      	mov	r0, r9
 800aec0:	f000 fbf6 	bl	800b6b0 <__i2b>
 800aec4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800aec6:	4604      	mov	r4, r0
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	f000 81d8 	beq.w	800b27e <_dtoa_r+0xb56>
 800aece:	461a      	mov	r2, r3
 800aed0:	4601      	mov	r1, r0
 800aed2:	4648      	mov	r0, r9
 800aed4:	f000 fca4 	bl	800b820 <__pow5mult>
 800aed8:	9b07      	ldr	r3, [sp, #28]
 800aeda:	2b01      	cmp	r3, #1
 800aedc:	4604      	mov	r4, r0
 800aede:	f300 809f 	bgt.w	800b020 <_dtoa_r+0x8f8>
 800aee2:	9b04      	ldr	r3, [sp, #16]
 800aee4:	2b00      	cmp	r3, #0
 800aee6:	f040 8097 	bne.w	800b018 <_dtoa_r+0x8f0>
 800aeea:	9b05      	ldr	r3, [sp, #20]
 800aeec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	f040 8093 	bne.w	800b01c <_dtoa_r+0x8f4>
 800aef6:	9b05      	ldr	r3, [sp, #20]
 800aef8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800aefc:	0d1b      	lsrs	r3, r3, #20
 800aefe:	051b      	lsls	r3, r3, #20
 800af00:	b133      	cbz	r3, 800af10 <_dtoa_r+0x7e8>
 800af02:	9b00      	ldr	r3, [sp, #0]
 800af04:	3301      	adds	r3, #1
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	9b06      	ldr	r3, [sp, #24]
 800af0a:	3301      	adds	r3, #1
 800af0c:	9306      	str	r3, [sp, #24]
 800af0e:	2301      	movs	r3, #1
 800af10:	9308      	str	r3, [sp, #32]
 800af12:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800af14:	2b00      	cmp	r3, #0
 800af16:	f000 81b8 	beq.w	800b28a <_dtoa_r+0xb62>
 800af1a:	6923      	ldr	r3, [r4, #16]
 800af1c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800af20:	6918      	ldr	r0, [r3, #16]
 800af22:	f000 fb79 	bl	800b618 <__hi0bits>
 800af26:	f1c0 0020 	rsb	r0, r0, #32
 800af2a:	9b06      	ldr	r3, [sp, #24]
 800af2c:	4418      	add	r0, r3
 800af2e:	f010 001f 	ands.w	r0, r0, #31
 800af32:	f000 8082 	beq.w	800b03a <_dtoa_r+0x912>
 800af36:	f1c0 0320 	rsb	r3, r0, #32
 800af3a:	2b04      	cmp	r3, #4
 800af3c:	dd73      	ble.n	800b026 <_dtoa_r+0x8fe>
 800af3e:	9b00      	ldr	r3, [sp, #0]
 800af40:	f1c0 001c 	rsb	r0, r0, #28
 800af44:	4403      	add	r3, r0
 800af46:	9300      	str	r3, [sp, #0]
 800af48:	9b06      	ldr	r3, [sp, #24]
 800af4a:	4403      	add	r3, r0
 800af4c:	4406      	add	r6, r0
 800af4e:	9306      	str	r3, [sp, #24]
 800af50:	9b00      	ldr	r3, [sp, #0]
 800af52:	2b00      	cmp	r3, #0
 800af54:	dd05      	ble.n	800af62 <_dtoa_r+0x83a>
 800af56:	9902      	ldr	r1, [sp, #8]
 800af58:	461a      	mov	r2, r3
 800af5a:	4648      	mov	r0, r9
 800af5c:	f000 fcba 	bl	800b8d4 <__lshift>
 800af60:	9002      	str	r0, [sp, #8]
 800af62:	9b06      	ldr	r3, [sp, #24]
 800af64:	2b00      	cmp	r3, #0
 800af66:	dd05      	ble.n	800af74 <_dtoa_r+0x84c>
 800af68:	4621      	mov	r1, r4
 800af6a:	461a      	mov	r2, r3
 800af6c:	4648      	mov	r0, r9
 800af6e:	f000 fcb1 	bl	800b8d4 <__lshift>
 800af72:	4604      	mov	r4, r0
 800af74:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800af76:	2b00      	cmp	r3, #0
 800af78:	d061      	beq.n	800b03e <_dtoa_r+0x916>
 800af7a:	9802      	ldr	r0, [sp, #8]
 800af7c:	4621      	mov	r1, r4
 800af7e:	f000 fd15 	bl	800b9ac <__mcmp>
 800af82:	2800      	cmp	r0, #0
 800af84:	da5b      	bge.n	800b03e <_dtoa_r+0x916>
 800af86:	2300      	movs	r3, #0
 800af88:	9902      	ldr	r1, [sp, #8]
 800af8a:	220a      	movs	r2, #10
 800af8c:	4648      	mov	r0, r9
 800af8e:	f000 fafd 	bl	800b58c <__multadd>
 800af92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af94:	9002      	str	r0, [sp, #8]
 800af96:	f107 38ff 	add.w	r8, r7, #4294967295
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	f000 8177 	beq.w	800b28e <_dtoa_r+0xb66>
 800afa0:	4629      	mov	r1, r5
 800afa2:	2300      	movs	r3, #0
 800afa4:	220a      	movs	r2, #10
 800afa6:	4648      	mov	r0, r9
 800afa8:	f000 faf0 	bl	800b58c <__multadd>
 800afac:	f1bb 0f00 	cmp.w	fp, #0
 800afb0:	4605      	mov	r5, r0
 800afb2:	dc6f      	bgt.n	800b094 <_dtoa_r+0x96c>
 800afb4:	9b07      	ldr	r3, [sp, #28]
 800afb6:	2b02      	cmp	r3, #2
 800afb8:	dc49      	bgt.n	800b04e <_dtoa_r+0x926>
 800afba:	e06b      	b.n	800b094 <_dtoa_r+0x96c>
 800afbc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800afbe:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800afc2:	e73c      	b.n	800ae3e <_dtoa_r+0x716>
 800afc4:	3fe00000 	.word	0x3fe00000
 800afc8:	40240000 	.word	0x40240000
 800afcc:	9b03      	ldr	r3, [sp, #12]
 800afce:	1e5c      	subs	r4, r3, #1
 800afd0:	9b08      	ldr	r3, [sp, #32]
 800afd2:	42a3      	cmp	r3, r4
 800afd4:	db09      	blt.n	800afea <_dtoa_r+0x8c2>
 800afd6:	1b1c      	subs	r4, r3, r4
 800afd8:	9b03      	ldr	r3, [sp, #12]
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f6bf af30 	bge.w	800ae40 <_dtoa_r+0x718>
 800afe0:	9b00      	ldr	r3, [sp, #0]
 800afe2:	9a03      	ldr	r2, [sp, #12]
 800afe4:	1a9e      	subs	r6, r3, r2
 800afe6:	2300      	movs	r3, #0
 800afe8:	e72b      	b.n	800ae42 <_dtoa_r+0x71a>
 800afea:	9b08      	ldr	r3, [sp, #32]
 800afec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800afee:	9408      	str	r4, [sp, #32]
 800aff0:	1ae3      	subs	r3, r4, r3
 800aff2:	441a      	add	r2, r3
 800aff4:	9e00      	ldr	r6, [sp, #0]
 800aff6:	9b03      	ldr	r3, [sp, #12]
 800aff8:	920d      	str	r2, [sp, #52]	@ 0x34
 800affa:	2400      	movs	r4, #0
 800affc:	e721      	b.n	800ae42 <_dtoa_r+0x71a>
 800affe:	9c08      	ldr	r4, [sp, #32]
 800b000:	9e00      	ldr	r6, [sp, #0]
 800b002:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800b004:	e728      	b.n	800ae58 <_dtoa_r+0x730>
 800b006:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800b00a:	e751      	b.n	800aeb0 <_dtoa_r+0x788>
 800b00c:	9a08      	ldr	r2, [sp, #32]
 800b00e:	9902      	ldr	r1, [sp, #8]
 800b010:	e750      	b.n	800aeb4 <_dtoa_r+0x78c>
 800b012:	f8cd 8008 	str.w	r8, [sp, #8]
 800b016:	e751      	b.n	800aebc <_dtoa_r+0x794>
 800b018:	2300      	movs	r3, #0
 800b01a:	e779      	b.n	800af10 <_dtoa_r+0x7e8>
 800b01c:	9b04      	ldr	r3, [sp, #16]
 800b01e:	e777      	b.n	800af10 <_dtoa_r+0x7e8>
 800b020:	2300      	movs	r3, #0
 800b022:	9308      	str	r3, [sp, #32]
 800b024:	e779      	b.n	800af1a <_dtoa_r+0x7f2>
 800b026:	d093      	beq.n	800af50 <_dtoa_r+0x828>
 800b028:	9a00      	ldr	r2, [sp, #0]
 800b02a:	331c      	adds	r3, #28
 800b02c:	441a      	add	r2, r3
 800b02e:	9200      	str	r2, [sp, #0]
 800b030:	9a06      	ldr	r2, [sp, #24]
 800b032:	441a      	add	r2, r3
 800b034:	441e      	add	r6, r3
 800b036:	9206      	str	r2, [sp, #24]
 800b038:	e78a      	b.n	800af50 <_dtoa_r+0x828>
 800b03a:	4603      	mov	r3, r0
 800b03c:	e7f4      	b.n	800b028 <_dtoa_r+0x900>
 800b03e:	9b03      	ldr	r3, [sp, #12]
 800b040:	2b00      	cmp	r3, #0
 800b042:	46b8      	mov	r8, r7
 800b044:	dc20      	bgt.n	800b088 <_dtoa_r+0x960>
 800b046:	469b      	mov	fp, r3
 800b048:	9b07      	ldr	r3, [sp, #28]
 800b04a:	2b02      	cmp	r3, #2
 800b04c:	dd1e      	ble.n	800b08c <_dtoa_r+0x964>
 800b04e:	f1bb 0f00 	cmp.w	fp, #0
 800b052:	f47f adb1 	bne.w	800abb8 <_dtoa_r+0x490>
 800b056:	4621      	mov	r1, r4
 800b058:	465b      	mov	r3, fp
 800b05a:	2205      	movs	r2, #5
 800b05c:	4648      	mov	r0, r9
 800b05e:	f000 fa95 	bl	800b58c <__multadd>
 800b062:	4601      	mov	r1, r0
 800b064:	4604      	mov	r4, r0
 800b066:	9802      	ldr	r0, [sp, #8]
 800b068:	f000 fca0 	bl	800b9ac <__mcmp>
 800b06c:	2800      	cmp	r0, #0
 800b06e:	f77f ada3 	ble.w	800abb8 <_dtoa_r+0x490>
 800b072:	4656      	mov	r6, sl
 800b074:	2331      	movs	r3, #49	@ 0x31
 800b076:	f806 3b01 	strb.w	r3, [r6], #1
 800b07a:	f108 0801 	add.w	r8, r8, #1
 800b07e:	e59f      	b.n	800abc0 <_dtoa_r+0x498>
 800b080:	9c03      	ldr	r4, [sp, #12]
 800b082:	46b8      	mov	r8, r7
 800b084:	4625      	mov	r5, r4
 800b086:	e7f4      	b.n	800b072 <_dtoa_r+0x94a>
 800b088:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800b08c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b08e:	2b00      	cmp	r3, #0
 800b090:	f000 8101 	beq.w	800b296 <_dtoa_r+0xb6e>
 800b094:	2e00      	cmp	r6, #0
 800b096:	dd05      	ble.n	800b0a4 <_dtoa_r+0x97c>
 800b098:	4629      	mov	r1, r5
 800b09a:	4632      	mov	r2, r6
 800b09c:	4648      	mov	r0, r9
 800b09e:	f000 fc19 	bl	800b8d4 <__lshift>
 800b0a2:	4605      	mov	r5, r0
 800b0a4:	9b08      	ldr	r3, [sp, #32]
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d05c      	beq.n	800b164 <_dtoa_r+0xa3c>
 800b0aa:	6869      	ldr	r1, [r5, #4]
 800b0ac:	4648      	mov	r0, r9
 800b0ae:	f000 fa0b 	bl	800b4c8 <_Balloc>
 800b0b2:	4606      	mov	r6, r0
 800b0b4:	b928      	cbnz	r0, 800b0c2 <_dtoa_r+0x99a>
 800b0b6:	4b82      	ldr	r3, [pc, #520]	@ (800b2c0 <_dtoa_r+0xb98>)
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800b0be:	f7ff bb4a 	b.w	800a756 <_dtoa_r+0x2e>
 800b0c2:	692a      	ldr	r2, [r5, #16]
 800b0c4:	3202      	adds	r2, #2
 800b0c6:	0092      	lsls	r2, r2, #2
 800b0c8:	f105 010c 	add.w	r1, r5, #12
 800b0cc:	300c      	adds	r0, #12
 800b0ce:	f001 f969 	bl	800c3a4 <memcpy>
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	4631      	mov	r1, r6
 800b0d6:	4648      	mov	r0, r9
 800b0d8:	f000 fbfc 	bl	800b8d4 <__lshift>
 800b0dc:	f10a 0301 	add.w	r3, sl, #1
 800b0e0:	9300      	str	r3, [sp, #0]
 800b0e2:	eb0a 030b 	add.w	r3, sl, fp
 800b0e6:	9308      	str	r3, [sp, #32]
 800b0e8:	9b04      	ldr	r3, [sp, #16]
 800b0ea:	f003 0301 	and.w	r3, r3, #1
 800b0ee:	462f      	mov	r7, r5
 800b0f0:	9306      	str	r3, [sp, #24]
 800b0f2:	4605      	mov	r5, r0
 800b0f4:	9b00      	ldr	r3, [sp, #0]
 800b0f6:	9802      	ldr	r0, [sp, #8]
 800b0f8:	4621      	mov	r1, r4
 800b0fa:	f103 3bff 	add.w	fp, r3, #4294967295
 800b0fe:	f7ff fa8a 	bl	800a616 <quorem>
 800b102:	4603      	mov	r3, r0
 800b104:	3330      	adds	r3, #48	@ 0x30
 800b106:	9003      	str	r0, [sp, #12]
 800b108:	4639      	mov	r1, r7
 800b10a:	9802      	ldr	r0, [sp, #8]
 800b10c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b10e:	f000 fc4d 	bl	800b9ac <__mcmp>
 800b112:	462a      	mov	r2, r5
 800b114:	9004      	str	r0, [sp, #16]
 800b116:	4621      	mov	r1, r4
 800b118:	4648      	mov	r0, r9
 800b11a:	f000 fc63 	bl	800b9e4 <__mdiff>
 800b11e:	68c2      	ldr	r2, [r0, #12]
 800b120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b122:	4606      	mov	r6, r0
 800b124:	bb02      	cbnz	r2, 800b168 <_dtoa_r+0xa40>
 800b126:	4601      	mov	r1, r0
 800b128:	9802      	ldr	r0, [sp, #8]
 800b12a:	f000 fc3f 	bl	800b9ac <__mcmp>
 800b12e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b130:	4602      	mov	r2, r0
 800b132:	4631      	mov	r1, r6
 800b134:	4648      	mov	r0, r9
 800b136:	920c      	str	r2, [sp, #48]	@ 0x30
 800b138:	9309      	str	r3, [sp, #36]	@ 0x24
 800b13a:	f000 fa05 	bl	800b548 <_Bfree>
 800b13e:	9b07      	ldr	r3, [sp, #28]
 800b140:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800b142:	9e00      	ldr	r6, [sp, #0]
 800b144:	ea42 0103 	orr.w	r1, r2, r3
 800b148:	9b06      	ldr	r3, [sp, #24]
 800b14a:	4319      	orrs	r1, r3
 800b14c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b14e:	d10d      	bne.n	800b16c <_dtoa_r+0xa44>
 800b150:	2b39      	cmp	r3, #57	@ 0x39
 800b152:	d027      	beq.n	800b1a4 <_dtoa_r+0xa7c>
 800b154:	9a04      	ldr	r2, [sp, #16]
 800b156:	2a00      	cmp	r2, #0
 800b158:	dd01      	ble.n	800b15e <_dtoa_r+0xa36>
 800b15a:	9b03      	ldr	r3, [sp, #12]
 800b15c:	3331      	adds	r3, #49	@ 0x31
 800b15e:	f88b 3000 	strb.w	r3, [fp]
 800b162:	e52e      	b.n	800abc2 <_dtoa_r+0x49a>
 800b164:	4628      	mov	r0, r5
 800b166:	e7b9      	b.n	800b0dc <_dtoa_r+0x9b4>
 800b168:	2201      	movs	r2, #1
 800b16a:	e7e2      	b.n	800b132 <_dtoa_r+0xa0a>
 800b16c:	9904      	ldr	r1, [sp, #16]
 800b16e:	2900      	cmp	r1, #0
 800b170:	db04      	blt.n	800b17c <_dtoa_r+0xa54>
 800b172:	9807      	ldr	r0, [sp, #28]
 800b174:	4301      	orrs	r1, r0
 800b176:	9806      	ldr	r0, [sp, #24]
 800b178:	4301      	orrs	r1, r0
 800b17a:	d120      	bne.n	800b1be <_dtoa_r+0xa96>
 800b17c:	2a00      	cmp	r2, #0
 800b17e:	ddee      	ble.n	800b15e <_dtoa_r+0xa36>
 800b180:	9902      	ldr	r1, [sp, #8]
 800b182:	9300      	str	r3, [sp, #0]
 800b184:	2201      	movs	r2, #1
 800b186:	4648      	mov	r0, r9
 800b188:	f000 fba4 	bl	800b8d4 <__lshift>
 800b18c:	4621      	mov	r1, r4
 800b18e:	9002      	str	r0, [sp, #8]
 800b190:	f000 fc0c 	bl	800b9ac <__mcmp>
 800b194:	2800      	cmp	r0, #0
 800b196:	9b00      	ldr	r3, [sp, #0]
 800b198:	dc02      	bgt.n	800b1a0 <_dtoa_r+0xa78>
 800b19a:	d1e0      	bne.n	800b15e <_dtoa_r+0xa36>
 800b19c:	07da      	lsls	r2, r3, #31
 800b19e:	d5de      	bpl.n	800b15e <_dtoa_r+0xa36>
 800b1a0:	2b39      	cmp	r3, #57	@ 0x39
 800b1a2:	d1da      	bne.n	800b15a <_dtoa_r+0xa32>
 800b1a4:	2339      	movs	r3, #57	@ 0x39
 800b1a6:	f88b 3000 	strb.w	r3, [fp]
 800b1aa:	4633      	mov	r3, r6
 800b1ac:	461e      	mov	r6, r3
 800b1ae:	3b01      	subs	r3, #1
 800b1b0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800b1b4:	2a39      	cmp	r2, #57	@ 0x39
 800b1b6:	d04e      	beq.n	800b256 <_dtoa_r+0xb2e>
 800b1b8:	3201      	adds	r2, #1
 800b1ba:	701a      	strb	r2, [r3, #0]
 800b1bc:	e501      	b.n	800abc2 <_dtoa_r+0x49a>
 800b1be:	2a00      	cmp	r2, #0
 800b1c0:	dd03      	ble.n	800b1ca <_dtoa_r+0xaa2>
 800b1c2:	2b39      	cmp	r3, #57	@ 0x39
 800b1c4:	d0ee      	beq.n	800b1a4 <_dtoa_r+0xa7c>
 800b1c6:	3301      	adds	r3, #1
 800b1c8:	e7c9      	b.n	800b15e <_dtoa_r+0xa36>
 800b1ca:	9a00      	ldr	r2, [sp, #0]
 800b1cc:	9908      	ldr	r1, [sp, #32]
 800b1ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 800b1d2:	428a      	cmp	r2, r1
 800b1d4:	d028      	beq.n	800b228 <_dtoa_r+0xb00>
 800b1d6:	9902      	ldr	r1, [sp, #8]
 800b1d8:	2300      	movs	r3, #0
 800b1da:	220a      	movs	r2, #10
 800b1dc:	4648      	mov	r0, r9
 800b1de:	f000 f9d5 	bl	800b58c <__multadd>
 800b1e2:	42af      	cmp	r7, r5
 800b1e4:	9002      	str	r0, [sp, #8]
 800b1e6:	f04f 0300 	mov.w	r3, #0
 800b1ea:	f04f 020a 	mov.w	r2, #10
 800b1ee:	4639      	mov	r1, r7
 800b1f0:	4648      	mov	r0, r9
 800b1f2:	d107      	bne.n	800b204 <_dtoa_r+0xadc>
 800b1f4:	f000 f9ca 	bl	800b58c <__multadd>
 800b1f8:	4607      	mov	r7, r0
 800b1fa:	4605      	mov	r5, r0
 800b1fc:	9b00      	ldr	r3, [sp, #0]
 800b1fe:	3301      	adds	r3, #1
 800b200:	9300      	str	r3, [sp, #0]
 800b202:	e777      	b.n	800b0f4 <_dtoa_r+0x9cc>
 800b204:	f000 f9c2 	bl	800b58c <__multadd>
 800b208:	4629      	mov	r1, r5
 800b20a:	4607      	mov	r7, r0
 800b20c:	2300      	movs	r3, #0
 800b20e:	220a      	movs	r2, #10
 800b210:	4648      	mov	r0, r9
 800b212:	f000 f9bb 	bl	800b58c <__multadd>
 800b216:	4605      	mov	r5, r0
 800b218:	e7f0      	b.n	800b1fc <_dtoa_r+0xad4>
 800b21a:	f1bb 0f00 	cmp.w	fp, #0
 800b21e:	bfcc      	ite	gt
 800b220:	465e      	movgt	r6, fp
 800b222:	2601      	movle	r6, #1
 800b224:	4456      	add	r6, sl
 800b226:	2700      	movs	r7, #0
 800b228:	9902      	ldr	r1, [sp, #8]
 800b22a:	9300      	str	r3, [sp, #0]
 800b22c:	2201      	movs	r2, #1
 800b22e:	4648      	mov	r0, r9
 800b230:	f000 fb50 	bl	800b8d4 <__lshift>
 800b234:	4621      	mov	r1, r4
 800b236:	9002      	str	r0, [sp, #8]
 800b238:	f000 fbb8 	bl	800b9ac <__mcmp>
 800b23c:	2800      	cmp	r0, #0
 800b23e:	dcb4      	bgt.n	800b1aa <_dtoa_r+0xa82>
 800b240:	d102      	bne.n	800b248 <_dtoa_r+0xb20>
 800b242:	9b00      	ldr	r3, [sp, #0]
 800b244:	07db      	lsls	r3, r3, #31
 800b246:	d4b0      	bmi.n	800b1aa <_dtoa_r+0xa82>
 800b248:	4633      	mov	r3, r6
 800b24a:	461e      	mov	r6, r3
 800b24c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b250:	2a30      	cmp	r2, #48	@ 0x30
 800b252:	d0fa      	beq.n	800b24a <_dtoa_r+0xb22>
 800b254:	e4b5      	b.n	800abc2 <_dtoa_r+0x49a>
 800b256:	459a      	cmp	sl, r3
 800b258:	d1a8      	bne.n	800b1ac <_dtoa_r+0xa84>
 800b25a:	2331      	movs	r3, #49	@ 0x31
 800b25c:	f108 0801 	add.w	r8, r8, #1
 800b260:	f88a 3000 	strb.w	r3, [sl]
 800b264:	e4ad      	b.n	800abc2 <_dtoa_r+0x49a>
 800b266:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b268:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800b2c4 <_dtoa_r+0xb9c>
 800b26c:	b11b      	cbz	r3, 800b276 <_dtoa_r+0xb4e>
 800b26e:	f10a 0308 	add.w	r3, sl, #8
 800b272:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b274:	6013      	str	r3, [r2, #0]
 800b276:	4650      	mov	r0, sl
 800b278:	b017      	add	sp, #92	@ 0x5c
 800b27a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b27e:	9b07      	ldr	r3, [sp, #28]
 800b280:	2b01      	cmp	r3, #1
 800b282:	f77f ae2e 	ble.w	800aee2 <_dtoa_r+0x7ba>
 800b286:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b288:	9308      	str	r3, [sp, #32]
 800b28a:	2001      	movs	r0, #1
 800b28c:	e64d      	b.n	800af2a <_dtoa_r+0x802>
 800b28e:	f1bb 0f00 	cmp.w	fp, #0
 800b292:	f77f aed9 	ble.w	800b048 <_dtoa_r+0x920>
 800b296:	4656      	mov	r6, sl
 800b298:	9802      	ldr	r0, [sp, #8]
 800b29a:	4621      	mov	r1, r4
 800b29c:	f7ff f9bb 	bl	800a616 <quorem>
 800b2a0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800b2a4:	f806 3b01 	strb.w	r3, [r6], #1
 800b2a8:	eba6 020a 	sub.w	r2, r6, sl
 800b2ac:	4593      	cmp	fp, r2
 800b2ae:	ddb4      	ble.n	800b21a <_dtoa_r+0xaf2>
 800b2b0:	9902      	ldr	r1, [sp, #8]
 800b2b2:	2300      	movs	r3, #0
 800b2b4:	220a      	movs	r2, #10
 800b2b6:	4648      	mov	r0, r9
 800b2b8:	f000 f968 	bl	800b58c <__multadd>
 800b2bc:	9002      	str	r0, [sp, #8]
 800b2be:	e7eb      	b.n	800b298 <_dtoa_r+0xb70>
 800b2c0:	0800cbc4 	.word	0x0800cbc4
 800b2c4:	0800cb48 	.word	0x0800cb48

0800b2c8 <_free_r>:
 800b2c8:	b538      	push	{r3, r4, r5, lr}
 800b2ca:	4605      	mov	r5, r0
 800b2cc:	2900      	cmp	r1, #0
 800b2ce:	d041      	beq.n	800b354 <_free_r+0x8c>
 800b2d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b2d4:	1f0c      	subs	r4, r1, #4
 800b2d6:	2b00      	cmp	r3, #0
 800b2d8:	bfb8      	it	lt
 800b2da:	18e4      	addlt	r4, r4, r3
 800b2dc:	f000 f8e8 	bl	800b4b0 <__malloc_lock>
 800b2e0:	4a1d      	ldr	r2, [pc, #116]	@ (800b358 <_free_r+0x90>)
 800b2e2:	6813      	ldr	r3, [r2, #0]
 800b2e4:	b933      	cbnz	r3, 800b2f4 <_free_r+0x2c>
 800b2e6:	6063      	str	r3, [r4, #4]
 800b2e8:	6014      	str	r4, [r2, #0]
 800b2ea:	4628      	mov	r0, r5
 800b2ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b2f0:	f000 b8e4 	b.w	800b4bc <__malloc_unlock>
 800b2f4:	42a3      	cmp	r3, r4
 800b2f6:	d908      	bls.n	800b30a <_free_r+0x42>
 800b2f8:	6820      	ldr	r0, [r4, #0]
 800b2fa:	1821      	adds	r1, r4, r0
 800b2fc:	428b      	cmp	r3, r1
 800b2fe:	bf01      	itttt	eq
 800b300:	6819      	ldreq	r1, [r3, #0]
 800b302:	685b      	ldreq	r3, [r3, #4]
 800b304:	1809      	addeq	r1, r1, r0
 800b306:	6021      	streq	r1, [r4, #0]
 800b308:	e7ed      	b.n	800b2e6 <_free_r+0x1e>
 800b30a:	461a      	mov	r2, r3
 800b30c:	685b      	ldr	r3, [r3, #4]
 800b30e:	b10b      	cbz	r3, 800b314 <_free_r+0x4c>
 800b310:	42a3      	cmp	r3, r4
 800b312:	d9fa      	bls.n	800b30a <_free_r+0x42>
 800b314:	6811      	ldr	r1, [r2, #0]
 800b316:	1850      	adds	r0, r2, r1
 800b318:	42a0      	cmp	r0, r4
 800b31a:	d10b      	bne.n	800b334 <_free_r+0x6c>
 800b31c:	6820      	ldr	r0, [r4, #0]
 800b31e:	4401      	add	r1, r0
 800b320:	1850      	adds	r0, r2, r1
 800b322:	4283      	cmp	r3, r0
 800b324:	6011      	str	r1, [r2, #0]
 800b326:	d1e0      	bne.n	800b2ea <_free_r+0x22>
 800b328:	6818      	ldr	r0, [r3, #0]
 800b32a:	685b      	ldr	r3, [r3, #4]
 800b32c:	6053      	str	r3, [r2, #4]
 800b32e:	4408      	add	r0, r1
 800b330:	6010      	str	r0, [r2, #0]
 800b332:	e7da      	b.n	800b2ea <_free_r+0x22>
 800b334:	d902      	bls.n	800b33c <_free_r+0x74>
 800b336:	230c      	movs	r3, #12
 800b338:	602b      	str	r3, [r5, #0]
 800b33a:	e7d6      	b.n	800b2ea <_free_r+0x22>
 800b33c:	6820      	ldr	r0, [r4, #0]
 800b33e:	1821      	adds	r1, r4, r0
 800b340:	428b      	cmp	r3, r1
 800b342:	bf04      	itt	eq
 800b344:	6819      	ldreq	r1, [r3, #0]
 800b346:	685b      	ldreq	r3, [r3, #4]
 800b348:	6063      	str	r3, [r4, #4]
 800b34a:	bf04      	itt	eq
 800b34c:	1809      	addeq	r1, r1, r0
 800b34e:	6021      	streq	r1, [r4, #0]
 800b350:	6054      	str	r4, [r2, #4]
 800b352:	e7ca      	b.n	800b2ea <_free_r+0x22>
 800b354:	bd38      	pop	{r3, r4, r5, pc}
 800b356:	bf00      	nop
 800b358:	200006fc 	.word	0x200006fc

0800b35c <malloc>:
 800b35c:	4b02      	ldr	r3, [pc, #8]	@ (800b368 <malloc+0xc>)
 800b35e:	4601      	mov	r1, r0
 800b360:	6818      	ldr	r0, [r3, #0]
 800b362:	f000 b825 	b.w	800b3b0 <_malloc_r>
 800b366:	bf00      	nop
 800b368:	2000001c 	.word	0x2000001c

0800b36c <sbrk_aligned>:
 800b36c:	b570      	push	{r4, r5, r6, lr}
 800b36e:	4e0f      	ldr	r6, [pc, #60]	@ (800b3ac <sbrk_aligned+0x40>)
 800b370:	460c      	mov	r4, r1
 800b372:	6831      	ldr	r1, [r6, #0]
 800b374:	4605      	mov	r5, r0
 800b376:	b911      	cbnz	r1, 800b37e <sbrk_aligned+0x12>
 800b378:	f001 f804 	bl	800c384 <_sbrk_r>
 800b37c:	6030      	str	r0, [r6, #0]
 800b37e:	4621      	mov	r1, r4
 800b380:	4628      	mov	r0, r5
 800b382:	f000 ffff 	bl	800c384 <_sbrk_r>
 800b386:	1c43      	adds	r3, r0, #1
 800b388:	d103      	bne.n	800b392 <sbrk_aligned+0x26>
 800b38a:	f04f 34ff 	mov.w	r4, #4294967295
 800b38e:	4620      	mov	r0, r4
 800b390:	bd70      	pop	{r4, r5, r6, pc}
 800b392:	1cc4      	adds	r4, r0, #3
 800b394:	f024 0403 	bic.w	r4, r4, #3
 800b398:	42a0      	cmp	r0, r4
 800b39a:	d0f8      	beq.n	800b38e <sbrk_aligned+0x22>
 800b39c:	1a21      	subs	r1, r4, r0
 800b39e:	4628      	mov	r0, r5
 800b3a0:	f000 fff0 	bl	800c384 <_sbrk_r>
 800b3a4:	3001      	adds	r0, #1
 800b3a6:	d1f2      	bne.n	800b38e <sbrk_aligned+0x22>
 800b3a8:	e7ef      	b.n	800b38a <sbrk_aligned+0x1e>
 800b3aa:	bf00      	nop
 800b3ac:	200006f8 	.word	0x200006f8

0800b3b0 <_malloc_r>:
 800b3b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b3b4:	1ccd      	adds	r5, r1, #3
 800b3b6:	f025 0503 	bic.w	r5, r5, #3
 800b3ba:	3508      	adds	r5, #8
 800b3bc:	2d0c      	cmp	r5, #12
 800b3be:	bf38      	it	cc
 800b3c0:	250c      	movcc	r5, #12
 800b3c2:	2d00      	cmp	r5, #0
 800b3c4:	4606      	mov	r6, r0
 800b3c6:	db01      	blt.n	800b3cc <_malloc_r+0x1c>
 800b3c8:	42a9      	cmp	r1, r5
 800b3ca:	d904      	bls.n	800b3d6 <_malloc_r+0x26>
 800b3cc:	230c      	movs	r3, #12
 800b3ce:	6033      	str	r3, [r6, #0]
 800b3d0:	2000      	movs	r0, #0
 800b3d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b3d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b4ac <_malloc_r+0xfc>
 800b3da:	f000 f869 	bl	800b4b0 <__malloc_lock>
 800b3de:	f8d8 3000 	ldr.w	r3, [r8]
 800b3e2:	461c      	mov	r4, r3
 800b3e4:	bb44      	cbnz	r4, 800b438 <_malloc_r+0x88>
 800b3e6:	4629      	mov	r1, r5
 800b3e8:	4630      	mov	r0, r6
 800b3ea:	f7ff ffbf 	bl	800b36c <sbrk_aligned>
 800b3ee:	1c43      	adds	r3, r0, #1
 800b3f0:	4604      	mov	r4, r0
 800b3f2:	d158      	bne.n	800b4a6 <_malloc_r+0xf6>
 800b3f4:	f8d8 4000 	ldr.w	r4, [r8]
 800b3f8:	4627      	mov	r7, r4
 800b3fa:	2f00      	cmp	r7, #0
 800b3fc:	d143      	bne.n	800b486 <_malloc_r+0xd6>
 800b3fe:	2c00      	cmp	r4, #0
 800b400:	d04b      	beq.n	800b49a <_malloc_r+0xea>
 800b402:	6823      	ldr	r3, [r4, #0]
 800b404:	4639      	mov	r1, r7
 800b406:	4630      	mov	r0, r6
 800b408:	eb04 0903 	add.w	r9, r4, r3
 800b40c:	f000 ffba 	bl	800c384 <_sbrk_r>
 800b410:	4581      	cmp	r9, r0
 800b412:	d142      	bne.n	800b49a <_malloc_r+0xea>
 800b414:	6821      	ldr	r1, [r4, #0]
 800b416:	1a6d      	subs	r5, r5, r1
 800b418:	4629      	mov	r1, r5
 800b41a:	4630      	mov	r0, r6
 800b41c:	f7ff ffa6 	bl	800b36c <sbrk_aligned>
 800b420:	3001      	adds	r0, #1
 800b422:	d03a      	beq.n	800b49a <_malloc_r+0xea>
 800b424:	6823      	ldr	r3, [r4, #0]
 800b426:	442b      	add	r3, r5
 800b428:	6023      	str	r3, [r4, #0]
 800b42a:	f8d8 3000 	ldr.w	r3, [r8]
 800b42e:	685a      	ldr	r2, [r3, #4]
 800b430:	bb62      	cbnz	r2, 800b48c <_malloc_r+0xdc>
 800b432:	f8c8 7000 	str.w	r7, [r8]
 800b436:	e00f      	b.n	800b458 <_malloc_r+0xa8>
 800b438:	6822      	ldr	r2, [r4, #0]
 800b43a:	1b52      	subs	r2, r2, r5
 800b43c:	d420      	bmi.n	800b480 <_malloc_r+0xd0>
 800b43e:	2a0b      	cmp	r2, #11
 800b440:	d917      	bls.n	800b472 <_malloc_r+0xc2>
 800b442:	1961      	adds	r1, r4, r5
 800b444:	42a3      	cmp	r3, r4
 800b446:	6025      	str	r5, [r4, #0]
 800b448:	bf18      	it	ne
 800b44a:	6059      	strne	r1, [r3, #4]
 800b44c:	6863      	ldr	r3, [r4, #4]
 800b44e:	bf08      	it	eq
 800b450:	f8c8 1000 	streq.w	r1, [r8]
 800b454:	5162      	str	r2, [r4, r5]
 800b456:	604b      	str	r3, [r1, #4]
 800b458:	4630      	mov	r0, r6
 800b45a:	f000 f82f 	bl	800b4bc <__malloc_unlock>
 800b45e:	f104 000b 	add.w	r0, r4, #11
 800b462:	1d23      	adds	r3, r4, #4
 800b464:	f020 0007 	bic.w	r0, r0, #7
 800b468:	1ac2      	subs	r2, r0, r3
 800b46a:	bf1c      	itt	ne
 800b46c:	1a1b      	subne	r3, r3, r0
 800b46e:	50a3      	strne	r3, [r4, r2]
 800b470:	e7af      	b.n	800b3d2 <_malloc_r+0x22>
 800b472:	6862      	ldr	r2, [r4, #4]
 800b474:	42a3      	cmp	r3, r4
 800b476:	bf0c      	ite	eq
 800b478:	f8c8 2000 	streq.w	r2, [r8]
 800b47c:	605a      	strne	r2, [r3, #4]
 800b47e:	e7eb      	b.n	800b458 <_malloc_r+0xa8>
 800b480:	4623      	mov	r3, r4
 800b482:	6864      	ldr	r4, [r4, #4]
 800b484:	e7ae      	b.n	800b3e4 <_malloc_r+0x34>
 800b486:	463c      	mov	r4, r7
 800b488:	687f      	ldr	r7, [r7, #4]
 800b48a:	e7b6      	b.n	800b3fa <_malloc_r+0x4a>
 800b48c:	461a      	mov	r2, r3
 800b48e:	685b      	ldr	r3, [r3, #4]
 800b490:	42a3      	cmp	r3, r4
 800b492:	d1fb      	bne.n	800b48c <_malloc_r+0xdc>
 800b494:	2300      	movs	r3, #0
 800b496:	6053      	str	r3, [r2, #4]
 800b498:	e7de      	b.n	800b458 <_malloc_r+0xa8>
 800b49a:	230c      	movs	r3, #12
 800b49c:	6033      	str	r3, [r6, #0]
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f000 f80c 	bl	800b4bc <__malloc_unlock>
 800b4a4:	e794      	b.n	800b3d0 <_malloc_r+0x20>
 800b4a6:	6005      	str	r5, [r0, #0]
 800b4a8:	e7d6      	b.n	800b458 <_malloc_r+0xa8>
 800b4aa:	bf00      	nop
 800b4ac:	200006fc 	.word	0x200006fc

0800b4b0 <__malloc_lock>:
 800b4b0:	4801      	ldr	r0, [pc, #4]	@ (800b4b8 <__malloc_lock+0x8>)
 800b4b2:	f7ff b8ae 	b.w	800a612 <__retarget_lock_acquire_recursive>
 800b4b6:	bf00      	nop
 800b4b8:	200006f4 	.word	0x200006f4

0800b4bc <__malloc_unlock>:
 800b4bc:	4801      	ldr	r0, [pc, #4]	@ (800b4c4 <__malloc_unlock+0x8>)
 800b4be:	f7ff b8a9 	b.w	800a614 <__retarget_lock_release_recursive>
 800b4c2:	bf00      	nop
 800b4c4:	200006f4 	.word	0x200006f4

0800b4c8 <_Balloc>:
 800b4c8:	b570      	push	{r4, r5, r6, lr}
 800b4ca:	69c6      	ldr	r6, [r0, #28]
 800b4cc:	4604      	mov	r4, r0
 800b4ce:	460d      	mov	r5, r1
 800b4d0:	b976      	cbnz	r6, 800b4f0 <_Balloc+0x28>
 800b4d2:	2010      	movs	r0, #16
 800b4d4:	f7ff ff42 	bl	800b35c <malloc>
 800b4d8:	4602      	mov	r2, r0
 800b4da:	61e0      	str	r0, [r4, #28]
 800b4dc:	b920      	cbnz	r0, 800b4e8 <_Balloc+0x20>
 800b4de:	4b18      	ldr	r3, [pc, #96]	@ (800b540 <_Balloc+0x78>)
 800b4e0:	4818      	ldr	r0, [pc, #96]	@ (800b544 <_Balloc+0x7c>)
 800b4e2:	216b      	movs	r1, #107	@ 0x6b
 800b4e4:	f000 ff6c 	bl	800c3c0 <__assert_func>
 800b4e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b4ec:	6006      	str	r6, [r0, #0]
 800b4ee:	60c6      	str	r6, [r0, #12]
 800b4f0:	69e6      	ldr	r6, [r4, #28]
 800b4f2:	68f3      	ldr	r3, [r6, #12]
 800b4f4:	b183      	cbz	r3, 800b518 <_Balloc+0x50>
 800b4f6:	69e3      	ldr	r3, [r4, #28]
 800b4f8:	68db      	ldr	r3, [r3, #12]
 800b4fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b4fe:	b9b8      	cbnz	r0, 800b530 <_Balloc+0x68>
 800b500:	2101      	movs	r1, #1
 800b502:	fa01 f605 	lsl.w	r6, r1, r5
 800b506:	1d72      	adds	r2, r6, #5
 800b508:	0092      	lsls	r2, r2, #2
 800b50a:	4620      	mov	r0, r4
 800b50c:	f000 ff76 	bl	800c3fc <_calloc_r>
 800b510:	b160      	cbz	r0, 800b52c <_Balloc+0x64>
 800b512:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b516:	e00e      	b.n	800b536 <_Balloc+0x6e>
 800b518:	2221      	movs	r2, #33	@ 0x21
 800b51a:	2104      	movs	r1, #4
 800b51c:	4620      	mov	r0, r4
 800b51e:	f000 ff6d 	bl	800c3fc <_calloc_r>
 800b522:	69e3      	ldr	r3, [r4, #28]
 800b524:	60f0      	str	r0, [r6, #12]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d1e4      	bne.n	800b4f6 <_Balloc+0x2e>
 800b52c:	2000      	movs	r0, #0
 800b52e:	bd70      	pop	{r4, r5, r6, pc}
 800b530:	6802      	ldr	r2, [r0, #0]
 800b532:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b536:	2300      	movs	r3, #0
 800b538:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b53c:	e7f7      	b.n	800b52e <_Balloc+0x66>
 800b53e:	bf00      	nop
 800b540:	0800cb55 	.word	0x0800cb55
 800b544:	0800cbd5 	.word	0x0800cbd5

0800b548 <_Bfree>:
 800b548:	b570      	push	{r4, r5, r6, lr}
 800b54a:	69c6      	ldr	r6, [r0, #28]
 800b54c:	4605      	mov	r5, r0
 800b54e:	460c      	mov	r4, r1
 800b550:	b976      	cbnz	r6, 800b570 <_Bfree+0x28>
 800b552:	2010      	movs	r0, #16
 800b554:	f7ff ff02 	bl	800b35c <malloc>
 800b558:	4602      	mov	r2, r0
 800b55a:	61e8      	str	r0, [r5, #28]
 800b55c:	b920      	cbnz	r0, 800b568 <_Bfree+0x20>
 800b55e:	4b09      	ldr	r3, [pc, #36]	@ (800b584 <_Bfree+0x3c>)
 800b560:	4809      	ldr	r0, [pc, #36]	@ (800b588 <_Bfree+0x40>)
 800b562:	218f      	movs	r1, #143	@ 0x8f
 800b564:	f000 ff2c 	bl	800c3c0 <__assert_func>
 800b568:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b56c:	6006      	str	r6, [r0, #0]
 800b56e:	60c6      	str	r6, [r0, #12]
 800b570:	b13c      	cbz	r4, 800b582 <_Bfree+0x3a>
 800b572:	69eb      	ldr	r3, [r5, #28]
 800b574:	6862      	ldr	r2, [r4, #4]
 800b576:	68db      	ldr	r3, [r3, #12]
 800b578:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b57c:	6021      	str	r1, [r4, #0]
 800b57e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b582:	bd70      	pop	{r4, r5, r6, pc}
 800b584:	0800cb55 	.word	0x0800cb55
 800b588:	0800cbd5 	.word	0x0800cbd5

0800b58c <__multadd>:
 800b58c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b590:	690d      	ldr	r5, [r1, #16]
 800b592:	4607      	mov	r7, r0
 800b594:	460c      	mov	r4, r1
 800b596:	461e      	mov	r6, r3
 800b598:	f101 0c14 	add.w	ip, r1, #20
 800b59c:	2000      	movs	r0, #0
 800b59e:	f8dc 3000 	ldr.w	r3, [ip]
 800b5a2:	b299      	uxth	r1, r3
 800b5a4:	fb02 6101 	mla	r1, r2, r1, r6
 800b5a8:	0c1e      	lsrs	r6, r3, #16
 800b5aa:	0c0b      	lsrs	r3, r1, #16
 800b5ac:	fb02 3306 	mla	r3, r2, r6, r3
 800b5b0:	b289      	uxth	r1, r1
 800b5b2:	3001      	adds	r0, #1
 800b5b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b5b8:	4285      	cmp	r5, r0
 800b5ba:	f84c 1b04 	str.w	r1, [ip], #4
 800b5be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b5c2:	dcec      	bgt.n	800b59e <__multadd+0x12>
 800b5c4:	b30e      	cbz	r6, 800b60a <__multadd+0x7e>
 800b5c6:	68a3      	ldr	r3, [r4, #8]
 800b5c8:	42ab      	cmp	r3, r5
 800b5ca:	dc19      	bgt.n	800b600 <__multadd+0x74>
 800b5cc:	6861      	ldr	r1, [r4, #4]
 800b5ce:	4638      	mov	r0, r7
 800b5d0:	3101      	adds	r1, #1
 800b5d2:	f7ff ff79 	bl	800b4c8 <_Balloc>
 800b5d6:	4680      	mov	r8, r0
 800b5d8:	b928      	cbnz	r0, 800b5e6 <__multadd+0x5a>
 800b5da:	4602      	mov	r2, r0
 800b5dc:	4b0c      	ldr	r3, [pc, #48]	@ (800b610 <__multadd+0x84>)
 800b5de:	480d      	ldr	r0, [pc, #52]	@ (800b614 <__multadd+0x88>)
 800b5e0:	21ba      	movs	r1, #186	@ 0xba
 800b5e2:	f000 feed 	bl	800c3c0 <__assert_func>
 800b5e6:	6922      	ldr	r2, [r4, #16]
 800b5e8:	3202      	adds	r2, #2
 800b5ea:	f104 010c 	add.w	r1, r4, #12
 800b5ee:	0092      	lsls	r2, r2, #2
 800b5f0:	300c      	adds	r0, #12
 800b5f2:	f000 fed7 	bl	800c3a4 <memcpy>
 800b5f6:	4621      	mov	r1, r4
 800b5f8:	4638      	mov	r0, r7
 800b5fa:	f7ff ffa5 	bl	800b548 <_Bfree>
 800b5fe:	4644      	mov	r4, r8
 800b600:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b604:	3501      	adds	r5, #1
 800b606:	615e      	str	r6, [r3, #20]
 800b608:	6125      	str	r5, [r4, #16]
 800b60a:	4620      	mov	r0, r4
 800b60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b610:	0800cbc4 	.word	0x0800cbc4
 800b614:	0800cbd5 	.word	0x0800cbd5

0800b618 <__hi0bits>:
 800b618:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800b61c:	4603      	mov	r3, r0
 800b61e:	bf36      	itet	cc
 800b620:	0403      	lslcc	r3, r0, #16
 800b622:	2000      	movcs	r0, #0
 800b624:	2010      	movcc	r0, #16
 800b626:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800b62a:	bf3c      	itt	cc
 800b62c:	021b      	lslcc	r3, r3, #8
 800b62e:	3008      	addcc	r0, #8
 800b630:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b634:	bf3c      	itt	cc
 800b636:	011b      	lslcc	r3, r3, #4
 800b638:	3004      	addcc	r0, #4
 800b63a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b63e:	bf3c      	itt	cc
 800b640:	009b      	lslcc	r3, r3, #2
 800b642:	3002      	addcc	r0, #2
 800b644:	2b00      	cmp	r3, #0
 800b646:	db05      	blt.n	800b654 <__hi0bits+0x3c>
 800b648:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800b64c:	f100 0001 	add.w	r0, r0, #1
 800b650:	bf08      	it	eq
 800b652:	2020      	moveq	r0, #32
 800b654:	4770      	bx	lr

0800b656 <__lo0bits>:
 800b656:	6803      	ldr	r3, [r0, #0]
 800b658:	4602      	mov	r2, r0
 800b65a:	f013 0007 	ands.w	r0, r3, #7
 800b65e:	d00b      	beq.n	800b678 <__lo0bits+0x22>
 800b660:	07d9      	lsls	r1, r3, #31
 800b662:	d421      	bmi.n	800b6a8 <__lo0bits+0x52>
 800b664:	0798      	lsls	r0, r3, #30
 800b666:	bf49      	itett	mi
 800b668:	085b      	lsrmi	r3, r3, #1
 800b66a:	089b      	lsrpl	r3, r3, #2
 800b66c:	2001      	movmi	r0, #1
 800b66e:	6013      	strmi	r3, [r2, #0]
 800b670:	bf5c      	itt	pl
 800b672:	6013      	strpl	r3, [r2, #0]
 800b674:	2002      	movpl	r0, #2
 800b676:	4770      	bx	lr
 800b678:	b299      	uxth	r1, r3
 800b67a:	b909      	cbnz	r1, 800b680 <__lo0bits+0x2a>
 800b67c:	0c1b      	lsrs	r3, r3, #16
 800b67e:	2010      	movs	r0, #16
 800b680:	b2d9      	uxtb	r1, r3
 800b682:	b909      	cbnz	r1, 800b688 <__lo0bits+0x32>
 800b684:	3008      	adds	r0, #8
 800b686:	0a1b      	lsrs	r3, r3, #8
 800b688:	0719      	lsls	r1, r3, #28
 800b68a:	bf04      	itt	eq
 800b68c:	091b      	lsreq	r3, r3, #4
 800b68e:	3004      	addeq	r0, #4
 800b690:	0799      	lsls	r1, r3, #30
 800b692:	bf04      	itt	eq
 800b694:	089b      	lsreq	r3, r3, #2
 800b696:	3002      	addeq	r0, #2
 800b698:	07d9      	lsls	r1, r3, #31
 800b69a:	d403      	bmi.n	800b6a4 <__lo0bits+0x4e>
 800b69c:	085b      	lsrs	r3, r3, #1
 800b69e:	f100 0001 	add.w	r0, r0, #1
 800b6a2:	d003      	beq.n	800b6ac <__lo0bits+0x56>
 800b6a4:	6013      	str	r3, [r2, #0]
 800b6a6:	4770      	bx	lr
 800b6a8:	2000      	movs	r0, #0
 800b6aa:	4770      	bx	lr
 800b6ac:	2020      	movs	r0, #32
 800b6ae:	4770      	bx	lr

0800b6b0 <__i2b>:
 800b6b0:	b510      	push	{r4, lr}
 800b6b2:	460c      	mov	r4, r1
 800b6b4:	2101      	movs	r1, #1
 800b6b6:	f7ff ff07 	bl	800b4c8 <_Balloc>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	b928      	cbnz	r0, 800b6ca <__i2b+0x1a>
 800b6be:	4b05      	ldr	r3, [pc, #20]	@ (800b6d4 <__i2b+0x24>)
 800b6c0:	4805      	ldr	r0, [pc, #20]	@ (800b6d8 <__i2b+0x28>)
 800b6c2:	f240 1145 	movw	r1, #325	@ 0x145
 800b6c6:	f000 fe7b 	bl	800c3c0 <__assert_func>
 800b6ca:	2301      	movs	r3, #1
 800b6cc:	6144      	str	r4, [r0, #20]
 800b6ce:	6103      	str	r3, [r0, #16]
 800b6d0:	bd10      	pop	{r4, pc}
 800b6d2:	bf00      	nop
 800b6d4:	0800cbc4 	.word	0x0800cbc4
 800b6d8:	0800cbd5 	.word	0x0800cbd5

0800b6dc <__multiply>:
 800b6dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6e0:	4617      	mov	r7, r2
 800b6e2:	690a      	ldr	r2, [r1, #16]
 800b6e4:	693b      	ldr	r3, [r7, #16]
 800b6e6:	429a      	cmp	r2, r3
 800b6e8:	bfa8      	it	ge
 800b6ea:	463b      	movge	r3, r7
 800b6ec:	4689      	mov	r9, r1
 800b6ee:	bfa4      	itt	ge
 800b6f0:	460f      	movge	r7, r1
 800b6f2:	4699      	movge	r9, r3
 800b6f4:	693d      	ldr	r5, [r7, #16]
 800b6f6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b6fa:	68bb      	ldr	r3, [r7, #8]
 800b6fc:	6879      	ldr	r1, [r7, #4]
 800b6fe:	eb05 060a 	add.w	r6, r5, sl
 800b702:	42b3      	cmp	r3, r6
 800b704:	b085      	sub	sp, #20
 800b706:	bfb8      	it	lt
 800b708:	3101      	addlt	r1, #1
 800b70a:	f7ff fedd 	bl	800b4c8 <_Balloc>
 800b70e:	b930      	cbnz	r0, 800b71e <__multiply+0x42>
 800b710:	4602      	mov	r2, r0
 800b712:	4b41      	ldr	r3, [pc, #260]	@ (800b818 <__multiply+0x13c>)
 800b714:	4841      	ldr	r0, [pc, #260]	@ (800b81c <__multiply+0x140>)
 800b716:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800b71a:	f000 fe51 	bl	800c3c0 <__assert_func>
 800b71e:	f100 0414 	add.w	r4, r0, #20
 800b722:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800b726:	4623      	mov	r3, r4
 800b728:	2200      	movs	r2, #0
 800b72a:	4573      	cmp	r3, lr
 800b72c:	d320      	bcc.n	800b770 <__multiply+0x94>
 800b72e:	f107 0814 	add.w	r8, r7, #20
 800b732:	f109 0114 	add.w	r1, r9, #20
 800b736:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800b73a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800b73e:	9302      	str	r3, [sp, #8]
 800b740:	1beb      	subs	r3, r5, r7
 800b742:	3b15      	subs	r3, #21
 800b744:	f023 0303 	bic.w	r3, r3, #3
 800b748:	3304      	adds	r3, #4
 800b74a:	3715      	adds	r7, #21
 800b74c:	42bd      	cmp	r5, r7
 800b74e:	bf38      	it	cc
 800b750:	2304      	movcc	r3, #4
 800b752:	9301      	str	r3, [sp, #4]
 800b754:	9b02      	ldr	r3, [sp, #8]
 800b756:	9103      	str	r1, [sp, #12]
 800b758:	428b      	cmp	r3, r1
 800b75a:	d80c      	bhi.n	800b776 <__multiply+0x9a>
 800b75c:	2e00      	cmp	r6, #0
 800b75e:	dd03      	ble.n	800b768 <__multiply+0x8c>
 800b760:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800b764:	2b00      	cmp	r3, #0
 800b766:	d055      	beq.n	800b814 <__multiply+0x138>
 800b768:	6106      	str	r6, [r0, #16]
 800b76a:	b005      	add	sp, #20
 800b76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b770:	f843 2b04 	str.w	r2, [r3], #4
 800b774:	e7d9      	b.n	800b72a <__multiply+0x4e>
 800b776:	f8b1 a000 	ldrh.w	sl, [r1]
 800b77a:	f1ba 0f00 	cmp.w	sl, #0
 800b77e:	d01f      	beq.n	800b7c0 <__multiply+0xe4>
 800b780:	46c4      	mov	ip, r8
 800b782:	46a1      	mov	r9, r4
 800b784:	2700      	movs	r7, #0
 800b786:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b78a:	f8d9 3000 	ldr.w	r3, [r9]
 800b78e:	fa1f fb82 	uxth.w	fp, r2
 800b792:	b29b      	uxth	r3, r3
 800b794:	fb0a 330b 	mla	r3, sl, fp, r3
 800b798:	443b      	add	r3, r7
 800b79a:	f8d9 7000 	ldr.w	r7, [r9]
 800b79e:	0c12      	lsrs	r2, r2, #16
 800b7a0:	0c3f      	lsrs	r7, r7, #16
 800b7a2:	fb0a 7202 	mla	r2, sl, r2, r7
 800b7a6:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800b7aa:	b29b      	uxth	r3, r3
 800b7ac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7b0:	4565      	cmp	r5, ip
 800b7b2:	f849 3b04 	str.w	r3, [r9], #4
 800b7b6:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800b7ba:	d8e4      	bhi.n	800b786 <__multiply+0xaa>
 800b7bc:	9b01      	ldr	r3, [sp, #4]
 800b7be:	50e7      	str	r7, [r4, r3]
 800b7c0:	9b03      	ldr	r3, [sp, #12]
 800b7c2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800b7c6:	3104      	adds	r1, #4
 800b7c8:	f1b9 0f00 	cmp.w	r9, #0
 800b7cc:	d020      	beq.n	800b810 <__multiply+0x134>
 800b7ce:	6823      	ldr	r3, [r4, #0]
 800b7d0:	4647      	mov	r7, r8
 800b7d2:	46a4      	mov	ip, r4
 800b7d4:	f04f 0a00 	mov.w	sl, #0
 800b7d8:	f8b7 b000 	ldrh.w	fp, [r7]
 800b7dc:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800b7e0:	fb09 220b 	mla	r2, r9, fp, r2
 800b7e4:	4452      	add	r2, sl
 800b7e6:	b29b      	uxth	r3, r3
 800b7e8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7ec:	f84c 3b04 	str.w	r3, [ip], #4
 800b7f0:	f857 3b04 	ldr.w	r3, [r7], #4
 800b7f4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7f8:	f8bc 3000 	ldrh.w	r3, [ip]
 800b7fc:	fb09 330a 	mla	r3, r9, sl, r3
 800b800:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800b804:	42bd      	cmp	r5, r7
 800b806:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b80a:	d8e5      	bhi.n	800b7d8 <__multiply+0xfc>
 800b80c:	9a01      	ldr	r2, [sp, #4]
 800b80e:	50a3      	str	r3, [r4, r2]
 800b810:	3404      	adds	r4, #4
 800b812:	e79f      	b.n	800b754 <__multiply+0x78>
 800b814:	3e01      	subs	r6, #1
 800b816:	e7a1      	b.n	800b75c <__multiply+0x80>
 800b818:	0800cbc4 	.word	0x0800cbc4
 800b81c:	0800cbd5 	.word	0x0800cbd5

0800b820 <__pow5mult>:
 800b820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b824:	4615      	mov	r5, r2
 800b826:	f012 0203 	ands.w	r2, r2, #3
 800b82a:	4607      	mov	r7, r0
 800b82c:	460e      	mov	r6, r1
 800b82e:	d007      	beq.n	800b840 <__pow5mult+0x20>
 800b830:	4c25      	ldr	r4, [pc, #148]	@ (800b8c8 <__pow5mult+0xa8>)
 800b832:	3a01      	subs	r2, #1
 800b834:	2300      	movs	r3, #0
 800b836:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b83a:	f7ff fea7 	bl	800b58c <__multadd>
 800b83e:	4606      	mov	r6, r0
 800b840:	10ad      	asrs	r5, r5, #2
 800b842:	d03d      	beq.n	800b8c0 <__pow5mult+0xa0>
 800b844:	69fc      	ldr	r4, [r7, #28]
 800b846:	b97c      	cbnz	r4, 800b868 <__pow5mult+0x48>
 800b848:	2010      	movs	r0, #16
 800b84a:	f7ff fd87 	bl	800b35c <malloc>
 800b84e:	4602      	mov	r2, r0
 800b850:	61f8      	str	r0, [r7, #28]
 800b852:	b928      	cbnz	r0, 800b860 <__pow5mult+0x40>
 800b854:	4b1d      	ldr	r3, [pc, #116]	@ (800b8cc <__pow5mult+0xac>)
 800b856:	481e      	ldr	r0, [pc, #120]	@ (800b8d0 <__pow5mult+0xb0>)
 800b858:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800b85c:	f000 fdb0 	bl	800c3c0 <__assert_func>
 800b860:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b864:	6004      	str	r4, [r0, #0]
 800b866:	60c4      	str	r4, [r0, #12]
 800b868:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800b86c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b870:	b94c      	cbnz	r4, 800b886 <__pow5mult+0x66>
 800b872:	f240 2171 	movw	r1, #625	@ 0x271
 800b876:	4638      	mov	r0, r7
 800b878:	f7ff ff1a 	bl	800b6b0 <__i2b>
 800b87c:	2300      	movs	r3, #0
 800b87e:	f8c8 0008 	str.w	r0, [r8, #8]
 800b882:	4604      	mov	r4, r0
 800b884:	6003      	str	r3, [r0, #0]
 800b886:	f04f 0900 	mov.w	r9, #0
 800b88a:	07eb      	lsls	r3, r5, #31
 800b88c:	d50a      	bpl.n	800b8a4 <__pow5mult+0x84>
 800b88e:	4631      	mov	r1, r6
 800b890:	4622      	mov	r2, r4
 800b892:	4638      	mov	r0, r7
 800b894:	f7ff ff22 	bl	800b6dc <__multiply>
 800b898:	4631      	mov	r1, r6
 800b89a:	4680      	mov	r8, r0
 800b89c:	4638      	mov	r0, r7
 800b89e:	f7ff fe53 	bl	800b548 <_Bfree>
 800b8a2:	4646      	mov	r6, r8
 800b8a4:	106d      	asrs	r5, r5, #1
 800b8a6:	d00b      	beq.n	800b8c0 <__pow5mult+0xa0>
 800b8a8:	6820      	ldr	r0, [r4, #0]
 800b8aa:	b938      	cbnz	r0, 800b8bc <__pow5mult+0x9c>
 800b8ac:	4622      	mov	r2, r4
 800b8ae:	4621      	mov	r1, r4
 800b8b0:	4638      	mov	r0, r7
 800b8b2:	f7ff ff13 	bl	800b6dc <__multiply>
 800b8b6:	6020      	str	r0, [r4, #0]
 800b8b8:	f8c0 9000 	str.w	r9, [r0]
 800b8bc:	4604      	mov	r4, r0
 800b8be:	e7e4      	b.n	800b88a <__pow5mult+0x6a>
 800b8c0:	4630      	mov	r0, r6
 800b8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8c6:	bf00      	nop
 800b8c8:	0800cc88 	.word	0x0800cc88
 800b8cc:	0800cb55 	.word	0x0800cb55
 800b8d0:	0800cbd5 	.word	0x0800cbd5

0800b8d4 <__lshift>:
 800b8d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b8d8:	460c      	mov	r4, r1
 800b8da:	6849      	ldr	r1, [r1, #4]
 800b8dc:	6923      	ldr	r3, [r4, #16]
 800b8de:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b8e2:	68a3      	ldr	r3, [r4, #8]
 800b8e4:	4607      	mov	r7, r0
 800b8e6:	4691      	mov	r9, r2
 800b8e8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b8ec:	f108 0601 	add.w	r6, r8, #1
 800b8f0:	42b3      	cmp	r3, r6
 800b8f2:	db0b      	blt.n	800b90c <__lshift+0x38>
 800b8f4:	4638      	mov	r0, r7
 800b8f6:	f7ff fde7 	bl	800b4c8 <_Balloc>
 800b8fa:	4605      	mov	r5, r0
 800b8fc:	b948      	cbnz	r0, 800b912 <__lshift+0x3e>
 800b8fe:	4602      	mov	r2, r0
 800b900:	4b28      	ldr	r3, [pc, #160]	@ (800b9a4 <__lshift+0xd0>)
 800b902:	4829      	ldr	r0, [pc, #164]	@ (800b9a8 <__lshift+0xd4>)
 800b904:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800b908:	f000 fd5a 	bl	800c3c0 <__assert_func>
 800b90c:	3101      	adds	r1, #1
 800b90e:	005b      	lsls	r3, r3, #1
 800b910:	e7ee      	b.n	800b8f0 <__lshift+0x1c>
 800b912:	2300      	movs	r3, #0
 800b914:	f100 0114 	add.w	r1, r0, #20
 800b918:	f100 0210 	add.w	r2, r0, #16
 800b91c:	4618      	mov	r0, r3
 800b91e:	4553      	cmp	r3, sl
 800b920:	db33      	blt.n	800b98a <__lshift+0xb6>
 800b922:	6920      	ldr	r0, [r4, #16]
 800b924:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b928:	f104 0314 	add.w	r3, r4, #20
 800b92c:	f019 091f 	ands.w	r9, r9, #31
 800b930:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b934:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800b938:	d02b      	beq.n	800b992 <__lshift+0xbe>
 800b93a:	f1c9 0e20 	rsb	lr, r9, #32
 800b93e:	468a      	mov	sl, r1
 800b940:	2200      	movs	r2, #0
 800b942:	6818      	ldr	r0, [r3, #0]
 800b944:	fa00 f009 	lsl.w	r0, r0, r9
 800b948:	4310      	orrs	r0, r2
 800b94a:	f84a 0b04 	str.w	r0, [sl], #4
 800b94e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b952:	459c      	cmp	ip, r3
 800b954:	fa22 f20e 	lsr.w	r2, r2, lr
 800b958:	d8f3      	bhi.n	800b942 <__lshift+0x6e>
 800b95a:	ebac 0304 	sub.w	r3, ip, r4
 800b95e:	3b15      	subs	r3, #21
 800b960:	f023 0303 	bic.w	r3, r3, #3
 800b964:	3304      	adds	r3, #4
 800b966:	f104 0015 	add.w	r0, r4, #21
 800b96a:	4560      	cmp	r0, ip
 800b96c:	bf88      	it	hi
 800b96e:	2304      	movhi	r3, #4
 800b970:	50ca      	str	r2, [r1, r3]
 800b972:	b10a      	cbz	r2, 800b978 <__lshift+0xa4>
 800b974:	f108 0602 	add.w	r6, r8, #2
 800b978:	3e01      	subs	r6, #1
 800b97a:	4638      	mov	r0, r7
 800b97c:	612e      	str	r6, [r5, #16]
 800b97e:	4621      	mov	r1, r4
 800b980:	f7ff fde2 	bl	800b548 <_Bfree>
 800b984:	4628      	mov	r0, r5
 800b986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b98a:	f842 0f04 	str.w	r0, [r2, #4]!
 800b98e:	3301      	adds	r3, #1
 800b990:	e7c5      	b.n	800b91e <__lshift+0x4a>
 800b992:	3904      	subs	r1, #4
 800b994:	f853 2b04 	ldr.w	r2, [r3], #4
 800b998:	f841 2f04 	str.w	r2, [r1, #4]!
 800b99c:	459c      	cmp	ip, r3
 800b99e:	d8f9      	bhi.n	800b994 <__lshift+0xc0>
 800b9a0:	e7ea      	b.n	800b978 <__lshift+0xa4>
 800b9a2:	bf00      	nop
 800b9a4:	0800cbc4 	.word	0x0800cbc4
 800b9a8:	0800cbd5 	.word	0x0800cbd5

0800b9ac <__mcmp>:
 800b9ac:	690a      	ldr	r2, [r1, #16]
 800b9ae:	4603      	mov	r3, r0
 800b9b0:	6900      	ldr	r0, [r0, #16]
 800b9b2:	1a80      	subs	r0, r0, r2
 800b9b4:	b530      	push	{r4, r5, lr}
 800b9b6:	d10e      	bne.n	800b9d6 <__mcmp+0x2a>
 800b9b8:	3314      	adds	r3, #20
 800b9ba:	3114      	adds	r1, #20
 800b9bc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800b9c0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800b9c4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800b9c8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800b9cc:	4295      	cmp	r5, r2
 800b9ce:	d003      	beq.n	800b9d8 <__mcmp+0x2c>
 800b9d0:	d205      	bcs.n	800b9de <__mcmp+0x32>
 800b9d2:	f04f 30ff 	mov.w	r0, #4294967295
 800b9d6:	bd30      	pop	{r4, r5, pc}
 800b9d8:	42a3      	cmp	r3, r4
 800b9da:	d3f3      	bcc.n	800b9c4 <__mcmp+0x18>
 800b9dc:	e7fb      	b.n	800b9d6 <__mcmp+0x2a>
 800b9de:	2001      	movs	r0, #1
 800b9e0:	e7f9      	b.n	800b9d6 <__mcmp+0x2a>
	...

0800b9e4 <__mdiff>:
 800b9e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9e8:	4689      	mov	r9, r1
 800b9ea:	4606      	mov	r6, r0
 800b9ec:	4611      	mov	r1, r2
 800b9ee:	4648      	mov	r0, r9
 800b9f0:	4614      	mov	r4, r2
 800b9f2:	f7ff ffdb 	bl	800b9ac <__mcmp>
 800b9f6:	1e05      	subs	r5, r0, #0
 800b9f8:	d112      	bne.n	800ba20 <__mdiff+0x3c>
 800b9fa:	4629      	mov	r1, r5
 800b9fc:	4630      	mov	r0, r6
 800b9fe:	f7ff fd63 	bl	800b4c8 <_Balloc>
 800ba02:	4602      	mov	r2, r0
 800ba04:	b928      	cbnz	r0, 800ba12 <__mdiff+0x2e>
 800ba06:	4b3f      	ldr	r3, [pc, #252]	@ (800bb04 <__mdiff+0x120>)
 800ba08:	f240 2137 	movw	r1, #567	@ 0x237
 800ba0c:	483e      	ldr	r0, [pc, #248]	@ (800bb08 <__mdiff+0x124>)
 800ba0e:	f000 fcd7 	bl	800c3c0 <__assert_func>
 800ba12:	2301      	movs	r3, #1
 800ba14:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ba18:	4610      	mov	r0, r2
 800ba1a:	b003      	add	sp, #12
 800ba1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba20:	bfbc      	itt	lt
 800ba22:	464b      	movlt	r3, r9
 800ba24:	46a1      	movlt	r9, r4
 800ba26:	4630      	mov	r0, r6
 800ba28:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ba2c:	bfba      	itte	lt
 800ba2e:	461c      	movlt	r4, r3
 800ba30:	2501      	movlt	r5, #1
 800ba32:	2500      	movge	r5, #0
 800ba34:	f7ff fd48 	bl	800b4c8 <_Balloc>
 800ba38:	4602      	mov	r2, r0
 800ba3a:	b918      	cbnz	r0, 800ba44 <__mdiff+0x60>
 800ba3c:	4b31      	ldr	r3, [pc, #196]	@ (800bb04 <__mdiff+0x120>)
 800ba3e:	f240 2145 	movw	r1, #581	@ 0x245
 800ba42:	e7e3      	b.n	800ba0c <__mdiff+0x28>
 800ba44:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ba48:	6926      	ldr	r6, [r4, #16]
 800ba4a:	60c5      	str	r5, [r0, #12]
 800ba4c:	f109 0310 	add.w	r3, r9, #16
 800ba50:	f109 0514 	add.w	r5, r9, #20
 800ba54:	f104 0e14 	add.w	lr, r4, #20
 800ba58:	f100 0b14 	add.w	fp, r0, #20
 800ba5c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ba60:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ba64:	9301      	str	r3, [sp, #4]
 800ba66:	46d9      	mov	r9, fp
 800ba68:	f04f 0c00 	mov.w	ip, #0
 800ba6c:	9b01      	ldr	r3, [sp, #4]
 800ba6e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ba72:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ba76:	9301      	str	r3, [sp, #4]
 800ba78:	fa1f f38a 	uxth.w	r3, sl
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	b283      	uxth	r3, r0
 800ba80:	1acb      	subs	r3, r1, r3
 800ba82:	0c00      	lsrs	r0, r0, #16
 800ba84:	4463      	add	r3, ip
 800ba86:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ba8a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ba8e:	b29b      	uxth	r3, r3
 800ba90:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ba94:	4576      	cmp	r6, lr
 800ba96:	f849 3b04 	str.w	r3, [r9], #4
 800ba9a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ba9e:	d8e5      	bhi.n	800ba6c <__mdiff+0x88>
 800baa0:	1b33      	subs	r3, r6, r4
 800baa2:	3b15      	subs	r3, #21
 800baa4:	f023 0303 	bic.w	r3, r3, #3
 800baa8:	3415      	adds	r4, #21
 800baaa:	3304      	adds	r3, #4
 800baac:	42a6      	cmp	r6, r4
 800baae:	bf38      	it	cc
 800bab0:	2304      	movcc	r3, #4
 800bab2:	441d      	add	r5, r3
 800bab4:	445b      	add	r3, fp
 800bab6:	461e      	mov	r6, r3
 800bab8:	462c      	mov	r4, r5
 800baba:	4544      	cmp	r4, r8
 800babc:	d30e      	bcc.n	800badc <__mdiff+0xf8>
 800babe:	f108 0103 	add.w	r1, r8, #3
 800bac2:	1b49      	subs	r1, r1, r5
 800bac4:	f021 0103 	bic.w	r1, r1, #3
 800bac8:	3d03      	subs	r5, #3
 800baca:	45a8      	cmp	r8, r5
 800bacc:	bf38      	it	cc
 800bace:	2100      	movcc	r1, #0
 800bad0:	440b      	add	r3, r1
 800bad2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800bad6:	b191      	cbz	r1, 800bafe <__mdiff+0x11a>
 800bad8:	6117      	str	r7, [r2, #16]
 800bada:	e79d      	b.n	800ba18 <__mdiff+0x34>
 800badc:	f854 1b04 	ldr.w	r1, [r4], #4
 800bae0:	46e6      	mov	lr, ip
 800bae2:	0c08      	lsrs	r0, r1, #16
 800bae4:	fa1c fc81 	uxtah	ip, ip, r1
 800bae8:	4471      	add	r1, lr
 800baea:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800baee:	b289      	uxth	r1, r1
 800baf0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800baf4:	f846 1b04 	str.w	r1, [r6], #4
 800baf8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800bafc:	e7dd      	b.n	800baba <__mdiff+0xd6>
 800bafe:	3f01      	subs	r7, #1
 800bb00:	e7e7      	b.n	800bad2 <__mdiff+0xee>
 800bb02:	bf00      	nop
 800bb04:	0800cbc4 	.word	0x0800cbc4
 800bb08:	0800cbd5 	.word	0x0800cbd5

0800bb0c <__d2b>:
 800bb0c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bb10:	460f      	mov	r7, r1
 800bb12:	2101      	movs	r1, #1
 800bb14:	ec59 8b10 	vmov	r8, r9, d0
 800bb18:	4616      	mov	r6, r2
 800bb1a:	f7ff fcd5 	bl	800b4c8 <_Balloc>
 800bb1e:	4604      	mov	r4, r0
 800bb20:	b930      	cbnz	r0, 800bb30 <__d2b+0x24>
 800bb22:	4602      	mov	r2, r0
 800bb24:	4b23      	ldr	r3, [pc, #140]	@ (800bbb4 <__d2b+0xa8>)
 800bb26:	4824      	ldr	r0, [pc, #144]	@ (800bbb8 <__d2b+0xac>)
 800bb28:	f240 310f 	movw	r1, #783	@ 0x30f
 800bb2c:	f000 fc48 	bl	800c3c0 <__assert_func>
 800bb30:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bb34:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bb38:	b10d      	cbz	r5, 800bb3e <__d2b+0x32>
 800bb3a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bb3e:	9301      	str	r3, [sp, #4]
 800bb40:	f1b8 0300 	subs.w	r3, r8, #0
 800bb44:	d023      	beq.n	800bb8e <__d2b+0x82>
 800bb46:	4668      	mov	r0, sp
 800bb48:	9300      	str	r3, [sp, #0]
 800bb4a:	f7ff fd84 	bl	800b656 <__lo0bits>
 800bb4e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bb52:	b1d0      	cbz	r0, 800bb8a <__d2b+0x7e>
 800bb54:	f1c0 0320 	rsb	r3, r0, #32
 800bb58:	fa02 f303 	lsl.w	r3, r2, r3
 800bb5c:	430b      	orrs	r3, r1
 800bb5e:	40c2      	lsrs	r2, r0
 800bb60:	6163      	str	r3, [r4, #20]
 800bb62:	9201      	str	r2, [sp, #4]
 800bb64:	9b01      	ldr	r3, [sp, #4]
 800bb66:	61a3      	str	r3, [r4, #24]
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	bf0c      	ite	eq
 800bb6c:	2201      	moveq	r2, #1
 800bb6e:	2202      	movne	r2, #2
 800bb70:	6122      	str	r2, [r4, #16]
 800bb72:	b1a5      	cbz	r5, 800bb9e <__d2b+0x92>
 800bb74:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800bb78:	4405      	add	r5, r0
 800bb7a:	603d      	str	r5, [r7, #0]
 800bb7c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800bb80:	6030      	str	r0, [r6, #0]
 800bb82:	4620      	mov	r0, r4
 800bb84:	b003      	add	sp, #12
 800bb86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bb8a:	6161      	str	r1, [r4, #20]
 800bb8c:	e7ea      	b.n	800bb64 <__d2b+0x58>
 800bb8e:	a801      	add	r0, sp, #4
 800bb90:	f7ff fd61 	bl	800b656 <__lo0bits>
 800bb94:	9b01      	ldr	r3, [sp, #4]
 800bb96:	6163      	str	r3, [r4, #20]
 800bb98:	3020      	adds	r0, #32
 800bb9a:	2201      	movs	r2, #1
 800bb9c:	e7e8      	b.n	800bb70 <__d2b+0x64>
 800bb9e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bba2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800bba6:	6038      	str	r0, [r7, #0]
 800bba8:	6918      	ldr	r0, [r3, #16]
 800bbaa:	f7ff fd35 	bl	800b618 <__hi0bits>
 800bbae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bbb2:	e7e5      	b.n	800bb80 <__d2b+0x74>
 800bbb4:	0800cbc4 	.word	0x0800cbc4
 800bbb8:	0800cbd5 	.word	0x0800cbd5

0800bbbc <__ssputs_r>:
 800bbbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbc0:	688e      	ldr	r6, [r1, #8]
 800bbc2:	461f      	mov	r7, r3
 800bbc4:	42be      	cmp	r6, r7
 800bbc6:	680b      	ldr	r3, [r1, #0]
 800bbc8:	4682      	mov	sl, r0
 800bbca:	460c      	mov	r4, r1
 800bbcc:	4690      	mov	r8, r2
 800bbce:	d82d      	bhi.n	800bc2c <__ssputs_r+0x70>
 800bbd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800bbd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800bbd8:	d026      	beq.n	800bc28 <__ssputs_r+0x6c>
 800bbda:	6965      	ldr	r5, [r4, #20]
 800bbdc:	6909      	ldr	r1, [r1, #16]
 800bbde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bbe2:	eba3 0901 	sub.w	r9, r3, r1
 800bbe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bbea:	1c7b      	adds	r3, r7, #1
 800bbec:	444b      	add	r3, r9
 800bbee:	106d      	asrs	r5, r5, #1
 800bbf0:	429d      	cmp	r5, r3
 800bbf2:	bf38      	it	cc
 800bbf4:	461d      	movcc	r5, r3
 800bbf6:	0553      	lsls	r3, r2, #21
 800bbf8:	d527      	bpl.n	800bc4a <__ssputs_r+0x8e>
 800bbfa:	4629      	mov	r1, r5
 800bbfc:	f7ff fbd8 	bl	800b3b0 <_malloc_r>
 800bc00:	4606      	mov	r6, r0
 800bc02:	b360      	cbz	r0, 800bc5e <__ssputs_r+0xa2>
 800bc04:	6921      	ldr	r1, [r4, #16]
 800bc06:	464a      	mov	r2, r9
 800bc08:	f000 fbcc 	bl	800c3a4 <memcpy>
 800bc0c:	89a3      	ldrh	r3, [r4, #12]
 800bc0e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800bc12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bc16:	81a3      	strh	r3, [r4, #12]
 800bc18:	6126      	str	r6, [r4, #16]
 800bc1a:	6165      	str	r5, [r4, #20]
 800bc1c:	444e      	add	r6, r9
 800bc1e:	eba5 0509 	sub.w	r5, r5, r9
 800bc22:	6026      	str	r6, [r4, #0]
 800bc24:	60a5      	str	r5, [r4, #8]
 800bc26:	463e      	mov	r6, r7
 800bc28:	42be      	cmp	r6, r7
 800bc2a:	d900      	bls.n	800bc2e <__ssputs_r+0x72>
 800bc2c:	463e      	mov	r6, r7
 800bc2e:	6820      	ldr	r0, [r4, #0]
 800bc30:	4632      	mov	r2, r6
 800bc32:	4641      	mov	r1, r8
 800bc34:	f000 fb6a 	bl	800c30c <memmove>
 800bc38:	68a3      	ldr	r3, [r4, #8]
 800bc3a:	1b9b      	subs	r3, r3, r6
 800bc3c:	60a3      	str	r3, [r4, #8]
 800bc3e:	6823      	ldr	r3, [r4, #0]
 800bc40:	4433      	add	r3, r6
 800bc42:	6023      	str	r3, [r4, #0]
 800bc44:	2000      	movs	r0, #0
 800bc46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc4a:	462a      	mov	r2, r5
 800bc4c:	f000 fbfc 	bl	800c448 <_realloc_r>
 800bc50:	4606      	mov	r6, r0
 800bc52:	2800      	cmp	r0, #0
 800bc54:	d1e0      	bne.n	800bc18 <__ssputs_r+0x5c>
 800bc56:	6921      	ldr	r1, [r4, #16]
 800bc58:	4650      	mov	r0, sl
 800bc5a:	f7ff fb35 	bl	800b2c8 <_free_r>
 800bc5e:	230c      	movs	r3, #12
 800bc60:	f8ca 3000 	str.w	r3, [sl]
 800bc64:	89a3      	ldrh	r3, [r4, #12]
 800bc66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bc6a:	81a3      	strh	r3, [r4, #12]
 800bc6c:	f04f 30ff 	mov.w	r0, #4294967295
 800bc70:	e7e9      	b.n	800bc46 <__ssputs_r+0x8a>
	...

0800bc74 <_svfiprintf_r>:
 800bc74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc78:	4698      	mov	r8, r3
 800bc7a:	898b      	ldrh	r3, [r1, #12]
 800bc7c:	061b      	lsls	r3, r3, #24
 800bc7e:	b09d      	sub	sp, #116	@ 0x74
 800bc80:	4607      	mov	r7, r0
 800bc82:	460d      	mov	r5, r1
 800bc84:	4614      	mov	r4, r2
 800bc86:	d510      	bpl.n	800bcaa <_svfiprintf_r+0x36>
 800bc88:	690b      	ldr	r3, [r1, #16]
 800bc8a:	b973      	cbnz	r3, 800bcaa <_svfiprintf_r+0x36>
 800bc8c:	2140      	movs	r1, #64	@ 0x40
 800bc8e:	f7ff fb8f 	bl	800b3b0 <_malloc_r>
 800bc92:	6028      	str	r0, [r5, #0]
 800bc94:	6128      	str	r0, [r5, #16]
 800bc96:	b930      	cbnz	r0, 800bca6 <_svfiprintf_r+0x32>
 800bc98:	230c      	movs	r3, #12
 800bc9a:	603b      	str	r3, [r7, #0]
 800bc9c:	f04f 30ff 	mov.w	r0, #4294967295
 800bca0:	b01d      	add	sp, #116	@ 0x74
 800bca2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bca6:	2340      	movs	r3, #64	@ 0x40
 800bca8:	616b      	str	r3, [r5, #20]
 800bcaa:	2300      	movs	r3, #0
 800bcac:	9309      	str	r3, [sp, #36]	@ 0x24
 800bcae:	2320      	movs	r3, #32
 800bcb0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bcb4:	f8cd 800c 	str.w	r8, [sp, #12]
 800bcb8:	2330      	movs	r3, #48	@ 0x30
 800bcba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800be58 <_svfiprintf_r+0x1e4>
 800bcbe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bcc2:	f04f 0901 	mov.w	r9, #1
 800bcc6:	4623      	mov	r3, r4
 800bcc8:	469a      	mov	sl, r3
 800bcca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bcce:	b10a      	cbz	r2, 800bcd4 <_svfiprintf_r+0x60>
 800bcd0:	2a25      	cmp	r2, #37	@ 0x25
 800bcd2:	d1f9      	bne.n	800bcc8 <_svfiprintf_r+0x54>
 800bcd4:	ebba 0b04 	subs.w	fp, sl, r4
 800bcd8:	d00b      	beq.n	800bcf2 <_svfiprintf_r+0x7e>
 800bcda:	465b      	mov	r3, fp
 800bcdc:	4622      	mov	r2, r4
 800bcde:	4629      	mov	r1, r5
 800bce0:	4638      	mov	r0, r7
 800bce2:	f7ff ff6b 	bl	800bbbc <__ssputs_r>
 800bce6:	3001      	adds	r0, #1
 800bce8:	f000 80a7 	beq.w	800be3a <_svfiprintf_r+0x1c6>
 800bcec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bcee:	445a      	add	r2, fp
 800bcf0:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcf2:	f89a 3000 	ldrb.w	r3, [sl]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	f000 809f 	beq.w	800be3a <_svfiprintf_r+0x1c6>
 800bcfc:	2300      	movs	r3, #0
 800bcfe:	f04f 32ff 	mov.w	r2, #4294967295
 800bd02:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bd06:	f10a 0a01 	add.w	sl, sl, #1
 800bd0a:	9304      	str	r3, [sp, #16]
 800bd0c:	9307      	str	r3, [sp, #28]
 800bd0e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bd12:	931a      	str	r3, [sp, #104]	@ 0x68
 800bd14:	4654      	mov	r4, sl
 800bd16:	2205      	movs	r2, #5
 800bd18:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd1c:	484e      	ldr	r0, [pc, #312]	@ (800be58 <_svfiprintf_r+0x1e4>)
 800bd1e:	f7f4 fa57 	bl	80001d0 <memchr>
 800bd22:	9a04      	ldr	r2, [sp, #16]
 800bd24:	b9d8      	cbnz	r0, 800bd5e <_svfiprintf_r+0xea>
 800bd26:	06d0      	lsls	r0, r2, #27
 800bd28:	bf44      	itt	mi
 800bd2a:	2320      	movmi	r3, #32
 800bd2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd30:	0711      	lsls	r1, r2, #28
 800bd32:	bf44      	itt	mi
 800bd34:	232b      	movmi	r3, #43	@ 0x2b
 800bd36:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bd3a:	f89a 3000 	ldrb.w	r3, [sl]
 800bd3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd40:	d015      	beq.n	800bd6e <_svfiprintf_r+0xfa>
 800bd42:	9a07      	ldr	r2, [sp, #28]
 800bd44:	4654      	mov	r4, sl
 800bd46:	2000      	movs	r0, #0
 800bd48:	f04f 0c0a 	mov.w	ip, #10
 800bd4c:	4621      	mov	r1, r4
 800bd4e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bd52:	3b30      	subs	r3, #48	@ 0x30
 800bd54:	2b09      	cmp	r3, #9
 800bd56:	d94b      	bls.n	800bdf0 <_svfiprintf_r+0x17c>
 800bd58:	b1b0      	cbz	r0, 800bd88 <_svfiprintf_r+0x114>
 800bd5a:	9207      	str	r2, [sp, #28]
 800bd5c:	e014      	b.n	800bd88 <_svfiprintf_r+0x114>
 800bd5e:	eba0 0308 	sub.w	r3, r0, r8
 800bd62:	fa09 f303 	lsl.w	r3, r9, r3
 800bd66:	4313      	orrs	r3, r2
 800bd68:	9304      	str	r3, [sp, #16]
 800bd6a:	46a2      	mov	sl, r4
 800bd6c:	e7d2      	b.n	800bd14 <_svfiprintf_r+0xa0>
 800bd6e:	9b03      	ldr	r3, [sp, #12]
 800bd70:	1d19      	adds	r1, r3, #4
 800bd72:	681b      	ldr	r3, [r3, #0]
 800bd74:	9103      	str	r1, [sp, #12]
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	bfbb      	ittet	lt
 800bd7a:	425b      	neglt	r3, r3
 800bd7c:	f042 0202 	orrlt.w	r2, r2, #2
 800bd80:	9307      	strge	r3, [sp, #28]
 800bd82:	9307      	strlt	r3, [sp, #28]
 800bd84:	bfb8      	it	lt
 800bd86:	9204      	strlt	r2, [sp, #16]
 800bd88:	7823      	ldrb	r3, [r4, #0]
 800bd8a:	2b2e      	cmp	r3, #46	@ 0x2e
 800bd8c:	d10a      	bne.n	800bda4 <_svfiprintf_r+0x130>
 800bd8e:	7863      	ldrb	r3, [r4, #1]
 800bd90:	2b2a      	cmp	r3, #42	@ 0x2a
 800bd92:	d132      	bne.n	800bdfa <_svfiprintf_r+0x186>
 800bd94:	9b03      	ldr	r3, [sp, #12]
 800bd96:	1d1a      	adds	r2, r3, #4
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	9203      	str	r2, [sp, #12]
 800bd9c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bda0:	3402      	adds	r4, #2
 800bda2:	9305      	str	r3, [sp, #20]
 800bda4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800be68 <_svfiprintf_r+0x1f4>
 800bda8:	7821      	ldrb	r1, [r4, #0]
 800bdaa:	2203      	movs	r2, #3
 800bdac:	4650      	mov	r0, sl
 800bdae:	f7f4 fa0f 	bl	80001d0 <memchr>
 800bdb2:	b138      	cbz	r0, 800bdc4 <_svfiprintf_r+0x150>
 800bdb4:	9b04      	ldr	r3, [sp, #16]
 800bdb6:	eba0 000a 	sub.w	r0, r0, sl
 800bdba:	2240      	movs	r2, #64	@ 0x40
 800bdbc:	4082      	lsls	r2, r0
 800bdbe:	4313      	orrs	r3, r2
 800bdc0:	3401      	adds	r4, #1
 800bdc2:	9304      	str	r3, [sp, #16]
 800bdc4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdc8:	4824      	ldr	r0, [pc, #144]	@ (800be5c <_svfiprintf_r+0x1e8>)
 800bdca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bdce:	2206      	movs	r2, #6
 800bdd0:	f7f4 f9fe 	bl	80001d0 <memchr>
 800bdd4:	2800      	cmp	r0, #0
 800bdd6:	d036      	beq.n	800be46 <_svfiprintf_r+0x1d2>
 800bdd8:	4b21      	ldr	r3, [pc, #132]	@ (800be60 <_svfiprintf_r+0x1ec>)
 800bdda:	bb1b      	cbnz	r3, 800be24 <_svfiprintf_r+0x1b0>
 800bddc:	9b03      	ldr	r3, [sp, #12]
 800bdde:	3307      	adds	r3, #7
 800bde0:	f023 0307 	bic.w	r3, r3, #7
 800bde4:	3308      	adds	r3, #8
 800bde6:	9303      	str	r3, [sp, #12]
 800bde8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdea:	4433      	add	r3, r6
 800bdec:	9309      	str	r3, [sp, #36]	@ 0x24
 800bdee:	e76a      	b.n	800bcc6 <_svfiprintf_r+0x52>
 800bdf0:	fb0c 3202 	mla	r2, ip, r2, r3
 800bdf4:	460c      	mov	r4, r1
 800bdf6:	2001      	movs	r0, #1
 800bdf8:	e7a8      	b.n	800bd4c <_svfiprintf_r+0xd8>
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	3401      	adds	r4, #1
 800bdfe:	9305      	str	r3, [sp, #20]
 800be00:	4619      	mov	r1, r3
 800be02:	f04f 0c0a 	mov.w	ip, #10
 800be06:	4620      	mov	r0, r4
 800be08:	f810 2b01 	ldrb.w	r2, [r0], #1
 800be0c:	3a30      	subs	r2, #48	@ 0x30
 800be0e:	2a09      	cmp	r2, #9
 800be10:	d903      	bls.n	800be1a <_svfiprintf_r+0x1a6>
 800be12:	2b00      	cmp	r3, #0
 800be14:	d0c6      	beq.n	800bda4 <_svfiprintf_r+0x130>
 800be16:	9105      	str	r1, [sp, #20]
 800be18:	e7c4      	b.n	800bda4 <_svfiprintf_r+0x130>
 800be1a:	fb0c 2101 	mla	r1, ip, r1, r2
 800be1e:	4604      	mov	r4, r0
 800be20:	2301      	movs	r3, #1
 800be22:	e7f0      	b.n	800be06 <_svfiprintf_r+0x192>
 800be24:	ab03      	add	r3, sp, #12
 800be26:	9300      	str	r3, [sp, #0]
 800be28:	462a      	mov	r2, r5
 800be2a:	4b0e      	ldr	r3, [pc, #56]	@ (800be64 <_svfiprintf_r+0x1f0>)
 800be2c:	a904      	add	r1, sp, #16
 800be2e:	4638      	mov	r0, r7
 800be30:	f7fd fdec 	bl	8009a0c <_printf_float>
 800be34:	1c42      	adds	r2, r0, #1
 800be36:	4606      	mov	r6, r0
 800be38:	d1d6      	bne.n	800bde8 <_svfiprintf_r+0x174>
 800be3a:	89ab      	ldrh	r3, [r5, #12]
 800be3c:	065b      	lsls	r3, r3, #25
 800be3e:	f53f af2d 	bmi.w	800bc9c <_svfiprintf_r+0x28>
 800be42:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800be44:	e72c      	b.n	800bca0 <_svfiprintf_r+0x2c>
 800be46:	ab03      	add	r3, sp, #12
 800be48:	9300      	str	r3, [sp, #0]
 800be4a:	462a      	mov	r2, r5
 800be4c:	4b05      	ldr	r3, [pc, #20]	@ (800be64 <_svfiprintf_r+0x1f0>)
 800be4e:	a904      	add	r1, sp, #16
 800be50:	4638      	mov	r0, r7
 800be52:	f7fe f873 	bl	8009f3c <_printf_i>
 800be56:	e7ed      	b.n	800be34 <_svfiprintf_r+0x1c0>
 800be58:	0800cc2e 	.word	0x0800cc2e
 800be5c:	0800cc38 	.word	0x0800cc38
 800be60:	08009a0d 	.word	0x08009a0d
 800be64:	0800bbbd 	.word	0x0800bbbd
 800be68:	0800cc34 	.word	0x0800cc34

0800be6c <__sfputc_r>:
 800be6c:	6893      	ldr	r3, [r2, #8]
 800be6e:	3b01      	subs	r3, #1
 800be70:	2b00      	cmp	r3, #0
 800be72:	b410      	push	{r4}
 800be74:	6093      	str	r3, [r2, #8]
 800be76:	da08      	bge.n	800be8a <__sfputc_r+0x1e>
 800be78:	6994      	ldr	r4, [r2, #24]
 800be7a:	42a3      	cmp	r3, r4
 800be7c:	db01      	blt.n	800be82 <__sfputc_r+0x16>
 800be7e:	290a      	cmp	r1, #10
 800be80:	d103      	bne.n	800be8a <__sfputc_r+0x1e>
 800be82:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be86:	f7fe bab2 	b.w	800a3ee <__swbuf_r>
 800be8a:	6813      	ldr	r3, [r2, #0]
 800be8c:	1c58      	adds	r0, r3, #1
 800be8e:	6010      	str	r0, [r2, #0]
 800be90:	7019      	strb	r1, [r3, #0]
 800be92:	4608      	mov	r0, r1
 800be94:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be98:	4770      	bx	lr

0800be9a <__sfputs_r>:
 800be9a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be9c:	4606      	mov	r6, r0
 800be9e:	460f      	mov	r7, r1
 800bea0:	4614      	mov	r4, r2
 800bea2:	18d5      	adds	r5, r2, r3
 800bea4:	42ac      	cmp	r4, r5
 800bea6:	d101      	bne.n	800beac <__sfputs_r+0x12>
 800bea8:	2000      	movs	r0, #0
 800beaa:	e007      	b.n	800bebc <__sfputs_r+0x22>
 800beac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800beb0:	463a      	mov	r2, r7
 800beb2:	4630      	mov	r0, r6
 800beb4:	f7ff ffda 	bl	800be6c <__sfputc_r>
 800beb8:	1c43      	adds	r3, r0, #1
 800beba:	d1f3      	bne.n	800bea4 <__sfputs_r+0xa>
 800bebc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bec0 <_vfiprintf_r>:
 800bec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bec4:	460d      	mov	r5, r1
 800bec6:	b09d      	sub	sp, #116	@ 0x74
 800bec8:	4614      	mov	r4, r2
 800beca:	4698      	mov	r8, r3
 800becc:	4606      	mov	r6, r0
 800bece:	b118      	cbz	r0, 800bed8 <_vfiprintf_r+0x18>
 800bed0:	6a03      	ldr	r3, [r0, #32]
 800bed2:	b90b      	cbnz	r3, 800bed8 <_vfiprintf_r+0x18>
 800bed4:	f7fe f9dc 	bl	800a290 <__sinit>
 800bed8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800beda:	07d9      	lsls	r1, r3, #31
 800bedc:	d405      	bmi.n	800beea <_vfiprintf_r+0x2a>
 800bede:	89ab      	ldrh	r3, [r5, #12]
 800bee0:	059a      	lsls	r2, r3, #22
 800bee2:	d402      	bmi.n	800beea <_vfiprintf_r+0x2a>
 800bee4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bee6:	f7fe fb94 	bl	800a612 <__retarget_lock_acquire_recursive>
 800beea:	89ab      	ldrh	r3, [r5, #12]
 800beec:	071b      	lsls	r3, r3, #28
 800beee:	d501      	bpl.n	800bef4 <_vfiprintf_r+0x34>
 800bef0:	692b      	ldr	r3, [r5, #16]
 800bef2:	b99b      	cbnz	r3, 800bf1c <_vfiprintf_r+0x5c>
 800bef4:	4629      	mov	r1, r5
 800bef6:	4630      	mov	r0, r6
 800bef8:	f7fe fab8 	bl	800a46c <__swsetup_r>
 800befc:	b170      	cbz	r0, 800bf1c <_vfiprintf_r+0x5c>
 800befe:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bf00:	07dc      	lsls	r4, r3, #31
 800bf02:	d504      	bpl.n	800bf0e <_vfiprintf_r+0x4e>
 800bf04:	f04f 30ff 	mov.w	r0, #4294967295
 800bf08:	b01d      	add	sp, #116	@ 0x74
 800bf0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bf0e:	89ab      	ldrh	r3, [r5, #12]
 800bf10:	0598      	lsls	r0, r3, #22
 800bf12:	d4f7      	bmi.n	800bf04 <_vfiprintf_r+0x44>
 800bf14:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bf16:	f7fe fb7d 	bl	800a614 <__retarget_lock_release_recursive>
 800bf1a:	e7f3      	b.n	800bf04 <_vfiprintf_r+0x44>
 800bf1c:	2300      	movs	r3, #0
 800bf1e:	9309      	str	r3, [sp, #36]	@ 0x24
 800bf20:	2320      	movs	r3, #32
 800bf22:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bf26:	f8cd 800c 	str.w	r8, [sp, #12]
 800bf2a:	2330      	movs	r3, #48	@ 0x30
 800bf2c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800c0dc <_vfiprintf_r+0x21c>
 800bf30:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bf34:	f04f 0901 	mov.w	r9, #1
 800bf38:	4623      	mov	r3, r4
 800bf3a:	469a      	mov	sl, r3
 800bf3c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bf40:	b10a      	cbz	r2, 800bf46 <_vfiprintf_r+0x86>
 800bf42:	2a25      	cmp	r2, #37	@ 0x25
 800bf44:	d1f9      	bne.n	800bf3a <_vfiprintf_r+0x7a>
 800bf46:	ebba 0b04 	subs.w	fp, sl, r4
 800bf4a:	d00b      	beq.n	800bf64 <_vfiprintf_r+0xa4>
 800bf4c:	465b      	mov	r3, fp
 800bf4e:	4622      	mov	r2, r4
 800bf50:	4629      	mov	r1, r5
 800bf52:	4630      	mov	r0, r6
 800bf54:	f7ff ffa1 	bl	800be9a <__sfputs_r>
 800bf58:	3001      	adds	r0, #1
 800bf5a:	f000 80a7 	beq.w	800c0ac <_vfiprintf_r+0x1ec>
 800bf5e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf60:	445a      	add	r2, fp
 800bf62:	9209      	str	r2, [sp, #36]	@ 0x24
 800bf64:	f89a 3000 	ldrb.w	r3, [sl]
 800bf68:	2b00      	cmp	r3, #0
 800bf6a:	f000 809f 	beq.w	800c0ac <_vfiprintf_r+0x1ec>
 800bf6e:	2300      	movs	r3, #0
 800bf70:	f04f 32ff 	mov.w	r2, #4294967295
 800bf74:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf78:	f10a 0a01 	add.w	sl, sl, #1
 800bf7c:	9304      	str	r3, [sp, #16]
 800bf7e:	9307      	str	r3, [sp, #28]
 800bf80:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bf84:	931a      	str	r3, [sp, #104]	@ 0x68
 800bf86:	4654      	mov	r4, sl
 800bf88:	2205      	movs	r2, #5
 800bf8a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf8e:	4853      	ldr	r0, [pc, #332]	@ (800c0dc <_vfiprintf_r+0x21c>)
 800bf90:	f7f4 f91e 	bl	80001d0 <memchr>
 800bf94:	9a04      	ldr	r2, [sp, #16]
 800bf96:	b9d8      	cbnz	r0, 800bfd0 <_vfiprintf_r+0x110>
 800bf98:	06d1      	lsls	r1, r2, #27
 800bf9a:	bf44      	itt	mi
 800bf9c:	2320      	movmi	r3, #32
 800bf9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfa2:	0713      	lsls	r3, r2, #28
 800bfa4:	bf44      	itt	mi
 800bfa6:	232b      	movmi	r3, #43	@ 0x2b
 800bfa8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bfac:	f89a 3000 	ldrb.w	r3, [sl]
 800bfb0:	2b2a      	cmp	r3, #42	@ 0x2a
 800bfb2:	d015      	beq.n	800bfe0 <_vfiprintf_r+0x120>
 800bfb4:	9a07      	ldr	r2, [sp, #28]
 800bfb6:	4654      	mov	r4, sl
 800bfb8:	2000      	movs	r0, #0
 800bfba:	f04f 0c0a 	mov.w	ip, #10
 800bfbe:	4621      	mov	r1, r4
 800bfc0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfc4:	3b30      	subs	r3, #48	@ 0x30
 800bfc6:	2b09      	cmp	r3, #9
 800bfc8:	d94b      	bls.n	800c062 <_vfiprintf_r+0x1a2>
 800bfca:	b1b0      	cbz	r0, 800bffa <_vfiprintf_r+0x13a>
 800bfcc:	9207      	str	r2, [sp, #28]
 800bfce:	e014      	b.n	800bffa <_vfiprintf_r+0x13a>
 800bfd0:	eba0 0308 	sub.w	r3, r0, r8
 800bfd4:	fa09 f303 	lsl.w	r3, r9, r3
 800bfd8:	4313      	orrs	r3, r2
 800bfda:	9304      	str	r3, [sp, #16]
 800bfdc:	46a2      	mov	sl, r4
 800bfde:	e7d2      	b.n	800bf86 <_vfiprintf_r+0xc6>
 800bfe0:	9b03      	ldr	r3, [sp, #12]
 800bfe2:	1d19      	adds	r1, r3, #4
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	9103      	str	r1, [sp, #12]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	bfbb      	ittet	lt
 800bfec:	425b      	neglt	r3, r3
 800bfee:	f042 0202 	orrlt.w	r2, r2, #2
 800bff2:	9307      	strge	r3, [sp, #28]
 800bff4:	9307      	strlt	r3, [sp, #28]
 800bff6:	bfb8      	it	lt
 800bff8:	9204      	strlt	r2, [sp, #16]
 800bffa:	7823      	ldrb	r3, [r4, #0]
 800bffc:	2b2e      	cmp	r3, #46	@ 0x2e
 800bffe:	d10a      	bne.n	800c016 <_vfiprintf_r+0x156>
 800c000:	7863      	ldrb	r3, [r4, #1]
 800c002:	2b2a      	cmp	r3, #42	@ 0x2a
 800c004:	d132      	bne.n	800c06c <_vfiprintf_r+0x1ac>
 800c006:	9b03      	ldr	r3, [sp, #12]
 800c008:	1d1a      	adds	r2, r3, #4
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	9203      	str	r2, [sp, #12]
 800c00e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c012:	3402      	adds	r4, #2
 800c014:	9305      	str	r3, [sp, #20]
 800c016:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800c0ec <_vfiprintf_r+0x22c>
 800c01a:	7821      	ldrb	r1, [r4, #0]
 800c01c:	2203      	movs	r2, #3
 800c01e:	4650      	mov	r0, sl
 800c020:	f7f4 f8d6 	bl	80001d0 <memchr>
 800c024:	b138      	cbz	r0, 800c036 <_vfiprintf_r+0x176>
 800c026:	9b04      	ldr	r3, [sp, #16]
 800c028:	eba0 000a 	sub.w	r0, r0, sl
 800c02c:	2240      	movs	r2, #64	@ 0x40
 800c02e:	4082      	lsls	r2, r0
 800c030:	4313      	orrs	r3, r2
 800c032:	3401      	adds	r4, #1
 800c034:	9304      	str	r3, [sp, #16]
 800c036:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c03a:	4829      	ldr	r0, [pc, #164]	@ (800c0e0 <_vfiprintf_r+0x220>)
 800c03c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c040:	2206      	movs	r2, #6
 800c042:	f7f4 f8c5 	bl	80001d0 <memchr>
 800c046:	2800      	cmp	r0, #0
 800c048:	d03f      	beq.n	800c0ca <_vfiprintf_r+0x20a>
 800c04a:	4b26      	ldr	r3, [pc, #152]	@ (800c0e4 <_vfiprintf_r+0x224>)
 800c04c:	bb1b      	cbnz	r3, 800c096 <_vfiprintf_r+0x1d6>
 800c04e:	9b03      	ldr	r3, [sp, #12]
 800c050:	3307      	adds	r3, #7
 800c052:	f023 0307 	bic.w	r3, r3, #7
 800c056:	3308      	adds	r3, #8
 800c058:	9303      	str	r3, [sp, #12]
 800c05a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c05c:	443b      	add	r3, r7
 800c05e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c060:	e76a      	b.n	800bf38 <_vfiprintf_r+0x78>
 800c062:	fb0c 3202 	mla	r2, ip, r2, r3
 800c066:	460c      	mov	r4, r1
 800c068:	2001      	movs	r0, #1
 800c06a:	e7a8      	b.n	800bfbe <_vfiprintf_r+0xfe>
 800c06c:	2300      	movs	r3, #0
 800c06e:	3401      	adds	r4, #1
 800c070:	9305      	str	r3, [sp, #20]
 800c072:	4619      	mov	r1, r3
 800c074:	f04f 0c0a 	mov.w	ip, #10
 800c078:	4620      	mov	r0, r4
 800c07a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c07e:	3a30      	subs	r2, #48	@ 0x30
 800c080:	2a09      	cmp	r2, #9
 800c082:	d903      	bls.n	800c08c <_vfiprintf_r+0x1cc>
 800c084:	2b00      	cmp	r3, #0
 800c086:	d0c6      	beq.n	800c016 <_vfiprintf_r+0x156>
 800c088:	9105      	str	r1, [sp, #20]
 800c08a:	e7c4      	b.n	800c016 <_vfiprintf_r+0x156>
 800c08c:	fb0c 2101 	mla	r1, ip, r1, r2
 800c090:	4604      	mov	r4, r0
 800c092:	2301      	movs	r3, #1
 800c094:	e7f0      	b.n	800c078 <_vfiprintf_r+0x1b8>
 800c096:	ab03      	add	r3, sp, #12
 800c098:	9300      	str	r3, [sp, #0]
 800c09a:	462a      	mov	r2, r5
 800c09c:	4b12      	ldr	r3, [pc, #72]	@ (800c0e8 <_vfiprintf_r+0x228>)
 800c09e:	a904      	add	r1, sp, #16
 800c0a0:	4630      	mov	r0, r6
 800c0a2:	f7fd fcb3 	bl	8009a0c <_printf_float>
 800c0a6:	4607      	mov	r7, r0
 800c0a8:	1c78      	adds	r0, r7, #1
 800c0aa:	d1d6      	bne.n	800c05a <_vfiprintf_r+0x19a>
 800c0ac:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800c0ae:	07d9      	lsls	r1, r3, #31
 800c0b0:	d405      	bmi.n	800c0be <_vfiprintf_r+0x1fe>
 800c0b2:	89ab      	ldrh	r3, [r5, #12]
 800c0b4:	059a      	lsls	r2, r3, #22
 800c0b6:	d402      	bmi.n	800c0be <_vfiprintf_r+0x1fe>
 800c0b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800c0ba:	f7fe faab 	bl	800a614 <__retarget_lock_release_recursive>
 800c0be:	89ab      	ldrh	r3, [r5, #12]
 800c0c0:	065b      	lsls	r3, r3, #25
 800c0c2:	f53f af1f 	bmi.w	800bf04 <_vfiprintf_r+0x44>
 800c0c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c0c8:	e71e      	b.n	800bf08 <_vfiprintf_r+0x48>
 800c0ca:	ab03      	add	r3, sp, #12
 800c0cc:	9300      	str	r3, [sp, #0]
 800c0ce:	462a      	mov	r2, r5
 800c0d0:	4b05      	ldr	r3, [pc, #20]	@ (800c0e8 <_vfiprintf_r+0x228>)
 800c0d2:	a904      	add	r1, sp, #16
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	f7fd ff31 	bl	8009f3c <_printf_i>
 800c0da:	e7e4      	b.n	800c0a6 <_vfiprintf_r+0x1e6>
 800c0dc:	0800cc2e 	.word	0x0800cc2e
 800c0e0:	0800cc38 	.word	0x0800cc38
 800c0e4:	08009a0d 	.word	0x08009a0d
 800c0e8:	0800be9b 	.word	0x0800be9b
 800c0ec:	0800cc34 	.word	0x0800cc34

0800c0f0 <__sflush_r>:
 800c0f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0f8:	0716      	lsls	r6, r2, #28
 800c0fa:	4605      	mov	r5, r0
 800c0fc:	460c      	mov	r4, r1
 800c0fe:	d454      	bmi.n	800c1aa <__sflush_r+0xba>
 800c100:	684b      	ldr	r3, [r1, #4]
 800c102:	2b00      	cmp	r3, #0
 800c104:	dc02      	bgt.n	800c10c <__sflush_r+0x1c>
 800c106:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c108:	2b00      	cmp	r3, #0
 800c10a:	dd48      	ble.n	800c19e <__sflush_r+0xae>
 800c10c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c10e:	2e00      	cmp	r6, #0
 800c110:	d045      	beq.n	800c19e <__sflush_r+0xae>
 800c112:	2300      	movs	r3, #0
 800c114:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c118:	682f      	ldr	r7, [r5, #0]
 800c11a:	6a21      	ldr	r1, [r4, #32]
 800c11c:	602b      	str	r3, [r5, #0]
 800c11e:	d030      	beq.n	800c182 <__sflush_r+0x92>
 800c120:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c122:	89a3      	ldrh	r3, [r4, #12]
 800c124:	0759      	lsls	r1, r3, #29
 800c126:	d505      	bpl.n	800c134 <__sflush_r+0x44>
 800c128:	6863      	ldr	r3, [r4, #4]
 800c12a:	1ad2      	subs	r2, r2, r3
 800c12c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c12e:	b10b      	cbz	r3, 800c134 <__sflush_r+0x44>
 800c130:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c132:	1ad2      	subs	r2, r2, r3
 800c134:	2300      	movs	r3, #0
 800c136:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c138:	6a21      	ldr	r1, [r4, #32]
 800c13a:	4628      	mov	r0, r5
 800c13c:	47b0      	blx	r6
 800c13e:	1c43      	adds	r3, r0, #1
 800c140:	89a3      	ldrh	r3, [r4, #12]
 800c142:	d106      	bne.n	800c152 <__sflush_r+0x62>
 800c144:	6829      	ldr	r1, [r5, #0]
 800c146:	291d      	cmp	r1, #29
 800c148:	d82b      	bhi.n	800c1a2 <__sflush_r+0xb2>
 800c14a:	4a2a      	ldr	r2, [pc, #168]	@ (800c1f4 <__sflush_r+0x104>)
 800c14c:	40ca      	lsrs	r2, r1
 800c14e:	07d6      	lsls	r6, r2, #31
 800c150:	d527      	bpl.n	800c1a2 <__sflush_r+0xb2>
 800c152:	2200      	movs	r2, #0
 800c154:	6062      	str	r2, [r4, #4]
 800c156:	04d9      	lsls	r1, r3, #19
 800c158:	6922      	ldr	r2, [r4, #16]
 800c15a:	6022      	str	r2, [r4, #0]
 800c15c:	d504      	bpl.n	800c168 <__sflush_r+0x78>
 800c15e:	1c42      	adds	r2, r0, #1
 800c160:	d101      	bne.n	800c166 <__sflush_r+0x76>
 800c162:	682b      	ldr	r3, [r5, #0]
 800c164:	b903      	cbnz	r3, 800c168 <__sflush_r+0x78>
 800c166:	6560      	str	r0, [r4, #84]	@ 0x54
 800c168:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c16a:	602f      	str	r7, [r5, #0]
 800c16c:	b1b9      	cbz	r1, 800c19e <__sflush_r+0xae>
 800c16e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c172:	4299      	cmp	r1, r3
 800c174:	d002      	beq.n	800c17c <__sflush_r+0x8c>
 800c176:	4628      	mov	r0, r5
 800c178:	f7ff f8a6 	bl	800b2c8 <_free_r>
 800c17c:	2300      	movs	r3, #0
 800c17e:	6363      	str	r3, [r4, #52]	@ 0x34
 800c180:	e00d      	b.n	800c19e <__sflush_r+0xae>
 800c182:	2301      	movs	r3, #1
 800c184:	4628      	mov	r0, r5
 800c186:	47b0      	blx	r6
 800c188:	4602      	mov	r2, r0
 800c18a:	1c50      	adds	r0, r2, #1
 800c18c:	d1c9      	bne.n	800c122 <__sflush_r+0x32>
 800c18e:	682b      	ldr	r3, [r5, #0]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d0c6      	beq.n	800c122 <__sflush_r+0x32>
 800c194:	2b1d      	cmp	r3, #29
 800c196:	d001      	beq.n	800c19c <__sflush_r+0xac>
 800c198:	2b16      	cmp	r3, #22
 800c19a:	d11e      	bne.n	800c1da <__sflush_r+0xea>
 800c19c:	602f      	str	r7, [r5, #0]
 800c19e:	2000      	movs	r0, #0
 800c1a0:	e022      	b.n	800c1e8 <__sflush_r+0xf8>
 800c1a2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1a6:	b21b      	sxth	r3, r3
 800c1a8:	e01b      	b.n	800c1e2 <__sflush_r+0xf2>
 800c1aa:	690f      	ldr	r7, [r1, #16]
 800c1ac:	2f00      	cmp	r7, #0
 800c1ae:	d0f6      	beq.n	800c19e <__sflush_r+0xae>
 800c1b0:	0793      	lsls	r3, r2, #30
 800c1b2:	680e      	ldr	r6, [r1, #0]
 800c1b4:	bf08      	it	eq
 800c1b6:	694b      	ldreq	r3, [r1, #20]
 800c1b8:	600f      	str	r7, [r1, #0]
 800c1ba:	bf18      	it	ne
 800c1bc:	2300      	movne	r3, #0
 800c1be:	eba6 0807 	sub.w	r8, r6, r7
 800c1c2:	608b      	str	r3, [r1, #8]
 800c1c4:	f1b8 0f00 	cmp.w	r8, #0
 800c1c8:	dde9      	ble.n	800c19e <__sflush_r+0xae>
 800c1ca:	6a21      	ldr	r1, [r4, #32]
 800c1cc:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c1ce:	4643      	mov	r3, r8
 800c1d0:	463a      	mov	r2, r7
 800c1d2:	4628      	mov	r0, r5
 800c1d4:	47b0      	blx	r6
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	dc08      	bgt.n	800c1ec <__sflush_r+0xfc>
 800c1da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c1de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c1e2:	81a3      	strh	r3, [r4, #12]
 800c1e4:	f04f 30ff 	mov.w	r0, #4294967295
 800c1e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c1ec:	4407      	add	r7, r0
 800c1ee:	eba8 0800 	sub.w	r8, r8, r0
 800c1f2:	e7e7      	b.n	800c1c4 <__sflush_r+0xd4>
 800c1f4:	20400001 	.word	0x20400001

0800c1f8 <_fflush_r>:
 800c1f8:	b538      	push	{r3, r4, r5, lr}
 800c1fa:	690b      	ldr	r3, [r1, #16]
 800c1fc:	4605      	mov	r5, r0
 800c1fe:	460c      	mov	r4, r1
 800c200:	b913      	cbnz	r3, 800c208 <_fflush_r+0x10>
 800c202:	2500      	movs	r5, #0
 800c204:	4628      	mov	r0, r5
 800c206:	bd38      	pop	{r3, r4, r5, pc}
 800c208:	b118      	cbz	r0, 800c212 <_fflush_r+0x1a>
 800c20a:	6a03      	ldr	r3, [r0, #32]
 800c20c:	b90b      	cbnz	r3, 800c212 <_fflush_r+0x1a>
 800c20e:	f7fe f83f 	bl	800a290 <__sinit>
 800c212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d0f3      	beq.n	800c202 <_fflush_r+0xa>
 800c21a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c21c:	07d0      	lsls	r0, r2, #31
 800c21e:	d404      	bmi.n	800c22a <_fflush_r+0x32>
 800c220:	0599      	lsls	r1, r3, #22
 800c222:	d402      	bmi.n	800c22a <_fflush_r+0x32>
 800c224:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c226:	f7fe f9f4 	bl	800a612 <__retarget_lock_acquire_recursive>
 800c22a:	4628      	mov	r0, r5
 800c22c:	4621      	mov	r1, r4
 800c22e:	f7ff ff5f 	bl	800c0f0 <__sflush_r>
 800c232:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c234:	07da      	lsls	r2, r3, #31
 800c236:	4605      	mov	r5, r0
 800c238:	d4e4      	bmi.n	800c204 <_fflush_r+0xc>
 800c23a:	89a3      	ldrh	r3, [r4, #12]
 800c23c:	059b      	lsls	r3, r3, #22
 800c23e:	d4e1      	bmi.n	800c204 <_fflush_r+0xc>
 800c240:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c242:	f7fe f9e7 	bl	800a614 <__retarget_lock_release_recursive>
 800c246:	e7dd      	b.n	800c204 <_fflush_r+0xc>

0800c248 <__swhatbuf_r>:
 800c248:	b570      	push	{r4, r5, r6, lr}
 800c24a:	460c      	mov	r4, r1
 800c24c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c250:	2900      	cmp	r1, #0
 800c252:	b096      	sub	sp, #88	@ 0x58
 800c254:	4615      	mov	r5, r2
 800c256:	461e      	mov	r6, r3
 800c258:	da0d      	bge.n	800c276 <__swhatbuf_r+0x2e>
 800c25a:	89a3      	ldrh	r3, [r4, #12]
 800c25c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800c260:	f04f 0100 	mov.w	r1, #0
 800c264:	bf14      	ite	ne
 800c266:	2340      	movne	r3, #64	@ 0x40
 800c268:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800c26c:	2000      	movs	r0, #0
 800c26e:	6031      	str	r1, [r6, #0]
 800c270:	602b      	str	r3, [r5, #0]
 800c272:	b016      	add	sp, #88	@ 0x58
 800c274:	bd70      	pop	{r4, r5, r6, pc}
 800c276:	466a      	mov	r2, sp
 800c278:	f000 f862 	bl	800c340 <_fstat_r>
 800c27c:	2800      	cmp	r0, #0
 800c27e:	dbec      	blt.n	800c25a <__swhatbuf_r+0x12>
 800c280:	9901      	ldr	r1, [sp, #4]
 800c282:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800c286:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800c28a:	4259      	negs	r1, r3
 800c28c:	4159      	adcs	r1, r3
 800c28e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c292:	e7eb      	b.n	800c26c <__swhatbuf_r+0x24>

0800c294 <__smakebuf_r>:
 800c294:	898b      	ldrh	r3, [r1, #12]
 800c296:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c298:	079d      	lsls	r5, r3, #30
 800c29a:	4606      	mov	r6, r0
 800c29c:	460c      	mov	r4, r1
 800c29e:	d507      	bpl.n	800c2b0 <__smakebuf_r+0x1c>
 800c2a0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800c2a4:	6023      	str	r3, [r4, #0]
 800c2a6:	6123      	str	r3, [r4, #16]
 800c2a8:	2301      	movs	r3, #1
 800c2aa:	6163      	str	r3, [r4, #20]
 800c2ac:	b003      	add	sp, #12
 800c2ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2b0:	ab01      	add	r3, sp, #4
 800c2b2:	466a      	mov	r2, sp
 800c2b4:	f7ff ffc8 	bl	800c248 <__swhatbuf_r>
 800c2b8:	9f00      	ldr	r7, [sp, #0]
 800c2ba:	4605      	mov	r5, r0
 800c2bc:	4639      	mov	r1, r7
 800c2be:	4630      	mov	r0, r6
 800c2c0:	f7ff f876 	bl	800b3b0 <_malloc_r>
 800c2c4:	b948      	cbnz	r0, 800c2da <__smakebuf_r+0x46>
 800c2c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c2ca:	059a      	lsls	r2, r3, #22
 800c2cc:	d4ee      	bmi.n	800c2ac <__smakebuf_r+0x18>
 800c2ce:	f023 0303 	bic.w	r3, r3, #3
 800c2d2:	f043 0302 	orr.w	r3, r3, #2
 800c2d6:	81a3      	strh	r3, [r4, #12]
 800c2d8:	e7e2      	b.n	800c2a0 <__smakebuf_r+0xc>
 800c2da:	89a3      	ldrh	r3, [r4, #12]
 800c2dc:	6020      	str	r0, [r4, #0]
 800c2de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c2e2:	81a3      	strh	r3, [r4, #12]
 800c2e4:	9b01      	ldr	r3, [sp, #4]
 800c2e6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800c2ea:	b15b      	cbz	r3, 800c304 <__smakebuf_r+0x70>
 800c2ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c2f0:	4630      	mov	r0, r6
 800c2f2:	f000 f837 	bl	800c364 <_isatty_r>
 800c2f6:	b128      	cbz	r0, 800c304 <__smakebuf_r+0x70>
 800c2f8:	89a3      	ldrh	r3, [r4, #12]
 800c2fa:	f023 0303 	bic.w	r3, r3, #3
 800c2fe:	f043 0301 	orr.w	r3, r3, #1
 800c302:	81a3      	strh	r3, [r4, #12]
 800c304:	89a3      	ldrh	r3, [r4, #12]
 800c306:	431d      	orrs	r5, r3
 800c308:	81a5      	strh	r5, [r4, #12]
 800c30a:	e7cf      	b.n	800c2ac <__smakebuf_r+0x18>

0800c30c <memmove>:
 800c30c:	4288      	cmp	r0, r1
 800c30e:	b510      	push	{r4, lr}
 800c310:	eb01 0402 	add.w	r4, r1, r2
 800c314:	d902      	bls.n	800c31c <memmove+0x10>
 800c316:	4284      	cmp	r4, r0
 800c318:	4623      	mov	r3, r4
 800c31a:	d807      	bhi.n	800c32c <memmove+0x20>
 800c31c:	1e43      	subs	r3, r0, #1
 800c31e:	42a1      	cmp	r1, r4
 800c320:	d008      	beq.n	800c334 <memmove+0x28>
 800c322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c32a:	e7f8      	b.n	800c31e <memmove+0x12>
 800c32c:	4402      	add	r2, r0
 800c32e:	4601      	mov	r1, r0
 800c330:	428a      	cmp	r2, r1
 800c332:	d100      	bne.n	800c336 <memmove+0x2a>
 800c334:	bd10      	pop	{r4, pc}
 800c336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c33e:	e7f7      	b.n	800c330 <memmove+0x24>

0800c340 <_fstat_r>:
 800c340:	b538      	push	{r3, r4, r5, lr}
 800c342:	4d07      	ldr	r5, [pc, #28]	@ (800c360 <_fstat_r+0x20>)
 800c344:	2300      	movs	r3, #0
 800c346:	4604      	mov	r4, r0
 800c348:	4608      	mov	r0, r1
 800c34a:	4611      	mov	r1, r2
 800c34c:	602b      	str	r3, [r5, #0]
 800c34e:	f7f7 f847 	bl	80033e0 <_fstat>
 800c352:	1c43      	adds	r3, r0, #1
 800c354:	d102      	bne.n	800c35c <_fstat_r+0x1c>
 800c356:	682b      	ldr	r3, [r5, #0]
 800c358:	b103      	cbz	r3, 800c35c <_fstat_r+0x1c>
 800c35a:	6023      	str	r3, [r4, #0]
 800c35c:	bd38      	pop	{r3, r4, r5, pc}
 800c35e:	bf00      	nop
 800c360:	200006f0 	.word	0x200006f0

0800c364 <_isatty_r>:
 800c364:	b538      	push	{r3, r4, r5, lr}
 800c366:	4d06      	ldr	r5, [pc, #24]	@ (800c380 <_isatty_r+0x1c>)
 800c368:	2300      	movs	r3, #0
 800c36a:	4604      	mov	r4, r0
 800c36c:	4608      	mov	r0, r1
 800c36e:	602b      	str	r3, [r5, #0]
 800c370:	f7f7 f846 	bl	8003400 <_isatty>
 800c374:	1c43      	adds	r3, r0, #1
 800c376:	d102      	bne.n	800c37e <_isatty_r+0x1a>
 800c378:	682b      	ldr	r3, [r5, #0]
 800c37a:	b103      	cbz	r3, 800c37e <_isatty_r+0x1a>
 800c37c:	6023      	str	r3, [r4, #0]
 800c37e:	bd38      	pop	{r3, r4, r5, pc}
 800c380:	200006f0 	.word	0x200006f0

0800c384 <_sbrk_r>:
 800c384:	b538      	push	{r3, r4, r5, lr}
 800c386:	4d06      	ldr	r5, [pc, #24]	@ (800c3a0 <_sbrk_r+0x1c>)
 800c388:	2300      	movs	r3, #0
 800c38a:	4604      	mov	r4, r0
 800c38c:	4608      	mov	r0, r1
 800c38e:	602b      	str	r3, [r5, #0]
 800c390:	f7f7 f84e 	bl	8003430 <_sbrk>
 800c394:	1c43      	adds	r3, r0, #1
 800c396:	d102      	bne.n	800c39e <_sbrk_r+0x1a>
 800c398:	682b      	ldr	r3, [r5, #0]
 800c39a:	b103      	cbz	r3, 800c39e <_sbrk_r+0x1a>
 800c39c:	6023      	str	r3, [r4, #0]
 800c39e:	bd38      	pop	{r3, r4, r5, pc}
 800c3a0:	200006f0 	.word	0x200006f0

0800c3a4 <memcpy>:
 800c3a4:	440a      	add	r2, r1
 800c3a6:	4291      	cmp	r1, r2
 800c3a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800c3ac:	d100      	bne.n	800c3b0 <memcpy+0xc>
 800c3ae:	4770      	bx	lr
 800c3b0:	b510      	push	{r4, lr}
 800c3b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3ba:	4291      	cmp	r1, r2
 800c3bc:	d1f9      	bne.n	800c3b2 <memcpy+0xe>
 800c3be:	bd10      	pop	{r4, pc}

0800c3c0 <__assert_func>:
 800c3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c3c2:	4614      	mov	r4, r2
 800c3c4:	461a      	mov	r2, r3
 800c3c6:	4b09      	ldr	r3, [pc, #36]	@ (800c3ec <__assert_func+0x2c>)
 800c3c8:	681b      	ldr	r3, [r3, #0]
 800c3ca:	4605      	mov	r5, r0
 800c3cc:	68d8      	ldr	r0, [r3, #12]
 800c3ce:	b14c      	cbz	r4, 800c3e4 <__assert_func+0x24>
 800c3d0:	4b07      	ldr	r3, [pc, #28]	@ (800c3f0 <__assert_func+0x30>)
 800c3d2:	9100      	str	r1, [sp, #0]
 800c3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c3d8:	4906      	ldr	r1, [pc, #24]	@ (800c3f4 <__assert_func+0x34>)
 800c3da:	462b      	mov	r3, r5
 800c3dc:	f000 f870 	bl	800c4c0 <fiprintf>
 800c3e0:	f000 f880 	bl	800c4e4 <abort>
 800c3e4:	4b04      	ldr	r3, [pc, #16]	@ (800c3f8 <__assert_func+0x38>)
 800c3e6:	461c      	mov	r4, r3
 800c3e8:	e7f3      	b.n	800c3d2 <__assert_func+0x12>
 800c3ea:	bf00      	nop
 800c3ec:	2000001c 	.word	0x2000001c
 800c3f0:	0800cc49 	.word	0x0800cc49
 800c3f4:	0800cc56 	.word	0x0800cc56
 800c3f8:	0800cc84 	.word	0x0800cc84

0800c3fc <_calloc_r>:
 800c3fc:	b570      	push	{r4, r5, r6, lr}
 800c3fe:	fba1 5402 	umull	r5, r4, r1, r2
 800c402:	b934      	cbnz	r4, 800c412 <_calloc_r+0x16>
 800c404:	4629      	mov	r1, r5
 800c406:	f7fe ffd3 	bl	800b3b0 <_malloc_r>
 800c40a:	4606      	mov	r6, r0
 800c40c:	b928      	cbnz	r0, 800c41a <_calloc_r+0x1e>
 800c40e:	4630      	mov	r0, r6
 800c410:	bd70      	pop	{r4, r5, r6, pc}
 800c412:	220c      	movs	r2, #12
 800c414:	6002      	str	r2, [r0, #0]
 800c416:	2600      	movs	r6, #0
 800c418:	e7f9      	b.n	800c40e <_calloc_r+0x12>
 800c41a:	462a      	mov	r2, r5
 800c41c:	4621      	mov	r1, r4
 800c41e:	f7fe f87b 	bl	800a518 <memset>
 800c422:	e7f4      	b.n	800c40e <_calloc_r+0x12>

0800c424 <__ascii_mbtowc>:
 800c424:	b082      	sub	sp, #8
 800c426:	b901      	cbnz	r1, 800c42a <__ascii_mbtowc+0x6>
 800c428:	a901      	add	r1, sp, #4
 800c42a:	b142      	cbz	r2, 800c43e <__ascii_mbtowc+0x1a>
 800c42c:	b14b      	cbz	r3, 800c442 <__ascii_mbtowc+0x1e>
 800c42e:	7813      	ldrb	r3, [r2, #0]
 800c430:	600b      	str	r3, [r1, #0]
 800c432:	7812      	ldrb	r2, [r2, #0]
 800c434:	1e10      	subs	r0, r2, #0
 800c436:	bf18      	it	ne
 800c438:	2001      	movne	r0, #1
 800c43a:	b002      	add	sp, #8
 800c43c:	4770      	bx	lr
 800c43e:	4610      	mov	r0, r2
 800c440:	e7fb      	b.n	800c43a <__ascii_mbtowc+0x16>
 800c442:	f06f 0001 	mvn.w	r0, #1
 800c446:	e7f8      	b.n	800c43a <__ascii_mbtowc+0x16>

0800c448 <_realloc_r>:
 800c448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c44c:	4607      	mov	r7, r0
 800c44e:	4614      	mov	r4, r2
 800c450:	460d      	mov	r5, r1
 800c452:	b921      	cbnz	r1, 800c45e <_realloc_r+0x16>
 800c454:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c458:	4611      	mov	r1, r2
 800c45a:	f7fe bfa9 	b.w	800b3b0 <_malloc_r>
 800c45e:	b92a      	cbnz	r2, 800c46c <_realloc_r+0x24>
 800c460:	f7fe ff32 	bl	800b2c8 <_free_r>
 800c464:	4625      	mov	r5, r4
 800c466:	4628      	mov	r0, r5
 800c468:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c46c:	f000 f841 	bl	800c4f2 <_malloc_usable_size_r>
 800c470:	4284      	cmp	r4, r0
 800c472:	4606      	mov	r6, r0
 800c474:	d802      	bhi.n	800c47c <_realloc_r+0x34>
 800c476:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c47a:	d8f4      	bhi.n	800c466 <_realloc_r+0x1e>
 800c47c:	4621      	mov	r1, r4
 800c47e:	4638      	mov	r0, r7
 800c480:	f7fe ff96 	bl	800b3b0 <_malloc_r>
 800c484:	4680      	mov	r8, r0
 800c486:	b908      	cbnz	r0, 800c48c <_realloc_r+0x44>
 800c488:	4645      	mov	r5, r8
 800c48a:	e7ec      	b.n	800c466 <_realloc_r+0x1e>
 800c48c:	42b4      	cmp	r4, r6
 800c48e:	4622      	mov	r2, r4
 800c490:	4629      	mov	r1, r5
 800c492:	bf28      	it	cs
 800c494:	4632      	movcs	r2, r6
 800c496:	f7ff ff85 	bl	800c3a4 <memcpy>
 800c49a:	4629      	mov	r1, r5
 800c49c:	4638      	mov	r0, r7
 800c49e:	f7fe ff13 	bl	800b2c8 <_free_r>
 800c4a2:	e7f1      	b.n	800c488 <_realloc_r+0x40>

0800c4a4 <__ascii_wctomb>:
 800c4a4:	4603      	mov	r3, r0
 800c4a6:	4608      	mov	r0, r1
 800c4a8:	b141      	cbz	r1, 800c4bc <__ascii_wctomb+0x18>
 800c4aa:	2aff      	cmp	r2, #255	@ 0xff
 800c4ac:	d904      	bls.n	800c4b8 <__ascii_wctomb+0x14>
 800c4ae:	228a      	movs	r2, #138	@ 0x8a
 800c4b0:	601a      	str	r2, [r3, #0]
 800c4b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c4b6:	4770      	bx	lr
 800c4b8:	700a      	strb	r2, [r1, #0]
 800c4ba:	2001      	movs	r0, #1
 800c4bc:	4770      	bx	lr
	...

0800c4c0 <fiprintf>:
 800c4c0:	b40e      	push	{r1, r2, r3}
 800c4c2:	b503      	push	{r0, r1, lr}
 800c4c4:	4601      	mov	r1, r0
 800c4c6:	ab03      	add	r3, sp, #12
 800c4c8:	4805      	ldr	r0, [pc, #20]	@ (800c4e0 <fiprintf+0x20>)
 800c4ca:	f853 2b04 	ldr.w	r2, [r3], #4
 800c4ce:	6800      	ldr	r0, [r0, #0]
 800c4d0:	9301      	str	r3, [sp, #4]
 800c4d2:	f7ff fcf5 	bl	800bec0 <_vfiprintf_r>
 800c4d6:	b002      	add	sp, #8
 800c4d8:	f85d eb04 	ldr.w	lr, [sp], #4
 800c4dc:	b003      	add	sp, #12
 800c4de:	4770      	bx	lr
 800c4e0:	2000001c 	.word	0x2000001c

0800c4e4 <abort>:
 800c4e4:	b508      	push	{r3, lr}
 800c4e6:	2006      	movs	r0, #6
 800c4e8:	f000 f834 	bl	800c554 <raise>
 800c4ec:	2001      	movs	r0, #1
 800c4ee:	f7f6 ff27 	bl	8003340 <_exit>

0800c4f2 <_malloc_usable_size_r>:
 800c4f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4f6:	1f18      	subs	r0, r3, #4
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	bfbc      	itt	lt
 800c4fc:	580b      	ldrlt	r3, [r1, r0]
 800c4fe:	18c0      	addlt	r0, r0, r3
 800c500:	4770      	bx	lr

0800c502 <_raise_r>:
 800c502:	291f      	cmp	r1, #31
 800c504:	b538      	push	{r3, r4, r5, lr}
 800c506:	4605      	mov	r5, r0
 800c508:	460c      	mov	r4, r1
 800c50a:	d904      	bls.n	800c516 <_raise_r+0x14>
 800c50c:	2316      	movs	r3, #22
 800c50e:	6003      	str	r3, [r0, #0]
 800c510:	f04f 30ff 	mov.w	r0, #4294967295
 800c514:	bd38      	pop	{r3, r4, r5, pc}
 800c516:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800c518:	b112      	cbz	r2, 800c520 <_raise_r+0x1e>
 800c51a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800c51e:	b94b      	cbnz	r3, 800c534 <_raise_r+0x32>
 800c520:	4628      	mov	r0, r5
 800c522:	f000 f831 	bl	800c588 <_getpid_r>
 800c526:	4622      	mov	r2, r4
 800c528:	4601      	mov	r1, r0
 800c52a:	4628      	mov	r0, r5
 800c52c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c530:	f000 b818 	b.w	800c564 <_kill_r>
 800c534:	2b01      	cmp	r3, #1
 800c536:	d00a      	beq.n	800c54e <_raise_r+0x4c>
 800c538:	1c59      	adds	r1, r3, #1
 800c53a:	d103      	bne.n	800c544 <_raise_r+0x42>
 800c53c:	2316      	movs	r3, #22
 800c53e:	6003      	str	r3, [r0, #0]
 800c540:	2001      	movs	r0, #1
 800c542:	e7e7      	b.n	800c514 <_raise_r+0x12>
 800c544:	2100      	movs	r1, #0
 800c546:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800c54a:	4620      	mov	r0, r4
 800c54c:	4798      	blx	r3
 800c54e:	2000      	movs	r0, #0
 800c550:	e7e0      	b.n	800c514 <_raise_r+0x12>
	...

0800c554 <raise>:
 800c554:	4b02      	ldr	r3, [pc, #8]	@ (800c560 <raise+0xc>)
 800c556:	4601      	mov	r1, r0
 800c558:	6818      	ldr	r0, [r3, #0]
 800c55a:	f7ff bfd2 	b.w	800c502 <_raise_r>
 800c55e:	bf00      	nop
 800c560:	2000001c 	.word	0x2000001c

0800c564 <_kill_r>:
 800c564:	b538      	push	{r3, r4, r5, lr}
 800c566:	4d07      	ldr	r5, [pc, #28]	@ (800c584 <_kill_r+0x20>)
 800c568:	2300      	movs	r3, #0
 800c56a:	4604      	mov	r4, r0
 800c56c:	4608      	mov	r0, r1
 800c56e:	4611      	mov	r1, r2
 800c570:	602b      	str	r3, [r5, #0]
 800c572:	f7f6 fed5 	bl	8003320 <_kill>
 800c576:	1c43      	adds	r3, r0, #1
 800c578:	d102      	bne.n	800c580 <_kill_r+0x1c>
 800c57a:	682b      	ldr	r3, [r5, #0]
 800c57c:	b103      	cbz	r3, 800c580 <_kill_r+0x1c>
 800c57e:	6023      	str	r3, [r4, #0]
 800c580:	bd38      	pop	{r3, r4, r5, pc}
 800c582:	bf00      	nop
 800c584:	200006f0 	.word	0x200006f0

0800c588 <_getpid_r>:
 800c588:	f7f6 bec2 	b.w	8003310 <_getpid>

0800c58c <_init>:
 800c58c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c58e:	bf00      	nop
 800c590:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c592:	bc08      	pop	{r3}
 800c594:	469e      	mov	lr, r3
 800c596:	4770      	bx	lr

0800c598 <_fini>:
 800c598:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c59a:	bf00      	nop
 800c59c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c59e:	bc08      	pop	{r3}
 800c5a0:	469e      	mov	lr, r3
 800c5a2:	4770      	bx	lr
