[
    {
        "line": 4,
        "fullcodeline": "struct hw_perf_event *hwc = &event->hw;"
    },
    {
        "line": 7,
        "fullcodeline": "hwc->last_cpu = smp_processor_id();"
    },
    {
        "line": 8,
        "fullcodeline": "hwc->last_tag = ++cpuc->tags[i];"
    },
    {
        "line": 10,
        "fullcodeline": "if (hwc->idx == X86_PMC_IDX_FIXED_BTS) {"
    },
    {
        "line": 11,
        "fullcodeline": "hwc->config_base = 0;"
    },
    {
        "line": 12,
        "fullcodeline": "hwc->event_base\t= 0;"
    },
    {
        "line": 13,
        "fullcodeline": "} else if (hwc->idx >= X86_PMC_IDX_FIXED) {"
    },
    {
        "line": 14,
        "fullcodeline": "hwc->config_base = MSR_ARCH_PERFMON_FIXED_CTR_CTRL;"
    },
    {
        "line": 15,
        "fullcodeline": "hwc->event_base = MSR_ARCH_PERFMON_FIXED_CTR0;"
    },
    {
        "line": 17,
        "fullcodeline": "hwc->config_base = x86_pmu_config_addr(hwc->idx);"
    },
    {
        "line": 18,
        "fullcodeline": "hwc->event_base  = x86_pmu_event_addr(hwc->idx);"
    }
]