# 0 "arch/arm64/boot/dts/broadcom/stingray/bcm958742k.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/broadcom/stingray/bcm958742k.dts"
# 33 "arch/arm64/boot/dts/broadcom/stingray/bcm958742k.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi" 1
# 33 "arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi"
# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-board-base.dtsi" 1





# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 1
# 33 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 34 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2

/ {
 compatible = "brcm,stingray";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER0_L2>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x1>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER0_L2>;
  };

  cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER1_L2>;
  };

  cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x101>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER1_L2>;
  };

  cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER2_L2>;
  };

  cpu@201 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x201>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER2_L2>;
  };

  cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER3_L2>;
  };

  cpu@301 {
   device_type = "cpu";
   compatible = "arm,cortex-a72";
   reg = <0x0 0x301>;
   enable-method = "psci";
   next-level-cache = <&CLUSTER3_L2>;
  };

  CLUSTER0_L2: l2-cache@0 {
   compatible = "cache";
   cache-level = <2>;
  };

  CLUSTER1_L2: l2-cache@100 {
   compatible = "cache";
   cache-level = <2>;
  };

  CLUSTER2_L2: l2-cache@200 {
   compatible = "cache";
   cache-level = <2>;
  };

  CLUSTER3_L2: l2-cache@300 {
   compatible = "cache";
   cache-level = <2>;
  };
 };

 memory: memory@80000000 {
  device_type = "memory";
  reg = <0x00000000 0x80000000 0 0x40000000>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 mhb: syscon@60401000 {
  compatible = "brcm,sr-mhb", "syscon";
  reg = <0 0x60401000 0 0x38c>;
 };

 scr {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x61000000 0x05000000>;

  ccn: ccn@0 {
   compatible = "arm,ccn-502";
   reg = <0x00000000 0x900000>;
   interrupts = <0 799 4>;
  };

  gic: interrupt-controller@2c00000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;
   interrupt-controller;
   reg = <0x02c00000 0x010000>,
         <0x02e00000 0x600000>;
   interrupts = <1 9 4>;

   gic_its: msi-controller@63c20000 {
    compatible = "arm,gic-v3-its";
    msi-controller;
    #msi-cells = <1>;
    reg = <0x02c20000 0x10000>;
   };
  };

  smmu: iommu@3000000 {
   compatible = "arm,mmu-500";
   reg = <0x03000000 0x80000>;
   #global-interrupts = <1>;
   interrupts = <0 704 4>,
         <0 711 4>,
         <0 712 4>,
         <0 713 4>,
         <0 714 4>,
         <0 715 4>,
         <0 716 4>,
         <0 717 4>,
         <0 718 4>,
         <0 719 4>,
         <0 720 4>,
         <0 721 4>,
         <0 722 4>,
         <0 723 4>,
         <0 724 4>,
         <0 725 4>,
         <0 726 4>,
         <0 727 4>,
         <0 728 4>,
         <0 729 4>,
         <0 730 4>,
         <0 731 4>,
         <0 732 4>,
         <0 733 4>,
         <0 734 4>,
         <0 735 4>,
         <0 736 4>,
         <0 737 4>,
         <0 738 4>,
         <0 739 4>,
         <0 740 4>,
         <0 741 4>,
         <0 742 4>,
         <0 743 4>,
         <0 744 4>,
         <0 745 4>,
         <0 746 4>,
         <0 747 4>,
         <0 748 4>,
         <0 749 4>,
         <0 750 4>,
         <0 751 4>,
         <0 752 4>,
         <0 753 4>,
         <0 754 4>,
         <0 755 4>,
         <0 756 4>,
         <0 757 4>,
         <0 758 4>,
         <0 759 4>,
         <0 760 4>,
         <0 761 4>,
         <0 762 4>,
         <0 763 4>,
         <0 764 4>,
         <0 765 4>,
         <0 766 4>,
         <0 767 4>,
         <0 768 4>,
         <0 769 4>,
         <0 770 4>,
         <0 771 4>,
         <0 772 4>,
         <0 773 4>,
         <0 774 4>;
   #iommu-cells = <2>;
  };
 };

 crmu: crmu {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x66400000 0x100000>;

# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-clock.dtsi" 1
# 33 "arch/arm64/boot/dts/broadcom/stingray/stingray-clock.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/bcm-sr.h" 1
# 34 "arch/arm64/boot/dts/broadcom/stingray/stingray-clock.dtsi" 2

  osc: oscillator {
   #clock-cells = <0>;
   compatible = "fixed-clock";
   clock-frequency = <50000000>;
  };

  crmu_ref25m: crmu_ref25m {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&osc>;
   clock-div = <2>;
   clock-mult = <1>;
  };

  genpll0: genpll0@1d104 {
   #clock-cells = <1>;
   compatible = "brcm,sr-genpll0";
   reg = <0x0001d104 0x32>,
         <0x0001c854 0x4>;
   clocks = <&osc>;
   clock-output-names = "genpll0", "clk_125m", "clk_scr",
          "clk_250", "clk_pcie_axi",
          "clk_paxc_axi_x2",
          "clk_paxc_axi";
  };

  genpll2: genpll2@1d1ac {
   #clock-cells = <1>;
   compatible = "brcm,sr-genpll2";
   reg = <0x0001d1ac 0x32>,
         <0x0001c854 0x4>;
   clocks = <&osc>;
   clock-output-names = "genpll2", "clk_nic",
          "clk_ts_500_ref", "clk_125_nitro",
          "clk_chimp", "clk_nic_flash",
          "clk_fs";
  };

  genpll3: genpll3@1d1e0 {
   #clock-cells = <1>;
   compatible = "brcm,sr-genpll3";
   reg = <0x0001d1e0 0x32>,
         <0x0001c854 0x4>;
   clocks = <&osc>;
   clock-output-names = "genpll3", "clk_hsls",
          "clk_sdio";
  };

  genpll4: genpll4@1d214 {
   #clock-cells = <1>;
   compatible = "brcm,sr-genpll4";
   reg = <0x0001d214 0x32>,
         <0x0001c854 0x4>;
   clocks = <&osc>;
   clock-output-names = "genpll4", "clk_ccn",
          "clk_tpiu_pll", "clk_noc",
          "clk_chclk_fs4",
          "clk_bridge_fscpu";
  };

  genpll5: genpll5@1d248 {
   #clock-cells = <1>;
   compatible = "brcm,sr-genpll5";
   reg = <0x0001d248 0x32>,
         <0x0001c870 0x4>;
   clocks = <&osc>;
   clock-output-names = "genpll5", "clk_fs4_hf",
          "clk_crypto_ae", "clk_raid_ae";
  };

  lcpll0: lcpll0@1d0c4 {
   #clock-cells = <1>;
   compatible = "brcm,sr-lcpll0";
   reg = <0x0001d0c4 0x3c>,
         <0x0001c870 0x4>;
   clocks = <&osc>;
   clock-output-names = "lcpll0", "clk_sata_refp",
          "clk_sata_refn", "clk_sata_350",
          "clk_sata_500";
  };

  lcpll1: lcpll1@1d138 {
   #clock-cells = <1>;
   compatible = "brcm,sr-lcpll1";
   reg = <0x0001d138 0x3c>,
         <0x0001c870 0x4>;
   clocks = <&osc>;
   clock-output-names = "lcpll1", "clk_wan",
          "clk_usb_ref",
          "clk_crmu_ts";
  };

  hsls_clk: hsls_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&genpll3 1>;
   clock-div = <1>;
   clock-mult = <1>;
  };

  hsls_div2_clk: hsls_div2_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&genpll3 1>;
   clock-div = <2>;
   clock-mult = <1>;

  };

  hsls_div4_clk: hsls_div4_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&genpll3 1>;
   clock-div = <4>;
   clock-mult = <1>;
  };

  hsls_25m_clk: hsls_25m_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&crmu_ref25m>;
   clock-div = <1>;
   clock-mult = <1>;
  };

  hsls_25m_div2_clk: hsls_25m_div2_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&hsls_25m_clk>;
   clock-div = <2>;
   clock-mult = <1>;
  };

  sdio0_clk: sdio0_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&genpll3 2>;
   clock-div = <1>;
   clock-mult = <1>;
  };

  sdio1_clk: sdio1_clk {
   #clock-cells = <0>;
   compatible = "fixed-factor-clock";
   clocks = <&genpll3 2>;
   clock-div = <1>;
   clock-mult = <1>;
  };
# 269 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2

  otp: otp@1c400 {
   compatible = "brcm,ocotp-v2";
   reg = <0x0001c400 0x68>;
   brcm,ocotp-size = <2048>;
   status = "okay";
  };

  cdru: syscon@1d000 {
   compatible = "brcm,sr-cdru", "syscon";
   reg = <0x0001d000 0x400>;
  };

  gpio_crmu: gpio@24800 {
   compatible = "brcm,iproc-gpio";
   reg = <0x00024800 0x4c>;
   ngpios = <6>;
   #gpio-cells = <2>;
   gpio-controller;
  };
 };

# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-fs4.dtsi" 1
# 33 "arch/arm64/boot/dts/broadcom/stingray/stingray-fs4.dtsi"
 fs4: fs4 {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x67000000 0x00800000>;

  crypto_mbox: crypto_mbox@0 {
   compatible = "brcm,iproc-flexrm-mbox";
   reg = <0x00000000 0x200000>;
   msi-parent = <&gic_its 0x4100>;
   #mbox-cells = <3>;
   dma-coherent;
  };

  raid_mbox: raid_mbox@400000 {
   compatible = "brcm,iproc-flexrm-mbox";
   reg = <0x00400000 0x200000>;
   dma-coherent;
   msi-parent = <&gic_its 0x4300>;
   #mbox-cells = <3>;
  };

  raid0: raid@0 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 0 0x1 0xff00>,
     <&raid_mbox 1 0x1 0xff00>,
     <&raid_mbox 2 0x1 0xff00>,
     <&raid_mbox 3 0x1 0xff00>;
  };

  raid1: raid@1 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 4 0x1 0xff00>,
     <&raid_mbox 5 0x1 0xff00>,
     <&raid_mbox 6 0x1 0xff00>,
     <&raid_mbox 7 0x1 0xff00>;
  };

  raid2: raid@2 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 8 0x1 0xff00>,
     <&raid_mbox 9 0x1 0xff00>,
     <&raid_mbox 10 0x1 0xff00>,
     <&raid_mbox 11 0x1 0xff00>;
  };

  raid3: raid@3 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 12 0x1 0xff00>,
     <&raid_mbox 13 0x1 0xff00>,
     <&raid_mbox 14 0x1 0xff00>,
     <&raid_mbox 15 0x1 0xff00>;
  };

  raid4: raid@4 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 16 0x1 0xff00>,
     <&raid_mbox 17 0x1 0xff00>,
     <&raid_mbox 18 0x1 0xff00>,
     <&raid_mbox 19 0x1 0xff00>;
  };

  raid5: raid@5 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 20 0x1 0xff00>,
     <&raid_mbox 21 0x1 0xff00>,
     <&raid_mbox 22 0x1 0xff00>,
     <&raid_mbox 23 0x1 0xff00>;
  };

  raid6: raid@6 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 24 0x1 0xff00>,
     <&raid_mbox 25 0x1 0xff00>,
     <&raid_mbox 26 0x1 0xff00>,
     <&raid_mbox 27 0x1 0xff00>;
  };

  raid7: raid@7 {
   compatible = "brcm,iproc-sba-v2";
   mboxes = <&raid_mbox 28 0x1 0xff00>,
     <&raid_mbox 29 0x1 0xff00>,
     <&raid_mbox 30 0x1 0xff00>,
     <&raid_mbox 31 0x1 0xff00>;
  };
 };
# 292 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2
# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-pcie.dtsi" 1





pcie8: pcie@60400000 {
 compatible = "brcm,iproc-pcie-paxc-v2";
 reg = <0 0x60400000 0 0x1000>;
 linux,pci-domain = <8>;

 bus-range = <0x0 0x1>;

 #address-cells = <3>;
 #size-cells = <2>;
 device_type = "pci";
 ranges = <0x83000000 0 0x10000000 0 0x10000000 0 0x20000000>;

 dma-coherent;

 msi-map = <0x100 &gic_its 0x2000 0x1>,
    <0x108 &gic_its 0x2040 0x8>,
    <0x101 &gic_its 0x2080 0x1>,
    <0x110 &gic_its 0x20c8 0x8>,
    <0x102 &gic_its 0x2100 0x1>,
    <0x118 &gic_its 0x2150 0x8>,
    <0x103 &gic_its 0x2180 0x1>,
    <0x120 &gic_its 0x21d8 0x8>,
    <0x104 &gic_its 0x2200 0x1>,
    <0x128 &gic_its 0x2260 0x8>,
    <0x105 &gic_its 0x2280 0x1>,
    <0x130 &gic_its 0x22e8 0x8>,
    <0x106 &gic_its 0x2300 0x1>,
    <0x138 &gic_its 0x2370 0x8>,
    <0x107 &gic_its 0x2380 0x1>,
    <0x140 &gic_its 0x23f8 0x8>;

 phys = <&pcie_phy 8>;
 phy-names = "pcie-phy";
};

pcie-ss {
 compatible = "simple-bus";
 #address-cells = <1>;
 #size-cells = <1>;
 ranges = <0x0 0x0 0x40000000 0x800>;

 pcie_phy: phy@0 {
  compatible = "brcm,sr-pcie-phy";
  reg = <0x0 0x200>;
  brcm,sr-cdru = <&cdru>;
  brcm,sr-mhb = <&mhb>;
  #phy-cells = <1>;
 };
};
# 293 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2
# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-usb.dtsi" 1




 usb {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0x0 0x0 0x0 0x68500000 0x0 0x00400000>;





  dma-ranges = <0 0 0 0 0x100 0x0>;

  usbphy0: usb-phy@0 {
   compatible = "brcm,sr-usb-combo-phy";
   reg = <0x0 0x00000000 0x0 0x100>;
   #phy-cells = <1>;
   status = "disabled";
  };

  xhci0: usb@1000 {
   compatible = "generic-xhci";
   reg = <0x0 0x00001000 0x0 0x1000>;
   interrupts = <0 256 4>;
   phys = <&usbphy0 1>, <&usbphy0 0>;
   phy-names = "phy0", "phy1";
   dma-coherent;
   status = "disabled";
  };

  bdc0: usb@2000 {
   compatible = "brcm,bdc-v0.16";
   reg = <0x0 0x00002000 0x0 0x1000>;
   interrupts = <0 259 4>;
   phys = <&usbphy0 0>, <&usbphy0 1>;
   phy-names = "phy0", "phy1";
   dma-coherent;
   status = "disabled";
  };

  usbphy1: usb-phy@10000 {
   compatible = "brcm,sr-usb-combo-phy";
   reg = <0x0 0x00010000 0x0 0x100>;
   #phy-cells = <1>;
   status = "disabled";
  };

  usbphy2: usb-phy@20000 {
   compatible = "brcm,sr-usb-hs-phy";
   reg = <0x0 0x00020000 0x0 0x100>;
   #phy-cells = <0>;
   status = "disabled";
  };

  xhci1: usb@11000 {
   compatible = "generic-xhci";
   reg = <0x0 0x00011000 0x0 0x1000>;
   interrupts = <0 263 4>;
   phys = <&usbphy1 1>, <&usbphy2>, <&usbphy1 0>;
   phy-names = "phy0", "phy1", "phy2";
   dma-coherent;
   status = "disabled";
  };

  bdc1: usb@21000 {
   compatible = "brcm,bdc-v0.16";
   reg = <0x0 0x00021000 0x0 0x1000>;
   interrupts = <0 266 4>;
   phys = <&usbphy2>;
   phy-names = "phy0";
   dma-coherent;
   status = "disabled";
  };
 };
# 294 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2

 hsls {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x68900000 0x17700000>;

# 1 "arch/arm64/boot/dts/broadcom/stingray/stingray-pinctrl.dtsi" 1
# 33 "arch/arm64/boot/dts/broadcom/stingray/stingray-pinctrl.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/brcm,pinctrl-stingray.h" 1
# 34 "arch/arm64/boot/dts/broadcom/stingray/stingray-pinctrl.dtsi" 2

  pinconf: pinconf@140000 {
   compatible = "pinconf-single";
   reg = <0x00140000 0x250>;
   pinctrl-single,register-width = <32>;


  };

  pinmux: pinmux@14029c {
   compatible = "pinctrl-single";
   reg = <0x0014029c 0x26c>;
   #address-cells = <1>;
   #size-cells = <1>;
   pinctrl-single,register-width = <32>;
   pinctrl-single,function-mask = <0xf>;
   pinctrl-single,gpio-range = <
    &range 0 91 3
    &range 95 60 3
    >;
   range: gpio-range {
    #pinctrl-single,gpio-range-cells = <3>;
   };


   tsio_pins: pinmux_gpio_14 {
    pinctrl-single,pins = <
     0x038 0
     0x03c 0
    >;
   };

   nor_pins: pinmux_pnor_adv_n {
    pinctrl-single,pins = <
     0x0ac 2
     0x0b0 2
     0x0b4 2
     0x0b8 2
     0x0bc 2
     0x0c0 2
     0x0c4 2
     0x0c8 2
     0x0cc 2
     0x0d0 2
     0x0d4 2
     0x0d8 2
     0x0dc 2
     0x0e0 2
     0x0e4 2
     0x0e8 2
     0x0ec 2
     0x0f0 2
     0x0f4 2
     0x0f8 2
     0x0fc 2
     0x100 2
     0x104 2
     0x108 2
     0x040 2
     0x044 2
     0x048 2
     0x04c 2
     0x050 2
     0x054 2
     0x058 2
     0x05c 2
     0x060 2
     0x064 2
     0x068 2
     0x06c 2
     0x070 2
     0x074 2
     0x078 2
     0x07c 2
     0x080 2
     0x084 2
     0x088 2
     0x08c 2
     0x090 2
     0x094 2
     0x098 2
     0x09c 2
     0x0a0 2
     0x0a4 2
     0x0a8 2
    >;
   };

   nand_pins: pinmux_nand_ce1_n {
    pinctrl-single,pins = <
     0x0ac 1
     0x0b0 1
     0x0b4 1
     0x0b8 1
     0x0bc 1
     0x0c0 1
     0x0c4 1
     0x0c8 1
     0x0cc 1
     0x0d0 1
     0x0d4 1
     0x0d8 1
     0x0dc 1
     0x0e0 1
     0x0e4 1
     0x0e8 1
     0x0ec 1
     0x0f0 1
     0x0f4 1
     0x0f8 1
     0x0fc 1
     0x100 1
     0x104 1
     0x108 1
    >;
   };

   pwm0_pins: pinmux_pwm_0 {
    pinctrl-single,pins = <
     0x10c 0
    >;
   };

   pwm1_pins: pinmux_pwm_1 {
    pinctrl-single,pins = <
     0x110 0
    >;
   };

   pwm2_pins: pinmux_pwm_2 {
    pinctrl-single,pins = <
     0x114 0
    >;
   };

   pwm3_pins: pinmux_pwm_3 {
    pinctrl-single,pins = <
     0x118 0
    >;
   };

   dbu_rxd_pins: pinmux_uart1_sin_nitro {
    pinctrl-single,pins = <
     0x11c 0
     0x120 0
    >;
   };

   uart1_pins: pinmux_uart1_sin_nand {
    pinctrl-single,pins = <
     0x11c 1
     0x120 1
    >;
   };

   uart2_pins: pinmux_uart2_sin {
    pinctrl-single,pins = <
     0x124 0
     0x128 0
    >;
   };

   uart3_pins: pinmux_uart3_sin {
    pinctrl-single,pins = <
     0x12c 0
     0x130 0
    >;
   };

   i2s_pins: pinmux_i2s_bitclk {
    pinctrl-single,pins = <
     0x134 0
     0x138 0
     0x13c 0
     0x140 0
     0x144 0
     0x148 0
    >;
   };

   qspi_pins: pinumx_qspi_hold_n {
    pinctrl-single,pins = <
     0x14c 1
     0x150 1
     0x154 1
     0x158 1
     0x15c 1
     0x160 1
    >;
   };

   mdio_pins: pinumx_ext_mdio {
    pinctrl-single,pins = <
     0x164 0
     0x168 0
    >;
   };

   i2c0_pins: pinmux_i2c0_sda {
    pinctrl-single,pins = <
     0x16c 0
     0x170 0
    >;
   };

   i2c1_pins: pinmux_i2c1_sda {
    pinctrl-single,pins = <
     0x174 0
     0x178 0
    >;
   };

   sdio0_pins: pinmux_sdio0_cd_l {
    pinctrl-single,pins = <
     0x17c 0
     0x180 0
     0x184 0
     0x188 0
     0x18c 0
     0x190 0
     0x194 0
     0x198 0
     0x19c 0
     0x1a0 0
     0x1a4 0
     0x1a8 0
     0x1ac 0
     0x1b0 0
    >;
   };

   sdio1_pins: pinmux_sdio1_cd_l {
    pinctrl-single,pins = <
     0x1b4 0
     0x1b8 0
     0x1bc 0
     0x1c0 0
     0x1c4 0
     0x1c8 0
     0x1cc 0
     0x1d0 0
     0x1d4 0
     0x1d8 0
     0x1dc 0
     0x1e0 0
     0x1e4 0
     0x1e8 0
    >;
   };

   spi0_pins: pinmux_spi0_sck_nand {
    pinctrl-single,pins = <
     0x1ec 0
     0x1f0 0
     0x1f4 0
     0x1f8 0
    >;
   };

   spi1_pins: pinmux_spi1_sck_nand {
    pinctrl-single,pins = <
     0x1fc 0
     0x200 0
     0x204 0
     0x208 0
    >;
   };

   nuart_pins: pinmux_uart0_sin_nitro {
    pinctrl-single,pins = <
     0x20c 0
     0x210 0
    >;
   };

   uart0_pins: pinumux_uart0_sin_nand {
    pinctrl-single,pins = <
     0x20c 1
     0x210 1
     0x214 1
     0x218 1
     0x21c 1
     0x220 1
     0x224 1
     0x228 1
    >;
   };

   drdu2_pins: pinmux_drdu2_overcurrent {
    pinctrl-single,pins = <
     0x22c 0
     0x230 0
     0x234 0
     0x238 0
    >;
   };

   drdu3_pins: pinmux_drdu3_overcurrent {
    pinctrl-single,pins = <
     0x23c 0
     0x240 0
     0x244 0
     0x248 0
    >;
   };

   usb3h_pins: pinmux_usb3h_overcurrent {
    pinctrl-single,pins = <
     0x24c 0
     0x250 0
    >;
   };
  };
# 302 "arch/arm64/boot/dts/broadcom/stingray/stingray.dtsi" 2

  mdio_mux_iproc: mdio-mux@20000 {
   compatible = "brcm,mdio-mux-iproc";
   reg = <0x00020000 0x250>;
   #address-cells = <1>;
   #size-cells = <0>;

   mdio@0 {
    reg = <0x0>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   mdio@3 {
    reg = <0x3>;
    #address-cells = <1>;
    #size-cells = <0>;
   };

   mdio@10 {
    reg = <0x10>;
    #address-cells = <1>;
    #size-cells = <0>;
   };
  };

  pwm: pwm@10000 {
   compatible = "brcm,iproc-pwm";
   reg = <0x00010000 0x1000>;
   clocks = <&crmu_ref25m>;
   #pwm-cells = <3>;
   status = "disabled";
  };

  timer0: timer@30000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00030000 0x1000>;
   interrupts = <0 179 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer1: timer@40000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00040000 0x1000>;
   interrupts = <0 180 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
  };

  timer2: timer@50000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00050000 0x1000>;
   interrupts = <0 181 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer3: timer@60000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00060000 0x1000>;
   interrupts = <0 182 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer4: timer@70000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00070000 0x1000>;
   interrupts = <0 207 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer5: timer@80000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00080000 0x1000>;
   interrupts = <0 208 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer6: timer@90000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x00090000 0x1000>;
   interrupts = <0 209 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  timer7: timer@a0000 {
   compatible = "arm,sp804", "arm,primecell";
   reg = <0x000a0000 0x1000>;
   interrupts = <0 210 4>;
   clocks = <&hsls_25m_div2_clk>,
     <&hsls_25m_div2_clk>,
     <&hsls_div4_clk>;
   clock-names = "timer1", "timer2", "apb_pclk";
   status = "disabled";
  };

  i2c0: i2c@b0000 {
   compatible = "brcm,iproc-i2c";
   reg = <0x000b0000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 177 4>;
   clock-frequency = <100000>;
   status = "disabled";
  };

  wdt0: watchdog@c0000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x000c0000 0x1000>;
   interrupts = <0 189 4>;
   clocks = <&hsls_25m_div2_clk>, <&hsls_div4_clk>;
   clock-names = "wdog_clk", "apb_pclk";
   timeout-sec = <60>;
  };

  gpio_hsls: gpio@d0000 {
   compatible = "brcm,iproc-gpio";
   reg = <0x000d0000 0x864>;
   ngpios = <151>;
   #gpio-cells = <2>;
   gpio-controller;
   interrupt-controller;
   interrupts = <0 183 4>;
   gpio-ranges = <&pinmux 0 0 16>,
     <&pinmux 16 71 2>,
     <&pinmux 18 131 8>,
     <&pinmux 26 83 6>,
     <&pinmux 32 123 4>,
     <&pinmux 36 43 24>,
     <&pinmux 60 89 2>,
     <&pinmux 62 73 4>,
     <&pinmux 66 95 28>,
     <&pinmux 94 127 4>,
     <&pinmux 98 139 10>,
     <&pinmux 108 16 27>,
     <&pinmux 135 77 6>,
     <&pinmux 141 67 4>,
     <&pinmux 145 149 6>;
  };

  i2c1: i2c@e0000 {
   compatible = "brcm,iproc-i2c";
   reg = <0x000e0000 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0 178 4>;
   clock-frequency = <100000>;
   status = "disabled";
  };

  uart0: serial@100000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x00100000 0x1000>;
   reg-shift = <2>;
   clock-frequency = <25000000>;
   interrupt-parent = <&gic>;
   interrupts = <0 173 4>;
   status = "disabled";
  };

  uart1: serial@110000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x00110000 0x1000>;
   reg-shift = <2>;
   clock-frequency = <25000000>;
   interrupt-parent = <&gic>;
   interrupts = <0 174 4>;
   status = "disabled";
  };

  uart2: serial@120000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x00120000 0x1000>;
   reg-shift = <2>;
   clock-frequency = <25000000>;
   interrupt-parent = <&gic>;
   interrupts = <0 175 4>;
   status = "disabled";
  };

  uart3: serial@130000 {
   compatible = "snps,dw-apb-uart";
   reg = <0x00130000 0x1000>;
   reg-shift = <2>;
   clock-frequency = <25000000>;
   interrupt-parent = <&gic>;
   interrupts = <0 176 4>;
   status = "disabled";
  };

  ssp0: spi@180000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x00180000 0x1000>;
   interrupts = <0 187 4>;
   clocks = <&hsls_div2_clk>, <&hsls_div2_clk>;
   clock-names = "sspclk", "apb_pclk";
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  ssp1: spi@190000 {
   compatible = "arm,pl022", "arm,primecell";
   reg = <0x00190000 0x1000>;
   interrupts = <0 188 4>;
   clocks = <&hsls_div2_clk>, <&hsls_div2_clk>;
   clock-names = "sspclk", "apb_pclk";
   num-cs = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  hwrng: hwrng@220000 {
   compatible = "brcm,iproc-rng200";
   reg = <0x00220000 0x28>;
  };

  dma0: dma-controller@310000 {
   compatible = "arm,pl330", "arm,primecell";
   reg = <0x00310000 0x1000>;
   interrupts = <0 193 4>,
         <0 194 4>,
         <0 195 4>,
         <0 196 4>,
         <0 197 4>,
         <0 198 4>,
         <0 199 4>,
         <0 200 4>,
         <0 201 4>;
   #dma-cells = <1>;
   clocks = <&hsls_div2_clk>;
   clock-names = "apb_pclk";
   iommus = <&smmu 0x6000 0x0000>;
  };

  enet: ethernet@340000{
   compatible = "brcm,amac";
   reg = <0x00340000 0x1000>;
   reg-names = "amac_base";
   dma-coherent;
   interrupts = <0 213 4>;
   status = "disabled";
  };

  nand: nand@360000 {
   compatible = "brcm,nand-iproc", "brcm,brcmnand-v6.1";
   reg = <0x00360000 0x600>,
         <0x0050a408 0x600>,
         <0x00360f00 0x20>;
   reg-names = "nand", "iproc-idm", "iproc-ext";
   interrupts = <0 203 4>;
   #address-cells = <1>;
   #size-cells = <0>;
   brcm,nand-has-wp;
   status = "disabled";
  };

  sdio0: sdhci@3f1000 {
   compatible = "brcm,sdhci-iproc";
   reg = <0x003f1000 0x100>;
   interrupts = <0 204 4>;
   bus-width = <8>;
   clocks = <&sdio0_clk>;
   iommus = <&smmu 0x6002 0x0000>;
   status = "disabled";
  };

  sdio1: sdhci@3f2000 {
   compatible = "brcm,sdhci-iproc";
   reg = <0x003f2000 0x100>;
   interrupts = <0 205 4>;
   bus-width = <8>;
   clocks = <&sdio1_clk>;
   iommus = <&smmu 0x6003 0x0000>;
   status = "disabled";
  };
 };

 tmons {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x8f100000 0x100>;

  tmon: tmon@0 {
   compatible = "brcm,sr-thermal";
   reg = <0x0 0x40>;
   brcm,tmon-mask = <0x3f>;
   #thermal-sensor-cells = <1>;
  };
 };

 thermal-zones {
  ihost0_thermal: ihost0-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 0>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
  ihost1_thermal: ihost1-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 1>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
  ihost2_thermal: ihost2-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 2>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
  ihost3_thermal: ihost3-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 3>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
  crmu_thermal: crmu-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 4>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
  nitro_thermal: nitro-thermal {
   polling-delay-passive = <0>;
   polling-delay = <1000>;
   thermal-sensors = <&tmon 5>;
   trips {
    cpu-crit {
     temperature = <105000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };

 nic-hsls {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0x0 0x0 0x7fffffff>;

  nic_i2c0: i2c@60826100 {
   compatible = "brcm,iproc-nic-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x60826100 0x100>,
         <0x60e00408 0x1000>;
   brcm,ape-hsls-addr-mask = <0x03400000>;
   clock-frequency = <100000>;
   status = "disabled";
  };
 };
};
# 7 "arch/arm64/boot/dts/broadcom/stingray/stingray-board-base.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/broadcom/stingray/stingray-board-base.dtsi" 2

/ {
 aliases {
  serial0 = &uart1;
  serial1 = &uart0;
  serial2 = &uart2;
  serial3 = &uart3;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&memory {
 reg = <0x00000000 0x80000000 0x0 0x80000000>,
       <0x00000008 0x80000000 0x1 0x80000000>;
};

&enet {
 phy-mode = "rgmii-id";
 phy-handle = <&gphy0>;
};

&uart1 {
 status = "okay";
};

&sdio0 {
 non-removable;
 full-pwr-cycle;
};

&sdio1 {
 full-pwr-cycle;
};

&mdio_mux_iproc {
 mdio@10 {
  gphy0: eth-phy@10 {
   reg = <0x10>;
  };
 };
};
# 34 "arch/arm64/boot/dts/broadcom/stingray/bcm958742-base.dtsi" 2

/ {
 sdio0_vddo_ctrl_reg: sdio0_vddo_ctrl {
  compatible = "regulator-gpio";
  regulator-name = "sdio0_vddo_ctrl_reg";
  regulator-type = "voltage";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  gpios = <&pca9505 18 0>;
  states = <3300000 0x0
     1800000 0x1>;
 };

 sdio1_vddo_ctrl_reg: sdio1_vddo_ctrl {
  compatible = "regulator-gpio";
  regulator-name = "sdio1_vddo_ctrl_reg";
  regulator-type = "voltage";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <3300000>;
  gpios = <&pca9505 19 0>;
  states = <3300000 0x0
     1800000 0x1>;
 };
};

&pwm {
 status = "okay";
};

&i2c0 {
 status = "okay";

 pca9505: pca9505@20 {
  compatible = "nxp,pca9505";
  gpio-controller;
  #gpio-cells = <2>;
  reg = <0x20>;
 };
};

&i2c1 {
 status = "okay";

 pcf8574: pcf8574@27 {
  compatible = "nxp,pcf8574a";
  gpio-controller;
  #gpio-cells = <2>;
  reg = <0x27>;
 };
};

&enet {
 status = "okay";
};

&nand {
 status = "okay";
 nandcs@0 {
  compatible = "brcm,nandcs";
  reg = <0>;
  nand-ecc-mode = "hw";
  nand-ecc-strength = <8>;
  nand-ecc-step-size = <512>;
  nand-bus-width = <16>;
  brcm,nand-oob-sector-size = <16>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};

&sdio0 {
 vqmmc-supply = <&sdio0_vddo_ctrl_reg>;
 status = "okay";
};

&sdio1 {
 vqmmc-supply = <&sdio1_vddo_ctrl_reg>;
 status = "okay";
};
# 36 "arch/arm64/boot/dts/broadcom/stingray/bcm958742k.dts" 2

/ {
 compatible = "brcm,bcm958742k", "brcm,stingray";
 model = "Stingray Combo SVK (BCM958742K)";
};

&gphy0 {
 enet-phy-lane-swap;
};

&sdio0 {
 mmc-ddr-1_8v;
};

&uart2 {
 status = "okay";
};

&uart3 {
 status = "okay";
};

&ssp0 {
 pinctrl-0 = <&spi0_pins>;
 pinctrl-names = "default";
 cs-gpios = <&gpio_hsls 34 0>;
 status = "okay";

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <20000000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};

&ssp1 {
 pinctrl-0 = <&spi1_pins>;
 pinctrl-names = "default";
 cs-gpios = <&gpio_hsls 96 0>;
 status = "okay";

 flash@0 {
  compatible = "jedec,spi-nor";
  reg = <0>;
  spi-max-frequency = <20000000>;
  #address-cells = <1>;
  #size-cells = <1>;
 };
};
